
Path---( 0 )
2.953FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[6]_inst_i_32 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_17 0.101MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_9 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.125LUT6 \utmi_data_out_o_OBUF[6]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[6]_inst 2.332

Path---( 1 )
2.961FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[6]_inst_i_25 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_13 0.108MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.126LUT6 \utmi_data_out_o_OBUF[6]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[6]_inst 2.332

Path---( 2 )
2.970FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[6]_inst_i_30 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_16 0.115MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_9 0.046LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.125LUT6 \utmi_data_out_o_OBUF[6]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[6]_inst 2.332

Path---( 3 )
2.944FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[0]_inst_i_19 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_11 0.120MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_7 0.045LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \utmi_data_out_o_OBUF[0]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[0]_inst 2.308

Path---( 4 )
2.955FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[6]_inst_i_33 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_17 0.103MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_9 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.125LUT6 \utmi_data_out_o_OBUF[6]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[6]_inst 2.332

Path---( 5 )
3.013FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[6]_inst_i_23 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_12 0.122MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_7 0.045LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.126LUT6 \utmi_data_out_o_OBUF[6]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[6]_inst 2.332

Path---( 6 )
2.963FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[1]_inst_i_21 0.043MUXF7 \utmi_data_out_o_OBUF[1]_inst_i_11 0.120MUXF8 \utmi_data_out_o_OBUF[1]_inst_i_6 0.045LUT6 \utmi_data_out_o_OBUF[1]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[1]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[1]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[1]_inst 2.320

Path---( 7 )
2.948FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[1]_inst_i_23 0.043MUXF7 \utmi_data_out_o_OBUF[1]_inst_i_12 0.107MUXF8 \utmi_data_out_o_OBUF[1]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[1]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[1]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[1]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[1]_inst 2.320

Path---( 8 )
2.972FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[6]_inst_i_31 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_16 0.117MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_9 0.046LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.125LUT6 \utmi_data_out_o_OBUF[6]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[6]_inst 2.332

Path---( 9 )
3.001FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[1]_inst_i_18 0.043MUXF7 \utmi_data_out_o_OBUF[1]_inst_i_9 0.122MUXF8 \utmi_data_out_o_OBUF[1]_inst_i_5 0.045LUT6 \utmi_data_out_o_OBUF[1]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[1]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[1]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[1]_inst 2.320

Path---( 10 )
2.999FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[1]_inst_i_17 0.043MUXF7 \utmi_data_out_o_OBUF[1]_inst_i_9 0.120MUXF8 \utmi_data_out_o_OBUF[1]_inst_i_5 0.045LUT6 \utmi_data_out_o_OBUF[1]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[1]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[1]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[1]_inst 2.320

Path---( 11 )
2.949FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[1]_inst_i_32 0.043MUXF7 \utmi_data_out_o_OBUF[1]_inst_i_16 0.108MUXF8 \utmi_data_out_o_OBUF[1]_inst_i_8 0.043LUT6 \utmi_data_out_o_OBUF[1]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[1]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[1]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[1]_inst 2.320

Path---( 12 )
2.999FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[1]_inst_i_21 0.043MUXF7 \utmi_data_out_o_OBUF[1]_inst_i_11 0.120MUXF8 \utmi_data_out_o_OBUF[1]_inst_i_6 0.045LUT6 \utmi_data_out_o_OBUF[1]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[1]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[1]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[1]_inst 2.320

Path---( 13 )
3.011FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[6]_inst_i_22 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_12 0.120MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_7 0.045LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.126LUT6 \utmi_data_out_o_OBUF[6]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[6]_inst 2.332

Path---( 14 )
2.929FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[0]_inst_i_21 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_12 0.107MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \utmi_data_out_o_OBUF[0]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[0]_inst 2.308

Path---( 15 )
2.930FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[0]_inst_i_22 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_12 0.108MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \utmi_data_out_o_OBUF[0]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[0]_inst 2.308

Path---( 16 )
2.976FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[7]_inst_i_14 0.043LUT6 \utmi_data_out_o_OBUF[7]_inst_i_8 0.043MUXF7 \utmi_data_out_o_OBUF[7]_inst_i_6 0.115MUXF8 \utmi_data_out_o_OBUF[7]_inst_i_4 0.046LUT6 \utmi_data_out_o_OBUF[7]_inst_i_2 0.125LUT6 \utmi_data_out_o_OBUF[7]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[7]_inst 2.338

Path---( 17 )
2.976FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[7]_inst_i_13 0.043LUT6 \utmi_data_out_o_OBUF[7]_inst_i_8 0.043MUXF7 \utmi_data_out_o_OBUF[7]_inst_i_6 0.115MUXF8 \utmi_data_out_o_OBUF[7]_inst_i_4 0.046LUT6 \utmi_data_out_o_OBUF[7]_inst_i_2 0.125LUT6 \utmi_data_out_o_OBUF[7]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[7]_inst 2.338

Path---( 18 )
2.976FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[7]_inst_i_12 0.043LUT6 \utmi_data_out_o_OBUF[7]_inst_i_8 0.043MUXF7 \utmi_data_out_o_OBUF[7]_inst_i_6 0.115MUXF8 \utmi_data_out_o_OBUF[7]_inst_i_4 0.046LUT6 \utmi_data_out_o_OBUF[7]_inst_i_2 0.125LUT6 \utmi_data_out_o_OBUF[7]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[7]_inst 2.338

Path---( 19 )
2.977FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[6]_inst_i_23 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_12 0.122MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_7 0.045LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.126LUT6 \utmi_data_out_o_OBUF[6]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[6]_inst 2.332

Path---( 20 )
3.001FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[1]_inst_i_22 0.043MUXF7 \utmi_data_out_o_OBUF[1]_inst_i_11 0.122MUXF8 \utmi_data_out_o_OBUF[1]_inst_i_6 0.045LUT6 \utmi_data_out_o_OBUF[1]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[1]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[1]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[1]_inst 2.320

Path---( 21 )
2.975FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[6]_inst_i_22 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_12 0.120MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_7 0.045LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.126LUT6 \utmi_data_out_o_OBUF[6]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[6]_inst 2.332

Path---( 22 )
2.965FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[1]_inst_i_22 0.043MUXF7 \utmi_data_out_o_OBUF[1]_inst_i_11 0.122MUXF8 \utmi_data_out_o_OBUF[1]_inst_i_6 0.045LUT6 \utmi_data_out_o_OBUF[1]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[1]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[1]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[1]_inst 2.320

Path---( 23 )
2.947FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[5]_inst_i_24 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_13 0.101MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \utmi_data_out_o_OBUF[5]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[5]_inst 2.326

Path---( 24 )
2.994FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[1]_inst_i_25 0.043MUXF7 \utmi_data_out_o_OBUF[1]_inst_i_13 0.115MUXF8 \utmi_data_out_o_OBUF[1]_inst_i_7 0.046LUT6 \utmi_data_out_o_OBUF[1]_inst_i_4 0.125LUT6 \utmi_data_out_o_OBUF[1]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[1]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[1]_inst 2.320

Path---( 25 )
2.910FDRE \u_fifo_tx/ram_reg[54][0] 0.223LUT6 \utmi_data_out_o_OBUF[0]_inst_i_20 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_11 0.122MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_7 0.045LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \utmi_data_out_o_OBUF[0]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[0]_inst 2.308

Path---( 26 )
2.949FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[5]_inst_i_25 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_13 0.103MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \utmi_data_out_o_OBUF[5]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[5]_inst 2.326

Path---( 27 )
2.966FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[5]_inst_i_31 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_16 0.117MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_9 0.046LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \utmi_data_out_o_OBUF[5]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[5]_inst 2.326

Path---( 28 )
2.985FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[1]_inst_i_20 0.043MUXF7 \utmi_data_out_o_OBUF[1]_inst_i_10 0.108MUXF8 \utmi_data_out_o_OBUF[1]_inst_i_5 0.043LUT6 \utmi_data_out_o_OBUF[1]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[1]_inst_i_3 0.043LUT6 \utmi_data_out_o_OBUF[1]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[1]_inst 2.320

Path---( 29 )
3.002FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[5]_inst_i_19 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_10 0.117MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_6 0.046LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \utmi_data_out_o_OBUF[5]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[5]_inst 2.326

Path---( 30 )
3.000FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[5]_inst_i_18 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_10 0.115MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_6 0.046LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \utmi_data_out_o_OBUF[5]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[5]_inst 2.326

Path---( 31 )
2.946FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[0]_inst_i_20 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_11 0.122MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_7 0.045LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \utmi_data_out_o_OBUF[0]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[0]_inst 2.308

Path---( 32 )
2.964FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[5]_inst_i_30 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_16 0.115MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_9 0.046LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \utmi_data_out_o_OBUF[5]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[5]_inst 2.326

Path---( 33 )
2.894FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[0]_inst_i_34 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_18 0.108MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_10 0.043LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \utmi_data_out_o_OBUF[0]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[0]_inst 2.308

Path---( 34 )
2.893FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[0]_inst_i_33 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_18 0.107MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_10 0.043LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \utmi_data_out_o_OBUF[0]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[0]_inst 2.308

Path---( 35 )
2.985FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[5]_inst_i_21 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_11 0.103MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \utmi_data_out_o_OBUF[5]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[5]_inst 2.326

Path---( 36 )
2.983FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[5]_inst_i_20 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_11 0.101MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \utmi_data_out_o_OBUF[5]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[5]_inst 2.326

Path---( 37 )
2.964FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[5]_inst_i_18 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_10 0.115MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_6 0.046LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \utmi_data_out_o_OBUF[5]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[5]_inst 2.326

Path---( 38 )
3.014FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[7]_inst_i_16 0.043LUT6 \utmi_data_out_o_OBUF[7]_inst_i_9 0.043MUXF7 \utmi_data_out_o_OBUF[7]_inst_i_6 0.117MUXF8 \utmi_data_out_o_OBUF[7]_inst_i_4 0.046LUT6 \utmi_data_out_o_OBUF[7]_inst_i_2 0.125LUT6 \utmi_data_out_o_OBUF[7]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[7]_inst 2.338

Path---( 39 )
2.978FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[7]_inst_i_18 0.043LUT6 \utmi_data_out_o_OBUF[7]_inst_i_9 0.043MUXF7 \utmi_data_out_o_OBUF[7]_inst_i_6 0.117MUXF8 \utmi_data_out_o_OBUF[7]_inst_i_4 0.046LUT6 \utmi_data_out_o_OBUF[7]_inst_i_2 0.125LUT6 \utmi_data_out_o_OBUF[7]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[7]_inst 2.338

Path---( 40 )
2.926FDCE \u_fifo_tx/rd_ptr_reg[2] 0.259MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_12 0.147MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \utmi_data_out_o_OBUF[0]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[0]_inst 2.308

Path---( 41 )
3.111FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \crc_sum_q[15]_i_31 0.043MUXF7 \crc_sum_q_reg[15]_i_17 0.107LUT6 \crc_sum_q[15]_i_10 0.124MUXF7 \utmi_data_out_o_OBUF[4]_inst_i_4 0.101LUT6 \utmi_data_out_o_OBUF[4]_inst_i_3 0.123LUT6 \utmi_data_out_o_OBUF[4]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[4]_inst 2.347

Path---( 42 )
2.944FDRE \u_fifo_tx/ram_reg[19][0] 0.259LUT6 \utmi_data_out_o_OBUF[0]_inst_i_27 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_15 0.120MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_9 0.045LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \utmi_data_out_o_OBUF[0]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[0]_inst 2.308

Path---( 43 )
2.944FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[0]_inst_i_27 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_15 0.120MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_9 0.045LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \utmi_data_out_o_OBUF[0]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[0]_inst 2.308

Path---( 44 )
2.993FDCE \u_fifo_tx/rd_ptr_reg[2] 0.259MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_11 0.154MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \utmi_data_out_o_OBUF[5]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[5]_inst 2.326

Path---( 45 )
3.014FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_17 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_9 0.120MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[3]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[3]_inst 2.335

Path---( 46 )
3.016FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_18 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_9 0.122MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[3]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[3]_inst 2.335

Path---( 47 )
2.959FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[7]_inst_i_20 0.043LUT6 \utmi_data_out_o_OBUF[7]_inst_i_10 0.043MUXF7 \utmi_data_out_o_OBUF[7]_inst_i_7 0.101MUXF8 \utmi_data_out_o_OBUF[7]_inst_i_4 0.043LUT6 \utmi_data_out_o_OBUF[7]_inst_i_2 0.125LUT6 \utmi_data_out_o_OBUF[7]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[7]_inst 2.338

Path---( 48 )
3.000FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_20 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_10 0.108MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[3]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[3]_inst 2.335

Path---( 49 )
2.959FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[7]_inst_i_23 0.043LUT6 \utmi_data_out_o_OBUF[7]_inst_i_10 0.043MUXF7 \utmi_data_out_o_OBUF[7]_inst_i_7 0.101MUXF8 \utmi_data_out_o_OBUF[7]_inst_i_4 0.043LUT6 \utmi_data_out_o_OBUF[7]_inst_i_2 0.125LUT6 \utmi_data_out_o_OBUF[7]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[7]_inst 2.338

Path---( 50 )
2.959FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[7]_inst_i_21 0.043LUT6 \utmi_data_out_o_OBUF[7]_inst_i_10 0.043MUXF7 \utmi_data_out_o_OBUF[7]_inst_i_7 0.101MUXF8 \utmi_data_out_o_OBUF[7]_inst_i_4 0.043LUT6 \utmi_data_out_o_OBUF[7]_inst_i_2 0.125LUT6 \utmi_data_out_o_OBUF[7]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[7]_inst 2.338

Path---( 51 )
2.999FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_19 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_10 0.107MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[3]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[3]_inst 2.335

Path---( 52 )
3.104FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \crc_sum_q[15]_i_29 0.043MUXF7 \crc_sum_q_reg[15]_i_16 0.101LUT6 \crc_sum_q[15]_i_10 0.123MUXF7 \utmi_data_out_o_OBUF[4]_inst_i_4 0.101LUT6 \utmi_data_out_o_OBUF[4]_inst_i_3 0.123LUT6 \utmi_data_out_o_OBUF[4]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[4]_inst 2.347

Path---( 53 )
2.976FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[7]_inst_i_15 0.043LUT6 \utmi_data_out_o_OBUF[7]_inst_i_8 0.043MUXF7 \utmi_data_out_o_OBUF[7]_inst_i_6 0.115MUXF8 \utmi_data_out_o_OBUF[7]_inst_i_4 0.046LUT6 \utmi_data_out_o_OBUF[7]_inst_i_2 0.125LUT6 \utmi_data_out_o_OBUF[7]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[7]_inst 2.338

Path---( 54 )
3.106FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \crc_sum_q[15]_i_25 0.043MUXF7 \crc_sum_q_reg[15]_i_14 0.101LUT6 \crc_sum_q[15]_i_9 0.123MUXF7 \utmi_data_out_o_OBUF[4]_inst_i_4 0.103LUT6 \utmi_data_out_o_OBUF[4]_inst_i_3 0.123LUT6 \utmi_data_out_o_OBUF[4]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[4]_inst 2.347

Path---( 55 )
2.963FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_23 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_12 0.107MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[3]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[3]_inst 2.335

Path---( 56 )
2.961FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[7]_inst_i_25 0.043LUT6 \utmi_data_out_o_OBUF[7]_inst_i_11 0.043MUXF7 \utmi_data_out_o_OBUF[7]_inst_i_7 0.103MUXF8 \utmi_data_out_o_OBUF[7]_inst_i_4 0.043LUT6 \utmi_data_out_o_OBUF[7]_inst_i_2 0.125LUT6 \utmi_data_out_o_OBUF[7]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[7]_inst 2.338

Path---( 57 )
2.964FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_24 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_12 0.108MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[3]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[3]_inst 2.335

Path---( 58 )
3.142FDRE \u_fifo_tx/ram_reg[23][4] 0.259LUT6 \crc_sum_q[15]_i_30 0.043MUXF7 \crc_sum_q_reg[15]_i_16 0.103LUT6 \crc_sum_q[15]_i_10 0.123MUXF7 \utmi_data_out_o_OBUF[4]_inst_i_4 0.101LUT6 \utmi_data_out_o_OBUF[4]_inst_i_3 0.123LUT6 \utmi_data_out_o_OBUF[4]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[4]_inst 2.347

Path---( 59 )
3.112FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \crc_sum_q[15]_i_32 0.043MUXF7 \crc_sum_q_reg[15]_i_17 0.108LUT6 \crc_sum_q[15]_i_10 0.124MUXF7 \utmi_data_out_o_OBUF[4]_inst_i_4 0.101LUT6 \utmi_data_out_o_OBUF[4]_inst_i_3 0.123LUT6 \utmi_data_out_o_OBUF[4]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[4]_inst 2.347

Path---( 60 )
3.108FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \crc_sum_q[15]_i_20 0.043MUXF7 \crc_sum_q_reg[15]_i_11 0.103LUT6 \crc_sum_q[15]_i_9 0.123MUXF7 \utmi_data_out_o_OBUF[4]_inst_i_4 0.103LUT6 \utmi_data_out_o_OBUF[4]_inst_i_3 0.123LUT6 \utmi_data_out_o_OBUF[4]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[4]_inst 2.347

Path---( 61 )
3.106FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \crc_sum_q[15]_i_19 0.043MUXF7 \crc_sum_q_reg[15]_i_11 0.101LUT6 \crc_sum_q[15]_i_9 0.123MUXF7 \utmi_data_out_o_OBUF[4]_inst_i_4 0.103LUT6 \utmi_data_out_o_OBUF[4]_inst_i_3 0.123LUT6 \utmi_data_out_o_OBUF[4]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[4]_inst 2.347

Path---( 62 )
3.111FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \crc_sum_q[15]_i_33 0.043MUXF7 \crc_sum_q_reg[15]_i_18 0.107LUT6 \crc_sum_q[15]_i_10 0.124MUXF7 \utmi_data_out_o_OBUF[4]_inst_i_4 0.101LUT6 \utmi_data_out_o_OBUF[4]_inst_i_3 0.123LUT6 \utmi_data_out_o_OBUF[4]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[4]_inst 2.347

Path---( 63 )
2.980FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_22 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_11 0.122MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_6 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[3]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[3]_inst 2.335

Path---( 64 )
2.980FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_30 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_15 0.122MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_8 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[3]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[3]_inst 2.335

Path---( 65 )
2.963FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_31 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_16 0.107MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_8 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[3]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[3]_inst 2.335

Path---( 66 )
2.978FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_21 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_11 0.120MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_6 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \utmi_data_out_o_OBUF[3]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[3]_inst 2.335

Path---( 67 )
3.112FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \crc_sum_q[15]_i_34 0.043MUXF7 \crc_sum_q_reg[15]_i_18 0.108LUT6 \crc_sum_q[15]_i_10 0.124MUXF7 \utmi_data_out_o_OBUF[4]_inst_i_4 0.101LUT6 \utmi_data_out_o_OBUF[4]_inst_i_3 0.123LUT6 \utmi_data_out_o_OBUF[4]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[4]_inst 2.347

Path---( 68 )
3.142FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \crc_sum_q[15]_i_19 0.043MUXF7 \crc_sum_q_reg[15]_i_11 0.101LUT6 \crc_sum_q[15]_i_9 0.123MUXF7 \utmi_data_out_o_OBUF[4]_inst_i_4 0.103LUT6 \utmi_data_out_o_OBUF[4]_inst_i_3 0.123LUT6 \utmi_data_out_o_OBUF[4]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[4]_inst 2.347

Path---( 69 )
2.964FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[2]_inst_i_30 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_15 0.122MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_8 0.045LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.126LUT5 \utmi_data_out_o_OBUF[2]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[2]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[2]_inst 2.319

Path---( 70 )
2.947FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[2]_inst_i_31 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_16 0.107MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_8 0.043LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.126LUT5 \utmi_data_out_o_OBUF[2]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[2]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[2]_inst 2.319

Path---( 71 )
2.948FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[2]_inst_i_32 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_16 0.108MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_8 0.043LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.126LUT5 \utmi_data_out_o_OBUF[2]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[2]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[2]_inst 2.319

Path---( 72 )
2.957FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[2]_inst_i_17 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_9 0.115MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_5 0.046LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.125LUT5 \utmi_data_out_o_OBUF[2]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[2]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[2]_inst 2.319

Path---( 73 )
2.959FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[2]_inst_i_18 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_9 0.117MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_5 0.046LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.125LUT5 \utmi_data_out_o_OBUF[2]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[2]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[2]_inst 2.319

Path---( 74 )
2.993FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[2]_inst_i_17 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_9 0.115MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_5 0.046LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.125LUT5 \utmi_data_out_o_OBUF[2]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[2]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[2]_inst 2.319

Path---( 75 )
2.995FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[2]_inst_i_18 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_9 0.117MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_5 0.046LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.125LUT5 \utmi_data_out_o_OBUF[2]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[2]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[2]_inst 2.319

Path---( 76 )
2.962FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[2]_inst_i_29 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_15 0.120MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_8 0.045LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.126LUT5 \utmi_data_out_o_OBUF[2]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[2]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[2]_inst 2.319

Path---( 77 )
2.940FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[2]_inst_i_23 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_12 0.101MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.125LUT5 \utmi_data_out_o_OBUF[2]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[2]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[2]_inst 2.319

Path---( 78 )
2.942FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[2]_inst_i_20 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_10 0.103MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_5 0.043LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.125LUT5 \utmi_data_out_o_OBUF[2]_inst_i_2 0.043LUT6 \utmi_data_out_o_OBUF[2]_inst_i_1 0.043OBUF \utmi_data_out_o_OBUF[2]_inst 2.319

Path---( 79 )
2.757FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \utmi_txvalid_o_OBUF_inst_i_1 0.049OBUF \utmi_txvalid_o_OBUF_inst 2.449

Path---( 80 )
2.724FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \utmi_txvalid_o_OBUF_inst_i_1 0.052OBUF \utmi_txvalid_o_OBUF_inst 2.449

Path---( 81 )
2.759FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \utmi_txvalid_o_OBUF_inst_i_1 0.051OBUF \utmi_txvalid_o_OBUF_inst 2.449

Path---( 82 )
2.723FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \utmi_txvalid_o_OBUF_inst_i_1 0.051OBUF \utmi_txvalid_o_OBUF_inst 2.449

Path---( 83 )
2.616FDCE \usb_ctrl_phy_dppulldown_q_reg 0.223OBUF \utmi_dppulldown_o_OBUF_inst 2.393

Path---( 84 )
2.675FDCE \usb_ctrl_phy_termselect_q_reg 0.204OBUF \utmi_termselect_o_OBUF_inst 2.471

Path---( 85 )
2.582FDCE \usb_ctrl_phy_dmpulldown_q_reg 0.223OBUF \utmi_dmpulldown_o_OBUF_inst 2.359

Path---( 86 )
2.651FDCE \usb_ctrl_phy_opmode_q_reg[1] 0.204OBUF \utmi_op_mode_o_OBUF[1]_inst 2.447

Path---( 87 )
2.643FDCE \usb_ctrl_phy_xcvrselect_q_reg[1] 0.204OBUF \utmi_xcvrselect_o_OBUF[1]_inst 2.439

Path---( 88 )
2.621FDCE \intr_q_reg 0.259OBUF \intr_o_OBUF_inst 2.362

Path---( 89 )
2.596FDCE \usb_ctrl_phy_opmode_q_reg[0] 0.223OBUF \utmi_op_mode_o_OBUF[0]_inst 2.373

Path---( 90 )
2.650FDCE \bvalid_q_reg 0.223LUT2 \cfg_awready_o_OBUF_inst_i_1 0.043OBUF \cfg_wready_o_OBUF_inst 2.384

Path---( 91 )
2.651FDCE \usb_ctrl_phy_xcvrselect_q_reg[0] 0.204OBUF \utmi_xcvrselect_o_OBUF[0]_inst 2.447

Path---( 92 )
2.626FDCE \bvalid_q_reg 0.223LUT2 \cfg_awready_o_OBUF_inst_i_1 0.043OBUF \cfg_awready_o_OBUF_inst 2.360

Path---( 93 )
2.678FDCE \rvalid_q_reg 0.223LUT1 \cfg_arready_o_OBUF_inst_i_1 0.051OBUF \cfg_arready_o_OBUF_inst 2.404

Path---( 94 )
2.604FDCE \rd_data_q_reg[1] 0.223OBUF \cfg_rdata_o_OBUF[1]_inst 2.381

Path---( 95 )
2.611FDCE \rd_data_q_reg[0] 0.223OBUF \cfg_rdata_o_OBUF[0]_inst 2.388

Path---( 96 )
2.618FDCE \rd_data_q_reg[3] 0.259OBUF \cfg_rdata_o_OBUF[3]_inst 2.359

Path---( 97 )
2.639FDCE \rd_data_q_reg[2] 0.259OBUF \cfg_rdata_o_OBUF[2]_inst 2.380

Path---( 98 )
2.583FDCE \rd_data_q_reg[4] 0.223OBUF \cfg_rdata_o_OBUF[4]_inst 2.360

Path---( 99 )
2.570FDCE \rd_data_q_reg[5] 0.223OBUF \cfg_rdata_o_OBUF[5]_inst 2.347

Path---( 100 )
2.573FDCE \rd_data_q_reg[6] 0.223OBUF \cfg_rdata_o_OBUF[6]_inst 2.350

Path---( 101 )
2.608FDCE \rd_data_q_reg[10] 0.259OBUF \cfg_rdata_o_OBUF[10]_inst 2.349

Path---( 102 )
2.579FDCE \bvalid_q_reg 0.223OBUF \cfg_bvalid_o_OBUF_inst 2.356

Path---( 103 )
2.612FDCE \rd_data_q_reg[9] 0.259OBUF \cfg_rdata_o_OBUF[9]_inst 2.353

Path---( 104 )
2.607FDCE \rd_data_q_reg[8] 0.259OBUF \cfg_rdata_o_OBUF[8]_inst 2.348

Path---( 105 )
2.573FDCE \rd_data_q_reg[7] 0.223OBUF \cfg_rdata_o_OBUF[7]_inst 2.350

Path---( 106 )
2.611FDCE \rvalid_q_reg 0.223OBUF \cfg_rvalid_o_OBUF_inst 2.388

Path---( 107 )
2.615FDCE \rd_data_q_reg[17] 0.259OBUF \cfg_rdata_o_OBUF[17]_inst 2.356

Path---( 108 )
2.606FDCE \rd_data_q_reg[13] 0.259OBUF \cfg_rdata_o_OBUF[13]_inst 2.347

Path---( 109 )
2.594FDCE \rd_data_q_reg[15] 0.259OBUF \cfg_rdata_o_OBUF[15]_inst 2.335

Path---( 110 )
2.589FDCE \rd_data_q_reg[12] 0.259OBUF \cfg_rdata_o_OBUF[12]_inst 2.330

Path---( 111 )
2.559FDCE \rd_data_q_reg[18] 0.223OBUF \cfg_rdata_o_OBUF[18]_inst 2.336

Path---( 112 )
2.561FDCE \rd_data_q_reg[11] 0.223OBUF \cfg_rdata_o_OBUF[11]_inst 2.338

Path---( 113 )
2.546FDCE \rd_data_q_reg[16] 0.223OBUF \cfg_rdata_o_OBUF[16]_inst 2.323

Path---( 114 )
2.563FDCE \rd_data_q_reg[19] 0.259OBUF \cfg_rdata_o_OBUF[19]_inst 2.304

Path---( 115 )
2.602FDCE \rd_data_q_reg[14] 0.259OBUF \cfg_rdata_o_OBUF[14]_inst 2.343

Path---( 116 )
2.640FDCE \rd_data_q_reg[29] 0.204OBUF \cfg_rdata_o_OBUF[29]_inst 2.436

Path---( 117 )
2.577FDCE \rd_data_q_reg[21] 0.259OBUF \cfg_rdata_o_OBUF[21]_inst 2.318

Path---( 118 )
2.627FDCE \rd_data_q_reg[30] 0.204OBUF \cfg_rdata_o_OBUF[30]_inst 2.423

Path---( 119 )
2.592FDCE \rd_data_q_reg[23] 0.259OBUF \cfg_rdata_o_OBUF[23]_inst 2.333

Path---( 120 )
2.610FDCE \rd_data_q_reg[28] 0.204OBUF \cfg_rdata_o_OBUF[28]_inst 2.406

Path---( 121 )
2.612FDCE \rd_data_q_reg[27] 0.204OBUF \cfg_rdata_o_OBUF[27]_inst 2.408

Path---( 122 )
2.531FDCE \rd_data_q_reg[22] 0.223OBUF \cfg_rdata_o_OBUF[22]_inst 2.308

Path---( 123 )
2.560FDCE \rd_data_q_reg[25] 0.223OBUF \cfg_rdata_o_OBUF[25]_inst 2.337

Path---( 124 )
2.556FDCE \rd_data_q_reg[26] 0.223OBUF \cfg_rdata_o_OBUF[26]_inst 2.333

Path---( 125 )
2.548FDCE \rd_data_q_reg[31] 0.223OBUF \cfg_rdata_o_OBUF[31]_inst 2.325

Path---( 126 )
2.547FDCE \rd_data_q_reg[24] 0.223OBUF \cfg_rdata_o_OBUF[24]_inst 2.324

Path---( 127 )
2.532FDCE \rd_data_q_reg[20] 0.223OBUF \cfg_rdata_o_OBUF[20]_inst 2.309

Path---( 128 )
0.623FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[6]_i_23 0.043MUXF7 \rd_data_q_reg[6]_i_11 0.103MUXF8 \rd_data_q_reg[6]_i_5 0.043LUT6 \rd_data_q[6]_i_3 0.125LUT6 \rd_data_q[6]_i_2 0.043LUT5 \rd_data_q[6]_i_1 0.043

Path---( 129 )
0.640FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[6]_i_29 0.043MUXF7 \rd_data_q_reg[6]_i_14 0.117MUXF8 \rd_data_q_reg[6]_i_7 0.046LUT6 \rd_data_q[6]_i_3 0.125LUT6 \rd_data_q[6]_i_2 0.043LUT5 \rd_data_q[6]_i_1 0.043

Path---( 130 )
0.621FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[6]_i_22 0.043MUXF7 \rd_data_q_reg[6]_i_11 0.101MUXF8 \rd_data_q_reg[6]_i_5 0.043LUT6 \rd_data_q[6]_i_3 0.125LUT6 \rd_data_q[6]_i_2 0.043LUT5 \rd_data_q[6]_i_1 0.043

Path---( 131 )
0.638FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[6]_i_28 0.043MUXF7 \rd_data_q_reg[6]_i_14 0.115MUXF8 \rd_data_q_reg[6]_i_7 0.046LUT6 \rd_data_q[6]_i_3 0.125LUT6 \rd_data_q[6]_i_2 0.043LUT5 \rd_data_q[6]_i_1 0.043

Path---( 132 )
0.640FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[6]_i_21 0.043MUXF7 \rd_data_q_reg[6]_i_10 0.117MUXF8 \rd_data_q_reg[6]_i_5 0.046LUT6 \rd_data_q[6]_i_3 0.125LUT6 \rd_data_q[6]_i_2 0.043LUT5 \rd_data_q[6]_i_1 0.043

Path---( 133 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 134 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 135 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 136 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 137 )
0.643FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[2]_i_13 0.043LUT6 \rd_data_q[2]_i_7 0.043MUXF7 \rd_data_q_reg[2]_i_5 0.120MUXF8 \rd_data_q_reg[2]_i_4 0.045LUT5 \rd_data_q[2]_i_3 0.126LUT4 \rd_data_q[2]_i_1 0.043

Path---( 138 )
0.629FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[7]_i_32 0.043MUXF7 \rd_data_q_reg[7]_i_16 0.108MUXF8 \rd_data_q_reg[7]_i_8 0.043LUT6 \rd_data_q[7]_i_4 0.126LUT6 \rd_data_q[7]_i_3 0.043LUT5 \rd_data_q[7]_i_1 0.043

Path---( 139 )
0.628FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[7]_i_31 0.043MUXF7 \rd_data_q_reg[7]_i_16 0.107MUXF8 \rd_data_q_reg[7]_i_8 0.043LUT6 \rd_data_q[7]_i_4 0.126LUT6 \rd_data_q[7]_i_3 0.043LUT5 \rd_data_q[7]_i_1 0.043

Path---( 140 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 141 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 142 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 143 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 144 )
0.638FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[6]_i_20 0.043MUXF7 \rd_data_q_reg[6]_i_10 0.115MUXF8 \rd_data_q_reg[6]_i_5 0.046LUT6 \rd_data_q[6]_i_3 0.125LUT6 \rd_data_q[6]_i_2 0.043LUT5 \rd_data_q[6]_i_1 0.043

Path---( 145 )
0.621FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[6]_i_30 0.043MUXF7 \rd_data_q_reg[6]_i_15 0.101MUXF8 \rd_data_q_reg[6]_i_7 0.043LUT6 \rd_data_q[6]_i_3 0.125LUT6 \rd_data_q[6]_i_2 0.043LUT5 \rd_data_q[6]_i_1 0.043

Path---( 146 )
0.623FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[6]_i_31 0.043MUXF7 \rd_data_q_reg[6]_i_15 0.103MUXF8 \rd_data_q_reg[6]_i_7 0.043LUT6 \rd_data_q[6]_i_3 0.125LUT6 \rd_data_q[6]_i_2 0.043LUT5 \rd_data_q[6]_i_1 0.043

Path---( 147 )
0.640FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[6]_i_21 0.043MUXF7 \rd_data_q_reg[6]_i_10 0.117MUXF8 \rd_data_q_reg[6]_i_5 0.046LUT6 \rd_data_q[6]_i_3 0.125LUT6 \rd_data_q[6]_i_2 0.043LUT5 \rd_data_q[6]_i_1 0.043

Path---( 148 )
0.643FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[7]_i_29 0.043MUXF7 \rd_data_q_reg[7]_i_15 0.120MUXF8 \rd_data_q_reg[7]_i_8 0.045LUT6 \rd_data_q[7]_i_4 0.126LUT6 \rd_data_q[7]_i_3 0.043LUT5 \rd_data_q[7]_i_1 0.043

Path---( 149 )
0.638FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[6]_i_20 0.043MUXF7 \rd_data_q_reg[6]_i_10 0.115MUXF8 \rd_data_q_reg[6]_i_5 0.046LUT6 \rd_data_q[6]_i_3 0.125LUT6 \rd_data_q[6]_i_2 0.043LUT5 \rd_data_q[6]_i_1 0.043

Path---( 150 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 151 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 152 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 153 )
0.623FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[0]_i_24 0.043LUT6 \rd_data_q[0]_i_10 0.043MUXF7 \rd_data_q_reg[0]_i_6 0.103MUXF8 \rd_data_q_reg[0]_i_4 0.043LUT5 \rd_data_q[0]_i_2 0.125LUT4 \rd_data_q[0]_i_1 0.043

Path---( 154 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 155 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 156 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 157 )
0.643FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[2]_i_14 0.043LUT6 \rd_data_q[2]_i_7 0.043MUXF7 \rd_data_q_reg[2]_i_5 0.120MUXF8 \rd_data_q_reg[2]_i_4 0.045LUT5 \rd_data_q[2]_i_3 0.126LUT4 \rd_data_q[2]_i_1 0.043

Path---( 158 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 159 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 160 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 161 )
0.645FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[7]_i_30 0.043MUXF7 \rd_data_q_reg[7]_i_15 0.122MUXF8 \rd_data_q_reg[7]_i_8 0.045LUT6 \rd_data_q[7]_i_4 0.126LUT6 \rd_data_q[7]_i_3 0.043LUT5 \rd_data_q[7]_i_1 0.043

Path---( 162 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 163 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 164 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 165 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 166 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 167 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 168 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 169 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 170 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 171 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 172 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 173 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 174 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 175 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 176 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 177 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 178 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 179 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 180 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 181 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 182 )
0.643FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[2]_i_11 0.043LUT6 \rd_data_q[2]_i_7 0.043MUXF7 \rd_data_q_reg[2]_i_5 0.120MUXF8 \rd_data_q_reg[2]_i_4 0.045LUT5 \rd_data_q[2]_i_3 0.126LUT4 \rd_data_q[2]_i_1 0.043

Path---( 183 )
0.638FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[5]_i_28 0.043MUXF7 \rd_data_q_reg[5]_i_14 0.115MUXF8 \rd_data_q_reg[5]_i_7 0.046LUT6 \rd_data_q[5]_i_3 0.125LUT6 \rd_data_q[5]_i_2 0.043LUT5 \rd_data_q[5]_i_1 0.043

Path---( 184 )
0.640FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[5]_i_29 0.043MUXF7 \rd_data_q_reg[5]_i_14 0.117MUXF8 \rd_data_q_reg[5]_i_7 0.046LUT6 \rd_data_q[5]_i_3 0.125LUT6 \rd_data_q[5]_i_2 0.043LUT5 \rd_data_q[5]_i_1 0.043

Path---( 185 )
0.638FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[0]_i_11 0.043LUT6 \rd_data_q[0]_i_7 0.043MUXF7 \rd_data_q_reg[0]_i_5 0.115MUXF8 \rd_data_q_reg[0]_i_4 0.046LUT5 \rd_data_q[0]_i_2 0.125LUT4 \rd_data_q[0]_i_1 0.043

Path---( 186 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 187 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 188 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 189 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 190 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 191 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 192 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 193 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 194 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 195 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 196 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 197 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 198 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 199 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 200 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 201 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 202 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 203 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 204 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 205 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 206 )
0.643FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[2]_i_11 0.043LUT6 \rd_data_q[2]_i_7 0.043MUXF7 \rd_data_q_reg[2]_i_5 0.120MUXF8 \rd_data_q_reg[2]_i_4 0.045LUT5 \rd_data_q[2]_i_3 0.126LUT4 \rd_data_q[2]_i_1 0.043

Path---( 207 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 208 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 209 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 210 )
0.628FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[2]_i_20 0.043LUT6 \rd_data_q[2]_i_9 0.043MUXF7 \rd_data_q_reg[2]_i_6 0.107MUXF8 \rd_data_q_reg[2]_i_4 0.043LUT5 \rd_data_q[2]_i_3 0.126LUT4 \rd_data_q[2]_i_1 0.043

Path---( 211 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 212 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 213 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 214 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 215 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 216 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 217 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 218 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 219 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 220 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 221 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 222 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 223 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 224 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 225 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 226 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 227 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 228 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 229 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 230 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 231 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 232 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 233 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 234 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 235 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 236 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 237 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 238 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 239 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 240 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 241 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 242 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 243 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 244 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 245 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 246 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 247 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 248 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 249 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 250 )
0.628FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[2]_i_22 0.043LUT6 \rd_data_q[2]_i_9 0.043MUXF7 \rd_data_q_reg[2]_i_6 0.107MUXF8 \rd_data_q_reg[2]_i_4 0.043LUT5 \rd_data_q[2]_i_3 0.126LUT4 \rd_data_q[2]_i_1 0.043

Path---( 251 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 252 )
0.639FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 253 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 254 )
0.629FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[1]_i_32 0.043MUXF7 \rd_data_q_reg[1]_i_16 0.108MUXF8 \rd_data_q_reg[1]_i_8 0.043LUT6 \rd_data_q[1]_i_4 0.126LUT5 \rd_data_q[1]_i_3 0.043LUT4 \rd_data_q[1]_i_1 0.043

Path---( 255 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 256 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 257 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 258 )
0.628FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[1]_i_31 0.043MUXF7 \rd_data_q_reg[1]_i_16 0.107MUXF8 \rd_data_q_reg[1]_i_8 0.043LUT6 \rd_data_q[1]_i_4 0.126LUT5 \rd_data_q[1]_i_3 0.043LUT4 \rd_data_q[1]_i_1 0.043

Path---( 259 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 260 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 261 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 262 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 263 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 264 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 265 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 266 )
0.639FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 267 )
0.639FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 268 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 269 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 270 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 271 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 272 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 273 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 274 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 275 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 276 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 277 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 278 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 279 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 280 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 281 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 282 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 283 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 284 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 285 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 286 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 287 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 288 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 289 )
0.645FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[1]_i_22 0.043MUXF7 \rd_data_q_reg[1]_i_11 0.122MUXF8 \rd_data_q_reg[1]_i_6 0.045LUT6 \rd_data_q[1]_i_4 0.126LUT5 \rd_data_q[1]_i_3 0.043LUT4 \rd_data_q[1]_i_1 0.043

Path---( 290 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 291 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 292 )
0.642FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 293 )
0.642FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 294 )
0.642FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 295 )
0.642FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 296 )
0.642FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 297 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 298 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 299 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 300 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 301 )
0.638FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[0]_i_11 0.043LUT6 \rd_data_q[0]_i_7 0.043MUXF7 \rd_data_q_reg[0]_i_5 0.115MUXF8 \rd_data_q_reg[0]_i_4 0.046LUT5 \rd_data_q[0]_i_2 0.125LUT4 \rd_data_q[0]_i_1 0.043

Path---( 302 )
0.539FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 303 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 304 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 305 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 306 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 307 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 308 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 309 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 310 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 311 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 312 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 313 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 314 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 315 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 316 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 317 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 318 )
0.621FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[0]_i_20 0.043LUT6 \rd_data_q[0]_i_9 0.043MUXF7 \rd_data_q_reg[0]_i_6 0.101MUXF8 \rd_data_q_reg[0]_i_4 0.043LUT5 \rd_data_q[0]_i_2 0.125LUT4 \rd_data_q[0]_i_1 0.043

Path---( 319 )
0.537FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 320 )
0.537FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 321 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 322 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 323 )
0.621FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[5]_i_30 0.043MUXF7 \rd_data_q_reg[5]_i_15 0.101MUXF8 \rd_data_q_reg[5]_i_7 0.043LUT6 \rd_data_q[5]_i_3 0.125LUT6 \rd_data_q[5]_i_2 0.043LUT5 \rd_data_q[5]_i_1 0.043

Path---( 324 )
0.623FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[5]_i_31 0.043MUXF7 \rd_data_q_reg[5]_i_15 0.103MUXF8 \rd_data_q_reg[5]_i_7 0.043LUT6 \rd_data_q[5]_i_3 0.125LUT6 \rd_data_q[5]_i_2 0.043LUT5 \rd_data_q[5]_i_1 0.043

Path---( 325 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 326 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 327 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 328 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 329 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 330 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 331 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 332 )
0.638FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[3]_i_25 0.043MUXF7 \rd_data_q_reg[3]_i_19 0.115MUXF8 \rd_data_q_reg[3]_i_8 0.046LUT6 \rd_data_q[3]_i_4 0.125LUT6 \rd_data_q[3]_i_2 0.043LUT2 \rd_data_q[3]_i_1 0.043

Path---( 333 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 334 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 335 )
0.640FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[3]_i_26 0.043MUXF7 \rd_data_q_reg[3]_i_19 0.117MUXF8 \rd_data_q_reg[3]_i_8 0.046LUT6 \rd_data_q[3]_i_4 0.125LUT6 \rd_data_q[3]_i_2 0.043LUT2 \rd_data_q[3]_i_1 0.043

Path---( 336 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 337 )
0.643FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[7]_i_21 0.043MUXF7 \rd_data_q_reg[7]_i_11 0.120MUXF8 \rd_data_q_reg[7]_i_6 0.045LUT6 \rd_data_q[7]_i_4 0.126LUT6 \rd_data_q[7]_i_3 0.043LUT5 \rd_data_q[7]_i_1 0.043

Path---( 338 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 339 )
0.645FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[7]_i_22 0.043MUXF7 \rd_data_q_reg[7]_i_11 0.122MUXF8 \rd_data_q_reg[7]_i_6 0.045LUT6 \rd_data_q[7]_i_4 0.126LUT6 \rd_data_q[7]_i_3 0.043LUT5 \rd_data_q[7]_i_1 0.043

Path---( 340 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 341 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 342 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 343 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 344 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 345 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 346 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 347 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 348 )
0.642FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 349 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 350 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 351 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 352 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 353 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 354 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 355 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 356 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 357 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 358 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 359 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 360 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 361 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 362 )
0.628FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[2]_i_20 0.043LUT6 \rd_data_q[2]_i_9 0.043MUXF7 \rd_data_q_reg[2]_i_6 0.107MUXF8 \rd_data_q_reg[2]_i_4 0.043LUT5 \rd_data_q[2]_i_3 0.126LUT4 \rd_data_q[2]_i_1 0.043

Path---( 363 )
0.629FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 364 )
0.629FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 365 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 366 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 367 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 368 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 369 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 370 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 371 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 372 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 373 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 374 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 375 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 376 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 377 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 378 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 379 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 380 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 381 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 382 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 383 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 384 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 385 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 386 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 387 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 388 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 389 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 390 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 391 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 392 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 393 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 394 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 395 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 396 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 397 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 398 )
0.640FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 399 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 400 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 401 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 402 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 403 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 404 )
0.629FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[1]_i_24 0.043MUXF7 \rd_data_q_reg[1]_i_12 0.108MUXF8 \rd_data_q_reg[1]_i_6 0.043LUT6 \rd_data_q[1]_i_4 0.126LUT5 \rd_data_q[1]_i_3 0.043LUT4 \rd_data_q[1]_i_1 0.043

Path---( 405 )
0.628FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[1]_i_23 0.043MUXF7 \rd_data_q_reg[1]_i_12 0.107MUXF8 \rd_data_q_reg[1]_i_6 0.043LUT6 \rd_data_q[1]_i_4 0.126LUT5 \rd_data_q[1]_i_3 0.043LUT4 \rd_data_q[1]_i_1 0.043

Path---( 406 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 407 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 408 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 409 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 410 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 411 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 412 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 413 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 414 )
0.623FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[3]_i_28 0.043MUXF7 \rd_data_q_reg[3]_i_20 0.103MUXF8 \rd_data_q_reg[3]_i_8 0.043LUT6 \rd_data_q[3]_i_4 0.125LUT6 \rd_data_q[3]_i_2 0.043LUT2 \rd_data_q[3]_i_1 0.043

Path---( 415 )
0.621FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[3]_i_27 0.043MUXF7 \rd_data_q_reg[3]_i_20 0.101MUXF8 \rd_data_q_reg[3]_i_8 0.043LUT6 \rd_data_q[3]_i_4 0.125LUT6 \rd_data_q[3]_i_2 0.043LUT2 \rd_data_q[3]_i_1 0.043

Path---( 416 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 417 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 418 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 419 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 420 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 421 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 422 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 423 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 424 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 425 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 426 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 427 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 428 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 429 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 430 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 431 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 432 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 433 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 434 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 435 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 436 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 437 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 438 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 439 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 440 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 441 )
0.539FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 442 )
0.539FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 443 )
0.539FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 444 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 445 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 446 )
0.539FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 447 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 448 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 449 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 450 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 451 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 452 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 453 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 454 )
0.640FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 455 )
0.640FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 456 )
0.640FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 457 )
0.640FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 458 )
0.640FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 459 )
0.640FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 460 )
0.640FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 461 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 462 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 463 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 464 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 465 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 466 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 467 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 468 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 469 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 470 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 471 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 472 )
0.629FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[7]_i_24 0.043MUXF7 \rd_data_q_reg[7]_i_12 0.108MUXF8 \rd_data_q_reg[7]_i_6 0.043LUT6 \rd_data_q[7]_i_4 0.126LUT6 \rd_data_q[7]_i_3 0.043LUT5 \rd_data_q[7]_i_1 0.043

Path---( 473 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 474 )
0.537FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 475 )
0.537FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 476 )
0.537FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 477 )
0.537FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 478 )
0.537FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 479 )
0.537FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 480 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 481 )
0.600FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[4]_i_22 0.043MUXF7 \rd_data_q_reg[4]_i_15 0.120MUXF8 \rd_data_q_reg[4]_i_7 0.045LUT6 \rd_data_q[4]_i_3 0.126LUT6 \rd_data_q[4]_i_1 0.043

Path---( 482 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 483 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 484 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 485 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 486 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 487 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 488 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 489 )
0.602FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[4]_i_23 0.043MUXF7 \rd_data_q_reg[4]_i_15 0.122MUXF8 \rd_data_q_reg[4]_i_7 0.045LUT6 \rd_data_q[4]_i_3 0.126LUT6 \rd_data_q[4]_i_1 0.043

Path---( 490 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 491 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 492 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 493 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 494 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 495 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 496 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 497 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 498 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 499 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 500 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 501 )
0.438FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[3]_i_13 0.043LUT6 \rd_data_q[3]_i_6 0.043LUT6 \rd_data_q[3]_i_4 0.043LUT6 \rd_data_q[3]_i_2 0.043LUT2 \rd_data_q[3]_i_1 0.043

Path---( 502 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 503 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 504 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 505 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 506 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 507 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 508 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 509 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 510 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 511 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 512 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 513 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 514 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 515 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 516 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 517 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 518 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 519 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 520 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 521 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 522 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 523 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 524 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 525 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 526 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 527 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 528 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 529 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 530 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 531 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 532 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 533 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 534 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 535 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 536 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 537 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 538 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 539 )
0.438FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[3]_i_15 0.043LUT6 \rd_data_q[3]_i_6 0.043LUT6 \rd_data_q[3]_i_4 0.043LUT6 \rd_data_q[3]_i_2 0.043LUT2 \rd_data_q[3]_i_1 0.043

Path---( 540 )
0.534FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 541 )
0.534FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 542 )
0.534FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 543 )
0.534FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 544 )
0.534FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 545 )
0.534FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 546 )
0.534FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 547 )
0.534FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 548 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 549 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 550 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 551 )
0.629FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 552 )
0.629FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 553 )
0.629FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 554 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 555 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 556 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 557 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 558 )
0.629FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 559 )
0.629FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 560 )
0.629FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 561 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 562 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 563 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 564 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 565 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 566 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 567 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 568 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 569 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 570 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 571 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 572 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 573 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 574 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 575 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 576 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 577 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 578 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 579 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 580 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 581 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 582 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 583 )
0.438FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[3]_i_14 0.043LUT6 \rd_data_q[3]_i_6 0.043LUT6 \rd_data_q[3]_i_4 0.043LUT6 \rd_data_q[3]_i_2 0.043LUT2 \rd_data_q[3]_i_1 0.043

Path---( 584 )
0.438FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[3]_i_13 0.043LUT6 \rd_data_q[3]_i_6 0.043LUT6 \rd_data_q[3]_i_4 0.043LUT6 \rd_data_q[3]_i_2 0.043LUT2 \rd_data_q[3]_i_1 0.043

Path---( 585 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 586 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 587 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 588 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 589 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 590 )
0.629FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[1]_i_24 0.043MUXF7 \rd_data_q_reg[1]_i_12 0.108MUXF8 \rd_data_q_reg[1]_i_6 0.043LUT6 \rd_data_q[1]_i_4 0.126LUT5 \rd_data_q[1]_i_3 0.043LUT4 \rd_data_q[1]_i_1 0.043

Path---( 591 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 592 )
0.642FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 593 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 594 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 595 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 596 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 597 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 598 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 599 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 600 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 601 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 602 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 603 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 604 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 605 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 606 )
0.628FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[2]_i_21 0.043LUT6 \rd_data_q[2]_i_9 0.043MUXF7 \rd_data_q_reg[2]_i_6 0.107MUXF8 \rd_data_q_reg[2]_i_4 0.043LUT5 \rd_data_q[2]_i_3 0.126LUT4 \rd_data_q[2]_i_1 0.043

Path---( 607 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 608 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 609 )
0.539FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 610 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 611 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 612 )
0.643FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[1]_i_21 0.043MUXF7 \rd_data_q_reg[1]_i_11 0.120MUXF8 \rd_data_q_reg[1]_i_6 0.045LUT6 \rd_data_q[1]_i_4 0.126LUT5 \rd_data_q[1]_i_3 0.043LUT4 \rd_data_q[1]_i_1 0.043

Path---( 613 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 614 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 615 )
0.628FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[2]_i_19 0.043LUT6 \rd_data_q[2]_i_9 0.043MUXF7 \rd_data_q_reg[2]_i_6 0.107MUXF8 \rd_data_q_reg[2]_i_4 0.043LUT5 \rd_data_q[2]_i_3 0.126LUT4 \rd_data_q[2]_i_1 0.043

Path---( 616 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 617 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 618 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 619 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 620 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 621 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 622 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 623 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 624 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 625 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 626 )
0.639FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 627 )
0.639FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 628 )
0.639FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 629 )
0.639FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 630 )
0.639FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 631 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 632 )
0.628FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[7]_i_23 0.043MUXF7 \rd_data_q_reg[7]_i_12 0.107MUXF8 \rd_data_q_reg[7]_i_6 0.043LUT6 \rd_data_q[7]_i_4 0.126LUT6 \rd_data_q[7]_i_3 0.043LUT5 \rd_data_q[7]_i_1 0.043

Path---( 633 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 634 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 635 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 636 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 637 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 638 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 639 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 640 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 641 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 642 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 643 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 644 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 645 )
0.539FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 646 )
0.539FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 647 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 648 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 649 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 650 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 651 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 652 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 653 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 654 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 655 )
0.621FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[0]_i_19 0.043LUT6 \rd_data_q[0]_i_9 0.043MUXF7 \rd_data_q_reg[0]_i_6 0.101MUXF8 \rd_data_q_reg[0]_i_4 0.043LUT5 \rd_data_q[0]_i_2 0.125LUT4 \rd_data_q[0]_i_1 0.043

Path---( 656 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 657 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 658 )
0.642FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 659 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 660 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 661 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 662 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 663 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 664 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 665 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 666 )
0.639FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 667 )
0.639FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 668 )
0.639FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 669 )
0.639FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 670 )
0.639FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 671 )
0.639FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 672 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 673 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 674 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 675 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 676 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 677 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 678 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 679 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 680 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 681 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 682 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 683 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 684 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 685 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 686 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 687 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 688 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 689 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 690 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 691 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 692 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 693 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 694 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 695 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 696 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 697 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 698 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 699 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 700 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 701 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 702 )
0.621FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[0]_i_20 0.043LUT6 \rd_data_q[0]_i_9 0.043MUXF7 \rd_data_q_reg[0]_i_6 0.101MUXF8 \rd_data_q_reg[0]_i_4 0.043LUT5 \rd_data_q[0]_i_2 0.125LUT4 \rd_data_q[0]_i_1 0.043

Path---( 703 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 704 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 705 )
0.586FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[4]_i_25 0.043MUXF7 \rd_data_q_reg[4]_i_16 0.108MUXF8 \rd_data_q_reg[4]_i_7 0.043LUT6 \rd_data_q[4]_i_3 0.126LUT6 \rd_data_q[4]_i_1 0.043

Path---( 706 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 707 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 708 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 709 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 710 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 711 )
0.639FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 712 )
0.639FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 713 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 714 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 715 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 716 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 717 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 718 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 719 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 720 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 721 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 722 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 723 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 724 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 725 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 726 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 727 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 728 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 729 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 730 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 731 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 732 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 733 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 734 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 735 )
0.645FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[1]_i_22 0.043MUXF7 \rd_data_q_reg[1]_i_11 0.122MUXF8 \rd_data_q_reg[1]_i_6 0.045LUT6 \rd_data_q[1]_i_4 0.126LUT5 \rd_data_q[1]_i_3 0.043LUT4 \rd_data_q[1]_i_1 0.043

Path---( 736 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 737 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 738 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 739 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 740 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 741 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 742 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 743 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 744 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 745 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 746 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 747 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 748 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 749 )
0.406FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 750 )
0.406FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 751 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 752 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 753 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 754 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 755 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 756 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 757 )
0.406FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 758 )
0.406FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 759 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 760 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 761 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 762 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 763 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 764 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 765 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 766 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 767 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 768 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 769 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 770 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 771 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 772 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 773 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 774 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 775 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 776 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 777 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 778 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 779 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 780 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 781 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 782 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 783 )
0.621FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[0]_i_22 0.043LUT6 \rd_data_q[0]_i_9 0.043MUXF7 \rd_data_q_reg[0]_i_6 0.101MUXF8 \rd_data_q_reg[0]_i_4 0.043LUT5 \rd_data_q[0]_i_2 0.125LUT4 \rd_data_q[0]_i_1 0.043

Path---( 784 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 785 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 786 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 787 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 788 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 789 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 790 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 791 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 792 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 793 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 794 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 795 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 796 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 797 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 798 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 799 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 800 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 801 )
0.640FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[5]_i_21 0.043MUXF7 \rd_data_q_reg[5]_i_10 0.117MUXF8 \rd_data_q_reg[5]_i_5 0.046LUT6 \rd_data_q[5]_i_3 0.125LUT6 \rd_data_q[5]_i_2 0.043LUT5 \rd_data_q[5]_i_1 0.043

Path---( 802 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 803 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 804 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 805 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 806 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 807 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 808 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 809 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 810 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 811 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 812 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 813 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 814 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 815 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 816 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 817 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 818 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 819 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 820 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 821 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 822 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 823 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 824 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 825 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 826 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 827 )
0.645FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[7]_i_22 0.043MUXF7 \rd_data_q_reg[7]_i_11 0.122MUXF8 \rd_data_q_reg[7]_i_6 0.045LUT6 \rd_data_q[7]_i_4 0.126LUT6 \rd_data_q[7]_i_3 0.043LUT5 \rd_data_q[7]_i_1 0.043

Path---( 828 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 829 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 830 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 831 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 832 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 833 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 834 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 835 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 836 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 837 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 838 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 839 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 840 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 841 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 842 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 843 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 844 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 845 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 846 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 847 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 848 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 849 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 850 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 851 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 852 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 853 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 854 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 855 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 856 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 857 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 858 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 859 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 860 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 861 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 862 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 863 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 864 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 865 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 866 )
0.621FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[5]_i_22 0.043MUXF7 \rd_data_q_reg[5]_i_11 0.101MUXF8 \rd_data_q_reg[5]_i_5 0.043LUT6 \rd_data_q[5]_i_3 0.125LUT6 \rd_data_q[5]_i_2 0.043LUT5 \rd_data_q[5]_i_1 0.043

Path---( 867 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 868 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 869 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 870 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 871 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 872 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 873 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 874 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 875 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 876 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 877 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 878 )
0.629FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[7]_i_24 0.043MUXF7 \rd_data_q_reg[7]_i_12 0.108MUXF8 \rd_data_q_reg[7]_i_6 0.043LUT6 \rd_data_q[7]_i_4 0.126LUT6 \rd_data_q[7]_i_3 0.043LUT5 \rd_data_q[7]_i_1 0.043

Path---( 879 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 880 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 881 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 882 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 883 )
0.536FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 884 )
0.536FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 885 )
0.536FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 886 )
0.536FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 887 )
0.536FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 888 )
0.536FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 889 )
0.536FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 890 )
0.536FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 891 )
0.621FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[0]_i_21 0.043LUT6 \rd_data_q[0]_i_9 0.043MUXF7 \rd_data_q_reg[0]_i_6 0.101MUXF8 \rd_data_q_reg[0]_i_4 0.043LUT5 \rd_data_q[0]_i_2 0.125LUT4 \rd_data_q[0]_i_1 0.043

Path---( 892 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 893 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 894 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 895 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 896 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 897 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 898 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 899 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 900 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 901 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 902 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 903 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 904 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 905 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 906 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 907 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 908 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 909 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 910 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 911 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 912 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 913 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 914 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 915 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 916 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 917 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 918 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 919 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 920 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 921 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 922 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 923 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 924 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 925 )
0.406FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 926 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 927 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 928 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 929 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 930 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 931 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 932 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 933 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 934 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 935 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 936 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 937 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 938 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 939 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 940 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 941 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 942 )
0.406FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 943 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 944 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 945 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 946 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 947 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 948 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 949 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 950 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 951 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 952 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 953 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 954 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 955 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 956 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 957 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 958 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 959 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 960 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 961 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 962 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 963 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 964 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 965 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 966 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 967 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 968 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 969 )
0.406FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 970 )
0.406FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 971 )
0.406FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 972 )
0.406FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 973 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 974 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 975 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 976 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 977 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 978 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 979 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 980 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 981 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 982 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 983 )
0.597FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 984 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 985 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 986 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 987 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 988 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 989 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 990 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 991 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 992 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 993 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 994 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 995 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 996 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 997 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 998 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 999 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 1000 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 1001 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1002 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1003 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1004 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1005 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1006 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1007 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1008 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1009 )
0.406FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 1010 )
0.406FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 1011 )
0.406FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 1012 )
0.406FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 1013 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1014 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1015 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1016 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1017 )
0.585FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[4]_i_24 0.043MUXF7 \rd_data_q_reg[4]_i_16 0.107MUXF8 \rd_data_q_reg[4]_i_7 0.043LUT6 \rd_data_q[4]_i_3 0.126LUT6 \rd_data_q[4]_i_1 0.043

Path---( 1018 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1019 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1020 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 1021 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 1022 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1023 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1024 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1025 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1026 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1027 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 1028 )
0.600FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1029 )
0.600FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1030 )
0.600FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1031 )
0.600FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1032 )
0.600FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1033 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1034 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1035 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1036 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1037 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1038 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1039 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1040 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1041 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1042 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1043 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1044 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1045 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1046 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1047 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1048 )
0.597FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 1049 )
0.597FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 1050 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1051 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1052 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1053 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1054 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1055 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1056 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1057 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1058 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1059 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1060 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1061 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1062 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1063 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1064 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 1065 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1066 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 1067 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1068 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1069 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1070 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1071 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1072 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1073 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1074 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1075 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1076 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1077 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1078 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1079 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1080 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 1081 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 1082 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1083 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1084 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1085 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 1086 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1087 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1088 )
0.643FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[1]_i_21 0.043MUXF7 \rd_data_q_reg[1]_i_11 0.120MUXF8 \rd_data_q_reg[1]_i_6 0.045LUT6 \rd_data_q[1]_i_4 0.126LUT5 \rd_data_q[1]_i_3 0.043LUT4 \rd_data_q[1]_i_1 0.043

Path---( 1089 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 1090 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1091 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1092 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1093 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1094 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1095 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1096 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1097 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1098 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1099 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 1100 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 1101 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1102 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1103 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1104 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1105 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 1106 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 1107 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 1108 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 1109 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 1110 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 1111 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1112 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1113 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1114 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1115 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1116 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1117 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1118 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1119 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1120 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1121 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 1122 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 1123 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 1124 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 1125 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 1126 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 1127 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 1128 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 1129 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 1130 )
0.438FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[3]_i_16 0.043LUT6 \rd_data_q[3]_i_6 0.043LUT6 \rd_data_q[3]_i_4 0.043LUT6 \rd_data_q[3]_i_2 0.043LUT2 \rd_data_q[3]_i_1 0.043

Path---( 1131 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 1132 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 1133 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 1134 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 1135 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 1136 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 1137 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 1138 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 1139 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 1140 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 1141 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 1142 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 1143 )
0.497FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 1144 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1145 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1146 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1147 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 1148 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 1149 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 1150 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1151 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1152 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1153 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 1154 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1155 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1156 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1157 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1158 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1159 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1160 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1161 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 1162 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 1163 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 1164 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1165 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1166 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1167 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1168 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1169 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1170 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1171 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1172 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1173 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1174 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1175 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1176 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1177 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1178 )
0.495FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 1179 )
0.495FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 1180 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1181 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1182 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1183 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1184 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1185 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1186 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1187 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1188 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1189 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 1190 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 1191 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 1192 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 1193 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1194 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1195 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1196 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1197 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1198 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1199 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1200 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 1201 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 1202 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1203 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 1204 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 1205 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 1206 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 1207 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 1208 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 1209 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 1210 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 1211 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 1212 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 1213 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1214 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1215 )
0.638FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[5]_i_20 0.043MUXF7 \rd_data_q_reg[5]_i_10 0.115MUXF8 \rd_data_q_reg[5]_i_5 0.046LUT6 \rd_data_q[5]_i_3 0.125LUT6 \rd_data_q[5]_i_2 0.043LUT5 \rd_data_q[5]_i_1 0.043

Path---( 1216 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1217 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 1218 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 1219 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 1220 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 1221 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1222 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1223 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1224 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1225 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1226 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1227 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1228 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1229 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1230 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 1231 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 1232 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 1233 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 1234 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 1235 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 1236 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1237 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1238 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1239 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1240 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1241 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1242 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1243 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1244 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1245 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1246 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1247 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1248 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1249 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1250 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1251 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1252 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1253 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1254 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1255 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1256 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1257 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 1258 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 1259 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 1260 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1261 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1262 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1263 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1264 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1265 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1266 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1267 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1268 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1269 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1270 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1271 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1272 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1273 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1274 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 1275 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 1276 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1277 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1278 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1279 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1280 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1281 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1282 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1283 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 1284 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 1285 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 1286 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 1287 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 1288 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 1289 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 1290 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 1291 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 1292 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 1293 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1294 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1295 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1296 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1297 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1298 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1299 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1300 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1301 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1302 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1303 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1304 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 1305 )
0.623FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[5]_i_23 0.043MUXF7 \rd_data_q_reg[5]_i_11 0.103MUXF8 \rd_data_q_reg[5]_i_5 0.043LUT6 \rd_data_q[5]_i_3 0.125LUT6 \rd_data_q[5]_i_2 0.043LUT5 \rd_data_q[5]_i_1 0.043

Path---( 1306 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1307 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1308 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1309 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1310 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1311 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1312 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1313 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1314 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1315 )
0.600FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1316 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1317 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 1318 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1319 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1320 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 1321 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 1322 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 1323 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1324 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 1325 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 1326 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 1327 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 1328 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 1329 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 1330 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1331 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 1332 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1333 )
0.587FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 1334 )
0.587FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 1335 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1336 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1337 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1338 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1339 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1340 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1341 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 1342 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 1343 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 1344 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1345 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1346 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1347 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1348 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1349 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1350 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1351 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 1352 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 1353 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 1354 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 1355 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 1356 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 1357 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 1358 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 1359 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 1360 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 1361 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 1362 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 1363 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1364 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1365 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1366 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1367 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1368 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1369 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1370 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 1371 )
0.442FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 1372 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 1373 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1374 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1375 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 1376 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 1377 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 1378 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 1379 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 1380 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 1381 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 1382 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1383 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1384 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 1385 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 1386 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 1387 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 1388 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 1389 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 1390 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 1391 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 1392 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1393 )
0.638FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[5]_i_20 0.043MUXF7 \rd_data_q_reg[5]_i_10 0.115MUXF8 \rd_data_q_reg[5]_i_5 0.046LUT6 \rd_data_q[5]_i_3 0.125LUT6 \rd_data_q[5]_i_2 0.043LUT5 \rd_data_q[5]_i_1 0.043

Path---( 1394 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1395 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1396 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1397 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 1398 )
0.505FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 1399 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 1400 )
0.628FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[1]_i_23 0.043MUXF7 \rd_data_q_reg[1]_i_12 0.107MUXF8 \rd_data_q_reg[1]_i_6 0.043LUT6 \rd_data_q[1]_i_4 0.126LUT5 \rd_data_q[1]_i_3 0.043LUT4 \rd_data_q[1]_i_1 0.043

Path---( 1401 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1402 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1403 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1404 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1405 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1406 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 1407 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1408 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 1409 )
0.640FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[5]_i_21 0.043MUXF7 \rd_data_q_reg[5]_i_10 0.117MUXF8 \rd_data_q_reg[5]_i_5 0.046LUT6 \rd_data_q[5]_i_3 0.125LUT6 \rd_data_q[5]_i_2 0.043LUT5 \rd_data_q[5]_i_1 0.043

Path---( 1410 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1411 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 1412 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1413 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1414 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1415 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1416 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1417 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 1418 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 1419 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 1420 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 1421 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 1422 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1423 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 1424 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 1425 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 1426 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 1427 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 1428 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 1429 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 1430 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 1431 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 1432 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 1433 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 1434 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1435 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 1436 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1437 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1438 )
0.395FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT6 \count[6]_i_2 0.043

Path---( 1439 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 1440 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1441 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1442 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1443 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1444 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 1445 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 1446 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 1447 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 1448 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1449 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1450 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1451 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1452 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1453 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1454 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1455 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1456 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1457 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1458 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1459 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1460 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1461 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1462 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 1463 )
0.540FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 1464 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1465 )
0.442FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 1466 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 1467 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 1468 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1469 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1470 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 1471 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 1472 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 1473 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 1474 )
0.395FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT6 \count[3]_i_1 0.043

Path---( 1475 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 1476 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1477 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1478 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1479 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1480 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1481 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1482 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 1483 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1484 )
0.603FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 1485 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1486 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1487 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 1488 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 1489 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 1490 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 1491 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 1492 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 1493 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 1494 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1495 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1496 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1497 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1498 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1499 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1500 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1501 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1502 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1503 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1504 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1505 )
0.442FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 1506 )
0.543FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1507 )
0.543FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1508 )
0.543FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1509 )
0.543FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1510 )
0.543FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1511 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1512 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1513 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1514 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 1515 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1516 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1517 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1518 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1519 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1520 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1521 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1522 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1523 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1524 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1525 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 1526 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1527 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1528 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1529 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1530 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1531 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 1532 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 1533 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1534 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1535 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1536 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1537 )
0.438FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[3]_i_15 0.043LUT6 \rd_data_q[3]_i_6 0.043LUT6 \rd_data_q[3]_i_4 0.043LUT6 \rd_data_q[3]_i_2 0.043LUT2 \rd_data_q[3]_i_1 0.043

Path---( 1538 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 1539 )
0.540FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 1540 )
0.540FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 1541 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 1542 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 1543 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 1544 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 1545 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 1546 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 1547 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 1548 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 1549 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 1550 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 1551 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 1552 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 1553 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 1554 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 1555 )
0.505FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 1556 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1557 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1558 )
0.625FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 1559 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1560 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1561 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1562 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1563 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1564 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1565 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1566 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1567 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 1568 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 1569 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1570 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1571 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1572 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1573 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1574 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1575 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1576 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1577 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1578 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1579 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1580 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1581 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1582 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1583 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1584 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1585 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1586 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1587 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1588 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1589 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 1590 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 1591 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 1592 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 1593 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1594 )
0.540FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 1595 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1596 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1597 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1598 )
0.603FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 1599 )
0.603FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 1600 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1601 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1602 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1603 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 1604 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1605 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1606 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1607 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1608 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1609 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1610 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1611 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1612 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1613 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1614 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 1615 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1616 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1617 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1618 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1619 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1620 )
0.598FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 1621 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 1622 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 1623 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 1624 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 1625 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 1626 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1627 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1628 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1629 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1630 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1631 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1632 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1633 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1634 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1635 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 1636 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 1637 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 1638 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1639 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 1640 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 1641 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 1642 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 1643 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 1644 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 1645 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 1646 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 1647 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 1648 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 1649 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1650 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1651 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1652 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 1653 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1654 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1655 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1656 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1657 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1658 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1659 )
0.442FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 1660 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 1661 )
0.543FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1662 )
0.543FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1663 )
0.543FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1664 )
0.543FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1665 )
0.543FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1666 )
0.600FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[4]_i_26 0.043MUXF7 \rd_data_q_reg[4]_i_17 0.120MUXF8 \rd_data_q_reg[4]_i_8 0.045LUT6 \rd_data_q[4]_i_4 0.126LUT6 \rd_data_q[4]_i_1 0.043

Path---( 1667 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1668 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1669 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 1670 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1671 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1672 )
0.352FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 1673 )
0.352FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 1674 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1675 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1676 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 1677 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 1678 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1679 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1680 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1681 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1682 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1683 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1684 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1685 )
0.442FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 1686 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 1687 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 1688 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1689 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1690 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1691 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1692 )
0.540FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 1693 )
0.540FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 1694 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1695 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 1696 )
0.606FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1697 )
0.606FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1698 )
0.606FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1699 )
0.606FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1700 )
0.606FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1701 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1702 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 1703 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1704 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1705 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 1706 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 1707 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 1708 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1709 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1710 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1711 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1712 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1713 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1714 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1715 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1716 )
0.440FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 1717 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 1718 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 1719 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 1720 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 1721 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 1722 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 1723 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 1724 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 1725 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 1726 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1727 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 1728 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 1729 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 1730 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 1731 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 1732 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1733 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1734 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1735 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1736 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1737 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1738 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 1739 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1740 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 1741 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 1742 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 1743 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 1744 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 1745 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 1746 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 1747 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 1748 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 1749 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 1750 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 1751 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1752 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1753 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 1754 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 1755 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 1756 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 1757 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1758 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1759 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1760 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1761 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1762 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1763 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 1764 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 1765 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 1766 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 1767 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 1768 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 1769 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 1770 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 1771 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1772 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1773 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1774 )
0.503FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 1775 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1776 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 1777 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1778 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1779 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 1780 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 1781 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1782 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1783 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1784 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1785 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1786 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1787 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1788 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 1789 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 1790 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1791 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 1792 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 1793 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 1794 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1795 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 1796 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 1797 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 1798 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 1799 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1800 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1801 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1802 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1803 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1804 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1805 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1806 )
0.438FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 1807 )
0.438FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 1808 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1809 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1810 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1811 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1812 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1813 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1814 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1815 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1816 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1817 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1818 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1819 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1820 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1821 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1822 )
0.540FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 1823 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 1824 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 1825 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 1826 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 1827 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 1828 )
0.497FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 1829 )
0.497FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 1830 )
0.497FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 1831 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1832 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1833 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1834 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1835 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1836 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1837 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1838 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1839 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1840 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1841 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1842 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1843 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 1844 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 1845 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1846 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1847 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1848 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1849 )
0.497FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 1850 )
0.440FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 1851 )
0.501FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 1852 )
0.501FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 1853 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1854 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1855 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1856 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1857 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 1858 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1859 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1860 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 1861 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1862 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1863 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1864 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 1865 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1866 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 1867 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 1868 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 1869 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1870 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 1871 )
0.442FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 1872 )
0.543FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1873 )
0.543FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1874 )
0.543FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1875 )
0.543FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1876 )
0.543FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1877 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 1878 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 1879 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 1880 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 1881 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1882 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1883 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1884 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1885 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1886 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1887 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1888 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1889 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1890 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1891 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1892 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1893 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1894 )
0.540FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 1895 )
0.540FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 1896 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1897 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1898 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1899 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1900 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1901 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1902 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1903 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1904 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1905 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 1906 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1907 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 1908 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1909 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1910 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1911 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1912 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1913 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 1914 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 1915 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 1916 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 1917 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 1918 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 1919 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 1920 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 1921 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 1922 )
0.598FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 1923 )
0.598FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 1924 )
0.598FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 1925 )
0.598FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 1926 )
0.598FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 1927 )
0.598FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 1928 )
0.598FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 1929 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 1930 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1931 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1932 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1933 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1934 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1935 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1936 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1937 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 1938 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1939 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1940 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 1941 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 1942 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 1943 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1944 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 1945 )
0.438FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 1946 )
0.438FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 1947 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1948 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1949 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1950 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1951 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 1952 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1953 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 1954 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 1955 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 1956 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1957 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1958 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1959 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1960 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 1961 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 1962 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 1963 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1964 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 1965 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 1966 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 1967 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1968 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 1969 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1970 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1971 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1972 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 1973 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 1974 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 1975 )
0.543FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 1976 )
0.495FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 1977 )
0.495FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 1978 )
0.495FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 1979 )
0.495FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 1980 )
0.495FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 1981 )
0.495FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 1982 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 1983 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 1984 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1985 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 1986 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 1987 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 1988 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 1989 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 1990 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 1991 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 1992 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 1993 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 1994 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 1995 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 1996 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 1997 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 1998 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 1999 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 2000 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 2001 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 2002 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 2003 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 2004 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2005 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2006 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2007 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 2008 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 2009 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 2010 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 2011 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 2012 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 2013 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 2014 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 2015 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 2016 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 2017 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 2018 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 2019 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 2020 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 2021 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 2022 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 2023 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 2024 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 2025 )
0.395FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT5 \count[5]_i_1 0.043

Path---( 2026 )
0.638FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[0]_i_13 0.043LUT6 \rd_data_q[0]_i_7 0.043MUXF7 \rd_data_q_reg[0]_i_5 0.115MUXF8 \rd_data_q_reg[0]_i_4 0.046LUT5 \rd_data_q[0]_i_2 0.125LUT4 \rd_data_q[0]_i_1 0.043

Path---( 2027 )
0.530FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 2028 )
0.530FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 2029 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 2030 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 2031 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 2032 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 2033 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 2034 )
0.606FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 2035 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 2036 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 2037 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 2038 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 2039 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 2040 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 2041 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 2042 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 2043 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 2044 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 2045 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 2046 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 2047 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 2048 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 2049 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 2050 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 2051 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 2052 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 2053 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 2054 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 2055 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 2056 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 2057 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 2058 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2059 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 2060 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 2061 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 2062 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 2063 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 2064 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 2065 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 2066 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 2067 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 2068 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 2069 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 2070 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 2071 )
0.587FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 2072 )
0.587FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 2073 )
0.587FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 2074 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 2075 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 2076 )
0.440FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 2077 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 2078 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 2079 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 2080 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 2081 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 2082 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 2083 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 2084 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 2085 )
0.442FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2086 )
0.442FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2087 )
0.442FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2088 )
0.442FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2089 )
0.442FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2090 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 2091 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 2092 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 2093 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 2094 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 2095 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 2096 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 2097 )
0.587FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 2098 )
0.587FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 2099 )
0.587FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 2100 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 2101 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 2102 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 2103 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 2104 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 2105 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 2106 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 2107 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2108 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 2109 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 2110 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2111 )
0.395FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT5 \count[4]_i_1 0.043

Path---( 2112 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 2113 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 2114 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 2115 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 2116 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 2117 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 2118 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 2119 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2120 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 2121 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 2122 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 2123 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2124 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2125 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2126 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2127 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2128 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2129 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2130 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 2131 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 2132 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 2133 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 2134 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 2135 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 2136 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 2137 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 2138 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 2139 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 2140 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 2141 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 2142 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 2143 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 2144 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 2145 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 2146 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 2147 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 2148 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 2149 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 2150 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 2151 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 2152 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 2153 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 2154 )
0.442FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2155 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 2156 )
0.505FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2157 )
0.505FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2158 )
0.505FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2159 )
0.505FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2160 )
0.505FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2161 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 2162 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 2163 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 2164 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 2165 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 2166 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 2167 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 2168 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 2169 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 2170 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 2171 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 2172 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 2173 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 2174 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 2175 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 2176 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 2177 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 2178 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 2179 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 2180 )
0.543FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 2181 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 2182 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 2183 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 2184 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 2185 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2186 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 2187 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 2188 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 2189 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 2190 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 2191 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 2192 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2193 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 2194 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 2195 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 2196 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 2197 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 2198 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 2199 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 2200 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 2201 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 2202 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 2203 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 2204 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 2205 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 2206 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 2207 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2208 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 2209 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 2210 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 2211 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 2212 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 2213 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 2214 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 2215 )
0.438FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 2216 )
0.438FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 2217 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 2218 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 2219 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 2220 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 2221 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 2222 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 2223 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 2224 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 2225 )
0.505FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2226 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 2227 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 2228 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 2229 )
0.530FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 2230 )
0.530FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 2231 )
0.492FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 2232 )
0.492FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 2233 )
0.492FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 2234 )
0.492FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 2235 )
0.492FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 2236 )
0.492FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 2237 )
0.492FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 2238 )
0.492FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 2239 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 2240 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 2241 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 2242 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 2243 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 2244 )
0.442FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2245 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 2246 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 2247 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2248 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 2249 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 2250 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 2251 )
0.593FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 2252 )
0.593FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 2253 )
0.442FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2254 )
0.442FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2255 )
0.442FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2256 )
0.442FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2257 )
0.442FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2258 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2259 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 2260 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 2261 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 2262 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 2263 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 2264 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 2265 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 2266 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 2267 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2268 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 2269 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 2270 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 2271 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 2272 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 2273 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 2274 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 2275 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 2276 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 2277 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 2278 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 2279 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 2280 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 2281 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2282 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 2283 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 2284 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 2285 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 2286 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 2287 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 2288 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 2289 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 2290 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 2291 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 2292 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 2293 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 2294 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2295 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 2296 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 2297 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 2298 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 2299 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 2300 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 2301 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 2302 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 2303 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 2304 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 2305 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 2306 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 2307 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 2308 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 2309 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 2310 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 2311 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 2312 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 2313 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 2314 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 2315 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 2316 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 2317 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 2318 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 2319 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 2320 )
0.442FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2321 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2322 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2323 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2324 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2325 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2326 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2327 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2328 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 2329 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 2330 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 2331 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 2332 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 2333 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 2334 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 2335 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 2336 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 2337 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2338 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 2339 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 2340 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 2341 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 2342 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 2343 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 2344 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 2345 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 2346 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 2347 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 2348 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 2349 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 2350 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 2351 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 2352 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 2353 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 2354 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 2355 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 2356 )
0.600FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 2357 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2358 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2359 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2360 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2361 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2362 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 2363 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 2364 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 2365 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 2366 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 2367 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 2368 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 2369 )
0.442FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2370 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 2371 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 2372 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 2373 )
0.645FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[2]_i_15 0.043LUT6 \rd_data_q[2]_i_8 0.043MUXF7 \rd_data_q_reg[2]_i_5 0.122MUXF8 \rd_data_q_reg[2]_i_4 0.045LUT5 \rd_data_q[2]_i_3 0.126LUT4 \rd_data_q[2]_i_1 0.043

Path---( 2374 )
0.597FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 2375 )
0.597FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 2376 )
0.597FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 2377 )
0.597FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 2378 )
0.597FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 2379 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 2380 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 2381 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 2382 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 2383 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 2384 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 2385 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 2386 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 2387 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 2388 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 2389 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 2390 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 2391 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 2392 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 2393 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 2394 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 2395 )
0.540FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 2396 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 2397 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2398 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2399 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 2400 )
0.602FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[4]_i_27 0.043MUXF7 \rd_data_q_reg[4]_i_17 0.122MUXF8 \rd_data_q_reg[4]_i_8 0.045LUT6 \rd_data_q[4]_i_4 0.126LUT6 \rd_data_q[4]_i_1 0.043

Path---( 2401 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 2402 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 2403 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 2404 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 2405 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 2406 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 2407 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 2408 )
0.543FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 2409 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 2410 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2411 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2412 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2413 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2414 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2415 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 2416 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 2417 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 2418 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 2419 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 2420 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 2421 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 2422 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 2423 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 2424 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 2425 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 2426 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 2427 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 2428 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 2429 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 2430 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 2431 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 2432 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 2433 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 2434 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 2435 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 2436 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 2437 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 2438 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 2439 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 2440 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 2441 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 2442 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 2443 )
0.497FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 2444 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 2445 )
0.541FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 2446 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 2447 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 2448 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 2449 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 2450 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 2451 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 2452 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 2453 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 2454 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 2455 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 2456 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 2457 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 2458 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 2459 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 2460 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 2461 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 2462 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 2463 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 2464 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 2465 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 2466 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 2467 )
0.442FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2468 )
0.543FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 2469 )
0.543FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 2470 )
0.543FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 2471 )
0.543FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 2472 )
0.543FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 2473 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 2474 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 2475 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 2476 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 2477 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 2478 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 2479 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 2480 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 2481 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 2482 )
0.530FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 2483 )
0.530FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 2484 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 2485 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 2486 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 2487 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 2488 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 2489 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 2490 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 2491 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 2492 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 2493 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 2494 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 2495 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 2496 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 2497 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 2498 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 2499 )
0.600FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 2500 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 2501 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2502 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 2503 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 2504 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 2505 )
0.540FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 2506 )
0.540FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 2507 )
0.604FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 2508 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 2509 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 2510 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 2511 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 2512 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 2513 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 2514 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 2515 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 2516 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 2517 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 2518 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 2519 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 2520 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 2521 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 2522 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 2523 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 2524 )
0.442FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2525 )
0.442FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2526 )
0.442FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2527 )
0.442FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2528 )
0.442FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2529 )
0.540FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 2530 )
0.352FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 2531 )
0.352FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 2532 )
0.352FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 2533 )
0.352FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 2534 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2535 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2536 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2537 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2538 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2539 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 2540 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 2541 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 2542 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 2543 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 2544 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2545 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 2546 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 2547 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 2548 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 2549 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2550 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2551 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2552 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2553 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2554 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 2555 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 2556 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 2557 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 2558 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 2559 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 2560 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 2561 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 2562 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2563 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2564 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2565 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2566 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2567 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2568 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2569 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2570 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 2571 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 2572 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 2573 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 2574 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 2575 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 2576 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 2577 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 2578 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 2579 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 2580 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 2581 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 2582 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 2583 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 2584 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 2585 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 2586 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 2587 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 2588 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 2589 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 2590 )
0.633FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 2591 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 2592 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 2593 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 2594 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 2595 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 2596 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 2597 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 2598 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 2599 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 2600 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 2601 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 2602 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 2603 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2604 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2605 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2606 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2607 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2608 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2609 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2610 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2611 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 2612 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 2613 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 2614 )
0.442FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2615 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2616 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2617 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 2618 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 2619 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 2620 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 2621 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 2622 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 2623 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 2624 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 2625 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 2626 )
0.621FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[0]_i_22 0.043LUT6 \rd_data_q[0]_i_9 0.043MUXF7 \rd_data_q_reg[0]_i_6 0.101MUXF8 \rd_data_q_reg[0]_i_4 0.043LUT5 \rd_data_q[0]_i_2 0.125LUT4 \rd_data_q[0]_i_1 0.043

Path---( 2627 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 2628 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 2629 )
0.442FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 2630 )
0.543FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 2631 )
0.543FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 2632 )
0.543FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 2633 )
0.543FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 2634 )
0.543FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 2635 )
0.497FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 2636 )
0.497FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 2637 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2638 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2639 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2640 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2641 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2642 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2643 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2644 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2645 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 2646 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 2647 )
0.541FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 2648 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 2649 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 2650 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 2651 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 2652 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 2653 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 2654 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 2655 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 2656 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 2657 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 2658 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 2659 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 2660 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 2661 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 2662 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 2663 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 2664 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 2665 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2666 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2667 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 2668 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 2669 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 2670 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2671 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2672 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2673 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2674 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2675 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2676 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2677 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2678 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 2679 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 2680 )
0.540FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 2681 )
0.540FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 2682 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 2683 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 2684 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 2685 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 2686 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 2687 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 2688 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 2689 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 2690 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 2691 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 2692 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 2693 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 2694 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 2695 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 2696 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 2697 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 2698 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 2699 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 2700 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 2701 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 2702 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 2703 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 2704 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2705 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2706 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2707 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2708 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2709 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 2710 )
0.440FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 2711 )
0.440FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 2712 )
0.440FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 2713 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 2714 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 2715 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 2716 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 2717 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 2718 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 2719 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 2720 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 2721 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 2722 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 2723 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 2724 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 2725 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 2726 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 2727 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 2728 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 2729 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 2730 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 2731 )
0.395FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[0]_i_1 0.043

Path---( 2732 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 2733 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 2734 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2735 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2736 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2737 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2738 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2739 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 2740 )
0.440FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 2741 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 2742 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 2743 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 2744 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 2745 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 2746 )
0.597FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 2747 )
0.597FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 2748 )
0.597FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 2749 )
0.597FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 2750 )
0.597FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 2751 )
0.597FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 2752 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 2753 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 2754 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 2755 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 2756 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 2757 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 2758 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 2759 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 2760 )
0.440FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 2761 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 2762 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 2763 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 2764 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 2765 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 2766 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2767 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2768 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 2769 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 2770 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2771 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2772 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2773 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2774 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2775 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2776 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2777 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 2778 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 2779 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 2780 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 2781 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 2782 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2783 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2784 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2785 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2786 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2787 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 2788 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 2789 )
0.503FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 2790 )
0.503FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 2791 )
0.503FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 2792 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2793 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 2794 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 2795 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 2796 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 2797 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 2798 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 2799 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 2800 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 2801 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 2802 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 2803 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 2804 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 2805 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2806 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2807 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2808 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2809 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2810 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 2811 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 2812 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 2813 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 2814 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2815 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2816 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2817 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2818 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2819 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2820 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2821 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 2822 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 2823 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 2824 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 2825 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 2826 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 2827 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 2828 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 2829 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 2830 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 2831 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 2832 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 2833 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 2834 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 2835 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 2836 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 2837 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 2838 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 2839 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 2840 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 2841 )
0.503FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 2842 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 2843 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 2844 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 2845 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 2846 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 2847 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 2848 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 2849 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 2850 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2851 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 2852 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 2853 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 2854 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 2855 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 2856 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 2857 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 2858 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 2859 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 2860 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 2861 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2862 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2863 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2864 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2865 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2866 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 2867 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 2868 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 2869 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 2870 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 2871 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 2872 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 2873 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 2874 )
0.541FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 2875 )
0.541FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 2876 )
0.541FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 2877 )
0.541FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 2878 )
0.541FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 2879 )
0.541FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 2880 )
0.541FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 2881 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 2882 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 2883 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 2884 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 2885 )
0.597FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 2886 )
0.597FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 2887 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 2888 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 2889 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 2890 )
0.438FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 2891 )
0.438FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 2892 )
0.679FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_17 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_9 0.120MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \crc_sum_q[10]_i_2 0.043LUT5 \crc_sum_q[10]_i_1 0.043

Path---( 2893 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 2894 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 2895 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 2896 )
0.681FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_18 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_9 0.122MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \crc_sum_q[10]_i_2 0.043LUT5 \crc_sum_q[10]_i_1 0.043

Path---( 2897 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 2898 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 2899 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 2900 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 2901 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 2902 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 2903 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 2904 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 2905 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 2906 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 2907 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 2908 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 2909 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 2910 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 2911 )
0.440FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 2912 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 2913 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 2914 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2915 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2916 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2917 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2918 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 2919 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 2920 )
0.440FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 2921 )
0.440FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 2922 )
0.440FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 2923 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 2924 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 2925 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 2926 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 2927 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 2928 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2929 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2930 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2931 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2932 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2933 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2934 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2935 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 2936 )
0.395FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT4 \count[1]_i_1 0.043

Path---( 2937 )
0.604FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 2938 )
0.604FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 2939 )
0.604FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 2940 )
0.604FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 2941 )
0.604FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 2942 )
0.604FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 2943 )
0.604FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 2944 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 2945 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 2946 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 2947 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 2948 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 2949 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 2950 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 2951 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2952 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2953 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2954 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2955 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2956 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2957 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 2958 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 2959 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 2960 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 2961 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 2962 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 2963 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 2964 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 2965 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 2966 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 2967 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 2968 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 2969 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 2970 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 2971 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 2972 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 2973 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 2974 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 2975 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 2976 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 2977 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 2978 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 2979 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 2980 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 2981 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 2982 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 2983 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 2984 )
0.541FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 2985 )
0.440FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 2986 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2987 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2988 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2989 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2990 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 2991 )
0.438FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 2992 )
0.438FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 2993 )
0.438FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 2994 )
0.438FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 2995 )
0.438FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 2996 )
0.438FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 2997 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 2998 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 2999 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 3000 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 3001 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 3002 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3003 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3004 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3005 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3006 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3007 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3008 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3009 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3010 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 3011 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 3012 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 3013 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 3014 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 3015 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 3016 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 3017 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 3018 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 3019 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 3020 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 3021 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 3022 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 3023 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 3024 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 3025 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 3026 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 3027 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 3028 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 3029 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 3030 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 3031 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 3032 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 3033 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 3034 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3035 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3036 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3037 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3038 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3039 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3040 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3041 )
0.665FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_20 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_10 0.108MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \crc_sum_q[10]_i_2 0.043LUT5 \crc_sum_q[10]_i_1 0.043

Path---( 3042 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 3043 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 3044 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 3045 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 3046 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 3047 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 3048 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 3049 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 3050 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 3051 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 3052 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 3053 )
0.664FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_19 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_10 0.107MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \crc_sum_q[10]_i_2 0.043LUT5 \crc_sum_q[10]_i_1 0.043

Path---( 3054 )
0.501FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3055 )
0.501FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3056 )
0.501FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3057 )
0.501FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3058 )
0.501FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3059 )
0.501FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3060 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 3061 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 3062 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 3063 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 3064 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 3065 )
0.438FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3066 )
0.438FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3067 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 3068 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 3069 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 3070 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 3071 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 3072 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 3073 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 3074 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 3075 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 3076 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 3077 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 3078 )
0.541FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 3079 )
0.541FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 3080 )
0.541FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 3081 )
0.541FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 3082 )
0.541FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 3083 )
0.541FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 3084 )
0.541FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 3085 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 3086 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 3087 )
0.530FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3088 )
0.530FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3089 )
0.530FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3090 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3091 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3092 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3093 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3094 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3095 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3096 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3097 )
0.399FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT5 \count[2]_i_1 0.047

Path---( 3098 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 3099 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 3100 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 3101 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 3102 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 3103 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 3104 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 3105 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 3106 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 3107 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 3108 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 3109 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 3110 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 3111 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 3112 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 3113 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 3114 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 3115 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 3116 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 3117 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 3118 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 3119 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 3120 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 3121 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 3122 )
0.530FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3123 )
0.530FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3124 )
0.530FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3125 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 3126 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 3127 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 3128 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3129 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3130 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3131 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3132 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3133 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3134 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3135 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 3136 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 3137 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3138 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 3139 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 3140 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 3141 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 3142 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 3143 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 3144 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 3145 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 3146 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 3147 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 3148 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 3149 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 3150 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3151 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3152 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3153 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3154 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3155 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 3156 )
0.395FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT6 \count[6]_i_2 0.043

Path---( 3157 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 3158 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 3159 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 3160 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 3161 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 3162 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 3163 )
0.543FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 3164 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 3165 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 3166 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 3167 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 3168 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 3169 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3170 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3171 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 3172 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 3173 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 3174 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 3175 )
0.438FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3176 )
0.438FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3177 )
0.438FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3178 )
0.438FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3179 )
0.438FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3180 )
0.438FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3181 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 3182 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3183 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 3184 )
0.395FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT6 \count[3]_i_1 0.043

Path---( 3185 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 3186 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3187 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 3188 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 3189 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 3190 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 3191 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 3192 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 3193 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3194 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3195 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3196 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3197 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3198 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3199 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3200 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3201 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 3202 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 3203 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 3204 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 3205 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 3206 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 3207 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 3208 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 3209 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 3210 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3211 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3212 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3213 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3214 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3215 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3216 )
0.395FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[0]_i_1 0.043

Path---( 3217 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 3218 )
0.530FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3219 )
0.530FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3220 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 3221 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3222 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3223 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3224 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3225 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3226 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3227 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3228 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 3229 )
0.628FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_23 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_12 0.107MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \crc_sum_q[10]_i_2 0.043LUT5 \crc_sum_q[10]_i_1 0.043

Path---( 3230 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3231 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3232 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 3233 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 3234 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 3235 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 3236 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 3237 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 3238 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 3239 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 3240 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3241 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3242 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3243 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3244 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3245 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 3246 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 3247 )
0.395FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT4 \count[1]_i_1 0.043

Path---( 3248 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 3249 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 3250 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 3251 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 3252 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 3253 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 3254 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 3255 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 3256 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 3257 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 3258 )
0.440FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 3259 )
0.440FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 3260 )
0.440FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 3261 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 3262 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 3263 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 3264 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 3265 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 3266 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 3267 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 3268 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 3269 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 3270 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 3271 )
0.435FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3272 )
0.435FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3273 )
0.435FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3274 )
0.435FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3275 )
0.435FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3276 )
0.435FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3277 )
0.435FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3278 )
0.435FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3279 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3280 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3281 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3282 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3283 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3284 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3285 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3286 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3287 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 3288 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 3289 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 3290 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3291 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 3292 )
0.442FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 3293 )
0.442FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 3294 )
0.442FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 3295 )
0.442FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 3296 )
0.442FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 3297 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3298 )
0.440FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 3299 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 3300 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 3301 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 3302 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 3303 )
0.530FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3304 )
0.530FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3305 )
0.530FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3306 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 3307 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 3308 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 3309 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 3310 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3311 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 3312 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3313 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3314 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 3315 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 3316 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 3317 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 3318 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 3319 )
0.530FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3320 )
0.530FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3321 )
0.530FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3322 )
0.498FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3323 )
0.498FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3324 )
0.498FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3325 )
0.498FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3326 )
0.498FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3327 )
0.498FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3328 )
0.498FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3329 )
0.498FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3330 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 3331 )
0.543FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 3332 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 3333 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 3334 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 3335 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 3336 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 3337 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3338 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3339 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 3340 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 3341 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3342 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3343 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3344 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3345 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3346 )
0.593FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3347 )
0.593FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3348 )
0.593FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3349 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 3350 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 3351 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 3352 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 3353 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 3354 )
0.442FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 3355 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3356 )
0.403FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT5 \count[2]_i_1 0.051

Path---( 3357 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 3358 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 3359 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 3360 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 3361 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 3362 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 3363 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 3364 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 3365 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 3366 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 3367 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 3368 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 3369 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 3370 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 3371 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 3372 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 3373 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 3374 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3375 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3376 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3377 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3378 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3379 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3380 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 3381 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 3382 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 3383 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 3384 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 3385 )
0.593FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3386 )
0.593FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3387 )
0.593FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3388 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 3389 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 3390 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 3391 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 3392 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 3393 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 3394 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 3395 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 3396 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 3397 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 3398 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 3399 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 3400 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 3401 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 3402 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 3403 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 3404 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 3405 )
0.530FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3406 )
0.530FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3407 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 3408 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 3409 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 3410 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 3411 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 3412 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 3413 )
0.629FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_24 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_12 0.108MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \crc_sum_q[10]_i_2 0.043LUT5 \crc_sum_q[10]_i_1 0.043

Path---( 3414 )
0.541FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 3415 )
0.541FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 3416 )
0.541FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 3417 )
0.541FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 3418 )
0.541FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 3419 )
0.541FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 3420 )
0.541FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 3421 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 3422 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 3423 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 3424 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 3425 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 3426 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 3427 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 3428 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 3429 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 3430 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 3431 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 3432 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 3433 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 3434 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 3435 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 3436 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 3437 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 3438 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3439 )
0.543FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 3440 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 3441 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 3442 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 3443 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 3444 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 3445 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 3446 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 3447 )
0.540FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 3448 )
0.540FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 3449 )
0.540FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 3450 )
0.540FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 3451 )
0.540FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 3452 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3453 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3454 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3455 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3456 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3457 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3458 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3459 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3460 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3461 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3462 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3463 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3464 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3465 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 3466 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 3467 )
0.494FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 3468 )
0.494FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 3469 )
0.494FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 3470 )
0.494FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 3471 )
0.494FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 3472 )
0.494FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 3473 )
0.494FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 3474 )
0.494FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 3475 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 3476 )
0.679FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_17 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_9 0.120MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[0]_i_1 0.043

Path---( 3477 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 3478 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 3479 )
0.442FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 3480 )
0.442FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 3481 )
0.442FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 3482 )
0.442FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 3483 )
0.442FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 3484 )
0.435FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3485 )
0.435FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3486 )
0.435FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3487 )
0.435FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3488 )
0.435FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3489 )
0.435FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3490 )
0.435FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3491 )
0.435FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3492 )
0.681FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_18 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_9 0.122MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[0]_i_1 0.043

Path---( 3493 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3494 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3495 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3496 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3497 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 3498 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 3499 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 3500 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 3501 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 3502 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 3503 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 3504 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 3505 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 3506 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3507 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3508 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 3509 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 3510 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 3511 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 3512 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 3513 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 3514 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 3515 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 3516 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 3517 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 3518 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 3519 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 3520 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 3521 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 3522 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 3523 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 3524 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 3525 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 3526 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 3527 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 3528 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 3529 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 3530 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 3531 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 3532 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 3533 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 3534 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 3535 )
0.606FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 3536 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 3537 )
0.438FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3538 )
0.438FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3539 )
0.438FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3540 )
0.438FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3541 )
0.438FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3542 )
0.438FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 3543 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 3544 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3545 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3546 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3547 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3548 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3549 )
0.621FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[5]_inst_i_24 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_13 0.101MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \crc_sum_q[15]_i_7 0.043LUT6 \crc_sum_q[12]_i_1 0.043

Path---( 3550 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 3551 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 3552 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 3553 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 3554 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 3555 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3556 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3557 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3558 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3559 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3560 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3561 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3562 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 3563 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 3564 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 3565 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 3566 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 3567 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 3568 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3569 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 3570 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 3571 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 3572 )
0.442FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 3573 )
0.440FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 3574 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 3575 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 3576 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 3577 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 3578 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 3579 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 3580 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 3581 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 3582 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 3583 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 3584 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 3585 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 3586 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 3587 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 3588 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 3589 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3590 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3591 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3592 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3593 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3594 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3595 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3596 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 3597 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 3598 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 3599 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3600 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3601 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3602 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3603 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3604 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 3605 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 3606 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 3607 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 3608 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 3609 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 3610 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 3611 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 3612 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 3613 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 3614 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 3615 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3616 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3617 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3618 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3619 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3620 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3621 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 3622 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 3623 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 3624 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 3625 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 3626 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 3627 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 3628 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 3629 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 3630 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 3631 )
0.543FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 3632 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 3633 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 3634 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 3635 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 3636 )
0.623FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[5]_inst_i_25 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_13 0.103MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \crc_sum_q[15]_i_7 0.043LUT6 \crc_sum_q[12]_i_1 0.043

Path---( 3637 )
0.665FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_20 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_10 0.108MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[0]_i_1 0.043

Path---( 3638 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 3639 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 3640 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 3641 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 3642 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 3643 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 3644 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 3645 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 3646 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 3647 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 3648 )
0.503FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 3649 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 3650 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 3651 )
0.664FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_19 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_10 0.107MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[0]_i_1 0.043

Path---( 3652 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 3653 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 3654 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 3655 )
0.530FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3656 )
0.530FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3657 )
0.530FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3658 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 3659 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 3660 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 3661 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 3662 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 3663 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 3664 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 3665 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 3666 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 3667 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 3668 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 3669 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 3670 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 3671 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 3672 )
0.640FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[5]_inst_i_31 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_16 0.117MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_9 0.046LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \crc_sum_q[15]_i_7 0.043LUT6 \crc_sum_q[12]_i_1 0.043

Path---( 3673 )
0.628FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_23 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_12 0.107MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[0]_i_1 0.043

Path---( 3674 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 3675 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 3676 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 3677 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 3678 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 3679 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 3680 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 3681 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 3682 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 3683 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 3684 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 3685 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 3686 )
0.543FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 3687 )
0.530FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3688 )
0.530FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3689 )
0.530FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 3690 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 3691 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 3692 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 3693 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 3694 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 3695 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 3696 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 3697 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 3698 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 3699 )
0.586FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[4]_i_29 0.043MUXF7 \rd_data_q_reg[4]_i_18 0.108MUXF8 \rd_data_q_reg[4]_i_8 0.043LUT6 \rd_data_q[4]_i_4 0.126LUT6 \rd_data_q[4]_i_1 0.043

Path---( 3700 )
0.540FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 3701 )
0.540FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 3702 )
0.540FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 3703 )
0.540FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 3704 )
0.540FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 3705 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 3706 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 3707 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 3708 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 3709 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 3710 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 3711 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3712 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3713 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 3714 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 3715 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 3716 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 3717 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 3718 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 3719 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 3720 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 3721 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 3722 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 3723 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 3724 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 3725 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3726 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 3727 )
0.585FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT6 \rd_data_q[4]_i_28 0.043MUXF7 \rd_data_q_reg[4]_i_18 0.107MUXF8 \rd_data_q_reg[4]_i_8 0.043LUT6 \rd_data_q[4]_i_4 0.126LUT6 \rd_data_q[4]_i_1 0.043

Path---( 3728 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 3729 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3730 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3731 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3732 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3733 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3734 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 3735 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 3736 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 3737 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 3738 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 3739 )
0.628FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[6]_inst_i_24 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_13 0.107MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.126LUT5 \crc_sum_q[15]_i_7 0.043LUT6 \crc_sum_q[12]_i_1 0.043

Path---( 3740 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 3741 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3742 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3743 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3744 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3745 )
0.676FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[5]_inst_i_19 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_10 0.117MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_6 0.046LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \crc_sum_q[15]_i_7 0.043LUT6 \crc_sum_q[12]_i_1 0.043

Path---( 3746 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 3747 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 3748 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 3749 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 3750 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 3751 )
0.674FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[5]_inst_i_18 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_10 0.115MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_6 0.046LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \crc_sum_q[15]_i_7 0.043LUT6 \crc_sum_q[12]_i_1 0.043

Path---( 3752 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 3753 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 3754 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 3755 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 3756 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 3757 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 3758 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 3759 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 3760 )
0.679FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_17 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_9 0.120MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[9]_i_1 0.043

Path---( 3761 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 3762 )
0.603FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 3763 )
0.603FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 3764 )
0.603FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 3765 )
0.603FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 3766 )
0.603FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 3767 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 3768 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 3769 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 3770 )
0.619FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \crc_sum_q[15]_i_25 0.043MUXF7 \crc_sum_q_reg[15]_i_14 0.101LUT6 \crc_sum_q[15]_i_9 0.123LUT5 \crc_sum_q[15]_i_6 0.043LUT6 \crc_sum_q[14]_i_2 0.043LUT6 \crc_sum_q[14]_i_1 0.043

Path---( 3771 )
0.681FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_18 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_9 0.122MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[9]_i_1 0.043

Path---( 3772 )
0.541FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 3773 )
0.395FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT5 \count[4]_i_1 0.043

Path---( 3774 )
0.399FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 3775 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 3776 )
0.440FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 3777 )
0.440FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 3778 )
0.363FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 3779 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3780 )
0.440FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 3781 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3782 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3783 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3784 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3785 )
0.645FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_22 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_11 0.122MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_6 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \crc_sum_q[10]_i_2 0.043LUT5 \crc_sum_q[10]_i_1 0.043

Path---( 3786 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 3787 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 3788 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 3789 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 3790 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3791 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3792 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3793 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3794 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3795 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3796 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3797 )
0.645FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_30 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_15 0.122MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_8 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \crc_sum_q[10]_i_2 0.043LUT5 \crc_sum_q[10]_i_1 0.043

Path---( 3798 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 3799 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 3800 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 3801 )
0.628FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_31 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_16 0.107MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_8 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \crc_sum_q[10]_i_2 0.043LUT5 \crc_sum_q[10]_i_1 0.043

Path---( 3802 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 3803 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 3804 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 3805 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3806 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3807 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3808 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3809 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 3810 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 3811 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 3812 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 3813 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3814 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3815 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3816 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3817 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3818 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3819 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3820 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 3821 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 3822 )
0.643FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_21 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_11 0.120MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_6 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT6 \crc_sum_q[10]_i_2 0.043LUT5 \crc_sum_q[10]_i_1 0.043

Path---( 3823 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 3824 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \FSM_sequential_state_q[3]_i_4 0.051LUT5 \crc_sum_q[15]_i_6 0.134LUT6 \crc_sum_q[14]_i_2 0.043LUT6 \crc_sum_q[14]_i_1 0.043

Path---( 3825 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 3826 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 3827 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 3828 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 3829 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 3830 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 3831 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 3832 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 3833 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 3834 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3835 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3836 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3837 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3838 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3839 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3840 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 3841 )
0.629FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_24 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_12 0.108MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[0]_i_1 0.043

Path---( 3842 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 3843 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 3844 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 3845 )
0.435FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3846 )
0.435FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3847 )
0.435FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3848 )
0.435FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3849 )
0.435FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3850 )
0.435FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3851 )
0.435FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3852 )
0.435FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 3853 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 3854 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 3855 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 3856 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 3857 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 3858 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 3859 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 3860 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 3861 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 3862 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 3863 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 3864 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 3865 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 3866 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 3867 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 3868 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 3869 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3870 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3871 )
0.543FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 3872 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 3873 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 3874 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 3875 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 3876 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 3877 )
0.503FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 3878 )
0.503FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 3879 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 3880 )
0.638FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[5]_inst_i_30 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_16 0.115MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_9 0.046LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \crc_sum_q[15]_i_7 0.043LUT6 \crc_sum_q[12]_i_1 0.043

Path---( 3881 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 3882 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 3883 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3884 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3885 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3886 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3887 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3888 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 3889 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 3890 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 3891 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 3892 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 3893 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 3894 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 3895 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 3896 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 3897 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 3898 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 3899 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 3900 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 3901 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 3902 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 3903 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 3904 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 3905 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 3906 )
0.665FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_20 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_10 0.108MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[9]_i_1 0.043

Path---( 3907 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 3908 )
0.540FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 3909 )
0.540FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 3910 )
0.540FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 3911 )
0.540FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 3912 )
0.540FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 3913 )
0.540FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 3914 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 3915 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 3916 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 3917 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 3918 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 3919 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 3920 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 3921 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 3922 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 3923 )
0.664FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_19 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_10 0.107MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[9]_i_1 0.043

Path---( 3924 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 3925 )
0.606FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 3926 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 3927 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 3928 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 3929 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 3930 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 3931 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 3932 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 3933 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 3934 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 3935 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 3936 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 3937 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 3938 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 3939 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 3940 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 3941 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 3942 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 3943 )
0.621FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[6]_inst_i_32 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_17 0.101MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_9 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.125LUT5 \crc_sum_q[15]_i_7 0.043LUT6 \crc_sum_q[12]_i_1 0.043

Path---( 3944 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 3945 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 3946 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 3947 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 3948 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 3949 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 3950 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 3951 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 3952 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 3953 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 3954 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 3955 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 3956 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 3957 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 3958 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 3959 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 3960 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 3961 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 3962 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 3963 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 3964 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 3965 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 3966 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 3967 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 3968 )
0.541FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 3969 )
0.626FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \crc_sum_q[15]_i_31 0.043MUXF7 \crc_sum_q_reg[15]_i_17 0.107LUT6 \crc_sum_q[15]_i_10 0.124LUT5 \crc_sum_q[15]_i_6 0.043LUT6 \crc_sum_q[14]_i_2 0.043LUT6 \crc_sum_q[14]_i_1 0.043

Path---( 3970 )
0.600FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[4]_i_26 0.043MUXF7 \rd_data_q_reg[4]_i_17 0.120MUXF8 \rd_data_q_reg[4]_i_8 0.045LUT6 \rd_data_q[4]_i_4 0.126LUT6 \rd_data_q[4]_i_1 0.043

Path---( 3971 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 3972 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 3973 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 3974 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 3975 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 3976 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 3977 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 3978 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 3979 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 3980 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 3981 )
0.659FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[5]_inst_i_21 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_11 0.103MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \crc_sum_q[15]_i_7 0.043LUT6 \crc_sum_q[12]_i_1 0.043

Path---( 3982 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3983 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3984 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3985 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3986 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3987 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3988 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 3989 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 3990 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 3991 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 3992 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 3993 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 3994 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 3995 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 3996 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 3997 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 3998 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 3999 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4000 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4001 )
0.602FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_data_q[4]_i_27 0.043MUXF7 \rd_data_q_reg[4]_i_17 0.122MUXF8 \rd_data_q_reg[4]_i_8 0.045LUT6 \rd_data_q[4]_i_4 0.126LUT6 \rd_data_q[4]_i_1 0.043

Path---( 4002 )
0.603FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4003 )
0.603FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4004 )
0.603FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4005 )
0.603FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4006 )
0.603FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4007 )
0.603FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4008 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 4009 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 4010 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 4011 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 4012 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 4013 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 4014 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 4015 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[1][7]_i_1__0 0.138

Path---( 4016 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 4017 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 4018 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 4019 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 4020 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 4021 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 4022 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 4023 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[32][7]_i_1 0.138

Path---( 4024 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 4025 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 4026 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 4027 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 4028 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 4029 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 4030 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 4031 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 4032 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 4033 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 4034 )
0.497FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 4035 )
0.657FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[5]_inst_i_20 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_11 0.101MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \crc_sum_q[15]_i_7 0.043LUT6 \crc_sum_q[12]_i_1 0.043

Path---( 4036 )
0.461FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 4037 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 4038 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 4039 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 4040 )
0.440FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 4041 )
0.440FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 4042 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[37][7]_i_1 0.138

Path---( 4043 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 4044 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 4045 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 4046 )
0.543FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 4047 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4048 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4049 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4050 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4051 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4052 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 4053 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 4054 )
0.540FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4055 )
0.540FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4056 )
0.540FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 4057 )
0.540FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 4058 )
0.540FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 4059 )
0.540FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 4060 )
0.540FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 4061 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 4062 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 4063 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4064 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4065 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4066 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4067 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4068 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4069 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4070 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4071 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 4072 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 4073 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 4074 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 4075 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 4076 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 4077 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 4078 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 4079 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 4080 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 4081 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 4082 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 4083 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4084 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4085 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4086 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4087 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4088 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4089 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4090 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4091 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 4092 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 4093 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 4094 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 4095 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 4096 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 4097 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 4098 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 4099 )
0.440FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 4100 )
0.440FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 4101 )
0.440FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 4102 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 4103 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 4104 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 4105 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 4106 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 4107 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 4108 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 4109 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 4110 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 4111 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 4112 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4113 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4114 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 4115 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 4116 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 4117 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 4118 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 4119 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 4120 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 4121 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 4122 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 4123 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 4124 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 4125 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 4126 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 4127 )
0.399FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 4128 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 4129 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 4130 )
0.363FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 4131 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 4132 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4133 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4134 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4135 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4136 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4137 )
0.464FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 4138 )
0.464FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 4139 )
0.464FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 4140 )
0.464FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 4141 )
0.464FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 4142 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 4143 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 4144 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 4145 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 4146 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 4147 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 4148 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 4149 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 4150 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 4151 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 4152 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 4153 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 4154 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 4155 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 4156 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 4157 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 4158 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4159 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4160 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4161 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4162 )
0.603FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4163 )
0.603FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4164 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 4165 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 4166 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 4167 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 4168 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 4169 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 4170 )
0.440FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 4171 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 4172 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 4173 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 4174 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 4175 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 4176 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 4177 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4178 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4179 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4180 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4181 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4182 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4183 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4184 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4185 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 4186 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 4187 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 4188 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 4189 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 4190 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 4191 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 4192 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 4193 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 4194 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 4195 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 4196 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 4197 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 4198 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[35][7]_i_1 0.138

Path---( 4199 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 4200 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 4201 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 4202 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 4203 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 4204 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 4205 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 4206 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 4207 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 4208 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 4209 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 4210 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 4211 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 4212 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 4213 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 4214 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4215 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4216 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4217 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4218 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4219 )
0.628FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_23 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_12 0.107MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[9]_i_1 0.043

Path---( 4220 )
0.540FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4221 )
0.540FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4222 )
0.540FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4223 )
0.540FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4224 )
0.540FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4225 )
0.540FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4226 )
0.440FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 4227 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 4228 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 4229 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 4230 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 4231 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 4232 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 4233 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 4234 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 4235 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 4236 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 4237 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 4238 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 4239 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 4240 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 4241 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 4242 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 4243 )
0.497FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 4244 )
0.497FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 4245 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 4246 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 4247 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 4248 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 4249 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 4250 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 4251 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 4252 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 4253 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 4254 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4255 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4256 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 4257 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 4258 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 4259 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 4260 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 4261 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 4262 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 4263 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 4264 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 4265 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 4266 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 4267 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 4268 )
0.302FDCE \u_fifo_rx/wr_ptr_reg[0] 0.259LUT6 \ram[61][7]_i_1 0.043

Path---( 4269 )
0.302FDCE \u_fifo_rx/wr_ptr_reg[0] 0.259LUT6 \ram[61][7]_i_1 0.043

Path---( 4270 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 4271 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 4272 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 4273 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 4274 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 4275 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 4276 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 4277 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 4278 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 4279 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 4280 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 4281 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 4282 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 4283 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 4284 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 4285 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 4286 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 4287 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 4288 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 4289 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 4290 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 4291 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 4292 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 4293 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 4294 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 4295 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[38][7]_i_1 0.138

Path---( 4296 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 4297 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 4298 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 4299 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 4300 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 4301 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 4302 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 4303 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 4304 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 4305 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4306 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4307 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4308 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4309 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4310 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4311 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4312 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4313 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4314 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4315 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4316 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4317 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 4318 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 4319 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 4320 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 4321 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 4322 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 4323 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 4324 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 4325 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 4326 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 4327 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 4328 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4329 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4330 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4331 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4332 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4333 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4334 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4335 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4336 )
0.621FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \crc_sum_q[15]_i_20 0.043MUXF7 \crc_sum_q_reg[15]_i_11 0.103LUT6 \crc_sum_q[15]_i_9 0.123LUT5 \crc_sum_q[15]_i_6 0.043LUT6 \crc_sum_q[14]_i_2 0.043LUT6 \crc_sum_q[14]_i_1 0.043

Path---( 4337 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 4338 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 4339 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 4340 )
0.631FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 4341 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 4342 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4343 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4344 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4345 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4346 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4347 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4348 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4349 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4350 )
0.543FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 4351 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 4352 )
0.619FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \crc_sum_q[15]_i_19 0.043MUXF7 \crc_sum_q_reg[15]_i_11 0.101LUT6 \crc_sum_q[15]_i_9 0.123LUT5 \crc_sum_q[15]_i_6 0.043LUT6 \crc_sum_q[14]_i_2 0.043LUT6 \crc_sum_q[14]_i_1 0.043

Path---( 4353 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 4354 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 4355 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 4356 )
0.645FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_22 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_11 0.122MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_6 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[0]_i_1 0.043

Path---( 4357 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 4358 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 4359 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 4360 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 4361 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 4362 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 4363 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 4364 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 4365 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 4366 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 4367 )
0.395FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT5 \count[5]_i_1 0.043

Path---( 4368 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 4369 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 4370 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 4371 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 4372 )
0.645FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_30 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_15 0.122MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_8 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[0]_i_1 0.043

Path---( 4373 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 4374 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 4375 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 4376 )
0.628FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_31 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_16 0.107MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_8 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[0]_i_1 0.043

Path---( 4377 )
0.541FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 4378 )
0.541FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 4379 )
0.541FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 4380 )
0.541FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 4381 )
0.541FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 4382 )
0.541FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 4383 )
0.541FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 4384 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 4385 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 4386 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 4387 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 4388 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[40][7]_i_1 0.138

Path---( 4389 )
0.619FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \crc_sum_q[15]_i_29 0.043MUXF7 \crc_sum_q_reg[15]_i_16 0.101LUT6 \crc_sum_q[15]_i_10 0.123LUT5 \crc_sum_q[15]_i_6 0.043LUT6 \crc_sum_q[14]_i_2 0.043LUT6 \crc_sum_q[14]_i_1 0.043

Path---( 4390 )
0.643FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_21 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_11 0.120MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_6 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[0]_i_1 0.043

Path---( 4391 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 4392 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 4393 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 4394 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 4395 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 4396 )
0.440FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 4397 )
0.440FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 4398 )
0.440FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 4399 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 4400 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 4401 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 4402 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 4403 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4404 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4405 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4406 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4407 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4408 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4409 )
0.439FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 4410 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 4411 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 4412 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 4413 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 4414 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 4415 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 4416 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 4417 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 4418 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 4419 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 4420 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 4421 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 4422 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 4423 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 4424 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 4425 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 4426 )
0.540FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4427 )
0.540FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4428 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 4429 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 4430 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 4431 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 4432 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 4433 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 4434 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 4435 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 4436 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 4437 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 4438 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 4439 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 4440 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 4441 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 4442 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 4443 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 4444 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4445 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4446 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4447 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4448 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4449 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4450 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4451 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 4452 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 4453 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 4454 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 4455 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 4456 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 4457 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 4458 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 4459 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 4460 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 4461 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 4462 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 4463 )
0.440FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 4464 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 4465 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 4466 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 4467 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 4468 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 4469 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 4470 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 4471 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 4472 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 4473 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 4474 )
0.629FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_24 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_12 0.108MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[9]_i_1 0.043

Path---( 4475 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4476 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4477 )
0.500FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 4478 )
0.500FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 4479 )
0.500FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 4480 )
0.500FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 4481 )
0.500FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 4482 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 4483 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 4484 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 4485 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 4486 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 4487 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 4488 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 4489 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 4490 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 4491 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4492 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4493 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4494 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4495 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 4496 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 4497 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 4498 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 4499 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 4500 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4501 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4502 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4503 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4504 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4505 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4506 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4507 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4508 )
0.438FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 4509 )
0.438FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 4510 )
0.438FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 4511 )
0.438FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 4512 )
0.438FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 4513 )
0.438FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 4514 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4515 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 4516 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 4517 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 4518 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 4519 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 4520 )
0.439FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 4521 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 4522 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 4523 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 4524 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4525 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4526 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4527 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4528 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4529 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 4530 )
0.440FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 4531 )
0.440FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 4532 )
0.461FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 4533 )
0.461FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 4534 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 4535 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 4536 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 4537 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 4538 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 4539 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 4540 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 4541 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 4542 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 4543 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 4544 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 4545 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 4546 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 4547 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 4548 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 4549 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 4550 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 4551 )
0.302FDCE \u_fifo_rx/wr_ptr_reg[0] 0.259LUT6 \ram[61][7]_i_1 0.043

Path---( 4552 )
0.302FDCE \u_fifo_rx/wr_ptr_reg[0] 0.259LUT6 \ram[61][7]_i_1 0.043

Path---( 4553 )
0.302FDCE \u_fifo_rx/wr_ptr_reg[0] 0.259LUT6 \ram[61][7]_i_1 0.043

Path---( 4554 )
0.302FDCE \u_fifo_rx/wr_ptr_reg[0] 0.259LUT6 \ram[61][7]_i_1 0.043

Path---( 4555 )
0.302FDCE \u_fifo_rx/wr_ptr_reg[0] 0.259LUT6 \ram[61][7]_i_1 0.043

Path---( 4556 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 4557 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 4558 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 4559 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 4560 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 4561 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 4562 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 4563 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 4564 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 4565 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 4566 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 4567 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 4568 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 4569 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 4570 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 4571 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 4572 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 4573 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4574 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4575 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4576 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4577 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4578 )
0.397FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 4579 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 4580 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 4581 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 4582 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 4583 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 4584 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 4585 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 4586 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 4587 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 4588 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 4589 )
0.361FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 4590 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4591 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4592 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4593 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4594 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4595 )
0.541FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 4596 )
0.541FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 4597 )
0.541FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 4598 )
0.541FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 4599 )
0.541FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 4600 )
0.541FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 4601 )
0.541FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 4602 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 4603 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4604 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4605 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4606 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4607 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4608 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4609 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4610 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4611 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 4612 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 4613 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 4614 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 4615 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 4616 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 4617 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 4618 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 4619 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4620 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 4621 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 4622 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 4623 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 4624 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 4625 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 4626 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 4627 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 4628 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 4629 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 4630 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 4631 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 4632 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 4633 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 4634 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 4635 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 4636 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 4637 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 4638 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 4639 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 4640 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 4641 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 4642 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 4643 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 4644 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 4645 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 4646 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 4647 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 4648 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 4649 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 4650 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 4651 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 4652 )
0.530FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 4653 )
0.530FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 4654 )
0.530FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 4655 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 4656 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 4657 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 4658 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 4659 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[43][7]_i_1 0.138

Path---( 4660 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 4661 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 4662 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 4663 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 4664 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4665 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 4666 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 4667 )
0.540FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4668 )
0.540FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4669 )
0.540FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4670 )
0.540FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4671 )
0.540FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4672 )
0.540FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4673 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 4674 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 4675 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 4676 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 4677 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 4678 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 4679 )
0.530FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 4680 )
0.530FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 4681 )
0.530FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 4682 )
0.453FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_ctrl_enable_sof_q_i_2 0.136LUT5 \usb_ctrl_enable_sof_q_i_1 0.043

Path---( 4683 )
0.453FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_ctrl_enable_sof_q_i_2 0.136LUT5 \usb_ctrl_enable_sof_q_i_1 0.043

Path---( 4684 )
0.453FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_ctrl_enable_sof_q_i_2 0.136LUT5 \usb_ctrl_enable_sof_q_i_1 0.043

Path---( 4685 )
0.453FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_ctrl_enable_sof_q_i_2 0.136LUT5 \usb_ctrl_enable_sof_q_i_1 0.043

Path---( 4686 )
0.453FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_ctrl_enable_sof_q_i_2 0.136LUT5 \usb_ctrl_enable_sof_q_i_1 0.043

Path---( 4687 )
0.453FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_ctrl_enable_sof_q_i_2 0.136LUT5 \usb_ctrl_enable_sof_q_i_1 0.043

Path---( 4688 )
0.453FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_ctrl_enable_sof_q_i_2 0.136LUT5 \usb_ctrl_enable_sof_q_i_1 0.043

Path---( 4689 )
0.453FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_ctrl_enable_sof_q_i_2 0.136LUT5 \usb_ctrl_enable_sof_q_i_1 0.043

Path---( 4690 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4691 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4692 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4693 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4694 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4695 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4696 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4697 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4698 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 4699 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 4700 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 4701 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 4702 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 4703 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 4704 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 4705 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4706 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4707 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4708 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4709 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4710 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4711 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4712 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 4713 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 4714 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 4715 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 4716 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 4717 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 4718 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 4719 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 4720 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 4721 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 4722 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 4723 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 4724 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 4725 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 4726 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 4727 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 4728 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 4729 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 4730 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 4731 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 4732 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 4733 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 4734 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 4735 )
0.438FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 4736 )
0.438FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 4737 )
0.438FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 4738 )
0.438FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 4739 )
0.438FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 4740 )
0.438FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 4741 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4742 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4743 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4744 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4745 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4746 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4747 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4748 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 4749 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 4750 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 4751 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4752 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 4753 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 4754 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 4755 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4756 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4757 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4758 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4759 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4760 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4761 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4762 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 4763 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 4764 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 4765 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 4766 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 4767 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 4768 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 4769 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 4770 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 4771 )
0.395FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 4772 )
0.395FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 4773 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 4774 )
0.359FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 4775 )
0.359FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 4776 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 4777 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 4778 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 4779 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 4780 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[39][7]_i_1 0.138

Path---( 4781 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4782 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4783 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4784 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 4785 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 4786 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4787 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4788 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4789 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4790 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4791 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4792 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4793 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 4794 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 4795 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 4796 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 4797 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 4798 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 4799 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 4800 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 4801 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 4802 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 4803 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 4804 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 4805 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 4806 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 4807 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 4808 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 4809 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 4810 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 4811 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 4812 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 4813 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4814 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4815 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4816 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4817 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4818 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 4819 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 4820 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 4821 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 4822 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 4823 )
0.442FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 4824 )
0.442FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 4825 )
0.442FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 4826 )
0.442FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 4827 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 4828 )
0.540FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4829 )
0.540FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 4830 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 4831 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 4832 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 4833 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 4834 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 4835 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 4836 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 4837 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 4838 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 4839 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 4840 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 4841 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 4842 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 4843 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 4844 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 4845 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 4846 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 4847 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 4848 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 4849 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 4850 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 4851 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 4852 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 4853 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 4854 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 4855 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 4856 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 4857 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 4858 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4859 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4860 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4861 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4862 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4863 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 4864 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 4865 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 4866 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 4867 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 4868 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 4869 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 4870 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 4871 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 4872 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 4873 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 4874 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 4875 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 4876 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 4877 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 4878 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4879 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4880 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4881 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 4882 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4883 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4884 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4885 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4886 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4887 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4888 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4889 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 4890 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 4891 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 4892 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 4893 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 4894 )
0.435FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 4895 )
0.435FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 4896 )
0.435FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 4897 )
0.435FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 4898 )
0.435FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 4899 )
0.435FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 4900 )
0.435FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 4901 )
0.435FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 4902 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 4903 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 4904 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 4905 )
0.530FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 4906 )
0.530FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 4907 )
0.530FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 4908 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 4909 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4910 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 4911 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 4912 )
0.437FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 4913 )
0.437FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 4914 )
0.437FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 4915 )
0.437FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 4916 )
0.437FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 4917 )
0.437FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 4918 )
0.437FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 4919 )
0.437FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 4920 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 4921 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 4922 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 4923 )
0.530FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 4924 )
0.530FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 4925 )
0.530FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 4926 )
0.645FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_22 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_11 0.122MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_6 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[9]_i_1 0.043

Path---( 4927 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4928 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4929 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4930 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 4931 )
0.657FDRE \u_fifo_tx/ram_reg[23][4] 0.259LUT6 \crc_sum_q[15]_i_30 0.043MUXF7 \crc_sum_q_reg[15]_i_16 0.103LUT6 \crc_sum_q[15]_i_10 0.123LUT5 \crc_sum_q[15]_i_6 0.043LUT6 \crc_sum_q[14]_i_2 0.043LUT6 \crc_sum_q[14]_i_1 0.043

Path---( 4932 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4933 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4934 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4935 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4936 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 4937 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4938 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4939 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4940 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4941 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4942 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4943 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4944 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 4945 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 4946 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 4947 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 4948 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 4949 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 4950 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 4951 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 4952 )
0.627FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \crc_sum_q[15]_i_32 0.043MUXF7 \crc_sum_q_reg[15]_i_17 0.108LUT6 \crc_sum_q[15]_i_10 0.124LUT5 \crc_sum_q[15]_i_6 0.043LUT6 \crc_sum_q[14]_i_2 0.043LUT6 \crc_sum_q[14]_i_1 0.043

Path---( 4953 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 4954 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 4955 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4956 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4957 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4958 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4959 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4960 )
0.645FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_30 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_15 0.122MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_8 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[9]_i_1 0.043

Path---( 4961 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 4962 )
0.628FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_31 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_16 0.107MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_8 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[9]_i_1 0.043

Path---( 4963 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 4964 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 4965 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 4966 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 4967 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 4968 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 4969 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4970 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4971 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 4972 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 4973 )
0.643FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_21 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_11 0.120MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_6 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[9]_i_1 0.043

Path---( 4974 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 4975 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 4976 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 4977 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 4978 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 4979 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 4980 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 4981 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 4982 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 4983 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 4984 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 4985 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 4986 )
0.500FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 4987 )
0.500FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 4988 )
0.500FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 4989 )
0.500FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 4990 )
0.500FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 4991 )
0.500FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 4992 )
0.500FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 4993 )
0.500FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 4994 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 4995 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 4996 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 4997 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 4998 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 4999 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 5000 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 5001 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 5002 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 5003 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 5004 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 5005 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 5006 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 5007 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 5008 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 5009 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 5010 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 5011 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 5012 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 5013 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 5014 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 5015 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 5016 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 5017 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 5018 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 5019 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 5020 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 5021 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 5022 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 5023 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 5024 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 5025 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 5026 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 5027 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 5028 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 5029 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 5030 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 5031 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 5032 )
0.679FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_17 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_9 0.120MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[15]_i_2 0.043

Path---( 5033 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 5034 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 5035 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 5036 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 5037 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 5038 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 5039 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 5040 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 5041 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 5042 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 5043 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 5044 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 5045 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 5046 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 5047 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 5048 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 5049 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 5050 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 5051 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 5052 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 5053 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 5054 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 5055 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 5056 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 5057 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 5058 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 5059 )
0.681FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_18 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_9 0.122MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.045LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[15]_i_2 0.043

Path---( 5060 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 5061 )
0.439FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 5062 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 5063 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 5064 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 5065 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 5066 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 5067 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 5068 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 5069 )
0.621FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \crc_sum_q[15]_i_24 0.043MUXF7 \crc_sum_q_reg[15]_i_13 0.103LUT6 \crc_sum_q[15]_i_9 0.123LUT5 \crc_sum_q[15]_i_6 0.043LUT6 \crc_sum_q[14]_i_2 0.043LUT6 \crc_sum_q[14]_i_1 0.043

Path---( 5070 )
0.543FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 5071 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5072 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5073 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5074 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5075 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5076 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5077 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5078 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5079 )
0.435FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 5080 )
0.435FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 5081 )
0.435FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 5082 )
0.435FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 5083 )
0.435FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 5084 )
0.435FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 5085 )
0.435FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 5086 )
0.435FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 5087 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 5088 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 5089 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 5090 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 5091 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 5092 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 5093 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 5094 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 5095 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 5096 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 5097 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 5098 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 5099 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 5100 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 5101 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 5102 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 5103 )
0.540FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 5104 )
0.540FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 5105 )
0.540FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 5106 )
0.540FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 5107 )
0.540FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 5108 )
0.500FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 5109 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 5110 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 5111 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 5112 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 5113 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 5114 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 5115 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 5116 )
0.464FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 5117 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 5118 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 5119 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 5120 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 5121 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 5122 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 5123 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 5124 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 5125 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 5126 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 5127 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5128 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 5129 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 5130 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 5131 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 5132 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 5133 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 5134 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 5135 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 5136 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 5137 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 5138 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 5139 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 5140 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 5141 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 5142 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 5143 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 5144 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 5145 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 5146 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 5147 )
0.437FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 5148 )
0.437FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 5149 )
0.437FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 5150 )
0.437FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 5151 )
0.437FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 5152 )
0.437FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 5153 )
0.437FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 5154 )
0.437FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 5155 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 5156 )
0.403FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 5157 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 5158 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 5159 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 5160 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 5161 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 5162 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 5163 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 5164 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5165 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5166 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5167 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5168 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5169 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5170 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5171 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5172 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 5173 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 5174 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5175 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5176 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 5177 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 5178 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 5179 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 5180 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 5181 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 5182 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 5183 )
0.451FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 5184 )
0.451FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 5185 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 5186 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 5187 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 5188 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 5189 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 5190 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 5191 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5192 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5193 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5194 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5195 )
0.626FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \crc_sum_q[15]_i_33 0.043MUXF7 \crc_sum_q_reg[15]_i_18 0.107LUT6 \crc_sum_q[15]_i_10 0.124LUT5 \crc_sum_q[15]_i_6 0.043LUT6 \crc_sum_q[14]_i_2 0.043LUT6 \crc_sum_q[14]_i_1 0.043

Path---( 5196 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[46][7]_i_1 0.138

Path---( 5197 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 5198 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 5199 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 5200 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 5201 )
0.440FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 5202 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 5203 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 5204 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 5205 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 5206 )
0.665FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_20 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_10 0.108MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[15]_i_2 0.043

Path---( 5207 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 5208 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 5209 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 5210 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 5211 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 5212 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 5213 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 5214 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 5215 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 5216 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 5217 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 5218 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 5219 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 5220 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 5221 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 5222 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 5223 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 5224 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 5225 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 5226 )
0.583FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 5227 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 5228 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 5229 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 5230 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 5231 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 5232 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 5233 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 5234 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 5235 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 5236 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 5237 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 5238 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 5239 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 5240 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 5241 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 5242 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 5243 )
0.664FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[3]_inst_i_19 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_10 0.107MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_5 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[15]_i_2 0.043

Path---( 5244 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 5245 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 5246 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 5247 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 5248 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 5249 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 5250 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 5251 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 5252 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 5253 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 5254 )
0.628FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_23 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_12 0.107MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[15]_i_2 0.043

Path---( 5255 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 5256 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 5257 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 5258 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 5259 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 5260 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 5261 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 5262 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 5263 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 5264 )
0.399FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 5265 )
0.399FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 5266 )
0.399FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 5267 )
0.399FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 5268 )
0.399FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 5269 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 5270 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 5271 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 5272 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 5273 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 5274 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 5275 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 5276 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 5277 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 5278 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 5279 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 5280 )
0.363FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 5281 )
0.363FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 5282 )
0.363FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 5283 )
0.363FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 5284 )
0.363FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 5285 )
0.621FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[5]_inst_i_24 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_13 0.101MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \crc_sum_q[15]_i_7 0.043LUT6 \crc_sum_q[15]_i_2 0.043

Path---( 5286 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 5287 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 5288 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 5289 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 5290 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 5291 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 5292 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5293 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5294 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5295 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5296 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 5297 )
0.543FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 5298 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5299 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5300 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5301 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5302 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5303 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[26][7]_i_1 0.142

Path---( 5304 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 5305 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 5306 )
0.543FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 5307 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5308 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5309 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5310 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5311 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 5312 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5313 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5314 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5315 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5316 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5317 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5318 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5319 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5320 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 5321 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 5322 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 5323 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 5324 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 5325 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 5326 )
0.540FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 5327 )
0.540FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 5328 )
0.540FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 5329 )
0.540FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 5330 )
0.540FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 5331 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 5332 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 5333 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 5334 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 5335 )
0.399FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 5336 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 5337 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 5338 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 5339 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 5340 )
0.363FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[8][7]_i_1 0.054

Path---( 5341 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 5342 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 5343 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 5344 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[62][7]_i_1__0 0.140

Path---( 5345 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 5346 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 5347 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 5348 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 5349 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 5350 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 5351 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 5352 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 5353 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 5354 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 5355 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 5356 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 5357 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 5358 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 5359 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 5360 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 5361 )
0.623FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[5]_inst_i_25 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_13 0.103MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \crc_sum_q[15]_i_7 0.043LUT6 \crc_sum_q[15]_i_2 0.043

Path---( 5362 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5363 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5364 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5365 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5366 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5367 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 5368 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 5369 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 5370 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 5371 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 5372 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 5373 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 5374 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 5375 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 5376 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 5377 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 5378 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 5379 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 5380 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 5381 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 5382 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5383 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5384 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5385 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5386 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5387 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5388 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5389 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5390 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 5391 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5392 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5393 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5394 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5395 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5396 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5397 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5398 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5399 )
0.640FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[5]_inst_i_31 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_16 0.117MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_9 0.046LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT5 \crc_sum_q[15]_i_7 0.043LUT6 \crc_sum_q[15]_i_2 0.043

Path---( 5400 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 5401 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 5402 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 5403 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 5404 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 5405 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 5406 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 5407 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 5408 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 5409 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 5410 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 5411 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 5412 )
0.440FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 5413 )
0.487FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 5414 )
0.487FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 5415 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 5416 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 5417 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 5418 )
0.406FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 5419 )
0.406FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 5420 )
0.406FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 5421 )
0.406FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 5422 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 5423 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 5424 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 5425 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 5426 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 5427 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 5428 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 5429 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 5430 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 5431 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 5432 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 5433 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 5434 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 5435 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 5436 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 5437 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 5438 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 5439 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 5440 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 5441 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 5442 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 5443 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 5444 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 5445 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 5446 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 5447 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 5448 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 5449 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 5450 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 5451 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 5452 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 5453 )
0.629FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[3]_inst_i_24 0.043MUXF7 \utmi_data_out_o_OBUF[3]_inst_i_12 0.108MUXF8 \utmi_data_out_o_OBUF[3]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[3]_inst_i_4 0.126LUT5 \crc_sum_q[15]_i_8 0.043LUT6 \crc_sum_q[15]_i_2 0.043

Path---( 5454 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 5455 )
0.440FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 5456 )
0.440FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 5457 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 5458 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 5459 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 5460 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 5461 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 5462 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 5463 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5464 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5465 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5466 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5467 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5468 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5469 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5470 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 5471 )
0.628FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[6]_inst_i_24 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_13 0.107MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.126LUT5 \crc_sum_q[15]_i_7 0.043LUT6 \crc_sum_q[15]_i_2 0.043

Path---( 5472 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 5473 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 5474 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 5475 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 5476 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 5477 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 5478 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 5479 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 5480 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 5481 )
0.543FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 5482 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 5483 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 5484 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 5485 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 5486 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 5487 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 5488 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 5489 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 5490 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 5491 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 5492 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 5493 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 5494 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 5495 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 5496 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5497 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5498 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 5499 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 5500 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 5501 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 5502 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 5503 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 5504 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 5505 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 5506 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 5507 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 5508 )
0.437FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 5509 )
0.437FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 5510 )
0.437FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 5511 )
0.437FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 5512 )
0.437FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 5513 )
0.437FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 5514 )
0.437FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 5515 )
0.437FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 5516 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 5517 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 5518 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5519 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5520 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5521 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5522 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5523 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 5524 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 5525 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 5526 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 5527 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 5528 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5529 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5530 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5531 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5532 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5533 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5534 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5535 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5536 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 5537 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 5538 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 5539 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 5540 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 5541 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 5542 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 5543 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 5544 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 5545 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 5546 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 5547 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 5548 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 5549 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 5550 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 5551 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 5552 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 5553 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 5554 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5555 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5556 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 5557 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 5558 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 5559 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 5560 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 5561 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 5562 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 5563 )
0.540FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 5564 )
0.540FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 5565 )
0.540FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 5566 )
0.540FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 5567 )
0.540FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 5568 )
0.540FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 5569 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5570 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5571 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 5572 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 5573 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 5574 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 5575 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 5576 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 5577 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 5578 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 5579 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 5580 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 5581 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 5582 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 5583 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 5584 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 5585 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 5586 )
0.526FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 5587 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 5588 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 5589 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 5590 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 5591 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 5592 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 5593 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 5594 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 5595 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5596 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5597 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5598 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5599 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5600 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5601 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5602 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5603 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 5604 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 5605 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 5606 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 5607 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 5608 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 5609 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 5610 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 5611 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 5612 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 5613 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 5614 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 5615 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 5616 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 5617 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 5618 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 5619 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 5620 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 5621 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 5622 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 5623 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 5624 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 5625 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[9][7]_i_1 0.051

Path---( 5626 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 5627 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 5628 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 5629 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 5630 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 5631 )
0.440FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 5632 )
0.440FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 5633 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 5634 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 5635 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 5636 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 5637 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 5638 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 5639 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 5640 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 5641 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 5642 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 5643 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 5644 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 5645 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 5646 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 5647 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 5648 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5649 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5650 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 5651 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 5652 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 5653 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 5654 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5655 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5656 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5657 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5658 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5659 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5660 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 5661 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 5662 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 5663 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 5664 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 5665 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 5666 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 5667 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 5668 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 5669 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 5670 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 5671 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5672 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5673 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5674 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5675 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5676 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5677 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5678 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5679 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 5680 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 5681 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 5682 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 5683 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 5684 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 5685 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 5686 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 5687 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 5688 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 5689 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 5690 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 5691 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 5692 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 5693 )
0.540FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 5694 )
0.540FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 5695 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 5696 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 5697 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 5698 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5699 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5700 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5701 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 5702 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 5703 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 5704 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 5705 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 5706 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 5707 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 5708 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 5709 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 5710 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5711 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5712 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5713 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5714 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5715 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5716 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5717 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5718 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 5719 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 5720 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 5721 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 5722 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 5723 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 5724 )
0.498FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 5725 )
0.462FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 5726 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 5727 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 5728 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 5729 )
0.540FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 5730 )
0.540FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 5731 )
0.540FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 5732 )
0.540FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 5733 )
0.540FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 5734 )
0.540FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 5735 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 5736 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 5737 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 5738 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 5739 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 5740 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 5741 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 5742 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 5743 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 5744 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 5745 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 5746 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 5747 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 5748 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 5749 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 5750 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 5751 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 5752 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 5753 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 5754 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 5755 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5756 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5757 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 5758 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 5759 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 5760 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 5761 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 5762 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 5763 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 5764 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 5765 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 5766 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 5767 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 5768 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 5769 )
0.446FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[49][7]_i_1__0 0.140

Path---( 5770 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 5771 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 5772 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 5773 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 5774 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 5775 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 5776 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 5777 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 5778 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 5779 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 5780 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 5781 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[2][7]_i_1__0 0.138

Path---( 5782 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 5783 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 5784 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 5785 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 5786 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 5787 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 5788 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 5789 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 5790 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 5791 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 5792 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 5793 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 5794 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 5795 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 5796 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 5797 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 5798 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 5799 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 5800 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 5801 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 5802 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5803 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5804 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5805 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5806 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 5807 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 5808 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 5809 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 5810 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5811 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5812 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5813 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5814 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5815 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 5816 )
0.352FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT3 \rd_ptr[1]_i_1__0 0.043

Path---( 5817 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 5818 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 5819 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 5820 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 5821 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 5822 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 5823 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 5824 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5825 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5826 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5827 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5828 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5829 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5830 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5831 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 5832 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 5833 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 5834 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 5835 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 5836 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 5837 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 5838 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 5839 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 5840 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 5841 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 5842 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 5843 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 5844 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 5845 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 5846 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 5847 )
0.540FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 5848 )
0.540FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 5849 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 5850 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 5851 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 5852 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 5853 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 5854 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 5855 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 5856 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[0][7]_i_1 0.043

Path---( 5857 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5858 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5859 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 5860 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 5861 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 5862 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 5863 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 5864 )
0.302FDCE \u_fifo_rx/wr_ptr_reg[0] 0.259LUT6 \ram[61][7]_i_1 0.043

Path---( 5865 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 5866 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 5867 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 5868 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 5869 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 5870 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 5871 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 5872 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 5873 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 5874 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 5875 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 5876 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 5877 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 5878 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 5879 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 5880 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 5881 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5882 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5883 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5884 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5885 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 5886 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 5887 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 5888 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 5889 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 5890 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 5891 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 5892 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 5893 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[11][7]_i_1 0.043

Path---( 5894 )
0.439FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 5895 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 5896 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 5897 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 5898 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 5899 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[6][7]_i_1__0 0.138

Path---( 5900 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 5901 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 5902 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5903 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5904 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5905 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 5906 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 5907 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 5908 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 5909 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 5910 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 5911 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 5912 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 5913 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 5914 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 5915 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 5916 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 5917 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 5918 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 5919 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 5920 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 5921 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 5922 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 5923 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 5924 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 5925 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5926 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5927 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5928 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5929 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5930 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5931 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5932 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 5933 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 5934 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 5935 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 5936 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 5937 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 5938 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 5939 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 5940 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 5941 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 5942 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 5943 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 5944 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 5945 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 5946 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 5947 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 5948 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 5949 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 5950 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 5951 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 5952 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 5953 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 5954 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 5955 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 5956 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 5957 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 5958 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 5959 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 5960 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 5961 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 5962 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 5963 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 5964 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 5965 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[47][7]_i_1 0.138

Path---( 5966 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 5967 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 5968 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 5969 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 5970 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 5971 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 5972 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 5973 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 5974 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 5975 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 5976 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 5977 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 5978 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 5979 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 5980 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 5981 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 5982 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 5983 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 5984 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 5985 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 5986 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 5987 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 5988 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 5989 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 5990 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 5991 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 5992 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 5993 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 5994 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 5995 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 5996 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 5997 )
0.397FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 5998 )
0.397FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 5999 )
0.397FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 6000 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 6001 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 6002 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 6003 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 6004 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 6005 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[10][7]_i_1 0.043

Path---( 6006 )
0.361FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 6007 )
0.361FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 6008 )
0.361FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 6009 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 6010 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 6011 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 6012 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 6013 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 6014 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 6015 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 6016 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 6017 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 6018 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 6019 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 6020 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 6021 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 6022 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 6023 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 6024 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 6025 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 6026 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 6027 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6028 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6029 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6030 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6031 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 6032 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 6033 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6034 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6035 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6036 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6037 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6038 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6039 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6040 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6041 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 6042 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 6043 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 6044 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 6045 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 6046 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 6047 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 6048 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 6049 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 6050 )
0.397FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 6051 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 6052 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 6053 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 6054 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 6055 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 6056 )
0.361FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 6057 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 6058 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 6059 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 6060 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 6061 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 6062 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 6063 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 6064 )
0.439FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 6065 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6066 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6067 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6068 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6069 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6070 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6071 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6072 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6073 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6074 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6075 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6076 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6077 )
0.534FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6078 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 6079 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[44][7]_i_1__0 0.138

Path---( 6080 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 6081 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 6082 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 6083 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 6084 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 6085 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 6086 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 6087 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 6088 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 6089 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 6090 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 6091 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 6092 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 6093 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 6094 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 6095 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 6096 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 6097 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 6098 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 6099 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 6100 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 6101 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 6102 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 6103 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 6104 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 6105 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 6106 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 6107 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 6108 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 6109 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 6110 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 6111 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 6112 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 6113 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 6114 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 6115 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 6116 )
0.490FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 6117 )
0.439FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 6118 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 6119 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 6120 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 6121 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 6122 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 6123 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 6124 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 6125 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 6126 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 6127 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 6128 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 6129 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 6130 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 6131 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 6132 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 6133 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 6134 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 6135 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 6136 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 6137 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 6138 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 6139 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 6140 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 6141 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 6142 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 6143 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 6144 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 6145 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 6146 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 6147 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 6148 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 6149 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 6150 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 6151 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 6152 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 6153 )
0.498FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 6154 )
0.498FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 6155 )
0.498FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 6156 )
0.498FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 6157 )
0.498FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 6158 )
0.498FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 6159 )
0.498FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 6160 )
0.462FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 6161 )
0.462FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 6162 )
0.462FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 6163 )
0.462FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 6164 )
0.462FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 6165 )
0.462FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 6166 )
0.462FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[49][7]_i_1 0.145

Path---( 6167 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6168 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6169 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6170 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6171 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6172 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6173 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 6174 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 6175 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 6176 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 6177 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 6178 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 6179 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 6180 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 6181 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 6182 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 6183 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 6184 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 6185 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 6186 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 6187 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 6188 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 6189 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 6190 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 6191 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 6192 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 6193 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 6194 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 6195 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 6196 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 6197 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 6198 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 6199 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 6200 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 6201 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 6202 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 6203 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 6204 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 6205 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 6206 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 6207 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 6208 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 6209 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 6210 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 6211 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 6212 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 6213 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 6214 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 6215 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 6216 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 6217 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 6218 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 6219 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 6220 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 6221 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 6222 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 6223 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 6224 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 6225 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 6226 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 6227 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 6228 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 6229 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 6230 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6231 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6232 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6233 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6234 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6235 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6236 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6237 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6238 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 6239 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 6240 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 6241 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 6242 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 6243 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 6244 )
0.395FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 6245 )
0.395FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 6246 )
0.395FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 6247 )
0.395FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 6248 )
0.395FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 6249 )
0.395FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 6250 )
0.439FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 6251 )
0.359FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 6252 )
0.359FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 6253 )
0.359FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 6254 )
0.359FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 6255 )
0.359FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 6256 )
0.359FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[7][7]_i_1 0.050

Path---( 6257 )
0.437FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 6258 )
0.437FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 6259 )
0.437FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 6260 )
0.437FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 6261 )
0.437FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 6262 )
0.437FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 6263 )
0.437FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 6264 )
0.437FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 6265 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 6266 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 6267 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 6268 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 6269 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6270 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6271 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6272 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6273 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6274 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6275 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 6276 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 6277 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 6278 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 6279 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 6280 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 6281 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 6282 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 6283 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 6284 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 6285 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 6286 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 6287 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 6288 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 6289 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 6290 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 6291 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 6292 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 6293 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 6294 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 6295 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 6296 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 6297 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 6298 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 6299 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 6300 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 6301 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 6302 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 6303 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 6304 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 6305 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 6306 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 6307 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 6308 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 6309 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 6310 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 6311 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 6312 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 6313 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 6314 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 6315 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 6316 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 6317 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 6318 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 6319 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 6320 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 6321 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 6322 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 6323 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 6324 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 6325 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 6326 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 6327 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 6328 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 6329 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 6330 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 6331 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 6332 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 6333 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 6334 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 6335 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6336 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6337 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6338 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6339 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6340 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6341 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6342 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6343 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 6344 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 6345 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6346 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6347 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 6348 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 6349 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 6350 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 6351 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 6352 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 6353 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 6354 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 6355 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 6356 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 6357 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 6358 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 6359 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 6360 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 6361 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 6362 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 6363 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 6364 )
0.442FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 6365 )
0.442FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 6366 )
0.442FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 6367 )
0.442FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 6368 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 6369 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 6370 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 6371 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 6372 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 6373 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 6374 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 6375 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 6376 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 6377 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 6378 )
0.526FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6379 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 6380 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 6381 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 6382 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 6383 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6384 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6385 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6386 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 6387 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 6388 )
0.451FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 6389 )
0.451FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 6390 )
0.451FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 6391 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 6392 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 6393 )
0.302FDCE \u_fifo_rx/wr_ptr_reg[0] 0.259LUT6 \ram[59][7]_i_1 0.043

Path---( 6394 )
0.302FDCE \u_fifo_rx/wr_ptr_reg[0] 0.259LUT6 \ram[59][7]_i_1 0.043

Path---( 6395 )
0.302FDCE \u_fifo_rx/wr_ptr_reg[0] 0.259LUT6 \ram[59][7]_i_1 0.043

Path---( 6396 )
0.302FDCE \u_fifo_rx/wr_ptr_reg[0] 0.259LUT6 \ram[59][7]_i_1 0.043

Path---( 6397 )
0.302FDCE \u_fifo_rx/wr_ptr_reg[0] 0.259LUT6 \ram[59][7]_i_1 0.043

Path---( 6398 )
0.302FDCE \u_fifo_rx/wr_ptr_reg[0] 0.259LUT6 \ram[59][7]_i_1 0.043

Path---( 6399 )
0.302FDCE \u_fifo_rx/wr_ptr_reg[0] 0.259LUT6 \ram[59][7]_i_1 0.043

Path---( 6400 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 6401 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 6402 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 6403 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 6404 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6405 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6406 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 6407 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 6408 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 6409 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 6410 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 6411 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 6412 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 6413 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 6414 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6415 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6416 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6417 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6418 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 6419 )
0.451FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 6420 )
0.451FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 6421 )
0.451FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 6422 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6423 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 6424 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 6425 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 6426 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 6427 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 6428 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 6429 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 6430 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 6431 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 6432 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 6433 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 6434 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 6435 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 6436 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 6437 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 6438 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 6439 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 6440 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 6441 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 6442 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[3][7]_i_1 0.051

Path---( 6443 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 6444 )
0.437FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 6445 )
0.437FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 6446 )
0.437FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 6447 )
0.437FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 6448 )
0.437FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 6449 )
0.437FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 6450 )
0.437FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 6451 )
0.437FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 6452 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 6453 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 6454 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 6455 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 6456 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 6457 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 6458 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 6459 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 6460 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 6461 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 6462 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 6463 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[22][7]_i_1 0.134

Path---( 6464 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 6465 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 6466 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 6467 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 6468 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 6469 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 6470 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 6471 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6472 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6473 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6474 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6475 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6476 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6477 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 6478 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 6479 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 6480 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 6481 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 6482 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 6483 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 6484 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 6485 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 6486 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[42][7]_i_1 0.138

Path---( 6487 )
0.440FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 6488 )
0.440FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 6489 )
0.440FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 6490 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 6491 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 6492 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 6493 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 6494 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 6495 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[62][7]_i_1__0 0.140

Path---( 6496 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 6497 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[7][7]_i_1__0 0.138

Path---( 6498 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 6499 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 6500 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 6501 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 6502 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 6503 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 6504 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 6505 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6506 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6507 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 6508 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 6509 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 6510 )
0.392FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 6511 )
0.392FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 6512 )
0.392FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 6513 )
0.392FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 6514 )
0.392FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 6515 )
0.392FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 6516 )
0.392FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 6517 )
0.392FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 6518 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 6519 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 6520 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 6521 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 6522 )
0.356FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 6523 )
0.356FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 6524 )
0.356FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 6525 )
0.356FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 6526 )
0.356FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 6527 )
0.356FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 6528 )
0.356FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 6529 )
0.356FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[2][7]_i_1 0.047

Path---( 6530 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6531 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6532 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6533 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6534 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6535 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6536 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 6537 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 6538 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 6539 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 6540 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[15][7]_i_1__0 0.138

Path---( 6541 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 6542 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 6543 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 6544 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 6545 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 6546 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 6547 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 6548 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 6549 )
0.487FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 6550 )
0.487FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 6551 )
0.487FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 6552 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6553 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6554 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6555 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6556 )
0.498FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6557 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6558 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6559 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6560 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6561 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6562 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6563 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6564 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 6565 )
0.526FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6566 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 6567 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 6568 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 6569 )
0.541FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 6570 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 6571 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 6572 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 6573 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 6574 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 6575 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 6576 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 6577 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6578 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 6579 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 6580 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[45][7]_i_1 0.138

Path---( 6581 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 6582 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 6583 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 6584 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 6585 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 6586 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 6587 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 6588 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 6589 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 6590 )
0.487FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 6591 )
0.487FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 6592 )
0.487FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[27][7]_i_1 0.138

Path---( 6593 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 6594 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 6595 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 6596 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 6597 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 6598 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 6599 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 6600 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 6601 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6602 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6603 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6604 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6605 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 6606 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 6607 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 6608 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 6609 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 6610 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 6611 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 6612 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 6613 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 6614 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 6615 )
0.589FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6616 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 6617 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 6618 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 6619 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 6620 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 6621 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 6622 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 6623 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 6624 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 6625 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 6626 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 6627 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 6628 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 6629 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 6630 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 6631 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 6632 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 6633 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 6634 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 6635 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 6636 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 6637 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 6638 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 6639 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 6640 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[53][7]_i_1 0.136

Path---( 6641 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6642 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6643 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6644 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6645 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 6646 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 6647 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 6648 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 6649 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 6650 )
0.317FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 6651 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 6652 )
0.495FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \wr_ptr[5]_i_1 0.051

Path---( 6653 )
0.495FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \wr_ptr[5]_i_1 0.051

Path---( 6654 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 6655 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 6656 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 6657 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 6658 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 6659 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 6660 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 6661 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 6662 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 6663 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 6664 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 6665 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[36][7]_i_1 0.138

Path---( 6666 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 6667 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 6668 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 6669 )
0.500FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 6670 )
0.358FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[0]_i_1__0 0.049

Path---( 6671 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 6672 )
0.464FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 6673 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 6674 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 6675 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6676 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6677 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6678 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6679 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6680 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6681 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6682 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6683 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 6684 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 6685 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 6686 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 6687 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 6688 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 6689 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 6690 )
0.461FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 6691 )
0.461FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 6692 )
0.461FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 6693 )
0.461FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 6694 )
0.461FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 6695 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 6696 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6697 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6698 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6699 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6700 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6701 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6702 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6703 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 6704 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 6705 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 6706 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 6707 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[10][7]_i_1__0 0.138

Path---( 6708 )
0.403FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 6709 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 6710 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 6711 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 6712 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 6713 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 6714 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 6715 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 6716 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 6717 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 6718 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 6719 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 6720 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 6721 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 6722 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 6723 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 6724 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 6725 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 6726 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 6727 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 6728 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 6729 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 6730 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 6731 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 6732 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 6733 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 6734 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 6735 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 6736 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 6737 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 6738 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 6739 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 6740 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 6741 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 6742 )
0.467FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 6743 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 6744 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 6745 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 6746 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 6747 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 6748 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 6749 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 6750 )
0.591FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 6751 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 6752 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 6753 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 6754 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 6755 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 6756 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 6757 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 6758 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 6759 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 6760 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 6761 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 6762 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 6763 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 6764 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 6765 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 6766 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 6767 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6768 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6769 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6770 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6771 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6772 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6773 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 6774 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 6775 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 6776 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 6777 )
0.397FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 6778 )
0.361FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 6779 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 6780 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 6781 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 6782 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 6783 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 6784 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 6785 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 6786 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 6787 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 6788 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 6789 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 6790 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 6791 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 6792 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 6793 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 6794 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 6795 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 6796 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 6797 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 6798 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 6799 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 6800 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 6801 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6802 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6803 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 6804 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 6805 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 6806 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 6807 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 6808 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 6809 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 6810 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 6811 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 6812 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 6813 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 6814 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 6815 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 6816 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 6817 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 6818 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 6819 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 6820 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 6821 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 6822 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 6823 )
0.628FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[6]_inst_i_24 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_13 0.107MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.126LUT6 \crc_sum_q[13]_i_2 0.043LUT6 \crc_sum_q[13]_i_1 0.043

Path---( 6824 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 6825 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 6826 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 6827 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 6828 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 6829 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 6830 )
0.464FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 6831 )
0.621FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[5]_inst_i_24 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_13 0.101MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT6 \crc_sum_q[11]_i_2 0.043LUT5 \crc_sum_q[11]_i_1 0.043

Path---( 6832 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 6833 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 6834 )
0.526FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 6835 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 6836 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 6837 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 6838 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 6839 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 6840 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 6841 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 6842 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 6843 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 6844 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 6845 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6846 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6847 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6848 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6849 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6850 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6851 )
0.497FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 6852 )
0.497FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 6853 )
0.497FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 6854 )
0.497FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 6855 )
0.497FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[63][7]_i_1 0.144

Path---( 6856 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6857 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6858 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6859 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 6860 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 6861 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 6862 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 6863 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 6864 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 6865 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 6866 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 6867 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 6868 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 6869 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 6870 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 6871 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 6872 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 6873 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 6874 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 6875 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 6876 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 6877 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 6878 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 6879 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 6880 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 6881 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[52][7]_i_1 0.136

Path---( 6882 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 6883 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 6884 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 6885 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 6886 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 6887 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 6888 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 6889 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 6890 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 6891 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 6892 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 6893 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 6894 )
0.623FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[5]_inst_i_25 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_13 0.103MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT6 \crc_sum_q[11]_i_2 0.043LUT5 \crc_sum_q[11]_i_1 0.043

Path---( 6895 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 6896 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 6897 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 6898 )
0.465FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_ctrl_enable_sof_q_i_2 0.136LUT5 \usb_irq_mask_sof_q_i_1 0.055

Path---( 6899 )
0.465FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_ctrl_enable_sof_q_i_2 0.136LUT5 \usb_irq_mask_sof_q_i_1 0.055

Path---( 6900 )
0.465FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_ctrl_enable_sof_q_i_2 0.136LUT5 \usb_irq_mask_sof_q_i_1 0.055

Path---( 6901 )
0.465FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_ctrl_enable_sof_q_i_2 0.136LUT5 \usb_irq_mask_sof_q_i_1 0.055

Path---( 6902 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 6903 )
0.640FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[5]_inst_i_31 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_16 0.117MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_9 0.046LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT6 \crc_sum_q[11]_i_2 0.043LUT5 \crc_sum_q[11]_i_1 0.043

Path---( 6904 )
0.404FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 6905 )
0.404FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 6906 )
0.404FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 6907 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 6908 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 6909 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[48][7]_i_1__0 0.134

Path---( 6910 )
0.442FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 6911 )
0.442FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 6912 )
0.442FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 6913 )
0.442FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 6914 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 6915 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 6916 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 6917 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 6918 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 6919 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 6920 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 6921 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 6922 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 6923 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 6924 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 6925 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 6926 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 6927 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 6928 )
0.526FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 6929 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6930 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6931 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6932 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 6933 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 6934 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 6935 )
0.397FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 6936 )
0.397FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 6937 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 6938 )
0.361FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 6939 )
0.361FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[14][7]_i_1 0.052

Path---( 6940 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 6941 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 6942 )
0.470FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 6943 )
0.470FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 6944 )
0.470FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 6945 )
0.470FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 6946 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 6947 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 6948 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 6949 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 6950 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 6951 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 6952 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 6953 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 6954 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 6955 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 6956 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 6957 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 6958 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6959 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6960 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 6961 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 6962 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 6963 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 6964 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 6965 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 6966 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 6967 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 6968 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 6969 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 6970 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 6971 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 6972 )
0.621FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[6]_inst_i_32 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_17 0.101MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_9 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.125LUT6 \crc_sum_q[13]_i_2 0.043LUT6 \crc_sum_q[13]_i_1 0.043

Path---( 6973 )
0.538FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 6974 )
0.538FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 6975 )
0.538FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 6976 )
0.538FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 6977 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 6978 )
0.500FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[55][7]_i_1 0.147

Path---( 6979 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 6980 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 6981 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 6982 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 6983 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 6984 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 6985 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 6986 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 6987 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 6988 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 6989 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6990 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6991 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6992 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6993 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6994 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 6995 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 6996 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[6][7]_i_1__0 0.138

Path---( 6997 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[6][7]_i_1__0 0.138

Path---( 6998 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[6][7]_i_1__0 0.138

Path---( 6999 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7000 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7001 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7002 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7003 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 7004 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 7005 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 7006 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 7007 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 7008 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 7009 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 7010 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 7011 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 7012 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 7013 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 7014 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 7015 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 7016 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 7017 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7018 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7019 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7020 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7021 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 7022 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 7023 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 7024 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 7025 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 7026 )
0.497FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 7027 )
0.497FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 7028 )
0.497FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 7029 )
0.497FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 7030 )
0.497FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 7031 )
0.497FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 7032 )
0.461FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 7033 )
0.461FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 7034 )
0.461FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 7035 )
0.461FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 7036 )
0.461FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 7037 )
0.461FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 7038 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 7039 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 7040 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 7041 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 7042 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 7043 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 7044 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 7045 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[48][7]_i_1 0.136

Path---( 7046 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 7047 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7048 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7049 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7050 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7051 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7052 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7053 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7054 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7055 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[3][7]_i_1__0 0.138

Path---( 7056 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 7057 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 7058 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 7059 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 7060 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 7061 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 7062 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 7063 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[9][7]_i_1__0 0.138

Path---( 7064 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 7065 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 7066 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 7067 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 7068 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 7069 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 7070 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 7071 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 7072 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 7073 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 7074 )
0.638FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[5]_inst_i_30 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_16 0.115MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_9 0.046LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT6 \crc_sum_q[11]_i_2 0.043LUT5 \crc_sum_q[11]_i_1 0.043

Path---( 7075 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 7076 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 7077 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 7078 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 7079 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 7080 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 7081 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 7082 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 7083 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 7084 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 7085 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 7086 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 7087 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 7088 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 7089 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 7090 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[12][7]_i_1__0 0.043

Path---( 7091 )
0.438FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 7092 )
0.438FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 7093 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 7094 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 7095 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 7096 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 7097 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 7098 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 7099 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 7100 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 7101 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 7102 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 7103 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 7104 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 7105 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 7106 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 7107 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 7108 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[33][7]_i_1 0.138

Path---( 7109 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 7110 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 7111 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 7112 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7113 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7114 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7115 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7116 )
0.629FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[6]_inst_i_25 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_13 0.108MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.126LUT6 \crc_sum_q[13]_i_2 0.043LUT6 \crc_sum_q[13]_i_1 0.043

Path---( 7117 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 7118 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 7119 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7120 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7121 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7122 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7123 )
0.676FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[5]_inst_i_19 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_10 0.117MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_6 0.046LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT6 \crc_sum_q[11]_i_2 0.043LUT5 \crc_sum_q[11]_i_1 0.043

Path---( 7124 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 7125 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 7126 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 7127 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 7128 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 7129 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 7130 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 7131 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 7132 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 7133 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 7134 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 7135 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 7136 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 7137 )
0.674FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[5]_inst_i_18 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_10 0.115MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_6 0.046LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT6 \crc_sum_q[11]_i_2 0.043LUT5 \crc_sum_q[11]_i_1 0.043

Path---( 7138 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 7139 )
0.497FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 7140 )
0.497FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 7141 )
0.461FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 7142 )
0.461FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[60][7]_i_1 0.144

Path---( 7143 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 7144 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 7145 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 7146 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 7147 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 7148 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 7149 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7150 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7151 )
0.446FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[49][7]_i_1__0 0.140

Path---( 7152 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 7153 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 7154 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 7155 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 7156 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 7157 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 7158 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 7159 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 7160 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 7161 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 7162 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 7163 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[17][7]_i_1 0.134

Path---( 7164 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 7165 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 7166 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 7167 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 7168 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7169 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7170 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7171 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7172 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7173 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7174 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7175 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7176 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 7177 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 7178 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 7179 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 7180 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 7181 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 7182 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 7183 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 7184 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 7185 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 7186 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 7187 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 7188 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 7189 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 7190 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 7191 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 7192 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 7193 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 7194 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 7195 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 7196 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 7197 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 7198 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 7199 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 7200 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 7201 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 7202 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 7203 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 7204 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 7205 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 7206 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 7207 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 7208 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 7209 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 7210 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 7211 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 7212 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 7213 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7214 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7215 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7216 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7217 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 7218 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 7219 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 7220 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 7221 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 7222 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 7223 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 7224 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 7225 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 7226 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 7227 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 7228 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 7229 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 7230 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 7231 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 7232 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 7233 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[4][7]_i_1__0 0.043

Path---( 7234 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 7235 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 7236 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 7237 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7238 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7239 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 7240 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 7241 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 7242 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 7243 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 7244 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 7245 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 7246 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 7247 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 7248 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7249 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7250 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7251 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 7252 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 7253 )
0.638FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[5]_inst_i_18 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_10 0.115MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_6 0.046LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT6 \crc_sum_q[11]_i_2 0.043LUT5 \crc_sum_q[11]_i_1 0.043

Path---( 7254 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7255 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7256 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7257 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7258 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7259 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7260 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7261 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7262 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 7263 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 7264 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 7265 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 7266 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 7267 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 7268 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 7269 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 7270 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 7271 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 7272 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 7273 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 7274 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7275 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7276 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7277 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7278 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 7279 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 7280 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 7281 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[41][7]_i_1 0.138

Path---( 7282 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 7283 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 7284 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 7285 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 7286 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 7287 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 7288 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 7289 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 7290 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 7291 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 7292 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 7293 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 7294 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 7295 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 7296 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 7297 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 7298 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 7299 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 7300 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[18][7]_i_1__0 0.138

Path---( 7301 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 7302 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 7303 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 7304 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 7305 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 7306 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 7307 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 7308 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 7309 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 7310 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7311 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7312 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7313 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 7314 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 7315 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 7316 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 7317 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 7318 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 7319 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 7320 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 7321 )
0.403FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 7322 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 7323 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7324 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7325 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7326 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7327 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7328 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7329 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7330 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7331 )
0.403FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 7332 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 7333 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 7334 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 7335 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 7336 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 7337 )
0.360FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 7338 )
0.659FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[5]_inst_i_21 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_11 0.103MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT6 \crc_sum_q[11]_i_2 0.043LUT5 \crc_sum_q[11]_i_1 0.043

Path---( 7339 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 7340 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 7341 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 7342 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 7343 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 7344 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7345 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7346 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 7347 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 7348 )
0.741FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[7]_inst_i_14 0.043LUT6 \utmi_data_out_o_OBUF[7]_inst_i_8 0.043MUXF7 \utmi_data_out_o_OBUF[7]_inst_i_6 0.115MUXF8 \utmi_data_out_o_OBUF[7]_inst_i_4 0.046LUT4 \crc_sum_q[13]_i_3 0.133LUT6 \crc_sum_q[13]_i_1 0.138

Path---( 7349 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 7350 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 7351 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 7352 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 7353 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 7354 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 7355 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7356 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7357 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7358 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7359 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 7360 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 7361 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 7362 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 7363 )
0.534FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 7364 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 7365 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 7366 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 7367 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 7368 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 7369 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 7370 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 7371 )
0.741FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[7]_inst_i_13 0.043LUT6 \utmi_data_out_o_OBUF[7]_inst_i_8 0.043MUXF7 \utmi_data_out_o_OBUF[7]_inst_i_6 0.115MUXF8 \utmi_data_out_o_OBUF[7]_inst_i_4 0.046LUT4 \crc_sum_q[13]_i_3 0.133LUT6 \crc_sum_q[13]_i_1 0.138

Path---( 7372 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 7373 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 7374 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 7375 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 7376 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 7377 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 7378 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 7379 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 7380 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 7381 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 7382 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 7383 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 7384 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 7385 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 7386 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 7387 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 7388 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 7389 )
0.657FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[5]_inst_i_20 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_11 0.101MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT6 \crc_sum_q[11]_i_2 0.043LUT5 \crc_sum_q[11]_i_1 0.043

Path---( 7390 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 7391 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 7392 )
0.406FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 7393 )
0.406FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 7394 )
0.406FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 7395 )
0.406FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 7396 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 7397 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 7398 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 7399 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 7400 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 7401 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 7402 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 7403 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 7404 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 7405 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 7406 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 7407 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 7408 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7409 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7410 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7411 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7412 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 7413 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 7414 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 7415 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 7416 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 7417 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 7418 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 7419 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 7420 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[5][7]_i_1 0.043

Path---( 7421 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 7422 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 7423 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 7424 )
0.507FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[46][7]_i_1__0 0.142

Path---( 7425 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7426 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7427 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 7428 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 7429 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 7430 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7431 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7432 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7433 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 7434 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 7435 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 7436 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 7437 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 7438 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 7439 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[13][7]_i_1__0 0.138

Path---( 7440 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 7441 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 7442 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 7443 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 7444 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 7445 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 7446 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 7447 )
0.502FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 7448 )
0.502FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 7449 )
0.502FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 7450 )
0.502FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 7451 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 7452 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 7453 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 7454 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 7455 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 7456 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 7457 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7458 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7459 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7460 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7461 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7462 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7463 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7464 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7465 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 7466 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 7467 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 7468 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 7469 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 7470 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 7471 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 7472 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 7473 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 7474 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 7475 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_3 0.043LUT6 \count[6]_i_2 0.043

Path---( 7476 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 7477 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 7478 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 7479 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 7480 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7481 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7482 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7483 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7484 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7485 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7486 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7487 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7488 )
0.638FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[6]_inst_i_30 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_16 0.115MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_9 0.046LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.125LUT6 \crc_sum_q[13]_i_2 0.043LUT6 \crc_sum_q[13]_i_1 0.043

Path---( 7489 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 7490 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 7491 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 7492 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 7493 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 7494 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 7495 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 7496 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 7497 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 7498 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 7499 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 7500 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 7501 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 7502 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 7503 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 7504 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 7505 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 7506 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[50][7]_i_1 0.136

Path---( 7507 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 7508 )
0.741FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[7]_inst_i_12 0.043LUT6 \utmi_data_out_o_OBUF[7]_inst_i_8 0.043MUXF7 \utmi_data_out_o_OBUF[7]_inst_i_6 0.115MUXF8 \utmi_data_out_o_OBUF[7]_inst_i_4 0.046LUT4 \crc_sum_q[13]_i_3 0.133LUT6 \crc_sum_q[13]_i_1 0.138

Path---( 7509 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 7510 )
0.495FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \wr_ptr[5]_i_1 0.051

Path---( 7511 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 7512 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 7513 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 7514 )
0.526FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 7515 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 7516 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 7517 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 7518 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7519 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7520 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7521 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7522 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[62][7]_i_1 0.138

Path---( 7523 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[28][7]_i_1__0 0.051

Path---( 7524 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 7525 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 7526 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 7527 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[61][7]_i_1 0.138

Path---( 7528 )
0.439FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 7529 )
0.406FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 7530 )
0.406FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 7531 )
0.406FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 7532 )
0.406FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 7533 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_3 0.043LUT6 \count[3]_i_1 0.043

Path---( 7534 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7535 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7536 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7537 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7538 )
0.360FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 7539 )
0.312FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT3 \rd_ptr[1]_i_1 0.046

Path---( 7540 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 7541 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 7542 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 7543 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 7544 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 7545 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 7546 )
0.406FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 7547 )
0.406FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 7548 )
0.406FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 7549 )
0.406FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 7550 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7551 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7552 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7553 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7554 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7555 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7556 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7557 )
0.554FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7558 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 7559 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 7560 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 7561 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 7562 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 7563 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 7564 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 7565 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 7566 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 7567 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 7568 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 7569 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 7570 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 7571 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 7572 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 7573 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 7574 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 7575 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 7576 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 7577 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 7578 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 7579 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 7580 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 7581 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 7582 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 7583 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[12][7]_i_1 0.138

Path---( 7584 )
0.440FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 7585 )
0.440FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 7586 )
0.440FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 7587 )
0.440FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 7588 )
0.440FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 7589 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 7590 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 7591 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 7592 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 7593 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 7594 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 7595 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 7596 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 7597 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 7598 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 7599 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 7600 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 7601 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7602 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7603 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7604 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7605 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 7606 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 7607 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 7608 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[62][7]_i_1__0 0.140

Path---( 7609 )
0.438FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 7610 )
0.438FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 7611 )
0.495FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \wr_ptr[5]_i_1 0.051

Path---( 7612 )
0.495FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \wr_ptr[5]_i_1 0.051

Path---( 7613 )
0.495FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \wr_ptr[5]_i_1 0.051

Path---( 7614 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7615 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7616 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7617 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7618 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 7619 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 7620 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 7621 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 7622 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 7623 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 7624 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 7625 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 7626 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 7627 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 7628 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[16][7]_i_1 0.043

Path---( 7629 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 7630 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 7631 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 7632 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 7633 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 7634 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 7635 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 7636 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 7637 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 7638 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 7639 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 7640 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 7641 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 7642 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 7643 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 7644 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7645 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7646 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 7647 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 7648 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 7649 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 7650 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 7651 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 7652 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 7653 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 7654 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[48][7]_i_1__0 0.134

Path---( 7655 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[48][7]_i_1__0 0.134

Path---( 7656 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[48][7]_i_1__0 0.134

Path---( 7657 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[48][7]_i_1__0 0.134

Path---( 7658 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[48][7]_i_1__0 0.134

Path---( 7659 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[48][7]_i_1__0 0.134

Path---( 7660 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 7661 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 7662 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 7663 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 7664 )
0.526FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 7665 )
0.623FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[6]_inst_i_33 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_17 0.103MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_9 0.043LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.125LUT6 \crc_sum_q[13]_i_2 0.043LUT6 \crc_sum_q[13]_i_1 0.043

Path---( 7666 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 7667 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 7668 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 7669 )
0.681FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[6]_inst_i_23 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_12 0.122MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_7 0.045LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.126LUT6 \crc_sum_q[13]_i_2 0.043LUT6 \crc_sum_q[13]_i_1 0.043

Path---( 7670 )
0.302FDCE \u_fifo_rx/wr_ptr_reg[0] 0.259LUT6 \ram[59][7]_i_1 0.043

Path---( 7671 )
0.394FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 7672 )
0.394FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 7673 )
0.394FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 7674 )
0.394FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 7675 )
0.394FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 7676 )
0.394FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 7677 )
0.394FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 7678 )
0.394FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 7679 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 7680 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 7681 )
0.358FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 7682 )
0.358FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 7683 )
0.358FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 7684 )
0.358FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 7685 )
0.358FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 7686 )
0.358FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 7687 )
0.358FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 7688 )
0.358FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[6][7]_i_1 0.049

Path---( 7689 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 7690 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 7691 )
0.317FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 7692 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7693 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7694 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7695 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 7696 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 7697 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7698 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7699 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7700 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 7701 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[5][7]_i_1__0 0.138

Path---( 7702 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7703 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7704 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7705 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7706 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7707 )
0.534FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7708 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 7709 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 7710 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 7711 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 7712 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 7713 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 7714 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 7715 )
0.360FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT4 \rd_ptr[5]_i_2__0 0.051

Path---( 7716 )
0.638FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[5]_inst_i_22 0.043MUXF7 \utmi_data_out_o_OBUF[5]_inst_i_12 0.115MUXF8 \utmi_data_out_o_OBUF[5]_inst_i_7 0.046LUT6 \utmi_data_out_o_OBUF[5]_inst_i_4 0.125LUT6 \crc_sum_q[11]_i_2 0.043LUT5 \crc_sum_q[11]_i_1 0.043

Path---( 7717 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 7718 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 7719 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 7720 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 7721 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 7722 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 7723 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 7724 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 7725 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 7726 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 7727 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[1][7]_i_1 0.043

Path---( 7728 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7729 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7730 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7731 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7732 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7733 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7734 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7735 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 7736 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 7737 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 7738 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 7739 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 7740 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 7741 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 7742 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 7743 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 7744 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 7745 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 7746 )
0.440FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 7747 )
0.440FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 7748 )
0.440FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 7749 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 7750 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 7751 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 7752 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 7753 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 7754 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 7755 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7756 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7757 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7758 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7759 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7760 )
0.597FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7761 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 7762 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 7763 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[15]_i_1 0.132

Path---( 7764 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[15]_i_1 0.132

Path---( 7765 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 7766 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 7767 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 7768 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 7769 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 7770 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 7771 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 7772 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[25][7]_i_1 0.134

Path---( 7773 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 7774 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 7775 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 7776 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 7777 )
0.507FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[46][7]_i_1__0 0.142

Path---( 7778 )
0.439FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 7779 )
0.439FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 7780 )
0.439FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 7781 )
0.439FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 7782 )
0.439FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 7783 )
0.439FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 7784 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 7785 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 7786 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 7787 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 7788 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 7789 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 7790 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 7791 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 7792 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 7793 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[15]_i_1 0.132

Path---( 7794 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[15]_i_1 0.132

Path---( 7795 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[15]_i_1 0.132

Path---( 7796 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[15]_i_1 0.132

Path---( 7797 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[23][7]_i_1__0 0.043

Path---( 7798 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[30][7]_i_1 0.142

Path---( 7799 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 7800 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 7801 )
0.640FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[6]_inst_i_31 0.043MUXF7 \utmi_data_out_o_OBUF[6]_inst_i_16 0.117MUXF8 \utmi_data_out_o_OBUF[6]_inst_i_9 0.046LUT6 \utmi_data_out_o_OBUF[6]_inst_i_5 0.125LUT6 \crc_sum_q[13]_i_2 0.043LUT6 \crc_sum_q[13]_i_1 0.043

Path---( 7802 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 7803 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7804 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7805 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7806 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7807 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7808 )
0.534FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 7809 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 7810 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 7811 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 7812 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 7813 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 7814 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 7815 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 7816 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7817 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7818 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7819 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7820 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 7821 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 7822 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 7823 )
0.589FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 7824 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 7825 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 7826 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 7827 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 7828 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 7829 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 7830 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 7831 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[48][7]_i_1__0 0.134

Path---( 7832 )
0.395FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 7833 )
0.395FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 7834 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7835 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7836 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7837 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 7838 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 7839 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[35][7]_i_1__0 0.043

Path---( 7840 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7841 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7842 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7843 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7844 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7845 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7846 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7847 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7848 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7849 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 7850 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 7851 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 7852 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 7853 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 7854 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 7855 )
0.562FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 7856 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 7857 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 7858 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 7859 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 7860 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 7861 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 7862 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 7863 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 7864 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 7865 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 7866 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 7867 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 7868 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 7869 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 7870 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 7871 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 7872 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[34][7]_i_1 0.138

Path---( 7873 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 7874 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7875 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7876 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 7877 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 7878 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 7879 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 7880 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 7881 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 7882 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 7883 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 7884 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 7885 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 7886 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7887 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 7888 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 7889 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 7890 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 7891 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 7892 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 7893 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 7894 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 7895 )
0.404FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 7896 )
0.404FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 7897 )
0.404FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 7898 )
0.404FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 7899 )
0.404FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 7900 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 7901 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 7902 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 7903 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 7904 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 7905 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 7906 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 7907 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 7908 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 7909 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 7910 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 7911 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 7912 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 7913 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 7914 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 7915 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 7916 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 7917 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 7918 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 7919 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 7920 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 7921 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 7922 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 7923 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 7924 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 7925 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 7926 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 7927 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 7928 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 7929 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 7930 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[4][7]_i_1 0.138

Path---( 7931 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[15]_i_1 0.132

Path---( 7932 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[15]_i_1 0.132

Path---( 7933 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[15]_i_1 0.132

Path---( 7934 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 7935 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 7936 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 7937 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 7938 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 7939 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 7940 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 7941 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 7942 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 7943 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 7944 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 7945 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 7946 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 7947 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[42][7]_i_1__0 0.132

Path---( 7948 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[42][7]_i_1__0 0.132

Path---( 7949 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[42][7]_i_1__0 0.132

Path---( 7950 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[42][7]_i_1__0 0.132

Path---( 7951 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 7952 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 7953 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 7954 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 7955 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 7956 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 7957 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 7958 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 7959 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 7960 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 7961 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 7962 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 7963 )
0.438FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 7964 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7965 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7966 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7967 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7968 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7969 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7970 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7971 )
0.490FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7972 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 7973 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 7974 )
0.467FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 7975 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 7976 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 7977 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 7978 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7979 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7980 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7981 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7982 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7983 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7984 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7985 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 7986 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7987 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7988 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7989 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7990 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7991 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7992 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7993 )
0.490FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 7994 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 7995 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 7996 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 7997 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 7998 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 7999 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 8000 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 8001 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 8002 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 8003 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 8004 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 8005 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 8006 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 8007 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 8008 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 8009 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 8010 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 8011 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 8012 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 8013 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 8014 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 8015 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 8016 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 8017 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 8018 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 8019 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 8020 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 8021 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 8022 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 8023 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 8024 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 8025 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 8026 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 8027 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 8028 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 8029 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8030 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8031 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8032 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8033 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 8034 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[15][7]_i_1 0.043

Path---( 8035 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 8036 )
0.679FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[0]_inst_i_19 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_11 0.120MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_7 0.045LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT5 \crc_sum_q[15]_i_5 0.043LUT5 \crc_sum_q[7]_i_1 0.043

Path---( 8037 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 8038 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 8039 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 8040 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 8041 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 8042 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 8043 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8044 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8045 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8046 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8047 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8048 )
0.534FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8049 )
0.442FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8050 )
0.442FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8051 )
0.442FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8052 )
0.442FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8053 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8054 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8055 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8056 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8057 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT6 \count[6]_i_2 0.043

Path---( 8058 )
0.645FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[2]_inst_i_30 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_15 0.122MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_8 0.045LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.126LUT6 \crc_sum_q[8]_i_3 0.043LUT5 \crc_sum_q[8]_i_1 0.043

Path---( 8059 )
0.538FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8060 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 8061 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 8062 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 8063 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 8064 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 8065 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 8066 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 8067 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 8068 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 8069 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 8070 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 8071 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 8072 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 8073 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 8074 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 8075 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[19][7]_i_1 0.043

Path---( 8076 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 8077 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 8078 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 8079 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 8080 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 8081 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 8082 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 8083 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 8084 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 8085 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 8086 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 8087 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 8088 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT6 \count[3]_i_1 0.043

Path---( 8089 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 8090 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 8091 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 8092 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 8093 )
0.538FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8094 )
0.538FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8095 )
0.538FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8096 )
0.538FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8097 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 8098 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 8099 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 8100 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 8101 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 8102 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_3 0.043LUT5 \count[5]_i_1 0.043

Path---( 8103 )
0.628FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[2]_inst_i_31 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_16 0.107MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_8 0.043LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.126LUT6 \crc_sum_q[8]_i_3 0.043LUT5 \crc_sum_q[8]_i_1 0.043

Path---( 8104 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 8105 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 8106 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 8107 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 8108 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 8109 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 8110 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 8111 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 8112 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 8113 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 8114 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 8115 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 8116 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[46][7]_i_1__0 0.142

Path---( 8117 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 8118 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8119 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8120 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8121 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 8122 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 8123 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 8124 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 8125 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 8126 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 8127 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 8128 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT3 \count[0]_i_1 0.043

Path---( 8129 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8130 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8131 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8132 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8133 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8134 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8135 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 8136 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 8137 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 8138 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 8139 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 8140 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 8141 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 8142 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 8143 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 8144 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 8145 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[0][7]_i_1__0 0.138

Path---( 8146 )
0.403FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 8147 )
0.403FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 8148 )
0.403FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 8149 )
0.403FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 8150 )
0.403FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 8151 )
0.403FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 8152 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 8153 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 8154 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT4 \count[1]_i_1 0.043

Path---( 8155 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8156 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8157 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8158 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8159 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8160 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8161 )
0.629FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[2]_inst_i_32 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_16 0.108MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_8 0.043LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.126LUT6 \crc_sum_q[8]_i_3 0.043LUT5 \crc_sum_q[8]_i_1 0.043

Path---( 8162 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 8163 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 8164 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 8165 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 8166 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 8167 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 8168 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 8169 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 8170 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8171 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8172 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8173 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8174 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8175 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8176 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8177 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8178 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 8179 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 8180 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8181 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8182 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8183 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8184 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8185 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8186 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8187 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8188 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8189 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8190 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 8191 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 8192 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 8193 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 8194 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 8195 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8196 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8197 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8198 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8199 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 8200 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 8201 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_3 0.043LUT5 \count[4]_i_1 0.043

Path---( 8202 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8203 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8204 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8205 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8206 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8207 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8208 )
0.468FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8209 )
0.468FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8210 )
0.468FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8211 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 8212 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 8213 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 8214 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 8215 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 8216 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 8217 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 8218 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[11][7]_i_1__0 0.138

Path---( 8219 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 8220 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 8221 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 8222 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 8223 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 8224 )
0.538FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT5 \count[2]_i_1 0.051

Path---( 8225 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8226 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 8227 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 8228 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 8229 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 8230 )
0.538FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8231 )
0.538FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8232 )
0.538FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8233 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 8234 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 8235 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 8236 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 8237 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 8238 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 8239 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 8240 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 8241 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8242 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8243 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8244 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8245 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 8246 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 8247 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[62][7]_i_1__0 0.140

Path---( 8248 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[63][7]_i_1__0 0.134

Path---( 8249 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[63][7]_i_1__0 0.134

Path---( 8250 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[63][7]_i_1__0 0.134

Path---( 8251 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8252 )
0.355FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \rd_ptr[1]_i_1 0.046

Path---( 8253 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 8254 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 8255 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 8256 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 8257 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 8258 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 8259 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 8260 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 8261 )
0.453FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_ctrl_enable_sof_q_i_2 0.136LUT5 \usb_wr_data_wr_q_i_1 0.043

Path---( 8262 )
0.395FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8263 )
0.395FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8264 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8265 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8266 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8267 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8268 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8269 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 8270 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 8271 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 8272 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8273 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8274 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8275 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8276 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8277 )
0.438FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 8278 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 8279 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8280 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8281 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8282 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8283 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8284 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8285 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8286 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8287 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 8288 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 8289 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 8290 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 8291 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8292 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8293 )
0.395FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8294 )
0.395FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8295 )
0.395FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8296 )
0.395FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8297 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[6][7]_i_1__0 0.138

Path---( 8298 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8299 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8300 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8301 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8302 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 8303 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 8304 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 8305 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 8306 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 8307 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 8308 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 8309 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[8][7]_i_1__0 0.138

Path---( 8310 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8311 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8312 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8313 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8314 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8315 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8316 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8317 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8318 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 8319 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 8320 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 8321 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 8322 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 8323 )
0.507FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[46][7]_i_1__0 0.142

Path---( 8324 )
0.439FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 8325 )
0.439FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 8326 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 8327 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 8328 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 8329 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 8330 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 8331 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 8332 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 8333 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 8334 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 8335 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 8336 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 8337 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 8338 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 8339 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 8340 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 8341 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 8342 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 8343 )
0.498FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 8344 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 8345 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 8346 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 8347 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 8348 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 8349 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 8350 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 8351 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 8352 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8353 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8354 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8355 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8356 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8357 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8358 )
0.352FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT6 \rd_ptr[4]_i_1__0 0.043

Path---( 8359 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 8360 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 8361 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 8362 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 8363 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 8364 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 8365 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 8366 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 8367 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 8368 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 8369 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 8370 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 8371 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 8372 )
0.498FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 8373 )
0.360FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 8374 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8375 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 8376 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 8377 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 8378 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8379 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 8380 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 8381 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 8382 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 8383 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 8384 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 8385 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 8386 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 8387 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 8388 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 8389 )
0.310FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT5 \ram[62][7]_i_1__0 0.051

Path---( 8390 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 8391 )
0.664FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[0]_inst_i_21 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_12 0.107MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT5 \crc_sum_q[15]_i_5 0.043LUT5 \crc_sum_q[7]_i_1 0.043

Path---( 8392 )
0.438FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 8393 )
0.352FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT4 \rd_ptr[2]_i_1__0 0.043

Path---( 8394 )
0.665FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[0]_inst_i_22 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_12 0.108MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT5 \crc_sum_q[15]_i_5 0.043LUT5 \crc_sum_q[7]_i_1 0.043

Path---( 8395 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 8396 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 8397 )
0.502FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8398 )
0.446FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[60][7]_i_1__0 0.140

Path---( 8399 )
0.446FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[60][7]_i_1__0 0.140

Path---( 8400 )
0.446FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[60][7]_i_1__0 0.140

Path---( 8401 )
0.446FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[60][7]_i_1__0 0.140

Path---( 8402 )
0.396FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 8403 )
0.453FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_ctrl_enable_sof_q_i_2 0.136LUT5 \usb_ctrl_enable_sof_q_i_1 0.043

Path---( 8404 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 8405 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 8406 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 8407 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 8408 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 8409 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 8410 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 8411 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 8412 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 8413 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 8414 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 8415 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 8416 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8417 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8418 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8419 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT5 \count[4]_i_1 0.043

Path---( 8420 )
0.403FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 8421 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8422 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8423 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8424 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8425 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 8426 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 8427 )
0.403FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 8428 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[39][7]_i_1__0 0.043

Path---( 8429 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8430 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8431 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8432 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8433 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 8434 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 8435 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8436 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8437 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8438 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8439 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8440 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8441 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8442 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8443 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[62][7]_i_1__0 0.140

Path---( 8444 )
0.358FDCE \rvalid_q_reg 0.223LUT6 \rd_ptr[5]_i_5 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT5 \rd_ptr[3]_i_1__0 0.049

Path---( 8445 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8446 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8447 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8448 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8449 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8450 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8451 )
0.439FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 8452 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 8453 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 8454 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 8455 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 8456 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 8457 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 8458 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 8459 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 8460 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 8461 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 8462 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 8463 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 8464 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 8465 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 8466 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[21][7]_i_1 0.043

Path---( 8467 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 8468 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 8469 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 8470 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 8471 )
0.470FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8472 )
0.470FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8473 )
0.470FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8474 )
0.470FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8475 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[63][7]_i_1__0 0.134

Path---( 8476 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[63][7]_i_1__0 0.134

Path---( 8477 )
0.645FDRE \u_fifo_tx/ram_reg[54][0] 0.223LUT6 \utmi_data_out_o_OBUF[0]_inst_i_20 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_11 0.122MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_7 0.045LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT5 \crc_sum_q[15]_i_5 0.043LUT5 \crc_sum_q[7]_i_1 0.043

Path---( 8478 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 8479 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 8480 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[15][7]_i_2 0.043LUT6 \ram[31][7]_i_1 0.043

Path---( 8481 )
0.353FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 8482 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[59][7]_i_1 0.138

Path---( 8483 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 8484 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 8485 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 8486 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 8487 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 8488 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 8489 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 8490 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 8491 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 8492 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 8493 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 8494 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8495 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8496 )
0.502FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8497 )
0.502FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8498 )
0.502FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8499 )
0.440FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8500 )
0.440FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8501 )
0.440FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8502 )
0.440FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8503 )
0.440FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8504 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 8505 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 8506 )
0.638FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[2]_inst_i_17 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_9 0.115MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_5 0.046LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.125LUT6 \crc_sum_q[8]_i_3 0.043LUT5 \crc_sum_q[8]_i_1 0.043

Path---( 8507 )
0.566FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8508 )
0.566FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8509 )
0.566FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8510 )
0.566FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8511 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 8512 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 8513 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 8514 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 8515 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 8516 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[23][7]_i_1 0.140

Path---( 8517 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8518 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 8519 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 8520 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8521 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8522 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8523 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8524 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8525 )
0.534FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8526 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 8527 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[0][7]_i_2 0.043LUT5 \ram[13][7]_i_1 0.043

Path---( 8528 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 8529 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 8530 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 8531 )
0.554FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_irq_ack_sof_q_i_2 0.144LUT6 \usb_irq_ack_done_q_i_1 0.136

Path---( 8532 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 8533 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 8534 )
0.640FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[2]_inst_i_18 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_9 0.117MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_5 0.046LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.125LUT6 \crc_sum_q[8]_i_3 0.043LUT5 \crc_sum_q[8]_i_1 0.043

Path---( 8535 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[33][7]_i_1__0 0.123

Path---( 8536 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[33][7]_i_1__0 0.123

Path---( 8537 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 8538 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 8539 )
0.395FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8540 )
0.395FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8541 )
0.395FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8542 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 8543 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 8544 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 8545 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 8546 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 8547 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 8548 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 8549 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 8550 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 8551 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 8552 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 8553 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 8554 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 8555 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 8556 )
0.447FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 8557 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[4]_i_1__0 0.138

Path---( 8558 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 8559 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 8560 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 8561 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8562 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8563 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8564 )
0.532FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8565 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 8566 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 8567 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8568 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8569 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8570 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8571 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 8572 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 8573 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8574 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8575 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8576 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8577 )
0.404FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8578 )
0.404FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8579 )
0.404FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8580 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 8581 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 8582 )
0.404FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8583 )
0.404FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8584 )
0.404FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8585 )
0.395FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8586 )
0.395FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8587 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 8588 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8589 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8590 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_3 0.043LUT3 \count[0]_i_1 0.043

Path---( 8591 )
0.438FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 8592 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 8593 )
0.395FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 8594 )
0.395FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 8595 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 8596 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 8597 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 8598 )
0.403FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 8599 )
0.403FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 8600 )
0.395FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 8601 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8602 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8603 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 8604 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 8605 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 8606 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 8607 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 8608 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 8609 )
0.317FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 8610 )
0.317FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 8611 )
0.317FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 8612 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[1][7]_i_1__0 0.138

Path---( 8613 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[1][7]_i_1__0 0.138

Path---( 8614 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[1][7]_i_1__0 0.138

Path---( 8615 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[1][7]_i_1__0 0.138

Path---( 8616 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8617 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 8618 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 8619 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 8620 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 8621 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 8622 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 8623 )
0.395FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8624 )
0.395FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8625 )
0.395FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8626 )
0.395FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8627 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8628 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 8629 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 8630 )
0.438FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 8631 )
0.438FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 8632 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8633 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8634 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8635 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8636 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8637 )
0.534FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 8638 )
0.629FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[0]_inst_i_34 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_18 0.108MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_10 0.043LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT5 \crc_sum_q[15]_i_5 0.043LUT5 \crc_sum_q[7]_i_1 0.043

Path---( 8639 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8640 )
0.628FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[0]_inst_i_33 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_18 0.107MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_10 0.043LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT5 \crc_sum_q[15]_i_5 0.043LUT5 \crc_sum_q[7]_i_1 0.043

Path---( 8641 )
0.356FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8642 )
0.356FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8643 )
0.356FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8644 )
0.356FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8645 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8646 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 8647 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8648 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8649 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8650 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8651 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 8652 )
0.446FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[49][7]_i_1__0 0.140

Path---( 8653 )
0.446FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[49][7]_i_1__0 0.140

Path---( 8654 )
0.446FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[49][7]_i_1__0 0.140

Path---( 8655 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 8656 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 8657 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 8658 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 8659 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 8660 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 8661 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 8662 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 8663 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 8664 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 8665 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[17][7]_i_2 0.047LUT5 \ram[18][7]_i_1 0.134

Path---( 8666 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT5 \count[5]_i_1 0.043

Path---( 8667 )
0.439FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 8668 )
0.439FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 8669 )
0.439FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 8670 )
0.439FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 8671 )
0.439FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 8672 )
0.439FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 8673 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8674 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8675 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 8676 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8677 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8678 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8679 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8680 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 8681 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 8682 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 8683 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 8684 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 8685 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 8686 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8687 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8688 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8689 )
0.532FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8690 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8691 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8692 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8693 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8694 )
0.360FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 8695 )
0.681FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[0]_inst_i_20 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_11 0.122MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_7 0.045LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT5 \crc_sum_q[15]_i_5 0.043LUT5 \crc_sum_q[7]_i_1 0.043

Path---( 8696 )
0.311FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[49][7]_i_1__0 0.052

Path---( 8697 )
0.643FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[2]_inst_i_29 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_15 0.120MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_8 0.045LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.126LUT6 \crc_sum_q[8]_i_3 0.043LUT5 \crc_sum_q[8]_i_1 0.043

Path---( 8698 )
0.505FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8699 )
0.505FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8700 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 8701 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 8702 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 8703 )
0.530FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_3 0.043LUT4 \count[1]_i_1 0.043

Path---( 8704 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 8705 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 8706 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8707 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8708 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8709 )
0.595FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8710 )
0.674FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[2]_inst_i_17 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_9 0.115MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_5 0.046LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.125LUT6 \crc_sum_q[8]_i_3 0.043LUT5 \crc_sum_q[8]_i_1 0.043

Path---( 8711 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 8712 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 8713 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 8714 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 8715 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 8716 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 8717 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 8718 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 8719 )
0.632FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \FSM_sequential_state_q[3]_i_4 0.051LUT6 \status_crc_err_q_i_2 0.134LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT5 \FSM_sequential_state_q[3]_i_2 0.136

Path---( 8720 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 8721 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 8722 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8723 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 8724 )
0.676FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[2]_inst_i_18 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_9 0.117MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_5 0.046LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.125LUT6 \crc_sum_q[8]_i_3 0.043LUT5 \crc_sum_q[8]_i_1 0.043

Path---( 8725 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 8726 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[15]_i_1 0.132

Path---( 8727 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[15]_i_1 0.132

Path---( 8728 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[15]_i_1 0.132

Path---( 8729 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[15]_i_1 0.132

Path---( 8730 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8731 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8732 )
0.439FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 8733 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 8734 )
0.403FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 8735 )
0.457FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[4]_i_1__0 0.138

Path---( 8736 )
0.945FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.053CARRY4 \p_0_out_carry__2 0.111LUT6 \byte_count_q[13]_i_1 0.124

Path---( 8737 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 8738 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 8739 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 8740 )
0.621FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[2]_inst_i_23 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_12 0.101MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_6 0.043LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.125LUT6 \crc_sum_q[8]_i_3 0.043LUT5 \crc_sum_q[8]_i_1 0.043

Path---( 8741 )
0.442FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8742 )
0.442FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8743 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 8744 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 8745 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 8746 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 8747 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 8748 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 8749 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 8750 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 8751 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 8752 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 8753 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 8754 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 8755 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 8756 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 8757 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 8758 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 8759 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 8760 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 8761 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 8762 )
0.534FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_3 0.043LUT5 \count[2]_i_1 0.047

Path---( 8763 )
0.395FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 8764 )
0.395FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 8765 )
0.484FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT5 \FSM_sequential_state_q[3]_i_7 0.132LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 8766 )
0.484FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT5 \FSM_sequential_state_q[3]_i_7 0.132LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 8767 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 8768 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 8769 )
0.395FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 8770 )
0.507FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[46][7]_i_1__0 0.142

Path---( 8771 )
0.507FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[46][7]_i_1__0 0.142

Path---( 8772 )
0.507FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[46][7]_i_1__0 0.142

Path---( 8773 )
0.507FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[46][7]_i_1__0 0.142

Path---( 8774 )
0.507FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[46][7]_i_1__0 0.142

Path---( 8775 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 8776 )
0.438FDCE \u_sie/byte_count_q_reg[11] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 8777 )
0.438FDCE \u_sie/byte_count_q_reg[11] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 8778 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 8779 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 8780 )
0.839FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.111LUT6 \byte_count_q[5]_i_1 0.124

Path---( 8781 )
0.623FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[2]_inst_i_20 0.043MUXF7 \utmi_data_out_o_OBUF[2]_inst_i_10 0.103MUXF8 \utmi_data_out_o_OBUF[2]_inst_i_5 0.043LUT6 \utmi_data_out_o_OBUF[2]_inst_i_4 0.125LUT6 \crc_sum_q[8]_i_3 0.043LUT5 \crc_sum_q[8]_i_1 0.043

Path---( 8782 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 8783 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8784 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[33][7]_i_1__0 0.043

Path---( 8785 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[4]_i_1__0 0.138

Path---( 8786 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 8787 )
0.406FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8788 )
0.406FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8789 )
0.406FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8790 )
0.406FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8791 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 8792 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 8793 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8794 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8795 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8796 )
0.532FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8797 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[15]_i_1 0.132

Path---( 8798 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 8799 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[15][7]_i_1__0 0.138

Path---( 8800 )
0.395FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8801 )
0.395FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8802 )
0.395FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8803 )
0.406FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8804 )
0.406FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8805 )
0.406FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8806 )
0.406FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 8807 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[48][7]_i_1__0 0.134

Path---( 8808 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 8809 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 8810 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8811 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8812 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8813 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8814 )
0.999FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.053CARRY4 \p_0_out_carry__2 0.166LUT6 \byte_count_q[14]_i_1 0.123

Path---( 8815 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8816 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8817 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8818 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8819 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8820 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8821 )
0.502FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8822 )
0.502FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8823 )
0.502FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8824 )
0.502FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8825 )
0.369FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[46][7]_i_1__0 0.133

Path---( 8826 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8827 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 8828 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 8829 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 8830 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 8831 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 8832 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 8833 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 8834 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 8835 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 8836 )
0.502FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8837 )
0.502FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8838 )
0.502FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8839 )
0.502FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8840 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8841 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8842 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8843 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[40][7]_i_1__0 0.132

Path---( 8844 )
0.468FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8845 )
0.468FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8846 )
0.468FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8847 )
0.468FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8848 )
0.468FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 8849 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 8850 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 8851 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 8852 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 8853 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 8854 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 8855 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 8856 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 8857 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[15]_i_1 0.132

Path---( 8858 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[15]_i_1 0.132

Path---( 8859 )
0.446FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[49][7]_i_1__0 0.140

Path---( 8860 )
0.446FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[49][7]_i_1__0 0.140

Path---( 8861 )
0.446FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[49][7]_i_1__0 0.140

Path---( 8862 )
0.926FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.149LUT6 \byte_count_q[12]_i_1 0.120

Path---( 8863 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 8864 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 8865 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 8866 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 8867 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 8868 )
0.679FDRE \u_fifo_tx/ram_reg[19][0] 0.259LUT6 \utmi_data_out_o_OBUF[0]_inst_i_27 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_15 0.120MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_9 0.045LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT5 \crc_sum_q[15]_i_5 0.043LUT5 \crc_sum_q[7]_i_1 0.043

Path---( 8869 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 8870 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 8871 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 8872 )
0.446FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[60][7]_i_1__0 0.140

Path---( 8873 )
0.446FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[60][7]_i_1__0 0.140

Path---( 8874 )
0.446FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[60][7]_i_1__0 0.140

Path---( 8875 )
0.446FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[60][7]_i_1__0 0.140

Path---( 8876 )
0.538FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8877 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 8878 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[44][7]_i_1 0.043

Path---( 8879 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[44][7]_i_1 0.043

Path---( 8880 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[44][7]_i_1 0.043

Path---( 8881 )
0.439FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 8882 )
0.439FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 8883 )
0.439FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 8884 )
0.439FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 8885 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 8886 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 8887 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 8888 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 8889 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[38][7]_i_1__0 0.043

Path---( 8890 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[38][7]_i_1__0 0.043

Path---( 8891 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 8892 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8893 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8894 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 8895 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 8896 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8897 )
0.396FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 8898 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 8899 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[31][7]_i_1__0 0.138

Path---( 8900 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8901 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8902 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8903 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8904 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8905 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8906 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8907 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8908 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8909 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 8910 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8911 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8912 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8913 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8914 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8915 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8916 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8917 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \ram[16][7]_i_2 0.043LUT3 \ram[24][7]_i_1 0.043

Path---( 8918 )
0.352FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8919 )
0.352FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8920 )
0.352FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 8921 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 8922 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8923 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8924 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8925 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8926 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8927 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8928 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8929 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 8930 )
0.391FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \rd_ptr[1]_i_1 0.046

Path---( 8931 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8932 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8933 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8934 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 8935 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 8936 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 8937 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[9][7]_i_1__0 0.138

Path---( 8938 )
0.442FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8939 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8940 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8941 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8942 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8943 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8944 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 8945 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8946 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8947 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8948 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 8949 )
0.679FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[0]_inst_i_19 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_11 0.120MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_7 0.045LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \crc_sum_q[6]_i_2 0.043LUT6 \crc_sum_q[6]_i_1 0.043

Path---( 8950 )
0.645FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[0]_inst_i_32 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_17 0.122MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_10 0.045LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT5 \crc_sum_q[15]_i_5 0.043LUT5 \crc_sum_q[7]_i_1 0.043

Path---( 8951 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 8952 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 8953 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 8954 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 8955 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 8956 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 8957 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8958 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8959 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8960 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8961 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8962 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[61][7]_i_1__0 0.140

Path---( 8963 )
0.661FDCE \u_fifo_tx/rd_ptr_reg[2] 0.259MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_12 0.147MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT5 \crc_sum_q[15]_i_5 0.043LUT5 \crc_sum_q[7]_i_1 0.043

Path---( 8964 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 8965 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 8966 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8967 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8968 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8969 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8970 )
0.403FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 8971 )
0.505FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8972 )
0.310FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT5 \ram[62][7]_i_1__0 0.051

Path---( 8973 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8974 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8975 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8976 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 8977 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 8978 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 8979 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 8980 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 8981 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 8982 )
0.538FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8983 )
0.538FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8984 )
0.538FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 8985 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 8986 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 8987 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 8988 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[62][7]_i_1__0 0.140

Path---( 8989 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8990 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8991 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8992 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 8993 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 8994 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 8995 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 8996 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 8997 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 8998 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 8999 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 9000 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[45][7]_i_1__0 0.140

Path---( 9001 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 9002 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 9003 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 9004 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9005 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 9006 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 9007 )
0.467FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9008 )
0.467FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9009 )
0.467FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9010 )
0.467FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9011 )
0.467FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9012 )
0.467FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9013 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 9014 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 9015 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 9016 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 9017 )
0.352FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9018 )
0.352FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9019 )
0.352FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9020 )
0.352FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9021 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 9022 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 9023 )
0.395FDCE \u_sie/byte_count_q_reg[9] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 9024 )
0.395FDCE \u_sie/byte_count_q_reg[9] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 9025 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 9026 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[0][7]_i_2__0 0.051LUT6 \ram[14][7]_i_1__0 0.138

Path---( 9027 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 9028 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 9029 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 9030 )
0.499FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[6]_i_1 0.054

Path---( 9031 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 9032 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 9033 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 9034 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 9035 )
0.501FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \rd_data_q[28]_i_2 0.136LUT2 \rd_data_q[28]_i_1 0.055

Path---( 9036 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9037 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9038 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9039 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9040 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9041 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9042 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9043 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9044 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 9045 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 9046 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 9047 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[34][7]_i_1__0 0.043

Path---( 9048 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[62][7]_i_1__0 0.140

Path---( 9049 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[62][7]_i_1__0 0.140

Path---( 9050 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9051 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9052 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9053 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9054 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 9055 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[1][7]_i_1__0 0.138

Path---( 9056 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 9057 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 9058 )
0.893FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.166LUT6 \byte_count_q[6]_i_1 0.123

Path---( 9059 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9060 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9061 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9062 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9063 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9064 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9065 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9066 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9067 )
0.909FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.053CARRY4 \p_0_out_carry__2 0.111LUT6 \byte_count_q[13]_i_1 0.124

Path---( 9068 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 9069 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 9070 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 9071 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 9072 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[58][7]_i_1 0.043

Path---( 9073 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9074 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9075 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9076 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9077 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9078 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9079 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9080 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9081 )
0.442FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 9082 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 9083 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[44][7]_i_1 0.123

Path---( 9084 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[44][7]_i_1 0.123

Path---( 9085 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[44][7]_i_1 0.123

Path---( 9086 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 9087 )
0.505FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 9088 )
0.505FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 9089 )
0.505FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 9090 )
0.505FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 9091 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 9092 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[42][7]_i_1__0 0.132

Path---( 9093 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9094 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9095 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 9096 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 9097 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 9098 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9099 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 9100 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 9101 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[21][7]_i_2__0 0.043LUT6 \ram[29][7]_i_1 0.043

Path---( 9102 )
0.439FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9103 )
0.439FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9104 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[62][7]_i_1__0 0.140

Path---( 9105 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 9106 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 9107 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 9108 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 9109 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 9110 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 9111 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 9112 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 9113 )
0.391FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \rd_ptr[1]_i_1 0.046

Path---( 9114 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT4 \count[1]_i_1__0 0.138

Path---( 9115 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 9116 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 9117 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 9118 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 9119 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 9120 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 9121 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 9122 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[56][7]_i_1 0.138

Path---( 9123 )
0.395FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9124 )
0.395FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9125 )
0.395FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9126 )
0.395FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9127 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 9128 )
0.453FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 9129 )
0.453FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 9130 )
0.352FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9131 )
0.352FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9132 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 9133 )
0.369FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[46][7]_i_1__0 0.133

Path---( 9134 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 9135 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9136 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9137 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9138 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9139 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9140 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9141 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9142 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9143 )
0.487FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \wr_ptr[2]_i_1 0.043

Path---( 9144 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 9145 )
0.943FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.053CARRY4 \p_0_out_carry__2 0.111LUT6 \byte_count_q[15]_i_2 0.122

Path---( 9146 )
0.803FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.111LUT6 \byte_count_q[5]_i_1 0.124

Path---( 9147 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 9148 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 9149 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 9150 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 9151 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 9152 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 9153 )
0.926FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.166

Path---( 9154 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[63][7]_i_1__0 0.043

Path---( 9155 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[63][7]_i_1__0 0.043

Path---( 9156 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[63][7]_i_1__0 0.043

Path---( 9157 )
0.360FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 9158 )
0.360FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 9159 )
0.360FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 9160 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 9161 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 9162 )
0.761FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.339LUT6 \byte_count_q[4]_i_1 0.120

Path---( 9163 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 9164 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 9165 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 9166 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 9167 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 9168 )
0.545FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[2]_i_1__0 0.147

Path---( 9169 )
0.396FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 9170 )
0.403FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9171 )
0.403FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9172 )
0.403FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9173 )
0.403FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9174 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 9175 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 9176 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 9177 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 9178 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 9179 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 9180 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 9181 )
0.530FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 9182 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 9183 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 9184 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 9185 )
0.963FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.053CARRY4 \p_0_out_carry__2 0.166LUT6 \byte_count_q[14]_i_1 0.123

Path---( 9186 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 9187 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 9188 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 9189 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 9190 )
0.498FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT5 \wr_ptr[3]_i_1 0.054

Path---( 9191 )
0.360FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 9192 )
0.914FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.166

Path---( 9193 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[40][7]_i_1__0 0.132

Path---( 9194 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[40][7]_i_1__0 0.132

Path---( 9195 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[40][7]_i_1__0 0.132

Path---( 9196 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[40][7]_i_1__0 0.132

Path---( 9197 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[33][7]_i_1__0 0.123

Path---( 9198 )
0.395FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 9199 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 9200 )
0.890FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.149LUT6 \byte_count_q[12]_i_1 0.120

Path---( 9201 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 9202 )
0.355FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \rd_ptr[1]_i_1 0.046

Path---( 9203 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 9204 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 9205 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 9206 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 9207 )
0.909FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.149

Path---( 9208 )
1.022FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.166

Path---( 9209 )
0.439FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9210 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 9211 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 9212 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 9213 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 9214 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 9215 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 9216 )
0.395FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9217 )
0.664FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[0]_inst_i_21 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_12 0.107MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \crc_sum_q[6]_i_2 0.043LUT6 \crc_sum_q[6]_i_1 0.043

Path---( 9218 )
0.438FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 9219 )
0.404FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 9220 )
0.404FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 9221 )
0.404FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 9222 )
0.404FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 9223 )
0.404FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 9224 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 9225 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 9226 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 9227 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 9228 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 9229 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 9230 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 9231 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 9232 )
0.665FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[0]_inst_i_22 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_12 0.108MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \crc_sum_q[6]_i_2 0.043LUT6 \crc_sum_q[6]_i_1 0.043

Path---( 9233 )
0.404FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 9234 )
0.404FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 9235 )
0.404FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 9236 )
0.404FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 9237 )
0.404FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 9238 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 9239 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 9240 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 9241 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 9242 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 9243 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 9244 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 9245 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 9246 )
0.532FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 9247 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 9248 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 9249 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 9250 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 9251 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 9252 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 9253 )
0.442FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 9254 )
0.442FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 9255 )
0.442FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 9256 )
0.442FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 9257 )
0.442FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 9258 )
0.442FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 9259 )
0.442FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 9260 )
0.442FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[6]_i_1 0.054

Path---( 9261 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9262 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 9263 )
0.566FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 9264 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 9265 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9266 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 9267 )
0.897FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.149

Path---( 9268 )
0.395FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9269 )
0.395FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9270 )
0.396FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9271 )
0.500FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[4]_i_1__0 0.138

Path---( 9272 )
1.010FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.166

Path---( 9273 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 9274 )
0.457FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT2 \count[4]_i_3 0.053LUT4 \count[1]_i_1__0 0.138

Path---( 9275 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \count[6]_i_7 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 9276 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \count[6]_i_7 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 9277 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 9278 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 9279 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 9280 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 9281 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 9282 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[9][7]_i_1__0 0.138

Path---( 9283 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[9][7]_i_1__0 0.138

Path---( 9284 )
0.926FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.166

Path---( 9285 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9286 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9287 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9288 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[37][7]_i_1__0 0.043

Path---( 9289 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 9290 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 9291 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 9292 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 9293 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 9294 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 9295 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 9296 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 9297 )
1.005FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.149

Path---( 9298 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 9299 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 9300 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[6][7]_i_1__0 0.138

Path---( 9301 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[6][7]_i_1__0 0.138

Path---( 9302 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 9303 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 9304 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 9305 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 9306 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[43][7]_i_1__0 0.132

Path---( 9307 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9308 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9309 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9310 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9311 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9312 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9313 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9314 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9315 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[4]_i_1__0 0.138

Path---( 9316 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 9317 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 9318 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 9319 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 9320 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 9321 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 9322 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 9323 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 9324 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 9325 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 9326 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 9327 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 9328 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 9329 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 9330 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 9331 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[42][7]_i_1__0 0.132

Path---( 9332 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[42][7]_i_1__0 0.132

Path---( 9333 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[9][7]_i_1__0 0.138

Path---( 9334 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 9335 )
0.645FDRE \u_fifo_tx/ram_reg[54][0] 0.223LUT6 \utmi_data_out_o_OBUF[0]_inst_i_20 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_11 0.122MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_7 0.045LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \crc_sum_q[6]_i_2 0.043LUT6 \crc_sum_q[6]_i_1 0.043

Path---( 9336 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 9337 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 9338 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 9339 )
0.532FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 9340 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 9341 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 9342 )
0.914FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.166

Path---( 9343 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 9344 )
0.353FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9345 )
0.466FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[2]_i_1__0 0.147

Path---( 9346 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[15]_i_1 0.132

Path---( 9347 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[15]_i_1 0.132

Path---( 9348 )
0.453FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_ctrl_enable_sof_q_i_2 0.136LUT6 \usb_ctrl_tx_flush_q_i_1 0.043

Path---( 9349 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 9350 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 9351 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 9352 )
0.993FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.149

Path---( 9353 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[61][7]_i_1__0 0.140

Path---( 9354 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[61][7]_i_1__0 0.140

Path---( 9355 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[48][7]_i_1__0 0.043

Path---( 9356 )
0.873FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[4]_i_4 0.043CARRY4 \sof_time_q_reg[4]_i_1 0.259CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.166

Path---( 9357 )
0.909FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.149

Path---( 9358 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 9359 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 9360 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 9361 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 9362 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 9363 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 9364 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 9365 )
0.491FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 9366 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 9367 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 9368 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 9369 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 9370 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 9371 )
0.455FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \ram[32][7]_i_2 0.051LUT6 \ram[51][7]_i_1 0.138

Path---( 9372 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9373 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 9374 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 9375 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 9376 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT6 \count[6]_i_2 0.043

Path---( 9377 )
0.566FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 9378 )
0.566FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 9379 )
0.566FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 9380 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[63][7]_i_1__0 0.043

Path---( 9381 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[63][7]_i_1__0 0.043

Path---( 9382 )
0.857FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.166LUT6 \byte_count_q[6]_i_1 0.123

Path---( 9383 )
0.403FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9384 )
0.403FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9385 )
0.403FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9386 )
0.403FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9387 )
0.403FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9388 )
0.403FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9389 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[6][7]_i_1__0 0.043

Path---( 9390 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[6][7]_i_1__0 0.043

Path---( 9391 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[6][7]_i_1__0 0.043

Path---( 9392 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[15]_i_1 0.132

Path---( 9393 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[15]_i_1 0.132

Path---( 9394 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[15]_i_1 0.132

Path---( 9395 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[15]_i_1 0.132

Path---( 9396 )
0.403FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9397 )
0.403FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9398 )
0.403FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9399 )
0.403FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9400 )
0.403FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9401 )
0.403FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9402 )
0.871FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9403 )
0.871FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9404 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 9405 )
0.395FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 9406 )
0.484FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT5 \FSM_sequential_state_q[3]_i_7 0.132LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 9407 )
0.352FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9408 )
0.352FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9409 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 9410 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 9411 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 9412 )
0.360FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 9413 )
0.399FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 9414 )
0.399FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 9415 )
0.399FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 9416 )
0.399FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 9417 )
0.395FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 9418 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[43][7]_i_1__0 0.132

Path---( 9419 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[43][7]_i_1__0 0.132

Path---( 9420 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[43][7]_i_1__0 0.132

Path---( 9421 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[43][7]_i_1__0 0.132

Path---( 9422 )
0.395FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9423 )
0.395FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9424 )
0.395FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9425 )
0.395FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9426 )
0.438FDCE \u_sie/byte_count_q_reg[11] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 9427 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 9428 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 9429 )
0.897FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.149

Path---( 9430 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 9431 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 9432 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 9433 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 9434 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 9435 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 9436 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 9437 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[41][7]_i_1__0 0.132

Path---( 9438 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \transfer_start_q_i_2 0.136LUT4 \fifo_flush_q_i_1 0.043

Path---( 9439 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 9440 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9441 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9442 )
0.754FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[8]_i_2 0.043CARRY4 \sof_time_q_reg[8]_i_1 0.193CARRY4 \sof_time_q_reg[12]_i_1 0.166

Path---( 9443 )
0.352FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9444 )
0.352FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9445 )
0.352FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9446 )
0.352FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9447 )
0.438FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 9448 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 9449 )
0.494FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 9450 )
0.862FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.166

Path---( 9451 )
0.856FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[4]_i_4 0.043CARRY4 \sof_time_q_reg[4]_i_1 0.259CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.149

Path---( 9452 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 9453 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 9454 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 9455 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 9456 )
0.969FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[4]_i_4 0.043CARRY4 \sof_time_q_reg[4]_i_1 0.259CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.166

Path---( 9457 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9458 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9459 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 9460 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 9461 )
0.859FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9462 )
0.859FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9463 )
0.907FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.053CARRY4 \p_0_out_carry__2 0.111LUT6 \byte_count_q[15]_i_2 0.122

Path---( 9464 )
0.467FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9465 )
0.467FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9466 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 9467 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 9468 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9469 )
0.629FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[0]_inst_i_34 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_18 0.108MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_10 0.043LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \crc_sum_q[6]_i_2 0.043LUT6 \crc_sum_q[6]_i_1 0.043

Path---( 9470 )
0.628FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[0]_inst_i_33 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_18 0.107MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_10 0.043LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \crc_sum_q[6]_i_2 0.043LUT6 \crc_sum_q[6]_i_1 0.043

Path---( 9471 )
0.967FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9472 )
0.967FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9473 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9474 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9475 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9476 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9477 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9478 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9479 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9480 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9481 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT4 \count[1]_i_1__0 0.138

Path---( 9482 )
0.725FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.339LUT6 \byte_count_q[4]_i_1 0.120

Path---( 9483 )
0.354FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 9484 )
0.354FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 9485 )
0.354FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 9486 )
0.311FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[49][7]_i_1__0 0.052

Path---( 9487 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9488 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9489 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9490 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9491 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9492 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9493 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9494 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 9495 )
0.439FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9496 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[3]_i_1 0.136

Path---( 9497 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 9498 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 9499 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[2]_i_1 0.136

Path---( 9500 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 9501 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[44][7]_i_1 0.043

Path---( 9502 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 9503 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 9504 )
0.873FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.166

Path---( 9505 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9506 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 9507 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[15]_i_1 0.132

Path---( 9508 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[15]_i_1 0.132

Path---( 9509 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[15]_i_1 0.132

Path---( 9510 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9511 )
0.737FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[8]_i_2 0.043CARRY4 \sof_time_q_reg[8]_i_1 0.193CARRY4 \sof_time_q_reg[12]_i_1 0.149

Path---( 9512 )
0.845FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.149

Path---( 9513 )
0.952FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[4]_i_4 0.043CARRY4 \sof_time_q_reg[4]_i_1 0.259CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.149

Path---( 9514 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 9515 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 9516 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 9517 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[15][7]_i_1__0 0.043

Path---( 9518 )
0.892FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.111LUT6 \byte_count_q[9]_i_1 0.124

Path---( 9519 )
0.681FDCE \u_fifo_tx/rd_ptr_reg[0] 0.259LUT6 \utmi_data_out_o_OBUF[0]_inst_i_20 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_11 0.122MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_7 0.045LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \crc_sum_q[6]_i_2 0.043LUT6 \crc_sum_q[6]_i_1 0.043

Path---( 9520 )
0.955FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9521 )
0.955FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9522 )
0.363FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 9523 )
0.363FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 9524 )
0.363FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 9525 )
0.363FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 9526 )
0.873FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.166

Path---( 9527 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 9528 )
0.424FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 9529 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 9530 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 9531 )
0.395FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9532 )
0.871FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9533 )
0.871FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9534 )
0.509FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[2]_i_1__0 0.147

Path---( 9535 )
0.369FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[46][7]_i_1__0 0.133

Path---( 9536 )
0.890FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.111LUT6 \byte_count_q[11]_i_1 0.122

Path---( 9537 )
0.353FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 9538 )
0.352FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9539 )
0.352FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9540 )
0.352FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9541 )
0.861FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.166

Path---( 9542 )
0.445FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 9543 )
0.445FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 9544 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[63][7]_i_1__0 0.134

Path---( 9545 )
0.317FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 9546 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 9547 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 9548 )
0.431FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 9549 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 9550 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 9551 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 9552 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 9553 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 9554 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9555 )
0.856FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.149

Path---( 9556 )
0.395FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9557 )
0.395FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9558 )
0.395FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9559 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9560 )
0.969FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.166

Path---( 9561 )
0.395FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9562 )
0.395FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9563 )
0.861FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.166

Path---( 9564 )
0.467FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9565 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[1][7]_i_1__0 0.138

Path---( 9566 )
0.395FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 9567 )
0.859FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9568 )
0.859FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9569 )
0.873FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.149LUT6 \byte_count_q[8]_i_1 0.120

Path---( 9570 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 9571 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[54][7]_i_1 0.043

Path---( 9572 )
0.311FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[50][7]_i_1__0 0.052

Path---( 9573 )
0.554FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_irq_ack_sof_q_i_2 0.144LUT6 \usb_irq_ack_err_q_i_1 0.136

Path---( 9574 )
0.856FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.149

Path---( 9575 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[34][7]_i_1__0 0.043

Path---( 9576 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[34][7]_i_1__0 0.043

Path---( 9577 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[34][7]_i_1__0 0.043

Path---( 9578 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[34][7]_i_1__0 0.123

Path---( 9579 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[34][7]_i_1__0 0.123

Path---( 9580 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[34][7]_i_1__0 0.123

Path---( 9581 )
0.502FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 9582 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[41][7]_i_1__0 0.132

Path---( 9583 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[41][7]_i_1__0 0.132

Path---( 9584 )
0.438FDCE \u_sie/byte_count_q_reg[11] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 9585 )
0.818FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[4]_i_4 0.043CARRY4 \sof_time_q_reg[4]_i_1 0.259CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9586 )
0.818FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[4]_i_4 0.043CARRY4 \sof_time_q_reg[4]_i_1 0.259CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9587 )
0.502FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 9588 )
0.453FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 9589 )
0.820FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.166

Path---( 9590 )
0.844FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.149

Path---( 9591 )
0.957FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.166

Path---( 9592 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT6 \count[3]_i_1 0.043

Path---( 9593 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9594 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9595 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9596 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 9597 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 9598 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 9599 )
0.395FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9600 )
0.395FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9601 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9602 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9603 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9604 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[45][7]_i_1__0 0.140

Path---( 9605 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[45][7]_i_1__0 0.140

Path---( 9606 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[45][7]_i_1__0 0.140

Path---( 9607 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[45][7]_i_1__0 0.140

Path---( 9608 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[45][7]_i_1__0 0.140

Path---( 9609 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[45][7]_i_1__0 0.140

Path---( 9610 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[45][7]_i_1__0 0.140

Path---( 9611 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[45][7]_i_1__0 0.140

Path---( 9612 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 9613 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 9614 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 9615 )
0.493FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 9616 )
0.395FDCE \u_sie/byte_count_q_reg[9] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 9617 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 9618 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 9619 )
0.554FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_irq_ack_sof_q_i_2 0.144LUT6 \usb_irq_ack_sof_q_i_1 0.136

Path---( 9620 )
0.487FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \wr_ptr[5]_i_2 0.043

Path---( 9621 )
0.952FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.149

Path---( 9622 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 9623 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9624 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9625 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9626 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9627 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9628 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9629 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9630 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9631 )
0.439FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9632 )
0.439FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9633 )
0.439FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9634 )
0.439FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9635 )
0.844FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.149

Path---( 9636 )
0.310FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT5 \ram[62][7]_i_1__0 0.051

Path---( 9637 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9638 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9639 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9640 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9641 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9642 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9643 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9644 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 9645 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 9646 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 9647 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 9648 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 9649 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 9650 )
0.945FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.053CARRY4 \p_0_out_carry__2 0.111LUT6 \byte_count_q[13]_i_1 0.124

Path---( 9651 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[4]_i_1__0 0.138

Path---( 9652 )
0.808FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.166

Path---( 9653 )
0.396FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 9654 )
0.699FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[8]_i_2 0.043CARRY4 \sof_time_q_reg[8]_i_1 0.193CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9655 )
0.699FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[8]_i_2 0.043CARRY4 \sof_time_q_reg[8]_i_1 0.193CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9656 )
0.807FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9657 )
0.807FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9658 )
0.914FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[4]_i_4 0.043CARRY4 \sof_time_q_reg[4]_i_1 0.259CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9659 )
0.914FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[4]_i_4 0.043CARRY4 \sof_time_q_reg[4]_i_1 0.259CARRY4 \sof_time_q_reg[8]_i_1 0.053CARRY4 \sof_time_q_reg[12]_i_1 0.111

Path---( 9660 )
0.453FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 9661 )
0.453FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 9662 )
0.453FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 9663 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 9664 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 9665 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 9666 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 9667 )
0.396FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 9668 )
0.396FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 9669 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[63][7]_i_1__0 0.134

Path---( 9670 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[63][7]_i_1__0 0.134

Path---( 9671 )
0.391FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \rd_ptr[1]_i_1 0.046

Path---( 9672 )
0.803FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.149

Path---( 9673 )
0.916FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.166

Path---( 9674 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[42][7]_i_1__0 0.132

Path---( 9675 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[42][7]_i_1__0 0.132

Path---( 9676 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9677 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9678 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9679 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9680 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9681 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9682 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \FSM_sequential_state_q[0]_i_3 0.049LUT6 \byte_count_q[15]_i_1 0.136

Path---( 9683 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \FSM_sequential_state_q[0]_i_3 0.049LUT6 \byte_count_q[15]_i_1 0.136

Path---( 9684 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 9685 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 9686 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 9687 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 9688 )
0.484FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT5 \FSM_sequential_state_q[3]_i_7 0.132LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 9689 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT6 \count[3]_i_1__0 0.138

Path---( 9690 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT6 \count[6]_i_2 0.043

Path---( 9691 )
0.940FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.149

Path---( 9692 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[35][7]_i_1__0 0.043

Path---( 9693 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[35][7]_i_1__0 0.043

Path---( 9694 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[35][7]_i_1__0 0.043

Path---( 9695 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[35][7]_i_1__0 0.043

Path---( 9696 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[35][7]_i_1__0 0.043

Path---( 9697 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 9698 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[42][7]_i_1__0 0.043

Path---( 9699 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[42][7]_i_1__0 0.043

Path---( 9700 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[42][7]_i_1__0 0.043

Path---( 9701 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[42][7]_i_1__0 0.043

Path---( 9702 )
0.396FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 9703 )
0.396FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 9704 )
0.396FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 9705 )
0.820FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[4]_i_4 0.043CARRY4 \sof_time_q_reg[4]_i_1 0.259CARRY4 \sof_time_q_reg[8]_i_1 0.166

Path---( 9706 )
0.502FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 9707 )
0.502FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 9708 )
0.502FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 9709 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 9710 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9711 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[35][7]_i_1__0 0.123

Path---( 9712 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[35][7]_i_1__0 0.123

Path---( 9713 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[35][7]_i_1__0 0.123

Path---( 9714 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[35][7]_i_1__0 0.123

Path---( 9715 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[35][7]_i_1__0 0.123

Path---( 9716 )
0.502FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 9717 )
0.502FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 9718 )
0.502FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 9719 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 9720 )
0.679FDRE \u_fifo_tx/ram_reg[19][0] 0.259LUT6 \utmi_data_out_o_OBUF[0]_inst_i_27 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_15 0.120MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_9 0.045LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \crc_sum_q[6]_i_2 0.043LUT6 \crc_sum_q[6]_i_1 0.043

Path---( 9721 )
0.352FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9722 )
0.352FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9723 )
0.352FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9724 )
0.352FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9725 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \FSM_sequential_state_q[0]_i_3 0.049LUT6 \byte_count_q[15]_i_1 0.136

Path---( 9726 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \FSM_sequential_state_q[0]_i_3 0.049LUT6 \byte_count_q[15]_i_1 0.136

Path---( 9727 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \FSM_sequential_state_q[0]_i_3 0.049LUT6 \byte_count_q[15]_i_1 0.136

Path---( 9728 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \FSM_sequential_state_q[0]_i_3 0.049LUT6 \byte_count_q[15]_i_1 0.136

Path---( 9729 )
0.356FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 9730 )
0.356FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 9731 )
0.356FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 9732 )
0.356FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 9733 )
0.839FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.111LUT6 \byte_count_q[5]_i_1 0.124

Path---( 9734 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9735 )
0.818FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 9736 )
0.818FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 9737 )
0.314FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[58][7]_i_1__0 0.055

Path---( 9738 )
0.314FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[58][7]_i_1__0 0.055

Path---( 9739 )
0.314FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[58][7]_i_1__0 0.055

Path---( 9740 )
0.314FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[58][7]_i_1__0 0.055

Path---( 9741 )
0.820FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[4]_i_4 0.043CARRY4 \sof_time_q_reg[4]_i_1 0.259CARRY4 \sof_time_q_reg[8]_i_1 0.166

Path---( 9742 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 9743 )
0.395FDCE \u_sie/byte_count_q_reg[11] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9744 )
0.395FDCE \u_sie/byte_count_q_reg[11] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9745 )
0.395FDCE \u_sie/byte_count_q_reg[11] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9746 )
0.791FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.149

Path---( 9747 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 9748 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 9749 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 9750 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 9751 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 9752 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 9753 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 9754 )
0.483FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 9755 )
0.904FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.166

Path---( 9756 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 9757 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 9758 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[49][7]_i_1__0 0.140

Path---( 9759 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 9760 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 9761 )
0.968FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.166

Path---( 9762 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9763 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9764 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 9765 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 9766 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 9767 )
0.457FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[60][7]_i_1__0 0.140

Path---( 9768 )
0.820FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.166

Path---( 9769 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 9770 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 9771 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 9772 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 9773 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 9774 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 9775 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[27][7]_i_1__0 0.043

Path---( 9776 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 9777 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 9778 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 9779 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 9780 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 9781 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 9782 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 9783 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 9784 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[48][7]_i_1__0 0.043

Path---( 9785 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[48][7]_i_1__0 0.043

Path---( 9786 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[48][7]_i_1__0 0.043

Path---( 9787 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[48][7]_i_1__0 0.043

Path---( 9788 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[48][7]_i_1__0 0.043

Path---( 9789 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[48][7]_i_1__0 0.043

Path---( 9790 )
0.818FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 9791 )
0.818FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 9792 )
0.352FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9793 )
0.352FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9794 )
0.899FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.149

Path---( 9795 )
0.395FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9796 )
0.395FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9797 )
0.395FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9798 )
0.395FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9799 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9800 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9801 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 9802 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 9803 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 9804 )
0.448FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[55][7]_i_1__0 0.142

Path---( 9805 )
0.448FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[55][7]_i_1__0 0.142

Path---( 9806 )
0.448FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[55][7]_i_1__0 0.142

Path---( 9807 )
0.448FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[55][7]_i_1__0 0.142

Path---( 9808 )
0.999FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.053CARRY4 \p_0_out_carry__2 0.166LUT6 \byte_count_q[14]_i_1 0.123

Path---( 9809 )
0.809FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.166

Path---( 9810 )
0.803FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[4]_i_4 0.043CARRY4 \sof_time_q_reg[4]_i_1 0.259CARRY4 \sof_time_q_reg[8]_i_1 0.149

Path---( 9811 )
0.403FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9812 )
0.403FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9813 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 9814 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[19][7]_i_1__0 0.043

Path---( 9815 )
0.645FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT6 \utmi_data_out_o_OBUF[0]_inst_i_32 0.043MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_17 0.122MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_10 0.045LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \crc_sum_q[6]_i_2 0.043LUT6 \crc_sum_q[6]_i_1 0.043

Path---( 9816 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9817 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9818 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 9819 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 9820 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 9821 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 9822 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 9823 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[47][7]_i_1__0 0.043

Path---( 9824 )
0.352FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9825 )
0.352FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9826 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[59][7]_i_1__0 0.140

Path---( 9827 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[59][7]_i_1__0 0.140

Path---( 9828 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[59][7]_i_1__0 0.140

Path---( 9829 )
0.806FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 9830 )
0.806FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 9831 )
0.403FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9832 )
0.403FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9833 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9834 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9835 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9836 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9837 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9838 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 9839 )
0.500FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \count[4]_i_3 0.053LUT4 \count[1]_i_1__0 0.138

Path---( 9840 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[44][7]_i_1 0.043

Path---( 9841 )
0.396FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 9842 )
0.396FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 9843 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9844 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9845 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9846 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9847 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9848 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9849 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9850 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9851 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 9852 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[33][7]_i_1__0 0.123

Path---( 9853 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[33][7]_i_1__0 0.123

Path---( 9854 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[33][7]_i_1__0 0.123

Path---( 9855 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[33][7]_i_1__0 0.123

Path---( 9856 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9857 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9858 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9859 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9860 )
0.661FDCE \u_fifo_tx/rd_ptr_reg[2] 0.259MUXF7 \utmi_data_out_o_OBUF[0]_inst_i_12 0.147MUXF8 \utmi_data_out_o_OBUF[0]_inst_i_7 0.043LUT6 \utmi_data_out_o_OBUF[0]_inst_i_3 0.126LUT6 \crc_sum_q[6]_i_2 0.043LUT6 \crc_sum_q[6]_i_1 0.043

Path---( 9861 )
0.395FDCE \u_sie/byte_count_q_reg[11] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9862 )
0.395FDCE \u_sie/byte_count_q_reg[11] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9863 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[6][7]_i_1__0 0.138

Path---( 9864 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 9865 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 9866 )
0.808FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.166

Path---( 9867 )
0.926FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.149LUT6 \byte_count_q[12]_i_1 0.120

Path---( 9868 )
0.914FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 9869 )
0.914FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 9870 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 9871 )
0.395FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 9872 )
0.803FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[4]_i_4 0.043CARRY4 \sof_time_q_reg[4]_i_1 0.259CARRY4 \sof_time_q_reg[8]_i_1 0.149

Path---( 9873 )
0.352FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9874 )
0.352FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9875 )
0.352FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9876 )
0.352FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9877 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 9878 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 9879 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 9880 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 9881 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 9882 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[36][7]_i_1__0 0.043

Path---( 9883 )
0.352FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9884 )
0.352FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9885 )
0.352FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9886 )
0.352FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9887 )
0.806FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 9888 )
0.806FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 9889 )
0.887FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.149

Path---( 9890 )
0.459FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \wr_ptr[5]_i_1 0.051

Path---( 9891 )
0.459FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \wr_ptr[5]_i_1 0.051

Path---( 9892 )
0.856FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.111LUT6 \byte_count_q[9]_i_1 0.124

Path---( 9893 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 9894 )
0.951FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.149

Path---( 9895 )
0.467FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9896 )
0.395FDCE \u_sie/byte_count_q_reg[9] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 9897 )
0.803FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.149

Path---( 9898 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[33][7]_i_1__0 0.123

Path---( 9899 )
0.395FDCE \u_sie/byte_count_q_reg[11] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9900 )
0.395FDCE \u_sie/byte_count_q_reg[11] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9901 )
0.395FDCE \u_sie/byte_count_q_reg[11] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9902 )
0.395FDCE \u_sie/byte_count_q_reg[11] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 9903 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 9904 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 9905 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \FSM_sequential_state_q[0]_i_3 0.049LUT6 \byte_count_q[15]_i_1 0.136

Path---( 9906 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \FSM_sequential_state_q[0]_i_3 0.049LUT6 \byte_count_q[15]_i_1 0.136

Path---( 9907 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \FSM_sequential_state_q[0]_i_3 0.049LUT6 \byte_count_q[15]_i_1 0.136

Path---( 9908 )
0.854FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.111LUT6 \byte_count_q[11]_i_1 0.122

Path---( 9909 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT4 \count[1]_i_1__0 0.138

Path---( 9910 )
0.792FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.149

Path---( 9911 )
0.765FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 9912 )
0.765FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 9913 )
0.509FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[2]_i_1__0 0.147

Path---( 9914 )
0.360FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 9915 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 9916 )
0.902FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 9917 )
0.902FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 9918 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 9919 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 9920 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 9921 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 9922 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 9923 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 9924 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 9925 )
0.447FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[56][7]_i_1__0 0.132

Path---( 9926 )
0.360FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 9927 )
0.457FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT2 \count[4]_i_3 0.053LUT6 \count[3]_i_1__0 0.138

Path---( 9928 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \count[6]_i_7 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 9929 )
0.310FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[60][7]_i_1__0 0.051

Path---( 9930 )
0.310FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[60][7]_i_1__0 0.051

Path---( 9931 )
0.310FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[60][7]_i_1__0 0.051

Path---( 9932 )
0.310FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[60][7]_i_1__0 0.051

Path---( 9933 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 9934 )
0.791FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.149

Path---( 9935 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 9936 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 9937 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 9938 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 9939 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 9940 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 9941 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 9942 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[32][7]_i_1__0 0.043

Path---( 9943 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 9944 )
0.837FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.149LUT6 \byte_count_q[8]_i_1 0.120

Path---( 9945 )
0.756FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.166

Path---( 9946 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 9947 )
0.530FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 9948 )
0.753FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 9949 )
0.753FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 9950 )
0.403FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9951 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 9952 )
0.545FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[2]_i_1__0 0.147

Path---( 9953 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[43][7]_i_1__0 0.132

Path---( 9954 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[43][7]_i_1__0 0.132

Path---( 9955 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[43][7]_i_1__0 0.132

Path---( 9956 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[43][7]_i_1__0 0.132

Path---( 9957 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9958 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9959 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9960 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9961 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9962 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9963 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9964 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 9965 )
0.403FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 9966 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9967 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9968 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9969 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 9970 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[40][7]_i_1__0 0.123

Path---( 9971 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[40][7]_i_1__0 0.123

Path---( 9972 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[40][7]_i_1__0 0.123

Path---( 9973 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[40][7]_i_1__0 0.123

Path---( 9974 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[1]_i_1 0.136

Path---( 9975 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[4]_i_1__0 0.138

Path---( 9976 )
0.837FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.111LUT6 \byte_count_q[7]_i_1 0.122

Path---( 9977 )
0.861FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 9978 )
0.861FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 9979 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT6 \count[6]_i_2 0.043

Path---( 9980 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 9981 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 9982 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[48][7]_i_1__0 0.043

Path---( 9983 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 9984 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[47][7]_i_1__0 0.043

Path---( 9985 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 9986 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 9987 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 9988 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 9989 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT6 \count[3]_i_1 0.043

Path---( 9990 )
0.765FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[4]_i_4 0.043CARRY4 \sof_time_q_reg[4]_i_1 0.259CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 9991 )
0.765FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[4]_i_4 0.043CARRY4 \sof_time_q_reg[4]_i_1 0.259CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 9992 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9993 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9994 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9995 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9996 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9997 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9998 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[57][7]_i_1__0 0.134

Path---( 9999 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[57][7]_i_1__0 0.134

Path---( 10000 )
0.360FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10001 )
0.360FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10002 )
0.360FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10003 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[44][7]_i_1 0.123

Path---( 10004 )
0.396FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10005 )
0.396FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10006 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_data_tx_len_q[15]_i_1 0.136

Path---( 10007 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_data_tx_len_q[15]_i_1 0.136

Path---( 10008 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_data_tx_len_q[15]_i_1 0.136

Path---( 10009 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_data_tx_len_q[15]_i_1 0.136

Path---( 10010 )
0.893FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.166LUT6 \byte_count_q[6]_i_1 0.123

Path---( 10011 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 10012 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 10013 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 10014 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 10015 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT5 \count[4]_i_1 0.043

Path---( 10016 )
0.739FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.149

Path---( 10017 )
0.765FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[4]_i_4 0.043CARRY4 \sof_time_q_reg[4]_i_1 0.259CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 10018 )
0.765FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[4]_i_4 0.043CARRY4 \sof_time_q_reg[4]_i_1 0.259CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 10019 )
0.852FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.166

Path---( 10020 )
0.369FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[46][7]_i_1__0 0.133

Path---( 10021 )
0.369FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[46][7]_i_1__0 0.133

Path---( 10022 )
0.369FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[46][7]_i_1__0 0.133

Path---( 10023 )
0.369FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[46][7]_i_1__0 0.133

Path---( 10024 )
0.369FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[46][7]_i_1__0 0.133

Path---( 10025 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 10026 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 10027 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 10028 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 10029 )
0.491FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 10030 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[51][7]_i_1__0 0.043

Path---( 10031 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[51][7]_i_1__0 0.043

Path---( 10032 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[51][7]_i_1__0 0.043

Path---( 10033 )
0.849FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 10034 )
0.849FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 10035 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 10036 )
0.913FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 10037 )
0.913FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 10038 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10039 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10040 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10041 )
0.765FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 10042 )
0.765FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 10043 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 10044 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 10045 )
0.467FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 10046 )
0.467FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 10047 )
0.467FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 10048 )
0.467FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 10049 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[33][7]_i_1__0 0.043

Path---( 10050 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[33][7]_i_1__0 0.043

Path---( 10051 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 10052 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[4]_i_1__0 0.138

Path---( 10053 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[2][7]_i_1__0 0.138

Path---( 10054 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 10055 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_data_tx_len_q[15]_i_1 0.136

Path---( 10056 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_data_tx_len_q[15]_i_1 0.136

Path---( 10057 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_data_tx_len_q[15]_i_1 0.136

Path---( 10058 )
0.424FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10059 )
0.754FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 10060 )
0.754FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.053CARRY4 \sof_time_q_reg[8]_i_1 0.111

Path---( 10061 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[41][7]_i_1__0 0.132

Path---( 10062 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[41][7]_i_1__0 0.132

Path---( 10063 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[41][7]_i_1__0 0.132

Path---( 10064 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[41][7]_i_1__0 0.132

Path---( 10065 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[41][7]_i_1__0 0.132

Path---( 10066 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[41][7]_i_1__0 0.132

Path---( 10067 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 10068 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[47][7]_i_1__0 0.123

Path---( 10069 )
0.943FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.053CARRY4 \p_0_out_carry__2 0.111LUT6 \byte_count_q[15]_i_2 0.122

Path---( 10070 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT5 \count[5]_i_1 0.043

Path---( 10071 )
0.419FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT6 \count[6]_i_3__0 0.043LUT3 \rd_ptr[1]_i_1 0.046

Path---( 10072 )
0.554FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT5 \usb_irq_ack_sof_q_i_2 0.144LUT6 \usb_irq_ack_device_detect_q_i_1 0.136

Path---( 10073 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT6 \count[6]_i_2 0.043

Path---( 10074 )
0.352FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10075 )
0.756FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.166

Path---( 10076 )
0.753FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 10077 )
0.753FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.238CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 10078 )
0.348FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \count[6]_i_3__0 0.043LUT3 \rd_ptr[1]_i_1 0.046

Path---( 10079 )
0.835FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.149

Path---( 10080 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 10081 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 10082 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 10083 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 10084 )
0.453FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 10085 )
0.500FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT6 \count[3]_i_1__0 0.138

Path---( 10086 )
0.761FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.339LUT6 \byte_count_q[4]_i_1 0.120

Path---( 10087 )
0.360FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10088 )
0.536FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[4]_i_1__0 0.138

Path---( 10089 )
0.395FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \transfer_start_q_i_4 0.043LUT6 \transfer_start_q_i_2 0.043LUT4 \fifo_flush_q_i_1 0.043

Path---( 10090 )
0.396FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10091 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 10092 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 10093 )
0.733FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.309LUT6 \byte_count_q[3]_i_1 0.122

Path---( 10094 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 10095 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 10096 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 10097 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[51][7]_i_1__0 0.043

Path---( 10098 )
0.915FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.166

Path---( 10099 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 10100 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 10101 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 10102 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 10103 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 10104 )
0.455FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[40][7]_i_2 0.049LUT5 \ram[59][7]_i_1__0 0.140

Path---( 10105 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 10106 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 10107 )
0.354FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10108 )
0.354FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10109 )
0.354FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10110 )
0.354FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10111 )
0.354FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10112 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 10113 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 10114 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[4]_i_1__0 0.138

Path---( 10115 )
0.388FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10116 )
0.388FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10117 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 10118 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 10119 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 10120 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 10121 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10122 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10123 )
0.310FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT5 \ram[62][7]_i_1__0 0.051

Path---( 10124 )
0.431FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 10125 )
0.739FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.149

Path---( 10126 )
0.946FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.166LUT6 \byte_count_q[10]_i_1 0.123

Path---( 10127 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT6 \count[6]_i_2 0.043

Path---( 10128 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[39][7]_i_1__0 0.043

Path---( 10129 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[39][7]_i_1__0 0.043

Path---( 10130 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 10131 )
0.353FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10132 )
0.445FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10133 )
0.445FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10134 )
0.445FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10135 )
0.445FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10136 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[54][7]_i_1__0 0.043

Path---( 10137 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[54][7]_i_1__0 0.043

Path---( 10138 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[54][7]_i_1__0 0.043

Path---( 10139 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[54][7]_i_1__0 0.043

Path---( 10140 )
0.701FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 10141 )
0.701FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 10142 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[15]_i_1 0.132

Path---( 10143 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[15]_i_1 0.132

Path---( 10144 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[15]_i_1 0.132

Path---( 10145 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[15]_i_1 0.132

Path---( 10146 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[39][7]_i_1__0 0.123

Path---( 10147 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[39][7]_i_1__0 0.123

Path---( 10148 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10149 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 10150 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 10151 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 10152 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \ram[48][7]_i_2 0.051LUT5 \ram[57][7]_i_1 0.136

Path---( 10153 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 10154 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 10155 )
0.403FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 10156 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[35][7]_i_1__0 0.043

Path---( 10157 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[35][7]_i_1__0 0.043

Path---( 10158 )
0.691FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[4]_i_4 0.043CARRY4 \sof_time_q_reg[4]_i_1 0.296

Path---( 10159 )
0.403FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 10160 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \count[6]_i_7 0.043LUT6 \FSM_sequential_state_q[3]_i_3 0.043LUT6 \FSM_sequential_state_q[3]_i_1 0.043

Path---( 10161 )
0.396FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10162 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[35][7]_i_1__0 0.123

Path---( 10163 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[35][7]_i_1__0 0.123

Path---( 10164 )
0.691FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.296

Path---( 10165 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT6 \count[3]_i_1 0.043

Path---( 10166 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT6 \count[3]_i_1 0.043

Path---( 10167 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 10168 )
0.352FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10169 )
0.352FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10170 )
0.352FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10171 )
0.352FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10172 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 10173 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 10174 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[38][7]_i_1__0 0.043

Path---( 10175 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[38][7]_i_1__0 0.043

Path---( 10176 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[38][7]_i_1__0 0.043

Path---( 10177 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10178 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10179 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10180 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10181 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10182 )
0.360FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10183 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 10184 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 10185 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 10186 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT6 \count[6]_i_2 0.043

Path---( 10187 )
0.397FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10188 )
0.397FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10189 )
0.397FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10190 )
0.431FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 10191 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 10192 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 10193 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 10194 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 10195 )
0.388FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10196 )
0.388FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10197 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[40][7]_i_1__0 0.123

Path---( 10198 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[40][7]_i_1__0 0.123

Path---( 10199 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[40][7]_i_1__0 0.123

Path---( 10200 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[40][7]_i_1__0 0.123

Path---( 10201 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 10202 )
0.797FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 10203 )
0.797FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 10204 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[10]_i_1 0.136

Path---( 10205 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 10206 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 10207 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 10208 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[6][7]_i_1__0 0.043

Path---( 10209 )
0.801FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.111LUT6 \byte_count_q[7]_i_1 0.122

Path---( 10210 )
0.678FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.274

Path---( 10211 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[34][7]_i_1__0 0.043

Path---( 10212 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[34][7]_i_1__0 0.043

Path---( 10213 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10214 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10215 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[34][7]_i_1__0 0.123

Path---( 10216 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[34][7]_i_1__0 0.123

Path---( 10217 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 10218 )
0.396FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10219 )
0.396FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10220 )
0.396FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10221 )
0.353FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10222 )
0.353FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10223 )
0.353FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10224 )
0.353FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10225 )
0.353FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10226 )
0.353FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10227 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 10228 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 10229 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[0]_i_1 0.043

Path---( 10230 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10231 )
0.558FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10232 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 10233 )
0.787FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.296

Path---( 10234 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[15]_i_1 0.132

Path---( 10235 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[1][7]_i_1__0 0.138

Path---( 10236 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[1][7]_i_1__0 0.138

Path---( 10237 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 10238 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 10239 )
0.396FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10240 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10241 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 10242 )
0.431FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 10243 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 10244 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 10245 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 10246 )
0.701FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 10247 )
0.701FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.195CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 10248 )
0.540FDPE \u_sie/crc_sum_q_reg[1] 0.223LUT4 \status_crc_err_q_i_6 0.043LUT5 \status_crc_err_q_i_4 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT5 \FSM_sequential_state_q[3]_i_2 0.136

Path---( 10249 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[36][7]_i_1__0 0.043

Path---( 10250 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[36][7]_i_1__0 0.043

Path---( 10251 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT4 \count[1]_i_1__0 0.138

Path---( 10252 )
0.576FDPE \u_sie/crc_sum_q_reg[8] 0.259LUT4 \status_crc_err_q_i_5 0.043LUT5 \status_crc_err_q_i_3 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT5 \FSM_sequential_state_q[3]_i_2 0.136

Path---( 10253 )
0.661FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[4]_i_4 0.043CARRY4 \sof_time_q_reg[4]_i_1 0.266

Path---( 10254 )
0.628FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \FSM_sequential_state_q[3]_i_4 0.051LUT6 \status_crc_err_q_i_2 0.134LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[1]_i_1 0.132

Path---( 10255 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT5 \count[4]_i_1 0.043

Path---( 10256 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10257 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10258 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10259 )
0.628FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \FSM_sequential_state_q[3]_i_4 0.051LUT6 \status_crc_err_q_i_2 0.134LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[2]_i_1 0.132

Path---( 10260 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[15]_i_1 0.132

Path---( 10261 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[15]_i_1 0.132

Path---( 10262 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 10263 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 10264 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 10265 )
0.352FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10266 )
0.459FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10267 )
0.661FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.266

Path---( 10268 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 10269 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[21][7]_i_1__0 0.043

Path---( 10270 )
0.774FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.274

Path---( 10271 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[2][7]_i_1__0 0.138

Path---( 10272 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[2][7]_i_1__0 0.138

Path---( 10273 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 10274 )
0.361FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10275 )
0.361FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10276 )
0.361FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10277 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[15][7]_i_1__0 0.138

Path---( 10278 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[37][7]_i_1__0 0.043

Path---( 10279 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[37][7]_i_1__0 0.043

Path---( 10280 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[37][7]_i_1__0 0.043

Path---( 10281 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[37][7]_i_1__0 0.043

Path---( 10282 )
0.403FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 10283 )
0.403FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 10284 )
0.403FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 10285 )
0.403FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 10286 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 10287 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 10288 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 10289 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 10290 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 10291 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 10292 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 10293 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 10294 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_3 0.043LUT6 \count[3]_i_1 0.043

Path---( 10295 )
0.395FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10296 )
0.860FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.259CARRY4 \sof_time_q_reg[4]_i_1 0.111

Path---( 10297 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[0]_i_1 0.043

Path---( 10298 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 10299 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 10300 )
0.403FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 10301 )
0.403FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 10302 )
0.403FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 10303 )
0.403FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 10304 )
0.396FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10305 )
0.396FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10306 )
0.310FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[60][7]_i_1__0 0.051

Path---( 10307 )
0.310FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[60][7]_i_1__0 0.051

Path---( 10308 )
0.310FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[60][7]_i_1__0 0.051

Path---( 10309 )
0.310FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[60][7]_i_1__0 0.051

Path---( 10310 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT6 \count[3]_i_1 0.043

Path---( 10311 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 10312 )
0.396FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10313 )
0.396FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10314 )
0.396FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10315 )
0.360FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10316 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[3][7]_i_1__0 0.043

Path---( 10317 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[3][7]_i_1__0 0.043

Path---( 10318 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[3][7]_i_1__0 0.043

Path---( 10319 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[3][7]_i_1__0 0.043

Path---( 10320 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[3][7]_i_1__0 0.043

Path---( 10321 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[3][7]_i_1__0 0.043

Path---( 10322 )
0.573FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[2]_i_1__0 0.147

Path---( 10323 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10324 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10325 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10326 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT5 \count[5]_i_1 0.043

Path---( 10327 )
0.360FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10328 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 10329 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 10330 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[3][7]_i_1__0 0.138

Path---( 10331 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[3][7]_i_1__0 0.138

Path---( 10332 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[3][7]_i_1__0 0.138

Path---( 10333 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[3][7]_i_1__0 0.138

Path---( 10334 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[3][7]_i_1__0 0.138

Path---( 10335 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[3][7]_i_1__0 0.138

Path---( 10336 )
0.355FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \rd_ptr[1]_i_1 0.046

Path---( 10337 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 10338 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT4 \count[1]_i_1 0.043

Path---( 10339 )
0.647FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.243

Path---( 10340 )
0.576FDPE \u_sie/crc_sum_q_reg[13] 0.259LUT4 \status_crc_err_q_i_5 0.043LUT5 \status_crc_err_q_i_3 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT5 \FSM_sequential_state_q[3]_i_2 0.136

Path---( 10341 )
0.395FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10342 )
0.395FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10343 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 10344 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 10345 )
0.355FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \rd_ptr[1]_i_1 0.046

Path---( 10346 )
0.459FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10347 )
0.459FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10348 )
0.459FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10349 )
0.500FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \count[4]_i_3 0.053LUT6 \count[3]_i_1__0 0.138

Path---( 10350 )
0.388FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10351 )
0.388FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10352 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10353 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10354 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10355 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10356 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10357 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10358 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10359 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10360 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10361 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[35][7]_i_1__0 0.043

Path---( 10362 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 10363 )
0.757FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.266

Path---( 10364 )
0.628FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \FSM_sequential_state_q[3]_i_4 0.047LUT6 \status_crc_err_q_i_2 0.134LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT5 \FSM_sequential_state_q[3]_i_2 0.136

Path---( 10365 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[63][7]_i_1__0 0.043

Path---( 10366 )
0.311FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[50][7]_i_1__0 0.052

Path---( 10367 )
0.697FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.309LUT6 \byte_count_q[3]_i_1 0.122

Path---( 10368 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 10369 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 10370 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[37][7]_i_1__0 0.123

Path---( 10371 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[37][7]_i_1__0 0.123

Path---( 10372 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[37][7]_i_1__0 0.123

Path---( 10373 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[37][7]_i_1__0 0.123

Path---( 10374 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[35][7]_i_1__0 0.123

Path---( 10375 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 10376 )
0.892FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.111LUT6 \byte_count_q[9]_i_1 0.124

Path---( 10377 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10378 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[10][7]_i_1__0 0.138

Path---( 10379 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[10][7]_i_1__0 0.138

Path---( 10380 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[10][7]_i_1__0 0.138

Path---( 10381 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[10][7]_i_1__0 0.138

Path---( 10382 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[10][7]_i_1__0 0.138

Path---( 10383 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[10][7]_i_1__0 0.138

Path---( 10384 )
0.395FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10385 )
0.395FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10386 )
0.395FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10387 )
0.395FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10388 )
0.396FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10389 )
0.396FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10390 )
0.396FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10391 )
0.910FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.166LUT6 \byte_count_q[10]_i_1 0.123

Path---( 10392 )
0.396FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10393 )
0.396FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10394 )
0.691FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.296

Path---( 10395 )
0.890FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.111LUT6 \byte_count_q[11]_i_1 0.122

Path---( 10396 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[36][7]_i_1__0 0.123

Path---( 10397 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[36][7]_i_1__0 0.123

Path---( 10398 )
0.536FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT6 \count[3]_i_1__0 0.138

Path---( 10399 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT5 \count[2]_i_1 0.051

Path---( 10400 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[12]_i_1 0.136

Path---( 10401 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \count[4]_i_3 0.053LUT4 \count[1]_i_1__0 0.138

Path---( 10402 )
0.396FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10403 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[11]_i_1 0.136

Path---( 10404 )
0.743FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.243

Path---( 10405 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 10406 )
0.352FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10407 )
0.352FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10408 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 10409 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 10410 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 10411 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 10412 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 10413 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 10414 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 10415 )
0.399FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 10416 )
0.399FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 10417 )
0.399FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 10418 )
0.399FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 10419 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 10420 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[56][7]_i_1__0 0.132

Path---( 10421 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[56][7]_i_1__0 0.132

Path---( 10422 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[56][7]_i_1__0 0.132

Path---( 10423 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[56][7]_i_1__0 0.132

Path---( 10424 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[56][7]_i_1__0 0.132

Path---( 10425 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[56][7]_i_1__0 0.132

Path---( 10426 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[56][7]_i_1__0 0.132

Path---( 10427 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[56][7]_i_1__0 0.132

Path---( 10428 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 10429 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 10430 )
0.448FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[55][7]_i_1__0 0.142

Path---( 10431 )
0.873FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.149LUT6 \byte_count_q[8]_i_1 0.120

Path---( 10432 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[7]_i_1 0.136

Path---( 10433 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \FSM_sequential_state_q[0]_i_3 0.049LUT6 \byte_count_q[15]_i_1 0.136

Path---( 10434 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \FSM_sequential_state_q[0]_i_3 0.049LUT6 \byte_count_q[15]_i_1 0.136

Path---( 10435 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \FSM_sequential_state_q[0]_i_3 0.049LUT6 \byte_count_q[15]_i_1 0.136

Path---( 10436 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \FSM_sequential_state_q[0]_i_3 0.049LUT6 \byte_count_q[15]_i_1 0.136

Path---( 10437 )
0.678FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.274

Path---( 10438 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[1][7]_i_1__0 0.043

Path---( 10439 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[1][7]_i_1__0 0.043

Path---( 10440 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[1][7]_i_1__0 0.043

Path---( 10441 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[1][7]_i_1__0 0.043

Path---( 10442 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[9][7]_i_1__0 0.043

Path---( 10443 )
0.352FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10444 )
0.495FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 10445 )
0.495FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 10446 )
0.495FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 10447 )
0.495FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 10448 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 10449 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 10450 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 10451 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 10452 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 10453 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 10454 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 10455 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[24][7]_i_1__0 0.043

Path---( 10456 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[54][7]_i_1__0 0.043

Path---( 10457 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[54][7]_i_1__0 0.043

Path---( 10458 )
0.545FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[2]_i_1__0 0.147

Path---( 10459 )
0.395FDCE \u_sie/byte_count_q_reg[11] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10460 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT4 \count[1]_i_1__0 0.138

Path---( 10461 )
0.396FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10462 )
0.396FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10463 )
0.396FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10464 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT5 \count[4]_i_1 0.043

Path---( 10465 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[5][7]_i_1__0 0.138

Path---( 10466 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[5][7]_i_1__0 0.138

Path---( 10467 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[5][7]_i_1__0 0.138

Path---( 10468 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 10469 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[63][7]_i_1__0 0.134

Path---( 10470 )
0.613FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.218

Path---( 10471 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10472 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10473 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10474 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10475 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10476 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10477 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[63][7]_i_1__0 0.043

Path---( 10478 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[63][7]_i_1__0 0.043

Path---( 10479 )
0.352FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10480 )
0.352FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10481 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[8]_i_1 0.136

Path---( 10482 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT5 \count[4]_i_1 0.043

Path---( 10483 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 10484 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_data_tx_len_q[15]_i_1 0.136

Path---( 10485 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_data_tx_len_q[15]_i_1 0.136

Path---( 10486 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_data_tx_len_q[15]_i_1 0.136

Path---( 10487 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_data_tx_len_q[15]_i_1 0.136

Path---( 10488 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_data_tx_len_q[15]_i_1 0.136

Path---( 10489 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_data_tx_len_q[15]_i_1 0.136

Path---( 10490 )
0.395FDCE \u_sie/byte_count_q_reg[11] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10491 )
0.395FDCE \u_sie/byte_count_q_reg[11] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10492 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT4 \count[1]_i_1 0.043

Path---( 10493 )
0.786FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.296

Path---( 10494 )
0.365FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[59][7]_i_1__0 0.129

Path---( 10495 )
0.365FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[59][7]_i_1__0 0.129

Path---( 10496 )
0.365FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[59][7]_i_1__0 0.129

Path---( 10497 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[4]_i_1 0.136

Path---( 10498 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10499 )
0.311FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[49][7]_i_1__0 0.052

Path---( 10500 )
0.311FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[49][7]_i_1__0 0.052

Path---( 10501 )
0.311FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[49][7]_i_1__0 0.052

Path---( 10502 )
0.661FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.266

Path---( 10503 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[47][7]_i_1__0 0.043

Path---( 10504 )
0.509FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[2]_i_1__0 0.147

Path---( 10505 )
0.453FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136LUT4 \usb_xfer_token_start_q_i_1 0.043

Path---( 10506 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[7][7]_i_1__0 0.138

Path---( 10507 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[7][7]_i_1__0 0.138

Path---( 10508 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[7][7]_i_1__0 0.138

Path---( 10509 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[9][7]_i_1__0 0.138

Path---( 10510 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[0]_i_1 0.043

Path---( 10511 )
0.536FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \count[4]_i_3 0.053LUT4 \count[1]_i_1__0 0.138

Path---( 10512 )
0.363FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 10513 )
0.363FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 10514 )
0.363FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 10515 )
0.363FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[58][7]_i_1__0 0.054

Path---( 10516 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10517 )
0.494FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10518 )
0.448FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[55][7]_i_1__0 0.142

Path---( 10519 )
0.448FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[55][7]_i_1__0 0.142

Path---( 10520 )
0.448FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[55][7]_i_1__0 0.142

Path---( 10521 )
0.308FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[61][7]_i_1__0 0.049

Path---( 10522 )
0.308FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[61][7]_i_1__0 0.049

Path---( 10523 )
0.308FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[61][7]_i_1__0 0.049

Path---( 10524 )
0.308FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[61][7]_i_1__0 0.049

Path---( 10525 )
0.308FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[61][7]_i_1__0 0.049

Path---( 10526 )
0.308FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[61][7]_i_1__0 0.049

Path---( 10527 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT5 \count[5]_i_1 0.043

Path---( 10528 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10529 )
0.494FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10530 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT5 \count[5]_i_1 0.043

Path---( 10531 )
0.709FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.218

Path---( 10532 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10533 )
0.540FDPE \u_sie/crc_sum_q_reg[0] 0.223LUT4 \status_crc_err_q_i_6 0.043LUT5 \status_crc_err_q_i_4 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT5 \FSM_sequential_state_q[3]_i_2 0.136

Path---( 10534 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 10535 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 10536 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 10537 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 10538 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 10539 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \FSM_sequential_state_q[0]_i_3 0.049LUT6 \byte_count_q[15]_i_1 0.136

Path---( 10540 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 10541 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 10542 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 10543 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 10544 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 10545 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 10546 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 10547 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 10548 )
0.773FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.274

Path---( 10549 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[10][7]_i_1__0 0.043

Path---( 10550 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[10][7]_i_1__0 0.043

Path---( 10551 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[10][7]_i_1__0 0.043

Path---( 10552 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[10][7]_i_1__0 0.043

Path---( 10553 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[10][7]_i_1__0 0.043

Path---( 10554 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[10][7]_i_1__0 0.043

Path---( 10555 )
0.396FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10556 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 10557 )
0.459FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 10558 )
0.459FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 10559 )
0.459FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 10560 )
0.459FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 10561 )
0.576FDPE \u_sie/crc_sum_q_reg[7] 0.259LUT4 \status_crc_err_q_i_5 0.043LUT5 \status_crc_err_q_i_3 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT5 \FSM_sequential_state_q[3]_i_2 0.136

Path---( 10562 )
0.647FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.243

Path---( 10563 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 10564 )
0.492FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT5 \count[2]_i_1 0.047

Path---( 10565 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT4 \count[1]_i_1__0 0.138

Path---( 10566 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 10567 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 10568 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 10569 )
0.459FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 10570 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 10571 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[5][7]_i_1__0 0.043

Path---( 10572 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[5][7]_i_1__0 0.043

Path---( 10573 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[5][7]_i_1__0 0.043

Path---( 10574 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[33][7]_i_1__0 0.043

Path---( 10575 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[10][7]_i_1__0 0.138

Path---( 10576 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \FSM_sequential_state_q[0]_i_3 0.049LUT6 \byte_count_q[15]_i_1 0.136

Path---( 10577 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \FSM_sequential_state_q[0]_i_3 0.049LUT6 \byte_count_q[15]_i_1 0.136

Path---( 10578 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[34][7]_i_1__0 0.043

Path---( 10579 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[34][7]_i_1__0 0.043

Path---( 10580 )
0.545FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[2]_i_1__0 0.147

Path---( 10581 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[34][7]_i_1__0 0.123

Path---( 10582 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[34][7]_i_1__0 0.123

Path---( 10583 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 10584 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 10585 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 10586 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT3 \count[0]_i_1 0.043

Path---( 10587 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 10588 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[47][7]_i_1__0 0.123

Path---( 10589 )
0.363FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[45][7]_i_1__0 0.127

Path---( 10590 )
0.363FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[45][7]_i_1__0 0.127

Path---( 10591 )
0.363FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[45][7]_i_1__0 0.127

Path---( 10592 )
0.363FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[45][7]_i_1__0 0.127

Path---( 10593 )
0.363FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[45][7]_i_1__0 0.127

Path---( 10594 )
0.363FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[45][7]_i_1__0 0.127

Path---( 10595 )
0.363FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[45][7]_i_1__0 0.127

Path---( 10596 )
0.363FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[45][7]_i_1__0 0.127

Path---( 10597 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 10598 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 10599 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 10600 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 10601 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 10602 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 10603 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 10604 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 10605 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 10606 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 10607 )
0.487FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \wr_ptr[0]_i_1 0.043

Path---( 10608 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT3 \ram[25][7]_i_1__0 0.043

Path---( 10609 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[7][7]_i_1__0 0.138

Path---( 10610 )
0.487FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \wr_ptr[4]_i_1 0.043

Path---( 10611 )
0.756FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.266

Path---( 10612 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[44][7]_i_1 0.043

Path---( 10613 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[44][7]_i_1 0.043

Path---( 10614 )
0.352FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10615 )
0.352FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10616 )
0.352FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10617 )
0.352FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \byte_count_q[15]_i_1 0.043

Path---( 10618 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 10619 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT3 \ram[25][7]_i_1__0 0.043

Path---( 10620 )
0.388FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10621 )
0.388FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10622 )
0.388FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10623 )
0.388FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10624 )
0.509FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT5 \count[2]_i_1__0 0.147

Path---( 10625 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 10626 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 10627 )
0.403FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \byte_count_q[15]_i_4 0.048LUT6 \byte_count_q[15]_i_1 0.132

Path---( 10628 )
0.403FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \byte_count_q[15]_i_4 0.048LUT6 \byte_count_q[15]_i_1 0.132

Path---( 10629 )
0.403FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \byte_count_q[15]_i_4 0.048LUT6 \byte_count_q[15]_i_1 0.132

Path---( 10630 )
0.403FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \byte_count_q[15]_i_4 0.048LUT6 \byte_count_q[15]_i_1 0.132

Path---( 10631 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT4 \count[1]_i_1 0.043

Path---( 10632 )
0.691FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.296

Path---( 10633 )
0.573FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_5 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.178

Path---( 10634 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[59][7]_i_1__0 0.140

Path---( 10635 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[59][7]_i_1__0 0.140

Path---( 10636 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[59][7]_i_1__0 0.140

Path---( 10637 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[59][7]_i_1__0 0.140

Path---( 10638 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT4 \ram[40][7]_i_2 0.129LUT5 \ram[59][7]_i_1__0 0.140

Path---( 10639 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[51][7]_i_1__0 0.123

Path---( 10640 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[51][7]_i_1__0 0.123

Path---( 10641 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[51][7]_i_1__0 0.123

Path---( 10642 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[36][7]_i_1__0 0.043

Path---( 10643 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[36][7]_i_1__0 0.043

Path---( 10644 )
0.395FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \transfer_start_q_i_4 0.043LUT6 \transfer_start_q_i_2 0.043LUT4 \fifo_flush_q_i_1 0.043

Path---( 10645 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 10646 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[17][7]_i_1__0 0.123

Path---( 10647 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 10648 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 10649 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 10650 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 10651 )
0.567FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.163

Path---( 10652 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 10653 )
0.742FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.243

Path---( 10654 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10655 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_3 0.043LUT5 \count[5]_i_1 0.043

Path---( 10656 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 10657 )
0.490FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \wr_ptr[1]_i_1 0.046

Path---( 10658 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT3 \count[0]_i_1 0.043

Path---( 10659 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 10660 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[22][7]_i_1__0 0.043

Path---( 10661 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT5 \count[4]_i_1 0.043

Path---( 10662 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 10663 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 10664 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 10665 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 10666 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 10667 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 10668 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[44][7]_i_1 0.043

Path---( 10669 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[44][7]_i_1 0.043

Path---( 10670 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 10671 )
0.431FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT5 \count[5]_i_1 0.043

Path---( 10672 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT4 \count[1]_i_1 0.043

Path---( 10673 )
0.496FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT5 \count[2]_i_1 0.051

Path---( 10674 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[41][7]_i_1__0 0.123

Path---( 10675 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[41][7]_i_1__0 0.123

Path---( 10676 )
0.388FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10677 )
0.388FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10678 )
0.424FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10679 )
0.424FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10680 )
0.424FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10681 )
0.613FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.218

Path---( 10682 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[47][7]_i_1__0 0.043

Path---( 10683 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[23][7]_i_1__0 0.138

Path---( 10684 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 10685 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 10686 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 10687 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 10688 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 10689 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 10690 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 10691 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 10692 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 10693 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 10694 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[57][7]_i_1__0 0.134

Path---( 10695 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10696 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10697 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 10698 )
0.311FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[49][7]_i_1__0 0.052

Path---( 10699 )
0.311FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[49][7]_i_1__0 0.052

Path---( 10700 )
0.311FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[49][7]_i_1__0 0.052

Path---( 10701 )
0.494FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_3 0.043LUT5 \count[4]_i_1 0.043

Path---( 10702 )
0.314FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[58][7]_i_1__0 0.055

Path---( 10703 )
0.314FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[58][7]_i_1__0 0.055

Path---( 10704 )
0.314FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[58][7]_i_1__0 0.055

Path---( 10705 )
0.314FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[58][7]_i_1__0 0.055

Path---( 10706 )
0.388FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10707 )
0.388FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10708 )
0.388FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10709 )
0.388FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10710 )
0.663FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.163

Path---( 10711 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 10712 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10713 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 10714 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[9][7]_i_1__0 0.043

Path---( 10715 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[9][7]_i_1__0 0.043

Path---( 10716 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 10717 )
0.431FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT3 \count[0]_i_1 0.043

Path---( 10718 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 10719 )
0.502FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \count[6]_i_4 0.043LUT5 \count[2]_i_1 0.051

Path---( 10720 )
0.837FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.111LUT6 \byte_count_q[7]_i_1 0.122

Path---( 10721 )
0.396FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10722 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 10723 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 10724 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 10725 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 10726 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 10727 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 10728 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10729 )
0.661FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.266

Path---( 10730 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[10][7]_i_1__0 0.043

Path---( 10731 )
0.310FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT5 \ram[62][7]_i_1__0 0.051

Path---( 10732 )
0.677FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_6 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.282

Path---( 10733 )
0.397FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10734 )
0.397FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10735 )
0.397FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10736 )
0.397FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10737 )
0.397FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10738 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 10739 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \transfer_start_q_i_2 0.136LUT5 \resp_expected_q_i_1 0.043

Path---( 10740 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 10741 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 10742 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 10743 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 10744 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 10745 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 10746 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[44][7]_i_1 0.123

Path---( 10747 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[44][7]_i_1 0.123

Path---( 10748 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 10749 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[9][7]_i_1__0 0.043

Path---( 10750 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 10751 )
0.396FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10752 )
0.388FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10753 )
0.388FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10754 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[36][7]_i_1__0 0.123

Path---( 10755 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[36][7]_i_1__0 0.123

Path---( 10756 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 10757 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[2]_i_1 0.043

Path---( 10758 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 10759 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10760 )
0.360FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10761 )
0.310FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT5 \ram[62][7]_i_1__0 0.051

Path---( 10762 )
0.310FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT5 \ram[62][7]_i_1__0 0.051

Path---( 10763 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[47][7]_i_1__0 0.123

Path---( 10764 )
0.488FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT4 \count[1]_i_1 0.043

Path---( 10765 )
0.564FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT6 \count[3]_i_1__0 0.138

Path---( 10766 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[2][7]_i_1__0 0.138

Path---( 10767 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 10768 )
0.353FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10769 )
0.353FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10770 )
0.353FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10771 )
0.708FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.218

Path---( 10772 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 10773 )
0.352FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10774 )
0.352FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10775 )
0.352FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10776 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[37][7]_i_1__0 0.043

Path---( 10777 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[37][7]_i_1__0 0.043

Path---( 10778 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[37][7]_i_1__0 0.043

Path---( 10779 )
0.396FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10780 )
0.396FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10781 )
0.396FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10782 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 10783 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10784 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10785 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10786 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10787 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10788 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10789 )
0.354FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10790 )
0.354FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10791 )
0.354FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10792 )
0.310FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT5 \ram[62][7]_i_1__0 0.051

Path---( 10793 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[1][7]_i_1__0 0.043

Path---( 10794 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10795 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10796 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10797 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10798 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10799 )
0.396FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10800 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 10801 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 10802 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[44][7]_i_1 0.123

Path---( 10803 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[44][7]_i_1 0.123

Path---( 10804 )
0.352FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \ram[20][7]_i_3 0.043LUT6 \ram[20][7]_i_1 0.043

Path---( 10805 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[42][7]_i_1__0 0.043

Path---( 10806 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[42][7]_i_1__0 0.043

Path---( 10807 )
0.540FDPE \u_sie/crc_sum_q_reg[14] 0.223LUT4 \status_crc_err_q_i_6 0.043LUT5 \status_crc_err_q_i_4 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT5 \FSM_sequential_state_q[3]_i_2 0.136

Path---( 10808 )
0.431FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT4 \count[1]_i_1 0.043

Path---( 10809 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10810 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10811 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10812 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10813 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10814 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10815 )
0.519FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.124

Path---( 10816 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10817 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 10818 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 10819 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 10820 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 10821 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 10822 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 10823 )
0.492FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_3 0.043LUT5 \count[2]_i_1 0.047

Path---( 10824 )
0.308FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[61][7]_i_1__0 0.049

Path---( 10825 )
0.308FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[61][7]_i_1__0 0.049

Path---( 10826 )
0.361FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10827 )
0.361FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10828 )
0.361FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10829 )
0.361FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10830 )
0.361FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 10831 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 10832 )
0.395FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 10833 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 10834 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 10835 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 10836 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \transfer_start_q_i_2 0.136LUT4 \sof_transfer_q_i_1 0.043

Path---( 10837 )
0.388FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10838 )
0.388FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10839 )
0.388FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10840 )
0.388FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 10841 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 10842 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 10843 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 10844 )
0.445FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT4 \wr_ptr[2]_i_1 0.043

Path---( 10845 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[37][7]_i_1__0 0.123

Path---( 10846 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[37][7]_i_1__0 0.123

Path---( 10847 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[37][7]_i_1__0 0.123

Path---( 10848 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 10849 )
0.395FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 10850 )
0.533FDPE \u_sie/crc_sum_q_reg[5] 0.259LUT5 \status_crc_err_q_i_4 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT5 \FSM_sequential_state_q[3]_i_2 0.136

Path---( 10851 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[15][7]_i_1__0 0.043

Path---( 10852 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 10853 )
0.567FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.163

Path---( 10854 )
0.396FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10855 )
0.396FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10856 )
0.396FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10857 )
0.396FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10858 )
0.396FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10859 )
0.396FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10860 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[4][7]_i_1 0.043

Path---( 10861 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[4][7]_i_1 0.043

Path---( 10862 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[4][7]_i_1 0.043

Path---( 10863 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[4][7]_i_1 0.043

Path---( 10864 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[4][7]_i_1 0.043

Path---( 10865 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[4][7]_i_1 0.043

Path---( 10866 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[4][7]_i_1 0.043

Path---( 10867 )
0.733FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.309LUT6 \byte_count_q[3]_i_1 0.122

Path---( 10868 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[54][7]_i_1__0 0.043

Path---( 10869 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10870 )
0.396FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10871 )
0.396FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10872 )
0.396FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10873 )
0.593FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.167LUT6 \byte_count_q[1]_i_1 0.124

Path---( 10874 )
0.439FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \count[6]_i_4 0.043LUT5 \count[2]_i_1 0.051

Path---( 10875 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[2][7]_i_1__0 0.138

Path---( 10876 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[2][7]_i_1__0 0.138

Path---( 10877 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[2][7]_i_1__0 0.138

Path---( 10878 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[2][7]_i_1__0 0.138

Path---( 10879 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[47][7]_i_1__0 0.043

Path---( 10880 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10881 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10882 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10883 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10884 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10885 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10886 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10887 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10888 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10889 )
0.615FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.124

Path---( 10890 )
0.686FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.261LUT6 \byte_count_q[2]_i_1 0.123

Path---( 10891 )
0.946FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.166LUT6 \byte_count_q[10]_i_1 0.123

Path---( 10892 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10893 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10894 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10895 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10896 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10897 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 10898 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[7][7]_i_1__0 0.138

Path---( 10899 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[7][7]_i_1__0 0.138

Path---( 10900 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[7][7]_i_1__0 0.138

Path---( 10901 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10902 )
0.536FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \count[4]_i_3 0.053LUT6 \count[3]_i_1__0 0.138

Path---( 10903 )
0.456FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT5 \wr_ptr[3]_i_1 0.054

Path---( 10904 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10905 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10906 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10907 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10908 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 10909 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 10910 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[37][7]_i_1__0 0.043

Path---( 10911 )
0.613FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.218

Path---( 10912 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[6][7]_i_1__0 0.138

Path---( 10913 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[47][7]_i_1__0 0.043

Path---( 10914 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[34][7]_i_1__0 0.043

Path---( 10915 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[34][7]_i_1__0 0.123

Path---( 10916 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 10917 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 10918 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 10919 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 10920 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 10921 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 10922 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 10923 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 10924 )
0.613FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.218

Path---( 10925 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 10926 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[36][7]_i_1__0 0.043

Path---( 10927 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[36][7]_i_1__0 0.043

Path---( 10928 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[36][7]_i_1__0 0.043

Path---( 10929 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[36][7]_i_1__0 0.043

Path---( 10930 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 10931 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 10932 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 10933 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 10934 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 10935 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 10936 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[7][7]_i_1__0 0.043

Path---( 10937 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[7][7]_i_1__0 0.043

Path---( 10938 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[7][7]_i_1__0 0.043

Path---( 10939 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 10940 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 10941 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 10942 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 10943 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 10944 )
0.662FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_3 0.052CARRY4 \sof_time_q_reg[0]_i_2 0.163

Path---( 10945 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[5]_i_1 0.136

Path---( 10946 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[47][7]_i_1__0 0.123

Path---( 10947 )
0.360FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10948 )
0.360FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10949 )
0.360FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10950 )
0.360FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10951 )
0.360FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10952 )
0.360FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[50][7]_i_1__0 0.051

Path---( 10953 )
0.500FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT6 \count[3]_i_1__0 0.138

Path---( 10954 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 10955 )
0.360FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10956 )
0.360FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10957 )
0.360FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10958 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[15][7]_i_1__0 0.138

Path---( 10959 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[15][7]_i_1__0 0.138

Path---( 10960 )
0.360FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10961 )
0.360FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10962 )
0.360FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 10963 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[7]_i_1 0.132

Path---( 10964 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[37][7]_i_1__0 0.123

Path---( 10965 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[23][7]_i_1__0 0.138

Path---( 10966 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 10967 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 10968 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 10969 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10970 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10971 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 10972 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[15]_i_2 0.132

Path---( 10973 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[0]_i_1 0.136

Path---( 10974 )
0.395FDCE \sof_time_q_reg[5] 0.223LUT5 \transfer_start_q_i_5 0.043LUT6 \transfer_start_q_i_3 0.043LUT6 \transfer_start_q_i_2 0.043LUT4 \fifo_flush_q_i_1 0.043

Path---( 10975 )
0.909FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.053CARRY4 \p_0_out_carry__2 0.111LUT6 \byte_count_q[13]_i_1 0.124

Path---( 10976 )
0.909FDCE \u_sie/byte_count_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.053CARRY4 \p_0_out_carry__2 0.111LUT6 \byte_count_q[13]_i_1 0.124

Path---( 10977 )
0.317FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10978 )
0.317FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 10979 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 10980 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 10981 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[47][7]_i_1__0 0.123

Path---( 10982 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[12][7]_i_1 0.138

Path---( 10983 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[12][7]_i_1 0.138

Path---( 10984 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10985 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10986 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 10987 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 10988 )
0.536FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \count[4]_i_3 0.053LUT6 \count[3]_i_1__0 0.138

Path---( 10989 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[6][7]_i_1__0 0.043

Path---( 10990 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[6][7]_i_1__0 0.043

Path---( 10991 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 10992 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 10993 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 10994 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 10995 )
0.596FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[3]_i_4 0.051LUT6 \status_crc_err_q_i_2 0.134LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT5 \FSM_sequential_state_q[3]_i_2 0.136

Path---( 10996 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[41][7]_i_1__0 0.123

Path---( 10997 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[41][7]_i_1__0 0.123

Path---( 10998 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[41][7]_i_1__0 0.123

Path---( 10999 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[41][7]_i_1__0 0.123

Path---( 11000 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[41][7]_i_1__0 0.123

Path---( 11001 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[41][7]_i_1__0 0.123

Path---( 11002 )
0.519FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.124

Path---( 11003 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 11004 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 11005 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 11006 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 11007 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 11008 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 11009 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 11010 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[16][7]_i_1__0 0.043

Path---( 11011 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[7][7]_i_1__0 0.043

Path---( 11012 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[15]_i_2 0.136

Path---( 11013 )
0.495FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 11014 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[54][7]_i_1__0 0.043

Path---( 11015 )
0.803FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.111LUT6 \byte_count_q[5]_i_1 0.124

Path---( 11016 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[5][7]_i_1__0 0.138

Path---( 11017 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[5][7]_i_1__0 0.138

Path---( 11018 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[5][7]_i_1__0 0.138

Path---( 11019 )
0.803FDCE \u_sie/byte_count_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.111LUT6 \byte_count_q[5]_i_1 0.124

Path---( 11020 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[39][7]_i_1__0 0.043

Path---( 11021 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[39][7]_i_1__0 0.043

Path---( 11022 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[39][7]_i_1__0 0.043

Path---( 11023 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[39][7]_i_1__0 0.043

Path---( 11024 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[39][7]_i_1__0 0.043

Path---( 11025 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT5 \ram[43][7]_i_1__0 0.043

Path---( 11026 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT5 \ram[43][7]_i_1__0 0.043

Path---( 11027 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT5 \ram[43][7]_i_1__0 0.043

Path---( 11028 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT5 \ram[43][7]_i_1__0 0.043

Path---( 11029 )
0.500FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \count[4]_i_3 0.053LUT6 \count[3]_i_1__0 0.138

Path---( 11030 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11031 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11032 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11033 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[52][7]_i_1__0 0.043

Path---( 11034 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[33][7]_i_1__0 0.043

Path---( 11035 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[33][7]_i_1__0 0.043

Path---( 11036 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[33][7]_i_1__0 0.043

Path---( 11037 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[33][7]_i_1__0 0.043

Path---( 11038 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[56][7]_i_1__0 0.123

Path---( 11039 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[56][7]_i_1__0 0.123

Path---( 11040 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[56][7]_i_1__0 0.123

Path---( 11041 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[56][7]_i_1__0 0.123

Path---( 11042 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[56][7]_i_1__0 0.123

Path---( 11043 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[56][7]_i_1__0 0.123

Path---( 11044 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[56][7]_i_1__0 0.123

Path---( 11045 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[56][7]_i_1__0 0.123

Path---( 11046 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT6 \ram[52][7]_i_1__0 0.043

Path---( 11047 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[36][7]_i_1__0 0.123

Path---( 11048 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[36][7]_i_1__0 0.123

Path---( 11049 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[36][7]_i_1__0 0.123

Path---( 11050 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[36][7]_i_1__0 0.123

Path---( 11051 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 11052 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[39][7]_i_1__0 0.123

Path---( 11053 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[39][7]_i_1__0 0.123

Path---( 11054 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[39][7]_i_1__0 0.123

Path---( 11055 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[39][7]_i_1__0 0.123

Path---( 11056 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[39][7]_i_1__0 0.123

Path---( 11057 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11058 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11059 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11060 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11061 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11062 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11063 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11064 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11065 )
0.353FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 11066 )
0.353FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 11067 )
0.963FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.053CARRY4 \p_0_out_carry__2 0.166LUT6 \byte_count_q[14]_i_1 0.123

Path---( 11068 )
0.963FDCE \u_sie/byte_count_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.053CARRY4 \p_0_out_carry__2 0.166LUT6 \byte_count_q[14]_i_1 0.123

Path---( 11069 )
0.352FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11070 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11071 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11072 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11073 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11074 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[3][7]_i_1__0 0.043

Path---( 11075 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[33][7]_i_1__0 0.043

Path---( 11076 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 11077 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[3][7]_i_1__0 0.138

Path---( 11078 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[42][7]_i_1__0 0.043

Path---( 11079 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[42][7]_i_1__0 0.043

Path---( 11080 )
0.890FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.149LUT6 \byte_count_q[12]_i_1 0.120

Path---( 11081 )
0.890FDCE \u_sie/byte_count_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.149LUT6 \byte_count_q[12]_i_1 0.120

Path---( 11082 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 11083 )
0.311FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[50][7]_i_1__0 0.052

Path---( 11084 )
0.311FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[50][7]_i_1__0 0.052

Path---( 11085 )
0.311FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[50][7]_i_1__0 0.052

Path---( 11086 )
0.311FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[50][7]_i_1__0 0.052

Path---( 11087 )
0.311FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[50][7]_i_1__0 0.052

Path---( 11088 )
0.311FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[50][7]_i_1__0 0.052

Path---( 11089 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 11090 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 11091 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 11092 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 11093 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 11094 )
0.557FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.167LUT6 \byte_count_q[1]_i_1 0.124

Path---( 11095 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[13][7]_i_1__0 0.138

Path---( 11096 )
0.495FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 11097 )
0.495FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 11098 )
0.495FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 11099 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 11100 )
0.352FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11101 )
0.352FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11102 )
0.614FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.124

Path---( 11103 )
0.459FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 11104 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11105 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11106 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11107 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11108 )
0.650FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.261LUT6 \byte_count_q[2]_i_1 0.123

Path---( 11109 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[5][7]_i_1__0 0.043

Path---( 11110 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[5][7]_i_1__0 0.043

Path---( 11111 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[5][7]_i_1__0 0.043

Path---( 11112 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 11113 )
0.396FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 11114 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11115 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11116 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11117 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11118 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11119 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11120 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11121 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11122 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11123 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 11124 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 11125 )
0.388FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 11126 )
0.388FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 11127 )
0.388FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 11128 )
0.388FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 11129 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 11130 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 11131 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT6 \ram[21][7]_i_1__0 0.043

Path---( 11132 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 11133 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[51][7]_i_1__0 0.043

Path---( 11134 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11135 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11136 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11137 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11138 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11139 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11140 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11141 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11142 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[47][7]_i_1__0 0.043

Path---( 11143 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[7][7]_i_1__0 0.138

Path---( 11144 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11145 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11146 )
0.352FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[2]_i_1 0.043

Path---( 11147 )
0.396FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11148 )
0.396FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11149 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11150 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[16][7]_i_1__0 0.043

Path---( 11151 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[16][7]_i_1__0 0.043

Path---( 11152 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[16][7]_i_1__0 0.043

Path---( 11153 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[16][7]_i_1__0 0.043

Path---( 11154 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[16][7]_i_1__0 0.043

Path---( 11155 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[16][7]_i_1__0 0.043

Path---( 11156 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[16][7]_i_1__0 0.043

Path---( 11157 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[16][7]_i_1__0 0.043

Path---( 11158 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[57][7]_i_1__0 0.043

Path---( 11159 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[57][7]_i_1__0 0.043

Path---( 11160 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[57][7]_i_1__0 0.043

Path---( 11161 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[57][7]_i_1__0 0.043

Path---( 11162 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[57][7]_i_1__0 0.043

Path---( 11163 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[57][7]_i_1__0 0.043

Path---( 11164 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[57][7]_i_1__0 0.043

Path---( 11165 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT5 \ram[57][7]_i_1__0 0.043

Path---( 11166 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[15][7]_i_1__0 0.138

Path---( 11167 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[15][7]_i_1__0 0.138

Path---( 11168 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[15][7]_i_1__0 0.138

Path---( 11169 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[15][7]_i_1__0 0.138

Path---( 11170 )
0.395FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \transfer_start_q_i_4 0.043LUT6 \transfer_start_q_i_2 0.043LUT5 \resp_expected_q_i_1 0.043

Path---( 11171 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 11172 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 11173 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[14]_i_1 0.136

Path---( 11174 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11175 )
0.395FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \transfer_start_q_i_4 0.043LUT6 \transfer_start_q_i_2 0.043LUT4 \fifo_flush_q_i_1 0.043

Path---( 11176 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[13]_i_1 0.136

Path---( 11177 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 11178 )
0.459FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 11179 )
0.459FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 11180 )
0.459FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 11181 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[1][7]_i_1__0 0.043

Path---( 11182 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \transfer_start_q_i_2 0.136LUT5 \in_transfer_q_i_1 0.043

Path---( 11183 )
0.388FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 11184 )
0.388FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 11185 )
0.388FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 11186 )
0.388FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 11187 )
0.857FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.166LUT6 \byte_count_q[6]_i_1 0.123

Path---( 11188 )
0.857FDCE \u_sie/byte_count_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.166LUT6 \byte_count_q[6]_i_1 0.123

Path---( 11189 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 11190 )
0.519FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.124

Path---( 11191 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[47][7]_i_1__0 0.123

Path---( 11192 )
0.395FDCE \sof_time_q_reg[2] 0.223LUT6 \transfer_start_q_i_7 0.043LUT6 \transfer_start_q_i_4 0.043LUT6 \transfer_start_q_i_2 0.043LUT4 \fifo_flush_q_i_1 0.043

Path---( 11193 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 11194 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 11195 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 11196 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[52][7]_i_1__0 0.043

Path---( 11197 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[14][7]_i_1__0 0.138

Path---( 11198 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[53][7]_i_1__0 0.134

Path---( 11199 )
0.440FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT4 \ram[48][7]_i_2__0 0.047LUT5 \ram[53][7]_i_1__0 0.134

Path---( 11200 )
0.445FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \wr_ptr[5]_i_2 0.043

Path---( 11201 )
0.365FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[59][7]_i_1__0 0.129

Path---( 11202 )
0.365FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[59][7]_i_1__0 0.129

Path---( 11203 )
0.365FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[59][7]_i_1__0 0.129

Path---( 11204 )
0.365FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[59][7]_i_1__0 0.129

Path---( 11205 )
0.365FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \ram[59][7]_i_1__0 0.129

Path---( 11206 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[4][7]_i_1 0.138

Path---( 11207 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[4][7]_i_1 0.138

Path---( 11208 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[4][7]_i_1 0.138

Path---( 11209 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[4][7]_i_1 0.138

Path---( 11210 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[4][7]_i_1 0.138

Path---( 11211 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[4][7]_i_1 0.138

Path---( 11212 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[4][7]_i_1 0.138

Path---( 11213 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 11214 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 11215 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[27][7]_i_1__0 0.138

Path---( 11216 )
0.519FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.124

Path---( 11217 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[10][7]_i_1__0 0.138

Path---( 11218 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11219 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11220 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11221 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11222 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[39][7]_i_1__0 0.043

Path---( 11223 )
0.360FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11224 )
0.360FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11225 )
0.353FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11226 )
0.353FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11227 )
0.491FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \transfer_start_q_i_3 0.132LUT6 \transfer_start_q_i_2 0.043LUT4 \fifo_flush_q_i_1 0.043

Path---( 11228 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[47][7]_i_1__0 0.043

Path---( 11229 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[47][7]_i_1__0 0.043

Path---( 11230 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 11231 )
0.396FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11232 )
0.907FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.053CARRY4 \p_0_out_carry__2 0.111LUT6 \byte_count_q[15]_i_2 0.122

Path---( 11233 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[17][7]_i_1__0 0.123

Path---( 11234 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 11235 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[39][7]_i_1__0 0.123

Path---( 11236 )
0.907FDCE \u_sie/byte_count_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.053CARRY4 \p_0_out_carry__2 0.111LUT6 \byte_count_q[15]_i_2 0.122

Path---( 11237 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11238 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11239 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11240 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11241 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11242 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11243 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11244 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[12][7]_i_1 0.138

Path---( 11245 )
0.388FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \wr_ptr[2]_i_1 0.043

Path---( 11246 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[9]_i_1 0.136

Path---( 11247 )
0.725FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.339LUT6 \byte_count_q[4]_i_1 0.120

Path---( 11248 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[7][7]_i_1__0 0.043

Path---( 11249 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[7][7]_i_1__0 0.043

Path---( 11250 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[7][7]_i_1__0 0.043

Path---( 11251 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 11252 )
0.725FDCE \u_sie/byte_count_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.339LUT6 \byte_count_q[4]_i_1 0.120

Path---( 11253 )
0.354FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 11254 )
0.354FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 11255 )
0.354FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 11256 )
0.354FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 11257 )
0.354FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[28][7]_i_1 0.052

Path---( 11258 )
0.465FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \rd_data_q[28]_i_2 0.136LUT2 \rd_data_q[28]_i_1 0.055

Path---( 11259 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11260 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11261 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11262 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 11263 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 11264 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \ram[16][7]_i_2__0 0.043LUT5 \ram[20][7]_i_1__0 0.043

Path---( 11265 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11266 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11267 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11268 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11269 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 11270 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 11271 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[17][7]_i_1__0 0.123

Path---( 11272 )
0.519FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.124

Path---( 11273 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11274 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11275 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11276 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11277 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11278 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11279 )
0.519FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.124

Path---( 11280 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 11281 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 11282 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 11283 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 11284 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 11285 )
0.487FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \FSM_sequential_state_q[3]_i_4 0.051LUT6 \status_crc_err_q_i_2 0.134LUT6 \status_crc_err_q_i_1 0.043

Path---( 11286 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 11287 )
0.399FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT5 \wr_ptr[3]_i_1 0.054

Path---( 11288 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[47][7]_i_1__0 0.123

Path---( 11289 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[47][7]_i_1__0 0.123

Path---( 11290 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11291 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11292 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11293 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11294 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[12][7]_i_1 0.126

Path---( 11295 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[12][7]_i_1 0.126

Path---( 11296 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 11297 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[6]_i_1 0.136

Path---( 11298 )
0.445FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT3 \rd_ptr[1]_i_1__0 0.043

Path---( 11299 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[32][7]_i_1__0 0.043

Path---( 11300 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[32][7]_i_1__0 0.043

Path---( 11301 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[32][7]_i_1__0 0.043

Path---( 11302 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[32][7]_i_1__0 0.043

Path---( 11303 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[32][7]_i_1__0 0.043

Path---( 11304 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[32][7]_i_1__0 0.043

Path---( 11305 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[32][7]_i_1__0 0.043

Path---( 11306 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[32][7]_i_1__0 0.043

Path---( 11307 )
0.395FDCE \sof_time_q_reg[11] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \transfer_start_q_i_4 0.043LUT6 \transfer_start_q_i_2 0.043LUT4 \fifo_flush_q_i_1 0.043

Path---( 11308 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 11309 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 11310 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11311 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11312 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11313 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11314 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11315 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 11316 )
0.360FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11317 )
0.353FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11318 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[14]_i_1 0.132

Path---( 11319 )
0.317FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 11320 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[12][7]_i_1 0.138

Path---( 11321 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[12][7]_i_1 0.138

Path---( 11322 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[12][7]_i_1 0.138

Path---( 11323 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[12][7]_i_1 0.138

Path---( 11324 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[38][7]_i_1__0 0.043

Path---( 11325 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[38][7]_i_1__0 0.043

Path---( 11326 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[38][7]_i_1__0 0.043

Path---( 11327 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 11328 )
0.388FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \wr_ptr[2]_i_1 0.043

Path---( 11329 )
0.610FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.124

Path---( 11330 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11331 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11332 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11333 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11334 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11335 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11336 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11337 )
0.466FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052LUT6 \rd_data_q[28]_i_2 0.136LUT2 \rd_data_q[28]_i_1 0.055

Path---( 11338 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 11339 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 11340 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 11341 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 11342 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 11343 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 11344 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 11345 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_token_ep_addr_q[3]_i_1 0.136

Path---( 11346 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_data_tx_len_q[15]_i_1 0.136

Path---( 11347 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_data_tx_len_q[15]_i_1 0.136

Path---( 11348 )
0.410FDCE \bvalid_q_reg 0.223LUT3 \usb_xfer_data_tx_len_q[15]_i_2 0.051LUT6 \usb_xfer_data_tx_len_q[15]_i_1 0.136

Path---( 11349 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11350 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11351 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11352 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11353 )
0.451FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT4 \wr_ptr[2]_i_1 0.043

Path---( 11354 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11355 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11356 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11357 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11358 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[6][7]_i_1__0 0.043

Path---( 11359 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[3][7]_i_1__0 0.043

Path---( 11360 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 11361 )
0.424FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 11362 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11363 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11364 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11365 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[10][7]_i_1__0 0.043

Path---( 11366 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 11367 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 11368 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[3][7]_i_1__0 0.138

Path---( 11369 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 11370 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 11371 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 11372 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 11373 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 11374 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11375 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11376 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11377 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11378 )
0.399FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT5 \wr_ptr[3]_i_1 0.054

Path---( 11379 )
0.317FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 11380 )
0.317FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 11381 )
0.317FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 11382 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[9][7]_i_1__0 0.138

Path---( 11383 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[9][7]_i_1__0 0.138

Path---( 11384 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[9][7]_i_1__0 0.138

Path---( 11385 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 11386 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 11387 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 11388 )
0.395FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \transfer_start_q_i_4 0.043LUT6 \transfer_start_q_i_2 0.043LUT4 \sof_transfer_q_i_1 0.043

Path---( 11389 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT5 \rd_ptr[3]_i_1 0.043

Path---( 11390 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT5 \ram[43][7]_i_1__0 0.043

Path---( 11391 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT5 \ram[43][7]_i_1__0 0.043

Path---( 11392 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT5 \ram[43][7]_i_1__0 0.043

Path---( 11393 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT5 \ram[43][7]_i_1__0 0.043

Path---( 11394 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11395 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11396 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11397 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11398 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11399 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11400 )
0.462FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT5 \wr_ptr[3]_i_1 0.054

Path---( 11401 )
0.353FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 11402 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 11403 )
0.489FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \transfer_start_q_i_2 0.136LUT5 \transfer_start_q_i_1 0.043

Path---( 11404 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11405 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11406 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11407 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11408 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11409 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11410 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11411 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11412 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 11413 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 11414 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[32][7]_i_2__0 0.043LUT6 \ram[38][7]_i_1__0 0.043

Path---( 11415 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 11416 )
0.396FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11417 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11418 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11419 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11420 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11421 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11422 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[15][7]_i_1__0 0.043

Path---( 11423 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[15][7]_i_1__0 0.043

Path---( 11424 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 11425 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[4][7]_i_1 0.043

Path---( 11426 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11427 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11428 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11429 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11430 )
0.310FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051

Path---( 11431 )
0.310FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051

Path---( 11432 )
0.310FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051

Path---( 11433 )
0.310FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051

Path---( 11434 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 11435 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \wr_ptr[1]_i_1__0 0.043

Path---( 11436 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 11437 )
0.490FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \transfer_start_q_i_3 0.132LUT6 \transfer_start_q_i_2 0.043LUT4 \fifo_flush_q_i_1 0.043

Path---( 11438 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 11439 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[27][7]_i_1__0 0.138

Path---( 11440 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 11441 )
0.353FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 11442 )
0.353FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 11443 )
0.353FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 11444 )
0.353FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[5]_i_1 0.051

Path---( 11445 )
0.388FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \wr_ptr[2]_i_1 0.043

Path---( 11446 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 11447 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11448 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11449 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 11450 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 11451 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11452 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11453 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11454 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11455 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 11456 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11457 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11458 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11459 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 11460 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11461 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11462 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11463 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11464 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 11465 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11466 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11467 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11468 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11469 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 11470 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[18][7]_i_1__0 0.138

Path---( 11471 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[18][7]_i_1__0 0.138

Path---( 11472 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[18][7]_i_1__0 0.138

Path---( 11473 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[18][7]_i_1__0 0.138

Path---( 11474 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[18][7]_i_1__0 0.138

Path---( 11475 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[18][7]_i_1__0 0.138

Path---( 11476 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[18][7]_i_1__0 0.138

Path---( 11477 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[18][7]_i_1__0 0.138

Path---( 11478 )
0.306FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT3 \ram[26][7]_i_1__0 0.047

Path---( 11479 )
0.306FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT3 \ram[26][7]_i_1__0 0.047

Path---( 11480 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11481 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11482 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11483 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11484 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11485 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11486 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 11487 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11488 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 11489 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 11490 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 11491 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 11492 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 11493 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 11494 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 11495 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 11496 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 11497 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[19][7]_i_1__0 0.138

Path---( 11498 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[19][7]_i_1__0 0.138

Path---( 11499 )
0.399FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT5 \wr_ptr[3]_i_1 0.054

Path---( 11500 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 11501 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[7][7]_i_1__0 0.043

Path---( 11502 )
0.360FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11503 )
0.353FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11504 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 11505 )
0.395FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT5 \resp_expected_q_i_1 0.043

Path---( 11506 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 11507 )
0.593FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.167LUT6 \byte_count_q[1]_i_1 0.124

Path---( 11508 )
0.856FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.111LUT6 \byte_count_q[9]_i_1 0.124

Path---( 11509 )
0.856FDCE \u_sie/byte_count_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.111LUT6 \byte_count_q[9]_i_1 0.124

Path---( 11510 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 11511 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11512 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11513 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11514 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 11515 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \count[6]_i_7 0.043LUT6 \count[6]_i_2__0 0.043

Path---( 11516 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[14][7]_i_1__0 0.138

Path---( 11517 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[14][7]_i_1__0 0.138

Path---( 11518 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[14][7]_i_1__0 0.138

Path---( 11519 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[13][7]_i_1__0 0.138

Path---( 11520 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[13][7]_i_1__0 0.138

Path---( 11521 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[13][7]_i_1__0 0.138

Path---( 11522 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[13][7]_i_1__0 0.138

Path---( 11523 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[13][7]_i_1__0 0.138

Path---( 11524 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[13][7]_i_1__0 0.138

Path---( 11525 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[13][7]_i_1__0 0.138

Path---( 11526 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 11527 )
0.453FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \transfer_start_q_i_2 0.136LUT4 \fifo_flush_q_i_1 0.043

Path---( 11528 )
0.854FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.111LUT6 \byte_count_q[11]_i_1 0.122

Path---( 11529 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11530 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11531 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11532 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11533 )
0.686FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.261LUT6 \byte_count_q[2]_i_1 0.123

Path---( 11534 )
0.854FDCE \u_sie/byte_count_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.111LUT6 \byte_count_q[11]_i_1 0.122

Path---( 11535 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11536 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11537 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11538 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11539 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[2]_i_1 0.043

Path---( 11540 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11541 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11542 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11543 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11544 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[23][7]_i_1__0 0.138

Path---( 11545 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[23][7]_i_1__0 0.138

Path---( 11546 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[23][7]_i_1__0 0.138

Path---( 11547 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[23][7]_i_1__0 0.138

Path---( 11548 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[23][7]_i_1__0 0.138

Path---( 11549 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[2][7]_i_1__0 0.043

Path---( 11550 )
0.396FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11551 )
0.396FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11552 )
0.396FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11553 )
0.396FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11554 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[23][7]_i_1__0 0.138

Path---( 11555 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11556 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11557 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11558 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11559 )
0.536FDPE \u_sie/crc_sum_q_reg[1] 0.223LUT4 \status_crc_err_q_i_6 0.043LUT5 \status_crc_err_q_i_4 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[1]_i_1 0.132

Path---( 11560 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[13][7]_i_1__0 0.043

Path---( 11561 )
0.572FDPE \u_sie/crc_sum_q_reg[8] 0.259LUT4 \status_crc_err_q_i_5 0.043LUT5 \status_crc_err_q_i_3 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[1]_i_1 0.132

Path---( 11562 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11563 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11564 )
0.837FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.149LUT6 \byte_count_q[8]_i_1 0.120

Path---( 11565 )
0.491FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT5 \resp_expected_q_i_1 0.043

Path---( 11566 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[3]_i_1 0.136

Path---( 11567 )
0.536FDPE \u_sie/crc_sum_q_reg[1] 0.223LUT4 \status_crc_err_q_i_6 0.043LUT5 \status_crc_err_q_i_4 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[2]_i_1 0.132

Path---( 11568 )
0.306FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT3 \ram[26][7]_i_1__0 0.047

Path---( 11569 )
0.572FDPE \u_sie/crc_sum_q_reg[8] 0.259LUT4 \status_crc_err_q_i_5 0.043LUT5 \status_crc_err_q_i_3 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[2]_i_1 0.132

Path---( 11570 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11571 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11572 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[2]_i_1 0.136

Path---( 11573 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[12][7]_i_1 0.126

Path---( 11574 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[19][7]_i_1__0 0.138

Path---( 11575 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[19][7]_i_1__0 0.138

Path---( 11576 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[19][7]_i_1__0 0.138

Path---( 11577 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[19][7]_i_1__0 0.138

Path---( 11578 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[14][7]_i_1__0 0.043

Path---( 11579 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 11580 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 11581 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 11582 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 11583 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 11584 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[17][7]_i_1__0 0.123

Path---( 11585 )
0.395FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \transfer_start_q_i_4 0.043LUT6 \transfer_start_q_i_2 0.043LUT5 \in_transfer_q_i_1 0.043

Path---( 11586 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 11587 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 11588 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[12][7]_i_1 0.138

Path---( 11589 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11590 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11591 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11592 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11593 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 11594 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 11595 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 11596 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[9]_i_1 0.132

Path---( 11597 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 11598 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 11599 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 11600 )
0.360FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 11601 )
0.395FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT5 \resp_expected_q_i_1 0.043

Path---( 11602 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 11603 )
0.360FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[5]_i_1 0.051

Path---( 11604 )
0.395FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \transfer_start_q_i_4 0.043LUT6 \transfer_start_q_i_2 0.043LUT5 \resp_expected_q_i_1 0.043

Path---( 11605 )
0.388FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \wr_ptr[5]_i_2 0.043

Path---( 11606 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[15][7]_i_1__0 0.043

Path---( 11607 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[15][7]_i_1__0 0.043

Path---( 11608 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[15][7]_i_1__0 0.043

Path---( 11609 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[15][7]_i_1__0 0.043

Path---( 11610 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \wr_ptr[1]_i_1__0 0.043

Path---( 11611 )
0.572FDPE \u_sie/crc_sum_q_reg[13] 0.259LUT4 \status_crc_err_q_i_5 0.043LUT5 \status_crc_err_q_i_3 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[1]_i_1 0.132

Path---( 11612 )
0.451FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[0]_i_1__0 0.049

Path---( 11613 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11614 )
0.572FDPE \u_sie/crc_sum_q_reg[13] 0.259LUT4 \status_crc_err_q_i_5 0.043LUT5 \status_crc_err_q_i_3 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[2]_i_1 0.132

Path---( 11615 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 11616 )
0.360FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11617 )
0.360FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11618 )
0.360FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11619 )
0.360FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11620 )
0.353FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11621 )
0.353FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11622 )
0.353FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11623 )
0.353FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[25][7]_i_2 0.043LUT3 \ram[26][7]_i_1__0 0.051

Path---( 11624 )
0.310FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051

Path---( 11625 )
0.310FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051

Path---( 11626 )
0.310FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051

Path---( 11627 )
0.310FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051

Path---( 11628 )
0.310FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051

Path---( 11629 )
0.310FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051

Path---( 11630 )
0.310FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051

Path---( 11631 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[13]_i_1 0.132

Path---( 11632 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 11633 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[5][7]_i_1__0 0.138

Path---( 11634 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[5][7]_i_1__0 0.138

Path---( 11635 )
0.837FDCE \u_sie/byte_count_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.149LUT6 \byte_count_q[8]_i_1 0.120

Path---( 11636 )
0.624FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \FSM_sequential_state_q[3]_i_4 0.047LUT6 \status_crc_err_q_i_2 0.134LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[1]_i_1 0.132

Path---( 11637 )
0.411FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052LUT6 \byte_count_q[3]_i_1 0.136

Path---( 11638 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11639 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11640 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11641 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11642 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11643 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11644 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11645 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11646 )
0.411FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052LUT6 \byte_count_q[2]_i_1 0.136

Path---( 11647 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[12][7]_i_1 0.126

Path---( 11648 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[12][7]_i_1 0.126

Path---( 11649 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[12][7]_i_1 0.126

Path---( 11650 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[12][7]_i_1 0.126

Path---( 11651 )
0.624FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \FSM_sequential_state_q[3]_i_4 0.047LUT6 \status_crc_err_q_i_2 0.134LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[2]_i_1 0.132

Path---( 11652 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[51][7]_i_1__0 0.123

Path---( 11653 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[31][7]_i_1__0 0.138

Path---( 11654 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT6 \ram[21][7]_i_1__0 0.043

Path---( 11655 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11656 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11657 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11658 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11659 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11660 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11661 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[9][7]_i_1__0 0.043

Path---( 11662 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 11663 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[5]_i_2 0.043

Path---( 11664 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11665 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11666 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11667 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11668 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[1][7]_i_1__0 0.043

Path---( 11669 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[1][7]_i_1__0 0.043

Path---( 11670 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[51][7]_i_1__0 0.043

Path---( 11671 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[51][7]_i_1__0 0.043

Path---( 11672 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[51][7]_i_1__0 0.043

Path---( 11673 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[51][7]_i_1__0 0.043

Path---( 11674 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 11675 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11676 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11677 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11678 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11679 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 11680 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 11681 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11682 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11683 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11684 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11685 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 11686 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 11687 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 11688 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11689 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11690 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11691 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11692 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11693 )
0.388FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \wr_ptr[5]_i_2 0.043

Path---( 11694 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[11][7]_i_1__0 0.043

Path---( 11695 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[11][7]_i_1__0 0.043

Path---( 11696 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[11][7]_i_1__0 0.043

Path---( 11697 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[11][7]_i_1__0 0.043

Path---( 11698 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[11][7]_i_1__0 0.043

Path---( 11699 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[11][7]_i_1__0 0.043

Path---( 11700 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[11][7]_i_1__0 0.043

Path---( 11701 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[11][7]_i_1__0 0.043

Path---( 11702 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11703 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11704 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11705 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11706 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 11707 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11708 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[2]_i_1 0.043

Path---( 11709 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 11710 )
0.388FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT3 \rd_ptr[1]_i_1__0 0.043

Path---( 11711 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11712 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11713 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11714 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11715 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11716 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11717 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11718 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11719 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 11720 )
0.451FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \wr_ptr[5]_i_2 0.043

Path---( 11721 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[2]_i_1 0.043

Path---( 11722 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 11723 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11724 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11725 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11726 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11727 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[5][7]_i_1__0 0.043

Path---( 11728 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[5][7]_i_1__0 0.043

Path---( 11729 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 11730 )
0.487FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 11731 )
0.388FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \wr_ptr[2]_i_1 0.043

Path---( 11732 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 11733 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 11734 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[19][7]_i_1__0 0.138

Path---( 11735 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[19][7]_i_1__0 0.138

Path---( 11736 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11737 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11738 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11739 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11740 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[52][7]_i_1__0 0.043

Path---( 11741 )
0.444FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT2 \ram[22][7]_i_2 0.051LUT6 \ram[22][7]_i_1__0 0.134

Path---( 11742 )
0.306FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT3 \ram[26][7]_i_1__0 0.047

Path---( 11743 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT6 \ram[52][7]_i_1__0 0.043

Path---( 11744 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT6 \ram[21][7]_i_1__0 0.043

Path---( 11745 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11746 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11747 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11748 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11749 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 11750 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 11751 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11752 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11753 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11754 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11755 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11756 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11757 )
0.352FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT5 \rd_ptr[3]_i_1 0.043

Path---( 11758 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11759 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11760 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11761 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11762 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11763 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11764 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11765 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 11766 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[2][7]_i_1__0 0.043

Path---( 11767 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[2][7]_i_1__0 0.043

Path---( 11768 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11769 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11770 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11771 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11772 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11773 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11774 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 11775 )
0.399FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT5 \wr_ptr[3]_i_1 0.054

Path---( 11776 )
0.490FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT5 \resp_expected_q_i_1 0.043

Path---( 11777 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11778 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11779 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11780 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11781 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 11782 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 11783 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[0]_i_1 0.043

Path---( 11784 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[4][7]_i_1 0.138

Path---( 11785 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11786 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11787 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11788 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11789 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 11790 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 11791 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 11792 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 11793 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 11794 )
0.536FDPE \u_sie/crc_sum_q_reg[0] 0.223LUT4 \status_crc_err_q_i_6 0.043LUT5 \status_crc_err_q_i_4 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[1]_i_1 0.132

Path---( 11795 )
0.388FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT3 \rd_ptr[1]_i_1__0 0.043

Path---( 11796 )
0.536FDPE \u_sie/crc_sum_q_reg[0] 0.223LUT4 \status_crc_err_q_i_6 0.043LUT5 \status_crc_err_q_i_4 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[2]_i_1 0.132

Path---( 11797 )
0.388FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT4 \wr_ptr[2]_i_1 0.043

Path---( 11798 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT3 \ram[25][7]_i_1__0 0.043

Path---( 11799 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11800 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11801 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11802 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11803 )
0.519FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT2 \sof_time_q[0]_i_7 0.043CARRY4 \sof_time_q_reg[0]_i_2 0.124

Path---( 11804 )
0.572FDPE \u_sie/crc_sum_q_reg[7] 0.259LUT4 \status_crc_err_q_i_5 0.043LUT5 \status_crc_err_q_i_3 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[1]_i_1 0.132

Path---( 11805 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11806 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11807 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11808 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 11809 )
0.395FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \transfer_start_q_i_4 0.043LUT6 \transfer_start_q_i_2 0.043LUT5 \transfer_start_q_i_1 0.043

Path---( 11810 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[14][7]_i_1__0 0.138

Path---( 11811 )
0.572FDPE \u_sie/crc_sum_q_reg[7] 0.259LUT4 \status_crc_err_q_i_5 0.043LUT5 \status_crc_err_q_i_3 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[2]_i_1 0.132

Path---( 11812 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[27][7]_i_1__0 0.138

Path---( 11813 )
0.801FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.111LUT6 \byte_count_q[7]_i_1 0.122

Path---( 11814 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11815 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11816 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11817 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11818 )
0.801FDCE \u_sie/byte_count_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.111LUT6 \byte_count_q[7]_i_1 0.122

Path---( 11819 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11820 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11821 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11822 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11823 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 11824 )
0.388FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \wr_ptr[5]_i_2 0.043

Path---( 11825 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 11826 )
0.451FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 11827 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 11828 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 11829 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT2 \ram[19][7]_i_2 0.053LUT6 \ram[23][7]_i_1__0 0.138

Path---( 11830 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 11831 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 11832 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 11833 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 11834 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 11835 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[52][7]_i_1__0 0.043

Path---( 11836 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT6 \ram[52][7]_i_1__0 0.043

Path---( 11837 )
0.399FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT5 \wr_ptr[3]_i_1 0.054

Path---( 11838 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11839 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11840 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11841 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT6 \rd_ptr[4]_i_1 0.043

Path---( 11842 )
0.266FDCE \rvalid_q_reg 0.223LUT2 \rd_data_q[31]_i_1 0.043

Path---( 11843 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 11844 )
0.395FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT5 \in_transfer_q_i_1 0.043

Path---( 11845 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 11846 )
0.395FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \transfer_start_q_i_4 0.043LUT6 \transfer_start_q_i_2 0.043LUT4 \sof_transfer_q_i_1 0.043

Path---( 11847 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 11848 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 11849 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[10]_i_1 0.132

Path---( 11850 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11851 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11852 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11853 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11854 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11855 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11856 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11857 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[29][7]_i_1__0 0.043

Path---( 11858 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \status_timeout_q_i_1 0.132

Path---( 11859 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 11860 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 11861 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 11862 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \count[6]_i_7 0.043LUT6 \count[5]_i_1__0 0.043

Path---( 11863 )
0.306FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT3 \ram[26][7]_i_1__0 0.047

Path---( 11864 )
0.306FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT3 \ram[26][7]_i_1__0 0.047

Path---( 11865 )
0.306FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT3 \ram[26][7]_i_1__0 0.047

Path---( 11866 )
0.306FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT3 \ram[26][7]_i_1__0 0.047

Path---( 11867 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[0][7]_i_1__0 0.138

Path---( 11868 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[0][7]_i_1__0 0.138

Path---( 11869 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[0][7]_i_1__0 0.138

Path---( 11870 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[0][7]_i_1__0 0.138

Path---( 11871 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[0][7]_i_1__0 0.138

Path---( 11872 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[0][7]_i_1__0 0.138

Path---( 11873 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[0][7]_i_1__0 0.138

Path---( 11874 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[0][7]_i_1__0 0.138

Path---( 11875 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 11876 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11877 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11878 )
0.395FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT5 \resp_expected_q_i_1 0.043

Path---( 11879 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[14][7]_i_1__0 0.043

Path---( 11880 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[14][7]_i_1__0 0.043

Path---( 11881 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[14][7]_i_1__0 0.043

Path---( 11882 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 11883 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[1]_i_1 0.136

Path---( 11884 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 11885 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 11886 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 11887 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[17][7]_i_1__0 0.123

Path---( 11888 )
0.491FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT5 \in_transfer_q_i_1 0.043

Path---( 11889 )
0.395FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT5 \resp_expected_q_i_1 0.043

Path---( 11890 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 11891 )
0.388FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT3 \rd_ptr[1]_i_1__0 0.043

Path---( 11892 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 11893 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[12][7]_i_1 0.126

Path---( 11894 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[11][7]_i_1__0 0.138

Path---( 11895 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[11][7]_i_1__0 0.138

Path---( 11896 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[11][7]_i_1__0 0.138

Path---( 11897 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[11][7]_i_1__0 0.138

Path---( 11898 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[11][7]_i_1__0 0.138

Path---( 11899 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[11][7]_i_1__0 0.138

Path---( 11900 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[11][7]_i_1__0 0.138

Path---( 11901 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[11][7]_i_1__0 0.138

Path---( 11902 )
0.395FDCE \sof_time_q_reg[5] 0.223LUT5 \transfer_start_q_i_5 0.043LUT6 \transfer_start_q_i_3 0.043LUT6 \transfer_start_q_i_2 0.043LUT5 \resp_expected_q_i_1 0.043

Path---( 11903 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 11904 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 11905 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 11906 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 11907 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 11908 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 11909 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 11910 )
0.697FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.309LUT6 \byte_count_q[3]_i_1 0.122

Path---( 11911 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 11912 )
0.697FDCE \u_sie/byte_count_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.309LUT6 \byte_count_q[3]_i_1 0.122

Path---( 11913 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 11914 )
0.405FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT2 \ram[17][7]_i_2__0 0.126LUT6 \ram[17][7]_i_1__0 0.043

Path---( 11915 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 11916 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 11917 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 11918 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 11919 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 11920 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 11921 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 11922 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 11923 )
0.910FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.166LUT6 \byte_count_q[10]_i_1 0.123

Path---( 11924 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[3]_i_1 0.132

Path---( 11925 )
0.395FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT5 \in_transfer_q_i_1 0.043

Path---( 11926 )
0.910FDCE \u_sie/byte_count_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.302CARRY4 \p_0_out_carry__0 0.053CARRY4 \p_0_out_carry__1 0.166LUT6 \byte_count_q[10]_i_1 0.123

Path---( 11927 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 11928 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[32][7]_i_1__0 0.043

Path---( 11929 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[32][7]_i_1__0 0.043

Path---( 11930 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[32][7]_i_1__0 0.043

Path---( 11931 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[32][7]_i_1__0 0.043

Path---( 11932 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[32][7]_i_1__0 0.043

Path---( 11933 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[32][7]_i_1__0 0.043

Path---( 11934 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[32][7]_i_1__0 0.043

Path---( 11935 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[32][7]_i_1__0 0.043

Path---( 11936 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 11937 )
0.352FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11938 )
0.352FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11939 )
0.352FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11940 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[2]_i_1 0.132

Path---( 11941 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 11942 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 11943 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 11944 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT6 \ram[21][7]_i_1__0 0.043

Path---( 11945 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \wr_ptr[1]_i_1__0 0.043

Path---( 11946 )
0.352FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11947 )
0.352FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11948 )
0.352FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11949 )
0.445FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[0]_i_1 0.043

Path---( 11950 )
0.445FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT6 \wr_ptr[4]_i_1 0.043

Path---( 11951 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[7]_i_1 0.132

Path---( 11952 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 11953 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 11954 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[15]_i_2 0.132

Path---( 11955 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[8][7]_i_1__0 0.138

Path---( 11956 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[8][7]_i_1__0 0.138

Path---( 11957 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[8][7]_i_1__0 0.138

Path---( 11958 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[8][7]_i_1__0 0.138

Path---( 11959 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[8][7]_i_1__0 0.138

Path---( 11960 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[8][7]_i_1__0 0.138

Path---( 11961 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[8][7]_i_1__0 0.138

Path---( 11962 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[8][7]_i_1__0 0.138

Path---( 11963 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11964 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11965 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11966 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 11967 )
0.411FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052LUT6 \byte_count_q[1]_i_1 0.136

Path---( 11968 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 11969 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 11970 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[31][7]_i_1__0 0.138

Path---( 11971 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[31][7]_i_1__0 0.138

Path---( 11972 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[31][7]_i_1__0 0.138

Path---( 11973 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[31][7]_i_1__0 0.138

Path---( 11974 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[31][7]_i_1__0 0.138

Path---( 11975 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[17][7]_i_1__0 0.123

Path---( 11976 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 11977 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[13][7]_i_1__0 0.043

Path---( 11978 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[13][7]_i_1__0 0.043

Path---( 11979 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[13][7]_i_1__0 0.043

Path---( 11980 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[13][7]_i_1__0 0.043

Path---( 11981 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[13][7]_i_1__0 0.043

Path---( 11982 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[13][7]_i_1__0 0.043

Path---( 11983 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[13][7]_i_1__0 0.043

Path---( 11984 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 11985 )
0.388FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 11986 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[27][7]_i_1__0 0.138

Path---( 11987 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[27][7]_i_1__0 0.138

Path---( 11988 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 11989 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 11990 )
0.448FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \wr_ptr[5]_i_3 0.043LUT3 \wr_ptr[1]_i_1 0.046

Path---( 11991 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 11992 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11993 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11994 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 11995 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[27][7]_i_1__0 0.043

Path---( 11996 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \wr_ptr[5]_i_2__0 0.043

Path---( 11997 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 11998 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 11999 )
0.536FDPE \u_sie/crc_sum_q_reg[14] 0.223LUT4 \status_crc_err_q_i_6 0.043LUT5 \status_crc_err_q_i_4 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[1]_i_1 0.132

Path---( 12000 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12001 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[27][7]_i_1__0 0.138

Path---( 12002 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[27][7]_i_1__0 0.138

Path---( 12003 )
0.536FDPE \u_sie/crc_sum_q_reg[14] 0.223LUT4 \status_crc_err_q_i_6 0.043LUT5 \status_crc_err_q_i_4 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[2]_i_1 0.132

Path---( 12004 )
0.394FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[0]_i_1__0 0.049

Path---( 12005 )
0.352FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[5]_i_2 0.043

Path---( 12006 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12007 )
0.352FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 12008 )
0.501FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[21][7]_i_2 0.131LUT6 \ram[21][7]_i_1__0 0.134

Path---( 12009 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12010 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT5 \token_q[0]_i_1 0.136

Path---( 12011 )
0.395FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \transfer_start_q_i_4 0.043LUT6 \transfer_start_q_i_2 0.043LUT5 \in_transfer_q_i_1 0.043

Path---( 12012 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 12013 )
0.529FDPE \u_sie/crc_sum_q_reg[5] 0.259LUT5 \status_crc_err_q_i_4 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[1]_i_1 0.132

Path---( 12014 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 12015 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[2]_i_1 0.043

Path---( 12016 )
0.529FDPE \u_sie/crc_sum_q_reg[5] 0.259LUT5 \status_crc_err_q_i_4 0.043LUT6 \status_crc_err_q_i_2 0.043LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[2]_i_1 0.132

Path---( 12017 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT5 \token_q[3]_i_1 0.136

Path---( 12018 )
0.453FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT4 \rd_ptr[5]_i_2__0 0.051

Path---( 12019 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12020 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12021 )
0.395FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT5 \transfer_start_q_i_1 0.043

Path---( 12022 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT2 \ram[19][7]_i_2 0.053LUT6 \ram[23][7]_i_1__0 0.138

Path---( 12023 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 12024 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 12025 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12026 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[0]_i_1 0.132

Path---( 12027 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12028 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 12029 )
0.352FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \ram[17][7]_i_3 0.043LUT6 \ram[17][7]_i_1__0 0.043

Path---( 12030 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12031 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 12032 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12033 )
0.388FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \wr_ptr[5]_i_2 0.043

Path---( 12034 )
0.448FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 12035 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[10]_i_1 0.136

Path---( 12036 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12037 )
0.394FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[0]_i_1__0 0.049

Path---( 12038 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12039 )
0.490FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT5 \in_transfer_q_i_1 0.043

Path---( 12040 )
0.491FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT5 \transfer_start_q_i_1 0.043

Path---( 12041 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12042 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12043 )
0.499FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049LUT6 \rd_data_q[28]_i_2 0.136LUT2 \rd_data_q[28]_i_1 0.055

Path---( 12044 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[14][7]_i_1__0 0.138

Path---( 12045 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[31][7]_i_1__0 0.126

Path---( 12046 )
0.352FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 12047 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12048 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[5]_i_1 0.132

Path---( 12049 )
0.352FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[0]_i_1 0.043

Path---( 12050 )
0.452FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 12051 )
0.452FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 12052 )
0.452FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 12053 )
0.452FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 12054 )
0.395FDCE \sof_time_q_reg[5] 0.223LUT5 \transfer_start_q_i_5 0.043LUT6 \transfer_start_q_i_3 0.043LUT6 \transfer_start_q_i_2 0.043LUT4 \sof_transfer_q_i_1 0.043

Path---( 12055 )
0.388FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \wr_ptr[5]_i_2 0.043

Path---( 12056 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT5 \rd_ptr[3]_i_1 0.043

Path---( 12057 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[22][7]_i_2 0.127LUT6 \ram[22][7]_i_1__0 0.134

Path---( 12058 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 12059 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[6]_i_1__0 0.043

Path---( 12060 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[2][7]_i_1__0 0.043

Path---( 12061 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[14][7]_i_1__0 0.043

Path---( 12062 )
0.395FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT5 \transfer_start_q_i_1 0.043

Path---( 12063 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12064 )
0.313FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \count[6]_i_3__0 0.043LUT3 \count[0]_i_1__0 0.047

Path---( 12065 )
0.411FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052LUT6 \byte_count_q[10]_i_1 0.136

Path---( 12066 )
0.388FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT3 \rd_ptr[1]_i_1__0 0.043

Path---( 12067 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12068 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12069 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12070 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12071 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[51][7]_i_1__0 0.123

Path---( 12072 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[51][7]_i_1__0 0.123

Path---( 12073 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[51][7]_i_1__0 0.123

Path---( 12074 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[51][7]_i_1__0 0.123

Path---( 12075 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[52][7]_i_1__0 0.043

Path---( 12076 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[52][7]_i_1__0 0.043

Path---( 12077 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[52][7]_i_1__0 0.043

Path---( 12078 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT6 \ram[52][7]_i_1__0 0.043

Path---( 12079 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT6 \ram[52][7]_i_1__0 0.043

Path---( 12080 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT6 \ram[52][7]_i_1__0 0.043

Path---( 12081 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12082 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12083 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12084 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \wr_ptr[5]_i_2__0 0.043

Path---( 12085 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12086 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12087 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \count[6]_i_7 0.043LUT6 \count[6]_i_2__0 0.043

Path---( 12088 )
0.352FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT6 \rd_ptr[4]_i_1 0.043

Path---( 12089 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \wr_ptr[1]_i_1__0 0.043

Path---( 12090 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \status_response_q[7]_i_1 0.043

Path---( 12091 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \status_response_q[7]_i_1 0.043

Path---( 12092 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \status_response_q[7]_i_1 0.043

Path---( 12093 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \status_response_q[7]_i_1 0.043

Path---( 12094 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \status_response_q[7]_i_1 0.043

Path---( 12095 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 12096 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 12097 )
0.395FDCE \u_sie/byte_count_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[0]_i_1 0.043

Path---( 12098 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12099 )
0.395FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT5 \in_transfer_q_i_1 0.043

Path---( 12100 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12101 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12102 )
0.394FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[0]_i_1__0 0.049

Path---( 12103 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 12104 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 12105 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 12106 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 12107 )
0.395FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT5 \in_transfer_q_i_1 0.043

Path---( 12108 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[27][7]_i_1__0 0.043

Path---( 12109 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12110 )
0.388FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT3 \rd_ptr[1]_i_1__0 0.043

Path---( 12111 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \FSM_sequential_state_q[0]_i_3 0.049LUT6 \FSM_sequential_state_q[0]_i_1 0.136

Path---( 12112 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[0][7]_i_1__0 0.043

Path---( 12113 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[0][7]_i_1__0 0.043

Path---( 12114 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[0][7]_i_1__0 0.043

Path---( 12115 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[0][7]_i_1__0 0.043

Path---( 12116 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[0][7]_i_1__0 0.043

Path---( 12117 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[0][7]_i_1__0 0.043

Path---( 12118 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[0][7]_i_1__0 0.043

Path---( 12119 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[0][7]_i_1__0 0.043

Path---( 12120 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12121 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[2][7]_i_1__0 0.043

Path---( 12122 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[2][7]_i_1__0 0.043

Path---( 12123 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[2][7]_i_1__0 0.043

Path---( 12124 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[2][7]_i_1__0 0.043

Path---( 12125 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 12126 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 12127 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 12128 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 12129 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[6][7]_i_1__0 0.043

Path---( 12130 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 12131 )
0.352FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12132 )
0.352FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12133 )
0.352FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12134 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12135 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[12]_i_1 0.136

Path---( 12136 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12137 )
0.395FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \transfer_start_q_i_4 0.043LUT6 \transfer_start_q_i_2 0.043LUT5 \transfer_start_q_i_1 0.043

Path---( 12138 )
0.395FDCE \sof_time_q_reg[8] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT4 \sof_transfer_q_i_1 0.043

Path---( 12139 )
0.352FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12140 )
0.352FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12141 )
0.352FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12142 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[12]_i_1 0.132

Path---( 12143 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[11]_i_1 0.136

Path---( 12144 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[11]_i_1 0.132

Path---( 12145 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12146 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12147 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12148 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12149 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \token_q[4]_i_1 0.043

Path---( 12150 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12151 )
0.592FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[3]_i_4 0.051LUT6 \status_crc_err_q_i_2 0.134LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[1]_i_1 0.132

Path---( 12152 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 12153 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 12154 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 12155 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 12156 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 12157 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12158 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12159 )
0.592FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \FSM_sequential_state_q[3]_i_4 0.051LUT6 \status_crc_err_q_i_2 0.134LUT5 \FSM_sequential_state_q[3]_i_8 0.052LUT6 \FSM_sequential_state_q[2]_i_1 0.132

Path---( 12160 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[7]_i_1 0.136

Path---( 12161 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12162 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12163 )
0.395FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT5 \in_transfer_q_i_1 0.043

Path---( 12164 )
0.444FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT2 \ram[22][7]_i_2 0.051LUT6 \ram[22][7]_i_1__0 0.134

Path---( 12165 )
0.447FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 12166 )
0.309FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT4 \wr_ptr[2]_i_1 0.043

Path---( 12167 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[2]_i_1 0.043

Path---( 12168 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12169 )
0.491FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT4 \sof_transfer_q_i_1 0.043

Path---( 12170 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12171 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12172 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[8]_i_1 0.136

Path---( 12173 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \ram[27][7]_i_1__0 0.138

Path---( 12174 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 12175 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[14]_i_1 0.132

Path---( 12176 )
0.490FDCE \sof_time_q_reg[7] 0.223LUT3 \sof_irq_q_i_5 0.049LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043LUT5 \transfer_start_q_i_1 0.043

Path---( 12177 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT5 \rd_ptr[3]_i_1 0.043

Path---( 12178 )
0.411FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052LUT6 \byte_count_q[12]_i_1 0.136

Path---( 12179 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12180 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[4]_i_1 0.136

Path---( 12181 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT5 \rd_ptr[3]_i_1 0.043

Path---( 12182 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12183 )
0.411FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052LUT6 \byte_count_q[11]_i_1 0.136

Path---( 12184 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 12185 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 12186 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 12187 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_time_q[0]_i_1 0.043

Path---( 12188 )
0.320FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT5 \wr_ptr[3]_i_1 0.054

Path---( 12189 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12190 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 12191 )
0.395FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \transfer_start_q_i_4 0.043LUT6 \transfer_start_q_i_2 0.043LUT4 \sof_transfer_q_i_1 0.043

Path---( 12192 )
0.395FDCE \sof_time_q_reg[3] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT4 \sof_transfer_q_i_1 0.043

Path---( 12193 )
0.388FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[0]_i_1 0.043

Path---( 12194 )
0.403FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \byte_count_q[15]_i_4 0.048LUT6 \byte_count_q[7]_i_1 0.132

Path---( 12195 )
0.388FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \wr_ptr[4]_i_1 0.043

Path---( 12196 )
0.403FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \byte_count_q[15]_i_4 0.048LUT6 \byte_count_q[15]_i_2 0.132

Path---( 12197 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 12198 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12199 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT4 \wr_ptr[2]_i_1 0.043

Path---( 12200 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 12201 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[2]_i_1 0.043

Path---( 12202 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[31][7]_i_1__0 0.138

Path---( 12203 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[31][7]_i_1__0 0.138

Path---( 12204 )
0.395FDCE \sof_time_q_reg[2] 0.223LUT6 \transfer_start_q_i_7 0.043LUT6 \transfer_start_q_i_4 0.043LUT6 \transfer_start_q_i_2 0.043LUT4 \sof_transfer_q_i_1 0.043

Path---( 12205 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT6 \last_tx_time_q[4]_i_1 0.134

Path---( 12206 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT5 \token_q[4]_i_2 0.136

Path---( 12207 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12208 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[6]_i_1 0.132

Path---( 12209 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[8]_i_1 0.132

Path---( 12210 )
0.411FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052LUT6 \byte_count_q[8]_i_1 0.136

Path---( 12211 )
0.445FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT6 \rd_ptr[4]_i_1__0 0.043

Path---( 12212 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12213 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 12214 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT3 \last_tx_time_q[1]_i_1 0.134

Path---( 12215 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12216 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12217 )
0.352FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 12218 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \token_q[2]_i_1 0.136

Path---( 12219 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[1]_i_1 0.132

Path---( 12220 )
0.391FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \wr_ptr[1]_i_1 0.046

Path---( 12221 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[7]_i_2 0.134

Path---( 12222 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12223 )
0.444FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 12224 )
0.356FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT5 \wr_ptr[3]_i_1 0.054

Path---( 12225 )
0.411FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052LUT6 \byte_count_q[4]_i_1 0.136

Path---( 12226 )
0.491FDCE \sof_time_q_reg[10] 0.223LUT3 \sof_irq_q_i_5 0.050LUT6 \transfer_start_q_i_3 0.132LUT6 \transfer_start_q_i_2 0.043LUT4 \sof_transfer_q_i_1 0.043

Path---( 12227 )
0.441FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \byte_count_q[15]_i_4 0.050LUT6 \byte_count_q[4]_i_1 0.132

Path---( 12228 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049LUT6 \byte_count_q[3]_i_1 0.136

Path---( 12229 )
0.395FDCE \u_sie/byte_count_q_reg[0] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[0]_i_1 0.043

Path---( 12230 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT6 \ram[21][7]_i_1__0 0.043

Path---( 12231 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT6 \ram[21][7]_i_1__0 0.043

Path---( 12232 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049LUT6 \byte_count_q[2]_i_1 0.136

Path---( 12233 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[5]_i_2 0.043

Path---( 12234 )
0.352FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 12235 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12236 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12237 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12238 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12239 )
0.388FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[0]_i_1 0.043

Path---( 12240 )
0.445FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT4 \rd_ptr[2]_i_1__0 0.043

Path---( 12241 )
0.388FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \wr_ptr[4]_i_1 0.043

Path---( 12242 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12243 )
0.395FDCE \sof_time_q_reg[12] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT5 \transfer_start_q_i_1 0.043

Path---( 12244 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12245 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 12246 )
0.352FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \wr_ptr[1]_i_1__0 0.043

Path---( 12247 )
0.444FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 12248 )
0.444FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 12249 )
0.444FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 12250 )
0.444FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 12251 )
0.444FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 12252 )
0.352FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \wr_ptr[1]_i_1__0 0.043

Path---( 12253 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[31][7]_i_1__0 0.126

Path---( 12254 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[31][7]_i_1__0 0.126

Path---( 12255 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[31][7]_i_1__0 0.126

Path---( 12256 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[31][7]_i_1__0 0.126

Path---( 12257 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[31][7]_i_1__0 0.126

Path---( 12258 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12259 )
0.451FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT2 \wr_ptr[0]_i_1 0.043

Path---( 12260 )
0.395FDCE \sof_time_q_reg[15] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT5 \transfer_start_q_i_1 0.043

Path---( 12261 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[8][7]_i_1__0 0.043

Path---( 12262 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[8][7]_i_1__0 0.043

Path---( 12263 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[8][7]_i_1__0 0.043

Path---( 12264 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[8][7]_i_1__0 0.043

Path---( 12265 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[8][7]_i_1__0 0.043

Path---( 12266 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[8][7]_i_1__0 0.043

Path---( 12267 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[8][7]_i_1__0 0.043

Path---( 12268 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[8][7]_i_1__0 0.043

Path---( 12269 )
0.451FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT6 \wr_ptr[4]_i_1 0.043

Path---( 12270 )
0.396FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT4 \rd_ptr[5]_i_2__0 0.051

Path---( 12271 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 12272 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12273 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[14][7]_i_1__0 0.138

Path---( 12274 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT3 \ram[0][7]_i_2__0 0.053LUT6 \ram[14][7]_i_1__0 0.138

Path---( 12275 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12276 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[9][7]_i_1__0 0.043

Path---( 12277 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[9][7]_i_1__0 0.043

Path---( 12278 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[9][7]_i_1__0 0.043

Path---( 12279 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12280 )
0.451FDCE \u_fifo_rx/count_reg[2] 0.236LUT6 \count[6]_i_6__0 0.123LUT6 \rd_ptr[5]_i_3 0.043LUT5 \rd_ptr[3]_i_1__0 0.049

Path---( 12281 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12282 )
0.395FDPE \u_sie/crc_sum_q_reg[1] 0.223LUT4 \status_crc_err_q_i_6 0.043LUT5 \status_crc_err_q_i_4 0.043LUT6 \status_crc_err_q_i_2 0.043LUT6 \status_crc_err_q_i_1 0.043

Path---( 12283 )
0.352FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 12284 )
0.431FDPE \u_sie/crc_sum_q_reg[8] 0.259LUT4 \status_crc_err_q_i_5 0.043LUT5 \status_crc_err_q_i_3 0.043LUT6 \status_crc_err_q_i_2 0.043LUT6 \status_crc_err_q_i_1 0.043

Path---( 12285 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[14][7]_i_1__0 0.043

Path---( 12286 )
0.391FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \wr_ptr[1]_i_1 0.046

Path---( 12287 )
0.352FDCE \sof_time_q_reg[9] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 12288 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \token_q[4]_i_1 0.043

Path---( 12289 )
0.405FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT2 \ram[17][7]_i_2__0 0.126LUT6 \ram[17][7]_i_1__0 0.043

Path---( 12290 )
0.394FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[0]_i_1__0 0.049

Path---( 12291 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12292 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12293 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12294 )
0.454FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \wr_ptr[5]_i_3 0.136LUT3 \wr_ptr[1]_i_1 0.046

Path---( 12295 )
0.395FDCE \sof_time_q_reg[13] 0.223LUT6 \sof_irq_q_i_3 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043LUT5 \transfer_start_q_i_1 0.043

Path---( 12296 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12297 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12298 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12299 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12300 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12301 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 12302 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12303 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12304 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12305 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \wr_ptr[5]_i_2__0 0.043

Path---( 12306 )
0.405FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT2 \ram[17][7]_i_2__0 0.126LUT6 \ram[17][7]_i_1__0 0.043

Path---( 12307 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 12308 )
0.396FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT4 \rd_ptr[5]_i_2__0 0.051

Path---( 12309 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[0]_i_1 0.043

Path---( 12310 )
0.443FDCE \sof_time_q_reg[14] 0.223LUT3 \sof_irq_q_i_5 0.045LUT6 \sof_irq_q_i_2 0.132LUT6 \sof_irq_q_i_1 0.043

Path---( 12311 )
0.352FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[2]_i_1 0.043

Path---( 12312 )
0.356FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[0]_i_1__0 0.047

Path---( 12313 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12314 )
0.431FDPE \u_sie/crc_sum_q_reg[13] 0.259LUT4 \status_crc_err_q_i_5 0.043LUT5 \status_crc_err_q_i_3 0.043LUT6 \status_crc_err_q_i_2 0.043LUT6 \status_crc_err_q_i_1 0.043

Path---( 12315 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \count[6]_i_7 0.043LUT6 \count[5]_i_1__0 0.043

Path---( 12316 )
0.352FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[2]_i_1 0.043

Path---( 12317 )
0.388FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[0]_i_1 0.043

Path---( 12318 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[52][7]_i_1__0 0.043

Path---( 12319 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[52][7]_i_1__0 0.043

Path---( 12320 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT6 \ram[52][7]_i_1__0 0.043

Path---( 12321 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT6 \ram[52][7]_i_1__0 0.043

Path---( 12322 )
0.388FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \wr_ptr[4]_i_1 0.043

Path---( 12323 )
0.483FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \FSM_sequential_state_q[3]_i_4 0.047LUT6 \status_crc_err_q_i_2 0.134LUT6 \status_crc_err_q_i_1 0.043

Path---( 12324 )
0.501FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[21][7]_i_2 0.131LUT6 \ram[21][7]_i_1__0 0.134

Path---( 12325 )
0.352FDCE \u_sie/byte_count_q_reg[3] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[0]_i_1 0.043

Path---( 12326 )
0.394FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[0]_i_1__0 0.049

Path---( 12327 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12328 )
0.557FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.167LUT6 \byte_count_q[1]_i_1 0.124

Path---( 12329 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12330 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12331 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12332 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12333 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \rx_time_q[2]_i_2 0.043LUT5 \rx_time_q[1]_i_1 0.043

Path---( 12334 )
0.650FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.261LUT6 \byte_count_q[2]_i_1 0.123

Path---( 12335 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \rx_time_q[2]_i_2 0.043LUT5 \rx_time_q[0]_i_1 0.043

Path---( 12336 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12337 )
0.650FDCE \u_sie/byte_count_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.261LUT6 \byte_count_q[2]_i_1 0.123

Path---( 12338 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12339 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[17][7]_i_1__0 0.123

Path---( 12340 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT6 \ram[17][7]_i_1__0 0.123

Path---( 12341 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT2 \ram[19][7]_i_2 0.053LUT6 \ram[19][7]_i_1__0 0.138

Path---( 12342 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT2 \ram[19][7]_i_2 0.053LUT6 \ram[19][7]_i_1__0 0.138

Path---( 12343 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[27][7]_i_1__0 0.043

Path---( 12344 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[9]_i_1 0.132

Path---( 12345 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12346 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[5]_i_2 0.043

Path---( 12347 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT6 \rd_ptr[4]_i_1 0.043

Path---( 12348 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 12349 )
0.391FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \wr_ptr[1]_i_1 0.046

Path---( 12350 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12351 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[5]_i_2 0.043

Path---( 12352 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12353 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \token_q[4]_i_1 0.043

Path---( 12354 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \token_q[4]_i_1 0.043

Path---( 12355 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \token_q[4]_i_1 0.043

Path---( 12356 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 12357 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12358 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12359 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 12360 )
0.309FDCE \sof_transfer_q_reg 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12361 )
0.309FDCE \sof_transfer_q_reg 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12362 )
0.309FDCE \sof_transfer_q_reg 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12363 )
0.309FDCE \sof_transfer_q_reg 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12364 )
0.309FDCE \sof_transfer_q_reg 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12365 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 12366 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 12367 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 12368 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 12369 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 12370 )
0.354FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \rx_time_q[2]_i_2 0.043LUT5 \rx_time_q[2]_i_1 0.052

Path---( 12371 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[13]_i_1 0.132

Path---( 12372 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12373 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT2 \ram[19][7]_i_2 0.053LUT6 \ram[23][7]_i_1__0 0.138

Path---( 12374 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT2 \ram[19][7]_i_2 0.053LUT6 \ram[23][7]_i_1__0 0.138

Path---( 12375 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT2 \ram[19][7]_i_2 0.053LUT6 \ram[23][7]_i_1__0 0.138

Path---( 12376 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT2 \ram[19][7]_i_2 0.053LUT6 \ram[23][7]_i_1__0 0.138

Path---( 12377 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT2 \ram[19][7]_i_2 0.053LUT6 \ram[23][7]_i_1__0 0.138

Path---( 12378 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 12379 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12380 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12381 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12382 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12383 )
0.309FDCE \u_fifo_rx/count_reg[6] 0.223LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 12384 )
0.309FDCE \u_fifo_rx/count_reg[6] 0.223LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 12385 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12386 )
0.404FDCE \u_fifo_tx/rd_ptr_reg[1] 0.223LUT4 \rd_ptr[5]_i_3__0 0.047LUT4 \rd_ptr[5]_i_2 0.134

Path---( 12387 )
0.501FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[21][7]_i_2 0.131LUT6 \ram[21][7]_i_1__0 0.134

Path---( 12388 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 12389 )
0.557FDCE \u_sie/byte_count_q_reg[1] 0.223LUT6 \p_0_out_carry_i_5 0.043CARRY4 \p_0_out_carry 0.167LUT6 \byte_count_q[1]_i_1 0.124

Path---( 12390 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[0]_i_1__0 0.043

Path---( 12391 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12392 )
0.452FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 12393 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT2 \ram[19][7]_i_2 0.053LUT6 \ram[23][7]_i_1__0 0.138

Path---( 12394 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12395 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12396 )
0.396FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT4 \rd_ptr[5]_i_2__0 0.051

Path---( 12397 )
0.309FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \wr_ptr[5]_i_2 0.043

Path---( 12398 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12399 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12400 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 12401 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT5 \rd_ptr[3]_i_1 0.043

Path---( 12402 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT2 \ram[19][7]_i_2 0.053LUT6 \ram[19][7]_i_1__0 0.138

Path---( 12403 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT2 \ram[19][7]_i_2 0.053LUT6 \ram[19][7]_i_1__0 0.138

Path---( 12404 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT2 \ram[19][7]_i_2 0.053LUT6 \ram[19][7]_i_1__0 0.138

Path---( 12405 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT2 \ram[19][7]_i_2 0.053LUT6 \ram[19][7]_i_1__0 0.138

Path---( 12406 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12407 )
0.407FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[15]_i_2 0.132

Path---( 12408 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12409 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12410 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 12411 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT6 \token_q[1]_i_1 0.136

Path---( 12412 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12413 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT6 \last_tx_time_q[6]_i_1 0.134

Path---( 12414 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT6 \ram[21][7]_i_1__0 0.043

Path---( 12415 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT6 \ram[21][7]_i_1__0 0.043

Path---( 12416 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[2]_i_1 0.134

Path---( 12417 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 12418 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 12419 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 12420 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 12421 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 12422 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 12423 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12424 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 12425 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 12426 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12427 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 12428 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12429 )
0.395FDPE \u_sie/crc_sum_q_reg[0] 0.223LUT4 \status_crc_err_q_i_6 0.043LUT5 \status_crc_err_q_i_4 0.043LUT6 \status_crc_err_q_i_2 0.043LUT6 \status_crc_err_q_i_1 0.043

Path---( 12430 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[22][7]_i_2 0.127LUT6 \ram[22][7]_i_1__0 0.134

Path---( 12431 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[0]_i_1 0.043

Path---( 12432 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[0]_i_1 0.043

Path---( 12433 )
0.431FDPE \u_sie/crc_sum_q_reg[7] 0.259LUT4 \status_crc_err_q_i_5 0.043LUT5 \status_crc_err_q_i_3 0.043LUT6 \status_crc_err_q_i_2 0.043LUT6 \status_crc_err_q_i_1 0.043

Path---( 12434 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12435 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[5]_i_1 0.136

Path---( 12436 )
0.403FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \byte_count_q[15]_i_4 0.048LUT6 \byte_count_q[14]_i_1 0.132

Path---( 12437 )
0.452FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 12438 )
0.452FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 12439 )
0.452FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[55][7]_i_1__0 0.142

Path---( 12440 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 12441 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 12442 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 12443 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 12444 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[30][7]_i_1__0 0.043

Path---( 12445 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12446 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12447 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 12448 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \wr_ptr[5]_i_2 0.043

Path---( 12449 )
0.453FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT5 \last_tx_time_q[3]_i_1 0.143

Path---( 12450 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049LUT6 \byte_count_q[1]_i_1 0.136

Path---( 12451 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[0]_i_1 0.136

Path---( 12452 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12453 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12454 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \status_response_q[7]_i_1 0.043

Path---( 12455 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \status_response_q[7]_i_1 0.043

Path---( 12456 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \status_response_q[7]_i_1 0.043

Path---( 12457 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \status_response_q[7]_i_1 0.043

Path---( 12458 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \status_response_q[7]_i_1 0.043

Path---( 12459 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 12460 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \status_response_q[7]_i_1 0.043

Path---( 12461 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12462 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 12463 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 12464 )
0.388FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT6 \rd_ptr[4]_i_1 0.043

Path---( 12465 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12466 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \FSM_sequential_state_q[0]_i_3 0.051LUT6 \FSM_sequential_state_q[0]_i_1 0.136

Path---( 12467 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT6 \rd_ptr[4]_i_1 0.043

Path---( 12468 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \FSM_sequential_state_q[3]_i_4 0.051LUT6 \status_crc_err_q_i_1 0.134

Path---( 12469 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT6 \wr_ptr[5]_i_2__0 0.043

Path---( 12470 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 12471 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 12472 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[27][7]_i_1__0 0.043

Path---( 12473 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[27][7]_i_1__0 0.043

Path---( 12474 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12475 )
0.446FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \token_q[15]_i_1 0.051LUT5 \wait_resp_q_i_1 0.136

Path---( 12476 )
0.392FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[0]_i_1__0 0.047

Path---( 12477 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 12478 )
0.388FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT6 \rd_ptr[4]_i_1__0 0.043

Path---( 12479 )
0.411FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052LUT6 \byte_count_q[5]_i_1 0.136

Path---( 12480 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 12481 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 12482 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[27][7]_i_1__0 0.043

Path---( 12483 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[27][7]_i_1__0 0.043

Path---( 12484 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12485 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12486 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12487 )
0.388FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[0]_i_1 0.043

Path---( 12488 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[14][7]_i_1__0 0.043

Path---( 12489 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[14][7]_i_1__0 0.043

Path---( 12490 )
0.411FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052LUT6 \byte_count_q[0]_i_1 0.136

Path---( 12491 )
0.388FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \wr_ptr[4]_i_1 0.043

Path---( 12492 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[0]_i_1__0 0.043

Path---( 12493 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT2 \ram[19][7]_i_2 0.053LUT6 \ram[19][7]_i_1__0 0.138

Path---( 12494 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT2 \ram[19][7]_i_2 0.053LUT6 \ram[19][7]_i_1__0 0.138

Path---( 12495 )
0.405FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT2 \ram[17][7]_i_2__0 0.126LUT6 \ram[17][7]_i_1__0 0.043

Path---( 12496 )
0.388FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT4 \rd_ptr[2]_i_1__0 0.043

Path---( 12497 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 12498 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \token_q[4]_i_1 0.043

Path---( 12499 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \token_q[4]_i_1 0.043

Path---( 12500 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \token_q[4]_i_1 0.043

Path---( 12501 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12502 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 12503 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 12504 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 12505 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12506 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[10]_i_1 0.132

Path---( 12507 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[7]_i_1 0.134

Path---( 12508 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \status_timeout_q_i_1 0.132

Path---( 12509 )
0.501FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[21][7]_i_2 0.131LUT6 \ram[21][7]_i_1__0 0.134

Path---( 12510 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12511 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12512 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \send_ack_q_i_1 0.043

Path---( 12513 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[31][7]_i_1__0 0.126

Path---( 12514 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[31][7]_i_1__0 0.126

Path---( 12515 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \token_q[4]_i_1 0.043

Path---( 12516 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 12517 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12518 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12519 )
0.394FDCE \u_fifo_rx/count_reg[1] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT5 \rd_ptr[3]_i_1__0 0.049

Path---( 12520 )
0.391FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \wr_ptr[1]_i_1 0.046

Path---( 12521 )
0.388FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT6 \rd_ptr[4]_i_1__0 0.043

Path---( 12522 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12523 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12524 )
0.388FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[0]_i_1 0.043

Path---( 12525 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12526 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12527 )
0.388FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT6 \wr_ptr[4]_i_1 0.043

Path---( 12528 )
0.356FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[0]_i_1__0 0.047

Path---( 12529 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12530 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12531 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12532 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12533 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12534 )
0.388FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT4 \rd_ptr[2]_i_1__0 0.043

Path---( 12535 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[18][7]_i_1__0 0.043

Path---( 12536 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[18][7]_i_1__0 0.043

Path---( 12537 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[18][7]_i_1__0 0.043

Path---( 12538 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[18][7]_i_1__0 0.043

Path---( 12539 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[18][7]_i_1__0 0.043

Path---( 12540 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[18][7]_i_1__0 0.043

Path---( 12541 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[18][7]_i_1__0 0.043

Path---( 12542 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT6 \ram[18][7]_i_1__0 0.043

Path---( 12543 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT2 \FSM_sequential_state_q[0]_i_5 0.049LUT6 \FSM_sequential_state_q[0]_i_1 0.136

Path---( 12544 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 12545 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12546 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT6 \count[6]_i_3__0 0.043LUT5 \rd_ptr[3]_i_1 0.043

Path---( 12547 )
0.444FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT2 \ram[22][7]_i_2 0.051LUT6 \ram[22][7]_i_1__0 0.134

Path---( 12548 )
0.444FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT2 \ram[22][7]_i_2 0.051LUT6 \ram[22][7]_i_1__0 0.134

Path---( 12549 )
0.444FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT2 \ram[22][7]_i_2 0.051LUT6 \ram[22][7]_i_1__0 0.134

Path---( 12550 )
0.444FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT2 \ram[22][7]_i_2 0.051LUT6 \ram[22][7]_i_1__0 0.134

Path---( 12551 )
0.396FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT4 \rd_ptr[5]_i_2__0 0.051

Path---( 12552 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12553 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[5]_i_2 0.043

Path---( 12554 )
0.391FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \wr_ptr[5]_i_3 0.043LUT3 \wr_ptr[1]_i_1 0.046

Path---( 12555 )
0.395FDPE \u_sie/crc_sum_q_reg[14] 0.223LUT4 \status_crc_err_q_i_6 0.043LUT5 \status_crc_err_q_i_4 0.043LUT6 \status_crc_err_q_i_2 0.043LUT6 \status_crc_err_q_i_1 0.043

Path---( 12556 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[14]_i_1 0.136

Path---( 12557 )
0.444FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT2 \ram[22][7]_i_2 0.051LUT6 \ram[22][7]_i_1__0 0.134

Path---( 12558 )
0.444FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT2 \ram[22][7]_i_2 0.051LUT6 \ram[22][7]_i_1__0 0.134

Path---( 12559 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12560 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 12561 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[13]_i_1 0.136

Path---( 12562 )
0.394FDCE \u_fifo_rx/count_reg[0] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT5 \rd_ptr[3]_i_1__0 0.049

Path---( 12563 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12564 )
0.388FDPE \u_sie/crc_sum_q_reg[5] 0.259LUT5 \status_crc_err_q_i_4 0.043LUT6 \status_crc_err_q_i_2 0.043LUT6 \status_crc_err_q_i_1 0.043

Path---( 12565 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12566 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12567 )
0.352FDCE \u_sie/byte_count_q_reg[5] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[0]_i_1 0.043

Path---( 12568 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12569 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12570 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12571 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12572 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12573 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12574 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12575 )
0.403FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \byte_count_q[15]_i_4 0.048LUT6 \byte_count_q[9]_i_1 0.132

Path---( 12576 )
0.396FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT4 \rd_ptr[5]_i_2__0 0.051

Path---( 12577 )
0.352FDCE \sof_time_q_reg[6] 0.223LUT4 \sof_irq_q_i_4 0.043LUT6 \sof_irq_q_i_2 0.043LUT6 \sof_irq_q_i_1 0.043

Path---( 12578 )
0.395FDCE \u_sie/byte_count_q_reg[7] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[0]_i_1 0.043

Path---( 12579 )
0.388FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT6 \rd_ptr[4]_i_1__0 0.043

Path---( 12580 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \count[6]_i_3__0 0.043LUT5 \rd_ptr[3]_i_1 0.043

Path---( 12581 )
0.821FDCE \u_sie/byte_count_q_reg[5] 0.223LUT2 \p_0_out_carry__0_i_3 0.043CARRY4 \p_0_out_carry__0 0.267CARRY4 \p_0_out_carry__1 0.053CARRY4 \p_0_out_carry__2 0.111LUT6 \byte_count_q[13]_i_1 0.124

Path---( 12582 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \wr_ptr[2]_i_1__0 0.043

Path---( 12583 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12584 )
0.388FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \wr_ptr[4]_i_1__0 0.043

Path---( 12585 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12586 )
0.352FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \wr_ptr[5]_i_2__0 0.043

Path---( 12587 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12588 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 12589 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 12590 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 12591 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 12592 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 12593 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 12594 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 12595 )
0.345FDCE \u_fifo_tx/wr_ptr_reg[4] 0.259LUT3 \ram[29][7]_i_2 0.043LUT6 \ram[29][7]_i_1__0 0.043

Path---( 12596 )
0.352FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \wr_ptr[5]_i_2__0 0.043

Path---( 12597 )
0.388FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT4 \rd_ptr[2]_i_1__0 0.043

Path---( 12598 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12599 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[9]_i_1 0.136

Path---( 12600 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12601 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 12602 )
0.447FDCE \u_sie/last_tx_time_q_reg[0] 0.223LUT3 \last_tx_time_q[6]_i_2 0.047LUT6 \status_timeout_q_i_2 0.134LUT6 \status_timeout_q_i_1 0.043

Path---( 12603 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 12604 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \count[6]_i_7 0.043LUT6 \count[6]_i_2__0 0.043

Path---( 12605 )
0.396FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT5 \wr_ptr[3]_i_1__0 0.051

Path---( 12606 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 12607 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 12608 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 12609 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12610 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12611 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[0]_i_1 0.043

Path---( 12612 )
0.309FDCE \u_fifo_rx/count_reg[6] 0.223LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 12613 )
0.309FDCE \u_fifo_rx/count_reg[6] 0.223LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 12614 )
0.309FDCE \u_fifo_rx/count_reg[6] 0.223LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 12615 )
0.309FDCE \u_fifo_rx/count_reg[6] 0.223LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 12616 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12617 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[0]_i_1 0.132

Path---( 12618 )
0.394FDCE \u_fifo_rx/count_reg[4] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT5 \rd_ptr[3]_i_1__0 0.049

Path---( 12619 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12620 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12621 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 12622 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \byte_count_q[6]_i_1 0.136

Path---( 12623 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \token_q[4]_i_1 0.043

Path---( 12624 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12625 )
0.392FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[0]_i_1__0 0.047

Path---( 12626 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT6 \last_tx_time_q[4]_i_1 0.134

Path---( 12627 )
0.345FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12628 )
0.345FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12629 )
0.345FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12630 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12631 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12632 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12633 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 12634 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12635 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12636 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT3 \last_tx_time_q[1]_i_1 0.134

Path---( 12637 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[7]_i_2 0.134

Path---( 12638 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT5 \last_tx_time_q[5]_i_1 0.134

Path---( 12639 )
0.352FDCE \u_sie/byte_count_q_reg[4] 0.223LUT4 \FSM_sequential_state_q[0]_i_6 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[0]_i_1 0.043

Path---( 12640 )
0.392FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT2 \utmi_data_out_o_OBUF[6]_inst_i_4 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[0]_i_1__0 0.047

Path---( 12641 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049LUT6 \byte_count_q[12]_i_1 0.136

Path---( 12642 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[2] 0.259LUT6 \ram[27][7]_i_1__0 0.043

Path---( 12643 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT6 \rd_ptr[4]_i_1 0.043

Path---( 12644 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049LUT6 \byte_count_q[11]_i_1 0.136

Path---( 12645 )
0.395FDCE \u_sie/byte_count_q_reg[11] 0.223LUT4 \FSM_sequential_state_q[0]_i_8 0.043LUT5 \FSM_sequential_state_q[0]_i_7 0.043LUT6 \FSM_sequential_state_q[0]_i_2 0.043LUT6 \FSM_sequential_state_q[0]_i_1 0.043

Path---( 12646 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12647 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12648 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12649 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12650 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12651 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \count[6]_i_7 0.043LUT6 \count[6]_i_2__0 0.043

Path---( 12652 )
0.309FDCE \transfer_start_q_reg 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12653 )
0.309FDCE \transfer_start_q_reg 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12654 )
0.309FDCE \transfer_start_q_reg 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12655 )
0.309FDCE \transfer_start_q_reg 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12656 )
0.309FDCE \transfer_start_q_reg 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12657 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[5]_i_1 0.132

Path---( 12658 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 12659 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12660 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \status_response_q[7]_i_1 0.043

Path---( 12661 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \status_response_q[7]_i_1 0.043

Path---( 12662 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[30][7]_i_1__0 0.126

Path---( 12663 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 12664 )
0.405FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT2 \ram[17][7]_i_2__0 0.126LUT6 \ram[17][7]_i_1__0 0.043

Path---( 12665 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12666 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12667 )
0.352FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT5 \rd_ptr[3]_i_1 0.043

Path---( 12668 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12669 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[0]_i_1__0 0.043

Path---( 12670 )
0.411FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052LUT6 \byte_count_q[6]_i_1 0.136

Path---( 12671 )
0.352FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT5 \rd_ptr[3]_i_1 0.043

Path---( 12672 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12673 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12674 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12675 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12676 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12677 )
0.309FDCE \sof_transfer_q_reg 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12678 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12679 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049LUT6 \byte_count_q[8]_i_1 0.136

Path---( 12680 )
0.309FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12681 )
0.309FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12682 )
0.309FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12683 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12684 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \send_ack_q_i_1 0.043

Path---( 12685 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \send_ack_q_i_1 0.043

Path---( 12686 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \send_ack_q_i_1 0.043

Path---( 12687 )
0.356FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[0]_i_1__0 0.047

Path---( 12688 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \wr_ptr[2]_i_1__0 0.043

Path---( 12689 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[5]_i_2 0.043

Path---( 12690 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049LUT6 \byte_count_q[4]_i_1 0.136

Path---( 12691 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12692 )
0.352FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \wr_ptr[4]_i_1__0 0.043

Path---( 12693 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12694 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12695 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12696 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12697 )
0.274FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051

Path---( 12698 )
0.274FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051

Path---( 12699 )
0.274FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051

Path---( 12700 )
0.274FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051

Path---( 12701 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12702 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12703 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 12704 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12705 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12706 )
0.405FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT2 \ram[17][7]_i_2__0 0.126LUT6 \ram[17][7]_i_1__0 0.043

Path---( 12707 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12708 )
0.360FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT5 \wr_ptr[3]_i_1__0 0.051

Path---( 12709 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12710 )
0.392FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT3 \count[0]_i_1__0 0.047

Path---( 12711 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12712 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12713 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12714 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12715 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12716 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12717 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12718 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12719 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12720 )
0.403FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \byte_count_q[15]_i_4 0.048LUT6 \status_timeout_q_i_1 0.132

Path---( 12721 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 12722 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 12723 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12724 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12725 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12726 )
0.388FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT6 \rd_ptr[4]_i_1__0 0.043

Path---( 12727 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12728 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[5]_i_2 0.043

Path---( 12729 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12730 )
0.275FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052

Path---( 12731 )
0.275FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052

Path---( 12732 )
0.275FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052

Path---( 12733 )
0.275FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052

Path---( 12734 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12735 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12736 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \status_response_q[7]_i_1 0.043

Path---( 12737 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12738 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12739 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12740 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12741 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 12742 )
0.388FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT4 \rd_ptr[2]_i_1__0 0.043

Path---( 12743 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[0]_i_1 0.043

Path---( 12744 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 12745 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 12746 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12747 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12748 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12749 )
0.501FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[21][7]_i_2 0.131LUT6 \ram[21][7]_i_1__0 0.134

Path---( 12750 )
0.501FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[21][7]_i_2 0.131LUT6 \ram[21][7]_i_1__0 0.134

Path---( 12751 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12752 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12753 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12754 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12755 )
0.388FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT6 \rd_ptr[4]_i_1__0 0.043

Path---( 12756 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[22][7]_i_2 0.127LUT6 \ram[22][7]_i_1__0 0.134

Path---( 12757 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[22][7]_i_2 0.127LUT6 \ram[22][7]_i_1__0 0.134

Path---( 12758 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[22][7]_i_2 0.127LUT6 \ram[22][7]_i_1__0 0.134

Path---( 12759 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[22][7]_i_2 0.127LUT6 \ram[22][7]_i_1__0 0.134

Path---( 12760 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12761 )
0.394FDCE \u_fifo_rx/count_reg[5] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT5 \rd_ptr[3]_i_1__0 0.049

Path---( 12762 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12763 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12764 )
0.444FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 12765 )
0.444FDCE \u_fifo_tx/wr_ptr_reg[5] 0.259LUT4 \ram[48][7]_i_2__0 0.051LUT5 \ram[53][7]_i_1__0 0.134

Path---( 12766 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 12767 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[22][7]_i_2 0.127LUT6 \ram[22][7]_i_1__0 0.134

Path---( 12768 )
0.497FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[22][7]_i_2 0.127LUT6 \ram[22][7]_i_1__0 0.134

Path---( 12769 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12770 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT6 \count[6]_i_3__0 0.043LUT6 \rd_ptr[4]_i_1 0.043

Path---( 12771 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12772 )
0.388FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT4 \rd_ptr[2]_i_1__0 0.043

Path---( 12773 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12774 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12775 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[0]_i_1 0.043

Path---( 12776 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT6 \last_tx_time_q[6]_i_1 0.134

Path---( 12777 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[2]_i_1 0.134

Path---( 12778 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \count[6]_i_7 0.043LUT6 \count[5]_i_1__0 0.043

Path---( 12779 )
0.345FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12780 )
0.345FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12781 )
0.345FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12782 )
0.443FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[6]_i_1 0.132

Path---( 12783 )
0.309FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[0]_i_1 0.043

Path---( 12784 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12785 )
0.309FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT6 \wr_ptr[4]_i_1 0.043

Path---( 12786 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12787 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12788 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12789 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12790 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12791 )
0.274FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051

Path---( 12792 )
0.274FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051

Path---( 12793 )
0.274FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051

Path---( 12794 )
0.274FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051

Path---( 12795 )
0.274FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051

Path---( 12796 )
0.274FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051

Path---( 12797 )
0.274FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051

Path---( 12798 )
0.394FDCE \u_fifo_rx/count_reg[3] 0.259LUT6 \count[6]_i_6__0 0.043LUT6 \rd_ptr[5]_i_3 0.043LUT5 \rd_ptr[3]_i_1__0 0.049

Path---( 12799 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 12800 )
0.309FDCE \sof_transfer_q_reg 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12801 )
0.309FDCE \sof_transfer_q_reg 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12802 )
0.405FDCE \usb_xfer_token_pid_bits_q_reg[4] 0.236LUT6 \rd_data_q[20]_i_2 0.126LUT3 \rd_data_q[20]_i_1 0.043

Path---( 12803 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[0]_i_1__0 0.043

Path---( 12804 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12805 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12806 )
0.352FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT4 \rd_ptr[5]_i_2 0.043

Path---( 12807 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12808 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12809 )
0.413FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT5 \last_tx_time_q[3]_i_1 0.143

Path---( 12810 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \count[6]_i_3__0 0.043LUT6 \rd_ptr[4]_i_1 0.043

Path---( 12811 )
0.312FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \wr_ptr[5]_i_3 0.043LUT3 \wr_ptr[1]_i_1 0.046

Path---( 12812 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12813 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12814 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12815 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12816 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12817 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12818 )
0.403FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \byte_count_q[15]_i_4 0.048LUT6 \byte_count_q[0]_i_1 0.132

Path---( 12819 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT2 \wr_ptr[0]_i_1 0.043

Path---( 12820 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \count[6]_i_7 0.043LUT6 \count[5]_i_1__0 0.043

Path---( 12821 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12822 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT6 \wr_ptr[4]_i_1 0.043

Path---( 12823 )
0.309FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12824 )
0.309FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12825 )
0.309FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12826 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12827 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12828 )
0.420FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT3 \count[0]_i_1__0 0.047

Path---( 12829 )
0.275FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052

Path---( 12830 )
0.275FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052

Path---( 12831 )
0.275FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052

Path---( 12832 )
0.275FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052

Path---( 12833 )
0.275FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052

Path---( 12834 )
0.275FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052

Path---( 12835 )
0.275FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052

Path---( 12836 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 12837 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12838 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12839 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 12840 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12841 )
0.266FDCE \transfer_start_q_reg 0.223LUT5 \send_ack_q_i_1 0.043

Path---( 12842 )
0.345FDCE \u_sie/wait_resp_q_reg 0.259LUT2 \status_tx_done_q_i_2 0.043LUT6 \status_tx_done_q_i_1 0.043

Path---( 12843 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12844 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 12845 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 12846 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 12847 )
0.392FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT3 \count[0]_i_1__0 0.047

Path---( 12848 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 12849 )
0.348FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \wr_ptr[5]_i_3 0.043LUT3 \wr_ptr[1]_i_1 0.046

Path---( 12850 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \wr_ptr[2]_i_1__0 0.043

Path---( 12851 )
0.388FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \wr_ptr[4]_i_1__0 0.043

Path---( 12852 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12853 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12854 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12855 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12856 )
0.352FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[0]_i_1 0.043

Path---( 12857 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12858 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12859 )
0.352FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT2 \rd_ptr[0]_i_1 0.043

Path---( 12860 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12861 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12862 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 12863 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12864 )
0.407FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \byte_count_q[15]_i_4 0.052LUT6 \status_timeout_q_i_1 0.132

Path---( 12865 )
0.396FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT5 \wr_ptr[3]_i_1__0 0.051

Path---( 12866 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 12867 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 12868 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12869 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12870 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \rx_time_q[2]_i_2 0.043LUT5 \rx_time_q[1]_i_1 0.043

Path---( 12871 )
0.345FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT3 \wr_ptr[1]_i_1__0 0.043

Path---( 12872 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \rx_time_q[2]_i_2 0.043LUT5 \rx_time_q[0]_i_1 0.043

Path---( 12873 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12874 )
0.501FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[21][7]_i_2 0.131LUT6 \ram[21][7]_i_1__0 0.134

Path---( 12875 )
0.501FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[21][7]_i_2 0.131LUT6 \ram[21][7]_i_1__0 0.134

Path---( 12876 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12877 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12878 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049LUT6 \byte_count_q[0]_i_1 0.136

Path---( 12879 )
0.352FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT6 \rd_ptr[4]_i_1 0.043

Path---( 12880 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12881 )
0.352FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_3__0 0.043LUT6 \rd_ptr[4]_i_1 0.043

Path---( 12882 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12883 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \crc_sum_q[2]_i_1 0.043

Path---( 12884 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12885 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12886 )
0.354FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \rx_time_q[2]_i_2 0.043LUT5 \rx_time_q[2]_i_1 0.052

Path---( 12887 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12888 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 12889 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 12890 )
0.352FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[0]_i_1__0 0.043

Path---( 12891 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12892 )
0.352FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[0]_i_1__0 0.043

Path---( 12893 )
0.313FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \crc_sum_q[3]_i_1 0.054

Path---( 12894 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12895 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12896 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12897 )
0.309FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT3 \wr_ptr[1]_i_1__0 0.043

Path---( 12898 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 12899 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12900 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12901 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12902 )
0.309FDCE \transfer_start_q_reg 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12903 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12904 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \status_response_q[7]_i_1 0.043

Path---( 12905 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \status_response_q[7]_i_1 0.043

Path---( 12906 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 12907 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \crc_sum_q[1]_i_1 0.043

Path---( 12908 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12909 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12910 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12911 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12912 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12913 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12914 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12915 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12916 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12917 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12918 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12919 )
0.266FDCE \usb_ctrl_tx_flush_q_reg 0.223LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12920 )
0.266FDCE \usb_ctrl_tx_flush_q_reg 0.223LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12921 )
0.266FDCE \usb_ctrl_tx_flush_q_reg 0.223LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 12922 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12923 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12924 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12925 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12926 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 12927 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[30][7]_i_1__0 0.126

Path---( 12928 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[30][7]_i_1__0 0.126

Path---( 12929 )
0.274FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \crc_sum_q[4]_i_1 0.051

Path---( 12930 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 12931 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12932 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12933 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12934 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12935 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12936 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 12937 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12938 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12939 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12940 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT4 \wr_ptr[2]_i_1__0 0.043

Path---( 12941 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12942 )
0.416FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT6 \wr_ptr[4]_i_1__0 0.043

Path---( 12943 )
0.407FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \byte_count_q[15]_i_4 0.052LUT6 \byte_count_q[0]_i_1 0.132

Path---( 12944 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 12945 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 12946 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 12947 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12948 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12949 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT5 \last_tx_time_q[5]_i_1 0.134

Path---( 12950 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 12951 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 12952 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 12953 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 12954 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT5 \token_q[0]_i_1 0.136

Path---( 12955 )
0.424FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT3 \count[6]_i_4__0 0.043LUT5 \wr_ptr[3]_i_1__0 0.051

Path---( 12956 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 12957 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12958 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 12959 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT5 \token_q[3]_i_1 0.136

Path---( 12960 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 12961 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 12962 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 12963 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12964 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12965 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12966 )
0.266FDCE \transfer_start_q_reg 0.223LUT5 \send_ack_q_i_1 0.043

Path---( 12967 )
0.266FDCE \transfer_start_q_reg 0.223LUT5 \send_ack_q_i_1 0.043

Path---( 12968 )
0.266FDCE \transfer_start_q_reg 0.223LUT5 \send_ack_q_i_1 0.043

Path---( 12969 )
0.405FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT2 \ram[17][7]_i_2__0 0.126LUT6 \ram[17][7]_i_1__0 0.043

Path---( 12970 )
0.405FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT2 \ram[17][7]_i_2__0 0.126LUT6 \ram[17][7]_i_1__0 0.043

Path---( 12971 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12972 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 12973 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12974 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12975 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 12976 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \status_response_q[7]_i_2 0.043

Path---( 12977 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 12978 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 12979 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12980 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12981 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 12982 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 12983 )
0.411FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052LUT5 \token_q[0]_i_1 0.136

Path---( 12984 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 12985 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12986 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12987 )
0.411FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052LUT5 \token_q[3]_i_1 0.136

Path---( 12988 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12989 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 12990 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 12991 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 12992 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12993 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 12994 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \status_response_q[7]_i_1 0.043

Path---( 12995 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \status_response_q[7]_i_1 0.043

Path---( 12996 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \status_response_q[7]_i_1 0.043

Path---( 12997 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \status_response_q[7]_i_1 0.043

Path---( 12998 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \status_response_q[7]_i_1 0.043

Path---( 12999 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13000 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13001 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13002 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT6 \last_tx_time_q[4]_i_1 0.134

Path---( 13003 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13004 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13005 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13006 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13007 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13008 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT3 \last_tx_time_q[1]_i_1 0.134

Path---( 13009 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13010 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[7]_i_2 0.134

Path---( 13011 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13012 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13013 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13014 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13015 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \rx_time_q[2]_i_2 0.043LUT5 \rx_time_q[1]_i_1 0.043

Path---( 13016 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \rx_time_q[2]_i_2 0.043LUT5 \rx_time_q[0]_i_1 0.043

Path---( 13017 )
0.404FDCE \u_sie/last_tx_time_q_reg[0] 0.223LUT3 \last_tx_time_q[6]_i_2 0.047LUT6 \last_tx_time_q[6]_i_1 0.134

Path---( 13018 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13019 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13020 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13021 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13022 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13023 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \crc_sum_q[2]_i_1 0.043

Path---( 13024 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13025 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13026 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT6 \last_tx_time_q[4]_i_1 0.134

Path---( 13027 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13028 )
0.352FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \wr_ptr[2]_i_1__0 0.043

Path---( 13029 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 13030 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT3 \last_tx_time_q[1]_i_1 0.134

Path---( 13031 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13032 )
0.352FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \wr_ptr[4]_i_1__0 0.043

Path---( 13033 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[7]_i_2 0.134

Path---( 13034 )
0.318FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \rx_time_q[2]_i_2 0.043LUT5 \rx_time_q[2]_i_1 0.052

Path---( 13035 )
0.352FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT4 \wr_ptr[2]_i_1__0 0.043

Path---( 13036 )
0.487FDCE \u_sie/last_tx_time_q_reg[1] 0.259LUT3 \last_tx_time_q[6]_i_2 0.051LUT6 \status_timeout_q_i_2 0.134LUT6 \status_timeout_q_i_1 0.043

Path---( 13037 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13038 )
0.352FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT6 \wr_ptr[4]_i_1__0 0.043

Path---( 13039 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13040 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13041 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13042 )
0.266FDCE \usb_ctrl_tx_flush_q_reg 0.223LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 13043 )
0.266FDCE \usb_ctrl_tx_flush_q_reg 0.223LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 13044 )
0.266FDCE \usb_ctrl_tx_flush_q_reg 0.223LUT2 \wr_ptr[5]_i_1__0 0.043

Path---( 13045 )
0.278FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \crc_sum_q[3]_i_1 0.055

Path---( 13046 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13047 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13048 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13049 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13050 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13051 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13052 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13053 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13054 )
0.360FDCE \u_fifo_tx/count_reg[4] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT5 \wr_ptr[3]_i_1__0 0.051

Path---( 13055 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13056 )
0.373FDCE \u_sie/status_response_q_reg[4] 0.204LUT6 \rd_data_q[20]_i_2 0.126LUT3 \rd_data_q[20]_i_1 0.043

Path---( 13057 )
0.360FDCE \u_fifo_tx/count_reg[1] 0.223LUT6 \count[6]_i_6 0.043LUT3 \count[6]_i_4__0 0.043LUT5 \wr_ptr[3]_i_1__0 0.051

Path---( 13058 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13059 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13060 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13061 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 13062 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 13063 )
0.308FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049

Path---( 13064 )
0.308FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049

Path---( 13065 )
0.308FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049

Path---( 13066 )
0.308FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049

Path---( 13067 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13068 )
0.506FDCE \usb_xfer_token_pid_bits_q_reg[5] 0.236LUT3 \rd_data_q[21]_i_2 0.132LUT6 \rd_data_q[21]_i_1 0.138

Path---( 13069 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13070 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13071 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13072 )
0.309FDCE \transfer_start_q_reg 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 13073 )
0.309FDCE \transfer_start_q_reg 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 13074 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 13075 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13076 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13077 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13078 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13079 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 13080 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13081 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13082 )
0.309FDCE \u_fifo_rx/count_reg[6] 0.223LUT6 \rd_ptr[5]_i_3 0.043LUT3 \rd_ptr[1]_i_1__0 0.043

Path---( 13083 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13084 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13085 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 13086 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13087 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13088 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13089 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13090 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13091 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13092 )
0.302FDCE \fifo_flush_q_reg 0.259LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 13093 )
0.302FDCE \fifo_flush_q_reg 0.259LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 13094 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13095 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13096 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 13097 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13098 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13099 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13100 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13101 )
0.373FDCE \u_sie/last_tx_time_q_reg[3] 0.204LUT6 \last_tx_time_q[7]_i_3 0.126LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13102 )
0.373FDCE \u_sie/last_tx_time_q_reg[3] 0.204LUT6 \last_tx_time_q[7]_i_3 0.126LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13103 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \status_response_q[7]_i_1 0.043

Path---( 13104 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \status_response_q[7]_i_1 0.043

Path---( 13105 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \status_response_q[7]_i_1 0.043

Path---( 13106 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \status_response_q[7]_i_1 0.043

Path---( 13107 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \status_response_q[7]_i_1 0.043

Path---( 13108 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13109 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13110 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13111 )
0.373FDCE \u_sie/last_tx_time_q_reg[3] 0.204LUT6 \last_tx_time_q[7]_i_3 0.126LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13112 )
0.373FDCE \u_sie/last_tx_time_q_reg[3] 0.204LUT6 \last_tx_time_q[7]_i_3 0.126LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13113 )
0.373FDCE \u_sie/last_tx_time_q_reg[3] 0.204LUT6 \last_tx_time_q[7]_i_3 0.126LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13114 )
0.373FDCE \u_sie/last_tx_time_q_reg[3] 0.204LUT6 \last_tx_time_q[7]_i_3 0.126LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13115 )
0.373FDCE \u_sie/last_tx_time_q_reg[3] 0.204LUT6 \last_tx_time_q[7]_i_3 0.126LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13116 )
0.345FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT6 \wr_ptr[5]_i_2__0 0.043

Path---( 13117 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13118 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT5 \token_q[4]_i_2 0.136

Path---( 13119 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13120 )
0.309FDCE \sof_time_q_reg[4] 0.223LUT6 \rd_data_q[20]_i_2 0.043LUT3 \rd_data_q[20]_i_1 0.043

Path---( 13121 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \token_q[4]_i_1 0.043

Path---( 13122 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \status_rx_done_q_i_1 0.043

Path---( 13123 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 13124 )
0.345FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_response_q[7]_i_1 0.043

Path---( 13125 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13126 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \token_q[2]_i_1 0.136

Path---( 13127 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13128 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13129 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13130 )
0.345FDCE \u_sie/last_tx_time_q_reg[1] 0.259LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13131 )
0.345FDCE \u_sie/last_tx_time_q_reg[1] 0.259LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13132 )
0.345FDCE \u_sie/last_tx_time_q_reg[1] 0.259LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13133 )
0.345FDCE \u_sie/last_tx_time_q_reg[1] 0.259LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13134 )
0.345FDCE \u_sie/last_tx_time_q_reg[1] 0.259LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13135 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13136 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13137 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13138 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13139 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13140 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13141 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13142 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13143 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13144 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13145 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13146 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT6 \last_tx_time_q[6]_i_1 0.134

Path---( 13147 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT4 \last_tx_time_q[2]_i_1 0.134

Path---( 13148 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13149 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13150 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13151 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13152 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13153 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13154 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13155 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13156 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13157 )
0.345FDCE \u_sie/last_tx_time_q_reg[1] 0.259LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13158 )
0.345FDCE \u_sie/last_tx_time_q_reg[1] 0.259LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13159 )
0.309FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT6 \wr_ptr[5]_i_2__0 0.043

Path---( 13160 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13161 )
0.373FDCE \u_sie/last_tx_time_q_reg[3] 0.204LUT6 \last_tx_time_q[7]_i_3 0.126LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13162 )
0.411FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052LUT5 \token_q[4]_i_2 0.136

Path---( 13163 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13164 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13165 )
0.351FDCE \u_sie/status_timeout_q_reg 0.259LUT6 \rd_data_q[29]_i_2 0.043LUT3 \rd_data_q[29]_i_1 0.049

Path---( 13166 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[30][7]_i_1__0 0.126

Path---( 13167 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[30][7]_i_1__0 0.126

Path---( 13168 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[30][7]_i_1__0 0.126

Path---( 13169 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[30][7]_i_1__0 0.126

Path---( 13170 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \ram[30][7]_i_1__0 0.126

Path---( 13171 )
0.308FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049

Path---( 13172 )
0.308FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049

Path---( 13173 )
0.308FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049

Path---( 13174 )
0.308FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049

Path---( 13175 )
0.308FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049

Path---( 13176 )
0.308FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049

Path---( 13177 )
0.308FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049

Path---( 13178 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13179 )
0.411FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052LUT6 \token_q[2]_i_1 0.136

Path---( 13180 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13181 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13182 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13183 )
0.413FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT5 \last_tx_time_q[3]_i_1 0.143

Path---( 13184 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \status_rx_done_q_i_1 0.043

Path---( 13185 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13186 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13187 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13188 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13189 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13190 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \rx_time_q[2]_i_2 0.043LUT5 \rx_time_q[1]_i_1 0.043

Path---( 13191 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13192 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \status_tx_done_q_i_1 0.043

Path---( 13193 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \rx_time_q[2]_i_2 0.043LUT5 \rx_time_q[0]_i_1 0.043

Path---( 13194 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT6 \last_tx_time_q[6]_i_1 0.134

Path---( 13195 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT4 \last_tx_time_q[2]_i_1 0.134

Path---( 13196 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13197 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13198 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13199 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13200 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13201 )
0.315FDCE \sof_time_q_reg[13] 0.223LUT6 \rd_data_q[29]_i_2 0.043LUT3 \rd_data_q[29]_i_1 0.049

Path---( 13202 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13203 )
0.404FDCE \u_sie/last_tx_time_q_reg[0] 0.223LUT3 \last_tx_time_q[6]_i_2 0.047LUT5 \last_tx_time_q[5]_i_1 0.134

Path---( 13204 )
0.318FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \rx_time_q[2]_i_2 0.043LUT5 \rx_time_q[2]_i_1 0.052

Path---( 13205 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13206 )
0.309FDCE \u_sie/last_tx_time_q_reg[2] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13207 )
0.309FDCE \u_sie/last_tx_time_q_reg[2] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13208 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13209 )
0.453FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT5 \last_tx_time_q[3]_i_1 0.143

Path---( 13210 )
0.309FDCE \u_sie/last_tx_time_q_reg[2] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13211 )
0.309FDCE \u_sie/last_tx_time_q_reg[2] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13212 )
0.309FDCE \u_sie/last_tx_time_q_reg[2] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13213 )
0.309FDCE \u_sie/last_tx_time_q_reg[2] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13214 )
0.309FDCE \u_sie/last_tx_time_q_reg[2] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13215 )
0.345FDCE \u_sie/last_tx_time_q_reg[4] 0.259LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13216 )
0.345FDCE \u_sie/last_tx_time_q_reg[4] 0.259LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13217 )
0.345FDCE \u_sie/last_tx_time_q_reg[4] 0.259LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13218 )
0.345FDCE \u_sie/last_tx_time_q_reg[4] 0.259LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13219 )
0.345FDCE \u_sie/last_tx_time_q_reg[4] 0.259LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13220 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13221 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13222 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13223 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13224 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13225 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13226 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13227 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 13228 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13229 )
0.309FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \byte_count_q[15]_i_3 0.043LUT6 \status_timeout_q_i_1 0.043

Path---( 13230 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13231 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13232 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13233 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13234 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13235 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 13236 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13237 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13238 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13239 )
0.309FDCE \u_sie/token_q_reg[13] 0.223LUT4 \token_q[3]_i_2 0.043LUT6 \token_q[2]_i_1 0.043

Path---( 13240 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13241 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \crc_sum_q[2]_i_1 0.043

Path---( 13242 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13243 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13244 )
0.345FDCE \u_sie/last_tx_time_q_reg[1] 0.259LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13245 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13246 )
0.351FDCE \usb_xfer_token_in_q_reg 0.259LUT6 \rd_data_q[30]_i_2 0.043LUT3 \rd_data_q[30]_i_1 0.049

Path---( 13247 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \token_q[4]_i_1 0.043

Path---( 13248 )
0.309FDCE \sof_value_q_reg[0] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT2 \sof_value_q[6]_i_1 0.043

Path---( 13249 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 13250 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13251 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13252 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 13253 )
0.315FDCE \u_fifo_rx/count_reg[6] 0.223LUT6 \rd_ptr[5]_i_3 0.043LUT2 \rd_ptr[0]_i_1__0 0.049

Path---( 13254 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13255 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 13256 )
0.277FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \crc_sum_q[3]_i_1 0.054

Path---( 13257 )
0.309FDCE \u_sie/last_tx_time_q_reg[2] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13258 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13259 )
0.309FDCE \sof_value_q_reg[0] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT4 \sof_value_q[8]_i_1 0.043

Path---( 13260 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13261 )
0.510FDCE \u_fifo_rx/rd_ptr_reg[3] 0.236LUT4 \rd_ptr[5]_i_4 0.132LUT4 \rd_ptr[5]_i_2__0 0.142

Path---( 13262 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13263 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13264 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13265 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT6 \token_q[1]_i_1 0.136

Path---( 13266 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13267 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13268 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \status_response_q[7]_i_1 0.043

Path---( 13269 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13270 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13271 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13272 )
0.315FDCE \sof_value_q_reg[0] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT3 \sof_value_q[7]_i_1 0.049

Path---( 13273 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13274 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 13275 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13276 )
0.370FDCE \u_sie/token_q_reg[15] 0.204LUT4 \token_q[3]_i_2 0.123LUT6 \token_q[2]_i_1 0.043

Path---( 13277 )
0.320FDCE \sof_value_q_reg[0] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT5 \sof_value_q[9]_i_1 0.054

Path---( 13278 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13279 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13280 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13281 )
0.345FDCE \u_sie/last_tx_time_q_reg[4] 0.259LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13282 )
0.345FDCE \u_sie/last_tx_time_q_reg[4] 0.259LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13283 )
0.447FDCE \u_sie/last_tx_time_q_reg[2] 0.223LUT3 \last_tx_time_q[6]_i_2 0.047LUT6 \status_timeout_q_i_2 0.134LUT6 \status_timeout_q_i_1 0.043

Path---( 13284 )
0.345FDCE \u_sie/last_tx_time_q_reg[4] 0.259LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13285 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13286 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13287 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13288 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \token_q[4]_i_1 0.043

Path---( 13289 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \token_q[4]_i_1 0.043

Path---( 13290 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \token_q[4]_i_1 0.043

Path---( 13291 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13292 )
0.412FDCE \u_sie/data_valid_q_reg[0] 0.223LUT5 \wait_resp_q_i_2 0.051LUT5 \wait_resp_q_i_1 0.138

Path---( 13293 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13294 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13295 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13296 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13297 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \status_tx_done_q_i_1 0.043

Path---( 13298 )
0.411FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052LUT6 \token_q[1]_i_1 0.136

Path---( 13299 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13300 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13301 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13302 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13303 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13304 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13305 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13306 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13307 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13308 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13309 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13310 )
0.302FDCE \fifo_flush_q_reg 0.259LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 13311 )
0.302FDCE \fifo_flush_q_reg 0.259LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 13312 )
0.302FDCE \fifo_flush_q_reg 0.259LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 13313 )
0.302FDCE \fifo_flush_q_reg 0.259LUT2 \rd_ptr[5]_i_1__0 0.043

Path---( 13314 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13315 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13316 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13317 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13318 )
0.351FDCE \usb_xfer_token_ack_q_reg 0.259LUT6 \rd_data_q[29]_i_2 0.043LUT3 \rd_data_q[29]_i_1 0.049

Path---( 13319 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13320 )
0.410FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \token_q[15]_i_1 0.051LUT5 \wait_resp_q_i_1 0.136

Path---( 13321 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13322 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \status_response_q[5]_i_1 0.043

Path---( 13323 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13324 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13325 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 13326 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13327 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13328 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13329 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \status_response_q[3]_i_1 0.043

Path---( 13330 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13331 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13332 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13333 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13334 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13335 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13336 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13337 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13338 )
0.277FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \status_response_q[6]_i_1 0.054

Path---( 13339 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13340 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \send_ack_q_i_1 0.043

Path---( 13341 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13342 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13343 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13344 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13345 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13346 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13347 )
0.266FDCE \u_sie/last_tx_time_q_reg[6] 0.223LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13348 )
0.266FDCE \u_sie/last_tx_time_q_reg[6] 0.223LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13349 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13350 )
0.266FDCE \u_sie/last_tx_time_q_reg[6] 0.223LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13351 )
0.266FDCE \u_sie/last_tx_time_q_reg[6] 0.223LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13352 )
0.266FDCE \u_sie/last_tx_time_q_reg[6] 0.223LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13353 )
0.266FDCE \u_sie/last_tx_time_q_reg[6] 0.223LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13354 )
0.266FDCE \u_sie/last_tx_time_q_reg[6] 0.223LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13355 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13356 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13357 )
0.404FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \last_tx_time_q[7]_i_4 0.047LUT5 \last_tx_time_q[5]_i_1 0.134

Path---( 13358 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13359 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 13360 )
0.274FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \status_response_q[4]_i_1 0.051

Path---( 13361 )
0.411FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \token_q[15]_i_1 0.052LUT5 \wait_resp_q_i_1 0.136

Path---( 13362 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \crc_sum_q[1]_i_1 0.043

Path---( 13363 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13364 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13365 )
0.345FDCE \u_fifo_tx/count_reg[0] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_2__0 0.043

Path---( 13366 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049LUT5 \token_q[0]_i_1 0.136

Path---( 13367 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13368 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13369 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \last_tx_time_q[0]_i_1 0.043

Path---( 13370 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13371 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13372 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13373 )
0.330FDCE \u_sie/data_buffer_q_reg[7] 0.204LUT2 \status_response_q[7]_i_2 0.126

Path---( 13374 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049LUT5 \token_q[3]_i_1 0.136

Path---( 13375 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13376 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13377 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13378 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13379 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT3 \wr_ptr[1]_i_1__0 0.123

Path---( 13380 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \status_response_q[7]_i_1 0.043

Path---( 13381 )
0.311FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \crc_sum_q[4]_i_1 0.052

Path---( 13382 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13383 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13384 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13385 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13386 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13387 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13388 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13389 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13390 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 13391 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \last_tx_time_q[7]_i_4 0.051LUT5 \last_tx_time_q[5]_i_1 0.134

Path---( 13392 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13393 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \send_ack_q_i_1 0.043

Path---( 13394 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13395 )
0.345FDCE \u_sie/last_tx_time_q_reg[7] 0.259LUT6 \status_timeout_q_i_2 0.043LUT6 \status_timeout_q_i_1 0.043

Path---( 13396 )
0.309FDCE \u_sie/token_q_reg[13] 0.223LUT4 \token_q[3]_i_2 0.043LUT5 \token_q[3]_i_1 0.043

Path---( 13397 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13398 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13399 )
0.266FDCE \u_sie/last_tx_time_q_reg[6] 0.223LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13400 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13401 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 13402 )
0.357FDCE \usb_xfer_token_pid_datax_q_reg 0.259LUT6 \rd_data_q[28]_i_2 0.043LUT2 \rd_data_q[28]_i_1 0.055

Path---( 13403 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13404 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13405 )
0.309FDCE \u_sie/last_tx_time_q_reg[0] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13406 )
0.309FDCE \u_sie/last_tx_time_q_reg[0] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13407 )
0.505FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT2 \ram[19][7]_i_2 0.131LUT6 \wr_ptr[5]_i_2__0 0.138

Path---( 13408 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13409 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13410 )
0.309FDCE \u_sie/last_tx_time_q_reg[0] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13411 )
0.309FDCE \u_sie/last_tx_time_q_reg[0] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13412 )
0.309FDCE \u_sie/last_tx_time_q_reg[0] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13413 )
0.309FDCE \u_sie/last_tx_time_q_reg[0] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13414 )
0.309FDCE \u_sie/last_tx_time_q_reg[0] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13415 )
0.345FDCE \u_sie/last_tx_time_q_reg[4] 0.259LUT6 \status_timeout_q_i_2 0.043LUT6 \status_timeout_q_i_1 0.043

Path---( 13416 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13417 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \token_q[4]_i_1 0.043

Path---( 13418 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \token_q[4]_i_1 0.043

Path---( 13419 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \token_q[4]_i_1 0.043

Path---( 13420 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \token_q[4]_i_1 0.043

Path---( 13421 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13422 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13423 )
0.370FDCE \u_sie/token_q_reg[14] 0.204LUT4 \token_q[3]_i_2 0.123LUT6 \token_q[2]_i_1 0.043

Path---( 13424 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 13425 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13426 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \status_response_q[7]_i_1 0.043

Path---( 13427 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \status_response_q[7]_i_1 0.043

Path---( 13428 )
0.345FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[0]_i_1__0 0.043

Path---( 13429 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13430 )
0.452FDCE \u_fifo_rx/rd_ptr_reg[2] 0.259LUT4 \rd_ptr[5]_i_4 0.051LUT4 \rd_ptr[5]_i_2__0 0.142

Path---( 13431 )
0.373FDCE \u_sie/last_tx_time_q_reg[3] 0.204LUT6 \last_tx_time_q[7]_i_3 0.126LUT4 \last_tx_time_q[7]_i_2 0.043

Path---( 13432 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13433 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 13434 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13435 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13436 )
0.370FDCE \u_sie/token_q_reg[15] 0.204LUT4 \token_q[3]_i_2 0.123LUT5 \token_q[3]_i_1 0.043

Path---( 13437 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13438 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13439 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT4 \crc_sum_q[5]_i_1 0.043

Path---( 13440 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13441 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13442 )
0.309FDCE \u_sie/last_tx_time_q_reg[0] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_1 0.043

Path---( 13443 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT4 \crc_sum_q[5]_i_1 0.043

Path---( 13444 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13445 )
0.317FDCE \u_fifo_rx/count_reg[6] 0.223LUT6 \rd_ptr[5]_i_3 0.043LUT4 \rd_ptr[5]_i_2__0 0.051

Path---( 13446 )
0.309FDCE \u_fifo_tx/count_reg[3] 0.223LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_2__0 0.043

Path---( 13447 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13448 )
0.414FDCE \sof_time_q_reg[5] 0.223LUT3 \rd_data_q[21]_i_2 0.053LUT6 \rd_data_q[21]_i_1 0.138

Path---( 13449 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13450 )
0.309FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT2 \wr_ptr[0]_i_1__0 0.043

Path---( 13451 )
0.345FDCE \usb_xfer_token_pid_bits_q_reg[1] 0.259LUT3 \rd_data_q[17]_i_2 0.043LUT6 \rd_data_q[17]_i_1 0.043

Path---( 13452 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \crc_sum_q[1]_i_1 0.043

Path---( 13453 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13454 )
0.444FDCE \u_sie/last_tx_time_q_reg[1] 0.259LUT3 \last_tx_time_q[6]_i_2 0.051LUT6 \last_tx_time_q[6]_i_1 0.134

Path---( 13455 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13456 )
0.345FDCE \u_sie/last_tx_time_q_reg[1] 0.259LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_2 0.043

Path---( 13457 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13458 )
0.309FDCE \sof_time_q_reg[0] 0.223LUT6 \rd_data_q[16]_i_2 0.043LUT3 \rd_data_q[16]_i_1 0.043

Path---( 13459 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13460 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 13461 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13462 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13463 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13464 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13465 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13466 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \start_ack_q_i_1 0.043

Path---( 13467 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13468 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT6 \rx_time_en_q_i_1 0.043

Path---( 13469 )
0.272FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \crc_sum_q[4]_i_1 0.049

Path---( 13470 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13471 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13472 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13473 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \send_ack_q_i_1 0.043

Path---( 13474 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \send_ack_q_i_1 0.043

Path---( 13475 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \send_ack_q_i_1 0.043

Path---( 13476 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13477 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \status_response_q[0]_i_1 0.043

Path---( 13478 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13479 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13480 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13481 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 13482 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13483 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13484 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13485 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13486 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \start_ack_q_i_1 0.043

Path---( 13487 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13488 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 13489 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13490 )
0.309FDCE \u_sie/last_tx_time_q_reg[2] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_2 0.043

Path---( 13491 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 13492 )
0.266FDCE \intr_done_q_reg 0.223LUT5 \intr_q_i_1 0.043

Path---( 13493 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13494 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13495 )
0.448FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT5 \wait_resp_q_i_2 0.051LUT5 \wait_resp_q_i_1 0.138

Path---( 13496 )
0.414FDCE \u_sie/token_q_reg[13] 0.223LUT3 \token_q[4]_i_3 0.054LUT5 \token_q[4]_i_2 0.137

Path---( 13497 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 13498 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \token_q[4]_i_1 0.043

Path---( 13499 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13500 )
0.351FDCE \u_sie/status_crc_err_q_reg 0.259LUT6 \rd_data_q[30]_i_2 0.043LUT3 \rd_data_q[30]_i_1 0.049

Path---( 13501 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 13502 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13503 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 13504 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13505 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049LUT5 \token_q[4]_i_2 0.136

Path---( 13506 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13507 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13508 )
0.373FDCE \u_fifo_tx/count_reg[2] 0.204LUT5 \count[5]_i_2 0.126LUT6 \count[5]_i_1__0 0.043

Path---( 13509 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13510 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049LUT6 \token_q[2]_i_1 0.136

Path---( 13511 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13512 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13513 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13514 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13515 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \send_ack_q_i_1 0.043

Path---( 13516 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \send_ack_q_i_1 0.043

Path---( 13517 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \send_ack_q_i_1 0.043

Path---( 13518 )
0.330FDCE \u_sie/token_q_reg[7] 0.204LUT5 \token_q[4]_i_2 0.126

Path---( 13519 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 13520 )
0.373FDCE \u_sie/status_response_q_reg[2] 0.204LUT6 \rd_data_q[18]_i_2 0.126LUT3 \rd_data_q[18]_i_1 0.043

Path---( 13521 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13522 )
0.309FDCE \sof_value_q_reg[0] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT6 \sof_value_q[10]_i_1 0.043

Path---( 13523 )
0.266FDCE \sof_transfer_q_reg 0.223LUT6 \byte_count_q[0]_i_1 0.043

Path---( 13524 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13525 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 13526 )
0.309FDCE \sof_value_q_reg[3] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT2 \sof_value_q[6]_i_1 0.043

Path---( 13527 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \start_ack_q_i_1 0.043

Path---( 13528 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13529 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13530 )
0.321FDCE \sof_time_q_reg[12] 0.223LUT6 \rd_data_q[28]_i_2 0.043LUT2 \rd_data_q[28]_i_1 0.055

Path---( 13531 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \rx_time_en_q_i_1 0.043

Path---( 13532 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13533 )
0.309FDCE \sof_value_q_reg[3] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT4 \sof_value_q[8]_i_1 0.043

Path---( 13534 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \status_response_q[7]_i_1 0.043

Path---( 13535 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \status_response_q[7]_i_1 0.043

Path---( 13536 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13537 )
0.309FDCE \sof_time_q_reg[3] 0.223LUT3 \rd_data_q[19]_i_2 0.043LUT6 \rd_data_q[19]_i_1 0.043

Path---( 13538 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13539 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13540 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13541 )
0.475FDCE \u_sie/token_q_reg[15] 0.204LUT3 \token_q[4]_i_3 0.134LUT5 \token_q[4]_i_2 0.137

Path---( 13542 )
0.478FDCE \u_fifo_tx/count_reg[2] 0.204LUT5 \count[6]_i_5 0.137LUT6 \count[5]_i_1__0 0.137

Path---( 13543 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13544 )
0.402FDCE \usb_xfer_token_pid_bits_q_reg[3] 0.236LUT3 \rd_data_q[19]_i_2 0.123LUT6 \rd_data_q[19]_i_1 0.043

Path---( 13545 )
0.370FDCE \u_sie/token_q_reg[14] 0.204LUT4 \token_q[3]_i_2 0.123LUT5 \token_q[3]_i_1 0.043

Path---( 13546 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13547 )
0.478FDCE \u_fifo_tx/count_reg[2] 0.204LUT5 \count[6]_i_5 0.137LUT6 \count[6]_i_2__0 0.137

Path---( 13548 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13549 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13550 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13551 )
0.315FDCE \sof_value_q_reg[3] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT3 \sof_value_q[7]_i_1 0.049

Path---( 13552 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13553 )
0.309FDCE \sof_value_q_reg[1] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT2 \sof_value_q[6]_i_1 0.043

Path---( 13554 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13555 )
0.320FDCE \sof_value_q_reg[3] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT5 \sof_value_q[9]_i_1 0.054

Path---( 13556 )
0.502FDCE \usb_xfer_token_pid_bits_q_reg[6] 0.236LUT3 \rd_data_q[22]_i_2 0.132LUT6 \rd_data_q[22]_i_1 0.134

Path---( 13557 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13558 )
0.345FDCE \usb_xfer_token_pid_bits_q_reg[2] 0.259LUT6 \rd_data_q[18]_i_2 0.043LUT3 \rd_data_q[18]_i_1 0.043

Path---( 13559 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13560 )
0.345FDCE \u_sie/last_tx_time_q_reg[4] 0.259LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_2 0.043

Path---( 13561 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13562 )
0.309FDCE \sof_value_q_reg[1] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT4 \sof_value_q[8]_i_1 0.043

Path---( 13563 )
0.345FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT4 \wr_ptr[2]_i_1__0 0.043

Path---( 13564 )
0.345FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT6 \wr_ptr[4]_i_1__0 0.043

Path---( 13565 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13566 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13567 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13568 )
0.315FDCE \sof_value_q_reg[1] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT3 \sof_value_q[7]_i_1 0.049

Path---( 13569 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13570 )
0.353FDCE \u_fifo_tx/count_reg[6] 0.259LUT3 \count[6]_i_4__0 0.043LUT5 \wr_ptr[3]_i_1__0 0.051

Path---( 13571 )
0.320FDCE \sof_value_q_reg[1] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT5 \sof_value_q[9]_i_1 0.054

Path---( 13572 )
0.309FDCE \u_fifo_rx/count_reg[6] 0.223LUT6 \rd_ptr[5]_i_3 0.043LUT6 \rd_ptr[4]_i_1__0 0.043

Path---( 13573 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13574 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13575 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13576 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \start_ack_q_i_1 0.043

Path---( 13577 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13578 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13579 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13580 )
0.414FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT5 \wait_resp_q_i_2 0.053LUT5 \wait_resp_q_i_1 0.138

Path---( 13581 )
0.315FDCE \sof_time_q_reg[14] 0.223LUT6 \rd_data_q[30]_i_2 0.043LUT3 \rd_data_q[30]_i_1 0.049

Path---( 13582 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13583 )
0.309FDCE \u_sie/token_q_reg[5] 0.223LUT3 \token_q[0]_i_2 0.043LUT5 \token_q[0]_i_1 0.043

Path---( 13584 )
0.309FDCE \u_fifo_rx/count_reg[6] 0.223LUT6 \rd_ptr[5]_i_3 0.043LUT4 \rd_ptr[2]_i_1__0 0.043

Path---( 13585 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13586 )
0.309FDCE \u_fifo_tx/count_reg[3] 0.223LUT5 \count[5]_i_2 0.043LUT6 \count[5]_i_1__0 0.043

Path---( 13587 )
0.309FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT4 \wr_ptr[2]_i_1__0 0.043

Path---( 13588 )
0.309FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT6 \wr_ptr[4]_i_1__0 0.043

Path---( 13589 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13590 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13591 )
0.309FDCE \u_sie/status_response_q_reg[0] 0.223LUT6 \rd_data_q[16]_i_2 0.043LUT3 \rd_data_q[16]_i_1 0.043

Path---( 13592 )
0.444FDCE \u_sie/last_tx_time_q_reg[1] 0.259LUT3 \last_tx_time_q[6]_i_2 0.051LUT5 \last_tx_time_q[5]_i_1 0.134

Path---( 13593 )
0.370FDCE \sof_value_q_reg[4] 0.204LUT6 \sof_value_q[10]_i_2 0.123LUT2 \sof_value_q[6]_i_1 0.043

Path---( 13594 )
0.309FDCE \u_sie/token_q_reg[11] 0.223LUT3 \token_q[0]_i_2 0.043LUT5 \token_q[0]_i_1 0.043

Path---( 13595 )
0.309FDCE \sof_time_q_reg[2] 0.223LUT6 \rd_data_q[18]_i_2 0.043LUT3 \rd_data_q[18]_i_1 0.043

Path---( 13596 )
0.345FDCE \u_fifo_tx/count_reg[5] 0.259LUT6 \count[6]_i_6 0.043LUT6 \count[6]_i_2__0 0.043

Path---( 13597 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13598 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13599 )
0.315FDCE \u_fifo_rx/count_reg[6] 0.223LUT6 \rd_ptr[5]_i_3 0.043LUT5 \rd_ptr[3]_i_1__0 0.049

Path---( 13600 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 13601 )
0.370FDCE \sof_value_q_reg[4] 0.204LUT6 \sof_value_q[10]_i_2 0.123LUT4 \sof_value_q[8]_i_1 0.043

Path---( 13602 )
0.317FDCE \usb_wr_data_wr_q_reg 0.223LUT3 \count[6]_i_4__0 0.043LUT5 \wr_ptr[3]_i_1__0 0.051

Path---( 13603 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13604 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 13605 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13606 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13607 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13608 )
0.345FDCE \usb_xfer_token_pid_bits_q_reg[7] 0.259LUT3 \rd_data_q[23]_i_2 0.043LUT6 \rd_data_q[23]_i_1 0.043

Path---( 13609 )
0.275FDCE \sof_time_q_reg[11] 0.223LUT5 \rd_data_q[27]_i_1 0.052

Path---( 13610 )
0.414FDCE \u_fifo_tx/count_reg[3] 0.223LUT5 \count[6]_i_5 0.054LUT6 \count[5]_i_1__0 0.137

Path---( 13611 )
0.376FDCE \sof_value_q_reg[4] 0.204LUT6 \sof_value_q[10]_i_2 0.123LUT3 \sof_value_q[7]_i_1 0.049

Path---( 13612 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13613 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049LUT6 \token_q[1]_i_1 0.136

Path---( 13614 )
0.414FDCE \u_fifo_tx/count_reg[3] 0.223LUT5 \count[6]_i_5 0.054LUT6 \count[6]_i_2__0 0.137

Path---( 13615 )
0.381FDCE \sof_value_q_reg[4] 0.204LUT6 \sof_value_q[10]_i_2 0.123LUT5 \sof_value_q[9]_i_1 0.054

Path---( 13616 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13617 )
0.373FDCE \sof_value_q_reg[2] 0.204LUT6 \sof_value_q[10]_i_2 0.126LUT2 \sof_value_q[6]_i_1 0.043

Path---( 13618 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13619 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13620 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13621 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13622 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13623 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 13624 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13625 )
0.373FDCE \sof_value_q_reg[2] 0.204LUT6 \sof_value_q[10]_i_2 0.126LUT4 \sof_value_q[8]_i_1 0.043

Path---( 13626 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13627 )
0.309FDCE \sof_value_q_reg[5] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT2 \sof_value_q[6]_i_1 0.043

Path---( 13628 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13629 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13630 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \rx_time_en_q_i_1 0.043

Path---( 13631 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13632 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13633 )
0.309FDCE \sof_value_q_reg[5] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT4 \sof_value_q[8]_i_1 0.043

Path---( 13634 )
0.379FDCE \sof_value_q_reg[2] 0.204LUT6 \sof_value_q[10]_i_2 0.126LUT3 \sof_value_q[7]_i_1 0.049

Path---( 13635 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13636 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13637 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13638 )
0.475FDCE \u_sie/token_q_reg[14] 0.204LUT3 \token_q[4]_i_3 0.134LUT5 \token_q[4]_i_2 0.137

Path---( 13639 )
0.309FDCE \u_sie/last_tx_time_q_reg[0] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_2 0.043

Path---( 13640 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \last_tx_time_q[0]_i_1 0.043

Path---( 13641 )
0.384FDCE \sof_value_q_reg[2] 0.204LUT6 \sof_value_q[10]_i_2 0.126LUT5 \sof_value_q[9]_i_1 0.054

Path---( 13642 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13643 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 13644 )
0.408FDCE \sof_time_q_reg[6] 0.223LUT3 \rd_data_q[22]_i_2 0.051LUT6 \rd_data_q[22]_i_1 0.134

Path---( 13645 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13646 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13647 )
0.315FDCE \sof_value_q_reg[5] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT3 \sof_value_q[7]_i_1 0.049

Path---( 13648 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13649 )
0.272FDPE \u_sie/crc_sum_q_reg[12] 0.223LUT4 \crc_sum_q[4]_i_1 0.049

Path---( 13650 )
0.444FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT4 \token_q[15]_i_1 0.049LUT5 \wait_resp_q_i_1 0.136

Path---( 13651 )
0.320FDCE \sof_value_q_reg[5] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT5 \sof_value_q[9]_i_1 0.054

Path---( 13652 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \last_tx_time_q[0]_i_1 0.043

Path---( 13653 )
0.309FDCE \u_fifo_tx/count_reg[4] 0.223LUT5 \count[5]_i_2 0.043LUT6 \count[5]_i_1__0 0.043

Path---( 13654 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13655 )
0.404FDCE \u_sie/last_tx_time_q_reg[2] 0.223LUT3 \last_tx_time_q[6]_i_2 0.047LUT6 \last_tx_time_q[6]_i_1 0.134

Path---( 13656 )
0.373FDCE \u_fifo_tx/count_reg[2] 0.204LUT6 \count[6]_i_6 0.126LUT6 \count[6]_i_2__0 0.043

Path---( 13657 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \rx_time_en_q_i_1 0.043

Path---( 13658 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13659 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13660 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13661 )
0.345FDCE \usb_xfer_token_pid_bits_q_reg[0] 0.259LUT6 \rd_data_q[16]_i_2 0.043LUT3 \rd_data_q[16]_i_1 0.043

Path---( 13662 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13663 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13664 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13665 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13666 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13667 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13668 )
0.309FDCE \sof_time_q_reg[7] 0.223LUT3 \rd_data_q[23]_i_2 0.043LUT6 \rd_data_q[23]_i_1 0.043

Path---( 13669 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13670 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13671 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \send_ack_q_i_1 0.043

Path---( 13672 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \status_tx_done_q_i_1 0.043

Path---( 13673 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13674 )
0.412FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT5 \wait_resp_q_i_2 0.051LUT5 \wait_resp_q_i_1 0.138

Path---( 13675 )
0.415FDCE \u_fifo_tx/count_reg[4] 0.223LUT5 \count[6]_i_5 0.055LUT6 \count[5]_i_1__0 0.137

Path---( 13676 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13677 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13678 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT6 \status_rx_done_q_i_1 0.043

Path---( 13679 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13680 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13681 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13682 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13683 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13684 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13685 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 13686 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13687 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13688 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13689 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 13690 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13691 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13692 )
0.309FDCE \u_sie/last_tx_time_q_reg[5] 0.223LUT6 \last_tx_time_q[7]_i_3 0.043LUT4 \last_tx_time_q[7]_i_2 0.043

Path---( 13693 )
0.309FDCE \u_sie/token_q_reg[12] 0.223LUT4 \token_q[3]_i_2 0.043LUT6 \token_q[2]_i_1 0.043

Path---( 13694 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13695 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13696 )
0.266FDCE \sof_time_q_reg[15] 0.223LUT6 \rd_data_q[31]_i_2 0.043

Path---( 13697 )
0.373FDCE \intr_err_q_reg 0.204LUT4 \intr_q_i_2 0.126LUT5 \intr_q_i_1 0.043

Path---( 13698 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13699 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13700 )
0.309FDCE \sof_time_q_reg[1] 0.223LUT3 \rd_data_q[17]_i_2 0.043LUT6 \rd_data_q[17]_i_1 0.043

Path---( 13701 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13702 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 13703 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13704 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13705 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13706 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13707 )
0.266FDCE \sof_transfer_q_reg 0.223LUT3 \token_q[10]_i_1 0.043

Path---( 13708 )
0.450FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \wait_resp_q_i_2 0.053LUT5 \wait_resp_q_i_1 0.138

Path---( 13709 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13710 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13711 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13712 )
0.266FDCE \u_sie/last_tx_time_q_reg[0] 0.223LUT4 \last_tx_time_q[2]_i_1 0.043

Path---( 13713 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13714 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 13715 )
0.302FDCE \usb_xfer_data_tx_len_q_reg[15] 0.259LUT6 \rd_data_q[15]_i_1 0.043

Path---( 13716 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 13717 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13718 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13719 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13720 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13721 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13722 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13723 )
0.266FDCE \sof_transfer_q_reg 0.223LUT3 \token_q[8]_i_1 0.043

Path---( 13724 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13725 )
0.266FDCE \sof_transfer_q_reg 0.223LUT3 \token_q[5]_i_1 0.043

Path---( 13726 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13727 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13728 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13729 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13730 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13731 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13732 )
0.272FDCE \sof_transfer_q_reg 0.223LUT3 \token_q[7]_i_1 0.049

Path---( 13733 )
0.272FDCE \u_sie/last_tx_time_q_reg[0] 0.223LUT5 \last_tx_time_q[3]_i_1 0.049

Path---( 13734 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13735 )
0.309FDCE \sof_value_q_reg[3] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT6 \sof_value_q[10]_i_1 0.043

Path---( 13736 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13737 )
0.273FDCE \sof_transfer_q_reg 0.223LUT3 \token_q[9]_i_1 0.050

Path---( 13738 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13739 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \status_rx_done_q_i_1 0.043

Path---( 13740 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT6 \status_tx_done_q_i_1 0.043

Path---( 13741 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13742 )
0.342FDCE \u_sie/data_buffer_q_reg[6] 0.204LUT2 \status_response_q[6]_i_1 0.138

Path---( 13743 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13744 )
0.328FDCE \u_sie/token_q_reg[9] 0.204LUT5 \token_q[3]_i_1 0.124

Path---( 13745 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13746 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13747 )
0.309FDCE \u_sie/token_q_reg[8] 0.223LUT3 \token_q[0]_i_2 0.043LUT5 \token_q[0]_i_1 0.043

Path---( 13748 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 13749 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13750 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13751 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13752 )
0.309FDCE \sof_value_q_reg[1] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT6 \sof_value_q[10]_i_1 0.043

Path---( 13753 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13754 )
0.328FDCE \u_sie/token_q_reg[9] 0.204LUT6 \token_q[1]_i_1 0.124

Path---( 13755 )
0.266FDCE \sof_transfer_q_reg 0.223LUT3 \token_q[13]_i_1 0.043

Path---( 13756 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13757 )
0.266FDCE \sof_transfer_q_reg 0.223LUT3 \token_q[11]_i_1 0.043

Path---( 13758 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13759 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13760 )
0.223FDCE \u_sie/data_buffer_q_reg[1] 0.223

Path---( 13761 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13762 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13763 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13764 )
0.359FDCE \usb_xfer_data_tx_len_q_reg[8] 0.236LUT6 \rd_data_q[8]_i_1 0.123

Path---( 13765 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT3 \wr_ptr[1]_i_1__0 0.043

Path---( 13766 )
0.404FDCE \u_sie/last_tx_time_q_reg[2] 0.223LUT3 \last_tx_time_q[6]_i_2 0.047LUT5 \last_tx_time_q[5]_i_1 0.134

Path---( 13767 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13768 )
0.277FDCE \sof_transfer_q_reg 0.223LUT3 \token_q[15]_i_2 0.054

Path---( 13769 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \send_ack_q_i_1 0.043

Path---( 13770 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \send_ack_q_i_1 0.043

Path---( 13771 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[3] 0.259LUT5 \send_ack_q_i_1 0.043

Path---( 13772 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13773 )
0.274FDCE \sof_transfer_q_reg 0.223LUT3 \token_q[6]_i_1 0.051

Path---( 13774 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13775 )
0.259FDCE \wr_data_q_reg[1] 0.259

Path---( 13776 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13777 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13778 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13779 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13780 )
0.327FDCE \sof_value_q_reg[4] 0.204LUT3 \token_q[11]_i_1 0.123

Path---( 13781 )
0.450FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT2 \ram[19][7]_i_2 0.053LUT6 \wr_ptr[5]_i_2__0 0.138

Path---( 13782 )
0.302FDCE \u_sie/byte_count_q_reg[10] 0.259LUT6 \rd_data_q[10]_i_1 0.043

Path---( 13783 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13784 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13785 )
0.266FDCE \u_sie/rx_time_en_q_reg 0.223LUT5 \rx_time_q[1]_i_1 0.043

Path---( 13786 )
0.266FDCE \u_sie/rx_time_en_q_reg 0.223LUT5 \rx_time_q[0]_i_1 0.043

Path---( 13787 )
0.266FDCE \usb_xfer_token_dev_addr_q_reg[2] 0.223LUT3 \token_q[13]_i_1 0.043

Path---( 13788 )
0.995

Path---( 13789 )
0.995

Path---( 13790 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13791 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 13792 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13793 )
0.993

Path---( 13794 )
0.993

Path---( 13795 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13796 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13797 )
0.370FDCE \sof_value_q_reg[4] 0.204LUT6 \sof_value_q[10]_i_2 0.123LUT6 \sof_value_q[10]_i_1 0.043

Path---( 13798 )
0.987

Path---( 13799 )
0.987

Path---( 13800 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13801 )
0.204FDCE \u_sie/data_buffer_q_reg[4] 0.204

Path---( 13802 )
0.309FDCE \u_sie/token_q_reg[12] 0.223LUT4 \token_q[3]_i_2 0.043LUT5 \token_q[3]_i_1 0.043

Path---( 13803 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 13804 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13805 )
0.266FDCE \u_sie/data_valid_q_reg[0] 0.223LUT6 \crc_sum_q[15]_i_1 0.043

Path---( 13806 )
0.981

Path---( 13807 )
0.981

Path---( 13808 )
0.272FDCE \u_sie/rx_time_en_q_reg 0.223LUT5 \rx_time_q[2]_i_1 0.049

Path---( 13809 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13810 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13811 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13812 )
0.266FDCE \transfer_start_q_reg 0.223LUT6 \byte_count_q[0]_i_1 0.043

Path---( 13813 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13814 )
0.266FDCE \sof_value_q_reg[10] 0.223LUT3 \token_q[5]_i_1 0.043

Path---( 13815 )
0.373FDCE \sof_value_q_reg[2] 0.204LUT6 \sof_value_q[10]_i_2 0.126LUT6 \sof_value_q[10]_i_1 0.043

Path---( 13816 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 13817 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13818 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13819 )
0.266FDCE \u_sie/last_tx_time_q_reg[0] 0.223LUT3 \last_tx_time_q[1]_i_1 0.043

Path---( 13820 )
0.335FDCE \u_sie/data_buffer_q_reg[4] 0.204LUT2 \status_response_q[4]_i_1 0.131

Path---( 13821 )
0.266FDCE \u_sie/last_tx_time_q_reg[2] 0.223LUT6 \last_tx_time_q[4]_i_1 0.043

Path---( 13822 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13823 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13824 )
0.266FDCE \sof_time_q_reg[9] 0.223LUT5 \rd_data_q[25]_i_1 0.043

Path---( 13825 )
0.266FDCE \u_sie/data_buffer_q_reg_c_1 0.223LUT2 \u_sie/data_buffer_q_reg_gate__3 0.043

Path---( 13826 )
0.309FDCE \sof_value_q_reg[5] 0.223LUT6 \sof_value_q[10]_i_2 0.043LUT6 \sof_value_q[10]_i_1 0.043

Path---( 13827 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13828 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13829 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 13830 )
0.359FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT4 \wr_ptr[2]_i_1__0 0.123

Path---( 13831 )
0.327FDCE \u_sie/token_q_reg[15] 0.204LUT6 \token_q[1]_i_1 0.123

Path---( 13832 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13833 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13834 )
0.277FDCE \u_sie/data_buffer_q_reg_c_1 0.223LUT2 \u_sie/data_buffer_q_reg_gate__2 0.054

Path---( 13835 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13836 )
0.266FDCE \usb_irq_ack_done_q_reg 0.223LUT4 \intr_done_q_i_1 0.043

Path---( 13837 )
0.369FDCE \u_fifo_tx/wr_ptr_reg[1] 0.236LUT5 \wr_ptr[3]_i_1__0 0.133

Path---( 13838 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[2] 0.223LUT4 \crc_sum_q[5]_i_1 0.043

Path---( 13839 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13840 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13841 )
0.266FDCE \usb_xfer_token_dev_addr_q_reg[5] 0.223LUT6 \rd_data_q[14]_i_1 0.043

Path---( 13842 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13843 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13844 )
0.330FDCE \u_sie/token_q_reg[7] 0.204LUT6 \token_q[2]_i_1 0.126

Path---( 13845 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13846 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13847 )
0.266FDCE \u_sie/data_buffer_q_reg[0] 0.223LUT2 \status_response_q[0]_i_1 0.043

Path---( 13848 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13849 )
0.277FDCE \sof_value_q_reg[1] 0.223LUT3 \token_q[14]_i_1 0.054

Path---( 13850 )
0.302FDCE \u_sie/status_timeout_q_reg 0.259LUT2 \err_cond_q_i_1 0.043

Path---( 13851 )
0.327FDCE \u_sie/token_q_reg[14] 0.204LUT5 \token_q[0]_i_1 0.123

Path---( 13852 )
0.266FDCE \u_sie/token_q_reg[11] 0.223LUT6 \token_q[1]_i_1 0.043

Path---( 13853 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13854 )
0.266FDCE \sof_time_q_reg[8] 0.223LUT5 \rd_data_q[24]_i_1 0.043

Path---( 13855 )
0.302FDCE \fifo_flush_q_reg 0.259LUT4 \usb_xfer_token_start_q_i_1 0.043

Path---( 13856 )
0.266FDCE \u_sie/data_buffer_q_reg[1] 0.223LUT2 \status_response_q[1]_i_1 0.043

Path---( 13857 )
0.266FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \status_response_q[1]_i_1 0.043

Path---( 13858 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13859 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 13860 )
0.308FDCE \u_sie/status_timeout_q_reg 0.259LUT5 \intr_err_q_i_1 0.049

Path---( 13861 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13862 )
0.266FDCE \sof_time_q_reg[10] 0.223LUT5 \rd_data_q[26]_i_1 0.043

Path---( 13863 )
0.370FDCE \usb_xfer_token_ep_addr_q_reg[1] 0.236LUT3 \token_q[7]_i_1 0.134

Path---( 13864 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13865 )
0.302FDPE \u_sie/crc_sum_q_reg[13] 0.259LUT4 \crc_sum_q[5]_i_1 0.043

Path---( 13866 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13867 )
0.368FDCE \usb_xfer_token_ep_addr_q_reg[2] 0.236LUT3 \token_q[6]_i_1 0.132

Path---( 13868 )
0.274FDPE \u_sie/FSM_sequential_state_q_reg[1] 0.223LUT2 \status_response_q[2]_i_1 0.051

Path---( 13869 )
0.364FDCE \usb_xfer_token_ep_addr_q_reg[3] 0.236LUT3 \token_q[5]_i_1 0.128

Path---( 13870 )
0.330FDCE \sof_value_q_reg[7] 0.204LUT4 \sof_value_q[8]_i_1 0.126

Path---( 13871 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13872 )
0.266FDCE \u_sie/token_q_reg[5] 0.223LUT6 \token_q[2]_i_1 0.043

Path---( 13873 )
0.266FDCE \usb_xfer_token_dev_addr_q_reg[2] 0.223LUT6 \rd_data_q[11]_i_1 0.043

Path---( 13874 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13875 )
0.266FDCE \u_sie/data_buffer_q_reg[3] 0.223LUT2 \status_response_q[3]_i_1 0.043

Path---( 13876 )
0.204FDCE \u_sie/data_buffer_q_reg[2] 0.204

Path---( 13877 )
0.362FDRE \u_sie/data_buffer_q_reg[13]_u_sie_data_buffer_q_reg_c_1 0.236LUT2 \u_sie/data_buffer_q_reg_gate__1 0.126

Path---( 13878 )
0.266FDCE \u_sie/token_q_reg[10] 0.223LUT5 \token_q[4]_i_2 0.043

Path---( 13879 )
0.302FDCE \u_sie/FSM_sequential_state_q_reg[0] 0.259LUT6 \last_tx_time_q[0]_i_1 0.043

Path---( 13880 )
0.204FDCE \u_sie/data_buffer_q_reg[7] 0.204

Path---( 13881 )
0.338FDCE \u_sie/last_tx_time_q_reg[3] 0.204LUT5 \last_tx_time_q[3]_i_1 0.134

Path---( 13882 )
0.266FDCE \u_sie/token_q_reg[10] 0.223LUT5 \token_q[0]_i_1 0.043

Path---( 13883 )
0.342FDCE \sof_value_q_reg[7] 0.204LUT5 \sof_value_q[9]_i_1 0.138

Path---( 13884 )
0.204FDCE \u_sie/data_buffer_q_reg[6] 0.204

Path---( 13885 )
0.223FDCE \wr_data_q_reg[2] 0.223

Path---( 13886 )
0.330FDCE \sof_value_q_reg[2] 0.204LUT6 \sof_value_q[5]_i_1 0.126

Path---( 13887 )
0.345FDCE \intr_sof_q_reg 0.259LUT4 \intr_q_i_2 0.043LUT5 \intr_q_i_1 0.043

Path---( 13888 )
0.336FDCE \u_sie/data_buffer_q_reg[2] 0.204LUT2 \status_response_q[2]_i_1 0.132

Path---( 13889 )
0.330FDCE \sof_value_q_reg[7] 0.204LUT3 \token_q[8]_i_1 0.126

Path---( 13890 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13891 )
0.302FDCE \usb_xfer_token_dev_addr_q_reg[3] 0.259LUT3 \token_q[12]_i_1 0.043

Path---( 13892 )
0.302FDCE \u_sie/status_crc_err_q_reg 0.259LUT2 \err_cond_q_i_1 0.043

Path---( 13893 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13894 )
0.362FDCE \usb_xfer_data_tx_len_q_reg[9] 0.236LUT6 \rd_data_q[9]_i_1 0.126

Path---( 13895 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13896 )
0.266FDCE \u_sie/last_tx_time_q_reg[0] 0.223LUT6 \last_tx_time_q[4]_i_1 0.043

Path---( 13897 )
0.302FDCE \u_sie/last_tx_time_q_reg[4] 0.259LUT5 \last_tx_time_q[5]_i_1 0.043

Path---( 13898 )
0.259FDCE \usb_xfer_token_pid_datax_q_reg 0.259

Path---( 13899 )
0.223FDCE \u_sie/data_buffer_q_reg[5] 0.223

Path---( 13900 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13901 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13902 )
0.338FDCE \sof_value_q_reg[2] 0.204LUT3 \sof_value_q[2]_i_1 0.134

Path---( 13903 )
0.313FDCE \usb_xfer_token_dev_addr_q_reg[0] 0.259LUT3 \token_q[15]_i_2 0.054

Path---( 13904 )
0.308FDCE \u_sie/status_crc_err_q_reg 0.259LUT5 \intr_err_q_i_1 0.049

Path---( 13905 )
0.309FDCE \usb_xfer_token_dev_addr_q_reg[6] 0.259LUT3 \token_q[9]_i_1 0.050

Path---( 13906 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13907 )
0.330FDCE \u_sie/token_q_reg[6] 0.204LUT6 \token_q[1]_i_1 0.126

Path---( 13908 )
0.360FDCE \u_fifo_rx/rd_ptr_reg[3] 0.236LUT6 \rd_ptr[4]_i_1__0 0.124

Path---( 13909 )
0.266FDCE \sof_value_q_reg[3] 0.223LUT6 \sof_value_q[5]_i_1 0.043

Path---( 13910 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT6 \wr_ptr[4]_i_1__0 0.043

Path---( 13911 )
0.338FDCE \intr_err_q_reg 0.204LUT5 \intr_err_q_i_1 0.134

Path---( 13912 )
0.302FDPE \u_sie/crc_sum_q_reg[10] 0.259LUT4 \crc_sum_q[2]_i_1 0.043

Path---( 13913 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13914 )
0.223FDCE \u_sie/data_buffer_q_reg[0] 0.223

Path---( 13915 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13916 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13917 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13918 )
0.266FDCE \sof_transfer_q_reg 0.223LUT3 \token_q[12]_i_1 0.043

Path---( 13919 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13920 )
0.266FDCE \transfer_start_q_reg 0.223LUT5 \wait_resp_q_i_1 0.043

Path---( 13921 )
0.266FDCE \u_sie/status_rx_done_q_reg 0.223LUT4 \intr_done_q_i_1 0.043

Path---( 13922 )
0.364FDCE \usb_xfer_token_ep_addr_q_reg[3] 0.236LUT6 \rd_data_q[8]_i_1 0.128

Path---( 13923 )
0.266FDCE \u_sie/data_buffer_q_reg[5] 0.223LUT2 \status_response_q[5]_i_1 0.043

Path---( 13924 )
0.278FDCE \sof_transfer_q_reg 0.223LUT3 \token_q[14]_i_1 0.055

Path---( 13925 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13926 )
0.266FDCE \sof_value_q_reg[8] 0.223LUT6 \sof_value_q[10]_i_1 0.043

Path---( 13927 )
0.277FDCE \usb_xfer_token_dev_addr_q_reg[1] 0.223LUT3 \token_q[14]_i_1 0.054

Path---( 13928 )
0.223FDCE \sof_transfer_q_reg 0.223

Path---( 13929 )
0.359FDCE \usb_xfer_token_ep_addr_q_reg[0] 0.236LUT3 \token_q[8]_i_1 0.123

Path---( 13930 )
0.302FDCE \usb_xfer_token_dev_addr_q_reg[4] 0.259LUT6 \rd_data_q[13]_i_1 0.043

Path---( 13931 )
0.278FDCE \sof_value_q_reg[0] 0.223LUT3 \token_q[15]_i_2 0.055

Path---( 13932 )
0.266FDCE \u_sie/token_q_reg[8] 0.223LUT5 \token_q[3]_i_1 0.043

Path---( 13933 )
0.309FDCE \usb_irq_mask_err_q_reg 0.223LUT4 \intr_q_i_2 0.043LUT5 \intr_q_i_1 0.043

Path---( 13934 )
0.223FDCE \u_sie/data_buffer_q_reg[3] 0.223

Path---( 13935 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13936 )
0.266FDCE \usb_xfer_token_dev_addr_q_reg[5] 0.223LUT3 \token_q[10]_i_1 0.043

Path---( 13937 )
0.266FDCE \usb_xfer_data_tx_len_q_reg[11] 0.223LUT6 \rd_data_q[11]_i_1 0.043

Path---( 13938 )
0.364FDRE \u_sie/data_buffer_q_reg[8]_u_sie_data_buffer_q_reg_c_1 0.236LUT2 \u_sie/data_buffer_q_reg_gate__6 0.128

Path---( 13939 )
0.327FDCE \u_sie/token_q_reg[15] 0.204LUT5 \token_q[0]_i_1 0.123

Path---( 13940 )
0.274FDCE \sof_value_q_reg[8] 0.223LUT3 \token_q[7]_i_1 0.051

Path---( 13941 )
0.359FDRE \u_sie/data_buffer_q_reg[9]_u_sie_data_buffer_q_reg_c_1 0.236LUT2 \u_sie/data_buffer_q_reg_gate__5 0.123

Path---( 13942 )
0.266FDCE \u_sie/data_buffer_q_reg_c_1 0.223LUT2 \u_sie/data_buffer_q_reg_gate__1 0.043

Path---( 13943 )
0.266FDCE \u_fifo_rx/rd_ptr_reg[1] 0.223LUT3 \rd_ptr[1]_i_1__0 0.043

Path---( 13944 )
0.372FDRE \u_sie/data_buffer_q_reg[14]_u_sie_data_buffer_q_reg_c_1 0.236LUT2 \u_sie/data_buffer_q_reg_gate__0 0.136

Path---( 13945 )
0.259FDCE \wr_data_q_reg[6] 0.259

Path---( 13946 )
0.362FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT6 \wr_ptr[4]_i_1__0 0.126

Path---( 13947 )
0.266FDCE \usb_xfer_token_dev_addr_q_reg[1] 0.223LUT6 \rd_data_q[10]_i_1 0.043

Path---( 13948 )
0.223FDCE \wr_data_q_reg[4] 0.223

Path---( 13949 )
0.302FDCE \u_sie/last_tx_time_q_reg[4] 0.259LUT6 \last_tx_time_q[6]_i_1 0.043

Path---( 13950 )
0.274FDCE \u_sie/data_buffer_q_reg_c_1 0.223LUT2 \u_sie/data_buffer_q_reg_gate__0 0.051

Path---( 13951 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT4 \wr_ptr[2]_i_1__0 0.043

Path---( 13952 )
0.266FDCE \usb_irq_mask_done_q_reg 0.223LUT5 \intr_q_i_1 0.043

Path---( 13953 )
0.266FDCE \u_sie/data_buffer_q_reg_c_1 0.223LUT2 \u_sie/data_buffer_q_reg_gate__5 0.043

Path---( 13954 )
0.266FDCE \u_sie/byte_count_q_reg[9] 0.223LUT6 \rd_data_q[9]_i_1 0.043

Path---( 13955 )
0.328FDCE \u_sie/token_q_reg[9] 0.204LUT5 \token_q[4]_i_2 0.124

Path---( 13956 )
0.359FDRE \u_sie/data_buffer_q_reg[11]_u_sie_data_buffer_q_reg_c_1 0.236LUT2 \u_sie/data_buffer_q_reg_gate__3 0.123

Path---( 13957 )
0.370FDCE \u_fifo_tx/wr_ptr_reg[3] 0.236LUT5 \wr_ptr[3]_i_1__0 0.134

Path---( 13958 )
0.266FDCE \u_sie/token_q_reg[12] 0.223LUT6 \token_q[1]_i_1 0.043

Path---( 13959 )
0.367FDCE \u_fifo_rx/rd_ptr_reg[3] 0.236LUT5 \rd_ptr[3]_i_1__0 0.131

Path---( 13960 )
0.338FDCE \sof_value_q_reg[9] 0.204LUT5 \sof_value_q[9]_i_1 0.134

Path---( 13961 )
0.338FDCE \sof_value_q_reg[4] 0.204LUT5 \sof_value_q[4]_i_1 0.134

Path---( 13962 )
0.259FDCE \wr_data_q_reg[3] 0.259

Path---( 13963 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13964 )
0.271FDCE \u_sie/data_buffer_q_reg_c_1 0.223LUT2 \u_sie/data_buffer_q_reg_gate__4 0.048

Path---( 13965 )
0.302FDCE \usb_xfer_token_dev_addr_q_reg[4] 0.259LUT3 \token_q[11]_i_1 0.043

Path---( 13966 )
0.259FDCE \u_sie/data_valid_q_reg[2] 0.259

Path---( 13967 )
0.259FDCE \in_transfer_q_reg 0.259

Path---( 13968 )
0.266FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT6 \rd_ptr[4]_i_1__0 0.043

Path---( 13969 )
0.302FDCE \usb_xfer_token_dev_addr_q_reg[0] 0.259LUT6 \rd_data_q[9]_i_1 0.043

Path---( 13970 )
0.327FDCE \u_sie/status_response_q_reg[6] 0.204LUT6 \rd_data_q[22]_i_1 0.123

Path---( 13971 )
0.302FDCE \usb_xfer_token_dev_addr_q_reg[3] 0.259LUT6 \rd_data_q[12]_i_1 0.043

Path---( 13972 )
0.259FDCE \u_sie/data_crc_q_reg[1] 0.259

Path---( 13973 )
0.302FDCE \usb_xfer_data_tx_len_q_reg[12] 0.259LUT6 \rd_data_q[12]_i_1 0.043

Path---( 13974 )
0.266FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT4 \rd_ptr[2]_i_1__0 0.043

Path---( 13975 )
0.336FDCE \sof_value_q_reg[9] 0.204LUT3 \token_q[6]_i_1 0.132

Path---( 13976 )
0.266FDCE \sof_value_q_reg[3] 0.223LUT3 \token_q[12]_i_1 0.043

Path---( 13977 )
0.309FDCE \usb_irq_mask_sof_q_reg 0.223LUT4 \intr_q_i_2 0.043LUT5 \intr_q_i_1 0.043

Path---( 13978 )
0.259FDCE \wr_data_q_reg[0] 0.259

Path---( 13979 )
0.266FDCE \u_sie/byte_count_q_reg[8] 0.223LUT6 \rd_data_q[8]_i_1 0.043

Path---( 13980 )
0.223FDCE \wr_data_q_reg[7] 0.223

Path---( 13981 )
0.223FDCE \u_sie/data_buffer_q_reg_c_0 0.223

Path---( 13982 )
0.266FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT3 \rd_ptr[1]_i_1__0 0.043

Path---( 13983 )
0.269FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT5 \rd_ptr[3]_i_1__0 0.046

Path---( 13984 )
0.302FDCE \u_sie/last_tx_time_q_reg[1] 0.259LUT6 \last_tx_time_q[4]_i_1 0.043

Path---( 13985 )
0.302FDCE \u_fifo_rx/rd_ptr_reg[2] 0.259LUT4 \rd_ptr[2]_i_1__0 0.043

Path---( 13986 )
0.266FDCE \usb_xfer_token_start_q_reg 0.223LUT4 \usb_xfer_token_start_q_i_1 0.043

Path---( 13987 )
0.266FDCE \u_sie/last_tx_time_q_reg[6] 0.223LUT6 \last_tx_time_q[6]_i_1 0.043

Path---( 13988 )
0.266FDCE \u_sie/byte_count_q_reg[11] 0.223LUT6 \rd_data_q[11]_i_1 0.043

Path---( 13989 )
0.266FDCE \sof_value_q_reg[6] 0.223LUT6 \sof_value_q[10]_i_1 0.043

Path---( 13990 )
0.266FDCE \sof_value_q_reg[8] 0.223LUT4 \sof_value_q[8]_i_1 0.043

Path---( 13991 )
0.330FDCE \u_sie/last_tx_time_q_reg[3] 0.204LUT6 \last_tx_time_q[6]_i_1 0.126

Path---( 13992 )
0.259FDCE \wr_data_q_reg[5] 0.259

Path---( 13993 )
0.302FDCE \intr_sof_q_reg 0.259LUT3 \intr_sof_q_i_1 0.043

Path---( 13994 )
0.371FDRE \u_sie/data_buffer_q_reg[10]_u_sie_data_buffer_q_reg_c_1 0.236LUT2 \u_sie/data_buffer_q_reg_gate__4 0.135

Path---( 13995 )
0.371FDRE \u_sie/data_buffer_q_reg[12]_u_sie_data_buffer_q_reg_c_1 0.236LUT2 \u_sie/data_buffer_q_reg_gate__2 0.135

Path---( 13996 )
0.266FDPE \u_sie/crc_sum_q_reg[9] 0.223LUT4 \crc_sum_q[1]_i_1 0.043

Path---( 13997 )
0.302FDCE \usb_irq_ack_sof_q_reg 0.259LUT3 \intr_sof_q_i_1 0.043

Path---( 13998 )
0.266FDCE \u_sie/rx_time_en_q_reg 0.223LUT6 \rx_time_en_q_i_1 0.043

Path---( 13999 )
0.330FDCE \sof_value_q_reg[2] 0.204LUT3 \token_q[13]_i_1 0.126

Path---( 14000 )
0.266FDCE \u_sie/last_tx_time_q_reg[0] 0.223LUT6 \last_tx_time_q[0]_i_1 0.043

Path---( 14001 )
0.266FDCE \u_sie/status_tx_done_q_reg 0.223LUT6 \status_tx_done_q_i_1 0.043

Path---( 14002 )
0.266FDCE \u_sie/status_response_q_reg[1] 0.223LUT6 \rd_data_q[17]_i_1 0.043

Path---( 14003 )
0.266FDCE \sof_value_q_reg[10] 0.223LUT6 \sof_value_q[10]_i_1 0.043

Path---( 14004 )
0.302FDCE \usb_xfer_data_tx_len_q_reg[13] 0.259LUT6 \rd_data_q[13]_i_1 0.043

Path---( 14005 )
0.266FDCE \u_sie/rx_time_q_reg[1] 0.223LUT5 \rx_time_q[1]_i_1 0.043

Path---( 14006 )
0.277FDCE \sof_value_q_reg[8] 0.223LUT5 \sof_value_q[9]_i_1 0.054

Path---( 14007 )
0.266FDCE \u_sie/status_response_q_reg[3] 0.223LUT6 \rd_data_q[19]_i_1 0.043

Path---( 14008 )
0.266FDCE \usb_irq_mask_device_detect_q_reg 0.223LUT5 \intr_q_i_1 0.043

Path---( 14009 )
0.368FDRE \u_sie/data_buffer_q_reg[15]_u_sie_data_buffer_q_reg_c_1 0.236LUT2 \u_sie/data_buffer_q_reg_gate 0.132

Path---( 14010 )
0.271FDCE \sof_value_q_reg[6] 0.223LUT3 \token_q[9]_i_1 0.048

Path---( 14011 )
0.266FDCE \sof_value_q_reg[3] 0.223LUT4 \sof_value_q[3]_i_1 0.043

Path---( 14012 )
0.266FDCE \u_sie/rx_time_q_reg[1] 0.223LUT5 \rx_time_q[0]_i_1 0.043

Path---( 14013 )
0.266FDCE \sof_value_q_reg[5] 0.223LUT6 \sof_value_q[5]_i_1 0.043

Path---( 14014 )
0.204FDCE \u_sie/rx_active_q_reg[3] 0.204

Path---( 14015 )
0.266FDCE \usb_irq_ack_device_detect_q_reg 0.223LUT4 \device_det_q_i_1 0.043

Path---( 14016 )
0.330FDCE \sof_value_q_reg[2] 0.204LUT4 \sof_value_q[3]_i_1 0.126

Path---( 14017 )
0.266FDCE \sof_value_q_reg[0] 0.223LUT4 \sof_value_q[3]_i_1 0.043

Path---( 14018 )
0.277FDCE \sof_value_q_reg[3] 0.223LUT5 \sof_value_q[4]_i_1 0.054

Path---( 14019 )
0.274FDCE \u_sie/rx_time_q_reg[1] 0.223LUT5 \rx_time_q[2]_i_1 0.051

Path---( 14020 )
0.266FDCE \u_sie/data_buffer_q_reg_c_1 0.223LUT2 \u_sie/data_buffer_q_reg_gate__6 0.043

Path---( 14021 )
0.266FDCE \sof_value_q_reg[1] 0.223LUT6 \sof_value_q[5]_i_1 0.043

Path---( 14022 )
0.341FDCE \sof_value_q_reg[2] 0.204LUT5 \sof_value_q[4]_i_1 0.137

Path---( 14023 )
0.330FDCE \u_sie/last_tx_time_q_reg[3] 0.204LUT5 \last_tx_time_q[5]_i_1 0.126

Path---( 14024 )
0.266FDCE \device_det_q_reg 0.223LUT5 \intr_q_i_1 0.043

Path---( 14025 )
0.330FDCE \u_sie/rx_time_q_reg[2] 0.204LUT5 \rx_time_q[1]_i_1 0.126

Path---( 14026 )
0.278FDCE \sof_value_q_reg[0] 0.223LUT5 \sof_value_q[4]_i_1 0.055

Path---( 14027 )
0.330FDCE \u_sie/rx_time_q_reg[2] 0.204LUT5 \rx_time_q[0]_i_1 0.126

Path---( 14028 )
0.266FDCE \u_sie/status_response_q_reg[5] 0.223LUT6 \rd_data_q[21]_i_1 0.043

Path---( 14029 )
0.275FDCE \usb_irq_ack_err_q_reg 0.223LUT5 \intr_err_q_i_1 0.052

Path---( 14030 )
0.266FDCE \u_sie/status_response_q_reg[7] 0.223LUT6 \rd_data_q[23]_i_1 0.043

Path---( 14031 )
0.275FDCE \u_sie/data_buffer_q_reg_c_1 0.223LUT2 \u_sie/data_buffer_q_reg_gate 0.052

Path---( 14032 )
0.223FDCE \u_sie/data_buffer_q_reg_c 0.223

Path---( 14033 )
0.302FDCE \u_sie/data_valid_q_reg[1] 0.259LUT3 \data_valid_q[0]_i_1 0.043

Path---( 14034 )
0.330FDCE \sof_value_q_reg[7] 0.204LUT6 \sof_value_q[10]_i_1 0.126

Path---( 14035 )
0.302FDCE \u_fifo_tx/wr_ptr_reg[0] 0.259LUT2 \wr_ptr[0]_i_1__0 0.043

Path---( 14036 )
0.266FDCE \sof_value_q_reg[5] 0.223LUT3 \token_q[10]_i_1 0.043

Path---( 14037 )
0.336FDCE \u_sie/rx_time_q_reg[2] 0.204LUT5 \rx_time_q[2]_i_1 0.132

Path---( 14038 )
0.274FDCE \u_fifo_rx/rd_ptr_reg[0] 0.223LUT2 \rd_ptr[0]_i_1__0 0.051

Path---( 14039 )
0.223FDCE \u_sie/rx_active_q_reg[2] 0.223

Path---( 14040 )
0.302FDCE \u_sie/last_tx_time_q_reg[1] 0.259LUT3 \last_tx_time_q[1]_i_1 0.043

Path---( 14041 )
0.266FDCE \u_sie/last_tx_time_q_reg[5] 0.223LUT5 \last_tx_time_q[5]_i_1 0.043

Path---( 14042 )
0.236FDCE \u_sie/data_valid_q_reg[3] 0.236

Path---( 14043 )
0.336FDCE \sof_value_q_reg[7] 0.204LUT3 \sof_value_q[7]_i_1 0.132

Path---( 14044 )
0.302FDCE \resp_expected_q_reg 0.259LUT2 \send_ack_q_i_2 0.043

Path---( 14045 )
0.302FDCE \usb_xfer_token_dev_addr_q_reg[6] 0.259LUT6 \rd_data_q[15]_i_1 0.043

Path---( 14046 )
0.266FDCE \u_sie/status_tx_done_q_reg 0.223LUT4 \intr_done_q_i_1 0.043

Path---( 14047 )
0.302FDCE \u_sie/last_tx_time_q_reg[4] 0.259LUT6 \last_tx_time_q[4]_i_1 0.043

Path---( 14048 )
0.302FDCE \usb_err_q_reg 0.259LUT3 \usb_err_q_i_1 0.043

Path---( 14049 )
0.266FDCE \u_sie/last_tx_time_q_reg[2] 0.223LUT4 \last_tx_time_q[2]_i_1 0.043

Path---( 14050 )
0.266FDCE \sof_value_q_reg[6] 0.223LUT4 \sof_value_q[8]_i_1 0.043

Path---( 14051 )
0.266FDCE \sof_value_q_reg[6] 0.223LUT2 \sof_value_q[6]_i_1 0.043

Path---( 14052 )
0.266FDCE \sof_value_q_reg[1] 0.223LUT4 \sof_value_q[3]_i_1 0.043

Path---( 14053 )
0.327FDCE \sof_value_q_reg[4] 0.204LUT6 \sof_value_q[5]_i_1 0.123

Path---( 14054 )
0.266FDCE \rvalid_q_reg 0.223LUT3 \rvalid_q_i_1 0.043

Path---( 14055 )
0.266FDCE \sof_value_q_reg[0] 0.223LUT6 \sof_value_q[5]_i_1 0.043

Path---( 14056 )
0.266FDCE \sof_value_q_reg[0] 0.223LUT1 \sof_value_q[0]_i_1 0.043

Path---( 14057 )
0.236FDCE \u_sie/rx_active_q_reg[1] 0.236

Path---( 14058 )
0.330FDCE \u_sie/last_tx_time_q_reg[3] 0.204LUT6 \last_tx_time_q[4]_i_1 0.126

Path---( 14059 )
0.266FDCE \usb_xfer_data_tx_len_q_reg[10] 0.223LUT6 \rd_data_q[10]_i_1 0.043

Path---( 14060 )
0.266FDCE \sof_value_q_reg[1] 0.223LUT2 \sof_value_q[1]_i_1 0.043

Path---( 14061 )
0.266FDCE \u_sie/rx_time_q_reg[0] 0.223LUT5 \rx_time_q[1]_i_1 0.043

Path---( 14062 )
0.266FDCE \u_sie/status_rx_done_q_reg 0.223LUT6 \status_rx_done_q_i_1 0.043

Path---( 14063 )
0.266FDCE \bvalid_q_reg 0.223LUT4 \bvalid_q_i_1 0.043

Path---( 14064 )
0.277FDCE \sof_value_q_reg[6] 0.223LUT5 \sof_value_q[9]_i_1 0.054

Path---( 14065 )
0.274FDCE \u_sie/last_tx_time_q_reg[2] 0.223LUT5 \last_tx_time_q[3]_i_1 0.051

Path---( 14066 )
0.266FDCE \u_sie/rx_time_q_reg[0] 0.223LUT5 \rx_time_q[0]_i_1 0.043

Path---( 14067 )
0.277FDCE \sof_value_q_reg[1] 0.223LUT5 \sof_value_q[4]_i_1 0.054

Path---( 14068 )
0.266FDCE \intr_done_q_reg 0.223LUT4 \intr_done_q_i_1 0.043

Path---( 14069 )
0.266FDCE \device_det_q_reg 0.223LUT4 \device_det_q_i_1 0.043

Path---( 14070 )
0.274FDCE \sof_value_q_reg[6] 0.223LUT3 \sof_value_q[7]_i_1 0.051

Path---( 14071 )
0.277FDPE \u_sie/crc_sum_q_reg[11] 0.223LUT4 \crc_sum_q[3]_i_1 0.054

Path---( 14072 )
0.274FDCE \sof_value_q_reg[1] 0.223LUT3 \sof_value_q[2]_i_1 0.051

Path---( 14073 )
0.266FDCE \sof_value_q_reg[0] 0.223LUT2 \sof_value_q[1]_i_1 0.043

Path---( 14074 )
0.274FDCE \u_sie/rx_time_q_reg[0] 0.223LUT5 \rx_time_q[2]_i_1 0.051

Path---( 14075 )
0.266FDCE \u_sie/byte_count_q_reg[12] 0.223LUT6 \rd_data_q[12]_i_1 0.043

Path---( 14076 )
0.274FDCE \err_cond_q_reg 0.223LUT5 \intr_err_q_i_1 0.051

Path---( 14077 )
0.266FDCE \u_sie/byte_count_q_reg[14] 0.223LUT6 \rd_data_q[14]_i_1 0.043

Path---( 14078 )
0.266FDCE \usb_xfer_token_start_q_reg 0.223LUT6 \rd_data_q[31]_i_2 0.043

Path---( 14079 )
0.272FDCE \sof_value_q_reg[0] 0.223LUT3 \sof_value_q[2]_i_1 0.049

Path---( 14080 )
0.266FDCE \u_sie/byte_count_q_reg[15] 0.223LUT6 \rd_data_q[15]_i_1 0.043

Path---( 14081 )
0.302FDCE \u_sie/last_tx_time_q_reg[1] 0.259LUT4 \last_tx_time_q[2]_i_1 0.043

Path---( 14082 )
0.302FDCE \in_transfer_q_reg 0.259LUT2 \send_ack_q_i_2 0.043

Path---( 14083 )
0.302FDCE \usb_xfer_data_tx_len_q_reg[14] 0.259LUT6 \rd_data_q[14]_i_1 0.043

Path---( 14084 )
0.308FDCE \u_sie/last_tx_time_q_reg[1] 0.259LUT5 \last_tx_time_q[3]_i_1 0.049

Path---( 14085 )
0.359FDCE \usb_ctrl_wr_q_reg 0.236LUT3 \usb_err_q_i_1 0.123

Path---( 14086 )
0.359FDCE \sof_irq_q_reg 0.236LUT3 \intr_sof_q_i_1 0.123

Path---( 14087 )
0.266FDCE \u_sie/byte_count_q_reg[13] 0.223LUT6 \rd_data_q[13]_i_1 0.043
