`timescale 1ns/100ps

module tb_cla4;
	reg [3:0] tb_a, tb_b;
	reg tb_ci;
	wire [3:0] tb_S;
	wire tb_co;
	
	wire [4:0] tb_result;
	
	assign tb_result = {tb_co, tb_s};
	
	cla4 U0_cla4(.a(tb_a), .b(tb_b), .ci(tb_ci), .s(tb_s), .co(tb_co));
	
	initial
	begin
	
	end
endmodule
