{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1668696404199 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1668696404215 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 17 08:46:43 2022 " "Processing started: Thu Nov 17 08:46:43 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1668696404215 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668696404215 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off practica7 -c practica7 " "Command: quartus_map --read_settings_files=on --write_settings_files=off practica7 -c practica7" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668696404215 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1668696406072 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1668696406072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "practica7.vhd 2 1 " "Found 2 design units, including 1 entities, in source file practica7.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PRactiCa7-BeHaVioRal " "Found design unit 1: PRactiCa7-BeHaVioRal" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668696427266 ""} { "Info" "ISGN_ENTITY_NAME" "1 pRACTica7 " "Found entity 1: pRACTica7" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1668696427266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1668696427266 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "practica7 " "Elaborating entity \"practica7\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1668696427371 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seLecTor practica7.vhd(35) " "VHDL Process Statement warning at practica7.vhd(35): signal \"seLecTor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 35 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668696427373 "|practica7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seLecTor practica7.vhd(135) " "VHDL Process Statement warning at practica7.vhd(135): signal \"seLecTor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 135 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668696427374 "|practica7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seLecTor practica7.vhd(145) " "VHDL Process Statement warning at practica7.vhd(145): signal \"seLecTor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 145 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668696427375 "|practica7"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "seLecTor practica7.vhd(155) " "VHDL Process Statement warning at practica7.vhd(155): signal \"seLecTor\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 155 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1668696427375 "|practica7"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "dato_moTOr practica7.vhd(133) " "VHDL Process Statement warning at practica7.vhd(133): inferring latch(es) for signal or variable \"dato_moTOr\", which holds its previous value in one or more paths through the process" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 133 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1668696427375 "|practica7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_moTOr\[0\] practica7.vhd(133) " "Inferred latch for \"dato_moTOr\[0\]\" at practica7.vhd(133)" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668696427376 "|practica7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_moTOr\[1\] practica7.vhd(133) " "Inferred latch for \"dato_moTOr\[1\]\" at practica7.vhd(133)" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668696427376 "|practica7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_moTOr\[2\] practica7.vhd(133) " "Inferred latch for \"dato_moTOr\[2\]\" at practica7.vhd(133)" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668696427376 "|practica7"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "dato_moTOr\[3\] practica7.vhd(133) " "Inferred latch for \"dato_moTOr\[3\]\" at practica7.vhd(133)" {  } { { "practica7.vhd" "" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 133 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1668696427376 "|practica7"}
{ "Error" "ESGN_ENTITY_IS_MISSING" "u1 divIsOR " "Node instance \"u1\" instantiates undefined entity \"divIsOR\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." {  } { { "practica7.vhd" "u1" { Text "C:/Proyectos/Lab_VLSI/practica-8/codigo/practica_7/practica7.vhd" 23 0 0 } }  } 0 12006 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\". Ensure that required library paths are specified correctly, define the specified entity, or change the instantiation. If this entity represents Intel FPGA or third-party IP, generate the synthesis files for the IP." 0 0 "Analysis & Synthesis" 0 -1 1668696427417 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 6 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1668696427719 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Nov 17 08:47:07 2022 " "Processing ended: Thu Nov 17 08:47:07 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1668696427719 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1668696427719 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1668696427719 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668696427719 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 6 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 6 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1668696428429 ""}
