
/*
 * HWPE: Francesco Conti <fconti@iis.ee.ethz.ch>
 *
 * Copyright (C) 2018 ETH Zurich, University of Bologna
 * Copyright and related rights are licensed under the Solderpad Hardware
 * License, Version 0.51 (the "License"); you may not use this file except in
 * compliance with the License.  You may obtain a copy of the License at
 * http://solderpad.org/licenses/SHL-0.51. Unless required by applicable law
 * or agreed to in writing, software, hardware and materials distributed under
 * this License is distributed on an "AS IS" BASIS, WITHOUT WARRANTIES OR
 * CONDITIONS OF ANY KIND, either express or implied. See the License for the
 * specific language governing permissions and limitations under the License.
 *
 * Authors:     Francesco Conti <fconti@iis.ee.ethz.ch>
 * Contribute:  Gianluca Bellocchi <gianluca.bellocchi@unimore.it>
 *
 * Module: MMUL_OPT_engine.sv
 *
 */
import MMUL_OPT_package::*;
module MMUL_OPT_engine (
  // Global signals
  input  logic          clk_i,
  input  logic          rst_ni,
  input  logic          test_mode_i,
  // Sink ports
  hwpe_stream_intf_stream.sink    a_i,
  hwpe_stream_intf_stream.sink    b_i,
  // Source ports
  hwpe_stream_intf_stream.source  c_o,
  // Control channel
  input  ctrl_engine_t            ctrl_i,
  output flags_engine_t           flags_o
);
  // MMUL_OPT control
  logic clear;
  logic done, idle, ready;
  assign clear = ctrl_i.clear;
  assign flags_o.done = done;
  assign flags_o.idle = idle;
  always_ff @(posedge clk_i or negedge rst_ni)
  begin: fsm_ready
    if(~rst_ni)
      flags_o.ready = 1'b0;
    else if(~(ready | idle))
      flags_o.ready = 1'b0;
    else
      flags_o.ready = 1'b1;
  end
  // IN/OUT synchronization
  logic unsigned [$clog2(MMUL_OPT_CNT_LEN):0] cnt_in;
  logic unsigned [$clog2(MMUL_OPT_CNT_LEN):0] cnt_out;
  always_ff @(posedge clk_i or negedge rst_ni)
  begin: engine_cnt_in
    if((~rst_ni) | clear)
      cnt_in = 32'b0;
    else if((a_i.valid)&(a_i.ready))
      cnt_in = cnt_in + 1;
    else
      cnt_in = cnt_in;
  end
  always_ff @(posedge clk_i or negedge rst_ni or posedge done)
  begin: engine_cnt_out
    if((~rst_ni) | clear)
      cnt_out = 32'b0;
    else if((done)&(cnt_in>cnt_out))
      cnt_out = cnt_out + 1;
    else
      cnt_out = cnt_out;
  end
  assign flags_o.cnt = cnt_out;
  // Engine
  generate
  begin: MMUL_OPT_gen
    MMUL_OPT i_MMUL_OPT (
          // Global signals
          .ap_clk             ( clk_i            ),
          .ap_rst_n           ( rst_ni           ),
          // Input data (to-hwpe)
          .in1_TDATA  ( a_i.data  ), .in1_TVALID ( a_i.valid ), .in1_TREADY ( a_i.ready ),
          .in2_TDATA  ( b_i.data  ), .in2_TVALID ( b_i.valid ), .in2_TREADY ( b_i.ready ),
          // Output data (from-hwpe)
          .out_r_TDATA  ( c_o.data  ), .out_r_TVALID ( c_o.valid ), .out_r_TREADY ( c_o.ready ),
          // Algorithm parameters
          // Control signals
          .ap_start           ( ctrl_i.start     ),
          .ap_done            ( done             ),
          .ap_idle            ( idle             ),
          .ap_ready           ( ready            )
    );
  end
  endgenerate
  // At the moment output strobe is always '1
  // All bytes of output streams are written
  // to TCDM
  always_comb
  begin
    c_o.strb = '1;
  end
endmodule