Analysis & Synthesis report for Botassium
Sat Mar 30 13:35:07 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. State Machine - |Botassium|state
  9. State Machine - |Botassium|spi_slave:spi_slave_instance|state
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Port Connectivity Checks: "clock_reduce:clock_reduce"
 15. Port Connectivity Checks: "clock_reduce:clock_reduce_3"
 16. Port Connectivity Checks: "spi_slave:spi_slave_instance"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages
 20. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Mar 30 13:35:07 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; Botassium                                   ;
; Top-level Entity Name              ; Botassium                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 106                                         ;
;     Total combinational functions  ; 104                                         ;
;     Dedicated logic registers      ; 80                                          ;
; Total registers                    ; 80                                          ;
; Total pins                         ; 150                                         ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                            ; Botassium          ; Botassium          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; File Name with User-Entered Path                                    ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                     ; Library            ;
+---------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+
; INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_Button.v ; yes             ; User Verilog HDL File        ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_Button.v ; INGI2315_lab2_sopc ;
; Botassium.sv                                                        ; yes             ; User SystemVerilog HDL File  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv                                                        ;                    ;
; spi.sv                                                              ; yes             ; User SystemVerilog HDL File  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/spi.sv                                                              ;                    ;
; clock_reduce.sv                                                     ; yes             ; User SystemVerilog HDL File  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/clock_reduce.sv                                                     ;                    ;
; laser_count.sv                                                      ; yes             ; User SystemVerilog HDL File  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv                                                      ;                    ;
; stepper.sv                                                          ; yes             ; User SystemVerilog HDL File  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/stepper.sv                                                          ;                    ;
; wheel_count.sv                                                      ; yes             ; User SystemVerilog HDL File  ; H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/wheel_count.sv                                                      ;                    ;
+---------------------------------------------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimated Total logic elements              ; 106            ;
;                                             ;                ;
; Total combinational functions               ; 104            ;
; Logic element usage by number of LUT inputs ;                ;
;     -- 4 input functions                    ; 16             ;
;     -- 3 input functions                    ; 44             ;
;     -- <=2 input functions                  ; 44             ;
;                                             ;                ;
; Logic elements by mode                      ;                ;
;     -- normal mode                          ; 73             ;
;     -- arithmetic mode                      ; 31             ;
;                                             ;                ;
; Total registers                             ; 80             ;
;     -- Dedicated logic registers            ; 80             ;
;     -- I/O registers                        ; 0              ;
;                                             ;                ;
; I/O pins                                    ; 150            ;
;                                             ;                ;
; Embedded Multiplier 9-bit elements          ; 0              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 80             ;
; Total fan-out                               ; 745            ;
; Average fan-out                             ; 1.28           ;
+---------------------------------------------+----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                 ;
+-----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------+-------------+--------------+
; Compilation Hierarchy Node        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                     ; Entity Name ; Library Name ;
+-----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------+-------------+--------------+
; |Botassium                        ; 104 (0)             ; 80 (0)                    ; 0           ; 0            ; 0       ; 0         ; 150  ; 0            ; |Botassium                              ; Botassium   ; work         ;
;    |spi_slave:spi_slave_instance| ; 60 (60)             ; 52 (52)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Botassium|spi_slave:spi_slave_instance ; spi_slave   ; work         ;
;    |stepper:gripper|              ; 44 (44)             ; 28 (28)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |Botassium|stepper:gripper              ; stepper     ; work         ;
+-----------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


Encoding Type:  One-Hot
+------------------------------------------------------+
; State Machine - |Botassium|state                     ;
+----------+----------+----------+----------+----------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0 ;
+----------+----------+----------+----------+----------+
; state.S0 ; 0        ; 0        ; 0        ; 0        ;
; state.S1 ; 0        ; 0        ; 1        ; 1        ;
; state.S2 ; 0        ; 1        ; 0        ; 1        ;
; state.S3 ; 1        ; 0        ; 0        ; 1        ;
+----------+----------+----------+----------+----------+


Encoding Type:  One-Hot
+---------------------------------------------------------------+
; State Machine - |Botassium|spi_slave:spi_slave_instance|state ;
+----------+----------+----------+----------+-------------------+
; Name     ; state.S3 ; state.S2 ; state.S1 ; state.S0          ;
+----------+----------+----------+----------+-------------------+
; state.S0 ; 0        ; 0        ; 0        ; 0                 ;
; state.S1 ; 0        ; 0        ; 1        ; 1                 ;
; state.S2 ; 0        ; 1        ; 0        ; 1                 ;
; state.S3 ; 1        ; 0        ; 0        ; 1                 ;
+----------+----------+----------+----------+-------------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+---------------------------------------------+----------------------------------------+
; Register name                               ; Reason for Removal                     ;
+---------------------------------------------+----------------------------------------+
; LED[3]~reg0                                 ; Stuck at GND due to stuck port data_in ;
; LED[2]~reg0                                 ; Stuck at GND due to stuck port data_in ;
; LED[1]~reg0                                 ; Stuck at GND due to stuck port data_in ;
; LED[0]~reg0                                 ; Stuck at GND due to stuck port data_in ;
; LED[4]~reg0                                 ; Stuck at GND due to stuck port data_in ;
; LED[5]~reg0                                 ; Stuck at GND due to stuck port data_in ;
; LED[6]~reg0                                 ; Stuck at GND due to stuck port data_in ;
; LED[7]~reg0                                 ; Stuck at GND due to stuck port data_in ;
; state~2                                     ; Lost fanout                            ;
; state~3                                     ; Lost fanout                            ;
; spi_slave:spi_slave_instance|state~2        ; Lost fanout                            ;
; spi_slave:spi_slave_instance|state~3        ; Lost fanout                            ;
; clock_reduce:clock_reduce_3|clk_out         ; Lost fanout                            ;
; clock_reduce:clock_reduce_3|count_20[0..31] ; Lost fanout                            ;
; state.S0                                    ; Lost fanout                            ;
; state.S1                                    ; Lost fanout                            ;
; state.S2                                    ; Lost fanout                            ;
; state.S3                                    ; Lost fanout                            ;
; spi_slave:spi_slave_instance|state.S3       ; Lost fanout                            ;
; Total Number of Removed Registers = 50      ;                                        ;
+---------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                               ;
+-----------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; Register name                           ; Reason for Removal        ; Registers Removed due to This Register                                              ;
+-----------------------------------------+---------------------------+-------------------------------------------------------------------------------------+
; LED[3]~reg0                             ; Stuck at GND              ; clock_reduce:clock_reduce_3|clk_out, clock_reduce:clock_reduce_3|count_20[27],      ;
;                                         ; due to stuck port data_in ; clock_reduce:clock_reduce_3|count_20[26], clock_reduce:clock_reduce_3|count_20[25], ;
;                                         ;                           ; clock_reduce:clock_reduce_3|count_20[24], clock_reduce:clock_reduce_3|count_20[23], ;
;                                         ;                           ; clock_reduce:clock_reduce_3|count_20[22], clock_reduce:clock_reduce_3|count_20[21], ;
;                                         ;                           ; clock_reduce:clock_reduce_3|count_20[20], clock_reduce:clock_reduce_3|count_20[19]  ;
; clock_reduce:clock_reduce_3|count_20[2] ; Lost Fanouts              ; clock_reduce:clock_reduce_3|count_20[1], clock_reduce:clock_reduce_3|count_20[0],   ;
;                                         ;                           ; clock_reduce:clock_reduce_3|count_20[28], clock_reduce:clock_reduce_3|count_20[29], ;
;                                         ;                           ; clock_reduce:clock_reduce_3|count_20[30], clock_reduce:clock_reduce_3|count_20[31]  ;
; state~2                                 ; Lost Fanouts              ; state.S0, state.S2, state.S3                                                        ;
; state~3                                 ; Lost Fanouts              ; state.S1                                                                            ;
; spi_slave:spi_slave_instance|state~2    ; Lost Fanouts              ; spi_slave:spi_slave_instance|state.S3                                               ;
+-----------------------------------------+---------------------------+-------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 80    ;
; Number of registers using Synchronous Clear  ; 6     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 46    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 14 bits   ; 28 LEs        ; 14 LEs               ; 14 LEs                 ; Yes        ; |Botassium|spi_slave:spi_slave_instance|SPI_cnt[3]  ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |Botassium|spi_slave:spi_slave_instance|SPI_reg[36] ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Botassium|spi_slave:spi_slave_instance|state       ;
; 9:1                ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |Botassium|spi_slave:spi_slave_instance|state       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_reduce:clock_reduce"                                                                     ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; reducer[19..16] ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reducer[31..20] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reducer[13..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; reducer[8..7]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; reducer[5..0]   ; Input  ; Info     ; Stuck at GND                                                                        ;
; reducer[15]     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reducer[14]     ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reducer[9]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; reducer[6]      ; Input  ; Info     ; Stuck at VCC                                                                        ;
; clk_out         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------+
; Port Connectivity Checks: "clock_reduce:clock_reduce_3" ;
+----------------+-------+----------+---------------------+
; Port           ; Type  ; Severity ; Details             ;
+----------------+-------+----------+---------------------+
; reducer[31..3] ; Input ; Info     ; Stuck at GND        ;
; reducer[2]     ; Input ; Info     ; Stuck at VCC        ;
; reducer[1]     ; Input ; Info     ; Stuck at GND        ;
; reducer[0]     ; Input ; Info     ; Stuck at VCC        ;
+----------------+-------+----------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "spi_slave:spi_slave_instance"                                                                                                     ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                                                                      ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+
; Data_Addr ; Output ; Warning  ; Output or bidir port (7 bits) is wider than the port expression (4 bits) it drives; bit(s) "Data_Addr[6..4]" have no fanouts ;
+-----------+--------+----------+------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 150                         ;
; cycloneiii_ff         ; 80                          ;
;     ENA               ; 40                          ;
;     ENA SCLR          ; 6                           ;
;     plain             ; 34                          ;
; cycloneiii_io_obuf    ; 98                          ;
; cycloneiii_lcell_comb ; 105                         ;
;     arith             ; 31                          ;
;         2 data inputs ; 31                          ;
;     normal            ; 74                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 11                          ;
;         3 data inputs ; 44                          ;
;         4 data inputs ; 16                          ;
;                       ;                             ;
; Max LUT depth         ; 4.00                        ;
; Average LUT depth     ; 1.53                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Sat Mar 30 13:34:02 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Botassium -c Botassium
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12248): Elaborating Platform Designer system entity "INGI2315_lab2_sopc.qsys"
Info (12250): 2019.03.30.13:34:22 Progress: Loading Botassium_FPGA/INGI2315_lab2_sopc.qsys
Info (12250): 2019.03.30.13:34:23 Progress: Reading input file
Info (12250): 2019.03.30.13:34:24 Progress: Adding Button [altera_avalon_pio 18.1]
Info (12250): 2019.03.30.13:34:24 Progress: Parameterizing module Button
Info (12250): 2019.03.30.13:34:24 Progress: Adding LEDs [altera_avalon_pio 18.1]
Info (12250): 2019.03.30.13:34:24 Progress: Parameterizing module LEDs
Info (12250): 2019.03.30.13:34:24 Progress: Adding clk_0 [clock_source 18.1]
Info (12250): 2019.03.30.13:34:25 Progress: Parameterizing module clk_0
Info (12250): 2019.03.30.13:34:25 Progress: Adding cpu [altera_nios2_gen2 18.1]
Info (12250): 2019.03.30.13:34:26 Progress: Parameterizing module cpu
Info (12250): 2019.03.30.13:34:26 Progress: Adding jtag_uart_0 [altera_avalon_jtag_uart 18.1]
Info (12250): 2019.03.30.13:34:26 Progress: Parameterizing module jtag_uart_0
Info (12250): 2019.03.30.13:34:26 Progress: Adding onchip_mem [altera_avalon_onchip_memory2 18.1]
Info (12250): 2019.03.30.13:34:26 Progress: Parameterizing module onchip_mem
Info (12250): 2019.03.30.13:34:26 Progress: Building connections
Info (12250): 2019.03.30.13:34:26 Progress: Parameterizing connections
Info (12250): 2019.03.30.13:34:26 Progress: Validating
Info (12250): 2019.03.30.13:34:28 Progress: Done reading input file
Info (12250): INGI2315_lab2_sopc.Button: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info (12250): INGI2315_lab2_sopc.jtag_uart_0: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info (12250): INGI2315_lab2_sopc: Generating INGI2315_lab2_sopc "INGI2315_lab2_sopc" for QUARTUS_SYNTH
Info (12250): Button: Starting RTL generation for module 'INGI2315_lab2_sopc_Button'
Info (12250): Button:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=INGI2315_lab2_sopc_Button --dir=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0002_Button_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0002_Button_gen//INGI2315_lab2_sopc_Button_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Button: Done RTL generation for module 'INGI2315_lab2_sopc_Button'
Info (12250): Button: "INGI2315_lab2_sopc" instantiated altera_avalon_pio "Button"
Info (12250): LEDs: Starting RTL generation for module 'INGI2315_lab2_sopc_LEDs'
Info (12250): LEDs:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=INGI2315_lab2_sopc_LEDs --dir=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0003_LEDs_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0003_LEDs_gen//INGI2315_lab2_sopc_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info (12250): LEDs: Done RTL generation for module 'INGI2315_lab2_sopc_LEDs'
Info (12250): LEDs: "INGI2315_lab2_sopc" instantiated altera_avalon_pio "LEDs"
Info (12250): Cpu: "INGI2315_lab2_sopc" instantiated altera_nios2_gen2 "cpu"
Info (12250): Jtag_uart_0: Starting RTL generation for module 'INGI2315_lab2_sopc_jtag_uart_0'
Info (12250): Jtag_uart_0:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=INGI2315_lab2_sopc_jtag_uart_0 --dir=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0004_jtag_uart_0_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0004_jtag_uart_0_gen//INGI2315_lab2_sopc_jtag_uart_0_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Jtag_uart_0: Done RTL generation for module 'INGI2315_lab2_sopc_jtag_uart_0'
Info (12250): Jtag_uart_0: "INGI2315_lab2_sopc" instantiated altera_avalon_jtag_uart "jtag_uart_0"
Info (12250): Onchip_mem: Starting RTL generation for module 'INGI2315_lab2_sopc_onchip_mem'
Info (12250): Onchip_mem:   Generation command is [exec C:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I C:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=INGI2315_lab2_sopc_onchip_mem --dir=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0005_onchip_mem_gen/ --quartus_dir=C:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0005_onchip_mem_gen//INGI2315_lab2_sopc_onchip_mem_component_configuration.pl  --do_build_sim=0  ]
Info (12250): Onchip_mem: Done RTL generation for module 'INGI2315_lab2_sopc_onchip_mem'
Info (12250): Onchip_mem: "INGI2315_lab2_sopc" instantiated altera_avalon_onchip_memory2 "onchip_mem"
Info (12250): Avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info (12250): Avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info (12250): Mm_interconnect_0: "INGI2315_lab2_sopc" instantiated altera_mm_interconnect "mm_interconnect_0"
Info (12250): Irq_mapper: "INGI2315_lab2_sopc" instantiated altera_irq_mapper "irq_mapper"
Info (12250): Rst_controller: "INGI2315_lab2_sopc" instantiated altera_reset_controller "rst_controller"
Info (12250): Cpu: Starting RTL generation for module 'INGI2315_lab2_sopc_cpu_cpu'
Info (12250): Cpu:   Generation command is [exec C:/intelFPGA_lite/18.1/quartus/bin64//eperlcmd.exe -I C:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I C:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- C:/intelfpga_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=INGI2315_lab2_sopc_cpu_cpu --dir=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0008_cpu_gen/ --quartus_bindir=C:/intelFPGA_lite/18.1/quartus/bin64/ --verilog --config=C:/Users/MAXIME~1/AppData/Local/Temp/alt7985_4571364842505567427.dir/0008_cpu_gen//INGI2315_lab2_sopc_cpu_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info (12250): Cpu: # 2019.03.30 13:34:56 (*) Starting Nios II generation
Info (12250): Cpu: # 2019.03.30 13:34:56 (*)   Checking for plaintext license.
Info (12250): Cpu: # 2019.03.30 13:34:57 (*)   Couldn't query license setup in Quartus directory C:/intelFPGA_lite/18.1/quartus/bin64/
Info (12250): Cpu: # 2019.03.30 13:34:57 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info (12250): Cpu: # 2019.03.30 13:34:57 (*)   LM_LICENSE_FILE environment variable is empty
Info (12250): Cpu: # 2019.03.30 13:34:57 (*)   Plaintext license not found.
Info (12250): Cpu: # 2019.03.30 13:34:57 (*)   No license required to generate encrypted Nios II/e.
Info (12250): Cpu: # 2019.03.30 13:34:57 (*)   Elaborating CPU configuration settings
Info (12250): Cpu: # 2019.03.30 13:34:57 (*)   Creating all objects for CPU
Info (12250): Cpu: # 2019.03.30 13:34:59 (*)   Generating RTL from CPU objects
Info (12250): Cpu: # 2019.03.30 13:34:59 (*)   Creating plain-text RTL
Info (12250): Cpu: # 2019.03.30 13:35:01 (*) Done Nios II generation
Info (12250): Cpu: Done RTL generation for module 'INGI2315_lab2_sopc_cpu_cpu'
Info (12250): Cpu: "cpu" instantiated altera_nios2_gen2_unit "cpu"
Info (12250): Cpu_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "cpu_data_master_translator"
Info (12250): Jtag_uart_0_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_0_avalon_jtag_slave_translator"
Info (12250): Cpu_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "cpu_data_master_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_0_avalon_jtag_slave_agent"
Info (12250): Jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
Info (12250): Router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info (12250): Router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info (12250): Router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info (12250): Router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info (12250): Cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info (12250): Cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info (12250): Cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info (12250): Cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info (12250): Reusing file H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/db/ip/INGI2315_lab2_sopc/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info (12250): Rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info (12250): Reusing file H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/db/ip/INGI2315_lab2_sopc/submodules/altera_merlin_arbitrator.sv
Info (12250): Rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info (12250): Reusing file H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/db/ip/INGI2315_lab2_sopc/submodules/altera_merlin_arbitrator.sv
Info (12250): Avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info (12250): Error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info (12250): INGI2315_lab2_sopc: Done "INGI2315_lab2_sopc" with 28 modules, 41 files
Info (12249): Finished elaborating Platform Designer system entity "INGI2315_lab2_sopc.qsys"
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/ingi2315_lab2_sopc.v
    Info (12023): Found entity 1: INGI2315_lab2_sopc File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/INGI2315_lab2_sopc.v Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_irq_mapper.sv
    Info (12023): Found entity 1: INGI2315_lab2_sopc_irq_mapper File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_irq_mapper.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0.v
    Info (12023): Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0 File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_rsp_mux_001.sv
    Info (12023): Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux_001 File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux_001.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_rsp_demux File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_mux_001.sv
    Info (12023): Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux_001 File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux_001.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_demux_001.sv
    Info (12023): Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux_001 File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux_001.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 2 design units, including 2 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router_003.sv
    Info (12023): Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_router_003_default_decode File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_003.sv Line: 45
    Info (12023): Found entity 2: INGI2315_lab2_sopc_mm_interconnect_0_router_003 File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_003.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_router_002_default_decode File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: INGI2315_lab2_sopc_mm_interconnect_0_router_002 File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router_001.sv
    Info (12023): Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_router_001_default_decode File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_001.sv Line: 45
    Info (12023): Found entity 2: INGI2315_lab2_sopc_mm_interconnect_0_router_001 File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router_001.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: INGI2315_lab2_sopc_mm_interconnect_0_router_default_decode File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: INGI2315_lab2_sopc_mm_interconnect_0_router File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/altera_merlin_master_agent.sv
    Info (12023): Found entity 1: altera_merlin_master_agent File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_master_agent.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/altera_merlin_master_translator.sv
    Info (12023): Found entity 1: altera_merlin_master_translator File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/altera_merlin_master_translator.sv Line: 32
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_onchip_mem.v
    Info (12023): Found entity 1: INGI2315_lab2_sopc_onchip_mem File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_onchip_mem.v Line: 21
Info (12021): Found 5 design units, including 5 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_jtag_uart_0.v
    Info (12023): Found entity 1: INGI2315_lab2_sopc_jtag_uart_0_sim_scfifo_w File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_jtag_uart_0.v Line: 21
    Info (12023): Found entity 2: INGI2315_lab2_sopc_jtag_uart_0_scfifo_w File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_jtag_uart_0.v Line: 78
    Info (12023): Found entity 3: INGI2315_lab2_sopc_jtag_uart_0_sim_scfifo_r File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_jtag_uart_0.v Line: 164
    Info (12023): Found entity 4: INGI2315_lab2_sopc_jtag_uart_0_scfifo_r File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_jtag_uart_0.v Line: 243
    Info (12023): Found entity 5: INGI2315_lab2_sopc_jtag_uart_0 File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_jtag_uart_0.v Line: 331
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_cpu.v
    Info (12023): Found entity 1: INGI2315_lab2_sopc_cpu File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu.v Line: 9
Info (12021): Found 21 design units, including 21 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_cpu_cpu.v
    Info (12023): Found entity 1: INGI2315_lab2_sopc_cpu_cpu_register_bank_a_module File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 21
    Info (12023): Found entity 2: INGI2315_lab2_sopc_cpu_cpu_register_bank_b_module File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 87
    Info (12023): Found entity 3: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_debug File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 153
    Info (12023): Found entity 4: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_break File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 295
    Info (12023): Found entity 5: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_xbrk File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 588
    Info (12023): Found entity 6: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_dbrk File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 795
    Info (12023): Found entity 7: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_itrace File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 982
    Info (12023): Found entity 8: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_td_mode File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 1115
    Info (12023): Found entity 9: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_dtrace File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 1183
    Info (12023): Found entity 10: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_compute_input_tm_cnt File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 1265
    Info (12023): Found entity 11: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_fifo_wrptr_inc File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 1337
    Info (12023): Found entity 12: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_fifo_cnt_inc File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 1380
    Info (12023): Found entity 13: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_fifo File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 1427
    Info (12023): Found entity 14: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_pib File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 1913
    Info (12023): Found entity 15: INGI2315_lab2_sopc_cpu_cpu_nios2_oci_im File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 1936
    Info (12023): Found entity 16: INGI2315_lab2_sopc_cpu_cpu_nios2_performance_monitors File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 2006
    Info (12023): Found entity 17: INGI2315_lab2_sopc_cpu_cpu_nios2_avalon_reg File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 2023
    Info (12023): Found entity 18: INGI2315_lab2_sopc_cpu_cpu_ociram_sp_ram_module File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 2116
    Info (12023): Found entity 19: INGI2315_lab2_sopc_cpu_cpu_nios2_ocimem File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 2181
    Info (12023): Found entity 20: INGI2315_lab2_sopc_cpu_cpu_nios2_oci File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 2362
    Info (12023): Found entity 21: INGI2315_lab2_sopc_cpu_cpu File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu.v Line: 2834
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_cpu_cpu_debug_slave_sysclk.v
    Info (12023): Found entity 1: INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu_debug_slave_sysclk.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_cpu_cpu_debug_slave_tck.v
    Info (12023): Found entity 1: INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu_debug_slave_tck.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_cpu_cpu_debug_slave_wrapper.v
    Info (12023): Found entity 1: INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu_debug_slave_wrapper.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_cpu_cpu_test_bench.v
    Info (12023): Found entity 1: INGI2315_lab2_sopc_cpu_cpu_test_bench File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_cpu_cpu_test_bench.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_leds.v
    Info (12023): Found entity 1: INGI2315_lab2_sopc_LEDs File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_LEDs.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file ingi2315_lab2_sopc/synthesis/submodules/ingi2315_lab2_sopc_button.v
    Info (12023): Found entity 1: INGI2315_lab2_sopc_Button File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/INGI2315_lab2_sopc/synthesis/submodules/INGI2315_lab2_sopc_Button.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file botassium.sv
    Info (12023): Found entity 1: Botassium File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file spi.sv
    Info (12023): Found entity 1: spi_slave File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/spi.sv Line: 6
Info (12021): Found 1 design units, including 1 entities, in source file clock_reduce.sv
    Info (12023): Found entity 1: clock_reduce File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/clock_reduce.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file laser_count.sv
    Info (12023): Found entity 1: laser_count File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file stepper.sv
    Info (12023): Found entity 1: stepper File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/stepper.sv Line: 1
Info (12021): Found 5 design units, including 5 entities, in source file uartdynamixel.sv
    Info (12023): Found entity 1: UART_Dynamixel File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv Line: 5
    Info (12023): Found entity 2: UART_Dynamixel_TXD File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv Line: 61
    Info (12023): Found entity 3: UART_TX_BYTE File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv Line: 149
    Info (12023): Found entity 4: UART_Dynamixel_RXD File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv Line: 202
    Info (12023): Found entity 5: Baudrate_Generator File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/uartDynamixel.sv Line: 311
Info (12021): Found 1 design units, including 1 entities, in source file wheel_count.sv
    Info (12023): Found entity 1: wheel_count File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/wheel_count.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wheel_odo.sv
    Info (12023): Found entity 1: wheel_odo File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/wheel_odo.sv Line: 1
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/ingi2315_lab2_sopc.v is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_button.v is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_leds.v is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu.v is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu.v is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu_debug_slave_sysclk.v is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu_debug_slave_tck.v is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu_debug_slave_wrapper.v is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_cpu_cpu_test_bench.v is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_irq_mapper.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_jtag_uart_0.v is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0.v is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter.v is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_demux.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_demux_001.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_mux.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_cmd_mux_001.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router_001.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router_002.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_router_003.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_rsp_demux.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_rsp_mux.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_mm_interconnect_0_rsp_mux_001.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/ingi2315_lab2_sopc_onchip_mem.v is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_avalon_sc_fifo.v is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_merlin_arbitrator.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_merlin_burst_uncompressor.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_merlin_master_agent.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_merlin_master_translator.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_merlin_slave_agent.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_merlin_slave_translator.sv is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_reset_controller.v is missing
Warning (12019): Can't analyze file -- file h:/maxime/documents/unif/master/mecatro/botassium_programming/botassium_fpga/db/ip/ingi2315_lab2_sopc/submodules/altera_reset_synchronizer.v is missing
Info (12127): Elaborating entity "Botassium" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Botassium.sv(120): object "reduce2" assigned a value but never read File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 120
Warning (10034): Output port "DRAM_ADDR" at Botassium.sv(79) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 79
Warning (10034): Output port "DRAM_BA" at Botassium.sv(80) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 80
Warning (10034): Output port "DRAM_DQM" at Botassium.sv(86) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 86
Warning (10034): Output port "DRAM_CAS_N" at Botassium.sv(81) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 81
Warning (10034): Output port "DRAM_CKE" at Botassium.sv(82) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 82
Warning (10034): Output port "DRAM_CLK" at Botassium.sv(83) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 83
Warning (10034): Output port "DRAM_CS_N" at Botassium.sv(84) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 84
Warning (10034): Output port "DRAM_RAS_N" at Botassium.sv(87) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 87
Warning (10034): Output port "DRAM_WE_N" at Botassium.sv(88) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 88
Warning (10034): Output port "G_SENSOR_CS_N" at Botassium.sv(91) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 91
Warning (10034): Output port "I2C_SCLK" at Botassium.sv(93) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 93
Warning (10034): Output port "ADC_CS_N" at Botassium.sv(97) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 97
Warning (10034): Output port "ADC_SADDR" at Botassium.sv(98) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 98
Warning (10034): Output port "ADC_SCLK" at Botassium.sv(99) has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 99
Info (12128): Elaborating entity "spi_slave" for hierarchy "spi_slave:spi_slave_instance" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 154
Info (12128): Elaborating entity "clock_reduce" for hierarchy "clock_reduce:clock_reduce_3" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 229
Info (12128): Elaborating entity "wheel_count" for hierarchy "wheel_count:wheel_count_left" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 231
Info (12128): Elaborating entity "laser_count" for hierarchy "laser_count:laser_count" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 233
Critical Warning (10237): Verilog HDL warning at laser_count.sv(48): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv Line: 48
Critical Warning (10237): Verilog HDL warning at laser_count.sv(58): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv Line: 58
Warning (10230): Verilog HDL assignment warning at laser_count.sv(80): truncated value with size 32 to match size of target (16) File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv Line: 80
Warning (10230): Verilog HDL assignment warning at laser_count.sv(82): truncated value with size 32 to match size of target (16) File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/laser_count.sv Line: 82
Info (12128): Elaborating entity "stepper" for hierarchy "stepper:gripper" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 248
Warning (10230): Verilog HDL assignment warning at stepper.sv(13): truncated value with size 32 to match size of target (27) File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/stepper.sv Line: 13
Warning (12241): 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "GPIO[7]" and its non-tri-state driver. File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
Warning (13039): The following bidirectional pins have no drivers
    Warning (13040): bidirectional pin "PI[9]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[11]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[15]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "GPIO[0]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[1]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[2]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[4]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[8]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "DRAM_DQ[0]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 85
    Warning (13040): bidirectional pin "DRAM_DQ[1]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 85
    Warning (13040): bidirectional pin "DRAM_DQ[2]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 85
    Warning (13040): bidirectional pin "DRAM_DQ[3]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 85
    Warning (13040): bidirectional pin "DRAM_DQ[4]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 85
    Warning (13040): bidirectional pin "DRAM_DQ[5]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 85
    Warning (13040): bidirectional pin "DRAM_DQ[6]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 85
    Warning (13040): bidirectional pin "DRAM_DQ[7]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 85
    Warning (13040): bidirectional pin "DRAM_DQ[8]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 85
    Warning (13040): bidirectional pin "DRAM_DQ[9]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 85
    Warning (13040): bidirectional pin "DRAM_DQ[10]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 85
    Warning (13040): bidirectional pin "DRAM_DQ[11]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 85
    Warning (13040): bidirectional pin "DRAM_DQ[12]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 85
    Warning (13040): bidirectional pin "DRAM_DQ[13]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 85
    Warning (13040): bidirectional pin "DRAM_DQ[14]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 85
    Warning (13040): bidirectional pin "DRAM_DQ[15]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 85
    Warning (13040): bidirectional pin "I2C_SDAT" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 94
    Warning (13040): bidirectional pin "GPIO_2[0]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 103
    Warning (13040): bidirectional pin "GPIO_2[1]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 103
    Warning (13040): bidirectional pin "GPIO_2[2]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 103
    Warning (13040): bidirectional pin "GPIO_2[3]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 103
    Warning (13040): bidirectional pin "GPIO_2[4]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 103
    Warning (13040): bidirectional pin "GPIO_2[5]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 103
    Warning (13040): bidirectional pin "GPIO_2[6]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 103
    Warning (13040): bidirectional pin "GPIO_2[7]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 103
    Warning (13040): bidirectional pin "GPIO_2[8]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 103
    Warning (13040): bidirectional pin "GPIO_2[9]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 103
    Warning (13040): bidirectional pin "GPIO_2[10]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 103
    Warning (13040): bidirectional pin "GPIO_2[11]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 103
    Warning (13040): bidirectional pin "GPIO_2[12]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 103
    Warning (13040): bidirectional pin "PI[0]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[1]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[2]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[3]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[4]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[5]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[6]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[7]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[8]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[10]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[12]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[14]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[16]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[17]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[18]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[19]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[20]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[21]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[22]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[23]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[24]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[25]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[26]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[27]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[28]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[29]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[30]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[31]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[32]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "PI[33]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 107
    Warning (13040): bidirectional pin "GPIO[3]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[6]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[9]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[10]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[11]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[12]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[13]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[14]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[15]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[16]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[17]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[18]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[19]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[20]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[21]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[22]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[23]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[24]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[25]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[26]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[27]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[28]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[29]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[30]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[31]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[32]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13040): bidirectional pin "GPIO[33]" has no driver File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
Warning (13032): The following tri-state nodes are fed by constants
    Warning (13033): The pin "GPIO[5]" is fed by VCC File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "GPIO[5]~synth" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
    Warning (13010): Node "GPIO[7]~synth" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 111
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LED[0]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 168
    Warning (13410): Pin "LED[1]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 168
    Warning (13410): Pin "LED[2]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 168
    Warning (13410): Pin "LED[3]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 168
    Warning (13410): Pin "LED[4]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 168
    Warning (13410): Pin "LED[5]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 168
    Warning (13410): Pin "LED[6]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 168
    Warning (13410): Pin "LED[7]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 168
    Warning (13410): Pin "DRAM_ADDR[0]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 79
    Warning (13410): Pin "DRAM_ADDR[1]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 79
    Warning (13410): Pin "DRAM_ADDR[2]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 79
    Warning (13410): Pin "DRAM_ADDR[3]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 79
    Warning (13410): Pin "DRAM_ADDR[4]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 79
    Warning (13410): Pin "DRAM_ADDR[5]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 79
    Warning (13410): Pin "DRAM_ADDR[6]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 79
    Warning (13410): Pin "DRAM_ADDR[7]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 79
    Warning (13410): Pin "DRAM_ADDR[8]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 79
    Warning (13410): Pin "DRAM_ADDR[9]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 79
    Warning (13410): Pin "DRAM_ADDR[10]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 79
    Warning (13410): Pin "DRAM_ADDR[11]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 79
    Warning (13410): Pin "DRAM_ADDR[12]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 79
    Warning (13410): Pin "DRAM_BA[0]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 80
    Warning (13410): Pin "DRAM_BA[1]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 80
    Warning (13410): Pin "DRAM_CAS_N" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 81
    Warning (13410): Pin "DRAM_CKE" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 82
    Warning (13410): Pin "DRAM_CLK" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 83
    Warning (13410): Pin "DRAM_CS_N" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 84
    Warning (13410): Pin "DRAM_DQM[0]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 86
    Warning (13410): Pin "DRAM_DQM[1]" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 86
    Warning (13410): Pin "DRAM_RAS_N" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 87
    Warning (13410): Pin "DRAM_WE_N" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 88
    Warning (13410): Pin "G_SENSOR_CS_N" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 91
    Warning (13410): Pin "I2C_SCLK" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 93
    Warning (13410): Pin "ADC_CS_N" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 97
    Warning (13410): Pin "ADC_SADDR" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 98
    Warning (13410): Pin "ADC_SCLK" is stuck at GND File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 99
Info (286030): Timing-Driven Synthesis is running
Info (17049): 42 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 21 assignments for entity "INGI2315_lab2_sopc" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "INGI2315_lab2_sopc_Button" -- entity does not exist in design
Warning (20013): Ignored 22 assignments for entity "INGI2315_lab2_sopc_LEDs" -- entity does not exist in design
Warning (20013): Ignored 149 assignments for entity "INGI2315_lab2_sopc_cpu" -- entity does not exist in design
Warning (20013): Ignored 179 assignments for entity "INGI2315_lab2_sopc_cpu_cpu" -- entity does not exist in design
Warning (20013): Ignored 14 assignments for entity "INGI2315_lab2_sopc_irq_mapper" -- entity does not exist in design
Warning (20013): Ignored 24 assignments for entity "INGI2315_lab2_sopc_jtag_uart_0" -- entity does not exist in design
Warning (20013): Ignored 12 assignments for entity "INGI2315_lab2_sopc_mm_interconnect_0" -- entity does not exist in design
Warning (20013): Ignored 32 assignments for entity "INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "INGI2315_lab2_sopc_mm_interconnect_0_avalon_st_adapter_error_adapter_0" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "INGI2315_lab2_sopc_mm_interconnect_0_cmd_demux_001" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "INGI2315_lab2_sopc_mm_interconnect_0_cmd_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "INGI2315_lab2_sopc_mm_interconnect_0_router" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "INGI2315_lab2_sopc_mm_interconnect_0_router_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "INGI2315_lab2_sopc_mm_interconnect_0_router_002" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "INGI2315_lab2_sopc_mm_interconnect_0_router_003" -- entity does not exist in design
Warning (20013): Ignored 17 assignments for entity "INGI2315_lab2_sopc_mm_interconnect_0_rsp_demux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux" -- entity does not exist in design
Warning (20013): Ignored 19 assignments for entity "INGI2315_lab2_sopc_mm_interconnect_0_rsp_mux_001" -- entity does not exist in design
Warning (20013): Ignored 36 assignments for entity "INGI2315_lab2_sopc_onchip_mem" -- entity does not exist in design
Warning (20013): Ignored 23 assignments for entity "altera_avalon_sc_fifo" -- entity does not exist in design
Warning (20013): Ignored 64 assignments for entity "altera_merlin_master_agent" -- entity does not exist in design
Warning (20013): Ignored 55 assignments for entity "altera_merlin_master_translator" -- entity does not exist in design
Warning (20013): Ignored 53 assignments for entity "altera_merlin_slave_agent" -- entity does not exist in design
Warning (20013): Ignored 68 assignments for entity "altera_merlin_slave_translator" -- entity does not exist in design
Warning (20013): Ignored 35 assignments for entity "altera_reset_controller" -- entity does not exist in design
Info (144001): Generated suppressed messages file H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 15 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 73
    Warning (15610): No output dependent on input pin "KEY[1]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 73
    Warning (15610): No output dependent on input pin "SW[0]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 76
    Warning (15610): No output dependent on input pin "SW[1]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 76
    Warning (15610): No output dependent on input pin "SW[2]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 76
    Warning (15610): No output dependent on input pin "SW[3]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 76
    Warning (15610): No output dependent on input pin "G_SENSOR_INT" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 92
    Warning (15610): No output dependent on input pin "ADC_SDAT" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 100
    Warning (15610): No output dependent on input pin "GPIO_2_IN[0]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 104
    Warning (15610): No output dependent on input pin "GPIO_2_IN[1]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 104
    Warning (15610): No output dependent on input pin "GPIO_2_IN[2]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 104
    Warning (15610): No output dependent on input pin "PI_IN[0]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 108
    Warning (15610): No output dependent on input pin "PI_IN[1]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 108
    Warning (15610): No output dependent on input pin "GPIO_IN[0]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 112
    Warning (15610): No output dependent on input pin "GPIO_IN[1]" File: H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.sv Line: 112
Info (21057): Implemented 256 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 16 input pins
    Info (21059): Implemented 36 output pins
    Info (21060): Implemented 98 bidirectional pins
    Info (21061): Implemented 106 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 241 warnings
    Info: Peak virtual memory: 4794 megabytes
    Info: Processing ended: Sat Mar 30 13:35:07 2019
    Info: Elapsed time: 00:01:05
    Info: Total CPU time (on all processors): 00:01:52


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in H:/Maxime/Documents/Unif/Master/mecatro/Botassium_Programming/Botassium_FPGA/Botassium.map.smsg.


