
STM32-RC-Car.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001f8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000abc8  08000200  08000200  00001200  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000304  0800adc8  0800adc8  0000bdc8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800b0cc  0800b0cc  0000d060  2**0
                  CONTENTS
  4 .ARM          00000008  0800b0cc  0800b0cc  0000c0cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800b0d4  0800b0d4  0000d060  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800b0d4  0800b0d4  0000c0d4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800b0d8  0800b0d8  0000c0d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000060  20000000  0800b0dc  0000d000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000054c8  20000060  0800b13c  0000d060  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20005528  0800b13c  0000d528  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000d060  2**0
                  CONTENTS, READONLY
 12 .debug_info   00020612  00000000  00000000  0000d08e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000047cd  00000000  00000000  0002d6a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ab8  00000000  00000000  00031e70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000014c7  00000000  00000000  00033928  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002b904  00000000  00000000  00034def  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00021856  00000000  00000000  000606f3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00108f99  00000000  00000000  00081f49  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0018aee2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000071cc  00000000  00000000  0018af28  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004b  00000000  00000000  001920f4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000200 <__do_global_dtors_aux>:
 8000200:	b510      	push	{r4, lr}
 8000202:	4c05      	ldr	r4, [pc, #20]	@ (8000218 <__do_global_dtors_aux+0x18>)
 8000204:	7823      	ldrb	r3, [r4, #0]
 8000206:	b933      	cbnz	r3, 8000216 <__do_global_dtors_aux+0x16>
 8000208:	4b04      	ldr	r3, [pc, #16]	@ (800021c <__do_global_dtors_aux+0x1c>)
 800020a:	b113      	cbz	r3, 8000212 <__do_global_dtors_aux+0x12>
 800020c:	4804      	ldr	r0, [pc, #16]	@ (8000220 <__do_global_dtors_aux+0x20>)
 800020e:	f3af 8000 	nop.w
 8000212:	2301      	movs	r3, #1
 8000214:	7023      	strb	r3, [r4, #0]
 8000216:	bd10      	pop	{r4, pc}
 8000218:	20000060 	.word	0x20000060
 800021c:	00000000 	.word	0x00000000
 8000220:	0800adb0 	.word	0x0800adb0

08000224 <frame_dummy>:
 8000224:	b508      	push	{r3, lr}
 8000226:	4b03      	ldr	r3, [pc, #12]	@ (8000234 <frame_dummy+0x10>)
 8000228:	b11b      	cbz	r3, 8000232 <frame_dummy+0xe>
 800022a:	4903      	ldr	r1, [pc, #12]	@ (8000238 <frame_dummy+0x14>)
 800022c:	4803      	ldr	r0, [pc, #12]	@ (800023c <frame_dummy+0x18>)
 800022e:	f3af 8000 	nop.w
 8000232:	bd08      	pop	{r3, pc}
 8000234:	00000000 	.word	0x00000000
 8000238:	20000064 	.word	0x20000064
 800023c:	0800adb0 	.word	0x0800adb0

08000240 <strcmp>:
 8000240:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000244:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000248:	2a01      	cmp	r2, #1
 800024a:	bf28      	it	cs
 800024c:	429a      	cmpcs	r2, r3
 800024e:	d0f7      	beq.n	8000240 <strcmp>
 8000250:	1ad0      	subs	r0, r2, r3
 8000252:	4770      	bx	lr

08000254 <strlen>:
 8000254:	4603      	mov	r3, r0
 8000256:	f813 2b01 	ldrb.w	r2, [r3], #1
 800025a:	2a00      	cmp	r2, #0
 800025c:	d1fb      	bne.n	8000256 <strlen+0x2>
 800025e:	1a18      	subs	r0, r3, r0
 8000260:	3801      	subs	r0, #1
 8000262:	4770      	bx	lr

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b96a 	b.w	8000550 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	460c      	mov	r4, r1
 800029c:	2b00      	cmp	r3, #0
 800029e:	d14e      	bne.n	800033e <__udivmoddi4+0xaa>
 80002a0:	4694      	mov	ip, r2
 80002a2:	458c      	cmp	ip, r1
 80002a4:	4686      	mov	lr, r0
 80002a6:	fab2 f282 	clz	r2, r2
 80002aa:	d962      	bls.n	8000372 <__udivmoddi4+0xde>
 80002ac:	b14a      	cbz	r2, 80002c2 <__udivmoddi4+0x2e>
 80002ae:	f1c2 0320 	rsb	r3, r2, #32
 80002b2:	4091      	lsls	r1, r2
 80002b4:	fa20 f303 	lsr.w	r3, r0, r3
 80002b8:	fa0c fc02 	lsl.w	ip, ip, r2
 80002bc:	4319      	orrs	r1, r3
 80002be:	fa00 fe02 	lsl.w	lr, r0, r2
 80002c2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002c6:	fa1f f68c 	uxth.w	r6, ip
 80002ca:	fbb1 f4f7 	udiv	r4, r1, r7
 80002ce:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002d2:	fb07 1114 	mls	r1, r7, r4, r1
 80002d6:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002da:	fb04 f106 	mul.w	r1, r4, r6
 80002de:	4299      	cmp	r1, r3
 80002e0:	d90a      	bls.n	80002f8 <__udivmoddi4+0x64>
 80002e2:	eb1c 0303 	adds.w	r3, ip, r3
 80002e6:	f104 30ff 	add.w	r0, r4, #4294967295
 80002ea:	f080 8112 	bcs.w	8000512 <__udivmoddi4+0x27e>
 80002ee:	4299      	cmp	r1, r3
 80002f0:	f240 810f 	bls.w	8000512 <__udivmoddi4+0x27e>
 80002f4:	3c02      	subs	r4, #2
 80002f6:	4463      	add	r3, ip
 80002f8:	1a59      	subs	r1, r3, r1
 80002fa:	fa1f f38e 	uxth.w	r3, lr
 80002fe:	fbb1 f0f7 	udiv	r0, r1, r7
 8000302:	fb07 1110 	mls	r1, r7, r0, r1
 8000306:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800030a:	fb00 f606 	mul.w	r6, r0, r6
 800030e:	429e      	cmp	r6, r3
 8000310:	d90a      	bls.n	8000328 <__udivmoddi4+0x94>
 8000312:	eb1c 0303 	adds.w	r3, ip, r3
 8000316:	f100 31ff 	add.w	r1, r0, #4294967295
 800031a:	f080 80fc 	bcs.w	8000516 <__udivmoddi4+0x282>
 800031e:	429e      	cmp	r6, r3
 8000320:	f240 80f9 	bls.w	8000516 <__udivmoddi4+0x282>
 8000324:	4463      	add	r3, ip
 8000326:	3802      	subs	r0, #2
 8000328:	1b9b      	subs	r3, r3, r6
 800032a:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800032e:	2100      	movs	r1, #0
 8000330:	b11d      	cbz	r5, 800033a <__udivmoddi4+0xa6>
 8000332:	40d3      	lsrs	r3, r2
 8000334:	2200      	movs	r2, #0
 8000336:	e9c5 3200 	strd	r3, r2, [r5]
 800033a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033e:	428b      	cmp	r3, r1
 8000340:	d905      	bls.n	800034e <__udivmoddi4+0xba>
 8000342:	b10d      	cbz	r5, 8000348 <__udivmoddi4+0xb4>
 8000344:	e9c5 0100 	strd	r0, r1, [r5]
 8000348:	2100      	movs	r1, #0
 800034a:	4608      	mov	r0, r1
 800034c:	e7f5      	b.n	800033a <__udivmoddi4+0xa6>
 800034e:	fab3 f183 	clz	r1, r3
 8000352:	2900      	cmp	r1, #0
 8000354:	d146      	bne.n	80003e4 <__udivmoddi4+0x150>
 8000356:	42a3      	cmp	r3, r4
 8000358:	d302      	bcc.n	8000360 <__udivmoddi4+0xcc>
 800035a:	4290      	cmp	r0, r2
 800035c:	f0c0 80f0 	bcc.w	8000540 <__udivmoddi4+0x2ac>
 8000360:	1a86      	subs	r6, r0, r2
 8000362:	eb64 0303 	sbc.w	r3, r4, r3
 8000366:	2001      	movs	r0, #1
 8000368:	2d00      	cmp	r5, #0
 800036a:	d0e6      	beq.n	800033a <__udivmoddi4+0xa6>
 800036c:	e9c5 6300 	strd	r6, r3, [r5]
 8000370:	e7e3      	b.n	800033a <__udivmoddi4+0xa6>
 8000372:	2a00      	cmp	r2, #0
 8000374:	f040 8090 	bne.w	8000498 <__udivmoddi4+0x204>
 8000378:	eba1 040c 	sub.w	r4, r1, ip
 800037c:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000380:	fa1f f78c 	uxth.w	r7, ip
 8000384:	2101      	movs	r1, #1
 8000386:	fbb4 f6f8 	udiv	r6, r4, r8
 800038a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800038e:	fb08 4416 	mls	r4, r8, r6, r4
 8000392:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 8000396:	fb07 f006 	mul.w	r0, r7, r6
 800039a:	4298      	cmp	r0, r3
 800039c:	d908      	bls.n	80003b0 <__udivmoddi4+0x11c>
 800039e:	eb1c 0303 	adds.w	r3, ip, r3
 80003a2:	f106 34ff 	add.w	r4, r6, #4294967295
 80003a6:	d202      	bcs.n	80003ae <__udivmoddi4+0x11a>
 80003a8:	4298      	cmp	r0, r3
 80003aa:	f200 80cd 	bhi.w	8000548 <__udivmoddi4+0x2b4>
 80003ae:	4626      	mov	r6, r4
 80003b0:	1a1c      	subs	r4, r3, r0
 80003b2:	fa1f f38e 	uxth.w	r3, lr
 80003b6:	fbb4 f0f8 	udiv	r0, r4, r8
 80003ba:	fb08 4410 	mls	r4, r8, r0, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb00 f707 	mul.w	r7, r0, r7
 80003c6:	429f      	cmp	r7, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x148>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x146>
 80003d4:	429f      	cmp	r7, r3
 80003d6:	f200 80b0 	bhi.w	800053a <__udivmoddi4+0x2a6>
 80003da:	4620      	mov	r0, r4
 80003dc:	1bdb      	subs	r3, r3, r7
 80003de:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 80003e2:	e7a5      	b.n	8000330 <__udivmoddi4+0x9c>
 80003e4:	f1c1 0620 	rsb	r6, r1, #32
 80003e8:	408b      	lsls	r3, r1
 80003ea:	fa22 f706 	lsr.w	r7, r2, r6
 80003ee:	431f      	orrs	r7, r3
 80003f0:	fa20 fc06 	lsr.w	ip, r0, r6
 80003f4:	fa04 f301 	lsl.w	r3, r4, r1
 80003f8:	ea43 030c 	orr.w	r3, r3, ip
 80003fc:	40f4      	lsrs	r4, r6
 80003fe:	fa00 f801 	lsl.w	r8, r0, r1
 8000402:	0c38      	lsrs	r0, r7, #16
 8000404:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000408:	fbb4 fef0 	udiv	lr, r4, r0
 800040c:	fa1f fc87 	uxth.w	ip, r7
 8000410:	fb00 441e 	mls	r4, r0, lr, r4
 8000414:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000418:	fb0e f90c 	mul.w	r9, lr, ip
 800041c:	45a1      	cmp	r9, r4
 800041e:	fa02 f201 	lsl.w	r2, r2, r1
 8000422:	d90a      	bls.n	800043a <__udivmoddi4+0x1a6>
 8000424:	193c      	adds	r4, r7, r4
 8000426:	f10e 3aff 	add.w	sl, lr, #4294967295
 800042a:	f080 8084 	bcs.w	8000536 <__udivmoddi4+0x2a2>
 800042e:	45a1      	cmp	r9, r4
 8000430:	f240 8081 	bls.w	8000536 <__udivmoddi4+0x2a2>
 8000434:	f1ae 0e02 	sub.w	lr, lr, #2
 8000438:	443c      	add	r4, r7
 800043a:	eba4 0409 	sub.w	r4, r4, r9
 800043e:	fa1f f983 	uxth.w	r9, r3
 8000442:	fbb4 f3f0 	udiv	r3, r4, r0
 8000446:	fb00 4413 	mls	r4, r0, r3, r4
 800044a:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800044e:	fb03 fc0c 	mul.w	ip, r3, ip
 8000452:	45a4      	cmp	ip, r4
 8000454:	d907      	bls.n	8000466 <__udivmoddi4+0x1d2>
 8000456:	193c      	adds	r4, r7, r4
 8000458:	f103 30ff 	add.w	r0, r3, #4294967295
 800045c:	d267      	bcs.n	800052e <__udivmoddi4+0x29a>
 800045e:	45a4      	cmp	ip, r4
 8000460:	d965      	bls.n	800052e <__udivmoddi4+0x29a>
 8000462:	3b02      	subs	r3, #2
 8000464:	443c      	add	r4, r7
 8000466:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 800046a:	fba0 9302 	umull	r9, r3, r0, r2
 800046e:	eba4 040c 	sub.w	r4, r4, ip
 8000472:	429c      	cmp	r4, r3
 8000474:	46ce      	mov	lr, r9
 8000476:	469c      	mov	ip, r3
 8000478:	d351      	bcc.n	800051e <__udivmoddi4+0x28a>
 800047a:	d04e      	beq.n	800051a <__udivmoddi4+0x286>
 800047c:	b155      	cbz	r5, 8000494 <__udivmoddi4+0x200>
 800047e:	ebb8 030e 	subs.w	r3, r8, lr
 8000482:	eb64 040c 	sbc.w	r4, r4, ip
 8000486:	fa04 f606 	lsl.w	r6, r4, r6
 800048a:	40cb      	lsrs	r3, r1
 800048c:	431e      	orrs	r6, r3
 800048e:	40cc      	lsrs	r4, r1
 8000490:	e9c5 6400 	strd	r6, r4, [r5]
 8000494:	2100      	movs	r1, #0
 8000496:	e750      	b.n	800033a <__udivmoddi4+0xa6>
 8000498:	f1c2 0320 	rsb	r3, r2, #32
 800049c:	fa20 f103 	lsr.w	r1, r0, r3
 80004a0:	fa0c fc02 	lsl.w	ip, ip, r2
 80004a4:	fa24 f303 	lsr.w	r3, r4, r3
 80004a8:	4094      	lsls	r4, r2
 80004aa:	430c      	orrs	r4, r1
 80004ac:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004b0:	fa00 fe02 	lsl.w	lr, r0, r2
 80004b4:	fa1f f78c 	uxth.w	r7, ip
 80004b8:	fbb3 f0f8 	udiv	r0, r3, r8
 80004bc:	fb08 3110 	mls	r1, r8, r0, r3
 80004c0:	0c23      	lsrs	r3, r4, #16
 80004c2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004c6:	fb00 f107 	mul.w	r1, r0, r7
 80004ca:	4299      	cmp	r1, r3
 80004cc:	d908      	bls.n	80004e0 <__udivmoddi4+0x24c>
 80004ce:	eb1c 0303 	adds.w	r3, ip, r3
 80004d2:	f100 36ff 	add.w	r6, r0, #4294967295
 80004d6:	d22c      	bcs.n	8000532 <__udivmoddi4+0x29e>
 80004d8:	4299      	cmp	r1, r3
 80004da:	d92a      	bls.n	8000532 <__udivmoddi4+0x29e>
 80004dc:	3802      	subs	r0, #2
 80004de:	4463      	add	r3, ip
 80004e0:	1a5b      	subs	r3, r3, r1
 80004e2:	b2a4      	uxth	r4, r4
 80004e4:	fbb3 f1f8 	udiv	r1, r3, r8
 80004e8:	fb08 3311 	mls	r3, r8, r1, r3
 80004ec:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80004f0:	fb01 f307 	mul.w	r3, r1, r7
 80004f4:	42a3      	cmp	r3, r4
 80004f6:	d908      	bls.n	800050a <__udivmoddi4+0x276>
 80004f8:	eb1c 0404 	adds.w	r4, ip, r4
 80004fc:	f101 36ff 	add.w	r6, r1, #4294967295
 8000500:	d213      	bcs.n	800052a <__udivmoddi4+0x296>
 8000502:	42a3      	cmp	r3, r4
 8000504:	d911      	bls.n	800052a <__udivmoddi4+0x296>
 8000506:	3902      	subs	r1, #2
 8000508:	4464      	add	r4, ip
 800050a:	1ae4      	subs	r4, r4, r3
 800050c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8000510:	e739      	b.n	8000386 <__udivmoddi4+0xf2>
 8000512:	4604      	mov	r4, r0
 8000514:	e6f0      	b.n	80002f8 <__udivmoddi4+0x64>
 8000516:	4608      	mov	r0, r1
 8000518:	e706      	b.n	8000328 <__udivmoddi4+0x94>
 800051a:	45c8      	cmp	r8, r9
 800051c:	d2ae      	bcs.n	800047c <__udivmoddi4+0x1e8>
 800051e:	ebb9 0e02 	subs.w	lr, r9, r2
 8000522:	eb63 0c07 	sbc.w	ip, r3, r7
 8000526:	3801      	subs	r0, #1
 8000528:	e7a8      	b.n	800047c <__udivmoddi4+0x1e8>
 800052a:	4631      	mov	r1, r6
 800052c:	e7ed      	b.n	800050a <__udivmoddi4+0x276>
 800052e:	4603      	mov	r3, r0
 8000530:	e799      	b.n	8000466 <__udivmoddi4+0x1d2>
 8000532:	4630      	mov	r0, r6
 8000534:	e7d4      	b.n	80004e0 <__udivmoddi4+0x24c>
 8000536:	46d6      	mov	lr, sl
 8000538:	e77f      	b.n	800043a <__udivmoddi4+0x1a6>
 800053a:	4463      	add	r3, ip
 800053c:	3802      	subs	r0, #2
 800053e:	e74d      	b.n	80003dc <__udivmoddi4+0x148>
 8000540:	4606      	mov	r6, r0
 8000542:	4623      	mov	r3, r4
 8000544:	4608      	mov	r0, r1
 8000546:	e70f      	b.n	8000368 <__udivmoddi4+0xd4>
 8000548:	3e02      	subs	r6, #2
 800054a:	4463      	add	r3, ip
 800054c:	e730      	b.n	80003b0 <__udivmoddi4+0x11c>
 800054e:	bf00      	nop

08000550 <__aeabi_idiv0>:
 8000550:	4770      	bx	lr
 8000552:	bf00      	nop

08000554 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8000554:	b580      	push	{r7, lr}
 8000556:	b082      	sub	sp, #8
 8000558:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 800055a:	4b10      	ldr	r3, [pc, #64]	@ (800059c <MX_DMA_Init+0x48>)
 800055c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800055e:	4a0f      	ldr	r2, [pc, #60]	@ (800059c <MX_DMA_Init+0x48>)
 8000560:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000564:	6313      	str	r3, [r2, #48]	@ 0x30
 8000566:	4b0d      	ldr	r3, [pc, #52]	@ (800059c <MX_DMA_Init+0x48>)
 8000568:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800056a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800056e:	607b      	str	r3, [r7, #4]
 8000570:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 5, 0);
 8000572:	2200      	movs	r2, #0
 8000574:	2105      	movs	r1, #5
 8000576:	2010      	movs	r0, #16
 8000578:	f002 fa95 	bl	8002aa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 800057c:	2010      	movs	r0, #16
 800057e:	f002 faae 	bl	8002ade <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream6_IRQn, 5, 0);
 8000582:	2200      	movs	r2, #0
 8000584:	2105      	movs	r1, #5
 8000586:	2011      	movs	r0, #17
 8000588:	f002 fa8d 	bl	8002aa6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream6_IRQn);
 800058c:	2011      	movs	r0, #17
 800058e:	f002 faa6 	bl	8002ade <HAL_NVIC_EnableIRQ>

}
 8000592:	bf00      	nop
 8000594:	3708      	adds	r7, #8
 8000596:	46bd      	mov	sp, r7
 8000598:	bd80      	pop	{r7, pc}
 800059a:	bf00      	nop
 800059c:	40023800 	.word	0x40023800

080005a0 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80005a0:	b580      	push	{r7, lr}
 80005a2:	af00      	add	r7, sp, #0
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of defaultTask */
	//defaultTaskHandle = osThreadNew(ProcessIncomingData, NULL, &defaultTask_attributes);
	heartBeatHandle = osThreadNew(ProcessHeartBeat, NULL, &heartBeatHandle_attributes);
 80005a4:	4a04      	ldr	r2, [pc, #16]	@ (80005b8 <MX_FREERTOS_Init+0x18>)
 80005a6:	2100      	movs	r1, #0
 80005a8:	4804      	ldr	r0, [pc, #16]	@ (80005bc <MX_FREERTOS_Init+0x1c>)
 80005aa:	f007 fd8f 	bl	80080cc <osThreadNew>
 80005ae:	4603      	mov	r3, r0
 80005b0:	4a03      	ldr	r2, [pc, #12]	@ (80005c0 <MX_FREERTOS_Init+0x20>)
 80005b2:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80005b4:	bf00      	nop
 80005b6:	bd80      	pop	{r7, pc}
 80005b8:	0800af84 	.word	0x0800af84
 80005bc:	08001415 	.word	0x08001415
 80005c0:	2000007c 	.word	0x2000007c

080005c4 <MX_GPIO_Init>:
     PB13   ------> ETH_TXD1
     PG11   ------> ETH_TX_EN
     PG13   ------> ETH_TXD0
*/
void MX_GPIO_Init(void)
{
 80005c4:	b580      	push	{r7, lr}
 80005c6:	b08c      	sub	sp, #48	@ 0x30
 80005c8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80005ca:	f107 031c 	add.w	r3, r7, #28
 80005ce:	2200      	movs	r2, #0
 80005d0:	601a      	str	r2, [r3, #0]
 80005d2:	605a      	str	r2, [r3, #4]
 80005d4:	609a      	str	r2, [r3, #8]
 80005d6:	60da      	str	r2, [r3, #12]
 80005d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 80005da:	4b87      	ldr	r3, [pc, #540]	@ (80007f8 <MX_GPIO_Init+0x234>)
 80005dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005de:	4a86      	ldr	r2, [pc, #536]	@ (80007f8 <MX_GPIO_Init+0x234>)
 80005e0:	f043 0310 	orr.w	r3, r3, #16
 80005e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80005e6:	4b84      	ldr	r3, [pc, #528]	@ (80007f8 <MX_GPIO_Init+0x234>)
 80005e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005ea:	f003 0310 	and.w	r3, r3, #16
 80005ee:	61bb      	str	r3, [r7, #24]
 80005f0:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80005f2:	4b81      	ldr	r3, [pc, #516]	@ (80007f8 <MX_GPIO_Init+0x234>)
 80005f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80005f6:	4a80      	ldr	r2, [pc, #512]	@ (80007f8 <MX_GPIO_Init+0x234>)
 80005f8:	f043 0304 	orr.w	r3, r3, #4
 80005fc:	6313      	str	r3, [r2, #48]	@ 0x30
 80005fe:	4b7e      	ldr	r3, [pc, #504]	@ (80007f8 <MX_GPIO_Init+0x234>)
 8000600:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000602:	f003 0304 	and.w	r3, r3, #4
 8000606:	617b      	str	r3, [r7, #20]
 8000608:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800060a:	4b7b      	ldr	r3, [pc, #492]	@ (80007f8 <MX_GPIO_Init+0x234>)
 800060c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800060e:	4a7a      	ldr	r2, [pc, #488]	@ (80007f8 <MX_GPIO_Init+0x234>)
 8000610:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000614:	6313      	str	r3, [r2, #48]	@ 0x30
 8000616:	4b78      	ldr	r3, [pc, #480]	@ (80007f8 <MX_GPIO_Init+0x234>)
 8000618:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800061a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800061e:	613b      	str	r3, [r7, #16]
 8000620:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000622:	4b75      	ldr	r3, [pc, #468]	@ (80007f8 <MX_GPIO_Init+0x234>)
 8000624:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000626:	4a74      	ldr	r2, [pc, #464]	@ (80007f8 <MX_GPIO_Init+0x234>)
 8000628:	f043 0301 	orr.w	r3, r3, #1
 800062c:	6313      	str	r3, [r2, #48]	@ 0x30
 800062e:	4b72      	ldr	r3, [pc, #456]	@ (80007f8 <MX_GPIO_Init+0x234>)
 8000630:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000632:	f003 0301 	and.w	r3, r3, #1
 8000636:	60fb      	str	r3, [r7, #12]
 8000638:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800063a:	4b6f      	ldr	r3, [pc, #444]	@ (80007f8 <MX_GPIO_Init+0x234>)
 800063c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800063e:	4a6e      	ldr	r2, [pc, #440]	@ (80007f8 <MX_GPIO_Init+0x234>)
 8000640:	f043 0302 	orr.w	r3, r3, #2
 8000644:	6313      	str	r3, [r2, #48]	@ 0x30
 8000646:	4b6c      	ldr	r3, [pc, #432]	@ (80007f8 <MX_GPIO_Init+0x234>)
 8000648:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800064a:	f003 0302 	and.w	r3, r3, #2
 800064e:	60bb      	str	r3, [r7, #8]
 8000650:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000652:	4b69      	ldr	r3, [pc, #420]	@ (80007f8 <MX_GPIO_Init+0x234>)
 8000654:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000656:	4a68      	ldr	r2, [pc, #416]	@ (80007f8 <MX_GPIO_Init+0x234>)
 8000658:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800065c:	6313      	str	r3, [r2, #48]	@ 0x30
 800065e:	4b66      	ldr	r3, [pc, #408]	@ (80007f8 <MX_GPIO_Init+0x234>)
 8000660:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000662:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000666:	607b      	str	r3, [r7, #4]
 8000668:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800066a:	4b63      	ldr	r3, [pc, #396]	@ (80007f8 <MX_GPIO_Init+0x234>)
 800066c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800066e:	4a62      	ldr	r2, [pc, #392]	@ (80007f8 <MX_GPIO_Init+0x234>)
 8000670:	f043 0308 	orr.w	r3, r3, #8
 8000674:	6313      	str	r3, [r2, #48]	@ 0x30
 8000676:	4b60      	ldr	r3, [pc, #384]	@ (80007f8 <MX_GPIO_Init+0x234>)
 8000678:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800067a:	f003 0308 	and.w	r3, r3, #8
 800067e:	603b      	str	r3, [r7, #0]
 8000680:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(DETECTOR_TRIGGER_GPIO_Port, DETECTOR_TRIGGER_Pin, GPIO_PIN_RESET);
 8000682:	2200      	movs	r2, #0
 8000684:	2140      	movs	r1, #64	@ 0x40
 8000686:	485d      	ldr	r0, [pc, #372]	@ (80007fc <MX_GPIO_Init+0x238>)
 8000688:	f002 ff6c 	bl	8003564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LD1_Pin|LD3_Pin|LD2_Pin, GPIO_PIN_RESET);
 800068c:	2200      	movs	r2, #0
 800068e:	f244 0181 	movw	r1, #16513	@ 0x4081
 8000692:	485b      	ldr	r0, [pc, #364]	@ (8000800 <MX_GPIO_Init+0x23c>)
 8000694:	f002 ff66 	bl	8003564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOG, LIGHTS_Pin|GPIO_PIN_6, GPIO_PIN_RESET);
 8000698:	2200      	movs	r2, #0
 800069a:	2141      	movs	r1, #65	@ 0x41
 800069c:	4859      	ldr	r0, [pc, #356]	@ (8000804 <MX_GPIO_Init+0x240>)
 800069e:	f002 ff61 	bl	8003564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_4, GPIO_PIN_RESET);
 80006a2:	2200      	movs	r2, #0
 80006a4:	2110      	movs	r1, #16
 80006a6:	4858      	ldr	r0, [pc, #352]	@ (8000808 <MX_GPIO_Init+0x244>)
 80006a8:	f002 ff5c 	bl	8003564 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : DETECTOR_ECHO_Pin */
  GPIO_InitStruct.Pin = DETECTOR_ECHO_Pin;
 80006ac:	2320      	movs	r3, #32
 80006ae:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006b0:	2300      	movs	r3, #0
 80006b2:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006b4:	2300      	movs	r3, #0
 80006b6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(DETECTOR_ECHO_GPIO_Port, &GPIO_InitStruct);
 80006b8:	f107 031c 	add.w	r3, r7, #28
 80006bc:	4619      	mov	r1, r3
 80006be:	484f      	ldr	r0, [pc, #316]	@ (80007fc <MX_GPIO_Init+0x238>)
 80006c0:	f002 fda4 	bl	800320c <HAL_GPIO_Init>

  /*Configure GPIO pin : DETECTOR_TRIGGER_Pin */
  GPIO_InitStruct.Pin = DETECTOR_TRIGGER_Pin;
 80006c4:	2340      	movs	r3, #64	@ 0x40
 80006c6:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006c8:	2301      	movs	r3, #1
 80006ca:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006cc:	2300      	movs	r3, #0
 80006ce:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006d0:	2300      	movs	r3, #0
 80006d2:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(DETECTOR_TRIGGER_GPIO_Port, &GPIO_InitStruct);
 80006d4:	f107 031c 	add.w	r3, r7, #28
 80006d8:	4619      	mov	r1, r3
 80006da:	4848      	ldr	r0, [pc, #288]	@ (80007fc <MX_GPIO_Init+0x238>)
 80006dc:	f002 fd96 	bl	800320c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Btn_Pin */
  GPIO_InitStruct.Pin = USER_Btn_Pin;
 80006e0:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80006e4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80006e6:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80006ea:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006ec:	2300      	movs	r3, #0
 80006ee:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USER_Btn_GPIO_Port, &GPIO_InitStruct);
 80006f0:	f107 031c 	add.w	r3, r7, #28
 80006f4:	4619      	mov	r1, r3
 80006f6:	4845      	ldr	r0, [pc, #276]	@ (800080c <MX_GPIO_Init+0x248>)
 80006f8:	f002 fd88 	bl	800320c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_MDC_Pin RMII_RXD0_Pin RMII_RXD1_Pin */
  GPIO_InitStruct.Pin = RMII_MDC_Pin|RMII_RXD0_Pin|RMII_RXD1_Pin;
 80006fc:	2332      	movs	r3, #50	@ 0x32
 80006fe:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000700:	2302      	movs	r3, #2
 8000702:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000704:	2300      	movs	r3, #0
 8000706:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000708:	2303      	movs	r3, #3
 800070a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800070c:	230b      	movs	r3, #11
 800070e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000710:	f107 031c 	add.w	r3, r7, #28
 8000714:	4619      	mov	r1, r3
 8000716:	483d      	ldr	r0, [pc, #244]	@ (800080c <MX_GPIO_Init+0x248>)
 8000718:	f002 fd78 	bl	800320c <HAL_GPIO_Init>

  /*Configure GPIO pins : PA1 RMII_MDIO_Pin RMII_CRS_DV_Pin */
  GPIO_InitStruct.Pin = GPIO_PIN_1|RMII_MDIO_Pin|RMII_CRS_DV_Pin;
 800071c:	2386      	movs	r3, #134	@ 0x86
 800071e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000720:	2302      	movs	r3, #2
 8000722:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000724:	2300      	movs	r3, #0
 8000726:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000728:	2303      	movs	r3, #3
 800072a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 800072c:	230b      	movs	r3, #11
 800072e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000730:	f107 031c 	add.w	r3, r7, #28
 8000734:	4619      	mov	r1, r3
 8000736:	4836      	ldr	r0, [pc, #216]	@ (8000810 <MX_GPIO_Init+0x24c>)
 8000738:	f002 fd68 	bl	800320c <HAL_GPIO_Init>

  /*Configure GPIO pins : LD1_Pin LD3_Pin LD2_Pin */
  GPIO_InitStruct.Pin = LD1_Pin|LD3_Pin|LD2_Pin;
 800073c:	f244 0381 	movw	r3, #16513	@ 0x4081
 8000740:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000742:	2301      	movs	r3, #1
 8000744:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000746:	2300      	movs	r3, #0
 8000748:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800074a:	2300      	movs	r3, #0
 800074c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800074e:	f107 031c 	add.w	r3, r7, #28
 8000752:	4619      	mov	r1, r3
 8000754:	482a      	ldr	r0, [pc, #168]	@ (8000800 <MX_GPIO_Init+0x23c>)
 8000756:	f002 fd59 	bl	800320c <HAL_GPIO_Init>

  /*Configure GPIO pins : LIGHTS_Pin PG6 */
  GPIO_InitStruct.Pin = LIGHTS_Pin|GPIO_PIN_6;
 800075a:	2341      	movs	r3, #65	@ 0x41
 800075c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800075e:	2301      	movs	r3, #1
 8000760:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000762:	2300      	movs	r3, #0
 8000764:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000766:	2300      	movs	r3, #0
 8000768:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800076a:	f107 031c 	add.w	r3, r7, #28
 800076e:	4619      	mov	r1, r3
 8000770:	4824      	ldr	r0, [pc, #144]	@ (8000804 <MX_GPIO_Init+0x240>)
 8000772:	f002 fd4b 	bl	800320c <HAL_GPIO_Init>

  /*Configure GPIO pin : RMII_TXD1_Pin */
  GPIO_InitStruct.Pin = RMII_TXD1_Pin;
 8000776:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800077a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800077c:	2302      	movs	r3, #2
 800077e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000780:	2300      	movs	r3, #0
 8000782:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000784:	2303      	movs	r3, #3
 8000786:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 8000788:	230b      	movs	r3, #11
 800078a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(RMII_TXD1_GPIO_Port, &GPIO_InitStruct);
 800078c:	f107 031c 	add.w	r3, r7, #28
 8000790:	4619      	mov	r1, r3
 8000792:	481b      	ldr	r0, [pc, #108]	@ (8000800 <MX_GPIO_Init+0x23c>)
 8000794:	f002 fd3a 	bl	800320c <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_OverCurrent_Pin */
  GPIO_InitStruct.Pin = USB_OverCurrent_Pin;
 8000798:	2380      	movs	r3, #128	@ 0x80
 800079a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800079c:	2300      	movs	r3, #0
 800079e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007a0:	2300      	movs	r3, #0
 80007a2:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(USB_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 80007a4:	f107 031c 	add.w	r3, r7, #28
 80007a8:	4619      	mov	r1, r3
 80007aa:	4816      	ldr	r0, [pc, #88]	@ (8000804 <MX_GPIO_Init+0x240>)
 80007ac:	f002 fd2e 	bl	800320c <HAL_GPIO_Init>

  /*Configure GPIO pin : PD4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 80007b0:	2310      	movs	r3, #16
 80007b2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007b4:	2301      	movs	r3, #1
 80007b6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007b8:	2300      	movs	r3, #0
 80007ba:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80007bc:	2300      	movs	r3, #0
 80007be:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80007c0:	f107 031c 	add.w	r3, r7, #28
 80007c4:	4619      	mov	r1, r3
 80007c6:	4810      	ldr	r0, [pc, #64]	@ (8000808 <MX_GPIO_Init+0x244>)
 80007c8:	f002 fd20 	bl	800320c <HAL_GPIO_Init>

  /*Configure GPIO pins : RMII_TX_EN_Pin RMII_TXD0_Pin */
  GPIO_InitStruct.Pin = RMII_TX_EN_Pin|RMII_TXD0_Pin;
 80007cc:	f44f 5320 	mov.w	r3, #10240	@ 0x2800
 80007d0:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80007d2:	2302      	movs	r3, #2
 80007d4:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007d6:	2300      	movs	r3, #0
 80007d8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80007da:	2303      	movs	r3, #3
 80007dc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Alternate = GPIO_AF11_ETH;
 80007de:	230b      	movs	r3, #11
 80007e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 80007e2:	f107 031c 	add.w	r3, r7, #28
 80007e6:	4619      	mov	r1, r3
 80007e8:	4806      	ldr	r0, [pc, #24]	@ (8000804 <MX_GPIO_Init+0x240>)
 80007ea:	f002 fd0f 	bl	800320c <HAL_GPIO_Init>

}
 80007ee:	bf00      	nop
 80007f0:	3730      	adds	r7, #48	@ 0x30
 80007f2:	46bd      	mov	sp, r7
 80007f4:	bd80      	pop	{r7, pc}
 80007f6:	bf00      	nop
 80007f8:	40023800 	.word	0x40023800
 80007fc:	40021000 	.word	0x40021000
 8000800:	40020400 	.word	0x40020400
 8000804:	40021800 	.word	0x40021800
 8000808:	40020c00 	.word	0x40020c00
 800080c:	40020800 	.word	0x40020800
 8000810:	40020000 	.word	0x40020000

08000814 <pid_init>:
	float Kd;
	int anti_windup_limit;
} PID;

void pid_init(PID *pid_data, float kp_init, float ki_init, float kd_init, int anti_windup_limit_init)
{
 8000814:	b480      	push	{r7}
 8000816:	b087      	sub	sp, #28
 8000818:	af00      	add	r7, sp, #0
 800081a:	6178      	str	r0, [r7, #20]
 800081c:	ed87 0a04 	vstr	s0, [r7, #16]
 8000820:	edc7 0a03 	vstr	s1, [r7, #12]
 8000824:	ed87 1a02 	vstr	s2, [r7, #8]
 8000828:	6079      	str	r1, [r7, #4]
	pid_data->previous_error = 0;
 800082a:	697b      	ldr	r3, [r7, #20]
 800082c:	2200      	movs	r2, #0
 800082e:	601a      	str	r2, [r3, #0]
	pid_data->total_error = 0;
 8000830:	697b      	ldr	r3, [r7, #20]
 8000832:	2200      	movs	r2, #0
 8000834:	605a      	str	r2, [r3, #4]

	pid_data->Kp = kp_init;
 8000836:	697b      	ldr	r3, [r7, #20]
 8000838:	693a      	ldr	r2, [r7, #16]
 800083a:	609a      	str	r2, [r3, #8]
	pid_data->Ki = ki_init;
 800083c:	697b      	ldr	r3, [r7, #20]
 800083e:	68fa      	ldr	r2, [r7, #12]
 8000840:	60da      	str	r2, [r3, #12]
	pid_data->Kd = kd_init;
 8000842:	697b      	ldr	r3, [r7, #20]
 8000844:	68ba      	ldr	r2, [r7, #8]
 8000846:	611a      	str	r2, [r3, #16]

	pid_data->anti_windup_limit = anti_windup_limit_init;
 8000848:	697b      	ldr	r3, [r7, #20]
 800084a:	687a      	ldr	r2, [r7, #4]
 800084c:	615a      	str	r2, [r3, #20]
}
 800084e:	bf00      	nop
 8000850:	371c      	adds	r7, #28
 8000852:	46bd      	mov	sp, r7
 8000854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000858:	4770      	bx	lr

0800085a <pid_reset>:

void pid_reset(PID *pid_data)
{
 800085a:	b480      	push	{r7}
 800085c:	b083      	sub	sp, #12
 800085e:	af00      	add	r7, sp, #0
 8000860:	6078      	str	r0, [r7, #4]
	pid_data->total_error = 0;
 8000862:	687b      	ldr	r3, [r7, #4]
 8000864:	2200      	movs	r2, #0
 8000866:	605a      	str	r2, [r3, #4]
	pid_data->previous_error = 0;
 8000868:	687b      	ldr	r3, [r7, #4]
 800086a:	2200      	movs	r2, #0
 800086c:	601a      	str	r2, [r3, #0]
}
 800086e:	bf00      	nop
 8000870:	370c      	adds	r7, #12
 8000872:	46bd      	mov	sp, r7
 8000874:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000878:	4770      	bx	lr

0800087a <pid_calculate>:

int pid_calculate(PID *pid_data, int setpoint, int process_variable)
{
 800087a:	b480      	push	{r7}
 800087c:	b089      	sub	sp, #36	@ 0x24
 800087e:	af00      	add	r7, sp, #0
 8000880:	60f8      	str	r0, [r7, #12]
 8000882:	60b9      	str	r1, [r7, #8]
 8000884:	607a      	str	r2, [r7, #4]
	int error;
	float p_term, i_term, d_term;

	error = setpoint - process_variable;
 8000886:	68ba      	ldr	r2, [r7, #8]
 8000888:	687b      	ldr	r3, [r7, #4]
 800088a:	1ad3      	subs	r3, r2, r3
 800088c:	61bb      	str	r3, [r7, #24]
	pid_data->total_error += error;
 800088e:	68fb      	ldr	r3, [r7, #12]
 8000890:	685a      	ldr	r2, [r3, #4]
 8000892:	69bb      	ldr	r3, [r7, #24]
 8000894:	441a      	add	r2, r3
 8000896:	68fb      	ldr	r3, [r7, #12]
 8000898:	605a      	str	r2, [r3, #4]

	p_term = (float)(pid_data->Kp * error);
 800089a:	68fb      	ldr	r3, [r7, #12]
 800089c:	ed93 7a02 	vldr	s14, [r3, #8]
 80008a0:	69bb      	ldr	r3, [r7, #24]
 80008a2:	ee07 3a90 	vmov	s15, r3
 80008a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008aa:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008ae:	edc7 7a05 	vstr	s15, [r7, #20]
	i_term = (float)(pid_data->Ki * pid_data->total_error);
 80008b2:	68fb      	ldr	r3, [r7, #12]
 80008b4:	ed93 7a03 	vldr	s14, [r3, #12]
 80008b8:	68fb      	ldr	r3, [r7, #12]
 80008ba:	685b      	ldr	r3, [r3, #4]
 80008bc:	ee07 3a90 	vmov	s15, r3
 80008c0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008c8:	edc7 7a07 	vstr	s15, [r7, #28]
	d_term = (float)(pid_data->Kd * (error - pid_data->previous_error));
 80008cc:	68fb      	ldr	r3, [r7, #12]
 80008ce:	ed93 7a04 	vldr	s14, [r3, #16]
 80008d2:	68fb      	ldr	r3, [r7, #12]
 80008d4:	681b      	ldr	r3, [r3, #0]
 80008d6:	69ba      	ldr	r2, [r7, #24]
 80008d8:	1ad3      	subs	r3, r2, r3
 80008da:	ee07 3a90 	vmov	s15, r3
 80008de:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008e2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80008e6:	edc7 7a04 	vstr	s15, [r7, #16]

	if(i_term >= pid_data->anti_windup_limit) i_term = pid_data->anti_windup_limit;
 80008ea:	68fb      	ldr	r3, [r7, #12]
 80008ec:	695b      	ldr	r3, [r3, #20]
 80008ee:	ee07 3a90 	vmov	s15, r3
 80008f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80008f6:	ed97 7a07 	vldr	s14, [r7, #28]
 80008fa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80008fe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000902:	db08      	blt.n	8000916 <pid_calculate+0x9c>
 8000904:	68fb      	ldr	r3, [r7, #12]
 8000906:	695b      	ldr	r3, [r3, #20]
 8000908:	ee07 3a90 	vmov	s15, r3
 800090c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000910:	edc7 7a07 	vstr	s15, [r7, #28]
 8000914:	e016      	b.n	8000944 <pid_calculate+0xca>
	else if(i_term <= -pid_data->anti_windup_limit) i_term = -pid_data->anti_windup_limit;
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	695b      	ldr	r3, [r3, #20]
 800091a:	425b      	negs	r3, r3
 800091c:	ee07 3a90 	vmov	s15, r3
 8000920:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000924:	ed97 7a07 	vldr	s14, [r7, #28]
 8000928:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800092c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000930:	d808      	bhi.n	8000944 <pid_calculate+0xca>
 8000932:	68fb      	ldr	r3, [r7, #12]
 8000934:	695b      	ldr	r3, [r3, #20]
 8000936:	425b      	negs	r3, r3
 8000938:	ee07 3a90 	vmov	s15, r3
 800093c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8000940:	edc7 7a07 	vstr	s15, [r7, #28]

	pid_data->previous_error = error;
 8000944:	68fb      	ldr	r3, [r7, #12]
 8000946:	69ba      	ldr	r2, [r7, #24]
 8000948:	601a      	str	r2, [r3, #0]

	return (int)(p_term + i_term + d_term);
 800094a:	ed97 7a05 	vldr	s14, [r7, #20]
 800094e:	edd7 7a07 	vldr	s15, [r7, #28]
 8000952:	ee37 7a27 	vadd.f32	s14, s14, s15
 8000956:	edd7 7a04 	vldr	s15, [r7, #16]
 800095a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800095e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000962:	ee17 3a90 	vmov	r3, s15
}
 8000966:	4618      	mov	r0, r3
 8000968:	3724      	adds	r7, #36	@ 0x24
 800096a:	46bd      	mov	sp, r7
 800096c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000970:	4770      	bx	lr

08000972 <Init_Motor>:

MOTOR motorA;
MOTOR motorB;

void Init_Motor(MOTOR *m, TIM_HandleTypeDef *enc, uint32_t axis, TIM_HandleTypeDef* front, TIM_HandleTypeDef* back)
{
 8000972:	b480      	push	{r7}
 8000974:	b085      	sub	sp, #20
 8000976:	af00      	add	r7, sp, #0
 8000978:	60f8      	str	r0, [r7, #12]
 800097a:	60b9      	str	r1, [r7, #8]
 800097c:	607a      	str	r2, [r7, #4]
 800097e:	603b      	str	r3, [r7, #0]
	m->encoder = enc;
 8000980:	68fb      	ldr	r3, [r7, #12]
 8000982:	68ba      	ldr	r2, [r7, #8]
 8000984:	601a      	str	r2, [r3, #0]
	m->axisTimer = axis;
 8000986:	68fb      	ldr	r3, [r7, #12]
 8000988:	687a      	ldr	r2, [r7, #4]
 800098a:	60da      	str	r2, [r3, #12]
	m->motorBack = back;
 800098c:	68fb      	ldr	r3, [r7, #12]
 800098e:	69ba      	ldr	r2, [r7, #24]
 8000990:	605a      	str	r2, [r3, #4]
	m->motorFront = front;
 8000992:	68fb      	ldr	r3, [r7, #12]
 8000994:	683a      	ldr	r2, [r7, #0]
 8000996:	609a      	str	r2, [r3, #8]

	m->resolution = ENCODER_RESOLUTION * TIMER_CONF_BOTH_EDGE_T1T2 * MOTOR_GEAR;
 8000998:	68fb      	ldr	r3, [r7, #12]
 800099a:	f44f 7216 	mov.w	r2, #600	@ 0x258
 800099e:	825a      	strh	r2, [r3, #18]

	m->pulse_count = 0;
 80009a0:	68fb      	ldr	r3, [r7, #12]
 80009a2:	2200      	movs	r2, #0
 80009a4:	615a      	str	r2, [r3, #20]
	m->measured_speed = 0;
 80009a6:	68fb      	ldr	r3, [r7, #12]
 80009a8:	2200      	movs	r2, #0
 80009aa:	619a      	str	r2, [r3, #24]
	m->set_speed = 0;
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	2200      	movs	r2, #0
 80009b0:	61da      	str	r2, [r3, #28]
    m->actual_PWM = 0;
 80009b2:	68fb      	ldr	r3, [r7, #12]
 80009b4:	2200      	movs	r2, #0
 80009b6:	621a      	str	r2, [r3, #32]
}
 80009b8:	bf00      	nop
 80009ba:	3714      	adds	r7, #20
 80009bc:	46bd      	mov	sp, r7
 80009be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c2:	4770      	bx	lr

080009c4 <motor_calculate_speed>:

void motor_calculate_speed(MOTOR *m)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b084      	sub	sp, #16
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	6078      	str	r0, [r7, #4]
	motor_update_count(m);
 80009cc:	6878      	ldr	r0, [r7, #4]
 80009ce:	f000 f849 	bl	8000a64 <motor_update_count>

	m->measured_speed = abs((m->pulse_count * TIMER_FREQENCY * SECOND_IN_MINUTE) / m->resolution);
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	695b      	ldr	r3, [r3, #20]
 80009d6:	f44f 6296 	mov.w	r2, #1200	@ 0x4b0
 80009da:	fb02 f303 	mul.w	r3, r2, r3
 80009de:	687a      	ldr	r2, [r7, #4]
 80009e0:	8a52      	ldrh	r2, [r2, #18]
 80009e2:	fb93 f3f2 	sdiv	r3, r3, r2
 80009e6:	ea83 72e3 	eor.w	r2, r3, r3, asr #31
 80009ea:	eba2 72e3 	sub.w	r2, r2, r3, asr #31
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	619a      	str	r2, [r3, #24]

	int output = pid_calculate(&(m->pid_controller), m->set_speed, m->measured_speed);
 80009f2:	687b      	ldr	r3, [r7, #4]
 80009f4:	f103 0024 	add.w	r0, r3, #36	@ 0x24
 80009f8:	687b      	ldr	r3, [r7, #4]
 80009fa:	69d9      	ldr	r1, [r3, #28]
 80009fc:	687b      	ldr	r3, [r7, #4]
 80009fe:	699b      	ldr	r3, [r3, #24]
 8000a00:	461a      	mov	r2, r3
 8000a02:	f7ff ff3a 	bl	800087a <pid_calculate>
 8000a06:	60f8      	str	r0, [r7, #12]

	m->actual_PWM += output;
 8000a08:	687b      	ldr	r3, [r7, #4]
 8000a0a:	6a1a      	ldr	r2, [r3, #32]
 8000a0c:	68fb      	ldr	r3, [r7, #12]
 8000a0e:	441a      	add	r2, r3
 8000a10:	687b      	ldr	r3, [r7, #4]
 8000a12:	621a      	str	r2, [r3, #32]

	if(m->actual_PWM >= 0)
 8000a14:	687b      	ldr	r3, [r7, #4]
 8000a16:	6a1b      	ldr	r3, [r3, #32]
 8000a18:	2b00      	cmp	r3, #0
 8000a1a:	db05      	blt.n	8000a28 <motor_calculate_speed+0x64>
	{
		SetMotorSpeed(m, m->actual_PWM);
 8000a1c:	687b      	ldr	r3, [r7, #4]
 8000a1e:	6a1b      	ldr	r3, [r3, #32]
 8000a20:	4619      	mov	r1, r3
 8000a22:	6878      	ldr	r0, [r7, #4]
 8000a24:	f000 f8c9 	bl	8000bba <SetMotorSpeed>

	}

}
 8000a28:	bf00      	nop
 8000a2a:	3710      	adds	r7, #16
 8000a2c:	46bd      	mov	sp, r7
 8000a2e:	bd80      	pop	{r7, pc}

08000a30 <ResetMotor>:

void ResetMotor(MOTOR *m) {
 8000a30:	b480      	push	{r7}
 8000a32:	b083      	sub	sp, #12
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
	m->set_speed = 0;
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	2200      	movs	r2, #0
 8000a3c:	61da      	str	r2, [r3, #28]
	m->pulse_count = (int16_t)__HAL_TIM_GET_COUNTER(m->encoder);
 8000a3e:	687b      	ldr	r3, [r7, #4]
 8000a40:	681b      	ldr	r3, [r3, #0]
 8000a42:	681b      	ldr	r3, [r3, #0]
 8000a44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a46:	b21b      	sxth	r3, r3
 8000a48:	461a      	mov	r2, r3
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	615a      	str	r2, [r3, #20]
	__HAL_TIM_SET_COUNTER(m->encoder, 0);
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	681b      	ldr	r3, [r3, #0]
 8000a52:	681b      	ldr	r3, [r3, #0]
 8000a54:	2200      	movs	r2, #0
 8000a56:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000a58:	bf00      	nop
 8000a5a:	370c      	adds	r7, #12
 8000a5c:	46bd      	mov	sp, r7
 8000a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a62:	4770      	bx	lr

08000a64 <motor_update_count>:

void motor_update_count(MOTOR *m)
{
 8000a64:	b480      	push	{r7}
 8000a66:	b083      	sub	sp, #12
 8000a68:	af00      	add	r7, sp, #0
 8000a6a:	6078      	str	r0, [r7, #4]
	m->pulse_count = (int16_t)__HAL_TIM_GET_COUNTER(m->encoder);
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	681b      	ldr	r3, [r3, #0]
 8000a70:	681b      	ldr	r3, [r3, #0]
 8000a72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000a74:	b21b      	sxth	r3, r3
 8000a76:	461a      	mov	r2, r3
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	615a      	str	r2, [r3, #20]
	__HAL_TIM_SET_COUNTER(m->encoder, 0);
 8000a7c:	687b      	ldr	r3, [r7, #4]
 8000a7e:	681b      	ldr	r3, [r3, #0]
 8000a80:	681b      	ldr	r3, [r3, #0]
 8000a82:	2200      	movs	r2, #0
 8000a84:	625a      	str	r2, [r3, #36]	@ 0x24
}
 8000a86:	bf00      	nop
 8000a88:	370c      	adds	r7, #12
 8000a8a:	46bd      	mov	sp, r7
 8000a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a90:	4770      	bx	lr

08000a92 <motor_set_speed>:
enum DIRECTION {
	DEFAULT, FRONT, BACK
};

void motor_set_speed(MOTOR *m, short direction, int set_speed)
{
 8000a92:	b580      	push	{r7, lr}
 8000a94:	b084      	sub	sp, #16
 8000a96:	af00      	add	r7, sp, #0
 8000a98:	60f8      	str	r0, [r7, #12]
 8000a9a:	460b      	mov	r3, r1
 8000a9c:	607a      	str	r2, [r7, #4]
 8000a9e:	817b      	strh	r3, [r7, #10]
	if(set_speed != m->set_speed)
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	69db      	ldr	r3, [r3, #28]
 8000aa4:	687a      	ldr	r2, [r7, #4]
 8000aa6:	429a      	cmp	r2, r3
 8000aa8:	d004      	beq.n	8000ab4 <motor_set_speed+0x22>
		pid_reset(&(m->pid_controller));
 8000aaa:	68fb      	ldr	r3, [r7, #12]
 8000aac:	3324      	adds	r3, #36	@ 0x24
 8000aae:	4618      	mov	r0, r3
 8000ab0:	f7ff fed3 	bl	800085a <pid_reset>

	m->set_speed = set_speed;
 8000ab4:	68fb      	ldr	r3, [r7, #12]
 8000ab6:	687a      	ldr	r2, [r7, #4]
 8000ab8:	61da      	str	r2, [r3, #28]
	m->direction = direction;
 8000aba:	68fb      	ldr	r3, [r7, #12]
 8000abc:	897a      	ldrh	r2, [r7, #10]
 8000abe:	821a      	strh	r2, [r3, #16]
}
 8000ac0:	bf00      	nop
 8000ac2:	3710      	adds	r7, #16
 8000ac4:	46bd      	mov	sp, r7
 8000ac6:	bd80      	pop	{r7, pc}

08000ac8 <MotorABS>:

void MotorABS(MOTOR* m) {
 8000ac8:	b580      	push	{r7, lr}
 8000aca:	b082      	sub	sp, #8
 8000acc:	af00      	add	r7, sp, #0
 8000ace:	6078      	str	r0, [r7, #4]
	ResetMotor(m);
 8000ad0:	6878      	ldr	r0, [r7, #4]
 8000ad2:	f7ff ffad 	bl	8000a30 <ResetMotor>
	__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, 0);
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	68db      	ldr	r3, [r3, #12]
 8000ada:	2b00      	cmp	r3, #0
 8000adc:	d105      	bne.n	8000aea <MotorABS+0x22>
 8000ade:	687b      	ldr	r3, [r7, #4]
 8000ae0:	685b      	ldr	r3, [r3, #4]
 8000ae2:	681b      	ldr	r3, [r3, #0]
 8000ae4:	2200      	movs	r2, #0
 8000ae6:	635a      	str	r2, [r3, #52]	@ 0x34
 8000ae8:	e02c      	b.n	8000b44 <MotorABS+0x7c>
 8000aea:	687b      	ldr	r3, [r7, #4]
 8000aec:	68db      	ldr	r3, [r3, #12]
 8000aee:	2b04      	cmp	r3, #4
 8000af0:	d105      	bne.n	8000afe <MotorABS+0x36>
 8000af2:	687b      	ldr	r3, [r7, #4]
 8000af4:	685b      	ldr	r3, [r3, #4]
 8000af6:	681a      	ldr	r2, [r3, #0]
 8000af8:	2300      	movs	r3, #0
 8000afa:	6393      	str	r3, [r2, #56]	@ 0x38
 8000afc:	e022      	b.n	8000b44 <MotorABS+0x7c>
 8000afe:	687b      	ldr	r3, [r7, #4]
 8000b00:	68db      	ldr	r3, [r3, #12]
 8000b02:	2b08      	cmp	r3, #8
 8000b04:	d105      	bne.n	8000b12 <MotorABS+0x4a>
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	685b      	ldr	r3, [r3, #4]
 8000b0a:	681a      	ldr	r2, [r3, #0]
 8000b0c:	2300      	movs	r3, #0
 8000b0e:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000b10:	e018      	b.n	8000b44 <MotorABS+0x7c>
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	68db      	ldr	r3, [r3, #12]
 8000b16:	2b0c      	cmp	r3, #12
 8000b18:	d105      	bne.n	8000b26 <MotorABS+0x5e>
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	685b      	ldr	r3, [r3, #4]
 8000b1e:	681a      	ldr	r2, [r3, #0]
 8000b20:	2300      	movs	r3, #0
 8000b22:	6413      	str	r3, [r2, #64]	@ 0x40
 8000b24:	e00e      	b.n	8000b44 <MotorABS+0x7c>
 8000b26:	687b      	ldr	r3, [r7, #4]
 8000b28:	68db      	ldr	r3, [r3, #12]
 8000b2a:	2b10      	cmp	r3, #16
 8000b2c:	d105      	bne.n	8000b3a <MotorABS+0x72>
 8000b2e:	687b      	ldr	r3, [r7, #4]
 8000b30:	685b      	ldr	r3, [r3, #4]
 8000b32:	681a      	ldr	r2, [r3, #0]
 8000b34:	2300      	movs	r3, #0
 8000b36:	6593      	str	r3, [r2, #88]	@ 0x58
 8000b38:	e004      	b.n	8000b44 <MotorABS+0x7c>
 8000b3a:	687b      	ldr	r3, [r7, #4]
 8000b3c:	685b      	ldr	r3, [r3, #4]
 8000b3e:	681a      	ldr	r2, [r3, #0]
 8000b40:	2300      	movs	r3, #0
 8000b42:	65d3      	str	r3, [r2, #92]	@ 0x5c
	__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000b44:	687b      	ldr	r3, [r7, #4]
 8000b46:	68db      	ldr	r3, [r3, #12]
 8000b48:	2b00      	cmp	r3, #0
 8000b4a:	d105      	bne.n	8000b58 <MotorABS+0x90>
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	689b      	ldr	r3, [r3, #8]
 8000b50:	681b      	ldr	r3, [r3, #0]
 8000b52:	2200      	movs	r2, #0
 8000b54:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000b56:	e02c      	b.n	8000bb2 <MotorABS+0xea>
	__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	68db      	ldr	r3, [r3, #12]
 8000b5c:	2b04      	cmp	r3, #4
 8000b5e:	d105      	bne.n	8000b6c <MotorABS+0xa4>
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	689b      	ldr	r3, [r3, #8]
 8000b64:	681a      	ldr	r2, [r3, #0]
 8000b66:	2300      	movs	r3, #0
 8000b68:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000b6a:	e022      	b.n	8000bb2 <MotorABS+0xea>
	__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	68db      	ldr	r3, [r3, #12]
 8000b70:	2b08      	cmp	r3, #8
 8000b72:	d105      	bne.n	8000b80 <MotorABS+0xb8>
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	689b      	ldr	r3, [r3, #8]
 8000b78:	681a      	ldr	r2, [r3, #0]
 8000b7a:	2300      	movs	r3, #0
 8000b7c:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000b7e:	e018      	b.n	8000bb2 <MotorABS+0xea>
	__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	68db      	ldr	r3, [r3, #12]
 8000b84:	2b0c      	cmp	r3, #12
 8000b86:	d105      	bne.n	8000b94 <MotorABS+0xcc>
 8000b88:	687b      	ldr	r3, [r7, #4]
 8000b8a:	689b      	ldr	r3, [r3, #8]
 8000b8c:	681a      	ldr	r2, [r3, #0]
 8000b8e:	2300      	movs	r3, #0
 8000b90:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000b92:	e00e      	b.n	8000bb2 <MotorABS+0xea>
	__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000b94:	687b      	ldr	r3, [r7, #4]
 8000b96:	68db      	ldr	r3, [r3, #12]
 8000b98:	2b10      	cmp	r3, #16
 8000b9a:	d105      	bne.n	8000ba8 <MotorABS+0xe0>
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	689b      	ldr	r3, [r3, #8]
 8000ba0:	681a      	ldr	r2, [r3, #0]
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	6593      	str	r3, [r2, #88]	@ 0x58
}
 8000ba6:	e004      	b.n	8000bb2 <MotorABS+0xea>
	__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	689b      	ldr	r3, [r3, #8]
 8000bac:	681a      	ldr	r2, [r3, #0]
 8000bae:	2300      	movs	r3, #0
 8000bb0:	65d3      	str	r3, [r2, #92]	@ 0x5c
}
 8000bb2:	bf00      	nop
 8000bb4:	3708      	adds	r7, #8
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}

08000bba <SetMotorSpeed>:

void SetMotorSpeed(MOTOR* m, uint16_t speed)
{
 8000bba:	b480      	push	{r7}
 8000bbc:	b083      	sub	sp, #12
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	6078      	str	r0, [r7, #4]
 8000bc2:	460b      	mov	r3, r1
 8000bc4:	807b      	strh	r3, [r7, #2]
	switch (m->direction) {
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	f9b3 3010 	ldrsh.w	r3, [r3, #16]
 8000bcc:	2b02      	cmp	r3, #2
 8000bce:	f000 810b 	beq.w	8000de8 <SetMotorSpeed+0x22e>
 8000bd2:	2b02      	cmp	r3, #2
 8000bd4:	f300 8183 	bgt.w	8000ede <SetMotorSpeed+0x324>
 8000bd8:	2b00      	cmp	r3, #0
 8000bda:	d003      	beq.n	8000be4 <SetMotorSpeed+0x2a>
 8000bdc:	2b01      	cmp	r3, #1
 8000bde:	f000 8088 	beq.w	8000cf2 <SetMotorSpeed+0x138>
		break;
	}


	//__HAL_TIM_SetCompare(&htim2, TIM_CHANNEL_4, speed);
}
 8000be2:	e17c      	b.n	8000ede <SetMotorSpeed+0x324>
		if(speed >= m->motorFront->Instance->ARR)
 8000be4:	887a      	ldrh	r2, [r7, #2]
 8000be6:	687b      	ldr	r3, [r7, #4]
 8000be8:	689b      	ldr	r3, [r3, #8]
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bee:	429a      	cmp	r2, r3
 8000bf0:	d304      	bcc.n	8000bfc <SetMotorSpeed+0x42>
			speed = m->motorFront->Instance->ARR;
 8000bf2:	687b      	ldr	r3, [r7, #4]
 8000bf4:	689b      	ldr	r3, [r3, #8]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000bfa:	807b      	strh	r3, [r7, #2]
		__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, speed);
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	68db      	ldr	r3, [r3, #12]
 8000c00:	2b00      	cmp	r3, #0
 8000c02:	d105      	bne.n	8000c10 <SetMotorSpeed+0x56>
 8000c04:	687b      	ldr	r3, [r7, #4]
 8000c06:	689b      	ldr	r3, [r3, #8]
 8000c08:	681b      	ldr	r3, [r3, #0]
 8000c0a:	887a      	ldrh	r2, [r7, #2]
 8000c0c:	635a      	str	r2, [r3, #52]	@ 0x34
 8000c0e:	e02c      	b.n	8000c6a <SetMotorSpeed+0xb0>
 8000c10:	687b      	ldr	r3, [r7, #4]
 8000c12:	68db      	ldr	r3, [r3, #12]
 8000c14:	2b04      	cmp	r3, #4
 8000c16:	d105      	bne.n	8000c24 <SetMotorSpeed+0x6a>
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	689b      	ldr	r3, [r3, #8]
 8000c1c:	681a      	ldr	r2, [r3, #0]
 8000c1e:	887b      	ldrh	r3, [r7, #2]
 8000c20:	6393      	str	r3, [r2, #56]	@ 0x38
 8000c22:	e022      	b.n	8000c6a <SetMotorSpeed+0xb0>
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	68db      	ldr	r3, [r3, #12]
 8000c28:	2b08      	cmp	r3, #8
 8000c2a:	d105      	bne.n	8000c38 <SetMotorSpeed+0x7e>
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	689b      	ldr	r3, [r3, #8]
 8000c30:	681a      	ldr	r2, [r3, #0]
 8000c32:	887b      	ldrh	r3, [r7, #2]
 8000c34:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000c36:	e018      	b.n	8000c6a <SetMotorSpeed+0xb0>
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	68db      	ldr	r3, [r3, #12]
 8000c3c:	2b0c      	cmp	r3, #12
 8000c3e:	d105      	bne.n	8000c4c <SetMotorSpeed+0x92>
 8000c40:	687b      	ldr	r3, [r7, #4]
 8000c42:	689b      	ldr	r3, [r3, #8]
 8000c44:	681a      	ldr	r2, [r3, #0]
 8000c46:	887b      	ldrh	r3, [r7, #2]
 8000c48:	6413      	str	r3, [r2, #64]	@ 0x40
 8000c4a:	e00e      	b.n	8000c6a <SetMotorSpeed+0xb0>
 8000c4c:	687b      	ldr	r3, [r7, #4]
 8000c4e:	68db      	ldr	r3, [r3, #12]
 8000c50:	2b10      	cmp	r3, #16
 8000c52:	d105      	bne.n	8000c60 <SetMotorSpeed+0xa6>
 8000c54:	687b      	ldr	r3, [r7, #4]
 8000c56:	689b      	ldr	r3, [r3, #8]
 8000c58:	681a      	ldr	r2, [r3, #0]
 8000c5a:	887b      	ldrh	r3, [r7, #2]
 8000c5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8000c5e:	e004      	b.n	8000c6a <SetMotorSpeed+0xb0>
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	689b      	ldr	r3, [r3, #8]
 8000c64:	681a      	ldr	r2, [r3, #0]
 8000c66:	887b      	ldrh	r3, [r7, #2]
 8000c68:	65d3      	str	r3, [r2, #92]	@ 0x5c
		if(speed >= m->motorBack->Instance->ARR)
 8000c6a:	887a      	ldrh	r2, [r7, #2]
 8000c6c:	687b      	ldr	r3, [r7, #4]
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	681b      	ldr	r3, [r3, #0]
 8000c72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c74:	429a      	cmp	r2, r3
 8000c76:	d304      	bcc.n	8000c82 <SetMotorSpeed+0xc8>
			speed = m->motorBack->Instance->ARR;
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	685b      	ldr	r3, [r3, #4]
 8000c7c:	681b      	ldr	r3, [r3, #0]
 8000c7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000c80:	807b      	strh	r3, [r7, #2]
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, speed);
 8000c82:	687b      	ldr	r3, [r7, #4]
 8000c84:	68db      	ldr	r3, [r3, #12]
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d105      	bne.n	8000c96 <SetMotorSpeed+0xdc>
 8000c8a:	687b      	ldr	r3, [r7, #4]
 8000c8c:	685b      	ldr	r3, [r3, #4]
 8000c8e:	681b      	ldr	r3, [r3, #0]
 8000c90:	887a      	ldrh	r2, [r7, #2]
 8000c92:	635a      	str	r2, [r3, #52]	@ 0x34
		break;
 8000c94:	e123      	b.n	8000ede <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, speed);
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	68db      	ldr	r3, [r3, #12]
 8000c9a:	2b04      	cmp	r3, #4
 8000c9c:	d105      	bne.n	8000caa <SetMotorSpeed+0xf0>
 8000c9e:	687b      	ldr	r3, [r7, #4]
 8000ca0:	685b      	ldr	r3, [r3, #4]
 8000ca2:	681a      	ldr	r2, [r3, #0]
 8000ca4:	887b      	ldrh	r3, [r7, #2]
 8000ca6:	6393      	str	r3, [r2, #56]	@ 0x38
		break;
 8000ca8:	e119      	b.n	8000ede <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, speed);
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	68db      	ldr	r3, [r3, #12]
 8000cae:	2b08      	cmp	r3, #8
 8000cb0:	d105      	bne.n	8000cbe <SetMotorSpeed+0x104>
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	685b      	ldr	r3, [r3, #4]
 8000cb6:	681a      	ldr	r2, [r3, #0]
 8000cb8:	887b      	ldrh	r3, [r7, #2]
 8000cba:	63d3      	str	r3, [r2, #60]	@ 0x3c
		break;
 8000cbc:	e10f      	b.n	8000ede <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, speed);
 8000cbe:	687b      	ldr	r3, [r7, #4]
 8000cc0:	68db      	ldr	r3, [r3, #12]
 8000cc2:	2b0c      	cmp	r3, #12
 8000cc4:	d105      	bne.n	8000cd2 <SetMotorSpeed+0x118>
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	681a      	ldr	r2, [r3, #0]
 8000ccc:	887b      	ldrh	r3, [r7, #2]
 8000cce:	6413      	str	r3, [r2, #64]	@ 0x40
		break;
 8000cd0:	e105      	b.n	8000ede <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, speed);
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	68db      	ldr	r3, [r3, #12]
 8000cd6:	2b10      	cmp	r3, #16
 8000cd8:	d105      	bne.n	8000ce6 <SetMotorSpeed+0x12c>
 8000cda:	687b      	ldr	r3, [r7, #4]
 8000cdc:	685b      	ldr	r3, [r3, #4]
 8000cde:	681a      	ldr	r2, [r3, #0]
 8000ce0:	887b      	ldrh	r3, [r7, #2]
 8000ce2:	6593      	str	r3, [r2, #88]	@ 0x58
		break;
 8000ce4:	e0fb      	b.n	8000ede <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, speed);
 8000ce6:	687b      	ldr	r3, [r7, #4]
 8000ce8:	685b      	ldr	r3, [r3, #4]
 8000cea:	681a      	ldr	r2, [r3, #0]
 8000cec:	887b      	ldrh	r3, [r7, #2]
 8000cee:	65d3      	str	r3, [r2, #92]	@ 0x5c
		break;
 8000cf0:	e0f5      	b.n	8000ede <SetMotorSpeed+0x324>
		if(speed >= m->motorFront->Instance->ARR)
 8000cf2:	887a      	ldrh	r2, [r7, #2]
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	689b      	ldr	r3, [r3, #8]
 8000cf8:	681b      	ldr	r3, [r3, #0]
 8000cfa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000cfc:	429a      	cmp	r2, r3
 8000cfe:	d304      	bcc.n	8000d0a <SetMotorSpeed+0x150>
			speed = m->motorFront->Instance->ARR;
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	689b      	ldr	r3, [r3, #8]
 8000d04:	681b      	ldr	r3, [r3, #0]
 8000d06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000d08:	807b      	strh	r3, [r7, #2]
		__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, speed);
 8000d0a:	687b      	ldr	r3, [r7, #4]
 8000d0c:	68db      	ldr	r3, [r3, #12]
 8000d0e:	2b00      	cmp	r3, #0
 8000d10:	d105      	bne.n	8000d1e <SetMotorSpeed+0x164>
 8000d12:	687b      	ldr	r3, [r7, #4]
 8000d14:	689b      	ldr	r3, [r3, #8]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	887a      	ldrh	r2, [r7, #2]
 8000d1a:	635a      	str	r2, [r3, #52]	@ 0x34
 8000d1c:	e02c      	b.n	8000d78 <SetMotorSpeed+0x1be>
 8000d1e:	687b      	ldr	r3, [r7, #4]
 8000d20:	68db      	ldr	r3, [r3, #12]
 8000d22:	2b04      	cmp	r3, #4
 8000d24:	d105      	bne.n	8000d32 <SetMotorSpeed+0x178>
 8000d26:	687b      	ldr	r3, [r7, #4]
 8000d28:	689b      	ldr	r3, [r3, #8]
 8000d2a:	681a      	ldr	r2, [r3, #0]
 8000d2c:	887b      	ldrh	r3, [r7, #2]
 8000d2e:	6393      	str	r3, [r2, #56]	@ 0x38
 8000d30:	e022      	b.n	8000d78 <SetMotorSpeed+0x1be>
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	68db      	ldr	r3, [r3, #12]
 8000d36:	2b08      	cmp	r3, #8
 8000d38:	d105      	bne.n	8000d46 <SetMotorSpeed+0x18c>
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	689b      	ldr	r3, [r3, #8]
 8000d3e:	681a      	ldr	r2, [r3, #0]
 8000d40:	887b      	ldrh	r3, [r7, #2]
 8000d42:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000d44:	e018      	b.n	8000d78 <SetMotorSpeed+0x1be>
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	68db      	ldr	r3, [r3, #12]
 8000d4a:	2b0c      	cmp	r3, #12
 8000d4c:	d105      	bne.n	8000d5a <SetMotorSpeed+0x1a0>
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	689b      	ldr	r3, [r3, #8]
 8000d52:	681a      	ldr	r2, [r3, #0]
 8000d54:	887b      	ldrh	r3, [r7, #2]
 8000d56:	6413      	str	r3, [r2, #64]	@ 0x40
 8000d58:	e00e      	b.n	8000d78 <SetMotorSpeed+0x1be>
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	68db      	ldr	r3, [r3, #12]
 8000d5e:	2b10      	cmp	r3, #16
 8000d60:	d105      	bne.n	8000d6e <SetMotorSpeed+0x1b4>
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	689b      	ldr	r3, [r3, #8]
 8000d66:	681a      	ldr	r2, [r3, #0]
 8000d68:	887b      	ldrh	r3, [r7, #2]
 8000d6a:	6593      	str	r3, [r2, #88]	@ 0x58
 8000d6c:	e004      	b.n	8000d78 <SetMotorSpeed+0x1be>
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	689b      	ldr	r3, [r3, #8]
 8000d72:	681a      	ldr	r2, [r3, #0]
 8000d74:	887b      	ldrh	r3, [r7, #2]
 8000d76:	65d3      	str	r3, [r2, #92]	@ 0x5c
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, 0);
 8000d78:	687b      	ldr	r3, [r7, #4]
 8000d7a:	68db      	ldr	r3, [r3, #12]
 8000d7c:	2b00      	cmp	r3, #0
 8000d7e:	d105      	bne.n	8000d8c <SetMotorSpeed+0x1d2>
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	685b      	ldr	r3, [r3, #4]
 8000d84:	681b      	ldr	r3, [r3, #0]
 8000d86:	2200      	movs	r2, #0
 8000d88:	635a      	str	r2, [r3, #52]	@ 0x34
		break;
 8000d8a:	e0a8      	b.n	8000ede <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, 0);
 8000d8c:	687b      	ldr	r3, [r7, #4]
 8000d8e:	68db      	ldr	r3, [r3, #12]
 8000d90:	2b04      	cmp	r3, #4
 8000d92:	d105      	bne.n	8000da0 <SetMotorSpeed+0x1e6>
 8000d94:	687b      	ldr	r3, [r7, #4]
 8000d96:	685b      	ldr	r3, [r3, #4]
 8000d98:	681a      	ldr	r2, [r3, #0]
 8000d9a:	2300      	movs	r3, #0
 8000d9c:	6393      	str	r3, [r2, #56]	@ 0x38
		break;
 8000d9e:	e09e      	b.n	8000ede <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, 0);
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	68db      	ldr	r3, [r3, #12]
 8000da4:	2b08      	cmp	r3, #8
 8000da6:	d105      	bne.n	8000db4 <SetMotorSpeed+0x1fa>
 8000da8:	687b      	ldr	r3, [r7, #4]
 8000daa:	685b      	ldr	r3, [r3, #4]
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	2300      	movs	r3, #0
 8000db0:	63d3      	str	r3, [r2, #60]	@ 0x3c
		break;
 8000db2:	e094      	b.n	8000ede <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, 0);
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	68db      	ldr	r3, [r3, #12]
 8000db8:	2b0c      	cmp	r3, #12
 8000dba:	d105      	bne.n	8000dc8 <SetMotorSpeed+0x20e>
 8000dbc:	687b      	ldr	r3, [r7, #4]
 8000dbe:	685b      	ldr	r3, [r3, #4]
 8000dc0:	681a      	ldr	r2, [r3, #0]
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	6413      	str	r3, [r2, #64]	@ 0x40
		break;
 8000dc6:	e08a      	b.n	8000ede <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, 0);
 8000dc8:	687b      	ldr	r3, [r7, #4]
 8000dca:	68db      	ldr	r3, [r3, #12]
 8000dcc:	2b10      	cmp	r3, #16
 8000dce:	d105      	bne.n	8000ddc <SetMotorSpeed+0x222>
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	685b      	ldr	r3, [r3, #4]
 8000dd4:	681a      	ldr	r2, [r3, #0]
 8000dd6:	2300      	movs	r3, #0
 8000dd8:	6593      	str	r3, [r2, #88]	@ 0x58
		break;
 8000dda:	e080      	b.n	8000ede <SetMotorSpeed+0x324>
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, 0);
 8000ddc:	687b      	ldr	r3, [r7, #4]
 8000dde:	685b      	ldr	r3, [r3, #4]
 8000de0:	681a      	ldr	r2, [r3, #0]
 8000de2:	2300      	movs	r3, #0
 8000de4:	65d3      	str	r3, [r2, #92]	@ 0x5c
		break;
 8000de6:	e07a      	b.n	8000ede <SetMotorSpeed+0x324>
		if(speed >= m->motorBack->Instance->ARR)
 8000de8:	887a      	ldrh	r2, [r7, #2]
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	685b      	ldr	r3, [r3, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000df2:	429a      	cmp	r2, r3
 8000df4:	d304      	bcc.n	8000e00 <SetMotorSpeed+0x246>
			speed = m->motorBack->Instance->ARR;
 8000df6:	687b      	ldr	r3, [r7, #4]
 8000df8:	685b      	ldr	r3, [r3, #4]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000dfe:	807b      	strh	r3, [r7, #2]
		__HAL_TIM_SetCompare(m->motorBack, m->axisTimer, speed);
 8000e00:	687b      	ldr	r3, [r7, #4]
 8000e02:	68db      	ldr	r3, [r3, #12]
 8000e04:	2b00      	cmp	r3, #0
 8000e06:	d105      	bne.n	8000e14 <SetMotorSpeed+0x25a>
 8000e08:	687b      	ldr	r3, [r7, #4]
 8000e0a:	685b      	ldr	r3, [r3, #4]
 8000e0c:	681b      	ldr	r3, [r3, #0]
 8000e0e:	887a      	ldrh	r2, [r7, #2]
 8000e10:	635a      	str	r2, [r3, #52]	@ 0x34
 8000e12:	e02c      	b.n	8000e6e <SetMotorSpeed+0x2b4>
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	68db      	ldr	r3, [r3, #12]
 8000e18:	2b04      	cmp	r3, #4
 8000e1a:	d105      	bne.n	8000e28 <SetMotorSpeed+0x26e>
 8000e1c:	687b      	ldr	r3, [r7, #4]
 8000e1e:	685b      	ldr	r3, [r3, #4]
 8000e20:	681a      	ldr	r2, [r3, #0]
 8000e22:	887b      	ldrh	r3, [r7, #2]
 8000e24:	6393      	str	r3, [r2, #56]	@ 0x38
 8000e26:	e022      	b.n	8000e6e <SetMotorSpeed+0x2b4>
 8000e28:	687b      	ldr	r3, [r7, #4]
 8000e2a:	68db      	ldr	r3, [r3, #12]
 8000e2c:	2b08      	cmp	r3, #8
 8000e2e:	d105      	bne.n	8000e3c <SetMotorSpeed+0x282>
 8000e30:	687b      	ldr	r3, [r7, #4]
 8000e32:	685b      	ldr	r3, [r3, #4]
 8000e34:	681a      	ldr	r2, [r3, #0]
 8000e36:	887b      	ldrh	r3, [r7, #2]
 8000e38:	63d3      	str	r3, [r2, #60]	@ 0x3c
 8000e3a:	e018      	b.n	8000e6e <SetMotorSpeed+0x2b4>
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	68db      	ldr	r3, [r3, #12]
 8000e40:	2b0c      	cmp	r3, #12
 8000e42:	d105      	bne.n	8000e50 <SetMotorSpeed+0x296>
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	685b      	ldr	r3, [r3, #4]
 8000e48:	681a      	ldr	r2, [r3, #0]
 8000e4a:	887b      	ldrh	r3, [r7, #2]
 8000e4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e4e:	e00e      	b.n	8000e6e <SetMotorSpeed+0x2b4>
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	68db      	ldr	r3, [r3, #12]
 8000e54:	2b10      	cmp	r3, #16
 8000e56:	d105      	bne.n	8000e64 <SetMotorSpeed+0x2aa>
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	685b      	ldr	r3, [r3, #4]
 8000e5c:	681a      	ldr	r2, [r3, #0]
 8000e5e:	887b      	ldrh	r3, [r7, #2]
 8000e60:	6593      	str	r3, [r2, #88]	@ 0x58
 8000e62:	e004      	b.n	8000e6e <SetMotorSpeed+0x2b4>
 8000e64:	687b      	ldr	r3, [r7, #4]
 8000e66:	685b      	ldr	r3, [r3, #4]
 8000e68:	681a      	ldr	r2, [r3, #0]
 8000e6a:	887b      	ldrh	r3, [r7, #2]
 8000e6c:	65d3      	str	r3, [r2, #92]	@ 0x5c
		__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000e6e:	687b      	ldr	r3, [r7, #4]
 8000e70:	68db      	ldr	r3, [r3, #12]
 8000e72:	2b00      	cmp	r3, #0
 8000e74:	d105      	bne.n	8000e82 <SetMotorSpeed+0x2c8>
 8000e76:	687b      	ldr	r3, [r7, #4]
 8000e78:	689b      	ldr	r3, [r3, #8]
 8000e7a:	681b      	ldr	r3, [r3, #0]
 8000e7c:	2200      	movs	r2, #0
 8000e7e:	635a      	str	r2, [r3, #52]	@ 0x34
		break;
 8000e80:	e02c      	b.n	8000edc <SetMotorSpeed+0x322>
		__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000e82:	687b      	ldr	r3, [r7, #4]
 8000e84:	68db      	ldr	r3, [r3, #12]
 8000e86:	2b04      	cmp	r3, #4
 8000e88:	d105      	bne.n	8000e96 <SetMotorSpeed+0x2dc>
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	689b      	ldr	r3, [r3, #8]
 8000e8e:	681a      	ldr	r2, [r3, #0]
 8000e90:	2300      	movs	r3, #0
 8000e92:	6393      	str	r3, [r2, #56]	@ 0x38
		break;
 8000e94:	e022      	b.n	8000edc <SetMotorSpeed+0x322>
		__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	68db      	ldr	r3, [r3, #12]
 8000e9a:	2b08      	cmp	r3, #8
 8000e9c:	d105      	bne.n	8000eaa <SetMotorSpeed+0x2f0>
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	689b      	ldr	r3, [r3, #8]
 8000ea2:	681a      	ldr	r2, [r3, #0]
 8000ea4:	2300      	movs	r3, #0
 8000ea6:	63d3      	str	r3, [r2, #60]	@ 0x3c
		break;
 8000ea8:	e018      	b.n	8000edc <SetMotorSpeed+0x322>
		__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	68db      	ldr	r3, [r3, #12]
 8000eae:	2b0c      	cmp	r3, #12
 8000eb0:	d105      	bne.n	8000ebe <SetMotorSpeed+0x304>
 8000eb2:	687b      	ldr	r3, [r7, #4]
 8000eb4:	689b      	ldr	r3, [r3, #8]
 8000eb6:	681a      	ldr	r2, [r3, #0]
 8000eb8:	2300      	movs	r3, #0
 8000eba:	6413      	str	r3, [r2, #64]	@ 0x40
		break;
 8000ebc:	e00e      	b.n	8000edc <SetMotorSpeed+0x322>
		__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000ebe:	687b      	ldr	r3, [r7, #4]
 8000ec0:	68db      	ldr	r3, [r3, #12]
 8000ec2:	2b10      	cmp	r3, #16
 8000ec4:	d105      	bne.n	8000ed2 <SetMotorSpeed+0x318>
 8000ec6:	687b      	ldr	r3, [r7, #4]
 8000ec8:	689b      	ldr	r3, [r3, #8]
 8000eca:	681a      	ldr	r2, [r3, #0]
 8000ecc:	2300      	movs	r3, #0
 8000ece:	6593      	str	r3, [r2, #88]	@ 0x58
		break;
 8000ed0:	e004      	b.n	8000edc <SetMotorSpeed+0x322>
		__HAL_TIM_SetCompare(m->motorFront, m->axisTimer, 0);
 8000ed2:	687b      	ldr	r3, [r7, #4]
 8000ed4:	689b      	ldr	r3, [r3, #8]
 8000ed6:	681a      	ldr	r2, [r3, #0]
 8000ed8:	2300      	movs	r3, #0
 8000eda:	65d3      	str	r3, [r2, #92]	@ 0x5c
		break;
 8000edc:	bf00      	nop
}
 8000ede:	bf00      	nop
 8000ee0:	370c      	adds	r7, #12
 8000ee2:	46bd      	mov	sp, r7
 8000ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ee8:	4770      	bx	lr
	...

08000eec <Init_MotorSystem>:

void Init_MotorSystem()
{
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b082      	sub	sp, #8
 8000ef0:	af02      	add	r7, sp, #8
	Init_Motor(&motorA, &htim8, TIM_CHANNEL_1, &htim2, &htim5);
 8000ef2:	4b16      	ldr	r3, [pc, #88]	@ (8000f4c <Init_MotorSystem+0x60>)
 8000ef4:	9300      	str	r3, [sp, #0]
 8000ef6:	4b16      	ldr	r3, [pc, #88]	@ (8000f50 <Init_MotorSystem+0x64>)
 8000ef8:	2200      	movs	r2, #0
 8000efa:	4916      	ldr	r1, [pc, #88]	@ (8000f54 <Init_MotorSystem+0x68>)
 8000efc:	4816      	ldr	r0, [pc, #88]	@ (8000f58 <Init_MotorSystem+0x6c>)
 8000efe:	f7ff fd38 	bl	8000972 <Init_Motor>
	Init_Motor(&motorB, &htim3, TIM_CHANNEL_4, &htim2, &htim5);
 8000f02:	4b12      	ldr	r3, [pc, #72]	@ (8000f4c <Init_MotorSystem+0x60>)
 8000f04:	9300      	str	r3, [sp, #0]
 8000f06:	4b12      	ldr	r3, [pc, #72]	@ (8000f50 <Init_MotorSystem+0x64>)
 8000f08:	220c      	movs	r2, #12
 8000f0a:	4914      	ldr	r1, [pc, #80]	@ (8000f5c <Init_MotorSystem+0x70>)
 8000f0c:	4814      	ldr	r0, [pc, #80]	@ (8000f60 <Init_MotorSystem+0x74>)
 8000f0e:	f7ff fd30 	bl	8000972 <Init_Motor>
	//Init_Motor(&motorB, &htim4, TIM_CHANNEL_1, &htim2, &htim5);

	pid_init(&(motorA.pid_controller), MOTOR_Kp, MOTOR_Ki, MOTOR_Kd, MOTOR_ANTI_WINDUP);
 8000f12:	2101      	movs	r1, #1
 8000f14:	ed9f 1a13 	vldr	s2, [pc, #76]	@ 8000f64 <Init_MotorSystem+0x78>
 8000f18:	eddf 0a12 	vldr	s1, [pc, #72]	@ 8000f64 <Init_MotorSystem+0x78>
 8000f1c:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8000f20:	4811      	ldr	r0, [pc, #68]	@ (8000f68 <Init_MotorSystem+0x7c>)
 8000f22:	f7ff fc77 	bl	8000814 <pid_init>
	pid_init(&(motorB.pid_controller), MOTOR_Kp, MOTOR_Ki, MOTOR_Kd, MOTOR_ANTI_WINDUP);
 8000f26:	2101      	movs	r1, #1
 8000f28:	ed9f 1a0e 	vldr	s2, [pc, #56]	@ 8000f64 <Init_MotorSystem+0x78>
 8000f2c:	eddf 0a0d 	vldr	s1, [pc, #52]	@ 8000f64 <Init_MotorSystem+0x78>
 8000f30:	eeb0 0a08 	vmov.f32	s0, #8	@ 0x40400000  3.0
 8000f34:	480d      	ldr	r0, [pc, #52]	@ (8000f6c <Init_MotorSystem+0x80>)
 8000f36:	f7ff fc6d 	bl	8000814 <pid_init>

	MotorABS(&motorA);
 8000f3a:	4807      	ldr	r0, [pc, #28]	@ (8000f58 <Init_MotorSystem+0x6c>)
 8000f3c:	f7ff fdc4 	bl	8000ac8 <MotorABS>
	MotorABS(&motorB);
 8000f40:	4807      	ldr	r0, [pc, #28]	@ (8000f60 <Init_MotorSystem+0x74>)
 8000f42:	f7ff fdc1 	bl	8000ac8 <MotorABS>
	//SetMotorSpeed(&motorB, 0);
}
 8000f46:	bf00      	nop
 8000f48:	46bd      	mov	sp, r7
 8000f4a:	bd80      	pop	{r7, pc}
 8000f4c:	20000278 	.word	0x20000278
 8000f50:	20000194 	.word	0x20000194
 8000f54:	20000310 	.word	0x20000310
 8000f58:	200000c8 	.word	0x200000c8
 8000f5c:	200001e0 	.word	0x200001e0
 8000f60:	20000104 	.word	0x20000104
 8000f64:	3d4ccccd 	.word	0x3d4ccccd
 8000f68:	200000ec 	.word	0x200000ec
 8000f6c:	20000128 	.word	0x20000128

08000f70 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000f70:	b580      	push	{r7, lr}
 8000f72:	b082      	sub	sp, #8
 8000f74:	af00      	add	r7, sp, #0
 8000f76:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM6)
 8000f78:	687b      	ldr	r3, [r7, #4]
 8000f7a:	681b      	ldr	r3, [r3, #0]
 8000f7c:	4a06      	ldr	r2, [pc, #24]	@ (8000f98 <HAL_TIM_PeriodElapsedCallback+0x28>)
 8000f7e:	4293      	cmp	r3, r2
 8000f80:	d105      	bne.n	8000f8e <HAL_TIM_PeriodElapsedCallback+0x1e>
	{
		motor_calculate_speed(&motorA);
 8000f82:	4806      	ldr	r0, [pc, #24]	@ (8000f9c <HAL_TIM_PeriodElapsedCallback+0x2c>)
 8000f84:	f7ff fd1e 	bl	80009c4 <motor_calculate_speed>
		motor_calculate_speed(&motorB);
 8000f88:	4805      	ldr	r0, [pc, #20]	@ (8000fa0 <HAL_TIM_PeriodElapsedCallback+0x30>)
 8000f8a:	f7ff fd1b 	bl	80009c4 <motor_calculate_speed>
	}
}
 8000f8e:	bf00      	nop
 8000f90:	3708      	adds	r7, #8
 8000f92:	46bd      	mov	sp, r7
 8000f94:	bd80      	pop	{r7, pc}
 8000f96:	bf00      	nop
 8000f98:	40001000 	.word	0x40001000
 8000f9c:	200000c8 	.word	0x200000c8
 8000fa0:	20000104 	.word	0x20000104

08000fa4 <Set_PWM_Frequency>:


/*=================================*/

void Set_PWM_Frequency(uint32_t frequency) {
 8000fa4:	b580      	push	{r7, lr}
 8000fa6:	b086      	sub	sp, #24
 8000fa8:	af00      	add	r7, sp, #0
 8000faa:	6078      	str	r0, [r7, #4]
    if (frequency == 0) {
 8000fac:	687b      	ldr	r3, [r7, #4]
 8000fae:	2b00      	cmp	r3, #0
 8000fb0:	d104      	bne.n	8000fbc <Set_PWM_Frequency+0x18>
        HAL_TIM_PWM_Stop(&htim12, TIM_CHANNEL_2);
 8000fb2:	2104      	movs	r1, #4
 8000fb4:	4812      	ldr	r0, [pc, #72]	@ (8001000 <Set_PWM_Frequency+0x5c>)
 8000fb6:	f003 ffef 	bl	8004f98 <HAL_TIM_PWM_Stop>
        return;
 8000fba:	e01e      	b.n	8000ffa <Set_PWM_Frequency+0x56>
    }

    uint32_t timer_clock = 96000000;
 8000fbc:	4b11      	ldr	r3, [pc, #68]	@ (8001004 <Set_PWM_Frequency+0x60>)
 8000fbe:	617b      	str	r3, [r7, #20]
    uint32_t prescaler = htim12.Init.Prescaler + 1;
 8000fc0:	4b0f      	ldr	r3, [pc, #60]	@ (8001000 <Set_PWM_Frequency+0x5c>)
 8000fc2:	685b      	ldr	r3, [r3, #4]
 8000fc4:	3301      	adds	r3, #1
 8000fc6:	613b      	str	r3, [r7, #16]
    uint32_t period = (timer_clock / (prescaler * frequency)) - 1;
 8000fc8:	693b      	ldr	r3, [r7, #16]
 8000fca:	687a      	ldr	r2, [r7, #4]
 8000fcc:	fb02 f303 	mul.w	r3, r2, r3
 8000fd0:	697a      	ldr	r2, [r7, #20]
 8000fd2:	fbb2 f3f3 	udiv	r3, r2, r3
 8000fd6:	3b01      	subs	r3, #1
 8000fd8:	60fb      	str	r3, [r7, #12]

    __HAL_TIM_SET_AUTORELOAD(&htim12, period);
 8000fda:	4b09      	ldr	r3, [pc, #36]	@ (8001000 <Set_PWM_Frequency+0x5c>)
 8000fdc:	681b      	ldr	r3, [r3, #0]
 8000fde:	68fa      	ldr	r2, [r7, #12]
 8000fe0:	62da      	str	r2, [r3, #44]	@ 0x2c
 8000fe2:	4a07      	ldr	r2, [pc, #28]	@ (8001000 <Set_PWM_Frequency+0x5c>)
 8000fe4:	68fb      	ldr	r3, [r7, #12]
 8000fe6:	60d3      	str	r3, [r2, #12]
    __HAL_TIM_SET_COMPARE(&htim12, TIM_CHANNEL_2, period / 2);
 8000fe8:	4b05      	ldr	r3, [pc, #20]	@ (8001000 <Set_PWM_Frequency+0x5c>)
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	68fa      	ldr	r2, [r7, #12]
 8000fee:	0852      	lsrs	r2, r2, #1
 8000ff0:	639a      	str	r2, [r3, #56]	@ 0x38
    HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 8000ff2:	2104      	movs	r1, #4
 8000ff4:	4802      	ldr	r0, [pc, #8]	@ (8001000 <Set_PWM_Frequency+0x5c>)
 8000ff6:	f003 fed5 	bl	8004da4 <HAL_TIM_PWM_Start>
}
 8000ffa:	3718      	adds	r7, #24
 8000ffc:	46bd      	mov	sp, r7
 8000ffe:	bd80      	pop	{r7, pc}
 8001000:	200003a8 	.word	0x200003a8
 8001004:	05b8d800 	.word	0x05b8d800

08001008 <ProcessCommand>:

int hornOn = 0;
int engineOn = 0;

void ProcessCommand(uint8_t* cmd) {
 8001008:	b580      	push	{r7, lr}
 800100a:	b084      	sub	sp, #16
 800100c:	af00      	add	r7, sp, #0
 800100e:	6078      	str	r0, [r7, #4]

			if (strcmp((char*)cmd, "INIT") == 0) {
 8001010:	49bc      	ldr	r1, [pc, #752]	@ (8001304 <ProcessCommand+0x2fc>)
 8001012:	6878      	ldr	r0, [r7, #4]
 8001014:	f7ff f914 	bl	8000240 <strcmp>
 8001018:	4603      	mov	r3, r0
 800101a:	2b00      	cmp	r3, #0
 800101c:	d10d      	bne.n	800103a <ProcessCommand+0x32>
				HAL_GPIO_TogglePin(LD1_GPIO_Port, LD1_Pin);
 800101e:	2101      	movs	r1, #1
 8001020:	48b9      	ldr	r0, [pc, #740]	@ (8001308 <ProcessCommand+0x300>)
 8001022:	f002 fab8 	bl	8003596 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 8001026:	2180      	movs	r1, #128	@ 0x80
 8001028:	48b7      	ldr	r0, [pc, #732]	@ (8001308 <ProcessCommand+0x300>)
 800102a:	f002 fab4 	bl	8003596 <HAL_GPIO_TogglePin>
				HAL_GPIO_TogglePin(LD3_GPIO_Port, LD3_Pin);
 800102e:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001032:	48b5      	ldr	r0, [pc, #724]	@ (8001308 <ProcessCommand+0x300>)
 8001034:	f002 faaf 	bl	8003596 <HAL_GPIO_TogglePin>
	    }

	    else {
	        HAL_UART_Transmit(&huart3, (uint8_t *)"Unknown command\r\n", 17, HAL_MAX_DELAY);
	    }
}
 8001038:	e1da      	b.n	80013f0 <ProcessCommand+0x3e8>
			else if (strcmp((char*)cmd, "CMD0") == 0) {
 800103a:	49b4      	ldr	r1, [pc, #720]	@ (800130c <ProcessCommand+0x304>)
 800103c:	6878      	ldr	r0, [r7, #4]
 800103e:	f7ff f8ff 	bl	8000240 <strcmp>
 8001042:	4603      	mov	r3, r0
 8001044:	2b00      	cmp	r3, #0
 8001046:	d163      	bne.n	8001110 <ProcessCommand+0x108>
				if (!engineOn) {
 8001048:	4bb1      	ldr	r3, [pc, #708]	@ (8001310 <ProcessCommand+0x308>)
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	2b00      	cmp	r3, #0
 800104e:	d12a      	bne.n	80010a6 <ProcessCommand+0x9e>
					HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 8001050:	213c      	movs	r1, #60	@ 0x3c
 8001052:	48b0      	ldr	r0, [pc, #704]	@ (8001314 <ProcessCommand+0x30c>)
 8001054:	f004 f8c6 	bl	80051e4 <HAL_TIM_Encoder_Start>
					HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 8001058:	213c      	movs	r1, #60	@ 0x3c
 800105a:	48af      	ldr	r0, [pc, #700]	@ (8001318 <ProcessCommand+0x310>)
 800105c:	f004 f8c2 	bl	80051e4 <HAL_TIM_Encoder_Start>
					HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 8001060:	213c      	movs	r1, #60	@ 0x3c
 8001062:	48ae      	ldr	r0, [pc, #696]	@ (800131c <ProcessCommand+0x314>)
 8001064:	f004 f8be 	bl	80051e4 <HAL_TIM_Encoder_Start>
					HAL_TIM_Encoder_Start(&htim8, TIM_CHANNEL_ALL);
 8001068:	213c      	movs	r1, #60	@ 0x3c
 800106a:	48ad      	ldr	r0, [pc, #692]	@ (8001320 <ProcessCommand+0x318>)
 800106c:	f004 f8ba 	bl	80051e4 <HAL_TIM_Encoder_Start>
					HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8001070:	2100      	movs	r1, #0
 8001072:	48ac      	ldr	r0, [pc, #688]	@ (8001324 <ProcessCommand+0x31c>)
 8001074:	f003 fe96 	bl	8004da4 <HAL_TIM_PWM_Start>
					HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);
 8001078:	210c      	movs	r1, #12
 800107a:	48aa      	ldr	r0, [pc, #680]	@ (8001324 <ProcessCommand+0x31c>)
 800107c:	f003 fe92 	bl	8004da4 <HAL_TIM_PWM_Start>
					HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_1);
 8001080:	2100      	movs	r1, #0
 8001082:	48a9      	ldr	r0, [pc, #676]	@ (8001328 <ProcessCommand+0x320>)
 8001084:	f003 fe8e 	bl	8004da4 <HAL_TIM_PWM_Start>
					HAL_TIM_PWM_Start(&htim5, TIM_CHANNEL_4);
 8001088:	210c      	movs	r1, #12
 800108a:	48a7      	ldr	r0, [pc, #668]	@ (8001328 <ProcessCommand+0x320>)
 800108c:	f003 fe8a 	bl	8004da4 <HAL_TIM_PWM_Start>
					HAL_TIM_Base_Start_IT(&htim6);
 8001090:	48a6      	ldr	r0, [pc, #664]	@ (800132c <ProcessCommand+0x324>)
 8001092:	f003 fd89 	bl	8004ba8 <HAL_TIM_Base_Start_IT>
					HAL_TIM_PWM_Start(&htim12, TIM_CHANNEL_2);
 8001096:	2104      	movs	r1, #4
 8001098:	48a5      	ldr	r0, [pc, #660]	@ (8001330 <ProcessCommand+0x328>)
 800109a:	f003 fe83 	bl	8004da4 <HAL_TIM_PWM_Start>
					engineOn = 1;
 800109e:	4b9c      	ldr	r3, [pc, #624]	@ (8001310 <ProcessCommand+0x308>)
 80010a0:	2201      	movs	r2, #1
 80010a2:	601a      	str	r2, [r3, #0]
 80010a4:	e02c      	b.n	8001100 <ProcessCommand+0xf8>
				ResetMotor(&motorA);
 80010a6:	48a3      	ldr	r0, [pc, #652]	@ (8001334 <ProcessCommand+0x32c>)
 80010a8:	f7ff fcc2 	bl	8000a30 <ResetMotor>
				HAL_TIM_Encoder_Stop(&htim1, TIM_CHANNEL_ALL);
 80010ac:	213c      	movs	r1, #60	@ 0x3c
 80010ae:	4899      	ldr	r0, [pc, #612]	@ (8001314 <ProcessCommand+0x30c>)
 80010b0:	f004 f926 	bl	8005300 <HAL_TIM_Encoder_Stop>
				HAL_TIM_Encoder_Stop(&htim3, TIM_CHANNEL_ALL);
 80010b4:	213c      	movs	r1, #60	@ 0x3c
 80010b6:	4898      	ldr	r0, [pc, #608]	@ (8001318 <ProcessCommand+0x310>)
 80010b8:	f004 f922 	bl	8005300 <HAL_TIM_Encoder_Stop>
				HAL_TIM_Encoder_Stop(&htim4, TIM_CHANNEL_ALL);
 80010bc:	213c      	movs	r1, #60	@ 0x3c
 80010be:	4897      	ldr	r0, [pc, #604]	@ (800131c <ProcessCommand+0x314>)
 80010c0:	f004 f91e 	bl	8005300 <HAL_TIM_Encoder_Stop>
				HAL_TIM_Encoder_Stop(&htim8, TIM_CHANNEL_ALL);
 80010c4:	213c      	movs	r1, #60	@ 0x3c
 80010c6:	4896      	ldr	r0, [pc, #600]	@ (8001320 <ProcessCommand+0x318>)
 80010c8:	f004 f91a 	bl	8005300 <HAL_TIM_Encoder_Stop>
				HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_1);
 80010cc:	2100      	movs	r1, #0
 80010ce:	4895      	ldr	r0, [pc, #596]	@ (8001324 <ProcessCommand+0x31c>)
 80010d0:	f003 ff62 	bl	8004f98 <HAL_TIM_PWM_Stop>
				HAL_TIM_PWM_Stop(&htim2, TIM_CHANNEL_4);
 80010d4:	210c      	movs	r1, #12
 80010d6:	4893      	ldr	r0, [pc, #588]	@ (8001324 <ProcessCommand+0x31c>)
 80010d8:	f003 ff5e 	bl	8004f98 <HAL_TIM_PWM_Stop>
				HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_1);
 80010dc:	2100      	movs	r1, #0
 80010de:	4892      	ldr	r0, [pc, #584]	@ (8001328 <ProcessCommand+0x320>)
 80010e0:	f003 ff5a 	bl	8004f98 <HAL_TIM_PWM_Stop>
				HAL_TIM_PWM_Stop(&htim5, TIM_CHANNEL_4);
 80010e4:	210c      	movs	r1, #12
 80010e6:	4890      	ldr	r0, [pc, #576]	@ (8001328 <ProcessCommand+0x320>)
 80010e8:	f003 ff56 	bl	8004f98 <HAL_TIM_PWM_Stop>
				HAL_TIM_Base_Stop_IT(&htim6);
 80010ec:	488f      	ldr	r0, [pc, #572]	@ (800132c <ProcessCommand+0x324>)
 80010ee:	f003 fdd3 	bl	8004c98 <HAL_TIM_Base_Stop_IT>
				HAL_TIM_PWM_Stop(&htim12, TIM_CHANNEL_2);
 80010f2:	2104      	movs	r1, #4
 80010f4:	488e      	ldr	r0, [pc, #568]	@ (8001330 <ProcessCommand+0x328>)
 80010f6:	f003 ff4f 	bl	8004f98 <HAL_TIM_PWM_Stop>
				engineOn = 0;
 80010fa:	4b85      	ldr	r3, [pc, #532]	@ (8001310 <ProcessCommand+0x308>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, (uint8_t*)"ENGINE RUNNING\r\n", 16, HAL_MAX_DELAY);
 8001100:	f04f 33ff 	mov.w	r3, #4294967295
 8001104:	2210      	movs	r2, #16
 8001106:	498c      	ldr	r1, [pc, #560]	@ (8001338 <ProcessCommand+0x330>)
 8001108:	488c      	ldr	r0, [pc, #560]	@ (800133c <ProcessCommand+0x334>)
 800110a:	f005 f971 	bl	80063f0 <HAL_UART_Transmit>
}
 800110e:	e16f      	b.n	80013f0 <ProcessCommand+0x3e8>
		else if (strcmp((char*)cmd, "CMDA") == 0) {
 8001110:	498b      	ldr	r1, [pc, #556]	@ (8001340 <ProcessCommand+0x338>)
 8001112:	6878      	ldr	r0, [r7, #4]
 8001114:	f7ff f894 	bl	8000240 <strcmp>
 8001118:	4603      	mov	r3, r0
 800111a:	2b00      	cmp	r3, #0
 800111c:	d10b      	bne.n	8001136 <ProcessCommand+0x12e>
	        HAL_GPIO_TogglePin(LIGHTS_GPIO_Port, LIGHTS_Pin);
 800111e:	2101      	movs	r1, #1
 8001120:	4888      	ldr	r0, [pc, #544]	@ (8001344 <ProcessCommand+0x33c>)
 8001122:	f002 fa38 	bl	8003596 <HAL_GPIO_TogglePin>
			HAL_UART_Transmit(&huart3, (uint8_t*)"LIGHTS RUNNING\r\n", 16, HAL_MAX_DELAY);
 8001126:	f04f 33ff 	mov.w	r3, #4294967295
 800112a:	2210      	movs	r2, #16
 800112c:	4986      	ldr	r1, [pc, #536]	@ (8001348 <ProcessCommand+0x340>)
 800112e:	4883      	ldr	r0, [pc, #524]	@ (800133c <ProcessCommand+0x334>)
 8001130:	f005 f95e 	bl	80063f0 <HAL_UART_Transmit>
}
 8001134:	e15c      	b.n	80013f0 <ProcessCommand+0x3e8>
	    else if (strcmp((char*)cmd, "CMDB") == 0) {
 8001136:	4985      	ldr	r1, [pc, #532]	@ (800134c <ProcessCommand+0x344>)
 8001138:	6878      	ldr	r0, [r7, #4]
 800113a:	f7ff f881 	bl	8000240 <strcmp>
 800113e:	4603      	mov	r3, r0
 8001140:	2b00      	cmp	r3, #0
 8001142:	d119      	bne.n	8001178 <ProcessCommand+0x170>
	    	if (!hornOn) {
 8001144:	4b82      	ldr	r3, [pc, #520]	@ (8001350 <ProcessCommand+0x348>)
 8001146:	681b      	ldr	r3, [r3, #0]
 8001148:	2b00      	cmp	r3, #0
 800114a:	d107      	bne.n	800115c <ProcessCommand+0x154>
		    	Set_PWM_Frequency(1000);
 800114c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001150:	f7ff ff28 	bl	8000fa4 <Set_PWM_Frequency>
		    	hornOn = 1;
 8001154:	4b7e      	ldr	r3, [pc, #504]	@ (8001350 <ProcessCommand+0x348>)
 8001156:	2201      	movs	r2, #1
 8001158:	601a      	str	r2, [r3, #0]
 800115a:	e005      	b.n	8001168 <ProcessCommand+0x160>
	    		Set_PWM_Frequency(0);
 800115c:	2000      	movs	r0, #0
 800115e:	f7ff ff21 	bl	8000fa4 <Set_PWM_Frequency>
	    		hornOn = 0;
 8001162:	4b7b      	ldr	r3, [pc, #492]	@ (8001350 <ProcessCommand+0x348>)
 8001164:	2200      	movs	r2, #0
 8001166:	601a      	str	r2, [r3, #0]
			HAL_UART_Transmit(&huart3, (uint8_t*)"HORN RUNNING\r\n", 14, HAL_MAX_DELAY);
 8001168:	f04f 33ff 	mov.w	r3, #4294967295
 800116c:	220e      	movs	r2, #14
 800116e:	4979      	ldr	r1, [pc, #484]	@ (8001354 <ProcessCommand+0x34c>)
 8001170:	4872      	ldr	r0, [pc, #456]	@ (800133c <ProcessCommand+0x334>)
 8001172:	f005 f93d 	bl	80063f0 <HAL_UART_Transmit>
}
 8001176:	e13b      	b.n	80013f0 <ProcessCommand+0x3e8>
	    else if (strcmp((char*)cmd, "CMDC") == 0) {
 8001178:	4977      	ldr	r1, [pc, #476]	@ (8001358 <ProcessCommand+0x350>)
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f7ff f860 	bl	8000240 <strcmp>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d10d      	bne.n	80011a2 <ProcessCommand+0x19a>
	    	MotorABS(&motorA);
 8001186:	486b      	ldr	r0, [pc, #428]	@ (8001334 <ProcessCommand+0x32c>)
 8001188:	f7ff fc9e 	bl	8000ac8 <MotorABS>
	    	MotorABS(&motorB);
 800118c:	4873      	ldr	r0, [pc, #460]	@ (800135c <ProcessCommand+0x354>)
 800118e:	f7ff fc9b 	bl	8000ac8 <MotorABS>
			HAL_UART_Transmit(&huart3, (uint8_t*)"ABS!!!\r\n", 8, HAL_MAX_DELAY);
 8001192:	f04f 33ff 	mov.w	r3, #4294967295
 8001196:	2208      	movs	r2, #8
 8001198:	4971      	ldr	r1, [pc, #452]	@ (8001360 <ProcessCommand+0x358>)
 800119a:	4868      	ldr	r0, [pc, #416]	@ (800133c <ProcessCommand+0x334>)
 800119c:	f005 f928 	bl	80063f0 <HAL_UART_Transmit>
}
 80011a0:	e126      	b.n	80013f0 <ProcessCommand+0x3e8>
	    else if (strncmp((char*)cmd, "CMD", 3) == 0) {
 80011a2:	2203      	movs	r2, #3
 80011a4:	496f      	ldr	r1, [pc, #444]	@ (8001364 <ProcessCommand+0x35c>)
 80011a6:	6878      	ldr	r0, [r7, #4]
 80011a8:	f009 fdb8 	bl	800ad1c <strncmp>
 80011ac:	4603      	mov	r3, r0
 80011ae:	2b00      	cmp	r3, #0
 80011b0:	f040 8117 	bne.w	80013e2 <ProcessCommand+0x3da>
	        char* modeStr = (char*)cmd + 3;
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	3303      	adds	r3, #3
 80011b8:	60fb      	str	r3, [r7, #12]
	        int mode = atoi(modeStr);
 80011ba:	68f8      	ldr	r0, [r7, #12]
 80011bc:	f009 fd1e 	bl	800abfc <atoi>
 80011c0:	60b8      	str	r0, [r7, #8]
	        if (mode >= 1 && mode <= 9) {
 80011c2:	68bb      	ldr	r3, [r7, #8]
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	f340 8104 	ble.w	80013d2 <ProcessCommand+0x3ca>
 80011ca:	68bb      	ldr	r3, [r7, #8]
 80011cc:	2b09      	cmp	r3, #9
 80011ce:	f300 8100 	bgt.w	80013d2 <ProcessCommand+0x3ca>
	            switch (mode) {
 80011d2:	68bb      	ldr	r3, [r7, #8]
 80011d4:	3b01      	subs	r3, #1
 80011d6:	2b08      	cmp	r3, #8
 80011d8:	f200 80f8 	bhi.w	80013cc <ProcessCommand+0x3c4>
 80011dc:	a201      	add	r2, pc, #4	@ (adr r2, 80011e4 <ProcessCommand+0x1dc>)
 80011de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80011e2:	bf00      	nop
 80011e4:	08001209 	.word	0x08001209
 80011e8:	0800122d 	.word	0x0800122d
 80011ec:	08001251 	.word	0x08001251
 80011f0:	08001275 	.word	0x08001275
 80011f4:	08001299 	.word	0x08001299
 80011f8:	080012bd 	.word	0x080012bd
 80011fc:	080012e1 	.word	0x080012e1
 8001200:	08001385 	.word	0x08001385
 8001204:	080013a9 	.word	0x080013a9
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR0 selected\r\n", 18, HAL_MAX_DELAY);
 8001208:	f04f 33ff 	mov.w	r3, #4294967295
 800120c:	2212      	movs	r2, #18
 800120e:	4956      	ldr	r1, [pc, #344]	@ (8001368 <ProcessCommand+0x360>)
 8001210:	484a      	ldr	r0, [pc, #296]	@ (800133c <ProcessCommand+0x334>)
 8001212:	f005 f8ed 	bl	80063f0 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, DEFAULT, 0);
 8001216:	2200      	movs	r2, #0
 8001218:	2100      	movs	r1, #0
 800121a:	4846      	ldr	r0, [pc, #280]	@ (8001334 <ProcessCommand+0x32c>)
 800121c:	f7ff fc39 	bl	8000a92 <motor_set_speed>
	                    motor_set_speed(&motorB, DEFAULT, 0);
 8001220:	2200      	movs	r2, #0
 8001222:	2100      	movs	r1, #0
 8001224:	484d      	ldr	r0, [pc, #308]	@ (800135c <ProcessCommand+0x354>)
 8001226:	f7ff fc34 	bl	8000a92 <motor_set_speed>
	                    break;
 800122a:	e0d0      	b.n	80013ce <ProcessCommand+0x3c6>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR1 selected\r\n", 18, HAL_MAX_DELAY);
 800122c:	f04f 33ff 	mov.w	r3, #4294967295
 8001230:	2212      	movs	r2, #18
 8001232:	494e      	ldr	r1, [pc, #312]	@ (800136c <ProcessCommand+0x364>)
 8001234:	4841      	ldr	r0, [pc, #260]	@ (800133c <ProcessCommand+0x334>)
 8001236:	f005 f8db 	bl	80063f0 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, FRONT, 93);
 800123a:	225d      	movs	r2, #93	@ 0x5d
 800123c:	2101      	movs	r1, #1
 800123e:	483d      	ldr	r0, [pc, #244]	@ (8001334 <ProcessCommand+0x32c>)
 8001240:	f7ff fc27 	bl	8000a92 <motor_set_speed>
	                    motor_set_speed(&motorB, FRONT, 100);
 8001244:	2264      	movs	r2, #100	@ 0x64
 8001246:	2101      	movs	r1, #1
 8001248:	4844      	ldr	r0, [pc, #272]	@ (800135c <ProcessCommand+0x354>)
 800124a:	f7ff fc22 	bl	8000a92 <motor_set_speed>
	                    break;
 800124e:	e0be      	b.n	80013ce <ProcessCommand+0x3c6>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR2 selected\r\n", 18, HAL_MAX_DELAY);
 8001250:	f04f 33ff 	mov.w	r3, #4294967295
 8001254:	2212      	movs	r2, #18
 8001256:	4946      	ldr	r1, [pc, #280]	@ (8001370 <ProcessCommand+0x368>)
 8001258:	4838      	ldr	r0, [pc, #224]	@ (800133c <ProcessCommand+0x334>)
 800125a:	f005 f8c9 	bl	80063f0 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, FRONT, 50);
 800125e:	2232      	movs	r2, #50	@ 0x32
 8001260:	2101      	movs	r1, #1
 8001262:	4834      	ldr	r0, [pc, #208]	@ (8001334 <ProcessCommand+0x32c>)
 8001264:	f7ff fc15 	bl	8000a92 <motor_set_speed>
	                    motor_set_speed(&motorB, FRONT, 100);
 8001268:	2264      	movs	r2, #100	@ 0x64
 800126a:	2101      	movs	r1, #1
 800126c:	483b      	ldr	r0, [pc, #236]	@ (800135c <ProcessCommand+0x354>)
 800126e:	f7ff fc10 	bl	8000a92 <motor_set_speed>
	                    break;
 8001272:	e0ac      	b.n	80013ce <ProcessCommand+0x3c6>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR3 selected\r\n", 18, HAL_MAX_DELAY);
 8001274:	f04f 33ff 	mov.w	r3, #4294967295
 8001278:	2212      	movs	r2, #18
 800127a:	493e      	ldr	r1, [pc, #248]	@ (8001374 <ProcessCommand+0x36c>)
 800127c:	482f      	ldr	r0, [pc, #188]	@ (800133c <ProcessCommand+0x334>)
 800127e:	f005 f8b7 	bl	80063f0 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, BACK, 100);
 8001282:	2264      	movs	r2, #100	@ 0x64
 8001284:	2102      	movs	r1, #2
 8001286:	482b      	ldr	r0, [pc, #172]	@ (8001334 <ProcessCommand+0x32c>)
 8001288:	f7ff fc03 	bl	8000a92 <motor_set_speed>
	                    motor_set_speed(&motorB, FRONT, 100);
 800128c:	2264      	movs	r2, #100	@ 0x64
 800128e:	2101      	movs	r1, #1
 8001290:	4832      	ldr	r0, [pc, #200]	@ (800135c <ProcessCommand+0x354>)
 8001292:	f7ff fbfe 	bl	8000a92 <motor_set_speed>
	                    break;
 8001296:	e09a      	b.n	80013ce <ProcessCommand+0x3c6>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR4 selected\r\n", 18, HAL_MAX_DELAY);
 8001298:	f04f 33ff 	mov.w	r3, #4294967295
 800129c:	2212      	movs	r2, #18
 800129e:	4936      	ldr	r1, [pc, #216]	@ (8001378 <ProcessCommand+0x370>)
 80012a0:	4826      	ldr	r0, [pc, #152]	@ (800133c <ProcessCommand+0x334>)
 80012a2:	f005 f8a5 	bl	80063f0 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, BACK, 50);
 80012a6:	2232      	movs	r2, #50	@ 0x32
 80012a8:	2102      	movs	r1, #2
 80012aa:	4822      	ldr	r0, [pc, #136]	@ (8001334 <ProcessCommand+0x32c>)
 80012ac:	f7ff fbf1 	bl	8000a92 <motor_set_speed>
	                    motor_set_speed(&motorB, BACK, 100);
 80012b0:	2264      	movs	r2, #100	@ 0x64
 80012b2:	2102      	movs	r1, #2
 80012b4:	4829      	ldr	r0, [pc, #164]	@ (800135c <ProcessCommand+0x354>)
 80012b6:	f7ff fbec 	bl	8000a92 <motor_set_speed>
	                    break;
 80012ba:	e088      	b.n	80013ce <ProcessCommand+0x3c6>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR5 selected\r\n", 18, HAL_MAX_DELAY);
 80012bc:	f04f 33ff 	mov.w	r3, #4294967295
 80012c0:	2212      	movs	r2, #18
 80012c2:	492e      	ldr	r1, [pc, #184]	@ (800137c <ProcessCommand+0x374>)
 80012c4:	481d      	ldr	r0, [pc, #116]	@ (800133c <ProcessCommand+0x334>)
 80012c6:	f005 f893 	bl	80063f0 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, BACK, 100);
 80012ca:	2264      	movs	r2, #100	@ 0x64
 80012cc:	2102      	movs	r1, #2
 80012ce:	4819      	ldr	r0, [pc, #100]	@ (8001334 <ProcessCommand+0x32c>)
 80012d0:	f7ff fbdf 	bl	8000a92 <motor_set_speed>
	                    motor_set_speed(&motorB, BACK, 100);
 80012d4:	2264      	movs	r2, #100	@ 0x64
 80012d6:	2102      	movs	r1, #2
 80012d8:	4820      	ldr	r0, [pc, #128]	@ (800135c <ProcessCommand+0x354>)
 80012da:	f7ff fbda 	bl	8000a92 <motor_set_speed>
	                    break;
 80012de:	e076      	b.n	80013ce <ProcessCommand+0x3c6>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR6 selected\r\n", 18, HAL_MAX_DELAY);
 80012e0:	f04f 33ff 	mov.w	r3, #4294967295
 80012e4:	2212      	movs	r2, #18
 80012e6:	4926      	ldr	r1, [pc, #152]	@ (8001380 <ProcessCommand+0x378>)
 80012e8:	4814      	ldr	r0, [pc, #80]	@ (800133c <ProcessCommand+0x334>)
 80012ea:	f005 f881 	bl	80063f0 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, BACK, 100);
 80012ee:	2264      	movs	r2, #100	@ 0x64
 80012f0:	2102      	movs	r1, #2
 80012f2:	4810      	ldr	r0, [pc, #64]	@ (8001334 <ProcessCommand+0x32c>)
 80012f4:	f7ff fbcd 	bl	8000a92 <motor_set_speed>
	                    motor_set_speed(&motorB, BACK, 50);
 80012f8:	2232      	movs	r2, #50	@ 0x32
 80012fa:	2102      	movs	r1, #2
 80012fc:	4817      	ldr	r0, [pc, #92]	@ (800135c <ProcessCommand+0x354>)
 80012fe:	f7ff fbc8 	bl	8000a92 <motor_set_speed>
	                    break;
 8001302:	e064      	b.n	80013ce <ProcessCommand+0x3c6>
 8001304:	0800adf0 	.word	0x0800adf0
 8001308:	40020400 	.word	0x40020400
 800130c:	0800adf8 	.word	0x0800adf8
 8001310:	20000144 	.word	0x20000144
 8001314:	20000148 	.word	0x20000148
 8001318:	200001e0 	.word	0x200001e0
 800131c:	2000022c 	.word	0x2000022c
 8001320:	20000310 	.word	0x20000310
 8001324:	20000194 	.word	0x20000194
 8001328:	20000278 	.word	0x20000278
 800132c:	200002c4 	.word	0x200002c4
 8001330:	200003a8 	.word	0x200003a8
 8001334:	200000c8 	.word	0x200000c8
 8001338:	0800ae00 	.word	0x0800ae00
 800133c:	2000047c 	.word	0x2000047c
 8001340:	0800ae14 	.word	0x0800ae14
 8001344:	40021800 	.word	0x40021800
 8001348:	0800ae1c 	.word	0x0800ae1c
 800134c:	0800ae30 	.word	0x0800ae30
 8001350:	20000140 	.word	0x20000140
 8001354:	0800ae38 	.word	0x0800ae38
 8001358:	0800ae48 	.word	0x0800ae48
 800135c:	20000104 	.word	0x20000104
 8001360:	0800ae50 	.word	0x0800ae50
 8001364:	0800ae5c 	.word	0x0800ae5c
 8001368:	0800ae60 	.word	0x0800ae60
 800136c:	0800ae74 	.word	0x0800ae74
 8001370:	0800ae88 	.word	0x0800ae88
 8001374:	0800ae9c 	.word	0x0800ae9c
 8001378:	0800aeb0 	.word	0x0800aeb0
 800137c:	0800aec4 	.word	0x0800aec4
 8001380:	0800aed8 	.word	0x0800aed8
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR7 selected\r\n", 18, HAL_MAX_DELAY);
 8001384:	f04f 33ff 	mov.w	r3, #4294967295
 8001388:	2212      	movs	r2, #18
 800138a:	491b      	ldr	r1, [pc, #108]	@ (80013f8 <ProcessCommand+0x3f0>)
 800138c:	481b      	ldr	r0, [pc, #108]	@ (80013fc <ProcessCommand+0x3f4>)
 800138e:	f005 f82f 	bl	80063f0 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, FRONT, 100);
 8001392:	2264      	movs	r2, #100	@ 0x64
 8001394:	2101      	movs	r1, #1
 8001396:	481a      	ldr	r0, [pc, #104]	@ (8001400 <ProcessCommand+0x3f8>)
 8001398:	f7ff fb7b 	bl	8000a92 <motor_set_speed>
	                    motor_set_speed(&motorB, BACK, 100);
 800139c:	2264      	movs	r2, #100	@ 0x64
 800139e:	2102      	movs	r1, #2
 80013a0:	4818      	ldr	r0, [pc, #96]	@ (8001404 <ProcessCommand+0x3fc>)
 80013a2:	f7ff fb76 	bl	8000a92 <motor_set_speed>
	                    break;
 80013a6:	e012      	b.n	80013ce <ProcessCommand+0x3c6>
	                    HAL_UART_Transmit(&huart3, (uint8_t *)"MOTOR8 selected\r\n", 18, HAL_MAX_DELAY);
 80013a8:	f04f 33ff 	mov.w	r3, #4294967295
 80013ac:	2212      	movs	r2, #18
 80013ae:	4916      	ldr	r1, [pc, #88]	@ (8001408 <ProcessCommand+0x400>)
 80013b0:	4812      	ldr	r0, [pc, #72]	@ (80013fc <ProcessCommand+0x3f4>)
 80013b2:	f005 f81d 	bl	80063f0 <HAL_UART_Transmit>
	                    motor_set_speed(&motorA, FRONT, 100);
 80013b6:	2264      	movs	r2, #100	@ 0x64
 80013b8:	2101      	movs	r1, #1
 80013ba:	4811      	ldr	r0, [pc, #68]	@ (8001400 <ProcessCommand+0x3f8>)
 80013bc:	f7ff fb69 	bl	8000a92 <motor_set_speed>
	                    motor_set_speed(&motorB, FRONT, 50);
 80013c0:	2232      	movs	r2, #50	@ 0x32
 80013c2:	2101      	movs	r1, #1
 80013c4:	480f      	ldr	r0, [pc, #60]	@ (8001404 <ProcessCommand+0x3fc>)
 80013c6:	f7ff fb64 	bl	8000a92 <motor_set_speed>
	                    break;
 80013ca:	e000      	b.n	80013ce <ProcessCommand+0x3c6>
	                    break;
 80013cc:	bf00      	nop
	            switch (mode) {
 80013ce:	bf00      	nop
}
 80013d0:	e00e      	b.n	80013f0 <ProcessCommand+0x3e8>
	            HAL_UART_Transmit(&huart3, (uint8_t *)"Invalid MOTOR mode\r\n", 21, HAL_MAX_DELAY);
 80013d2:	f04f 33ff 	mov.w	r3, #4294967295
 80013d6:	2215      	movs	r2, #21
 80013d8:	490c      	ldr	r1, [pc, #48]	@ (800140c <ProcessCommand+0x404>)
 80013da:	4808      	ldr	r0, [pc, #32]	@ (80013fc <ProcessCommand+0x3f4>)
 80013dc:	f005 f808 	bl	80063f0 <HAL_UART_Transmit>
}
 80013e0:	e006      	b.n	80013f0 <ProcessCommand+0x3e8>
	        HAL_UART_Transmit(&huart3, (uint8_t *)"Unknown command\r\n", 17, HAL_MAX_DELAY);
 80013e2:	f04f 33ff 	mov.w	r3, #4294967295
 80013e6:	2211      	movs	r2, #17
 80013e8:	4909      	ldr	r1, [pc, #36]	@ (8001410 <ProcessCommand+0x408>)
 80013ea:	4804      	ldr	r0, [pc, #16]	@ (80013fc <ProcessCommand+0x3f4>)
 80013ec:	f005 f800 	bl	80063f0 <HAL_UART_Transmit>
}
 80013f0:	bf00      	nop
 80013f2:	3710      	adds	r7, #16
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	0800aeec 	.word	0x0800aeec
 80013fc:	2000047c 	.word	0x2000047c
 8001400:	200000c8 	.word	0x200000c8
 8001404:	20000104 	.word	0x20000104
 8001408:	0800af00 	.word	0x0800af00
 800140c:	0800af14 	.word	0x0800af14
 8001410:	0800af2c 	.word	0x0800af2c

08001414 <ProcessHeartBeat>:
	Value2 = __HAL_TIM_GET_COUNTER(&htim9);

	Distance = (Value2 - Value1) * 0.034 / 2;
}

void ProcessHeartBeat(void* argument) {
 8001414:	b580      	push	{r7, lr}
 8001416:	b084      	sub	sp, #16
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
    for (;;) {

    	if (!engineOn)
 800141c:	4b10      	ldr	r3, [pc, #64]	@ (8001460 <ProcessHeartBeat+0x4c>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	2b00      	cmp	r3, #0
 8001422:	d01b      	beq.n	800145c <ProcessHeartBeat+0x48>
    		continue;

    	int16_t data[4] = {motorA.measured_speed, motorB.measured_speed, motorA.set_speed, motorB.set_speed};
 8001424:	4b0f      	ldr	r3, [pc, #60]	@ (8001464 <ProcessHeartBeat+0x50>)
 8001426:	699b      	ldr	r3, [r3, #24]
 8001428:	b21b      	sxth	r3, r3
 800142a:	813b      	strh	r3, [r7, #8]
 800142c:	4b0e      	ldr	r3, [pc, #56]	@ (8001468 <ProcessHeartBeat+0x54>)
 800142e:	699b      	ldr	r3, [r3, #24]
 8001430:	b21b      	sxth	r3, r3
 8001432:	817b      	strh	r3, [r7, #10]
 8001434:	4b0b      	ldr	r3, [pc, #44]	@ (8001464 <ProcessHeartBeat+0x50>)
 8001436:	69db      	ldr	r3, [r3, #28]
 8001438:	b21b      	sxth	r3, r3
 800143a:	81bb      	strh	r3, [r7, #12]
 800143c:	4b0a      	ldr	r3, [pc, #40]	@ (8001468 <ProcessHeartBeat+0x54>)
 800143e:	69db      	ldr	r3, [r3, #28]
 8001440:	b21b      	sxth	r3, r3
 8001442:	81fb      	strh	r3, [r7, #14]
    	HAL_UART_Transmit(&huart2, (uint8_t*)data, sizeof(data), HAL_MAX_DELAY);
 8001444:	f107 0108 	add.w	r1, r7, #8
 8001448:	f04f 33ff 	mov.w	r3, #4294967295
 800144c:	2208      	movs	r2, #8
 800144e:	4807      	ldr	r0, [pc, #28]	@ (800146c <ProcessHeartBeat+0x58>)
 8001450:	f004 ffce 	bl	80063f0 <HAL_UART_Transmit>

    	//DistanceDetector();
        osDelay(100);
 8001454:	2064      	movs	r0, #100	@ 0x64
 8001456:	f006 fedf 	bl	8008218 <osDelay>
 800145a:	e7df      	b.n	800141c <ProcessHeartBeat+0x8>
    		continue;
 800145c:	bf00      	nop
    for (;;) {
 800145e:	e7dd      	b.n	800141c <ProcessHeartBeat+0x8>
 8001460:	20000144 	.word	0x20000144
 8001464:	200000c8 	.word	0x200000c8
 8001468:	20000104 	.word	0x20000104
 800146c:	200003f4 	.word	0x200003f4

08001470 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001470:	b580      	push	{r7, lr}
 8001472:	b082      	sub	sp, #8
 8001474:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001476:	f001 f9ba 	bl	80027ee <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800147a:	f000 f841 	bl	8001500 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800147e:	f7ff f8a1 	bl	80005c4 <MX_GPIO_Init>
  MX_DMA_Init();
 8001482:	f7ff f867 	bl	8000554 <MX_DMA_Init>
  MX_USART3_UART_Init();
 8001486:	f000 ff99 	bl	80023bc <MX_USART3_UART_Init>
  MX_USB_OTG_FS_PCD_Init();
 800148a:	f001 f8df 	bl	800264c <MX_USB_OTG_FS_PCD_Init>
  MX_USART2_UART_Init();
 800148e:	f000 ff65 	bl	800235c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001492:	f000 f9fb 	bl	800188c <MX_TIM1_Init>
  MX_TIM3_Init();
 8001496:	f000 fab7 	bl	8001a08 <MX_TIM3_Init>
  MX_TIM4_Init();
 800149a:	f000 fb0b 	bl	8001ab4 <MX_TIM4_Init>
  MX_TIM8_Init();
 800149e:	f000 fbfd 	bl	8001c9c <MX_TIM8_Init>
  MX_TIM2_Init();
 80014a2:	f000 fa4d 	bl	8001940 <MX_TIM2_Init>
  MX_TIM6_Init();
 80014a6:	f000 fbc1 	bl	8001c2c <MX_TIM6_Init>
  MX_TIM5_Init();
 80014aa:	f000 fb59 	bl	8001b60 <MX_TIM5_Init>
  MX_TIM12_Init();
 80014ae:	f000 fc89 	bl	8001dc4 <MX_TIM12_Init>
  MX_TIM9_Init();
 80014b2:	f000 fc4d 	bl	8001d50 <MX_TIM9_Init>
  /* USER CODE BEGIN 2 */

  const char *readyMsg = "STM32 ready to receive data from HC05...\r\n";
 80014b6:	4b0e      	ldr	r3, [pc, #56]	@ (80014f0 <main+0x80>)
 80014b8:	607b      	str	r3, [r7, #4]
  HAL_UART_Transmit(&huart3, (uint8_t *)readyMsg, strlen(readyMsg), HAL_MAX_DELAY);
 80014ba:	6878      	ldr	r0, [r7, #4]
 80014bc:	f7fe feca 	bl	8000254 <strlen>
 80014c0:	4603      	mov	r3, r0
 80014c2:	b29a      	uxth	r2, r3
 80014c4:	f04f 33ff 	mov.w	r3, #4294967295
 80014c8:	6879      	ldr	r1, [r7, #4]
 80014ca:	480a      	ldr	r0, [pc, #40]	@ (80014f4 <main+0x84>)
 80014cc:	f004 ff90 	bl	80063f0 <HAL_UART_Transmit>
  HAL_UART_Receive_IT(&huart2, &rxData, 1);
 80014d0:	2201      	movs	r2, #1
 80014d2:	4909      	ldr	r1, [pc, #36]	@ (80014f8 <main+0x88>)
 80014d4:	4809      	ldr	r0, [pc, #36]	@ (80014fc <main+0x8c>)
 80014d6:	f005 f814 	bl	8006502 <HAL_UART_Receive_IT>

  Init_MotorSystem();
 80014da:	f7ff fd07 	bl	8000eec <Init_MotorSystem>
  //Set_PWM_Frequency(1000); // BUZZER

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 80014de:	f006 fd8b 	bl	8007ff8 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 80014e2:	f7ff f85d 	bl	80005a0 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80014e6:	f006 fdbb 	bl	8008060 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80014ea:	bf00      	nop
 80014ec:	e7fd      	b.n	80014ea <main+0x7a>
 80014ee:	bf00      	nop
 80014f0:	0800af40 	.word	0x0800af40
 80014f4:	2000047c 	.word	0x2000047c
 80014f8:	20000080 	.word	0x20000080
 80014fc:	200003f4 	.word	0x200003f4

08001500 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001500:	b580      	push	{r7, lr}
 8001502:	b094      	sub	sp, #80	@ 0x50
 8001504:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001506:	f107 031c 	add.w	r3, r7, #28
 800150a:	2234      	movs	r2, #52	@ 0x34
 800150c:	2100      	movs	r1, #0
 800150e:	4618      	mov	r0, r3
 8001510:	f009 fbfc 	bl	800ad0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001514:	f107 0308 	add.w	r3, r7, #8
 8001518:	2200      	movs	r2, #0
 800151a:	601a      	str	r2, [r3, #0]
 800151c:	605a      	str	r2, [r3, #4]
 800151e:	609a      	str	r2, [r3, #8]
 8001520:	60da      	str	r2, [r3, #12]
 8001522:	611a      	str	r2, [r3, #16]

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8001524:	f002 f98c 	bl	8003840 <HAL_PWR_EnableBkUpAccess>

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001528:	4b2c      	ldr	r3, [pc, #176]	@ (80015dc <SystemClock_Config+0xdc>)
 800152a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800152c:	4a2b      	ldr	r2, [pc, #172]	@ (80015dc <SystemClock_Config+0xdc>)
 800152e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001532:	6413      	str	r3, [r2, #64]	@ 0x40
 8001534:	4b29      	ldr	r3, [pc, #164]	@ (80015dc <SystemClock_Config+0xdc>)
 8001536:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001538:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800153c:	607b      	str	r3, [r7, #4]
 800153e:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 8001540:	4b27      	ldr	r3, [pc, #156]	@ (80015e0 <SystemClock_Config+0xe0>)
 8001542:	681b      	ldr	r3, [r3, #0]
 8001544:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001548:	4a25      	ldr	r2, [pc, #148]	@ (80015e0 <SystemClock_Config+0xe0>)
 800154a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800154e:	6013      	str	r3, [r2, #0]
 8001550:	4b23      	ldr	r3, [pc, #140]	@ (80015e0 <SystemClock_Config+0xe0>)
 8001552:	681b      	ldr	r3, [r3, #0]
 8001554:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001558:	603b      	str	r3, [r7, #0]
 800155a:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800155c:	2301      	movs	r3, #1
 800155e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_BYPASS;
 8001560:	f44f 23a0 	mov.w	r3, #327680	@ 0x50000
 8001564:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001566:	2302      	movs	r3, #2
 8001568:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800156a:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 800156e:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001570:	2304      	movs	r3, #4
 8001572:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 96;
 8001574:	2360      	movs	r3, #96	@ 0x60
 8001576:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001578:	2302      	movs	r3, #2
 800157a:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800157c:	2304      	movs	r3, #4
 800157e:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8001580:	2302      	movs	r3, #2
 8001582:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001584:	f107 031c 	add.w	r3, r7, #28
 8001588:	4618      	mov	r0, r3
 800158a:	f002 f9b9 	bl	8003900 <HAL_RCC_OscConfig>
 800158e:	4603      	mov	r3, r0
 8001590:	2b00      	cmp	r3, #0
 8001592:	d001      	beq.n	8001598 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8001594:	f000 f860 	bl	8001658 <Error_Handler>
  }

  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8001598:	f002 f962 	bl	8003860 <HAL_PWREx_EnableOverDrive>
 800159c:	4603      	mov	r3, r0
 800159e:	2b00      	cmp	r3, #0
 80015a0:	d001      	beq.n	80015a6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 80015a2:	f000 f859 	bl	8001658 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015a6:	230f      	movs	r3, #15
 80015a8:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80015aa:	2302      	movs	r3, #2
 80015ac:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015ae:	2300      	movs	r3, #0
 80015b0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80015b2:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015b6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015b8:	2300      	movs	r3, #0
 80015ba:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80015bc:	f107 0308 	add.w	r3, r7, #8
 80015c0:	2103      	movs	r1, #3
 80015c2:	4618      	mov	r0, r3
 80015c4:	f002 fc4a 	bl	8003e5c <HAL_RCC_ClockConfig>
 80015c8:	4603      	mov	r3, r0
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d001      	beq.n	80015d2 <SystemClock_Config+0xd2>
  {
    Error_Handler();
 80015ce:	f000 f843 	bl	8001658 <Error_Handler>
  }
}
 80015d2:	bf00      	nop
 80015d4:	3750      	adds	r7, #80	@ 0x50
 80015d6:	46bd      	mov	sp, r7
 80015d8:	bd80      	pop	{r7, pc}
 80015da:	bf00      	nop
 80015dc:	40023800 	.word	0x40023800
 80015e0:	40007000 	.word	0x40007000

080015e4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 80015e4:	b580      	push	{r7, lr}
 80015e6:	b082      	sub	sp, #8
 80015e8:	af00      	add	r7, sp, #0
 80015ea:	6078      	str	r0, [r7, #4]
	if (huart->Instance==USART2) {
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	681b      	ldr	r3, [r3, #0]
 80015f0:	4a13      	ldr	r2, [pc, #76]	@ (8001640 <HAL_UART_RxCpltCallback+0x5c>)
 80015f2:	4293      	cmp	r3, r2
 80015f4:	d120      	bne.n	8001638 <HAL_UART_RxCpltCallback+0x54>
		HAL_UART_Transmit(&huart3, rxData, 1, HAL_MAX_DELAY);
 80015f6:	f04f 33ff 	mov.w	r3, #4294967295
 80015fa:	2201      	movs	r2, #1
 80015fc:	4911      	ldr	r1, [pc, #68]	@ (8001644 <HAL_UART_RxCpltCallback+0x60>)
 80015fe:	4812      	ldr	r0, [pc, #72]	@ (8001648 <HAL_UART_RxCpltCallback+0x64>)
 8001600:	f004 fef6 	bl	80063f0 <HAL_UART_Transmit>
		HAL_UART_Receive_IT(&huart2, &rxData, 1);
 8001604:	2201      	movs	r2, #1
 8001606:	490f      	ldr	r1, [pc, #60]	@ (8001644 <HAL_UART_RxCpltCallback+0x60>)
 8001608:	4810      	ldr	r0, [pc, #64]	@ (800164c <HAL_UART_RxCpltCallback+0x68>)
 800160a:	f004 ff7a 	bl	8006502 <HAL_UART_Receive_IT>
		rxBuff[rxIdx++] = rxData[0];
 800160e:	4b10      	ldr	r3, [pc, #64]	@ (8001650 <HAL_UART_RxCpltCallback+0x6c>)
 8001610:	781b      	ldrb	r3, [r3, #0]
 8001612:	1c5a      	adds	r2, r3, #1
 8001614:	b2d1      	uxtb	r1, r2
 8001616:	4a0e      	ldr	r2, [pc, #56]	@ (8001650 <HAL_UART_RxCpltCallback+0x6c>)
 8001618:	7011      	strb	r1, [r2, #0]
 800161a:	461a      	mov	r2, r3
 800161c:	4b09      	ldr	r3, [pc, #36]	@ (8001644 <HAL_UART_RxCpltCallback+0x60>)
 800161e:	7819      	ldrb	r1, [r3, #0]
 8001620:	4b0c      	ldr	r3, [pc, #48]	@ (8001654 <HAL_UART_RxCpltCallback+0x70>)
 8001622:	5499      	strb	r1, [r3, r2]

		if (rxIdx == 4) {
 8001624:	4b0a      	ldr	r3, [pc, #40]	@ (8001650 <HAL_UART_RxCpltCallback+0x6c>)
 8001626:	781b      	ldrb	r3, [r3, #0]
 8001628:	2b04      	cmp	r3, #4
 800162a:	d105      	bne.n	8001638 <HAL_UART_RxCpltCallback+0x54>
			//HAL_UART_Transmit(&huart3, rxBuff, rxIdx, HAL_MAX_DELAY);
			ProcessCommand(rxBuff);
 800162c:	4809      	ldr	r0, [pc, #36]	@ (8001654 <HAL_UART_RxCpltCallback+0x70>)
 800162e:	f7ff fceb 	bl	8001008 <ProcessCommand>
			rxIdx = 0;
 8001632:	4b07      	ldr	r3, [pc, #28]	@ (8001650 <HAL_UART_RxCpltCallback+0x6c>)
 8001634:	2200      	movs	r2, #0
 8001636:	701a      	strb	r2, [r3, #0]
		}
	}
}
 8001638:	bf00      	nop
 800163a:	3708      	adds	r7, #8
 800163c:	46bd      	mov	sp, r7
 800163e:	bd80      	pop	{r7, pc}
 8001640:	40004400 	.word	0x40004400
 8001644:	20000080 	.word	0x20000080
 8001648:	2000047c 	.word	0x2000047c
 800164c:	200003f4 	.word	0x200003f4
 8001650:	200000c4 	.word	0x200000c4
 8001654:	20000084 	.word	0x20000084

08001658 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001658:	b480      	push	{r7}
 800165a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800165c:	b672      	cpsid	i
}
 800165e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001660:	bf00      	nop
 8001662:	e7fd      	b.n	8001660 <Error_Handler+0x8>

08001664 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 800166a:	4b11      	ldr	r3, [pc, #68]	@ (80016b0 <HAL_MspInit+0x4c>)
 800166c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800166e:	4a10      	ldr	r2, [pc, #64]	@ (80016b0 <HAL_MspInit+0x4c>)
 8001670:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001674:	6413      	str	r3, [r2, #64]	@ 0x40
 8001676:	4b0e      	ldr	r3, [pc, #56]	@ (80016b0 <HAL_MspInit+0x4c>)
 8001678:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800167a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800167e:	607b      	str	r3, [r7, #4]
 8001680:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001682:	4b0b      	ldr	r3, [pc, #44]	@ (80016b0 <HAL_MspInit+0x4c>)
 8001684:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001686:	4a0a      	ldr	r2, [pc, #40]	@ (80016b0 <HAL_MspInit+0x4c>)
 8001688:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800168c:	6453      	str	r3, [r2, #68]	@ 0x44
 800168e:	4b08      	ldr	r3, [pc, #32]	@ (80016b0 <HAL_MspInit+0x4c>)
 8001690:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001692:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001696:	603b      	str	r3, [r7, #0]
 8001698:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 800169a:	2200      	movs	r2, #0
 800169c:	210f      	movs	r1, #15
 800169e:	f06f 0001 	mvn.w	r0, #1
 80016a2:	f001 fa00 	bl	8002aa6 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80016a6:	bf00      	nop
 80016a8:	3708      	adds	r7, #8
 80016aa:	46bd      	mov	sp, r7
 80016ac:	bd80      	pop	{r7, pc}
 80016ae:	bf00      	nop
 80016b0:	40023800 	.word	0x40023800

080016b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016b4:	b480      	push	{r7}
 80016b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016b8:	bf00      	nop
 80016ba:	e7fd      	b.n	80016b8 <NMI_Handler+0x4>

080016bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016bc:	b480      	push	{r7}
 80016be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016c0:	bf00      	nop
 80016c2:	e7fd      	b.n	80016c0 <HardFault_Handler+0x4>

080016c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016c4:	b480      	push	{r7}
 80016c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016c8:	bf00      	nop
 80016ca:	e7fd      	b.n	80016c8 <MemManage_Handler+0x4>

080016cc <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016cc:	b480      	push	{r7}
 80016ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <BusFault_Handler+0x4>

080016d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016d4:	b480      	push	{r7}
 80016d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016d8:	bf00      	nop
 80016da:	e7fd      	b.n	80016d8 <UsageFault_Handler+0x4>

080016dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80016dc:	b480      	push	{r7}
 80016de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80016e0:	bf00      	nop
 80016e2:	46bd      	mov	sp, r7
 80016e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016e8:	4770      	bx	lr

080016ea <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80016ea:	b580      	push	{r7, lr}
 80016ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80016ee:	f001 f8bb 	bl	8002868 <HAL_IncTick>
#if (INCLUDE_xTaskGetSchedulerState == 1 )
  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED)
 80016f2:	f008 fa0b 	bl	8009b0c <xTaskGetSchedulerState>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d001      	beq.n	8001700 <SysTick_Handler+0x16>
  {
#endif /* INCLUDE_xTaskGetSchedulerState */
  xPortSysTickHandler();
 80016fc:	f008 fffc 	bl	800a6f8 <xPortSysTickHandler>
  }
#endif /* INCLUDE_xTaskGetSchedulerState */
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001700:	bf00      	nop
 8001702:	bd80      	pop	{r7, pc}

08001704 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8001704:	b580      	push	{r7, lr}
 8001706:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8001708:	4802      	ldr	r0, [pc, #8]	@ (8001714 <DMA1_Stream5_IRQHandler+0x10>)
 800170a:	f001 fb43 	bl	8002d94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 800170e:	bf00      	nop
 8001710:	bd80      	pop	{r7, pc}
 8001712:	bf00      	nop
 8001714:	20000504 	.word	0x20000504

08001718 <DMA1_Stream6_IRQHandler>:

/**
  * @brief This function handles DMA1 stream6 global interrupt.
  */
void DMA1_Stream6_IRQHandler(void)
{
 8001718:	b580      	push	{r7, lr}
 800171a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream6_IRQn 0 */

  /* USER CODE END DMA1_Stream6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800171c:	4802      	ldr	r0, [pc, #8]	@ (8001728 <DMA1_Stream6_IRQHandler+0x10>)
 800171e:	f001 fb39 	bl	8002d94 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream6_IRQn 1 */

  /* USER CODE END DMA1_Stream6_IRQn 1 */
}
 8001722:	bf00      	nop
 8001724:	bd80      	pop	{r7, pc}
 8001726:	bf00      	nop
 8001728:	20000564 	.word	0x20000564

0800172c <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 800172c:	b580      	push	{r7, lr}
 800172e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001730:	4803      	ldr	r0, [pc, #12]	@ (8001740 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8001732:	f003 fe8c 	bl	800544e <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim9);
 8001736:	4803      	ldr	r0, [pc, #12]	@ (8001744 <TIM1_BRK_TIM9_IRQHandler+0x18>)
 8001738:	f003 fe89 	bl	800544e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 800173c:	bf00      	nop
 800173e:	bd80      	pop	{r7, pc}
 8001740:	20000148 	.word	0x20000148
 8001744:	2000035c 	.word	0x2000035c

08001748 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 8001748:	b580      	push	{r7, lr}
 800174a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 800174c:	4802      	ldr	r0, [pc, #8]	@ (8001758 <TIM1_UP_TIM10_IRQHandler+0x10>)
 800174e:	f003 fe7e 	bl	800544e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 8001752:	bf00      	nop
 8001754:	bd80      	pop	{r7, pc}
 8001756:	bf00      	nop
 8001758:	20000148 	.word	0x20000148

0800175c <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 800175c:	b580      	push	{r7, lr}
 800175e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001760:	4802      	ldr	r0, [pc, #8]	@ (800176c <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 8001762:	f003 fe74 	bl	800544e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 8001766:	bf00      	nop
 8001768:	bd80      	pop	{r7, pc}
 800176a:	bf00      	nop
 800176c:	20000148 	.word	0x20000148

08001770 <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 8001770:	b580      	push	{r7, lr}
 8001772:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001774:	4802      	ldr	r0, [pc, #8]	@ (8001780 <TIM1_CC_IRQHandler+0x10>)
 8001776:	f003 fe6a 	bl	800544e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 800177a:	bf00      	nop
 800177c:	bd80      	pop	{r7, pc}
 800177e:	bf00      	nop
 8001780:	20000148 	.word	0x20000148

08001784 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001784:	b580      	push	{r7, lr}
 8001786:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001788:	4802      	ldr	r0, [pc, #8]	@ (8001794 <TIM2_IRQHandler+0x10>)
 800178a:	f003 fe60 	bl	800544e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	20000194 	.word	0x20000194

08001798 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800179c:	4802      	ldr	r0, [pc, #8]	@ (80017a8 <TIM3_IRQHandler+0x10>)
 800179e:	f003 fe56 	bl	800544e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	200001e0 	.word	0x200001e0

080017ac <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80017b0:	4802      	ldr	r0, [pc, #8]	@ (80017bc <TIM4_IRQHandler+0x10>)
 80017b2:	f003 fe4c 	bl	800544e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	2000022c 	.word	0x2000022c

080017c0 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80017c4:	4802      	ldr	r0, [pc, #8]	@ (80017d0 <USART2_IRQHandler+0x10>)
 80017c6:	f004 fee1 	bl	800658c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80017ca:	bf00      	nop
 80017cc:	bd80      	pop	{r7, pc}
 80017ce:	bf00      	nop
 80017d0:	200003f4 	.word	0x200003f4

080017d4 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt.
  */
void USART3_IRQHandler(void)
{
 80017d4:	b580      	push	{r7, lr}
 80017d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80017d8:	4802      	ldr	r0, [pc, #8]	@ (80017e4 <USART3_IRQHandler+0x10>)
 80017da:	f004 fed7 	bl	800658c <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80017de:	bf00      	nop
 80017e0:	bd80      	pop	{r7, pc}
 80017e2:	bf00      	nop
 80017e4:	2000047c 	.word	0x2000047c

080017e8 <TIM8_BRK_TIM12_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt and TIM12 global interrupt.
  */
void TIM8_BRK_TIM12_IRQHandler(void)
{
 80017e8:	b580      	push	{r7, lr}
 80017ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 0 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 80017ec:	4803      	ldr	r0, [pc, #12]	@ (80017fc <TIM8_BRK_TIM12_IRQHandler+0x14>)
 80017ee:	f003 fe2e 	bl	800544e <HAL_TIM_IRQHandler>
  HAL_TIM_IRQHandler(&htim12);
 80017f2:	4803      	ldr	r0, [pc, #12]	@ (8001800 <TIM8_BRK_TIM12_IRQHandler+0x18>)
 80017f4:	f003 fe2b 	bl	800544e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_TIM12_IRQn 1 */

  /* USER CODE END TIM8_BRK_TIM12_IRQn 1 */
}
 80017f8:	bf00      	nop
 80017fa:	bd80      	pop	{r7, pc}
 80017fc:	20000310 	.word	0x20000310
 8001800:	200003a8 	.word	0x200003a8

08001804 <TIM8_UP_TIM13_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt and TIM13 global interrupt.
  */
void TIM8_UP_TIM13_IRQHandler(void)
{
 8001804:	b580      	push	{r7, lr}
 8001806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 0 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001808:	4802      	ldr	r0, [pc, #8]	@ (8001814 <TIM8_UP_TIM13_IRQHandler+0x10>)
 800180a:	f003 fe20 	bl	800544e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_TIM13_IRQn 1 */

  /* USER CODE END TIM8_UP_TIM13_IRQn 1 */
}
 800180e:	bf00      	nop
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	20000310 	.word	0x20000310

08001818 <TIM8_TRG_COM_TIM14_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts and TIM14 global interrupt.
  */
void TIM8_TRG_COM_TIM14_IRQHandler(void)
{
 8001818:	b580      	push	{r7, lr}
 800181a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800181c:	4802      	ldr	r0, [pc, #8]	@ (8001828 <TIM8_TRG_COM_TIM14_IRQHandler+0x10>)
 800181e:	f003 fe16 	bl	800544e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_TIM14_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_TIM14_IRQn 1 */
}
 8001822:	bf00      	nop
 8001824:	bd80      	pop	{r7, pc}
 8001826:	bf00      	nop
 8001828:	20000310 	.word	0x20000310

0800182c <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 800182c:	b580      	push	{r7, lr}
 800182e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8001830:	4802      	ldr	r0, [pc, #8]	@ (800183c <TIM8_CC_IRQHandler+0x10>)
 8001832:	f003 fe0c 	bl	800544e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8001836:	bf00      	nop
 8001838:	bd80      	pop	{r7, pc}
 800183a:	bf00      	nop
 800183c:	20000310 	.word	0x20000310

08001840 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8001844:	4802      	ldr	r0, [pc, #8]	@ (8001850 <TIM5_IRQHandler+0x10>)
 8001846:	f003 fe02 	bl	800544e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800184a:	bf00      	nop
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	20000278 	.word	0x20000278

08001854 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8001854:	b580      	push	{r7, lr}
 8001856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8001858:	4802      	ldr	r0, [pc, #8]	@ (8001864 <TIM6_DAC_IRQHandler+0x10>)
 800185a:	f003 fdf8 	bl	800544e <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800185e:	bf00      	nop
 8001860:	bd80      	pop	{r7, pc}
 8001862:	bf00      	nop
 8001864:	200002c4 	.word	0x200002c4

08001868 <SystemInit>:
  *         SystemFrequency variable.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001868:	b480      	push	{r7}
 800186a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800186c:	4b06      	ldr	r3, [pc, #24]	@ (8001888 <SystemInit+0x20>)
 800186e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001872:	4a05      	ldr	r2, [pc, #20]	@ (8001888 <SystemInit+0x20>)
 8001874:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001878:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800187c:	bf00      	nop
 800187e:	46bd      	mov	sp, r7
 8001880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	e000ed00 	.word	0xe000ed00

0800188c <MX_TIM1_Init>:
TIM_HandleTypeDef htim9;
TIM_HandleTypeDef htim12;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800188c:	b580      	push	{r7, lr}
 800188e:	b08c      	sub	sp, #48	@ 0x30
 8001890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001892:	f107 030c 	add.w	r3, r7, #12
 8001896:	2224      	movs	r2, #36	@ 0x24
 8001898:	2100      	movs	r1, #0
 800189a:	4618      	mov	r0, r3
 800189c:	f009 fa36 	bl	800ad0c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80018a0:	463b      	mov	r3, r7
 80018a2:	2200      	movs	r2, #0
 80018a4:	601a      	str	r2, [r3, #0]
 80018a6:	605a      	str	r2, [r3, #4]
 80018a8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80018aa:	4b23      	ldr	r3, [pc, #140]	@ (8001938 <MX_TIM1_Init+0xac>)
 80018ac:	4a23      	ldr	r2, [pc, #140]	@ (800193c <MX_TIM1_Init+0xb0>)
 80018ae:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 80018b0:	4b21      	ldr	r3, [pc, #132]	@ (8001938 <MX_TIM1_Init+0xac>)
 80018b2:	2200      	movs	r2, #0
 80018b4:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 80018b6:	4b20      	ldr	r3, [pc, #128]	@ (8001938 <MX_TIM1_Init+0xac>)
 80018b8:	2210      	movs	r2, #16
 80018ba:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 80018bc:	4b1e      	ldr	r3, [pc, #120]	@ (8001938 <MX_TIM1_Init+0xac>)
 80018be:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80018c2:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80018c4:	4b1c      	ldr	r3, [pc, #112]	@ (8001938 <MX_TIM1_Init+0xac>)
 80018c6:	2200      	movs	r2, #0
 80018c8:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80018ca:	4b1b      	ldr	r3, [pc, #108]	@ (8001938 <MX_TIM1_Init+0xac>)
 80018cc:	2200      	movs	r2, #0
 80018ce:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80018d0:	4b19      	ldr	r3, [pc, #100]	@ (8001938 <MX_TIM1_Init+0xac>)
 80018d2:	2200      	movs	r2, #0
 80018d4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 80018d6:	2303      	movs	r3, #3
 80018d8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80018da:	2300      	movs	r3, #0
 80018dc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80018de:	2301      	movs	r3, #1
 80018e0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80018e2:	2300      	movs	r3, #0
 80018e4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 80018e6:	230f      	movs	r3, #15
 80018e8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80018ea:	2300      	movs	r3, #0
 80018ec:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80018ee:	2301      	movs	r3, #1
 80018f0:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80018f2:	2300      	movs	r3, #0
 80018f4:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 80018f6:	230f      	movs	r3, #15
 80018f8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 80018fa:	f107 030c 	add.w	r3, r7, #12
 80018fe:	4619      	mov	r1, r3
 8001900:	480d      	ldr	r0, [pc, #52]	@ (8001938 <MX_TIM1_Init+0xac>)
 8001902:	f003 fbc9 	bl	8005098 <HAL_TIM_Encoder_Init>
 8001906:	4603      	mov	r3, r0
 8001908:	2b00      	cmp	r3, #0
 800190a:	d001      	beq.n	8001910 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 800190c:	f7ff fea4 	bl	8001658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001910:	2300      	movs	r3, #0
 8001912:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001914:	2300      	movs	r3, #0
 8001916:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001918:	2300      	movs	r3, #0
 800191a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 800191c:	463b      	mov	r3, r7
 800191e:	4619      	mov	r1, r3
 8001920:	4805      	ldr	r0, [pc, #20]	@ (8001938 <MX_TIM1_Init+0xac>)
 8001922:	f004 fc6b 	bl	80061fc <HAL_TIMEx_MasterConfigSynchronization>
 8001926:	4603      	mov	r3, r0
 8001928:	2b00      	cmp	r3, #0
 800192a:	d001      	beq.n	8001930 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 800192c:	f7ff fe94 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001930:	bf00      	nop
 8001932:	3730      	adds	r7, #48	@ 0x30
 8001934:	46bd      	mov	sp, r7
 8001936:	bd80      	pop	{r7, pc}
 8001938:	20000148 	.word	0x20000148
 800193c:	40010000 	.word	0x40010000

08001940 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8001940:	b580      	push	{r7, lr}
 8001942:	b08a      	sub	sp, #40	@ 0x28
 8001944:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001946:	f107 031c 	add.w	r3, r7, #28
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
 800194e:	605a      	str	r2, [r3, #4]
 8001950:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001952:	463b      	mov	r3, r7
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
 8001958:	605a      	str	r2, [r3, #4]
 800195a:	609a      	str	r2, [r3, #8]
 800195c:	60da      	str	r2, [r3, #12]
 800195e:	611a      	str	r2, [r3, #16]
 8001960:	615a      	str	r2, [r3, #20]
 8001962:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001964:	4b27      	ldr	r3, [pc, #156]	@ (8001a04 <MX_TIM2_Init+0xc4>)
 8001966:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800196a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 47;
 800196c:	4b25      	ldr	r3, [pc, #148]	@ (8001a04 <MX_TIM2_Init+0xc4>)
 800196e:	222f      	movs	r2, #47	@ 0x2f
 8001970:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001972:	4b24      	ldr	r3, [pc, #144]	@ (8001a04 <MX_TIM2_Init+0xc4>)
 8001974:	2200      	movs	r2, #0
 8001976:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001978:	4b22      	ldr	r3, [pc, #136]	@ (8001a04 <MX_TIM2_Init+0xc4>)
 800197a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 800197e:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001980:	4b20      	ldr	r3, [pc, #128]	@ (8001a04 <MX_TIM2_Init+0xc4>)
 8001982:	2200      	movs	r2, #0
 8001984:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001986:	4b1f      	ldr	r3, [pc, #124]	@ (8001a04 <MX_TIM2_Init+0xc4>)
 8001988:	2200      	movs	r2, #0
 800198a:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 800198c:	481d      	ldr	r0, [pc, #116]	@ (8001a04 <MX_TIM2_Init+0xc4>)
 800198e:	f003 f9b2 	bl	8004cf6 <HAL_TIM_PWM_Init>
 8001992:	4603      	mov	r3, r0
 8001994:	2b00      	cmp	r3, #0
 8001996:	d001      	beq.n	800199c <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 8001998:	f7ff fe5e 	bl	8001658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800199c:	2300      	movs	r3, #0
 800199e:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80019a0:	2300      	movs	r3, #0
 80019a2:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 80019a4:	f107 031c 	add.w	r3, r7, #28
 80019a8:	4619      	mov	r1, r3
 80019aa:	4816      	ldr	r0, [pc, #88]	@ (8001a04 <MX_TIM2_Init+0xc4>)
 80019ac:	f004 fc26 	bl	80061fc <HAL_TIMEx_MasterConfigSynchronization>
 80019b0:	4603      	mov	r3, r0
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d001      	beq.n	80019ba <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 80019b6:	f7ff fe4f 	bl	8001658 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80019ba:	2360      	movs	r3, #96	@ 0x60
 80019bc:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80019be:	2300      	movs	r3, #0
 80019c0:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80019c2:	2300      	movs	r3, #0
 80019c4:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80019c6:	2300      	movs	r3, #0
 80019c8:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80019ca:	463b      	mov	r3, r7
 80019cc:	2200      	movs	r2, #0
 80019ce:	4619      	mov	r1, r3
 80019d0:	480c      	ldr	r0, [pc, #48]	@ (8001a04 <MX_TIM2_Init+0xc4>)
 80019d2:	f003 fe43 	bl	800565c <HAL_TIM_PWM_ConfigChannel>
 80019d6:	4603      	mov	r3, r0
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d001      	beq.n	80019e0 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 80019dc:	f7ff fe3c 	bl	8001658 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80019e0:	463b      	mov	r3, r7
 80019e2:	220c      	movs	r2, #12
 80019e4:	4619      	mov	r1, r3
 80019e6:	4807      	ldr	r0, [pc, #28]	@ (8001a04 <MX_TIM2_Init+0xc4>)
 80019e8:	f003 fe38 	bl	800565c <HAL_TIM_PWM_ConfigChannel>
 80019ec:	4603      	mov	r3, r0
 80019ee:	2b00      	cmp	r3, #0
 80019f0:	d001      	beq.n	80019f6 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 80019f2:	f7ff fe31 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80019f6:	4803      	ldr	r0, [pc, #12]	@ (8001a04 <MX_TIM2_Init+0xc4>)
 80019f8:	f000 fc12 	bl	8002220 <HAL_TIM_MspPostInit>

}
 80019fc:	bf00      	nop
 80019fe:	3728      	adds	r7, #40	@ 0x28
 8001a00:	46bd      	mov	sp, r7
 8001a02:	bd80      	pop	{r7, pc}
 8001a04:	20000194 	.word	0x20000194

08001a08 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001a08:	b580      	push	{r7, lr}
 8001a0a:	b08c      	sub	sp, #48	@ 0x30
 8001a0c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001a0e:	f107 030c 	add.w	r3, r7, #12
 8001a12:	2224      	movs	r2, #36	@ 0x24
 8001a14:	2100      	movs	r1, #0
 8001a16:	4618      	mov	r0, r3
 8001a18:	f009 f978 	bl	800ad0c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001a1c:	463b      	mov	r3, r7
 8001a1e:	2200      	movs	r2, #0
 8001a20:	601a      	str	r2, [r3, #0]
 8001a22:	605a      	str	r2, [r3, #4]
 8001a24:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001a26:	4b21      	ldr	r3, [pc, #132]	@ (8001aac <MX_TIM3_Init+0xa4>)
 8001a28:	4a21      	ldr	r2, [pc, #132]	@ (8001ab0 <MX_TIM3_Init+0xa8>)
 8001a2a:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001a2c:	4b1f      	ldr	r3, [pc, #124]	@ (8001aac <MX_TIM3_Init+0xa4>)
 8001a2e:	2200      	movs	r2, #0
 8001a30:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8001a32:	4b1e      	ldr	r3, [pc, #120]	@ (8001aac <MX_TIM3_Init+0xa4>)
 8001a34:	2210      	movs	r2, #16
 8001a36:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001a38:	4b1c      	ldr	r3, [pc, #112]	@ (8001aac <MX_TIM3_Init+0xa4>)
 8001a3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001a3e:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001a40:	4b1a      	ldr	r3, [pc, #104]	@ (8001aac <MX_TIM3_Init+0xa4>)
 8001a42:	2200      	movs	r2, #0
 8001a44:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001a46:	4b19      	ldr	r3, [pc, #100]	@ (8001aac <MX_TIM3_Init+0xa4>)
 8001a48:	2200      	movs	r2, #0
 8001a4a:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001a4c:	2303      	movs	r3, #3
 8001a4e:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001a50:	2300      	movs	r3, #0
 8001a52:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001a54:	2301      	movs	r3, #1
 8001a56:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001a5c:	230f      	movs	r3, #15
 8001a5e:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001a60:	2300      	movs	r3, #0
 8001a62:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001a64:	2301      	movs	r3, #1
 8001a66:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001a68:	2300      	movs	r3, #0
 8001a6a:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8001a6c:	230f      	movs	r3, #15
 8001a6e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001a70:	f107 030c 	add.w	r3, r7, #12
 8001a74:	4619      	mov	r1, r3
 8001a76:	480d      	ldr	r0, [pc, #52]	@ (8001aac <MX_TIM3_Init+0xa4>)
 8001a78:	f003 fb0e 	bl	8005098 <HAL_TIM_Encoder_Init>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d001      	beq.n	8001a86 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 8001a82:	f7ff fde9 	bl	8001658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001a86:	2300      	movs	r3, #0
 8001a88:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001a8e:	463b      	mov	r3, r7
 8001a90:	4619      	mov	r1, r3
 8001a92:	4806      	ldr	r0, [pc, #24]	@ (8001aac <MX_TIM3_Init+0xa4>)
 8001a94:	f004 fbb2 	bl	80061fc <HAL_TIMEx_MasterConfigSynchronization>
 8001a98:	4603      	mov	r3, r0
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	d001      	beq.n	8001aa2 <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 8001a9e:	f7ff fddb 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001aa2:	bf00      	nop
 8001aa4:	3730      	adds	r7, #48	@ 0x30
 8001aa6:	46bd      	mov	sp, r7
 8001aa8:	bd80      	pop	{r7, pc}
 8001aaa:	bf00      	nop
 8001aac:	200001e0 	.word	0x200001e0
 8001ab0:	40000400 	.word	0x40000400

08001ab4 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8001ab4:	b580      	push	{r7, lr}
 8001ab6:	b08c      	sub	sp, #48	@ 0x30
 8001ab8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001aba:	f107 030c 	add.w	r3, r7, #12
 8001abe:	2224      	movs	r2, #36	@ 0x24
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	4618      	mov	r0, r3
 8001ac4:	f009 f922 	bl	800ad0c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ac8:	463b      	mov	r3, r7
 8001aca:	2200      	movs	r2, #0
 8001acc:	601a      	str	r2, [r3, #0]
 8001ace:	605a      	str	r2, [r3, #4]
 8001ad0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001ad2:	4b21      	ldr	r3, [pc, #132]	@ (8001b58 <MX_TIM4_Init+0xa4>)
 8001ad4:	4a21      	ldr	r2, [pc, #132]	@ (8001b5c <MX_TIM4_Init+0xa8>)
 8001ad6:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001ad8:	4b1f      	ldr	r3, [pc, #124]	@ (8001b58 <MX_TIM4_Init+0xa4>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8001ade:	4b1e      	ldr	r3, [pc, #120]	@ (8001b58 <MX_TIM4_Init+0xa4>)
 8001ae0:	2210      	movs	r2, #16
 8001ae2:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001ae4:	4b1c      	ldr	r3, [pc, #112]	@ (8001b58 <MX_TIM4_Init+0xa4>)
 8001ae6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001aea:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aec:	4b1a      	ldr	r3, [pc, #104]	@ (8001b58 <MX_TIM4_Init+0xa4>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001af2:	4b19      	ldr	r3, [pc, #100]	@ (8001b58 <MX_TIM4_Init+0xa4>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001af8:	2303      	movs	r3, #3
 8001afa:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001afc:	2300      	movs	r3, #0
 8001afe:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001b00:	2301      	movs	r3, #1
 8001b02:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001b04:	2300      	movs	r3, #0
 8001b06:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001b08:	230f      	movs	r3, #15
 8001b0a:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001b0c:	2300      	movs	r3, #0
 8001b0e:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001b10:	2301      	movs	r3, #1
 8001b12:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001b14:	2300      	movs	r3, #0
 8001b16:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8001b18:	230f      	movs	r3, #15
 8001b1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001b1c:	f107 030c 	add.w	r3, r7, #12
 8001b20:	4619      	mov	r1, r3
 8001b22:	480d      	ldr	r0, [pc, #52]	@ (8001b58 <MX_TIM4_Init+0xa4>)
 8001b24:	f003 fab8 	bl	8005098 <HAL_TIM_Encoder_Init>
 8001b28:	4603      	mov	r3, r0
 8001b2a:	2b00      	cmp	r3, #0
 8001b2c:	d001      	beq.n	8001b32 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8001b2e:	f7ff fd93 	bl	8001658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b32:	2300      	movs	r3, #0
 8001b34:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b36:	2300      	movs	r3, #0
 8001b38:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001b3a:	463b      	mov	r3, r7
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	4806      	ldr	r0, [pc, #24]	@ (8001b58 <MX_TIM4_Init+0xa4>)
 8001b40:	f004 fb5c 	bl	80061fc <HAL_TIMEx_MasterConfigSynchronization>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8001b4a:	f7ff fd85 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001b4e:	bf00      	nop
 8001b50:	3730      	adds	r7, #48	@ 0x30
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	2000022c 	.word	0x2000022c
 8001b5c:	40000800 	.word	0x40000800

08001b60 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b08a      	sub	sp, #40	@ 0x28
 8001b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b66:	f107 031c 	add.w	r3, r7, #28
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	601a      	str	r2, [r3, #0]
 8001b6e:	605a      	str	r2, [r3, #4]
 8001b70:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001b72:	463b      	mov	r3, r7
 8001b74:	2200      	movs	r2, #0
 8001b76:	601a      	str	r2, [r3, #0]
 8001b78:	605a      	str	r2, [r3, #4]
 8001b7a:	609a      	str	r2, [r3, #8]
 8001b7c:	60da      	str	r2, [r3, #12]
 8001b7e:	611a      	str	r2, [r3, #16]
 8001b80:	615a      	str	r2, [r3, #20]
 8001b82:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001b84:	4b27      	ldr	r3, [pc, #156]	@ (8001c24 <MX_TIM5_Init+0xc4>)
 8001b86:	4a28      	ldr	r2, [pc, #160]	@ (8001c28 <MX_TIM5_Init+0xc8>)
 8001b88:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 47;
 8001b8a:	4b26      	ldr	r3, [pc, #152]	@ (8001c24 <MX_TIM5_Init+0xc4>)
 8001b8c:	222f      	movs	r2, #47	@ 0x2f
 8001b8e:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b90:	4b24      	ldr	r3, [pc, #144]	@ (8001c24 <MX_TIM5_Init+0xc4>)
 8001b92:	2200      	movs	r2, #0
 8001b94:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8001b96:	4b23      	ldr	r3, [pc, #140]	@ (8001c24 <MX_TIM5_Init+0xc4>)
 8001b98:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001b9c:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b9e:	4b21      	ldr	r3, [pc, #132]	@ (8001c24 <MX_TIM5_Init+0xc4>)
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ba4:	4b1f      	ldr	r3, [pc, #124]	@ (8001c24 <MX_TIM5_Init+0xc4>)
 8001ba6:	2200      	movs	r2, #0
 8001ba8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim5) != HAL_OK)
 8001baa:	481e      	ldr	r0, [pc, #120]	@ (8001c24 <MX_TIM5_Init+0xc4>)
 8001bac:	f003 f8a3 	bl	8004cf6 <HAL_TIM_PWM_Init>
 8001bb0:	4603      	mov	r3, r0
 8001bb2:	2b00      	cmp	r3, #0
 8001bb4:	d001      	beq.n	8001bba <MX_TIM5_Init+0x5a>
  {
    Error_Handler();
 8001bb6:	f7ff fd4f 	bl	8001658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bba:	2300      	movs	r3, #0
 8001bbc:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001bc2:	f107 031c 	add.w	r3, r7, #28
 8001bc6:	4619      	mov	r1, r3
 8001bc8:	4816      	ldr	r0, [pc, #88]	@ (8001c24 <MX_TIM5_Init+0xc4>)
 8001bca:	f004 fb17 	bl	80061fc <HAL_TIMEx_MasterConfigSynchronization>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d001      	beq.n	8001bd8 <MX_TIM5_Init+0x78>
  {
    Error_Handler();
 8001bd4:	f7ff fd40 	bl	8001658 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001bd8:	2360      	movs	r3, #96	@ 0x60
 8001bda:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001be0:	2300      	movs	r3, #0
 8001be2:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001be4:	2300      	movs	r3, #0
 8001be6:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001be8:	463b      	mov	r3, r7
 8001bea:	2200      	movs	r2, #0
 8001bec:	4619      	mov	r1, r3
 8001bee:	480d      	ldr	r0, [pc, #52]	@ (8001c24 <MX_TIM5_Init+0xc4>)
 8001bf0:	f003 fd34 	bl	800565c <HAL_TIM_PWM_ConfigChannel>
 8001bf4:	4603      	mov	r3, r0
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d001      	beq.n	8001bfe <MX_TIM5_Init+0x9e>
  {
    Error_Handler();
 8001bfa:	f7ff fd2d 	bl	8001658 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim5, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8001bfe:	463b      	mov	r3, r7
 8001c00:	220c      	movs	r2, #12
 8001c02:	4619      	mov	r1, r3
 8001c04:	4807      	ldr	r0, [pc, #28]	@ (8001c24 <MX_TIM5_Init+0xc4>)
 8001c06:	f003 fd29 	bl	800565c <HAL_TIM_PWM_ConfigChannel>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_TIM5_Init+0xb4>
  {
    Error_Handler();
 8001c10:	f7ff fd22 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */
  HAL_TIM_MspPostInit(&htim5);
 8001c14:	4803      	ldr	r0, [pc, #12]	@ (8001c24 <MX_TIM5_Init+0xc4>)
 8001c16:	f000 fb03 	bl	8002220 <HAL_TIM_MspPostInit>

}
 8001c1a:	bf00      	nop
 8001c1c:	3728      	adds	r7, #40	@ 0x28
 8001c1e:	46bd      	mov	sp, r7
 8001c20:	bd80      	pop	{r7, pc}
 8001c22:	bf00      	nop
 8001c24:	20000278 	.word	0x20000278
 8001c28:	40000c00 	.word	0x40000c00

08001c2c <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8001c2c:	b580      	push	{r7, lr}
 8001c2e:	b084      	sub	sp, #16
 8001c30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM6_Init 0 */

  /* USER CODE END TIM6_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c32:	1d3b      	adds	r3, r7, #4
 8001c34:	2200      	movs	r2, #0
 8001c36:	601a      	str	r2, [r3, #0]
 8001c38:	605a      	str	r2, [r3, #4]
 8001c3a:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM6_Init 1 */

  /* USER CODE END TIM6_Init 1 */
  htim6.Instance = TIM6;
 8001c3c:	4b15      	ldr	r3, [pc, #84]	@ (8001c94 <MX_TIM6_Init+0x68>)
 8001c3e:	4a16      	ldr	r2, [pc, #88]	@ (8001c98 <MX_TIM6_Init+0x6c>)
 8001c40:	601a      	str	r2, [r3, #0]
  htim6.Init.Prescaler = 9599;
 8001c42:	4b14      	ldr	r3, [pc, #80]	@ (8001c94 <MX_TIM6_Init+0x68>)
 8001c44:	f242 527f 	movw	r2, #9599	@ 0x257f
 8001c48:	605a      	str	r2, [r3, #4]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c4a:	4b12      	ldr	r3, [pc, #72]	@ (8001c94 <MX_TIM6_Init+0x68>)
 8001c4c:	2200      	movs	r2, #0
 8001c4e:	609a      	str	r2, [r3, #8]
  htim6.Init.Period = 999;
 8001c50:	4b10      	ldr	r3, [pc, #64]	@ (8001c94 <MX_TIM6_Init+0x68>)
 8001c52:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001c56:	60da      	str	r2, [r3, #12]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c58:	4b0e      	ldr	r3, [pc, #56]	@ (8001c94 <MX_TIM6_Init+0x68>)
 8001c5a:	2200      	movs	r2, #0
 8001c5c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim6) != HAL_OK)
 8001c5e:	480d      	ldr	r0, [pc, #52]	@ (8001c94 <MX_TIM6_Init+0x68>)
 8001c60:	f002 ff4a 	bl	8004af8 <HAL_TIM_Base_Init>
 8001c64:	4603      	mov	r3, r0
 8001c66:	2b00      	cmp	r3, #0
 8001c68:	d001      	beq.n	8001c6e <MX_TIM6_Init+0x42>
  {
    Error_Handler();
 8001c6a:	f7ff fcf5 	bl	8001658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c72:	2300      	movs	r3, #0
 8001c74:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim6, &sMasterConfig) != HAL_OK)
 8001c76:	1d3b      	adds	r3, r7, #4
 8001c78:	4619      	mov	r1, r3
 8001c7a:	4806      	ldr	r0, [pc, #24]	@ (8001c94 <MX_TIM6_Init+0x68>)
 8001c7c:	f004 fabe 	bl	80061fc <HAL_TIMEx_MasterConfigSynchronization>
 8001c80:	4603      	mov	r3, r0
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	d001      	beq.n	8001c8a <MX_TIM6_Init+0x5e>
  {
    Error_Handler();
 8001c86:	f7ff fce7 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM6_Init 2 */

  /* USER CODE END TIM6_Init 2 */

}
 8001c8a:	bf00      	nop
 8001c8c:	3710      	adds	r7, #16
 8001c8e:	46bd      	mov	sp, r7
 8001c90:	bd80      	pop	{r7, pc}
 8001c92:	bf00      	nop
 8001c94:	200002c4 	.word	0x200002c4
 8001c98:	40001000 	.word	0x40001000

08001c9c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b08c      	sub	sp, #48	@ 0x30
 8001ca0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001ca2:	f107 030c 	add.w	r3, r7, #12
 8001ca6:	2224      	movs	r2, #36	@ 0x24
 8001ca8:	2100      	movs	r1, #0
 8001caa:	4618      	mov	r0, r3
 8001cac:	f009 f82e 	bl	800ad0c <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cb0:	463b      	mov	r3, r7
 8001cb2:	2200      	movs	r2, #0
 8001cb4:	601a      	str	r2, [r3, #0]
 8001cb6:	605a      	str	r2, [r3, #4]
 8001cb8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 8001cba:	4b23      	ldr	r3, [pc, #140]	@ (8001d48 <MX_TIM8_Init+0xac>)
 8001cbc:	4a23      	ldr	r2, [pc, #140]	@ (8001d4c <MX_TIM8_Init+0xb0>)
 8001cbe:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 8001cc0:	4b21      	ldr	r3, [pc, #132]	@ (8001d48 <MX_TIM8_Init+0xac>)
 8001cc2:	2200      	movs	r2, #0
 8001cc4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8001cc6:	4b20      	ldr	r3, [pc, #128]	@ (8001d48 <MX_TIM8_Init+0xac>)
 8001cc8:	2210      	movs	r2, #16
 8001cca:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 8001ccc:	4b1e      	ldr	r3, [pc, #120]	@ (8001d48 <MX_TIM8_Init+0xac>)
 8001cce:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001cd2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cd4:	4b1c      	ldr	r3, [pc, #112]	@ (8001d48 <MX_TIM8_Init+0xac>)
 8001cd6:	2200      	movs	r2, #0
 8001cd8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 8001cda:	4b1b      	ldr	r3, [pc, #108]	@ (8001d48 <MX_TIM8_Init+0xac>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001ce0:	4b19      	ldr	r3, [pc, #100]	@ (8001d48 <MX_TIM8_Init+0xac>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001ce6:	2303      	movs	r3, #3
 8001ce8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001cea:	2300      	movs	r3, #0
 8001cec:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001cee:	2301      	movs	r3, #1
 8001cf0:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001cf2:	2300      	movs	r3, #0
 8001cf4:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 15;
 8001cf6:	230f      	movs	r3, #15
 8001cf8:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001cfe:	2301      	movs	r3, #1
 8001d00:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001d02:	2300      	movs	r3, #0
 8001d04:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 15;
 8001d06:	230f      	movs	r3, #15
 8001d08:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 8001d0a:	f107 030c 	add.w	r3, r7, #12
 8001d0e:	4619      	mov	r1, r3
 8001d10:	480d      	ldr	r0, [pc, #52]	@ (8001d48 <MX_TIM8_Init+0xac>)
 8001d12:	f003 f9c1 	bl	8005098 <HAL_TIM_Encoder_Init>
 8001d16:	4603      	mov	r3, r0
 8001d18:	2b00      	cmp	r3, #0
 8001d1a:	d001      	beq.n	8001d20 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 8001d1c:	f7ff fc9c 	bl	8001658 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d20:	2300      	movs	r3, #0
 8001d22:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8001d24:	2300      	movs	r3, #0
 8001d26:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8001d2c:	463b      	mov	r3, r7
 8001d2e:	4619      	mov	r1, r3
 8001d30:	4805      	ldr	r0, [pc, #20]	@ (8001d48 <MX_TIM8_Init+0xac>)
 8001d32:	f004 fa63 	bl	80061fc <HAL_TIMEx_MasterConfigSynchronization>
 8001d36:	4603      	mov	r3, r0
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d001      	beq.n	8001d40 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 8001d3c:	f7ff fc8c 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8001d40:	bf00      	nop
 8001d42:	3730      	adds	r7, #48	@ 0x30
 8001d44:	46bd      	mov	sp, r7
 8001d46:	bd80      	pop	{r7, pc}
 8001d48:	20000310 	.word	0x20000310
 8001d4c:	40010400 	.word	0x40010400

08001d50 <MX_TIM9_Init>:
/* TIM9 init function */
void MX_TIM9_Init(void)
{
 8001d50:	b580      	push	{r7, lr}
 8001d52:	b084      	sub	sp, #16
 8001d54:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d56:	463b      	mov	r3, r7
 8001d58:	2200      	movs	r2, #0
 8001d5a:	601a      	str	r2, [r3, #0]
 8001d5c:	605a      	str	r2, [r3, #4]
 8001d5e:	609a      	str	r2, [r3, #8]
 8001d60:	60da      	str	r2, [r3, #12]

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  htim9.Instance = TIM9;
 8001d62:	4b16      	ldr	r3, [pc, #88]	@ (8001dbc <MX_TIM9_Init+0x6c>)
 8001d64:	4a16      	ldr	r2, [pc, #88]	@ (8001dc0 <MX_TIM9_Init+0x70>)
 8001d66:	601a      	str	r2, [r3, #0]
  htim9.Init.Prescaler = 95;
 8001d68:	4b14      	ldr	r3, [pc, #80]	@ (8001dbc <MX_TIM9_Init+0x6c>)
 8001d6a:	225f      	movs	r2, #95	@ 0x5f
 8001d6c:	605a      	str	r2, [r3, #4]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001d6e:	4b13      	ldr	r3, [pc, #76]	@ (8001dbc <MX_TIM9_Init+0x6c>)
 8001d70:	2200      	movs	r2, #0
 8001d72:	609a      	str	r2, [r3, #8]
  htim9.Init.Period = 65535;
 8001d74:	4b11      	ldr	r3, [pc, #68]	@ (8001dbc <MX_TIM9_Init+0x6c>)
 8001d76:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001d7a:	60da      	str	r2, [r3, #12]
  htim9.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001d7c:	4b0f      	ldr	r3, [pc, #60]	@ (8001dbc <MX_TIM9_Init+0x6c>)
 8001d7e:	2200      	movs	r2, #0
 8001d80:	611a      	str	r2, [r3, #16]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d82:	4b0e      	ldr	r3, [pc, #56]	@ (8001dbc <MX_TIM9_Init+0x6c>)
 8001d84:	2200      	movs	r2, #0
 8001d86:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim9) != HAL_OK)
 8001d88:	480c      	ldr	r0, [pc, #48]	@ (8001dbc <MX_TIM9_Init+0x6c>)
 8001d8a:	f002 feb5 	bl	8004af8 <HAL_TIM_Base_Init>
 8001d8e:	4603      	mov	r3, r0
 8001d90:	2b00      	cmp	r3, #0
 8001d92:	d001      	beq.n	8001d98 <MX_TIM9_Init+0x48>
  {
    Error_Handler();
 8001d94:	f7ff fc60 	bl	8001658 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d98:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d9c:	603b      	str	r3, [r7, #0]
  if (HAL_TIM_ConfigClockSource(&htim9, &sClockSourceConfig) != HAL_OK)
 8001d9e:	463b      	mov	r3, r7
 8001da0:	4619      	mov	r1, r3
 8001da2:	4806      	ldr	r0, [pc, #24]	@ (8001dbc <MX_TIM9_Init+0x6c>)
 8001da4:	f003 fd6e 	bl	8005884 <HAL_TIM_ConfigClockSource>
 8001da8:	4603      	mov	r3, r0
 8001daa:	2b00      	cmp	r3, #0
 8001dac:	d001      	beq.n	8001db2 <MX_TIM9_Init+0x62>
  {
    Error_Handler();
 8001dae:	f7ff fc53 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001db2:	bf00      	nop
 8001db4:	3710      	adds	r7, #16
 8001db6:	46bd      	mov	sp, r7
 8001db8:	bd80      	pop	{r7, pc}
 8001dba:	bf00      	nop
 8001dbc:	2000035c 	.word	0x2000035c
 8001dc0:	40014000 	.word	0x40014000

08001dc4 <MX_TIM12_Init>:
/* TIM12 init function */
void MX_TIM12_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b088      	sub	sp, #32
 8001dc8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM12_Init 0 */

  /* USER CODE END TIM12_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8001dca:	1d3b      	adds	r3, r7, #4
 8001dcc:	2200      	movs	r2, #0
 8001dce:	601a      	str	r2, [r3, #0]
 8001dd0:	605a      	str	r2, [r3, #4]
 8001dd2:	609a      	str	r2, [r3, #8]
 8001dd4:	60da      	str	r2, [r3, #12]
 8001dd6:	611a      	str	r2, [r3, #16]
 8001dd8:	615a      	str	r2, [r3, #20]
 8001dda:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM12_Init 1 */

  /* USER CODE END TIM12_Init 1 */
  htim12.Instance = TIM12;
 8001ddc:	4b1a      	ldr	r3, [pc, #104]	@ (8001e48 <MX_TIM12_Init+0x84>)
 8001dde:	4a1b      	ldr	r2, [pc, #108]	@ (8001e4c <MX_TIM12_Init+0x88>)
 8001de0:	601a      	str	r2, [r3, #0]
  htim12.Init.Prescaler = 95;
 8001de2:	4b19      	ldr	r3, [pc, #100]	@ (8001e48 <MX_TIM12_Init+0x84>)
 8001de4:	225f      	movs	r2, #95	@ 0x5f
 8001de6:	605a      	str	r2, [r3, #4]
  htim12.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001de8:	4b17      	ldr	r3, [pc, #92]	@ (8001e48 <MX_TIM12_Init+0x84>)
 8001dea:	2200      	movs	r2, #0
 8001dec:	609a      	str	r2, [r3, #8]
  htim12.Init.Period = 999;
 8001dee:	4b16      	ldr	r3, [pc, #88]	@ (8001e48 <MX_TIM12_Init+0x84>)
 8001df0:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001df4:	60da      	str	r2, [r3, #12]
  htim12.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001df6:	4b14      	ldr	r3, [pc, #80]	@ (8001e48 <MX_TIM12_Init+0x84>)
 8001df8:	2200      	movs	r2, #0
 8001dfa:	611a      	str	r2, [r3, #16]
  htim12.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001dfc:	4b12      	ldr	r3, [pc, #72]	@ (8001e48 <MX_TIM12_Init+0x84>)
 8001dfe:	2200      	movs	r2, #0
 8001e00:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim12) != HAL_OK)
 8001e02:	4811      	ldr	r0, [pc, #68]	@ (8001e48 <MX_TIM12_Init+0x84>)
 8001e04:	f002 ff77 	bl	8004cf6 <HAL_TIM_PWM_Init>
 8001e08:	4603      	mov	r3, r0
 8001e0a:	2b00      	cmp	r3, #0
 8001e0c:	d001      	beq.n	8001e12 <MX_TIM12_Init+0x4e>
  {
    Error_Handler();
 8001e0e:	f7ff fc23 	bl	8001658 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e12:	2360      	movs	r3, #96	@ 0x60
 8001e14:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e16:	2300      	movs	r3, #0
 8001e18:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim12, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e22:	1d3b      	adds	r3, r7, #4
 8001e24:	2204      	movs	r2, #4
 8001e26:	4619      	mov	r1, r3
 8001e28:	4807      	ldr	r0, [pc, #28]	@ (8001e48 <MX_TIM12_Init+0x84>)
 8001e2a:	f003 fc17 	bl	800565c <HAL_TIM_PWM_ConfigChannel>
 8001e2e:	4603      	mov	r3, r0
 8001e30:	2b00      	cmp	r3, #0
 8001e32:	d001      	beq.n	8001e38 <MX_TIM12_Init+0x74>
  {
    Error_Handler();
 8001e34:	f7ff fc10 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN TIM12_Init 2 */

  /* USER CODE END TIM12_Init 2 */
  HAL_TIM_MspPostInit(&htim12);
 8001e38:	4803      	ldr	r0, [pc, #12]	@ (8001e48 <MX_TIM12_Init+0x84>)
 8001e3a:	f000 f9f1 	bl	8002220 <HAL_TIM_MspPostInit>

}
 8001e3e:	bf00      	nop
 8001e40:	3720      	adds	r7, #32
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	200003a8 	.word	0x200003a8
 8001e4c:	40001800 	.word	0x40001800

08001e50 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	b090      	sub	sp, #64	@ 0x40
 8001e54:	af00      	add	r7, sp, #0
 8001e56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e58:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001e5c:	2200      	movs	r2, #0
 8001e5e:	601a      	str	r2, [r3, #0]
 8001e60:	605a      	str	r2, [r3, #4]
 8001e62:	609a      	str	r2, [r3, #8]
 8001e64:	60da      	str	r2, [r3, #12]
 8001e66:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8001e68:	687b      	ldr	r3, [r7, #4]
 8001e6a:	681b      	ldr	r3, [r3, #0]
 8001e6c:	4a93      	ldr	r2, [pc, #588]	@ (80020bc <HAL_TIM_Encoder_MspInit+0x26c>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d149      	bne.n	8001f06 <HAL_TIM_Encoder_MspInit+0xb6>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001e72:	4b93      	ldr	r3, [pc, #588]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001e74:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e76:	4a92      	ldr	r2, [pc, #584]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001e78:	f043 0301 	orr.w	r3, r3, #1
 8001e7c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e7e:	4b90      	ldr	r3, [pc, #576]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001e80:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e82:	f003 0301 	and.w	r3, r3, #1
 8001e86:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001e88:	6abb      	ldr	r3, [r7, #40]	@ 0x28

    __HAL_RCC_GPIOE_CLK_ENABLE();
 8001e8a:	4b8d      	ldr	r3, [pc, #564]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e8e:	4a8c      	ldr	r2, [pc, #560]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001e90:	f043 0310 	orr.w	r3, r3, #16
 8001e94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001e96:	4b8a      	ldr	r3, [pc, #552]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001e98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001e9a:	f003 0310 	and.w	r3, r3, #16
 8001e9e:	627b      	str	r3, [r7, #36]	@ 0x24
 8001ea0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    /**TIM1 GPIO Configuration
    PE9     ------> TIM1_CH1
    PE11     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_LF1_Pin|ENCODER_LF2_Pin;
 8001ea2:	f44f 6320 	mov.w	r3, #2560	@ 0xa00
 8001ea6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001ea8:	2302      	movs	r3, #2
 8001eaa:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eac:	2300      	movs	r3, #0
 8001eae:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001eb8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4881      	ldr	r0, [pc, #516]	@ (80020c4 <HAL_TIM_Encoder_MspInit+0x274>)
 8001ec0:	f001 f9a4 	bl	800320c <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	2105      	movs	r1, #5
 8001ec8:	2018      	movs	r0, #24
 8001eca:	f000 fdec 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001ece:	2018      	movs	r0, #24
 8001ed0:	f000 fe05 	bl	8002ade <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 5, 0);
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	2105      	movs	r1, #5
 8001ed8:	2019      	movs	r0, #25
 8001eda:	f000 fde4 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8001ede:	2019      	movs	r0, #25
 8001ee0:	f000 fdfd 	bl	8002ade <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 5, 0);
 8001ee4:	2200      	movs	r2, #0
 8001ee6:	2105      	movs	r1, #5
 8001ee8:	201a      	movs	r0, #26
 8001eea:	f000 fddc 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8001eee:	201a      	movs	r0, #26
 8001ef0:	f000 fdf5 	bl	8002ade <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 5, 0);
 8001ef4:	2200      	movs	r2, #0
 8001ef6:	2105      	movs	r1, #5
 8001ef8:	201b      	movs	r0, #27
 8001efa:	f000 fdd4 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8001efe:	201b      	movs	r0, #27
 8001f00:	f000 fded 	bl	8002ade <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8001f04:	e0d5      	b.n	80020b2 <HAL_TIM_Encoder_MspInit+0x262>
  else if(tim_encoderHandle->Instance==TIM3)
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	681b      	ldr	r3, [r3, #0]
 8001f0a:	4a6f      	ldr	r2, [pc, #444]	@ (80020c8 <HAL_TIM_Encoder_MspInit+0x278>)
 8001f0c:	4293      	cmp	r3, r2
 8001f0e:	d14c      	bne.n	8001faa <HAL_TIM_Encoder_MspInit+0x15a>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f10:	4b6b      	ldr	r3, [pc, #428]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001f12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f14:	4a6a      	ldr	r2, [pc, #424]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001f16:	f043 0302 	orr.w	r3, r3, #2
 8001f1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f1c:	4b68      	ldr	r3, [pc, #416]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001f1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f20:	f003 0302 	and.w	r3, r3, #2
 8001f24:	623b      	str	r3, [r7, #32]
 8001f26:	6a3b      	ldr	r3, [r7, #32]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f28:	4b65      	ldr	r3, [pc, #404]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001f2a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f2c:	4a64      	ldr	r2, [pc, #400]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001f2e:	f043 0301 	orr.w	r3, r3, #1
 8001f32:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f34:	4b62      	ldr	r3, [pc, #392]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f38:	f003 0301 	and.w	r3, r3, #1
 8001f3c:	61fb      	str	r3, [r7, #28]
 8001f3e:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f40:	4b5f      	ldr	r3, [pc, #380]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001f42:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f44:	4a5e      	ldr	r2, [pc, #376]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001f46:	f043 0302 	orr.w	r3, r3, #2
 8001f4a:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f4c:	4b5c      	ldr	r3, [pc, #368]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001f4e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f50:	f003 0302 	and.w	r3, r3, #2
 8001f54:	61bb      	str	r3, [r7, #24]
 8001f56:	69bb      	ldr	r3, [r7, #24]
    GPIO_InitStruct.Pin = ENCODER_LB1_Pin;
 8001f58:	2340      	movs	r3, #64	@ 0x40
 8001f5a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f5c:	2302      	movs	r3, #2
 8001f5e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f60:	2300      	movs	r3, #0
 8001f62:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f64:	2300      	movs	r3, #0
 8001f66:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f68:	2302      	movs	r3, #2
 8001f6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_LB1_GPIO_Port, &GPIO_InitStruct);
 8001f6c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f70:	4619      	mov	r1, r3
 8001f72:	4856      	ldr	r0, [pc, #344]	@ (80020cc <HAL_TIM_Encoder_MspInit+0x27c>)
 8001f74:	f001 f94a 	bl	800320c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENCODER_LB2_Pin;
 8001f78:	2320      	movs	r3, #32
 8001f7a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f7c:	2302      	movs	r3, #2
 8001f7e:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f80:	2300      	movs	r3, #0
 8001f82:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001f84:	2300      	movs	r3, #0
 8001f86:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001f88:	2302      	movs	r3, #2
 8001f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(ENCODER_LB2_GPIO_Port, &GPIO_InitStruct);
 8001f8c:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001f90:	4619      	mov	r1, r3
 8001f92:	484f      	ldr	r0, [pc, #316]	@ (80020d0 <HAL_TIM_Encoder_MspInit+0x280>)
 8001f94:	f001 f93a 	bl	800320c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8001f98:	2200      	movs	r2, #0
 8001f9a:	2105      	movs	r1, #5
 8001f9c:	201d      	movs	r0, #29
 8001f9e:	f000 fd82 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8001fa2:	201d      	movs	r0, #29
 8001fa4:	f000 fd9b 	bl	8002ade <HAL_NVIC_EnableIRQ>
}
 8001fa8:	e083      	b.n	80020b2 <HAL_TIM_Encoder_MspInit+0x262>
  else if(tim_encoderHandle->Instance==TIM4)
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	681b      	ldr	r3, [r3, #0]
 8001fae:	4a49      	ldr	r2, [pc, #292]	@ (80020d4 <HAL_TIM_Encoder_MspInit+0x284>)
 8001fb0:	4293      	cmp	r3, r2
 8001fb2:	d131      	bne.n	8002018 <HAL_TIM_Encoder_MspInit+0x1c8>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001fb4:	4b42      	ldr	r3, [pc, #264]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001fb6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fb8:	4a41      	ldr	r2, [pc, #260]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001fba:	f043 0304 	orr.w	r3, r3, #4
 8001fbe:	6413      	str	r3, [r2, #64]	@ 0x40
 8001fc0:	4b3f      	ldr	r3, [pc, #252]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001fc2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001fc4:	f003 0304 	and.w	r3, r3, #4
 8001fc8:	617b      	str	r3, [r7, #20]
 8001fca:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8001fcc:	4b3c      	ldr	r3, [pc, #240]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd0:	4a3b      	ldr	r2, [pc, #236]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001fd2:	f043 0308 	orr.w	r3, r3, #8
 8001fd6:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fd8:	4b39      	ldr	r3, [pc, #228]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8001fda:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fdc:	f003 0308 	and.w	r3, r3, #8
 8001fe0:	613b      	str	r3, [r7, #16]
 8001fe2:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = ENCODER_RF1_Pin|ENCODER_RF2_Pin;
 8001fe4:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 8001fe8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fea:	2302      	movs	r3, #2
 8001fec:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fee:	2300      	movs	r3, #0
 8001ff0:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001ff2:	2300      	movs	r3, #0
 8001ff4:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001ff6:	2302      	movs	r3, #2
 8001ff8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8001ffa:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8001ffe:	4619      	mov	r1, r3
 8002000:	4835      	ldr	r0, [pc, #212]	@ (80020d8 <HAL_TIM_Encoder_MspInit+0x288>)
 8002002:	f001 f903 	bl	800320c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM4_IRQn, 5, 0);
 8002006:	2200      	movs	r2, #0
 8002008:	2105      	movs	r1, #5
 800200a:	201e      	movs	r0, #30
 800200c:	f000 fd4b 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002010:	201e      	movs	r0, #30
 8002012:	f000 fd64 	bl	8002ade <HAL_NVIC_EnableIRQ>
}
 8002016:	e04c      	b.n	80020b2 <HAL_TIM_Encoder_MspInit+0x262>
  else if(tim_encoderHandle->Instance==TIM8)
 8002018:	687b      	ldr	r3, [r7, #4]
 800201a:	681b      	ldr	r3, [r3, #0]
 800201c:	4a2f      	ldr	r2, [pc, #188]	@ (80020dc <HAL_TIM_Encoder_MspInit+0x28c>)
 800201e:	4293      	cmp	r3, r2
 8002020:	d147      	bne.n	80020b2 <HAL_TIM_Encoder_MspInit+0x262>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8002022:	4b27      	ldr	r3, [pc, #156]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8002024:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002026:	4a26      	ldr	r2, [pc, #152]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8002028:	f043 0302 	orr.w	r3, r3, #2
 800202c:	6453      	str	r3, [r2, #68]	@ 0x44
 800202e:	4b24      	ldr	r3, [pc, #144]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8002030:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002032:	f003 0302 	and.w	r3, r3, #2
 8002036:	60fb      	str	r3, [r7, #12]
 8002038:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800203a:	4b21      	ldr	r3, [pc, #132]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203e:	4a20      	ldr	r2, [pc, #128]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8002040:	f043 0304 	orr.w	r3, r3, #4
 8002044:	6313      	str	r3, [r2, #48]	@ 0x30
 8002046:	4b1e      	ldr	r3, [pc, #120]	@ (80020c0 <HAL_TIM_Encoder_MspInit+0x270>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800204a:	f003 0304 	and.w	r3, r3, #4
 800204e:	60bb      	str	r3, [r7, #8]
 8002050:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENCODER_RB1_Pin|ENCODER_RB2_Pin;
 8002052:	23c0      	movs	r3, #192	@ 0xc0
 8002054:	62fb      	str	r3, [r7, #44]	@ 0x2c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002056:	2302      	movs	r3, #2
 8002058:	633b      	str	r3, [r7, #48]	@ 0x30
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205a:	2300      	movs	r3, #0
 800205c:	637b      	str	r3, [r7, #52]	@ 0x34
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205e:	2300      	movs	r3, #0
 8002060:	63bb      	str	r3, [r7, #56]	@ 0x38
    GPIO_InitStruct.Alternate = GPIO_AF3_TIM8;
 8002062:	2303      	movs	r3, #3
 8002064:	63fb      	str	r3, [r7, #60]	@ 0x3c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002066:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800206a:	4619      	mov	r1, r3
 800206c:	481c      	ldr	r0, [pc, #112]	@ (80020e0 <HAL_TIM_Encoder_MspInit+0x290>)
 800206e:	f001 f8cd 	bl	800320c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 8002072:	2200      	movs	r2, #0
 8002074:	2105      	movs	r1, #5
 8002076:	202b      	movs	r0, #43	@ 0x2b
 8002078:	f000 fd15 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 800207c:	202b      	movs	r0, #43	@ 0x2b
 800207e:	f000 fd2e 	bl	8002ade <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_TIM13_IRQn, 5, 0);
 8002082:	2200      	movs	r2, #0
 8002084:	2105      	movs	r1, #5
 8002086:	202c      	movs	r0, #44	@ 0x2c
 8002088:	f000 fd0d 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_TIM13_IRQn);
 800208c:	202c      	movs	r0, #44	@ 0x2c
 800208e:	f000 fd26 	bl	8002ade <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_TIM14_IRQn, 5, 0);
 8002092:	2200      	movs	r2, #0
 8002094:	2105      	movs	r1, #5
 8002096:	202d      	movs	r0, #45	@ 0x2d
 8002098:	f000 fd05 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_TIM14_IRQn);
 800209c:	202d      	movs	r0, #45	@ 0x2d
 800209e:	f000 fd1e 	bl	8002ade <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 5, 0);
 80020a2:	2200      	movs	r2, #0
 80020a4:	2105      	movs	r1, #5
 80020a6:	202e      	movs	r0, #46	@ 0x2e
 80020a8:	f000 fcfd 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 80020ac:	202e      	movs	r0, #46	@ 0x2e
 80020ae:	f000 fd16 	bl	8002ade <HAL_NVIC_EnableIRQ>
}
 80020b2:	bf00      	nop
 80020b4:	3740      	adds	r7, #64	@ 0x40
 80020b6:	46bd      	mov	sp, r7
 80020b8:	bd80      	pop	{r7, pc}
 80020ba:	bf00      	nop
 80020bc:	40010000 	.word	0x40010000
 80020c0:	40023800 	.word	0x40023800
 80020c4:	40021000 	.word	0x40021000
 80020c8:	40000400 	.word	0x40000400
 80020cc:	40020000 	.word	0x40020000
 80020d0:	40020400 	.word	0x40020400
 80020d4:	40000800 	.word	0x40000800
 80020d8:	40020c00 	.word	0x40020c00
 80020dc:	40010400 	.word	0x40010400
 80020e0:	40020800 	.word	0x40020800

080020e4 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 80020e4:	b580      	push	{r7, lr}
 80020e6:	b086      	sub	sp, #24
 80020e8:	af00      	add	r7, sp, #0
 80020ea:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 80020ec:	687b      	ldr	r3, [r7, #4]
 80020ee:	681b      	ldr	r3, [r3, #0]
 80020f0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020f4:	d114      	bne.n	8002120 <HAL_TIM_PWM_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80020f6:	4b26      	ldr	r3, [pc, #152]	@ (8002190 <HAL_TIM_PWM_MspInit+0xac>)
 80020f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020fa:	4a25      	ldr	r2, [pc, #148]	@ (8002190 <HAL_TIM_PWM_MspInit+0xac>)
 80020fc:	f043 0301 	orr.w	r3, r3, #1
 8002100:	6413      	str	r3, [r2, #64]	@ 0x40
 8002102:	4b23      	ldr	r3, [pc, #140]	@ (8002190 <HAL_TIM_PWM_MspInit+0xac>)
 8002104:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002106:	f003 0301 	and.w	r3, r3, #1
 800210a:	617b      	str	r3, [r7, #20]
 800210c:	697b      	ldr	r3, [r7, #20]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800210e:	2200      	movs	r2, #0
 8002110:	2105      	movs	r1, #5
 8002112:	201c      	movs	r0, #28
 8002114:	f000 fcc7 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002118:	201c      	movs	r0, #28
 800211a:	f000 fce0 	bl	8002ade <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
  /* USER CODE BEGIN TIM12_MspInit 1 */

  /* USER CODE END TIM12_MspInit 1 */
  }
}
 800211e:	e032      	b.n	8002186 <HAL_TIM_PWM_MspInit+0xa2>
  else if(tim_pwmHandle->Instance==TIM5)
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	681b      	ldr	r3, [r3, #0]
 8002124:	4a1b      	ldr	r2, [pc, #108]	@ (8002194 <HAL_TIM_PWM_MspInit+0xb0>)
 8002126:	4293      	cmp	r3, r2
 8002128:	d114      	bne.n	8002154 <HAL_TIM_PWM_MspInit+0x70>
    __HAL_RCC_TIM5_CLK_ENABLE();
 800212a:	4b19      	ldr	r3, [pc, #100]	@ (8002190 <HAL_TIM_PWM_MspInit+0xac>)
 800212c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800212e:	4a18      	ldr	r2, [pc, #96]	@ (8002190 <HAL_TIM_PWM_MspInit+0xac>)
 8002130:	f043 0308 	orr.w	r3, r3, #8
 8002134:	6413      	str	r3, [r2, #64]	@ 0x40
 8002136:	4b16      	ldr	r3, [pc, #88]	@ (8002190 <HAL_TIM_PWM_MspInit+0xac>)
 8002138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800213a:	f003 0308 	and.w	r3, r3, #8
 800213e:	613b      	str	r3, [r7, #16]
 8002140:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM5_IRQn, 5, 0);
 8002142:	2200      	movs	r2, #0
 8002144:	2105      	movs	r1, #5
 8002146:	2032      	movs	r0, #50	@ 0x32
 8002148:	f000 fcad 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800214c:	2032      	movs	r0, #50	@ 0x32
 800214e:	f000 fcc6 	bl	8002ade <HAL_NVIC_EnableIRQ>
}
 8002152:	e018      	b.n	8002186 <HAL_TIM_PWM_MspInit+0xa2>
  else if(tim_pwmHandle->Instance==TIM12)
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	4a0f      	ldr	r2, [pc, #60]	@ (8002198 <HAL_TIM_PWM_MspInit+0xb4>)
 800215a:	4293      	cmp	r3, r2
 800215c:	d113      	bne.n	8002186 <HAL_TIM_PWM_MspInit+0xa2>
    __HAL_RCC_TIM12_CLK_ENABLE();
 800215e:	4b0c      	ldr	r3, [pc, #48]	@ (8002190 <HAL_TIM_PWM_MspInit+0xac>)
 8002160:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002162:	4a0b      	ldr	r2, [pc, #44]	@ (8002190 <HAL_TIM_PWM_MspInit+0xac>)
 8002164:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002168:	6413      	str	r3, [r2, #64]	@ 0x40
 800216a:	4b09      	ldr	r3, [pc, #36]	@ (8002190 <HAL_TIM_PWM_MspInit+0xac>)
 800216c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800216e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002172:	60fb      	str	r3, [r7, #12]
 8002174:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM8_BRK_TIM12_IRQn, 5, 0);
 8002176:	2200      	movs	r2, #0
 8002178:	2105      	movs	r1, #5
 800217a:	202b      	movs	r0, #43	@ 0x2b
 800217c:	f000 fc93 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_TIM12_IRQn);
 8002180:	202b      	movs	r0, #43	@ 0x2b
 8002182:	f000 fcac 	bl	8002ade <HAL_NVIC_EnableIRQ>
}
 8002186:	bf00      	nop
 8002188:	3718      	adds	r7, #24
 800218a:	46bd      	mov	sp, r7
 800218c:	bd80      	pop	{r7, pc}
 800218e:	bf00      	nop
 8002190:	40023800 	.word	0x40023800
 8002194:	40000c00 	.word	0x40000c00
 8002198:	40001800 	.word	0x40001800

0800219c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 800219c:	b580      	push	{r7, lr}
 800219e:	b084      	sub	sp, #16
 80021a0:	af00      	add	r7, sp, #0
 80021a2:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM6)
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	4a1a      	ldr	r2, [pc, #104]	@ (8002214 <HAL_TIM_Base_MspInit+0x78>)
 80021aa:	4293      	cmp	r3, r2
 80021ac:	d114      	bne.n	80021d8 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM6_MspInit 0 */

  /* USER CODE END TIM6_MspInit 0 */
    /* TIM6 clock enable */
    __HAL_RCC_TIM6_CLK_ENABLE();
 80021ae:	4b1a      	ldr	r3, [pc, #104]	@ (8002218 <HAL_TIM_Base_MspInit+0x7c>)
 80021b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021b2:	4a19      	ldr	r2, [pc, #100]	@ (8002218 <HAL_TIM_Base_MspInit+0x7c>)
 80021b4:	f043 0310 	orr.w	r3, r3, #16
 80021b8:	6413      	str	r3, [r2, #64]	@ 0x40
 80021ba:	4b17      	ldr	r3, [pc, #92]	@ (8002218 <HAL_TIM_Base_MspInit+0x7c>)
 80021bc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80021be:	f003 0310 	and.w	r3, r3, #16
 80021c2:	60fb      	str	r3, [r7, #12]
 80021c4:	68fb      	ldr	r3, [r7, #12]

    /* TIM6 interrupt Init */
    HAL_NVIC_SetPriority(TIM6_DAC_IRQn, 5, 0);
 80021c6:	2200      	movs	r2, #0
 80021c8:	2105      	movs	r1, #5
 80021ca:	2036      	movs	r0, #54	@ 0x36
 80021cc:	f000 fc6b 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80021d0:	2036      	movs	r0, #54	@ 0x36
 80021d2:	f000 fc84 	bl	8002ade <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
  /* USER CODE BEGIN TIM9_MspInit 1 */

  /* USER CODE END TIM9_MspInit 1 */
  }
}
 80021d6:	e018      	b.n	800220a <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM9)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a0f      	ldr	r2, [pc, #60]	@ (800221c <HAL_TIM_Base_MspInit+0x80>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d113      	bne.n	800220a <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM9_CLK_ENABLE();
 80021e2:	4b0d      	ldr	r3, [pc, #52]	@ (8002218 <HAL_TIM_Base_MspInit+0x7c>)
 80021e4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021e6:	4a0c      	ldr	r2, [pc, #48]	@ (8002218 <HAL_TIM_Base_MspInit+0x7c>)
 80021e8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80021ec:	6453      	str	r3, [r2, #68]	@ 0x44
 80021ee:	4b0a      	ldr	r3, [pc, #40]	@ (8002218 <HAL_TIM_Base_MspInit+0x7c>)
 80021f0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80021f6:	60bb      	str	r3, [r7, #8]
 80021f8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 5, 0);
 80021fa:	2200      	movs	r2, #0
 80021fc:	2105      	movs	r1, #5
 80021fe:	2018      	movs	r0, #24
 8002200:	f000 fc51 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002204:	2018      	movs	r0, #24
 8002206:	f000 fc6a 	bl	8002ade <HAL_NVIC_EnableIRQ>
}
 800220a:	bf00      	nop
 800220c:	3710      	adds	r7, #16
 800220e:	46bd      	mov	sp, r7
 8002210:	bd80      	pop	{r7, pc}
 8002212:	bf00      	nop
 8002214:	40001000 	.word	0x40001000
 8002218:	40023800 	.word	0x40023800
 800221c:	40014000 	.word	0x40014000

08002220 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002220:	b580      	push	{r7, lr}
 8002222:	b08c      	sub	sp, #48	@ 0x30
 8002224:	af00      	add	r7, sp, #0
 8002226:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002228:	f107 031c 	add.w	r3, r7, #28
 800222c:	2200      	movs	r2, #0
 800222e:	601a      	str	r2, [r3, #0]
 8002230:	605a      	str	r2, [r3, #4]
 8002232:	609a      	str	r2, [r3, #8]
 8002234:	60da      	str	r2, [r3, #12]
 8002236:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	681b      	ldr	r3, [r3, #0]
 800223c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002240:	d139      	bne.n	80022b6 <HAL_TIM_MspPostInit+0x96>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002242:	4b41      	ldr	r3, [pc, #260]	@ (8002348 <HAL_TIM_MspPostInit+0x128>)
 8002244:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002246:	4a40      	ldr	r2, [pc, #256]	@ (8002348 <HAL_TIM_MspPostInit+0x128>)
 8002248:	f043 0301 	orr.w	r3, r3, #1
 800224c:	6313      	str	r3, [r2, #48]	@ 0x30
 800224e:	4b3e      	ldr	r3, [pc, #248]	@ (8002348 <HAL_TIM_MspPostInit+0x128>)
 8002250:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002252:	f003 0301 	and.w	r3, r3, #1
 8002256:	61bb      	str	r3, [r7, #24]
 8002258:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800225a:	4b3b      	ldr	r3, [pc, #236]	@ (8002348 <HAL_TIM_MspPostInit+0x128>)
 800225c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800225e:	4a3a      	ldr	r2, [pc, #232]	@ (8002348 <HAL_TIM_MspPostInit+0x128>)
 8002260:	f043 0302 	orr.w	r3, r3, #2
 8002264:	6313      	str	r3, [r2, #48]	@ 0x30
 8002266:	4b38      	ldr	r3, [pc, #224]	@ (8002348 <HAL_TIM_MspPostInit+0x128>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226a:	f003 0302 	and.w	r3, r3, #2
 800226e:	617b      	str	r3, [r7, #20]
 8002270:	697b      	ldr	r3, [r7, #20]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    PB11     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = MOTOR_RF_Pin;
 8002272:	2320      	movs	r3, #32
 8002274:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002276:	2302      	movs	r3, #2
 8002278:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800227a:	2300      	movs	r3, #0
 800227c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800227e:	2300      	movs	r3, #0
 8002280:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002282:	2301      	movs	r3, #1
 8002284:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MOTOR_RF_GPIO_Port, &GPIO_InitStruct);
 8002286:	f107 031c 	add.w	r3, r7, #28
 800228a:	4619      	mov	r1, r3
 800228c:	482f      	ldr	r0, [pc, #188]	@ (800234c <HAL_TIM_MspPostInit+0x12c>)
 800228e:	f000 ffbd 	bl	800320c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = MOTOR_LF_Pin;
 8002292:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8002296:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002298:	2302      	movs	r3, #2
 800229a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800229c:	2300      	movs	r3, #0
 800229e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022a0:	2300      	movs	r3, #0
 80022a2:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 80022a4:	2301      	movs	r3, #1
 80022a6:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(MOTOR_LF_GPIO_Port, &GPIO_InitStruct);
 80022a8:	f107 031c 	add.w	r3, r7, #28
 80022ac:	4619      	mov	r1, r3
 80022ae:	4828      	ldr	r0, [pc, #160]	@ (8002350 <HAL_TIM_MspPostInit+0x130>)
 80022b0:	f000 ffac 	bl	800320c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM12_MspPostInit 1 */

  /* USER CODE END TIM12_MspPostInit 1 */
  }

}
 80022b4:	e043      	b.n	800233e <HAL_TIM_MspPostInit+0x11e>
  else if(timHandle->Instance==TIM5)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a26      	ldr	r2, [pc, #152]	@ (8002354 <HAL_TIM_MspPostInit+0x134>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d11c      	bne.n	80022fa <HAL_TIM_MspPostInit+0xda>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022c0:	4b21      	ldr	r3, [pc, #132]	@ (8002348 <HAL_TIM_MspPostInit+0x128>)
 80022c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022c4:	4a20      	ldr	r2, [pc, #128]	@ (8002348 <HAL_TIM_MspPostInit+0x128>)
 80022c6:	f043 0301 	orr.w	r3, r3, #1
 80022ca:	6313      	str	r3, [r2, #48]	@ 0x30
 80022cc:	4b1e      	ldr	r3, [pc, #120]	@ (8002348 <HAL_TIM_MspPostInit+0x128>)
 80022ce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022d0:	f003 0301 	and.w	r3, r3, #1
 80022d4:	613b      	str	r3, [r7, #16]
 80022d6:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = MOTOR_RB_Pin|MOTOR_LB_Pin;
 80022d8:	2309      	movs	r3, #9
 80022da:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022dc:	2302      	movs	r3, #2
 80022de:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e0:	2300      	movs	r3, #0
 80022e2:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022e4:	2300      	movs	r3, #0
 80022e6:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM5;
 80022e8:	2302      	movs	r3, #2
 80022ea:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022ec:	f107 031c 	add.w	r3, r7, #28
 80022f0:	4619      	mov	r1, r3
 80022f2:	4816      	ldr	r0, [pc, #88]	@ (800234c <HAL_TIM_MspPostInit+0x12c>)
 80022f4:	f000 ff8a 	bl	800320c <HAL_GPIO_Init>
}
 80022f8:	e021      	b.n	800233e <HAL_TIM_MspPostInit+0x11e>
  else if(timHandle->Instance==TIM12)
 80022fa:	687b      	ldr	r3, [r7, #4]
 80022fc:	681b      	ldr	r3, [r3, #0]
 80022fe:	4a16      	ldr	r2, [pc, #88]	@ (8002358 <HAL_TIM_MspPostInit+0x138>)
 8002300:	4293      	cmp	r3, r2
 8002302:	d11c      	bne.n	800233e <HAL_TIM_MspPostInit+0x11e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002304:	4b10      	ldr	r3, [pc, #64]	@ (8002348 <HAL_TIM_MspPostInit+0x128>)
 8002306:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002308:	4a0f      	ldr	r2, [pc, #60]	@ (8002348 <HAL_TIM_MspPostInit+0x128>)
 800230a:	f043 0302 	orr.w	r3, r3, #2
 800230e:	6313      	str	r3, [r2, #48]	@ 0x30
 8002310:	4b0d      	ldr	r3, [pc, #52]	@ (8002348 <HAL_TIM_MspPostInit+0x128>)
 8002312:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002314:	f003 0302 	and.w	r3, r3, #2
 8002318:	60fb      	str	r3, [r7, #12]
 800231a:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = BUZZER_Pin;
 800231c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002320:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002322:	2302      	movs	r3, #2
 8002324:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002326:	2300      	movs	r3, #0
 8002328:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800232a:	2300      	movs	r3, #0
 800232c:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF9_TIM12;
 800232e:	2309      	movs	r3, #9
 8002330:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(BUZZER_GPIO_Port, &GPIO_InitStruct);
 8002332:	f107 031c 	add.w	r3, r7, #28
 8002336:	4619      	mov	r1, r3
 8002338:	4805      	ldr	r0, [pc, #20]	@ (8002350 <HAL_TIM_MspPostInit+0x130>)
 800233a:	f000 ff67 	bl	800320c <HAL_GPIO_Init>
}
 800233e:	bf00      	nop
 8002340:	3730      	adds	r7, #48	@ 0x30
 8002342:	46bd      	mov	sp, r7
 8002344:	bd80      	pop	{r7, pc}
 8002346:	bf00      	nop
 8002348:	40023800 	.word	0x40023800
 800234c:	40020000 	.word	0x40020000
 8002350:	40020400 	.word	0x40020400
 8002354:	40000c00 	.word	0x40000c00
 8002358:	40001800 	.word	0x40001800

0800235c <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_tx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002360:	4b14      	ldr	r3, [pc, #80]	@ (80023b4 <MX_USART2_UART_Init+0x58>)
 8002362:	4a15      	ldr	r2, [pc, #84]	@ (80023b8 <MX_USART2_UART_Init+0x5c>)
 8002364:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8002366:	4b13      	ldr	r3, [pc, #76]	@ (80023b4 <MX_USART2_UART_Init+0x58>)
 8002368:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 800236c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800236e:	4b11      	ldr	r3, [pc, #68]	@ (80023b4 <MX_USART2_UART_Init+0x58>)
 8002370:	2200      	movs	r2, #0
 8002372:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002374:	4b0f      	ldr	r3, [pc, #60]	@ (80023b4 <MX_USART2_UART_Init+0x58>)
 8002376:	2200      	movs	r2, #0
 8002378:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800237a:	4b0e      	ldr	r3, [pc, #56]	@ (80023b4 <MX_USART2_UART_Init+0x58>)
 800237c:	2200      	movs	r2, #0
 800237e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002380:	4b0c      	ldr	r3, [pc, #48]	@ (80023b4 <MX_USART2_UART_Init+0x58>)
 8002382:	220c      	movs	r2, #12
 8002384:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002386:	4b0b      	ldr	r3, [pc, #44]	@ (80023b4 <MX_USART2_UART_Init+0x58>)
 8002388:	2200      	movs	r2, #0
 800238a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800238c:	4b09      	ldr	r3, [pc, #36]	@ (80023b4 <MX_USART2_UART_Init+0x58>)
 800238e:	2200      	movs	r2, #0
 8002390:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002392:	4b08      	ldr	r3, [pc, #32]	@ (80023b4 <MX_USART2_UART_Init+0x58>)
 8002394:	2200      	movs	r2, #0
 8002396:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002398:	4b06      	ldr	r3, [pc, #24]	@ (80023b4 <MX_USART2_UART_Init+0x58>)
 800239a:	2200      	movs	r2, #0
 800239c:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800239e:	4805      	ldr	r0, [pc, #20]	@ (80023b4 <MX_USART2_UART_Init+0x58>)
 80023a0:	f003 ffd8 	bl	8006354 <HAL_UART_Init>
 80023a4:	4603      	mov	r3, r0
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d001      	beq.n	80023ae <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 80023aa:	f7ff f955 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80023ae:	bf00      	nop
 80023b0:	bd80      	pop	{r7, pc}
 80023b2:	bf00      	nop
 80023b4:	200003f4 	.word	0x200003f4
 80023b8:	40004400 	.word	0x40004400

080023bc <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 80023bc:	b580      	push	{r7, lr}
 80023be:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 80023c0:	4b14      	ldr	r3, [pc, #80]	@ (8002414 <MX_USART3_UART_Init+0x58>)
 80023c2:	4a15      	ldr	r2, [pc, #84]	@ (8002418 <MX_USART3_UART_Init+0x5c>)
 80023c4:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 80023c6:	4b13      	ldr	r3, [pc, #76]	@ (8002414 <MX_USART3_UART_Init+0x58>)
 80023c8:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80023cc:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 80023ce:	4b11      	ldr	r3, [pc, #68]	@ (8002414 <MX_USART3_UART_Init+0x58>)
 80023d0:	2200      	movs	r2, #0
 80023d2:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 80023d4:	4b0f      	ldr	r3, [pc, #60]	@ (8002414 <MX_USART3_UART_Init+0x58>)
 80023d6:	2200      	movs	r2, #0
 80023d8:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 80023da:	4b0e      	ldr	r3, [pc, #56]	@ (8002414 <MX_USART3_UART_Init+0x58>)
 80023dc:	2200      	movs	r2, #0
 80023de:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 80023e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002414 <MX_USART3_UART_Init+0x58>)
 80023e2:	220c      	movs	r2, #12
 80023e4:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80023e6:	4b0b      	ldr	r3, [pc, #44]	@ (8002414 <MX_USART3_UART_Init+0x58>)
 80023e8:	2200      	movs	r2, #0
 80023ea:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 80023ec:	4b09      	ldr	r3, [pc, #36]	@ (8002414 <MX_USART3_UART_Init+0x58>)
 80023ee:	2200      	movs	r2, #0
 80023f0:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 80023f2:	4b08      	ldr	r3, [pc, #32]	@ (8002414 <MX_USART3_UART_Init+0x58>)
 80023f4:	2200      	movs	r2, #0
 80023f6:	621a      	str	r2, [r3, #32]
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80023f8:	4b06      	ldr	r3, [pc, #24]	@ (8002414 <MX_USART3_UART_Init+0x58>)
 80023fa:	2200      	movs	r2, #0
 80023fc:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart3) != HAL_OK)
 80023fe:	4805      	ldr	r0, [pc, #20]	@ (8002414 <MX_USART3_UART_Init+0x58>)
 8002400:	f003 ffa8 	bl	8006354 <HAL_UART_Init>
 8002404:	4603      	mov	r3, r0
 8002406:	2b00      	cmp	r3, #0
 8002408:	d001      	beq.n	800240e <MX_USART3_UART_Init+0x52>
  {
    Error_Handler();
 800240a:	f7ff f925 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 800240e:	bf00      	nop
 8002410:	bd80      	pop	{r7, pc}
 8002412:	bf00      	nop
 8002414:	2000047c 	.word	0x2000047c
 8002418:	40004800 	.word	0x40004800

0800241c <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 800241c:	b580      	push	{r7, lr}
 800241e:	b0b0      	sub	sp, #192	@ 0xc0
 8002420:	af00      	add	r7, sp, #0
 8002422:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002424:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 8002428:	2200      	movs	r2, #0
 800242a:	601a      	str	r2, [r3, #0]
 800242c:	605a      	str	r2, [r3, #4]
 800242e:	609a      	str	r2, [r3, #8]
 8002430:	60da      	str	r2, [r3, #12]
 8002432:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002434:	f107 031c 	add.w	r3, r7, #28
 8002438:	2290      	movs	r2, #144	@ 0x90
 800243a:	2100      	movs	r1, #0
 800243c:	4618      	mov	r0, r3
 800243e:	f008 fc65 	bl	800ad0c <memset>
  if(uartHandle->Instance==USART2)
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	4a79      	ldr	r2, [pc, #484]	@ (800262c <HAL_UART_MspInit+0x210>)
 8002448:	4293      	cmp	r3, r2
 800244a:	f040 80a0 	bne.w	800258e <HAL_UART_MspInit+0x172>

  /* USER CODE END USART2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 800244e:	2380      	movs	r3, #128	@ 0x80
 8002450:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002452:	2300      	movs	r3, #0
 8002454:	667b      	str	r3, [r7, #100]	@ 0x64
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002456:	f107 031c 	add.w	r3, r7, #28
 800245a:	4618      	mov	r0, r3
 800245c:	f001 ff24 	bl	80042a8 <HAL_RCCEx_PeriphCLKConfig>
 8002460:	4603      	mov	r3, r0
 8002462:	2b00      	cmp	r3, #0
 8002464:	d001      	beq.n	800246a <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8002466:	f7ff f8f7 	bl	8001658 <Error_Handler>
    }

    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800246a:	4b71      	ldr	r3, [pc, #452]	@ (8002630 <HAL_UART_MspInit+0x214>)
 800246c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800246e:	4a70      	ldr	r2, [pc, #448]	@ (8002630 <HAL_UART_MspInit+0x214>)
 8002470:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002474:	6413      	str	r3, [r2, #64]	@ 0x40
 8002476:	4b6e      	ldr	r3, [pc, #440]	@ (8002630 <HAL_UART_MspInit+0x214>)
 8002478:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800247a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800247e:	61bb      	str	r3, [r7, #24]
 8002480:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002482:	4b6b      	ldr	r3, [pc, #428]	@ (8002630 <HAL_UART_MspInit+0x214>)
 8002484:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002486:	4a6a      	ldr	r2, [pc, #424]	@ (8002630 <HAL_UART_MspInit+0x214>)
 8002488:	f043 0308 	orr.w	r3, r3, #8
 800248c:	6313      	str	r3, [r2, #48]	@ 0x30
 800248e:	4b68      	ldr	r3, [pc, #416]	@ (8002630 <HAL_UART_MspInit+0x214>)
 8002490:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002492:	f003 0308 	and.w	r3, r3, #8
 8002496:	617b      	str	r3, [r7, #20]
 8002498:	697b      	ldr	r3, [r7, #20]
    /**USART2 GPIO Configuration
    PD5     ------> USART2_TX
    PD6     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6;
 800249a:	2360      	movs	r3, #96	@ 0x60
 800249c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80024a0:	2302      	movs	r3, #2
 80024a2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a6:	2300      	movs	r3, #0
 80024a8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024ac:	2303      	movs	r3, #3
 80024ae:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80024b2:	2307      	movs	r3, #7
 80024b4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80024b8:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 80024bc:	4619      	mov	r1, r3
 80024be:	485d      	ldr	r0, [pc, #372]	@ (8002634 <HAL_UART_MspInit+0x218>)
 80024c0:	f000 fea4 	bl	800320c <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80024c4:	4b5c      	ldr	r3, [pc, #368]	@ (8002638 <HAL_UART_MspInit+0x21c>)
 80024c6:	4a5d      	ldr	r2, [pc, #372]	@ (800263c <HAL_UART_MspInit+0x220>)
 80024c8:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80024ca:	4b5b      	ldr	r3, [pc, #364]	@ (8002638 <HAL_UART_MspInit+0x21c>)
 80024cc:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80024d0:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80024d2:	4b59      	ldr	r3, [pc, #356]	@ (8002638 <HAL_UART_MspInit+0x21c>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80024d8:	4b57      	ldr	r3, [pc, #348]	@ (8002638 <HAL_UART_MspInit+0x21c>)
 80024da:	2200      	movs	r2, #0
 80024dc:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 80024de:	4b56      	ldr	r3, [pc, #344]	@ (8002638 <HAL_UART_MspInit+0x21c>)
 80024e0:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80024e4:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80024e6:	4b54      	ldr	r3, [pc, #336]	@ (8002638 <HAL_UART_MspInit+0x21c>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80024ec:	4b52      	ldr	r3, [pc, #328]	@ (8002638 <HAL_UART_MspInit+0x21c>)
 80024ee:	2200      	movs	r2, #0
 80024f0:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 80024f2:	4b51      	ldr	r3, [pc, #324]	@ (8002638 <HAL_UART_MspInit+0x21c>)
 80024f4:	2200      	movs	r2, #0
 80024f6:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 80024f8:	4b4f      	ldr	r3, [pc, #316]	@ (8002638 <HAL_UART_MspInit+0x21c>)
 80024fa:	2200      	movs	r2, #0
 80024fc:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80024fe:	4b4e      	ldr	r3, [pc, #312]	@ (8002638 <HAL_UART_MspInit+0x21c>)
 8002500:	2200      	movs	r2, #0
 8002502:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8002504:	484c      	ldr	r0, [pc, #304]	@ (8002638 <HAL_UART_MspInit+0x21c>)
 8002506:	f000 fb05 	bl	8002b14 <HAL_DMA_Init>
 800250a:	4603      	mov	r3, r0
 800250c:	2b00      	cmp	r3, #0
 800250e:	d001      	beq.n	8002514 <HAL_UART_MspInit+0xf8>
    {
      Error_Handler();
 8002510:	f7ff f8a2 	bl	8001658 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	4a48      	ldr	r2, [pc, #288]	@ (8002638 <HAL_UART_MspInit+0x21c>)
 8002518:	675a      	str	r2, [r3, #116]	@ 0x74
 800251a:	4a47      	ldr	r2, [pc, #284]	@ (8002638 <HAL_UART_MspInit+0x21c>)
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2_TX Init */
    hdma_usart2_tx.Instance = DMA1_Stream6;
 8002520:	4b47      	ldr	r3, [pc, #284]	@ (8002640 <HAL_UART_MspInit+0x224>)
 8002522:	4a48      	ldr	r2, [pc, #288]	@ (8002644 <HAL_UART_MspInit+0x228>)
 8002524:	601a      	str	r2, [r3, #0]
    hdma_usart2_tx.Init.Channel = DMA_CHANNEL_4;
 8002526:	4b46      	ldr	r3, [pc, #280]	@ (8002640 <HAL_UART_MspInit+0x224>)
 8002528:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 800252c:	605a      	str	r2, [r3, #4]
    hdma_usart2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 800252e:	4b44      	ldr	r3, [pc, #272]	@ (8002640 <HAL_UART_MspInit+0x224>)
 8002530:	2240      	movs	r2, #64	@ 0x40
 8002532:	609a      	str	r2, [r3, #8]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002534:	4b42      	ldr	r3, [pc, #264]	@ (8002640 <HAL_UART_MspInit+0x224>)
 8002536:	2200      	movs	r2, #0
 8002538:	60da      	str	r2, [r3, #12]
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800253a:	4b41      	ldr	r3, [pc, #260]	@ (8002640 <HAL_UART_MspInit+0x224>)
 800253c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002540:	611a      	str	r2, [r3, #16]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002542:	4b3f      	ldr	r3, [pc, #252]	@ (8002640 <HAL_UART_MspInit+0x224>)
 8002544:	2200      	movs	r2, #0
 8002546:	615a      	str	r2, [r3, #20]
    hdma_usart2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002548:	4b3d      	ldr	r3, [pc, #244]	@ (8002640 <HAL_UART_MspInit+0x224>)
 800254a:	2200      	movs	r2, #0
 800254c:	619a      	str	r2, [r3, #24]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800254e:	4b3c      	ldr	r3, [pc, #240]	@ (8002640 <HAL_UART_MspInit+0x224>)
 8002550:	2200      	movs	r2, #0
 8002552:	61da      	str	r2, [r3, #28]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002554:	4b3a      	ldr	r3, [pc, #232]	@ (8002640 <HAL_UART_MspInit+0x224>)
 8002556:	2200      	movs	r2, #0
 8002558:	621a      	str	r2, [r3, #32]
    hdma_usart2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800255a:	4b39      	ldr	r3, [pc, #228]	@ (8002640 <HAL_UART_MspInit+0x224>)
 800255c:	2200      	movs	r2, #0
 800255e:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8002560:	4837      	ldr	r0, [pc, #220]	@ (8002640 <HAL_UART_MspInit+0x224>)
 8002562:	f000 fad7 	bl	8002b14 <HAL_DMA_Init>
 8002566:	4603      	mov	r3, r0
 8002568:	2b00      	cmp	r3, #0
 800256a:	d001      	beq.n	8002570 <HAL_UART_MspInit+0x154>
    {
      Error_Handler();
 800256c:	f7ff f874 	bl	8001658 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart2_tx);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	4a33      	ldr	r2, [pc, #204]	@ (8002640 <HAL_UART_MspInit+0x224>)
 8002574:	671a      	str	r2, [r3, #112]	@ 0x70
 8002576:	4a32      	ldr	r2, [pc, #200]	@ (8002640 <HAL_UART_MspInit+0x224>)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6393      	str	r3, [r2, #56]	@ 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 800257c:	2200      	movs	r2, #0
 800257e:	2105      	movs	r1, #5
 8002580:	2026      	movs	r0, #38	@ 0x26
 8002582:	f000 fa90 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002586:	2026      	movs	r0, #38	@ 0x26
 8002588:	f000 faa9 	bl	8002ade <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 800258c:	e049      	b.n	8002622 <HAL_UART_MspInit+0x206>
  else if(uartHandle->Instance==USART3)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a2d      	ldr	r2, [pc, #180]	@ (8002648 <HAL_UART_MspInit+0x22c>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d144      	bne.n	8002622 <HAL_UART_MspInit+0x206>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002598:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800259c:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 800259e:	2300      	movs	r3, #0
 80025a0:	66bb      	str	r3, [r7, #104]	@ 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025a2:	f107 031c 	add.w	r3, r7, #28
 80025a6:	4618      	mov	r0, r3
 80025a8:	f001 fe7e 	bl	80042a8 <HAL_RCCEx_PeriphCLKConfig>
 80025ac:	4603      	mov	r3, r0
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d001      	beq.n	80025b6 <HAL_UART_MspInit+0x19a>
      Error_Handler();
 80025b2:	f7ff f851 	bl	8001658 <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 80025b6:	4b1e      	ldr	r3, [pc, #120]	@ (8002630 <HAL_UART_MspInit+0x214>)
 80025b8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025ba:	4a1d      	ldr	r2, [pc, #116]	@ (8002630 <HAL_UART_MspInit+0x214>)
 80025bc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80025c0:	6413      	str	r3, [r2, #64]	@ 0x40
 80025c2:	4b1b      	ldr	r3, [pc, #108]	@ (8002630 <HAL_UART_MspInit+0x214>)
 80025c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c6:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80025ca:	613b      	str	r3, [r7, #16]
 80025cc:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 80025ce:	4b18      	ldr	r3, [pc, #96]	@ (8002630 <HAL_UART_MspInit+0x214>)
 80025d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025d2:	4a17      	ldr	r2, [pc, #92]	@ (8002630 <HAL_UART_MspInit+0x214>)
 80025d4:	f043 0308 	orr.w	r3, r3, #8
 80025d8:	6313      	str	r3, [r2, #48]	@ 0x30
 80025da:	4b15      	ldr	r3, [pc, #84]	@ (8002630 <HAL_UART_MspInit+0x214>)
 80025dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80025de:	f003 0308 	and.w	r3, r3, #8
 80025e2:	60fb      	str	r3, [r7, #12]
 80025e4:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = STLK_RX_Pin|STLK_TX_Pin;
 80025e6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80025ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025ee:	2302      	movs	r3, #2
 80025f0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f4:	2300      	movs	r3, #0
 80025f6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025fa:	2303      	movs	r3, #3
 80025fc:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002600:	2307      	movs	r3, #7
 8002602:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002606:	f107 03ac 	add.w	r3, r7, #172	@ 0xac
 800260a:	4619      	mov	r1, r3
 800260c:	4809      	ldr	r0, [pc, #36]	@ (8002634 <HAL_UART_MspInit+0x218>)
 800260e:	f000 fdfd 	bl	800320c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002612:	2200      	movs	r2, #0
 8002614:	2105      	movs	r1, #5
 8002616:	2027      	movs	r0, #39	@ 0x27
 8002618:	f000 fa45 	bl	8002aa6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 800261c:	2027      	movs	r0, #39	@ 0x27
 800261e:	f000 fa5e 	bl	8002ade <HAL_NVIC_EnableIRQ>
}
 8002622:	bf00      	nop
 8002624:	37c0      	adds	r7, #192	@ 0xc0
 8002626:	46bd      	mov	sp, r7
 8002628:	bd80      	pop	{r7, pc}
 800262a:	bf00      	nop
 800262c:	40004400 	.word	0x40004400
 8002630:	40023800 	.word	0x40023800
 8002634:	40020c00 	.word	0x40020c00
 8002638:	20000504 	.word	0x20000504
 800263c:	40026088 	.word	0x40026088
 8002640:	20000564 	.word	0x20000564
 8002644:	400260a0 	.word	0x400260a0
 8002648:	40004800 	.word	0x40004800

0800264c <MX_USB_OTG_FS_PCD_Init>:
PCD_HandleTypeDef hpcd_USB_OTG_FS;

/* USB_OTG_FS init function */

void MX_USB_OTG_FS_PCD_Init(void)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	af00      	add	r7, sp, #0
  /* USER CODE END USB_OTG_FS_Init 0 */

  /* USER CODE BEGIN USB_OTG_FS_Init 1 */

  /* USER CODE END USB_OTG_FS_Init 1 */
  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 8002650:	4b14      	ldr	r3, [pc, #80]	@ (80026a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002652:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 8002656:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 6;
 8002658:	4b12      	ldr	r3, [pc, #72]	@ (80026a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800265a:	2206      	movs	r2, #6
 800265c:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800265e:	4b11      	ldr	r3, [pc, #68]	@ (80026a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002660:	2202      	movs	r2, #2
 8002662:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 8002664:	4b0f      	ldr	r3, [pc, #60]	@ (80026a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002666:	2200      	movs	r2, #0
 8002668:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800266a:	4b0e      	ldr	r3, [pc, #56]	@ (80026a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800266c:	2202      	movs	r2, #2
 800266e:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 8002670:	4b0c      	ldr	r3, [pc, #48]	@ (80026a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002672:	2201      	movs	r2, #1
 8002674:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 8002676:	4b0b      	ldr	r3, [pc, #44]	@ (80026a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002678:	2200      	movs	r2, #0
 800267a:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800267c:	4b09      	ldr	r3, [pc, #36]	@ (80026a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800267e:	2200      	movs	r2, #0
 8002680:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = ENABLE;
 8002682:	4b08      	ldr	r3, [pc, #32]	@ (80026a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002684:	2201      	movs	r2, #1
 8002686:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 8002688:	4b06      	ldr	r3, [pc, #24]	@ (80026a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 800268a:	2200      	movs	r2, #0
 800268c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800268e:	4805      	ldr	r0, [pc, #20]	@ (80026a4 <MX_USB_OTG_FS_PCD_Init+0x58>)
 8002690:	f000 ff9b 	bl	80035ca <HAL_PCD_Init>
 8002694:	4603      	mov	r3, r0
 8002696:	2b00      	cmp	r3, #0
 8002698:	d001      	beq.n	800269e <MX_USB_OTG_FS_PCD_Init+0x52>
  {
    Error_Handler();
 800269a:	f7fe ffdd 	bl	8001658 <Error_Handler>
  }
  /* USER CODE BEGIN USB_OTG_FS_Init 2 */

  /* USER CODE END USB_OTG_FS_Init 2 */

}
 800269e:	bf00      	nop
 80026a0:	bd80      	pop	{r7, pc}
 80026a2:	bf00      	nop
 80026a4:	200005c4 	.word	0x200005c4

080026a8 <HAL_PCD_MspInit>:

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 80026a8:	b580      	push	{r7, lr}
 80026aa:	b0ae      	sub	sp, #184	@ 0xb8
 80026ac:	af00      	add	r7, sp, #0
 80026ae:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80026b0:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 80026b4:	2200      	movs	r2, #0
 80026b6:	601a      	str	r2, [r3, #0]
 80026b8:	605a      	str	r2, [r3, #4]
 80026ba:	609a      	str	r2, [r3, #8]
 80026bc:	60da      	str	r2, [r3, #12]
 80026be:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80026c0:	f107 0314 	add.w	r3, r7, #20
 80026c4:	2290      	movs	r2, #144	@ 0x90
 80026c6:	2100      	movs	r1, #0
 80026c8:	4618      	mov	r0, r3
 80026ca:	f008 fb1f 	bl	800ad0c <memset>
  if(pcdHandle->Instance==USB_OTG_FS)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	681b      	ldr	r3, [r3, #0]
 80026d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80026d6:	d159      	bne.n	800278c <HAL_PCD_MspInit+0xe4>

  /* USER CODE END USB_OTG_FS_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_CLK48;
 80026d8:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 80026dc:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.Clk48ClockSelection = RCC_CLK48SOURCE_PLL;
 80026de:	2300      	movs	r3, #0
 80026e0:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80026e4:	f107 0314 	add.w	r3, r7, #20
 80026e8:	4618      	mov	r0, r3
 80026ea:	f001 fddd 	bl	80042a8 <HAL_RCCEx_PeriphCLKConfig>
 80026ee:	4603      	mov	r3, r0
 80026f0:	2b00      	cmp	r3, #0
 80026f2:	d001      	beq.n	80026f8 <HAL_PCD_MspInit+0x50>
    {
      Error_Handler();
 80026f4:	f7fe ffb0 	bl	8001658 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026f8:	4b26      	ldr	r3, [pc, #152]	@ (8002794 <HAL_PCD_MspInit+0xec>)
 80026fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80026fc:	4a25      	ldr	r2, [pc, #148]	@ (8002794 <HAL_PCD_MspInit+0xec>)
 80026fe:	f043 0301 	orr.w	r3, r3, #1
 8002702:	6313      	str	r3, [r2, #48]	@ 0x30
 8002704:	4b23      	ldr	r3, [pc, #140]	@ (8002794 <HAL_PCD_MspInit+0xec>)
 8002706:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002708:	f003 0301 	and.w	r3, r3, #1
 800270c:	613b      	str	r3, [r7, #16]
 800270e:	693b      	ldr	r3, [r7, #16]
    PA9     ------> USB_OTG_FS_VBUS
    PA10     ------> USB_OTG_FS_ID
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = USB_SOF_Pin|USB_ID_Pin|USB_DM_Pin|USB_DP_Pin;
 8002710:	f44f 53e8 	mov.w	r3, #7424	@ 0x1d00
 8002714:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002718:	2302      	movs	r3, #2
 800271a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800271e:	2300      	movs	r3, #0
 8002720:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002724:	2303      	movs	r3, #3
 8002726:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800272a:	230a      	movs	r3, #10
 800272c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002730:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002734:	4619      	mov	r1, r3
 8002736:	4818      	ldr	r0, [pc, #96]	@ (8002798 <HAL_PCD_MspInit+0xf0>)
 8002738:	f000 fd68 	bl	800320c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = USB_VBUS_Pin;
 800273c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002740:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002744:	2300      	movs	r3, #0
 8002746:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800274a:	2300      	movs	r3, #0
 800274c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    HAL_GPIO_Init(USB_VBUS_GPIO_Port, &GPIO_InitStruct);
 8002750:	f107 03a4 	add.w	r3, r7, #164	@ 0xa4
 8002754:	4619      	mov	r1, r3
 8002756:	4810      	ldr	r0, [pc, #64]	@ (8002798 <HAL_PCD_MspInit+0xf0>)
 8002758:	f000 fd58 	bl	800320c <HAL_GPIO_Init>

    /* USB_OTG_FS clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800275c:	4b0d      	ldr	r3, [pc, #52]	@ (8002794 <HAL_PCD_MspInit+0xec>)
 800275e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002760:	4a0c      	ldr	r2, [pc, #48]	@ (8002794 <HAL_PCD_MspInit+0xec>)
 8002762:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002766:	6353      	str	r3, [r2, #52]	@ 0x34
 8002768:	4b0a      	ldr	r3, [pc, #40]	@ (8002794 <HAL_PCD_MspInit+0xec>)
 800276a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800276c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002770:	60fb      	str	r3, [r7, #12]
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	4b07      	ldr	r3, [pc, #28]	@ (8002794 <HAL_PCD_MspInit+0xec>)
 8002776:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002778:	4a06      	ldr	r2, [pc, #24]	@ (8002794 <HAL_PCD_MspInit+0xec>)
 800277a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800277e:	6453      	str	r3, [r2, #68]	@ 0x44
 8002780:	4b04      	ldr	r3, [pc, #16]	@ (8002794 <HAL_PCD_MspInit+0xec>)
 8002782:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002784:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002788:	60bb      	str	r3, [r7, #8]
 800278a:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800278c:	bf00      	nop
 800278e:	37b8      	adds	r7, #184	@ 0xb8
 8002790:	46bd      	mov	sp, r7
 8002792:	bd80      	pop	{r7, pc}
 8002794:	40023800 	.word	0x40023800
 8002798:	40020000 	.word	0x40020000

0800279c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 800279c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80027d4 <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80027a0:	f7ff f862 	bl	8001868 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80027a4:	480c      	ldr	r0, [pc, #48]	@ (80027d8 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80027a6:	490d      	ldr	r1, [pc, #52]	@ (80027dc <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80027a8:	4a0d      	ldr	r2, [pc, #52]	@ (80027e0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80027aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80027ac:	e002      	b.n	80027b4 <LoopCopyDataInit>

080027ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80027ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80027b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80027b2:	3304      	adds	r3, #4

080027b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80027b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80027b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80027b8:	d3f9      	bcc.n	80027ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80027ba:	4a0a      	ldr	r2, [pc, #40]	@ (80027e4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80027bc:	4c0a      	ldr	r4, [pc, #40]	@ (80027e8 <LoopFillZerobss+0x22>)
  movs r3, #0
 80027be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80027c0:	e001      	b.n	80027c6 <LoopFillZerobss>

080027c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80027c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80027c4:	3204      	adds	r2, #4

080027c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80027c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80027c8:	d3fb      	bcc.n	80027c2 <FillZerobss>
  
/* Call static constructors */
    bl __libc_init_array
 80027ca:	f008 fabf 	bl	800ad4c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80027ce:	f7fe fe4f 	bl	8001470 <main>
  bx  lr    
 80027d2:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80027d4:	20080000 	.word	0x20080000
  ldr r0, =_sdata
 80027d8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80027dc:	20000060 	.word	0x20000060
  ldr r2, =_sidata
 80027e0:	0800b0dc 	.word	0x0800b0dc
  ldr r2, =_sbss
 80027e4:	20000060 	.word	0x20000060
  ldr r4, =_ebss
 80027e8:	20005528 	.word	0x20005528

080027ec <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80027ec:	e7fe      	b.n	80027ec <ADC_IRQHandler>

080027ee <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80027ee:	b580      	push	{r7, lr}
 80027f0:	af00      	add	r7, sp, #0
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80027f2:	2003      	movs	r0, #3
 80027f4:	f000 f94c 	bl	8002a90 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80027f8:	200f      	movs	r0, #15
 80027fa:	f000 f805 	bl	8002808 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80027fe:	f7fe ff31 	bl	8001664 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002802:	2300      	movs	r3, #0
}
 8002804:	4618      	mov	r0, r3
 8002806:	bd80      	pop	{r7, pc}

08002808 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	b082      	sub	sp, #8
 800280c:	af00      	add	r7, sp, #0
 800280e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002810:	4b12      	ldr	r3, [pc, #72]	@ (800285c <HAL_InitTick+0x54>)
 8002812:	681a      	ldr	r2, [r3, #0]
 8002814:	4b12      	ldr	r3, [pc, #72]	@ (8002860 <HAL_InitTick+0x58>)
 8002816:	781b      	ldrb	r3, [r3, #0]
 8002818:	4619      	mov	r1, r3
 800281a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800281e:	fbb3 f3f1 	udiv	r3, r3, r1
 8002822:	fbb2 f3f3 	udiv	r3, r2, r3
 8002826:	4618      	mov	r0, r3
 8002828:	f000 f967 	bl	8002afa <HAL_SYSTICK_Config>
 800282c:	4603      	mov	r3, r0
 800282e:	2b00      	cmp	r3, #0
 8002830:	d001      	beq.n	8002836 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002832:	2301      	movs	r3, #1
 8002834:	e00e      	b.n	8002854 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	2b0f      	cmp	r3, #15
 800283a:	d80a      	bhi.n	8002852 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800283c:	2200      	movs	r2, #0
 800283e:	6879      	ldr	r1, [r7, #4]
 8002840:	f04f 30ff 	mov.w	r0, #4294967295
 8002844:	f000 f92f 	bl	8002aa6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002848:	4a06      	ldr	r2, [pc, #24]	@ (8002864 <HAL_InitTick+0x5c>)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800284e:	2300      	movs	r3, #0
 8002850:	e000      	b.n	8002854 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002852:	2301      	movs	r3, #1
}
 8002854:	4618      	mov	r0, r3
 8002856:	3708      	adds	r7, #8
 8002858:	46bd      	mov	sp, r7
 800285a:	bd80      	pop	{r7, pc}
 800285c:	20000000 	.word	0x20000000
 8002860:	20000008 	.word	0x20000008
 8002864:	20000004 	.word	0x20000004

08002868 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002868:	b480      	push	{r7}
 800286a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800286c:	4b06      	ldr	r3, [pc, #24]	@ (8002888 <HAL_IncTick+0x20>)
 800286e:	781b      	ldrb	r3, [r3, #0]
 8002870:	461a      	mov	r2, r3
 8002872:	4b06      	ldr	r3, [pc, #24]	@ (800288c <HAL_IncTick+0x24>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	4413      	add	r3, r2
 8002878:	4a04      	ldr	r2, [pc, #16]	@ (800288c <HAL_IncTick+0x24>)
 800287a:	6013      	str	r3, [r2, #0]
}
 800287c:	bf00      	nop
 800287e:	46bd      	mov	sp, r7
 8002880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002884:	4770      	bx	lr
 8002886:	bf00      	nop
 8002888:	20000008 	.word	0x20000008
 800288c:	20000aa4 	.word	0x20000aa4

08002890 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002890:	b480      	push	{r7}
 8002892:	af00      	add	r7, sp, #0
  return uwTick;
 8002894:	4b03      	ldr	r3, [pc, #12]	@ (80028a4 <HAL_GetTick+0x14>)
 8002896:	681b      	ldr	r3, [r3, #0]
}
 8002898:	4618      	mov	r0, r3
 800289a:	46bd      	mov	sp, r7
 800289c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	20000aa4 	.word	0x20000aa4

080028a8 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80028b0:	f7ff ffee 	bl	8002890 <HAL_GetTick>
 80028b4:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80028c0:	d005      	beq.n	80028ce <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80028c2:	4b0a      	ldr	r3, [pc, #40]	@ (80028ec <HAL_Delay+0x44>)
 80028c4:	781b      	ldrb	r3, [r3, #0]
 80028c6:	461a      	mov	r2, r3
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	4413      	add	r3, r2
 80028cc:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80028ce:	bf00      	nop
 80028d0:	f7ff ffde 	bl	8002890 <HAL_GetTick>
 80028d4:	4602      	mov	r2, r0
 80028d6:	68bb      	ldr	r3, [r7, #8]
 80028d8:	1ad3      	subs	r3, r2, r3
 80028da:	68fa      	ldr	r2, [r7, #12]
 80028dc:	429a      	cmp	r2, r3
 80028de:	d8f7      	bhi.n	80028d0 <HAL_Delay+0x28>
  {
  }
}
 80028e0:	bf00      	nop
 80028e2:	bf00      	nop
 80028e4:	3710      	adds	r7, #16
 80028e6:	46bd      	mov	sp, r7
 80028e8:	bd80      	pop	{r7, pc}
 80028ea:	bf00      	nop
 80028ec:	20000008 	.word	0x20000008

080028f0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80028f0:	b480      	push	{r7}
 80028f2:	b085      	sub	sp, #20
 80028f4:	af00      	add	r7, sp, #0
 80028f6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	f003 0307 	and.w	r3, r3, #7
 80028fe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002900:	4b0b      	ldr	r3, [pc, #44]	@ (8002930 <__NVIC_SetPriorityGrouping+0x40>)
 8002902:	68db      	ldr	r3, [r3, #12]
 8002904:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002906:	68ba      	ldr	r2, [r7, #8]
 8002908:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 800290c:	4013      	ands	r3, r2
 800290e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002910:	68fb      	ldr	r3, [r7, #12]
 8002912:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002914:	68bb      	ldr	r3, [r7, #8]
 8002916:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8002918:	4b06      	ldr	r3, [pc, #24]	@ (8002934 <__NVIC_SetPriorityGrouping+0x44>)
 800291a:	4313      	orrs	r3, r2
 800291c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800291e:	4a04      	ldr	r2, [pc, #16]	@ (8002930 <__NVIC_SetPriorityGrouping+0x40>)
 8002920:	68bb      	ldr	r3, [r7, #8]
 8002922:	60d3      	str	r3, [r2, #12]
}
 8002924:	bf00      	nop
 8002926:	3714      	adds	r7, #20
 8002928:	46bd      	mov	sp, r7
 800292a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800292e:	4770      	bx	lr
 8002930:	e000ed00 	.word	0xe000ed00
 8002934:	05fa0000 	.word	0x05fa0000

08002938 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002938:	b480      	push	{r7}
 800293a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800293c:	4b04      	ldr	r3, [pc, #16]	@ (8002950 <__NVIC_GetPriorityGrouping+0x18>)
 800293e:	68db      	ldr	r3, [r3, #12]
 8002940:	0a1b      	lsrs	r3, r3, #8
 8002942:	f003 0307 	and.w	r3, r3, #7
}
 8002946:	4618      	mov	r0, r3
 8002948:	46bd      	mov	sp, r7
 800294a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294e:	4770      	bx	lr
 8002950:	e000ed00 	.word	0xe000ed00

08002954 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002954:	b480      	push	{r7}
 8002956:	b083      	sub	sp, #12
 8002958:	af00      	add	r7, sp, #0
 800295a:	4603      	mov	r3, r0
 800295c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800295e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002962:	2b00      	cmp	r3, #0
 8002964:	db0b      	blt.n	800297e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002966:	79fb      	ldrb	r3, [r7, #7]
 8002968:	f003 021f 	and.w	r2, r3, #31
 800296c:	4907      	ldr	r1, [pc, #28]	@ (800298c <__NVIC_EnableIRQ+0x38>)
 800296e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002972:	095b      	lsrs	r3, r3, #5
 8002974:	2001      	movs	r0, #1
 8002976:	fa00 f202 	lsl.w	r2, r0, r2
 800297a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800297e:	bf00      	nop
 8002980:	370c      	adds	r7, #12
 8002982:	46bd      	mov	sp, r7
 8002984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002988:	4770      	bx	lr
 800298a:	bf00      	nop
 800298c:	e000e100 	.word	0xe000e100

08002990 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002990:	b480      	push	{r7}
 8002992:	b083      	sub	sp, #12
 8002994:	af00      	add	r7, sp, #0
 8002996:	4603      	mov	r3, r0
 8002998:	6039      	str	r1, [r7, #0]
 800299a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800299c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029a0:	2b00      	cmp	r3, #0
 80029a2:	db0a      	blt.n	80029ba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029a4:	683b      	ldr	r3, [r7, #0]
 80029a6:	b2da      	uxtb	r2, r3
 80029a8:	490c      	ldr	r1, [pc, #48]	@ (80029dc <__NVIC_SetPriority+0x4c>)
 80029aa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029ae:	0112      	lsls	r2, r2, #4
 80029b0:	b2d2      	uxtb	r2, r2
 80029b2:	440b      	add	r3, r1
 80029b4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80029b8:	e00a      	b.n	80029d0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80029ba:	683b      	ldr	r3, [r7, #0]
 80029bc:	b2da      	uxtb	r2, r3
 80029be:	4908      	ldr	r1, [pc, #32]	@ (80029e0 <__NVIC_SetPriority+0x50>)
 80029c0:	79fb      	ldrb	r3, [r7, #7]
 80029c2:	f003 030f 	and.w	r3, r3, #15
 80029c6:	3b04      	subs	r3, #4
 80029c8:	0112      	lsls	r2, r2, #4
 80029ca:	b2d2      	uxtb	r2, r2
 80029cc:	440b      	add	r3, r1
 80029ce:	761a      	strb	r2, [r3, #24]
}
 80029d0:	bf00      	nop
 80029d2:	370c      	adds	r7, #12
 80029d4:	46bd      	mov	sp, r7
 80029d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029da:	4770      	bx	lr
 80029dc:	e000e100 	.word	0xe000e100
 80029e0:	e000ed00 	.word	0xe000ed00

080029e4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80029e4:	b480      	push	{r7}
 80029e6:	b089      	sub	sp, #36	@ 0x24
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	60f8      	str	r0, [r7, #12]
 80029ec:	60b9      	str	r1, [r7, #8]
 80029ee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	f003 0307 	and.w	r3, r3, #7
 80029f6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80029f8:	69fb      	ldr	r3, [r7, #28]
 80029fa:	f1c3 0307 	rsb	r3, r3, #7
 80029fe:	2b04      	cmp	r3, #4
 8002a00:	bf28      	it	cs
 8002a02:	2304      	movcs	r3, #4
 8002a04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002a06:	69fb      	ldr	r3, [r7, #28]
 8002a08:	3304      	adds	r3, #4
 8002a0a:	2b06      	cmp	r3, #6
 8002a0c:	d902      	bls.n	8002a14 <NVIC_EncodePriority+0x30>
 8002a0e:	69fb      	ldr	r3, [r7, #28]
 8002a10:	3b03      	subs	r3, #3
 8002a12:	e000      	b.n	8002a16 <NVIC_EncodePriority+0x32>
 8002a14:	2300      	movs	r3, #0
 8002a16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a18:	f04f 32ff 	mov.w	r2, #4294967295
 8002a1c:	69bb      	ldr	r3, [r7, #24]
 8002a1e:	fa02 f303 	lsl.w	r3, r2, r3
 8002a22:	43da      	mvns	r2, r3
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	401a      	ands	r2, r3
 8002a28:	697b      	ldr	r3, [r7, #20]
 8002a2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002a2c:	f04f 31ff 	mov.w	r1, #4294967295
 8002a30:	697b      	ldr	r3, [r7, #20]
 8002a32:	fa01 f303 	lsl.w	r3, r1, r3
 8002a36:	43d9      	mvns	r1, r3
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002a3c:	4313      	orrs	r3, r2
         );
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3724      	adds	r7, #36	@ 0x24
 8002a42:	46bd      	mov	sp, r7
 8002a44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a48:	4770      	bx	lr
	...

08002a4c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002a4c:	b580      	push	{r7, lr}
 8002a4e:	b082      	sub	sp, #8
 8002a50:	af00      	add	r7, sp, #0
 8002a52:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	3b01      	subs	r3, #1
 8002a58:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002a5c:	d301      	bcc.n	8002a62 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002a5e:	2301      	movs	r3, #1
 8002a60:	e00f      	b.n	8002a82 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002a62:	4a0a      	ldr	r2, [pc, #40]	@ (8002a8c <SysTick_Config+0x40>)
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	3b01      	subs	r3, #1
 8002a68:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002a6a:	210f      	movs	r1, #15
 8002a6c:	f04f 30ff 	mov.w	r0, #4294967295
 8002a70:	f7ff ff8e 	bl	8002990 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002a74:	4b05      	ldr	r3, [pc, #20]	@ (8002a8c <SysTick_Config+0x40>)
 8002a76:	2200      	movs	r2, #0
 8002a78:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002a7a:	4b04      	ldr	r3, [pc, #16]	@ (8002a8c <SysTick_Config+0x40>)
 8002a7c:	2207      	movs	r2, #7
 8002a7e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002a80:	2300      	movs	r3, #0
}
 8002a82:	4618      	mov	r0, r3
 8002a84:	3708      	adds	r7, #8
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	e000e010 	.word	0xe000e010

08002a90 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a90:	b580      	push	{r7, lr}
 8002a92:	b082      	sub	sp, #8
 8002a94:	af00      	add	r7, sp, #0
 8002a96:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002a98:	6878      	ldr	r0, [r7, #4]
 8002a9a:	f7ff ff29 	bl	80028f0 <__NVIC_SetPriorityGrouping>
}
 8002a9e:	bf00      	nop
 8002aa0:	3708      	adds	r7, #8
 8002aa2:	46bd      	mov	sp, r7
 8002aa4:	bd80      	pop	{r7, pc}

08002aa6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002aa6:	b580      	push	{r7, lr}
 8002aa8:	b086      	sub	sp, #24
 8002aaa:	af00      	add	r7, sp, #0
 8002aac:	4603      	mov	r3, r0
 8002aae:	60b9      	str	r1, [r7, #8]
 8002ab0:	607a      	str	r2, [r7, #4]
 8002ab2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8002ab4:	2300      	movs	r3, #0
 8002ab6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ab8:	f7ff ff3e 	bl	8002938 <__NVIC_GetPriorityGrouping>
 8002abc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002abe:	687a      	ldr	r2, [r7, #4]
 8002ac0:	68b9      	ldr	r1, [r7, #8]
 8002ac2:	6978      	ldr	r0, [r7, #20]
 8002ac4:	f7ff ff8e 	bl	80029e4 <NVIC_EncodePriority>
 8002ac8:	4602      	mov	r2, r0
 8002aca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ace:	4611      	mov	r1, r2
 8002ad0:	4618      	mov	r0, r3
 8002ad2:	f7ff ff5d 	bl	8002990 <__NVIC_SetPriority>
}
 8002ad6:	bf00      	nop
 8002ad8:	3718      	adds	r7, #24
 8002ada:	46bd      	mov	sp, r7
 8002adc:	bd80      	pop	{r7, pc}

08002ade <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ade:	b580      	push	{r7, lr}
 8002ae0:	b082      	sub	sp, #8
 8002ae2:	af00      	add	r7, sp, #0
 8002ae4:	4603      	mov	r3, r0
 8002ae6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002ae8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002aec:	4618      	mov	r0, r3
 8002aee:	f7ff ff31 	bl	8002954 <__NVIC_EnableIRQ>
}
 8002af2:	bf00      	nop
 8002af4:	3708      	adds	r7, #8
 8002af6:	46bd      	mov	sp, r7
 8002af8:	bd80      	pop	{r7, pc}

08002afa <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002afa:	b580      	push	{r7, lr}
 8002afc:	b082      	sub	sp, #8
 8002afe:	af00      	add	r7, sp, #0
 8002b00:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002b02:	6878      	ldr	r0, [r7, #4]
 8002b04:	f7ff ffa2 	bl	8002a4c <SysTick_Config>
 8002b08:	4603      	mov	r3, r0
}
 8002b0a:	4618      	mov	r0, r3
 8002b0c:	3708      	adds	r7, #8
 8002b0e:	46bd      	mov	sp, r7
 8002b10:	bd80      	pop	{r7, pc}
	...

08002b14 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002b14:	b580      	push	{r7, lr}
 8002b16:	b086      	sub	sp, #24
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002b1c:	2300      	movs	r3, #0
 8002b1e:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002b20:	f7ff feb6 	bl	8002890 <HAL_GetTick>
 8002b24:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d101      	bne.n	8002b30 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002b2c:	2301      	movs	r3, #1
 8002b2e:	e099      	b.n	8002c64 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	2202      	movs	r2, #2
 8002b34:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002b38:	687b      	ldr	r3, [r7, #4]
 8002b3a:	2200      	movs	r2, #0
 8002b3c:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f022 0201 	bic.w	r2, r2, #1
 8002b4e:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b50:	e00f      	b.n	8002b72 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002b52:	f7ff fe9d 	bl	8002890 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	693b      	ldr	r3, [r7, #16]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b05      	cmp	r3, #5
 8002b5e:	d908      	bls.n	8002b72 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	2220      	movs	r2, #32
 8002b64:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	2203      	movs	r2, #3
 8002b6a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002b6e:	2303      	movs	r3, #3
 8002b70:	e078      	b.n	8002c64 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	681b      	ldr	r3, [r3, #0]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0301 	and.w	r3, r3, #1
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	d1e8      	bne.n	8002b52 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002b88:	697a      	ldr	r2, [r7, #20]
 8002b8a:	4b38      	ldr	r3, [pc, #224]	@ (8002c6c <HAL_DMA_Init+0x158>)
 8002b8c:	4013      	ands	r3, r2
 8002b8e:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685a      	ldr	r2, [r3, #4]
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	689b      	ldr	r3, [r3, #8]
 8002b98:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002b9e:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002ba0:	687b      	ldr	r3, [r7, #4]
 8002ba2:	691b      	ldr	r3, [r3, #16]
 8002ba4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002baa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	699b      	ldr	r3, [r3, #24]
 8002bb0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bb2:	687b      	ldr	r3, [r7, #4]
 8002bb4:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002bb6:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	6a1b      	ldr	r3, [r3, #32]
 8002bbc:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002bbe:	697a      	ldr	r2, [r7, #20]
 8002bc0:	4313      	orrs	r3, r2
 8002bc2:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bc8:	2b04      	cmp	r3, #4
 8002bca:	d107      	bne.n	8002bdc <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002bd4:	4313      	orrs	r3, r2
 8002bd6:	697a      	ldr	r2, [r7, #20]
 8002bd8:	4313      	orrs	r3, r2
 8002bda:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002bdc:	687b      	ldr	r3, [r7, #4]
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	697a      	ldr	r2, [r7, #20]
 8002be2:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	695b      	ldr	r3, [r3, #20]
 8002bea:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	f023 0307 	bic.w	r3, r3, #7
 8002bf2:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002bf8:	697a      	ldr	r2, [r7, #20]
 8002bfa:	4313      	orrs	r3, r2
 8002bfc:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002c02:	2b04      	cmp	r3, #4
 8002c04:	d117      	bne.n	8002c36 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002c0a:	697a      	ldr	r2, [r7, #20]
 8002c0c:	4313      	orrs	r3, r2
 8002c0e:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d00e      	beq.n	8002c36 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002c18:	6878      	ldr	r0, [r7, #4]
 8002c1a:	f000 fa7b 	bl	8003114 <DMA_CheckFifoParam>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	2b00      	cmp	r3, #0
 8002c22:	d008      	beq.n	8002c36 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	2240      	movs	r2, #64	@ 0x40
 8002c28:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_RESET;
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	2200      	movs	r2, #0
 8002c2e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 8002c32:	2301      	movs	r3, #1
 8002c34:	e016      	b.n	8002c64 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	681b      	ldr	r3, [r3, #0]
 8002c3a:	697a      	ldr	r2, [r7, #20]
 8002c3c:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002c3e:	6878      	ldr	r0, [r7, #4]
 8002c40:	f000 fa32 	bl	80030a8 <DMA_CalcBaseAndBitshift>
 8002c44:	4603      	mov	r3, r0
 8002c46:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002c4c:	223f      	movs	r2, #63	@ 0x3f
 8002c4e:	409a      	lsls	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	2200      	movs	r2, #0
 8002c58:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	2201      	movs	r2, #1
 8002c5e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3718      	adds	r7, #24
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bd80      	pop	{r7, pc}
 8002c6c:	e010803f 	.word	0xe010803f

08002c70 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002c70:	b580      	push	{r7, lr}
 8002c72:	b084      	sub	sp, #16
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c7c:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002c7e:	f7ff fe07 	bl	8002890 <HAL_GetTick>
 8002c82:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002c8a:	b2db      	uxtb	r3, r3
 8002c8c:	2b02      	cmp	r3, #2
 8002c8e:	d008      	beq.n	8002ca2 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c90:	687b      	ldr	r3, [r7, #4]
 8002c92:	2280      	movs	r2, #128	@ 0x80
 8002c94:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	2200      	movs	r2, #0
 8002c9a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8002c9e:	2301      	movs	r3, #1
 8002ca0:	e052      	b.n	8002d48 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002ca2:	687b      	ldr	r3, [r7, #4]
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	681a      	ldr	r2, [r3, #0]
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	f022 0216 	bic.w	r2, r2, #22
 8002cb0:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002cb2:	687b      	ldr	r3, [r7, #4]
 8002cb4:	681b      	ldr	r3, [r3, #0]
 8002cb6:	695a      	ldr	r2, [r3, #20]
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002cc0:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d103      	bne.n	8002cd2 <HAL_DMA_Abort+0x62>
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cce:	2b00      	cmp	r3, #0
 8002cd0:	d007      	beq.n	8002ce2 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	681a      	ldr	r2, [r3, #0]
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	681b      	ldr	r3, [r3, #0]
 8002cdc:	f022 0208 	bic.w	r2, r2, #8
 8002ce0:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	681a      	ldr	r2, [r3, #0]
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	681b      	ldr	r3, [r3, #0]
 8002cec:	f022 0201 	bic.w	r2, r2, #1
 8002cf0:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002cf2:	e013      	b.n	8002d1c <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002cf4:	f7ff fdcc 	bl	8002890 <HAL_GetTick>
 8002cf8:	4602      	mov	r2, r0
 8002cfa:	68bb      	ldr	r3, [r7, #8]
 8002cfc:	1ad3      	subs	r3, r2, r3
 8002cfe:	2b05      	cmp	r3, #5
 8002d00:	d90c      	bls.n	8002d1c <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2220      	movs	r2, #32
 8002d06:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d08:	687b      	ldr	r3, [r7, #4]
 8002d0a:	2203      	movs	r2, #3
 8002d0c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2200      	movs	r2, #0
 8002d14:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_TIMEOUT;
 8002d18:	2303      	movs	r3, #3
 8002d1a:	e015      	b.n	8002d48 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	681b      	ldr	r3, [r3, #0]
 8002d22:	f003 0301 	and.w	r3, r3, #1
 8002d26:	2b00      	cmp	r3, #0
 8002d28:	d1e4      	bne.n	8002cf4 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002d2a:	687b      	ldr	r3, [r7, #4]
 8002d2c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002d2e:	223f      	movs	r2, #63	@ 0x3f
 8002d30:	409a      	lsls	r2, r3
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	2201      	movs	r2, #1
 8002d3a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d3e:	687b      	ldr	r3, [r7, #4]
 8002d40:	2200      	movs	r2, #0
 8002d42:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
  }
  return HAL_OK;
 8002d46:	2300      	movs	r3, #0
}
 8002d48:	4618      	mov	r0, r3
 8002d4a:	3710      	adds	r7, #16
 8002d4c:	46bd      	mov	sp, r7
 8002d4e:	bd80      	pop	{r7, pc}

08002d50 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002d50:	b480      	push	{r7}
 8002d52:	b083      	sub	sp, #12
 8002d54:	af00      	add	r7, sp, #0
 8002d56:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d5e:	b2db      	uxtb	r3, r3
 8002d60:	2b02      	cmp	r3, #2
 8002d62:	d004      	beq.n	8002d6e <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	2280      	movs	r2, #128	@ 0x80
 8002d68:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 8002d6a:	2301      	movs	r3, #1
 8002d6c:	e00c      	b.n	8002d88 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2205      	movs	r2, #5
 8002d72:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	681a      	ldr	r2, [r3, #0]
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	f022 0201 	bic.w	r2, r2, #1
 8002d84:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002d86:	2300      	movs	r3, #0
}
 8002d88:	4618      	mov	r0, r3
 8002d8a:	370c      	adds	r7, #12
 8002d8c:	46bd      	mov	sp, r7
 8002d8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d92:	4770      	bx	lr

08002d94 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d94:	b580      	push	{r7, lr}
 8002d96:	b086      	sub	sp, #24
 8002d98:	af00      	add	r7, sp, #0
 8002d9a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0;
 8002d9c:	2300      	movs	r3, #0
 8002d9e:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600;
 8002da0:	4b8e      	ldr	r3, [pc, #568]	@ (8002fdc <HAL_DMA_IRQHandler+0x248>)
 8002da2:	681b      	ldr	r3, [r3, #0]
 8002da4:	4a8e      	ldr	r2, [pc, #568]	@ (8002fe0 <HAL_DMA_IRQHandler+0x24c>)
 8002da6:	fba2 2303 	umull	r2, r3, r2, r3
 8002daa:	0a9b      	lsrs	r3, r3, #10
 8002dac:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002db2:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002db4:	693b      	ldr	r3, [r7, #16]
 8002db6:	681b      	ldr	r3, [r3, #0]
 8002db8:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dbe:	2208      	movs	r2, #8
 8002dc0:	409a      	lsls	r2, r3
 8002dc2:	68fb      	ldr	r3, [r7, #12]
 8002dc4:	4013      	ands	r3, r2
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d01a      	beq.n	8002e00 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	f003 0304 	and.w	r3, r3, #4
 8002dd4:	2b00      	cmp	r3, #0
 8002dd6:	d013      	beq.n	8002e00 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	681a      	ldr	r2, [r3, #0]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	f022 0204 	bic.w	r2, r2, #4
 8002de6:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002dec:	2208      	movs	r2, #8
 8002dee:	409a      	lsls	r2, r3
 8002df0:	693b      	ldr	r3, [r7, #16]
 8002df2:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002df4:	687b      	ldr	r3, [r7, #4]
 8002df6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002df8:	f043 0201 	orr.w	r2, r3, #1
 8002dfc:	687b      	ldr	r3, [r7, #4]
 8002dfe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e04:	2201      	movs	r2, #1
 8002e06:	409a      	lsls	r2, r3
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	4013      	ands	r3, r2
 8002e0c:	2b00      	cmp	r3, #0
 8002e0e:	d012      	beq.n	8002e36 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	681b      	ldr	r3, [r3, #0]
 8002e14:	695b      	ldr	r3, [r3, #20]
 8002e16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e1a:	2b00      	cmp	r3, #0
 8002e1c:	d00b      	beq.n	8002e36 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002e1e:	687b      	ldr	r3, [r7, #4]
 8002e20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e22:	2201      	movs	r2, #1
 8002e24:	409a      	lsls	r2, r3
 8002e26:	693b      	ldr	r3, [r7, #16]
 8002e28:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e2e:	f043 0202 	orr.w	r2, r3, #2
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e3a:	2204      	movs	r2, #4
 8002e3c:	409a      	lsls	r2, r3
 8002e3e:	68fb      	ldr	r3, [r7, #12]
 8002e40:	4013      	ands	r3, r2
 8002e42:	2b00      	cmp	r3, #0
 8002e44:	d012      	beq.n	8002e6c <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	681b      	ldr	r3, [r3, #0]
 8002e4a:	681b      	ldr	r3, [r3, #0]
 8002e4c:	f003 0302 	and.w	r3, r3, #2
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d00b      	beq.n	8002e6c <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e58:	2204      	movs	r2, #4
 8002e5a:	409a      	lsls	r2, r3
 8002e5c:	693b      	ldr	r3, [r7, #16]
 8002e5e:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002e64:	f043 0204 	orr.w	r2, r3, #4
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e70:	2210      	movs	r2, #16
 8002e72:	409a      	lsls	r2, r3
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	4013      	ands	r3, r2
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d043      	beq.n	8002f04 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	f003 0308 	and.w	r3, r3, #8
 8002e86:	2b00      	cmp	r3, #0
 8002e88:	d03c      	beq.n	8002f04 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002e8e:	2210      	movs	r2, #16
 8002e90:	409a      	lsls	r2, r3
 8002e92:	693b      	ldr	r3, [r7, #16]
 8002e94:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	681b      	ldr	r3, [r3, #0]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ea0:	2b00      	cmp	r3, #0
 8002ea2:	d018      	beq.n	8002ed6 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d108      	bne.n	8002ec4 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8002eb2:	687b      	ldr	r3, [r7, #4]
 8002eb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d024      	beq.n	8002f04 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ebe:	6878      	ldr	r0, [r7, #4]
 8002ec0:	4798      	blx	r3
 8002ec2:	e01f      	b.n	8002f04 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d01b      	beq.n	8002f04 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002ed0:	6878      	ldr	r0, [r7, #4]
 8002ed2:	4798      	blx	r3
 8002ed4:	e016      	b.n	8002f04 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	681b      	ldr	r3, [r3, #0]
 8002eda:	681b      	ldr	r3, [r3, #0]
 8002edc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d107      	bne.n	8002ef4 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	681a      	ldr	r2, [r3, #0]
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	681b      	ldr	r3, [r3, #0]
 8002eee:	f022 0208 	bic.w	r2, r2, #8
 8002ef2:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8002ef4:	687b      	ldr	r3, [r7, #4]
 8002ef6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ef8:	2b00      	cmp	r3, #0
 8002efa:	d003      	beq.n	8002f04 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8002efc:	687b      	ldr	r3, [r7, #4]
 8002efe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f00:	6878      	ldr	r0, [r7, #4]
 8002f02:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8002f04:	687b      	ldr	r3, [r7, #4]
 8002f06:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f08:	2220      	movs	r2, #32
 8002f0a:	409a      	lsls	r2, r3
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	4013      	ands	r3, r2
 8002f10:	2b00      	cmp	r3, #0
 8002f12:	f000 808f 	beq.w	8003034 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	681b      	ldr	r3, [r3, #0]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0310 	and.w	r3, r3, #16
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	f000 8087 	beq.w	8003034 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f2a:	2220      	movs	r2, #32
 8002f2c:	409a      	lsls	r2, r3
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002f38:	b2db      	uxtb	r3, r3
 8002f3a:	2b05      	cmp	r3, #5
 8002f3c:	d136      	bne.n	8002fac <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	681a      	ldr	r2, [r3, #0]
 8002f44:	687b      	ldr	r3, [r7, #4]
 8002f46:	681b      	ldr	r3, [r3, #0]
 8002f48:	f022 0216 	bic.w	r2, r2, #22
 8002f4c:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	695a      	ldr	r2, [r3, #20]
 8002f54:	687b      	ldr	r3, [r7, #4]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002f5c:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	d103      	bne.n	8002f6e <HAL_DMA_IRQHandler+0x1da>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002f6a:	2b00      	cmp	r3, #0
 8002f6c:	d007      	beq.n	8002f7e <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681a      	ldr	r2, [r3, #0]
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	f022 0208 	bic.w	r2, r2, #8
 8002f7c:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f82:	223f      	movs	r2, #63	@ 0x3f
 8002f84:	409a      	lsls	r2, r3
 8002f86:	693b      	ldr	r3, [r7, #16]
 8002f88:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002f8a:	687b      	ldr	r3, [r7, #4]
 8002f8c:	2201      	movs	r2, #1
 8002f8e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	2200      	movs	r2, #0
 8002f96:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8002f9a:	687b      	ldr	r3, [r7, #4]
 8002f9c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f9e:	2b00      	cmp	r3, #0
 8002fa0:	d07e      	beq.n	80030a0 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002fa6:	6878      	ldr	r0, [r7, #4]
 8002fa8:	4798      	blx	r3
        }
        return;
 8002faa:	e079      	b.n	80030a0 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002fb6:	2b00      	cmp	r3, #0
 8002fb8:	d01d      	beq.n	8002ff6 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	681b      	ldr	r3, [r3, #0]
 8002fbe:	681b      	ldr	r3, [r3, #0]
 8002fc0:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002fc4:	2b00      	cmp	r3, #0
 8002fc6:	d10d      	bne.n	8002fe4 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fcc:	2b00      	cmp	r3, #0
 8002fce:	d031      	beq.n	8003034 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002fd4:	6878      	ldr	r0, [r7, #4]
 8002fd6:	4798      	blx	r3
 8002fd8:	e02c      	b.n	8003034 <HAL_DMA_IRQHandler+0x2a0>
 8002fda:	bf00      	nop
 8002fdc:	20000000 	.word	0x20000000
 8002fe0:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d023      	beq.n	8003034 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002ff0:	6878      	ldr	r0, [r7, #4]
 8002ff2:	4798      	blx	r3
 8002ff4:	e01e      	b.n	8003034 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8002ff6:	687b      	ldr	r3, [r7, #4]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003000:	2b00      	cmp	r3, #0
 8003002:	d10f      	bne.n	8003024 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	681a      	ldr	r2, [r3, #0]
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	681b      	ldr	r3, [r3, #0]
 800300e:	f022 0210 	bic.w	r2, r2, #16
 8003012:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	2201      	movs	r2, #1
 8003018:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	2200      	movs	r2, #0
 8003020:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        }

        if(hdma->XferCpltCallback != NULL)
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003028:	2b00      	cmp	r3, #0
 800302a:	d003      	beq.n	8003034 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003030:	6878      	ldr	r0, [r7, #4]
 8003032:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003038:	2b00      	cmp	r3, #0
 800303a:	d032      	beq.n	80030a2 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003040:	f003 0301 	and.w	r3, r3, #1
 8003044:	2b00      	cmp	r3, #0
 8003046:	d022      	beq.n	800308e <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	2205      	movs	r2, #5
 800304c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681a      	ldr	r2, [r3, #0]
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	681b      	ldr	r3, [r3, #0]
 800305a:	f022 0201 	bic.w	r2, r2, #1
 800305e:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	3301      	adds	r3, #1
 8003064:	60bb      	str	r3, [r7, #8]
 8003066:	697a      	ldr	r2, [r7, #20]
 8003068:	429a      	cmp	r2, r3
 800306a:	d307      	bcc.n	800307c <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	681b      	ldr	r3, [r3, #0]
 8003072:	f003 0301 	and.w	r3, r3, #1
 8003076:	2b00      	cmp	r3, #0
 8003078:	d1f2      	bne.n	8003060 <HAL_DMA_IRQHandler+0x2cc>
 800307a:	e000      	b.n	800307e <HAL_DMA_IRQHandler+0x2ea>
          break;
 800307c:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	2201      	movs	r2, #1
 8003082:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	2200      	movs	r2, #0
 800308a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    }

    if(hdma->XferErrorCallback != NULL)
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003092:	2b00      	cmp	r3, #0
 8003094:	d005      	beq.n	80030a2 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800309a:	6878      	ldr	r0, [r7, #4]
 800309c:	4798      	blx	r3
 800309e:	e000      	b.n	80030a2 <HAL_DMA_IRQHandler+0x30e>
        return;
 80030a0:	bf00      	nop
    }
  }
}
 80030a2:	3718      	adds	r7, #24
 80030a4:	46bd      	mov	sp, r7
 80030a6:	bd80      	pop	{r7, pc}

080030a8 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80030a8:	b480      	push	{r7}
 80030aa:	b085      	sub	sp, #20
 80030ac:	af00      	add	r7, sp, #0
 80030ae:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	b2db      	uxtb	r3, r3
 80030b6:	3b10      	subs	r3, #16
 80030b8:	4a13      	ldr	r2, [pc, #76]	@ (8003108 <DMA_CalcBaseAndBitshift+0x60>)
 80030ba:	fba2 2303 	umull	r2, r3, r2, r3
 80030be:	091b      	lsrs	r3, r3, #4
 80030c0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80030c2:	4a12      	ldr	r2, [pc, #72]	@ (800310c <DMA_CalcBaseAndBitshift+0x64>)
 80030c4:	68fb      	ldr	r3, [r7, #12]
 80030c6:	4413      	add	r3, r2
 80030c8:	781b      	ldrb	r3, [r3, #0]
 80030ca:	461a      	mov	r2, r3
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	2b03      	cmp	r3, #3
 80030d4:	d908      	bls.n	80030e8 <DMA_CalcBaseAndBitshift+0x40>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	681b      	ldr	r3, [r3, #0]
 80030da:	461a      	mov	r2, r3
 80030dc:	4b0c      	ldr	r3, [pc, #48]	@ (8003110 <DMA_CalcBaseAndBitshift+0x68>)
 80030de:	4013      	ands	r3, r2
 80030e0:	1d1a      	adds	r2, r3, #4
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	659a      	str	r2, [r3, #88]	@ 0x58
 80030e6:	e006      	b.n	80030f6 <DMA_CalcBaseAndBitshift+0x4e>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	461a      	mov	r2, r3
 80030ee:	4b08      	ldr	r3, [pc, #32]	@ (8003110 <DMA_CalcBaseAndBitshift+0x68>)
 80030f0:	4013      	ands	r3, r2
 80030f2:	687a      	ldr	r2, [r7, #4]
 80030f4:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80030fa:	4618      	mov	r0, r3
 80030fc:	3714      	adds	r7, #20
 80030fe:	46bd      	mov	sp, r7
 8003100:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003104:	4770      	bx	lr
 8003106:	bf00      	nop
 8003108:	aaaaaaab 	.word	0xaaaaaaab
 800310c:	0800afc0 	.word	0x0800afc0
 8003110:	fffffc00 	.word	0xfffffc00

08003114 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003114:	b480      	push	{r7}
 8003116:	b085      	sub	sp, #20
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800311c:	2300      	movs	r3, #0
 800311e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003120:	687b      	ldr	r3, [r7, #4]
 8003122:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003124:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	699b      	ldr	r3, [r3, #24]
 800312a:	2b00      	cmp	r3, #0
 800312c:	d11f      	bne.n	800316e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 800312e:	68bb      	ldr	r3, [r7, #8]
 8003130:	2b03      	cmp	r3, #3
 8003132:	d856      	bhi.n	80031e2 <DMA_CheckFifoParam+0xce>
 8003134:	a201      	add	r2, pc, #4	@ (adr r2, 800313c <DMA_CheckFifoParam+0x28>)
 8003136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800313a:	bf00      	nop
 800313c:	0800314d 	.word	0x0800314d
 8003140:	0800315f 	.word	0x0800315f
 8003144:	0800314d 	.word	0x0800314d
 8003148:	080031e3 	.word	0x080031e3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003150:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003154:	2b00      	cmp	r3, #0
 8003156:	d046      	beq.n	80031e6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003158:	2301      	movs	r3, #1
 800315a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800315c:	e043      	b.n	80031e6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003162:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003166:	d140      	bne.n	80031ea <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003168:	2301      	movs	r3, #1
 800316a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800316c:	e03d      	b.n	80031ea <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	699b      	ldr	r3, [r3, #24]
 8003172:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003176:	d121      	bne.n	80031bc <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	2b03      	cmp	r3, #3
 800317c:	d837      	bhi.n	80031ee <DMA_CheckFifoParam+0xda>
 800317e:	a201      	add	r2, pc, #4	@ (adr r2, 8003184 <DMA_CheckFifoParam+0x70>)
 8003180:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003184:	08003195 	.word	0x08003195
 8003188:	0800319b 	.word	0x0800319b
 800318c:	08003195 	.word	0x08003195
 8003190:	080031ad 	.word	0x080031ad
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003194:	2301      	movs	r3, #1
 8003196:	73fb      	strb	r3, [r7, #15]
      break;
 8003198:	e030      	b.n	80031fc <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800319e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d025      	beq.n	80031f2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80031a6:	2301      	movs	r3, #1
 80031a8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80031aa:	e022      	b.n	80031f2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031b0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80031b4:	d11f      	bne.n	80031f6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80031b6:	2301      	movs	r3, #1
 80031b8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80031ba:	e01c      	b.n	80031f6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80031bc:	68bb      	ldr	r3, [r7, #8]
 80031be:	2b02      	cmp	r3, #2
 80031c0:	d903      	bls.n	80031ca <DMA_CheckFifoParam+0xb6>
 80031c2:	68bb      	ldr	r3, [r7, #8]
 80031c4:	2b03      	cmp	r3, #3
 80031c6:	d003      	beq.n	80031d0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80031c8:	e018      	b.n	80031fc <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80031ca:	2301      	movs	r3, #1
 80031cc:	73fb      	strb	r3, [r7, #15]
      break;
 80031ce:	e015      	b.n	80031fc <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80031d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d00e      	beq.n	80031fa <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80031dc:	2301      	movs	r3, #1
 80031de:	73fb      	strb	r3, [r7, #15]
      break;
 80031e0:	e00b      	b.n	80031fa <DMA_CheckFifoParam+0xe6>
      break;
 80031e2:	bf00      	nop
 80031e4:	e00a      	b.n	80031fc <DMA_CheckFifoParam+0xe8>
      break;
 80031e6:	bf00      	nop
 80031e8:	e008      	b.n	80031fc <DMA_CheckFifoParam+0xe8>
      break;
 80031ea:	bf00      	nop
 80031ec:	e006      	b.n	80031fc <DMA_CheckFifoParam+0xe8>
      break;
 80031ee:	bf00      	nop
 80031f0:	e004      	b.n	80031fc <DMA_CheckFifoParam+0xe8>
      break;
 80031f2:	bf00      	nop
 80031f4:	e002      	b.n	80031fc <DMA_CheckFifoParam+0xe8>
      break;   
 80031f6:	bf00      	nop
 80031f8:	e000      	b.n	80031fc <DMA_CheckFifoParam+0xe8>
      break;
 80031fa:	bf00      	nop
    }
  } 
  
  return status; 
 80031fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80031fe:	4618      	mov	r0, r3
 8003200:	3714      	adds	r7, #20
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr
 800320a:	bf00      	nop

0800320c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800320c:	b480      	push	{r7}
 800320e:	b089      	sub	sp, #36	@ 0x24
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
 8003214:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8003216:	2300      	movs	r3, #0
 8003218:	61fb      	str	r3, [r7, #28]
  uint32_t ioposition = 0x00;
 800321a:	2300      	movs	r3, #0
 800321c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 800321e:	2300      	movs	r3, #0
 8003220:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00;
 8003222:	2300      	movs	r3, #0
 8003224:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for (position = 0; position < GPIO_NUMBER; position++)
 8003226:	2300      	movs	r3, #0
 8003228:	61fb      	str	r3, [r7, #28]
 800322a:	e175      	b.n	8003518 <HAL_GPIO_Init+0x30c>
  {
    /* Get the IO position */
    ioposition = ((uint32_t)0x01) << position;
 800322c:	2201      	movs	r2, #1
 800322e:	69fb      	ldr	r3, [r7, #28]
 8003230:	fa02 f303 	lsl.w	r3, r2, r3
 8003234:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003236:	683b      	ldr	r3, [r7, #0]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	697a      	ldr	r2, [r7, #20]
 800323c:	4013      	ands	r3, r2
 800323e:	613b      	str	r3, [r7, #16]

    if (iocurrent == ioposition)
 8003240:	693a      	ldr	r2, [r7, #16]
 8003242:	697b      	ldr	r3, [r7, #20]
 8003244:	429a      	cmp	r2, r3
 8003246:	f040 8164 	bne.w	8003512 <HAL_GPIO_Init+0x306>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 800324a:	683b      	ldr	r3, [r7, #0]
 800324c:	685b      	ldr	r3, [r3, #4]
 800324e:	f003 0303 	and.w	r3, r3, #3
 8003252:	2b01      	cmp	r3, #1
 8003254:	d005      	beq.n	8003262 <HAL_GPIO_Init+0x56>
 8003256:	683b      	ldr	r3, [r7, #0]
 8003258:	685b      	ldr	r3, [r3, #4]
 800325a:	f003 0303 	and.w	r3, r3, #3
 800325e:	2b02      	cmp	r3, #2
 8003260:	d130      	bne.n	80032c4 <HAL_GPIO_Init+0xb8>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	689b      	ldr	r3, [r3, #8]
 8003266:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8003268:	69fb      	ldr	r3, [r7, #28]
 800326a:	005b      	lsls	r3, r3, #1
 800326c:	2203      	movs	r2, #3
 800326e:	fa02 f303 	lsl.w	r3, r2, r3
 8003272:	43db      	mvns	r3, r3
 8003274:	69ba      	ldr	r2, [r7, #24]
 8003276:	4013      	ands	r3, r2
 8003278:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2));
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	68da      	ldr	r2, [r3, #12]
 800327e:	69fb      	ldr	r3, [r7, #28]
 8003280:	005b      	lsls	r3, r3, #1
 8003282:	fa02 f303 	lsl.w	r3, r2, r3
 8003286:	69ba      	ldr	r2, [r7, #24]
 8003288:	4313      	orrs	r3, r2
 800328a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	69ba      	ldr	r2, [r7, #24]
 8003290:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003292:	687b      	ldr	r3, [r7, #4]
 8003294:	685b      	ldr	r3, [r3, #4]
 8003296:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003298:	2201      	movs	r2, #1
 800329a:	69fb      	ldr	r3, [r7, #28]
 800329c:	fa02 f303 	lsl.w	r3, r2, r3
 80032a0:	43db      	mvns	r3, r3
 80032a2:	69ba      	ldr	r2, [r7, #24]
 80032a4:	4013      	ands	r3, r2
 80032a6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80032a8:	683b      	ldr	r3, [r7, #0]
 80032aa:	685b      	ldr	r3, [r3, #4]
 80032ac:	091b      	lsrs	r3, r3, #4
 80032ae:	f003 0201 	and.w	r2, r3, #1
 80032b2:	69fb      	ldr	r3, [r7, #28]
 80032b4:	fa02 f303 	lsl.w	r3, r2, r3
 80032b8:	69ba      	ldr	r2, [r7, #24]
 80032ba:	4313      	orrs	r3, r2
 80032bc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	69ba      	ldr	r2, [r7, #24]
 80032c2:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80032c4:	683b      	ldr	r3, [r7, #0]
 80032c6:	685b      	ldr	r3, [r3, #4]
 80032c8:	f003 0303 	and.w	r3, r3, #3
 80032cc:	2b03      	cmp	r3, #3
 80032ce:	d017      	beq.n	8003300 <HAL_GPIO_Init+0xf4>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	68db      	ldr	r3, [r3, #12]
 80032d4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2));
 80032d6:	69fb      	ldr	r3, [r7, #28]
 80032d8:	005b      	lsls	r3, r3, #1
 80032da:	2203      	movs	r2, #3
 80032dc:	fa02 f303 	lsl.w	r3, r2, r3
 80032e0:	43db      	mvns	r3, r3
 80032e2:	69ba      	ldr	r2, [r7, #24]
 80032e4:	4013      	ands	r3, r2
 80032e6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2));
 80032e8:	683b      	ldr	r3, [r7, #0]
 80032ea:	689a      	ldr	r2, [r3, #8]
 80032ec:	69fb      	ldr	r3, [r7, #28]
 80032ee:	005b      	lsls	r3, r3, #1
 80032f0:	fa02 f303 	lsl.w	r3, r2, r3
 80032f4:	69ba      	ldr	r2, [r7, #24]
 80032f6:	4313      	orrs	r3, r2
 80032f8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	69ba      	ldr	r2, [r7, #24]
 80032fe:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003300:	683b      	ldr	r3, [r7, #0]
 8003302:	685b      	ldr	r3, [r3, #4]
 8003304:	f003 0303 	and.w	r3, r3, #3
 8003308:	2b02      	cmp	r3, #2
 800330a:	d123      	bne.n	8003354 <HAL_GPIO_Init+0x148>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3];
 800330c:	69fb      	ldr	r3, [r7, #28]
 800330e:	08da      	lsrs	r2, r3, #3
 8003310:	687b      	ldr	r3, [r7, #4]
 8003312:	3208      	adds	r2, #8
 8003314:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003318:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)0xF << ((uint32_t)(position & (uint32_t)0x07) * 4)) ;
 800331a:	69fb      	ldr	r3, [r7, #28]
 800331c:	f003 0307 	and.w	r3, r3, #7
 8003320:	009b      	lsls	r3, r3, #2
 8003322:	220f      	movs	r2, #15
 8003324:	fa02 f303 	lsl.w	r3, r2, r3
 8003328:	43db      	mvns	r3, r3
 800332a:	69ba      	ldr	r2, [r7, #24]
 800332c:	4013      	ands	r3, r2
 800332e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & (uint32_t)0x07) * 4));
 8003330:	683b      	ldr	r3, [r7, #0]
 8003332:	691a      	ldr	r2, [r3, #16]
 8003334:	69fb      	ldr	r3, [r7, #28]
 8003336:	f003 0307 	and.w	r3, r3, #7
 800333a:	009b      	lsls	r3, r3, #2
 800333c:	fa02 f303 	lsl.w	r3, r2, r3
 8003340:	69ba      	ldr	r2, [r7, #24]
 8003342:	4313      	orrs	r3, r2
 8003344:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3] = temp;
 8003346:	69fb      	ldr	r3, [r7, #28]
 8003348:	08da      	lsrs	r2, r3, #3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	3208      	adds	r2, #8
 800334e:	69b9      	ldr	r1, [r7, #24]
 8003350:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2));
 800335a:	69fb      	ldr	r3, [r7, #28]
 800335c:	005b      	lsls	r3, r3, #1
 800335e:	2203      	movs	r2, #3
 8003360:	fa02 f303 	lsl.w	r3, r2, r3
 8003364:	43db      	mvns	r3, r3
 8003366:	69ba      	ldr	r2, [r7, #24]
 8003368:	4013      	ands	r3, r2
 800336a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 800336c:	683b      	ldr	r3, [r7, #0]
 800336e:	685b      	ldr	r3, [r3, #4]
 8003370:	f003 0203 	and.w	r2, r3, #3
 8003374:	69fb      	ldr	r3, [r7, #28]
 8003376:	005b      	lsls	r3, r3, #1
 8003378:	fa02 f303 	lsl.w	r3, r2, r3
 800337c:	69ba      	ldr	r2, [r7, #24]
 800337e:	4313      	orrs	r3, r2
 8003380:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003382:	687b      	ldr	r3, [r7, #4]
 8003384:	69ba      	ldr	r2, [r7, #24]
 8003386:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003388:	683b      	ldr	r3, [r7, #0]
 800338a:	685b      	ldr	r3, [r3, #4]
 800338c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003390:	2b00      	cmp	r3, #0
 8003392:	f000 80be 	beq.w	8003512 <HAL_GPIO_Init+0x306>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003396:	4b66      	ldr	r3, [pc, #408]	@ (8003530 <HAL_GPIO_Init+0x324>)
 8003398:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800339a:	4a65      	ldr	r2, [pc, #404]	@ (8003530 <HAL_GPIO_Init+0x324>)
 800339c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80033a0:	6453      	str	r3, [r2, #68]	@ 0x44
 80033a2:	4b63      	ldr	r3, [pc, #396]	@ (8003530 <HAL_GPIO_Init+0x324>)
 80033a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80033a6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80033aa:	60fb      	str	r3, [r7, #12]
 80033ac:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2];
 80033ae:	4a61      	ldr	r2, [pc, #388]	@ (8003534 <HAL_GPIO_Init+0x328>)
 80033b0:	69fb      	ldr	r3, [r7, #28]
 80033b2:	089b      	lsrs	r3, r3, #2
 80033b4:	3302      	adds	r3, #2
 80033b6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80033ba:	61bb      	str	r3, [r7, #24]
        temp &= ~(((uint32_t)0x0F) << (4 * (position & 0x03)));
 80033bc:	69fb      	ldr	r3, [r7, #28]
 80033be:	f003 0303 	and.w	r3, r3, #3
 80033c2:	009b      	lsls	r3, r3, #2
 80033c4:	220f      	movs	r2, #15
 80033c6:	fa02 f303 	lsl.w	r3, r2, r3
 80033ca:	43db      	mvns	r3, r3
 80033cc:	69ba      	ldr	r2, [r7, #24]
 80033ce:	4013      	ands	r3, r2
 80033d0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	4a58      	ldr	r2, [pc, #352]	@ (8003538 <HAL_GPIO_Init+0x32c>)
 80033d6:	4293      	cmp	r3, r2
 80033d8:	d037      	beq.n	800344a <HAL_GPIO_Init+0x23e>
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	4a57      	ldr	r2, [pc, #348]	@ (800353c <HAL_GPIO_Init+0x330>)
 80033de:	4293      	cmp	r3, r2
 80033e0:	d031      	beq.n	8003446 <HAL_GPIO_Init+0x23a>
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	4a56      	ldr	r2, [pc, #344]	@ (8003540 <HAL_GPIO_Init+0x334>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d02b      	beq.n	8003442 <HAL_GPIO_Init+0x236>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	4a55      	ldr	r2, [pc, #340]	@ (8003544 <HAL_GPIO_Init+0x338>)
 80033ee:	4293      	cmp	r3, r2
 80033f0:	d025      	beq.n	800343e <HAL_GPIO_Init+0x232>
 80033f2:	687b      	ldr	r3, [r7, #4]
 80033f4:	4a54      	ldr	r2, [pc, #336]	@ (8003548 <HAL_GPIO_Init+0x33c>)
 80033f6:	4293      	cmp	r3, r2
 80033f8:	d01f      	beq.n	800343a <HAL_GPIO_Init+0x22e>
 80033fa:	687b      	ldr	r3, [r7, #4]
 80033fc:	4a53      	ldr	r2, [pc, #332]	@ (800354c <HAL_GPIO_Init+0x340>)
 80033fe:	4293      	cmp	r3, r2
 8003400:	d019      	beq.n	8003436 <HAL_GPIO_Init+0x22a>
 8003402:	687b      	ldr	r3, [r7, #4]
 8003404:	4a52      	ldr	r2, [pc, #328]	@ (8003550 <HAL_GPIO_Init+0x344>)
 8003406:	4293      	cmp	r3, r2
 8003408:	d013      	beq.n	8003432 <HAL_GPIO_Init+0x226>
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	4a51      	ldr	r2, [pc, #324]	@ (8003554 <HAL_GPIO_Init+0x348>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d00d      	beq.n	800342e <HAL_GPIO_Init+0x222>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	4a50      	ldr	r2, [pc, #320]	@ (8003558 <HAL_GPIO_Init+0x34c>)
 8003416:	4293      	cmp	r3, r2
 8003418:	d007      	beq.n	800342a <HAL_GPIO_Init+0x21e>
 800341a:	687b      	ldr	r3, [r7, #4]
 800341c:	4a4f      	ldr	r2, [pc, #316]	@ (800355c <HAL_GPIO_Init+0x350>)
 800341e:	4293      	cmp	r3, r2
 8003420:	d101      	bne.n	8003426 <HAL_GPIO_Init+0x21a>
 8003422:	2309      	movs	r3, #9
 8003424:	e012      	b.n	800344c <HAL_GPIO_Init+0x240>
 8003426:	230a      	movs	r3, #10
 8003428:	e010      	b.n	800344c <HAL_GPIO_Init+0x240>
 800342a:	2308      	movs	r3, #8
 800342c:	e00e      	b.n	800344c <HAL_GPIO_Init+0x240>
 800342e:	2307      	movs	r3, #7
 8003430:	e00c      	b.n	800344c <HAL_GPIO_Init+0x240>
 8003432:	2306      	movs	r3, #6
 8003434:	e00a      	b.n	800344c <HAL_GPIO_Init+0x240>
 8003436:	2305      	movs	r3, #5
 8003438:	e008      	b.n	800344c <HAL_GPIO_Init+0x240>
 800343a:	2304      	movs	r3, #4
 800343c:	e006      	b.n	800344c <HAL_GPIO_Init+0x240>
 800343e:	2303      	movs	r3, #3
 8003440:	e004      	b.n	800344c <HAL_GPIO_Init+0x240>
 8003442:	2302      	movs	r3, #2
 8003444:	e002      	b.n	800344c <HAL_GPIO_Init+0x240>
 8003446:	2301      	movs	r3, #1
 8003448:	e000      	b.n	800344c <HAL_GPIO_Init+0x240>
 800344a:	2300      	movs	r3, #0
 800344c:	69fa      	ldr	r2, [r7, #28]
 800344e:	f002 0203 	and.w	r2, r2, #3
 8003452:	0092      	lsls	r2, r2, #2
 8003454:	4093      	lsls	r3, r2
 8003456:	69ba      	ldr	r2, [r7, #24]
 8003458:	4313      	orrs	r3, r2
 800345a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2] = temp;
 800345c:	4935      	ldr	r1, [pc, #212]	@ (8003534 <HAL_GPIO_Init+0x328>)
 800345e:	69fb      	ldr	r3, [r7, #28]
 8003460:	089b      	lsrs	r3, r3, #2
 8003462:	3302      	adds	r3, #2
 8003464:	69ba      	ldr	r2, [r7, #24]
 8003466:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800346a:	4b3d      	ldr	r3, [pc, #244]	@ (8003560 <HAL_GPIO_Init+0x354>)
 800346c:	689b      	ldr	r3, [r3, #8]
 800346e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003470:	693b      	ldr	r3, [r7, #16]
 8003472:	43db      	mvns	r3, r3
 8003474:	69ba      	ldr	r2, [r7, #24]
 8003476:	4013      	ands	r3, r2
 8003478:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800347a:	683b      	ldr	r3, [r7, #0]
 800347c:	685b      	ldr	r3, [r3, #4]
 800347e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003482:	2b00      	cmp	r3, #0
 8003484:	d003      	beq.n	800348e <HAL_GPIO_Init+0x282>
        {
          temp |= iocurrent;
 8003486:	69ba      	ldr	r2, [r7, #24]
 8003488:	693b      	ldr	r3, [r7, #16]
 800348a:	4313      	orrs	r3, r2
 800348c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800348e:	4a34      	ldr	r2, [pc, #208]	@ (8003560 <HAL_GPIO_Init+0x354>)
 8003490:	69bb      	ldr	r3, [r7, #24]
 8003492:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003494:	4b32      	ldr	r3, [pc, #200]	@ (8003560 <HAL_GPIO_Init+0x354>)
 8003496:	68db      	ldr	r3, [r3, #12]
 8003498:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800349a:	693b      	ldr	r3, [r7, #16]
 800349c:	43db      	mvns	r3, r3
 800349e:	69ba      	ldr	r2, [r7, #24]
 80034a0:	4013      	ands	r3, r2
 80034a2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	685b      	ldr	r3, [r3, #4]
 80034a8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80034ac:	2b00      	cmp	r3, #0
 80034ae:	d003      	beq.n	80034b8 <HAL_GPIO_Init+0x2ac>
        {
          temp |= iocurrent;
 80034b0:	69ba      	ldr	r2, [r7, #24]
 80034b2:	693b      	ldr	r3, [r7, #16]
 80034b4:	4313      	orrs	r3, r2
 80034b6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80034b8:	4a29      	ldr	r2, [pc, #164]	@ (8003560 <HAL_GPIO_Init+0x354>)
 80034ba:	69bb      	ldr	r3, [r7, #24]
 80034bc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80034be:	4b28      	ldr	r3, [pc, #160]	@ (8003560 <HAL_GPIO_Init+0x354>)
 80034c0:	685b      	ldr	r3, [r3, #4]
 80034c2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034c4:	693b      	ldr	r3, [r7, #16]
 80034c6:	43db      	mvns	r3, r3
 80034c8:	69ba      	ldr	r2, [r7, #24]
 80034ca:	4013      	ands	r3, r2
 80034cc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80034ce:	683b      	ldr	r3, [r7, #0]
 80034d0:	685b      	ldr	r3, [r3, #4]
 80034d2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80034d6:	2b00      	cmp	r3, #0
 80034d8:	d003      	beq.n	80034e2 <HAL_GPIO_Init+0x2d6>
        {
          temp |= iocurrent;
 80034da:	69ba      	ldr	r2, [r7, #24]
 80034dc:	693b      	ldr	r3, [r7, #16]
 80034de:	4313      	orrs	r3, r2
 80034e0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80034e2:	4a1f      	ldr	r2, [pc, #124]	@ (8003560 <HAL_GPIO_Init+0x354>)
 80034e4:	69bb      	ldr	r3, [r7, #24]
 80034e6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80034e8:	4b1d      	ldr	r3, [pc, #116]	@ (8003560 <HAL_GPIO_Init+0x354>)
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80034ee:	693b      	ldr	r3, [r7, #16]
 80034f0:	43db      	mvns	r3, r3
 80034f2:	69ba      	ldr	r2, [r7, #24]
 80034f4:	4013      	ands	r3, r2
 80034f6:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80034f8:	683b      	ldr	r3, [r7, #0]
 80034fa:	685b      	ldr	r3, [r3, #4]
 80034fc:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003500:	2b00      	cmp	r3, #0
 8003502:	d003      	beq.n	800350c <HAL_GPIO_Init+0x300>
        {
          temp |= iocurrent;
 8003504:	69ba      	ldr	r2, [r7, #24]
 8003506:	693b      	ldr	r3, [r7, #16]
 8003508:	4313      	orrs	r3, r2
 800350a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800350c:	4a14      	ldr	r2, [pc, #80]	@ (8003560 <HAL_GPIO_Init+0x354>)
 800350e:	69bb      	ldr	r3, [r7, #24]
 8003510:	6013      	str	r3, [r2, #0]
  for (position = 0; position < GPIO_NUMBER; position++)
 8003512:	69fb      	ldr	r3, [r7, #28]
 8003514:	3301      	adds	r3, #1
 8003516:	61fb      	str	r3, [r7, #28]
 8003518:	69fb      	ldr	r3, [r7, #28]
 800351a:	2b0f      	cmp	r3, #15
 800351c:	f67f ae86 	bls.w	800322c <HAL_GPIO_Init+0x20>
      }
    }
  }
}
 8003520:	bf00      	nop
 8003522:	bf00      	nop
 8003524:	3724      	adds	r7, #36	@ 0x24
 8003526:	46bd      	mov	sp, r7
 8003528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800352c:	4770      	bx	lr
 800352e:	bf00      	nop
 8003530:	40023800 	.word	0x40023800
 8003534:	40013800 	.word	0x40013800
 8003538:	40020000 	.word	0x40020000
 800353c:	40020400 	.word	0x40020400
 8003540:	40020800 	.word	0x40020800
 8003544:	40020c00 	.word	0x40020c00
 8003548:	40021000 	.word	0x40021000
 800354c:	40021400 	.word	0x40021400
 8003550:	40021800 	.word	0x40021800
 8003554:	40021c00 	.word	0x40021c00
 8003558:	40022000 	.word	0x40022000
 800355c:	40022400 	.word	0x40022400
 8003560:	40013c00 	.word	0x40013c00

08003564 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003564:	b480      	push	{r7}
 8003566:	b083      	sub	sp, #12
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
 800356c:	460b      	mov	r3, r1
 800356e:	807b      	strh	r3, [r7, #2]
 8003570:	4613      	mov	r3, r2
 8003572:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003574:	787b      	ldrb	r3, [r7, #1]
 8003576:	2b00      	cmp	r3, #0
 8003578:	d003      	beq.n	8003582 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800357a:	887a      	ldrh	r2, [r7, #2]
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
  }
}
 8003580:	e003      	b.n	800358a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16;
 8003582:	887b      	ldrh	r3, [r7, #2]
 8003584:	041a      	lsls	r2, r3, #16
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	619a      	str	r2, [r3, #24]
}
 800358a:	bf00      	nop
 800358c:	370c      	adds	r7, #12
 800358e:	46bd      	mov	sp, r7
 8003590:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003594:	4770      	bx	lr

08003596 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin Specifies the pins to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003596:	b480      	push	{r7}
 8003598:	b085      	sub	sp, #20
 800359a:	af00      	add	r7, sp, #0
 800359c:	6078      	str	r0, [r7, #4]
 800359e:	460b      	mov	r3, r1
 80035a0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	695b      	ldr	r3, [r3, #20]
 80035a6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80035a8:	887a      	ldrh	r2, [r7, #2]
 80035aa:	68fb      	ldr	r3, [r7, #12]
 80035ac:	4013      	ands	r3, r2
 80035ae:	041a      	lsls	r2, r3, #16
 80035b0:	68fb      	ldr	r3, [r7, #12]
 80035b2:	43d9      	mvns	r1, r3
 80035b4:	887b      	ldrh	r3, [r7, #2]
 80035b6:	400b      	ands	r3, r1
 80035b8:	431a      	orrs	r2, r3
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	619a      	str	r2, [r3, #24]
}
 80035be:	bf00      	nop
 80035c0:	3714      	adds	r7, #20
 80035c2:	46bd      	mov	sp, r7
 80035c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035c8:	4770      	bx	lr

080035ca <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80035ca:	b580      	push	{r7, lr}
 80035cc:	b086      	sub	sp, #24
 80035ce:	af02      	add	r7, sp, #8
 80035d0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80035d2:	687b      	ldr	r3, [r7, #4]
 80035d4:	2b00      	cmp	r3, #0
 80035d6:	d101      	bne.n	80035dc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 80035d8:	2301      	movs	r3, #1
 80035da:	e108      	b.n	80037ee <HAL_PCD_Init+0x224>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 80035e8:	b2db      	uxtb	r3, r3
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d106      	bne.n	80035fc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80035ee:	687b      	ldr	r3, [r7, #4]
 80035f0:	2200      	movs	r2, #0
 80035f2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80035f6:	6878      	ldr	r0, [r7, #4]
 80035f8:	f7ff f856 	bl	80026a8 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	2203      	movs	r2, #3
 8003600:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003604:	68bb      	ldr	r3, [r7, #8]
 8003606:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800360a:	d102      	bne.n	8003612 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	2200      	movs	r2, #0
 8003610:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	681b      	ldr	r3, [r3, #0]
 8003616:	4618      	mov	r0, r3
 8003618:	f004 fa52 	bl	8007ac0 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6818      	ldr	r0, [r3, #0]
 8003620:	687b      	ldr	r3, [r7, #4]
 8003622:	7c1a      	ldrb	r2, [r3, #16]
 8003624:	f88d 2000 	strb.w	r2, [sp]
 8003628:	3304      	adds	r3, #4
 800362a:	cb0e      	ldmia	r3, {r1, r2, r3}
 800362c:	f004 f9ee 	bl	8007a0c <USB_CoreInit>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d005      	beq.n	8003642 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	2202      	movs	r2, #2
 800363a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800363e:	2301      	movs	r3, #1
 8003640:	e0d5      	b.n	80037ee <HAL_PCD_Init+0x224>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	2100      	movs	r1, #0
 8003648:	4618      	mov	r0, r3
 800364a:	f004 fa4a 	bl	8007ae2 <USB_SetCurrentMode>
 800364e:	4603      	mov	r3, r0
 8003650:	2b00      	cmp	r3, #0
 8003652:	d005      	beq.n	8003660 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2202      	movs	r2, #2
 8003658:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 800365c:	2301      	movs	r3, #1
 800365e:	e0c6      	b.n	80037ee <HAL_PCD_Init+0x224>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003660:	2300      	movs	r3, #0
 8003662:	73fb      	strb	r3, [r7, #15]
 8003664:	e04a      	b.n	80036fc <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003666:	7bfa      	ldrb	r2, [r7, #15]
 8003668:	6879      	ldr	r1, [r7, #4]
 800366a:	4613      	mov	r3, r2
 800366c:	00db      	lsls	r3, r3, #3
 800366e:	4413      	add	r3, r2
 8003670:	009b      	lsls	r3, r3, #2
 8003672:	440b      	add	r3, r1
 8003674:	3315      	adds	r3, #21
 8003676:	2201      	movs	r2, #1
 8003678:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 800367a:	7bfa      	ldrb	r2, [r7, #15]
 800367c:	6879      	ldr	r1, [r7, #4]
 800367e:	4613      	mov	r3, r2
 8003680:	00db      	lsls	r3, r3, #3
 8003682:	4413      	add	r3, r2
 8003684:	009b      	lsls	r3, r3, #2
 8003686:	440b      	add	r3, r1
 8003688:	3314      	adds	r3, #20
 800368a:	7bfa      	ldrb	r2, [r7, #15]
 800368c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 800368e:	7bfa      	ldrb	r2, [r7, #15]
 8003690:	7bfb      	ldrb	r3, [r7, #15]
 8003692:	b298      	uxth	r0, r3
 8003694:	6879      	ldr	r1, [r7, #4]
 8003696:	4613      	mov	r3, r2
 8003698:	00db      	lsls	r3, r3, #3
 800369a:	4413      	add	r3, r2
 800369c:	009b      	lsls	r3, r3, #2
 800369e:	440b      	add	r3, r1
 80036a0:	332e      	adds	r3, #46	@ 0x2e
 80036a2:	4602      	mov	r2, r0
 80036a4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80036a6:	7bfa      	ldrb	r2, [r7, #15]
 80036a8:	6879      	ldr	r1, [r7, #4]
 80036aa:	4613      	mov	r3, r2
 80036ac:	00db      	lsls	r3, r3, #3
 80036ae:	4413      	add	r3, r2
 80036b0:	009b      	lsls	r3, r3, #2
 80036b2:	440b      	add	r3, r1
 80036b4:	3318      	adds	r3, #24
 80036b6:	2200      	movs	r2, #0
 80036b8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80036ba:	7bfa      	ldrb	r2, [r7, #15]
 80036bc:	6879      	ldr	r1, [r7, #4]
 80036be:	4613      	mov	r3, r2
 80036c0:	00db      	lsls	r3, r3, #3
 80036c2:	4413      	add	r3, r2
 80036c4:	009b      	lsls	r3, r3, #2
 80036c6:	440b      	add	r3, r1
 80036c8:	331c      	adds	r3, #28
 80036ca:	2200      	movs	r2, #0
 80036cc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80036ce:	7bfa      	ldrb	r2, [r7, #15]
 80036d0:	6879      	ldr	r1, [r7, #4]
 80036d2:	4613      	mov	r3, r2
 80036d4:	00db      	lsls	r3, r3, #3
 80036d6:	4413      	add	r3, r2
 80036d8:	009b      	lsls	r3, r3, #2
 80036da:	440b      	add	r3, r1
 80036dc:	3320      	adds	r3, #32
 80036de:	2200      	movs	r2, #0
 80036e0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80036e2:	7bfa      	ldrb	r2, [r7, #15]
 80036e4:	6879      	ldr	r1, [r7, #4]
 80036e6:	4613      	mov	r3, r2
 80036e8:	00db      	lsls	r3, r3, #3
 80036ea:	4413      	add	r3, r2
 80036ec:	009b      	lsls	r3, r3, #2
 80036ee:	440b      	add	r3, r1
 80036f0:	3324      	adds	r3, #36	@ 0x24
 80036f2:	2200      	movs	r2, #0
 80036f4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80036f6:	7bfb      	ldrb	r3, [r7, #15]
 80036f8:	3301      	adds	r3, #1
 80036fa:	73fb      	strb	r3, [r7, #15]
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	791b      	ldrb	r3, [r3, #4]
 8003700:	7bfa      	ldrb	r2, [r7, #15]
 8003702:	429a      	cmp	r2, r3
 8003704:	d3af      	bcc.n	8003666 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003706:	2300      	movs	r3, #0
 8003708:	73fb      	strb	r3, [r7, #15]
 800370a:	e044      	b.n	8003796 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800370c:	7bfa      	ldrb	r2, [r7, #15]
 800370e:	6879      	ldr	r1, [r7, #4]
 8003710:	4613      	mov	r3, r2
 8003712:	00db      	lsls	r3, r3, #3
 8003714:	4413      	add	r3, r2
 8003716:	009b      	lsls	r3, r3, #2
 8003718:	440b      	add	r3, r1
 800371a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 800371e:	2200      	movs	r2, #0
 8003720:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003722:	7bfa      	ldrb	r2, [r7, #15]
 8003724:	6879      	ldr	r1, [r7, #4]
 8003726:	4613      	mov	r3, r2
 8003728:	00db      	lsls	r3, r3, #3
 800372a:	4413      	add	r3, r2
 800372c:	009b      	lsls	r3, r3, #2
 800372e:	440b      	add	r3, r1
 8003730:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003734:	7bfa      	ldrb	r2, [r7, #15]
 8003736:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003738:	7bfa      	ldrb	r2, [r7, #15]
 800373a:	6879      	ldr	r1, [r7, #4]
 800373c:	4613      	mov	r3, r2
 800373e:	00db      	lsls	r3, r3, #3
 8003740:	4413      	add	r3, r2
 8003742:	009b      	lsls	r3, r3, #2
 8003744:	440b      	add	r3, r1
 8003746:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800374a:	2200      	movs	r2, #0
 800374c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 800374e:	7bfa      	ldrb	r2, [r7, #15]
 8003750:	6879      	ldr	r1, [r7, #4]
 8003752:	4613      	mov	r3, r2
 8003754:	00db      	lsls	r3, r3, #3
 8003756:	4413      	add	r3, r2
 8003758:	009b      	lsls	r3, r3, #2
 800375a:	440b      	add	r3, r1
 800375c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003760:	2200      	movs	r2, #0
 8003762:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003764:	7bfa      	ldrb	r2, [r7, #15]
 8003766:	6879      	ldr	r1, [r7, #4]
 8003768:	4613      	mov	r3, r2
 800376a:	00db      	lsls	r3, r3, #3
 800376c:	4413      	add	r3, r2
 800376e:	009b      	lsls	r3, r3, #2
 8003770:	440b      	add	r3, r1
 8003772:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003776:	2200      	movs	r2, #0
 8003778:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800377a:	7bfa      	ldrb	r2, [r7, #15]
 800377c:	6879      	ldr	r1, [r7, #4]
 800377e:	4613      	mov	r3, r2
 8003780:	00db      	lsls	r3, r3, #3
 8003782:	4413      	add	r3, r2
 8003784:	009b      	lsls	r3, r3, #2
 8003786:	440b      	add	r3, r1
 8003788:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 800378c:	2200      	movs	r2, #0
 800378e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003790:	7bfb      	ldrb	r3, [r7, #15]
 8003792:	3301      	adds	r3, #1
 8003794:	73fb      	strb	r3, [r7, #15]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	791b      	ldrb	r3, [r3, #4]
 800379a:	7bfa      	ldrb	r2, [r7, #15]
 800379c:	429a      	cmp	r2, r3
 800379e:	d3b5      	bcc.n	800370c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6818      	ldr	r0, [r3, #0]
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	7c1a      	ldrb	r2, [r3, #16]
 80037a8:	f88d 2000 	strb.w	r2, [sp]
 80037ac:	3304      	adds	r3, #4
 80037ae:	cb0e      	ldmia	r3, {r1, r2, r3}
 80037b0:	f004 f9e4 	bl	8007b7c <USB_DevInit>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d005      	beq.n	80037c6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	2202      	movs	r2, #2
 80037be:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 80037c2:	2301      	movs	r3, #1
 80037c4:	e013      	b.n	80037ee <HAL_PCD_Init+0x224>
  }

  hpcd->USB_Address = 0U;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	2200      	movs	r2, #0
 80037ca:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	2201      	movs	r2, #1
 80037d0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 80037d4:	687b      	ldr	r3, [r7, #4]
 80037d6:	7b1b      	ldrb	r3, [r3, #12]
 80037d8:	2b01      	cmp	r3, #1
 80037da:	d102      	bne.n	80037e2 <HAL_PCD_Init+0x218>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	f000 f80b 	bl	80037f8 <HAL_PCDEx_ActivateLPM>
  }

  (void)USB_DevDisconnect(hpcd->Instance);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4618      	mov	r0, r3
 80037e8:	f004 fb9f 	bl	8007f2a <USB_DevDisconnect>

  return HAL_OK;
 80037ec:	2300      	movs	r3, #0
}
 80037ee:	4618      	mov	r0, r3
 80037f0:	3710      	adds	r7, #16
 80037f2:	46bd      	mov	sp, r7
 80037f4:	bd80      	pop	{r7, pc}
	...

080037f8 <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 80037f8:	b480      	push	{r7}
 80037fa:	b085      	sub	sp, #20
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	681b      	ldr	r3, [r3, #0]
 8003804:	60fb      	str	r3, [r7, #12]

  hpcd->lpm_active = 1U;
 8003806:	687b      	ldr	r3, [r7, #4]
 8003808:	2201      	movs	r2, #1
 800380a:	f8c3 24d8 	str.w	r2, [r3, #1240]	@ 0x4d8
  hpcd->LPM_State = LPM_L0;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2200      	movs	r2, #0
 8003812:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc
  USBx->GINTMSK |= USB_OTG_GINTMSK_LPMINTM;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	699b      	ldr	r3, [r3, #24]
 800381a:	f043 6200 	orr.w	r2, r3, #134217728	@ 0x8000000
 800381e:	68fb      	ldr	r3, [r7, #12]
 8003820:	619a      	str	r2, [r3, #24]
  USBx->GLPMCFG |= (USB_OTG_GLPMCFG_LPMEN | USB_OTG_GLPMCFG_LPMACK | USB_OTG_GLPMCFG_ENBESL);
 8003822:	68fb      	ldr	r3, [r7, #12]
 8003824:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8003826:	4b05      	ldr	r3, [pc, #20]	@ (800383c <HAL_PCDEx_ActivateLPM+0x44>)
 8003828:	4313      	orrs	r3, r2
 800382a:	68fa      	ldr	r2, [r7, #12]
 800382c:	6553      	str	r3, [r2, #84]	@ 0x54

  return HAL_OK;
 800382e:	2300      	movs	r3, #0
}
 8003830:	4618      	mov	r0, r3
 8003832:	3714      	adds	r7, #20
 8003834:	46bd      	mov	sp, r7
 8003836:	f85d 7b04 	ldr.w	r7, [sp], #4
 800383a:	4770      	bx	lr
 800383c:	10000003 	.word	0x10000003

08003840 <HAL_PWR_EnableBkUpAccess>:
  * @note If the HSE divided by 2, 3, ..31 is used as the RTC clock, the 
  *         Backup Domain Access should be kept enabled.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8003840:	b480      	push	{r7}
 8003842:	af00      	add	r7, sp, #0
  /* Enable access to RTC and backup registers */
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8003844:	4b05      	ldr	r3, [pc, #20]	@ (800385c <HAL_PWR_EnableBkUpAccess+0x1c>)
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a04      	ldr	r2, [pc, #16]	@ (800385c <HAL_PWR_EnableBkUpAccess+0x1c>)
 800384a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800384e:	6013      	str	r3, [r2, #0]
}
 8003850:	bf00      	nop
 8003852:	46bd      	mov	sp, r7
 8003854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003858:	4770      	bx	lr
 800385a:	bf00      	nop
 800385c:	40007000 	.word	0x40007000

08003860 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b082      	sub	sp, #8
 8003864:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0;
 8003866:	2300      	movs	r3, #0
 8003868:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 800386a:	4b23      	ldr	r3, [pc, #140]	@ (80038f8 <HAL_PWREx_EnableOverDrive+0x98>)
 800386c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800386e:	4a22      	ldr	r2, [pc, #136]	@ (80038f8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003870:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003874:	6413      	str	r3, [r2, #64]	@ 0x40
 8003876:	4b20      	ldr	r3, [pc, #128]	@ (80038f8 <HAL_PWREx_EnableOverDrive+0x98>)
 8003878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800387a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800387e:	603b      	str	r3, [r7, #0]
 8003880:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 216 MHz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8003882:	4b1e      	ldr	r3, [pc, #120]	@ (80038fc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	4a1d      	ldr	r2, [pc, #116]	@ (80038fc <HAL_PWREx_EnableOverDrive+0x9c>)
 8003888:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800388c:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800388e:	f7fe ffff 	bl	8002890 <HAL_GetTick>
 8003892:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8003894:	e009      	b.n	80038aa <HAL_PWREx_EnableOverDrive+0x4a>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8003896:	f7fe fffb 	bl	8002890 <HAL_GetTick>
 800389a:	4602      	mov	r2, r0
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	1ad3      	subs	r3, r2, r3
 80038a0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80038a4:	d901      	bls.n	80038aa <HAL_PWREx_EnableOverDrive+0x4a>
    {
      return HAL_TIMEOUT;
 80038a6:	2303      	movs	r3, #3
 80038a8:	e022      	b.n	80038f0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 80038aa:	4b14      	ldr	r3, [pc, #80]	@ (80038fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038b2:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80038b6:	d1ee      	bne.n	8003896 <HAL_PWREx_EnableOverDrive+0x36>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 80038b8:	4b10      	ldr	r3, [pc, #64]	@ (80038fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	4a0f      	ldr	r2, [pc, #60]	@ (80038fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80038be:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80038c2:	6013      	str	r3, [r2, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80038c4:	f7fe ffe4 	bl	8002890 <HAL_GetTick>
 80038c8:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80038ca:	e009      	b.n	80038e0 <HAL_PWREx_EnableOverDrive+0x80>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 80038cc:	f7fe ffe0 	bl	8002890 <HAL_GetTick>
 80038d0:	4602      	mov	r2, r0
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	1ad3      	subs	r3, r2, r3
 80038d6:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80038da:	d901      	bls.n	80038e0 <HAL_PWREx_EnableOverDrive+0x80>
    {
      return HAL_TIMEOUT;
 80038dc:	2303      	movs	r3, #3
 80038de:	e007      	b.n	80038f0 <HAL_PWREx_EnableOverDrive+0x90>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 80038e0:	4b06      	ldr	r3, [pc, #24]	@ (80038fc <HAL_PWREx_EnableOverDrive+0x9c>)
 80038e2:	685b      	ldr	r3, [r3, #4]
 80038e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80038e8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80038ec:	d1ee      	bne.n	80038cc <HAL_PWREx_EnableOverDrive+0x6c>
    }
  } 
  return HAL_OK;
 80038ee:	2300      	movs	r3, #0
}
 80038f0:	4618      	mov	r0, r3
 80038f2:	3708      	adds	r7, #8
 80038f4:	46bd      	mov	sp, r7
 80038f6:	bd80      	pop	{r7, pc}
 80038f8:	40023800 	.word	0x40023800
 80038fc:	40007000 	.word	0x40007000

08003900 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b086      	sub	sp, #24
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  FlagStatus pwrclkchanged = RESET;
 8003908:	2300      	movs	r3, #0
 800390a:	75fb      	strb	r3, [r7, #23]

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	2b00      	cmp	r3, #0
 8003910:	d101      	bne.n	8003916 <HAL_RCC_OscConfig+0x16>
  {
    return HAL_ERROR;
 8003912:	2301      	movs	r3, #1
 8003914:	e29b      	b.n	8003e4e <HAL_RCC_OscConfig+0x54e>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 0301 	and.w	r3, r3, #1
 800391e:	2b00      	cmp	r3, #0
 8003920:	f000 8087 	beq.w	8003a32 <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL, It can not be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003924:	4b96      	ldr	r3, [pc, #600]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003926:	689b      	ldr	r3, [r3, #8]
 8003928:	f003 030c 	and.w	r3, r3, #12
 800392c:	2b04      	cmp	r3, #4
 800392e:	d00c      	beq.n	800394a <HAL_RCC_OscConfig+0x4a>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8003930:	4b93      	ldr	r3, [pc, #588]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003932:	689b      	ldr	r3, [r3, #8]
 8003934:	f003 030c 	and.w	r3, r3, #12
 8003938:	2b08      	cmp	r3, #8
 800393a:	d112      	bne.n	8003962 <HAL_RCC_OscConfig+0x62>
 800393c:	4b90      	ldr	r3, [pc, #576]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 800393e:	685b      	ldr	r3, [r3, #4]
 8003940:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003944:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8003948:	d10b      	bne.n	8003962 <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800394a:	4b8d      	ldr	r3, [pc, #564]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 800394c:	681b      	ldr	r3, [r3, #0]
 800394e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003952:	2b00      	cmp	r3, #0
 8003954:	d06c      	beq.n	8003a30 <HAL_RCC_OscConfig+0x130>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	685b      	ldr	r3, [r3, #4]
 800395a:	2b00      	cmp	r3, #0
 800395c:	d168      	bne.n	8003a30 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 800395e:	2301      	movs	r3, #1
 8003960:	e275      	b.n	8003e4e <HAL_RCC_OscConfig+0x54e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	685b      	ldr	r3, [r3, #4]
 8003966:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800396a:	d106      	bne.n	800397a <HAL_RCC_OscConfig+0x7a>
 800396c:	4b84      	ldr	r3, [pc, #528]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	4a83      	ldr	r2, [pc, #524]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003972:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003976:	6013      	str	r3, [r2, #0]
 8003978:	e02e      	b.n	80039d8 <HAL_RCC_OscConfig+0xd8>
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	685b      	ldr	r3, [r3, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d10c      	bne.n	800399c <HAL_RCC_OscConfig+0x9c>
 8003982:	4b7f      	ldr	r3, [pc, #508]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a7e      	ldr	r2, [pc, #504]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003988:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800398c:	6013      	str	r3, [r2, #0]
 800398e:	4b7c      	ldr	r3, [pc, #496]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003990:	681b      	ldr	r3, [r3, #0]
 8003992:	4a7b      	ldr	r2, [pc, #492]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003994:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003998:	6013      	str	r3, [r2, #0]
 800399a:	e01d      	b.n	80039d8 <HAL_RCC_OscConfig+0xd8>
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	685b      	ldr	r3, [r3, #4]
 80039a0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80039a4:	d10c      	bne.n	80039c0 <HAL_RCC_OscConfig+0xc0>
 80039a6:	4b76      	ldr	r3, [pc, #472]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	4a75      	ldr	r2, [pc, #468]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 80039ac:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80039b0:	6013      	str	r3, [r2, #0]
 80039b2:	4b73      	ldr	r3, [pc, #460]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	4a72      	ldr	r2, [pc, #456]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 80039b8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80039bc:	6013      	str	r3, [r2, #0]
 80039be:	e00b      	b.n	80039d8 <HAL_RCC_OscConfig+0xd8>
 80039c0:	4b6f      	ldr	r3, [pc, #444]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	4a6e      	ldr	r2, [pc, #440]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 80039c6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80039ca:	6013      	str	r3, [r2, #0]
 80039cc:	4b6c      	ldr	r3, [pc, #432]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 80039ce:	681b      	ldr	r3, [r3, #0]
 80039d0:	4a6b      	ldr	r2, [pc, #428]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 80039d2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039d6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	685b      	ldr	r3, [r3, #4]
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d013      	beq.n	8003a08 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80039e0:	f7fe ff56 	bl	8002890 <HAL_GetTick>
 80039e4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039e6:	e008      	b.n	80039fa <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80039e8:	f7fe ff52 	bl	8002890 <HAL_GetTick>
 80039ec:	4602      	mov	r2, r0
 80039ee:	693b      	ldr	r3, [r7, #16]
 80039f0:	1ad3      	subs	r3, r2, r3
 80039f2:	2b64      	cmp	r3, #100	@ 0x64
 80039f4:	d901      	bls.n	80039fa <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80039f6:	2303      	movs	r3, #3
 80039f8:	e229      	b.n	8003e4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80039fa:	4b61      	ldr	r3, [pc, #388]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 80039fc:	681b      	ldr	r3, [r3, #0]
 80039fe:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a02:	2b00      	cmp	r3, #0
 8003a04:	d0f0      	beq.n	80039e8 <HAL_RCC_OscConfig+0xe8>
 8003a06:	e014      	b.n	8003a32 <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003a08:	f7fe ff42 	bl	8002890 <HAL_GetTick>
 8003a0c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a0e:	e008      	b.n	8003a22 <HAL_RCC_OscConfig+0x122>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003a10:	f7fe ff3e 	bl	8002890 <HAL_GetTick>
 8003a14:	4602      	mov	r2, r0
 8003a16:	693b      	ldr	r3, [r7, #16]
 8003a18:	1ad3      	subs	r3, r2, r3
 8003a1a:	2b64      	cmp	r3, #100	@ 0x64
 8003a1c:	d901      	bls.n	8003a22 <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 8003a1e:	2303      	movs	r3, #3
 8003a20:	e215      	b.n	8003e4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a22:	4b57      	ldr	r3, [pc, #348]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003a24:	681b      	ldr	r3, [r3, #0]
 8003a26:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a2a:	2b00      	cmp	r3, #0
 8003a2c:	d1f0      	bne.n	8003a10 <HAL_RCC_OscConfig+0x110>
 8003a2e:	e000      	b.n	8003a32 <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a30:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	f003 0302 	and.w	r3, r3, #2
 8003a3a:	2b00      	cmp	r3, #0
 8003a3c:	d069      	beq.n	8003b12 <HAL_RCC_OscConfig+0x212>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a3e:	4b50      	ldr	r3, [pc, #320]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003a40:	689b      	ldr	r3, [r3, #8]
 8003a42:	f003 030c 	and.w	r3, r3, #12
 8003a46:	2b00      	cmp	r3, #0
 8003a48:	d00b      	beq.n	8003a62 <HAL_RCC_OscConfig+0x162>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a4a:	4b4d      	ldr	r3, [pc, #308]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003a4c:	689b      	ldr	r3, [r3, #8]
 8003a4e:	f003 030c 	and.w	r3, r3, #12
 8003a52:	2b08      	cmp	r3, #8
 8003a54:	d11c      	bne.n	8003a90 <HAL_RCC_OscConfig+0x190>
 8003a56:	4b4a      	ldr	r3, [pc, #296]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003a58:	685b      	ldr	r3, [r3, #4]
 8003a5a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8003a5e:	2b00      	cmp	r3, #0
 8003a60:	d116      	bne.n	8003a90 <HAL_RCC_OscConfig+0x190>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a62:	4b47      	ldr	r3, [pc, #284]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	f003 0302 	and.w	r3, r3, #2
 8003a6a:	2b00      	cmp	r3, #0
 8003a6c:	d005      	beq.n	8003a7a <HAL_RCC_OscConfig+0x17a>
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	68db      	ldr	r3, [r3, #12]
 8003a72:	2b01      	cmp	r3, #1
 8003a74:	d001      	beq.n	8003a7a <HAL_RCC_OscConfig+0x17a>
      {
        return HAL_ERROR;
 8003a76:	2301      	movs	r3, #1
 8003a78:	e1e9      	b.n	8003e4e <HAL_RCC_OscConfig+0x54e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003a7a:	4b41      	ldr	r3, [pc, #260]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	691b      	ldr	r3, [r3, #16]
 8003a86:	00db      	lsls	r3, r3, #3
 8003a88:	493d      	ldr	r1, [pc, #244]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003a8a:	4313      	orrs	r3, r2
 8003a8c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003a8e:	e040      	b.n	8003b12 <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8003a90:	687b      	ldr	r3, [r7, #4]
 8003a92:	68db      	ldr	r3, [r3, #12]
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d023      	beq.n	8003ae0 <HAL_RCC_OscConfig+0x1e0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003a98:	4b39      	ldr	r3, [pc, #228]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	4a38      	ldr	r2, [pc, #224]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003a9e:	f043 0301 	orr.w	r3, r3, #1
 8003aa2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aa4:	f7fe fef4 	bl	8002890 <HAL_GetTick>
 8003aa8:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003aaa:	e008      	b.n	8003abe <HAL_RCC_OscConfig+0x1be>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003aac:	f7fe fef0 	bl	8002890 <HAL_GetTick>
 8003ab0:	4602      	mov	r2, r0
 8003ab2:	693b      	ldr	r3, [r7, #16]
 8003ab4:	1ad3      	subs	r3, r2, r3
 8003ab6:	2b02      	cmp	r3, #2
 8003ab8:	d901      	bls.n	8003abe <HAL_RCC_OscConfig+0x1be>
          {
            return HAL_TIMEOUT;
 8003aba:	2303      	movs	r3, #3
 8003abc:	e1c7      	b.n	8003e4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003abe:	4b30      	ldr	r3, [pc, #192]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	f003 0302 	and.w	r3, r3, #2
 8003ac6:	2b00      	cmp	r3, #0
 8003ac8:	d0f0      	beq.n	8003aac <HAL_RCC_OscConfig+0x1ac>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aca:	4b2d      	ldr	r3, [pc, #180]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	691b      	ldr	r3, [r3, #16]
 8003ad6:	00db      	lsls	r3, r3, #3
 8003ad8:	4929      	ldr	r1, [pc, #164]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003ada:	4313      	orrs	r3, r2
 8003adc:	600b      	str	r3, [r1, #0]
 8003ade:	e018      	b.n	8003b12 <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003ae0:	4b27      	ldr	r3, [pc, #156]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003ae2:	681b      	ldr	r3, [r3, #0]
 8003ae4:	4a26      	ldr	r2, [pc, #152]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003ae6:	f023 0301 	bic.w	r3, r3, #1
 8003aea:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aec:	f7fe fed0 	bl	8002890 <HAL_GetTick>
 8003af0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003af2:	e008      	b.n	8003b06 <HAL_RCC_OscConfig+0x206>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003af4:	f7fe fecc 	bl	8002890 <HAL_GetTick>
 8003af8:	4602      	mov	r2, r0
 8003afa:	693b      	ldr	r3, [r7, #16]
 8003afc:	1ad3      	subs	r3, r2, r3
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d901      	bls.n	8003b06 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 8003b02:	2303      	movs	r3, #3
 8003b04:	e1a3      	b.n	8003e4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b06:	4b1e      	ldr	r3, [pc, #120]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f003 0302 	and.w	r3, r3, #2
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	d1f0      	bne.n	8003af4 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	f003 0308 	and.w	r3, r3, #8
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d038      	beq.n	8003b90 <HAL_RCC_OscConfig+0x290>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	695b      	ldr	r3, [r3, #20]
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d019      	beq.n	8003b5a <HAL_RCC_OscConfig+0x25a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b26:	4b16      	ldr	r3, [pc, #88]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003b28:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b2a:	4a15      	ldr	r2, [pc, #84]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003b2c:	f043 0301 	orr.w	r3, r3, #1
 8003b30:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b32:	f7fe fead 	bl	8002890 <HAL_GetTick>
 8003b36:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b38:	e008      	b.n	8003b4c <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b3a:	f7fe fea9 	bl	8002890 <HAL_GetTick>
 8003b3e:	4602      	mov	r2, r0
 8003b40:	693b      	ldr	r3, [r7, #16]
 8003b42:	1ad3      	subs	r3, r2, r3
 8003b44:	2b02      	cmp	r3, #2
 8003b46:	d901      	bls.n	8003b4c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003b48:	2303      	movs	r3, #3
 8003b4a:	e180      	b.n	8003e4e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b4c:	4b0c      	ldr	r3, [pc, #48]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003b4e:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b50:	f003 0302 	and.w	r3, r3, #2
 8003b54:	2b00      	cmp	r3, #0
 8003b56:	d0f0      	beq.n	8003b3a <HAL_RCC_OscConfig+0x23a>
 8003b58:	e01a      	b.n	8003b90 <HAL_RCC_OscConfig+0x290>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b5a:	4b09      	ldr	r3, [pc, #36]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003b5c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b5e:	4a08      	ldr	r2, [pc, #32]	@ (8003b80 <HAL_RCC_OscConfig+0x280>)
 8003b60:	f023 0301 	bic.w	r3, r3, #1
 8003b64:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b66:	f7fe fe93 	bl	8002890 <HAL_GetTick>
 8003b6a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b6c:	e00a      	b.n	8003b84 <HAL_RCC_OscConfig+0x284>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003b6e:	f7fe fe8f 	bl	8002890 <HAL_GetTick>
 8003b72:	4602      	mov	r2, r0
 8003b74:	693b      	ldr	r3, [r7, #16]
 8003b76:	1ad3      	subs	r3, r2, r3
 8003b78:	2b02      	cmp	r3, #2
 8003b7a:	d903      	bls.n	8003b84 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8003b7c:	2303      	movs	r3, #3
 8003b7e:	e166      	b.n	8003e4e <HAL_RCC_OscConfig+0x54e>
 8003b80:	40023800 	.word	0x40023800
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003b84:	4b92      	ldr	r3, [pc, #584]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003b86:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003b88:	f003 0302 	and.w	r3, r3, #2
 8003b8c:	2b00      	cmp	r3, #0
 8003b8e:	d1ee      	bne.n	8003b6e <HAL_RCC_OscConfig+0x26e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	f003 0304 	and.w	r3, r3, #4
 8003b98:	2b00      	cmp	r3, #0
 8003b9a:	f000 80a4 	beq.w	8003ce6 <HAL_RCC_OscConfig+0x3e6>
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003b9e:	4b8c      	ldr	r3, [pc, #560]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003ba0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ba2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003ba6:	2b00      	cmp	r3, #0
 8003ba8:	d10d      	bne.n	8003bc6 <HAL_RCC_OscConfig+0x2c6>
    {
      /* Enable Power Clock*/
      __HAL_RCC_PWR_CLK_ENABLE();
 8003baa:	4b89      	ldr	r3, [pc, #548]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003bac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bae:	4a88      	ldr	r2, [pc, #544]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003bb0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003bb4:	6413      	str	r3, [r2, #64]	@ 0x40
 8003bb6:	4b86      	ldr	r3, [pc, #536]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003bb8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003bbe:	60bb      	str	r3, [r7, #8]
 8003bc0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003bc2:	2301      	movs	r3, #1
 8003bc4:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bc6:	4b83      	ldr	r3, [pc, #524]	@ (8003dd4 <HAL_RCC_OscConfig+0x4d4>)
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d118      	bne.n	8003c04 <HAL_RCC_OscConfig+0x304>
    {
      /* Enable write access to Backup domain */
      PWR->CR1 |= PWR_CR1_DBP;
 8003bd2:	4b80      	ldr	r3, [pc, #512]	@ (8003dd4 <HAL_RCC_OscConfig+0x4d4>)
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	4a7f      	ldr	r2, [pc, #508]	@ (8003dd4 <HAL_RCC_OscConfig+0x4d4>)
 8003bd8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003bdc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003bde:	f7fe fe57 	bl	8002890 <HAL_GetTick>
 8003be2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003be4:	e008      	b.n	8003bf8 <HAL_RCC_OscConfig+0x2f8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003be6:	f7fe fe53 	bl	8002890 <HAL_GetTick>
 8003bea:	4602      	mov	r2, r0
 8003bec:	693b      	ldr	r3, [r7, #16]
 8003bee:	1ad3      	subs	r3, r2, r3
 8003bf0:	2b64      	cmp	r3, #100	@ 0x64
 8003bf2:	d901      	bls.n	8003bf8 <HAL_RCC_OscConfig+0x2f8>
        {
          return HAL_TIMEOUT;
 8003bf4:	2303      	movs	r3, #3
 8003bf6:	e12a      	b.n	8003e4e <HAL_RCC_OscConfig+0x54e>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8003bf8:	4b76      	ldr	r3, [pc, #472]	@ (8003dd4 <HAL_RCC_OscConfig+0x4d4>)
 8003bfa:	681b      	ldr	r3, [r3, #0]
 8003bfc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003c00:	2b00      	cmp	r3, #0
 8003c02:	d0f0      	beq.n	8003be6 <HAL_RCC_OscConfig+0x2e6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	689b      	ldr	r3, [r3, #8]
 8003c08:	2b01      	cmp	r3, #1
 8003c0a:	d106      	bne.n	8003c1a <HAL_RCC_OscConfig+0x31a>
 8003c0c:	4b70      	ldr	r3, [pc, #448]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c0e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c10:	4a6f      	ldr	r2, [pc, #444]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c12:	f043 0301 	orr.w	r3, r3, #1
 8003c16:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c18:	e02d      	b.n	8003c76 <HAL_RCC_OscConfig+0x376>
 8003c1a:	687b      	ldr	r3, [r7, #4]
 8003c1c:	689b      	ldr	r3, [r3, #8]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d10c      	bne.n	8003c3c <HAL_RCC_OscConfig+0x33c>
 8003c22:	4b6b      	ldr	r3, [pc, #428]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c24:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c26:	4a6a      	ldr	r2, [pc, #424]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c28:	f023 0301 	bic.w	r3, r3, #1
 8003c2c:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c2e:	4b68      	ldr	r3, [pc, #416]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c30:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c32:	4a67      	ldr	r2, [pc, #412]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c34:	f023 0304 	bic.w	r3, r3, #4
 8003c38:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c3a:	e01c      	b.n	8003c76 <HAL_RCC_OscConfig+0x376>
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	689b      	ldr	r3, [r3, #8]
 8003c40:	2b05      	cmp	r3, #5
 8003c42:	d10c      	bne.n	8003c5e <HAL_RCC_OscConfig+0x35e>
 8003c44:	4b62      	ldr	r3, [pc, #392]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c46:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c48:	4a61      	ldr	r2, [pc, #388]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c4a:	f043 0304 	orr.w	r3, r3, #4
 8003c4e:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c50:	4b5f      	ldr	r3, [pc, #380]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c52:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c54:	4a5e      	ldr	r2, [pc, #376]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c56:	f043 0301 	orr.w	r3, r3, #1
 8003c5a:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c5c:	e00b      	b.n	8003c76 <HAL_RCC_OscConfig+0x376>
 8003c5e:	4b5c      	ldr	r3, [pc, #368]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c60:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c62:	4a5b      	ldr	r2, [pc, #364]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c64:	f023 0301 	bic.w	r3, r3, #1
 8003c68:	6713      	str	r3, [r2, #112]	@ 0x70
 8003c6a:	4b59      	ldr	r3, [pc, #356]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c6c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003c6e:	4a58      	ldr	r2, [pc, #352]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c70:	f023 0304 	bic.w	r3, r3, #4
 8003c74:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	689b      	ldr	r3, [r3, #8]
 8003c7a:	2b00      	cmp	r3, #0
 8003c7c:	d015      	beq.n	8003caa <HAL_RCC_OscConfig+0x3aa>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003c7e:	f7fe fe07 	bl	8002890 <HAL_GetTick>
 8003c82:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c84:	e00a      	b.n	8003c9c <HAL_RCC_OscConfig+0x39c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003c86:	f7fe fe03 	bl	8002890 <HAL_GetTick>
 8003c8a:	4602      	mov	r2, r0
 8003c8c:	693b      	ldr	r3, [r7, #16]
 8003c8e:	1ad3      	subs	r3, r2, r3
 8003c90:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003c94:	4293      	cmp	r3, r2
 8003c96:	d901      	bls.n	8003c9c <HAL_RCC_OscConfig+0x39c>
        {
          return HAL_TIMEOUT;
 8003c98:	2303      	movs	r3, #3
 8003c9a:	e0d8      	b.n	8003e4e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003c9c:	4b4c      	ldr	r3, [pc, #304]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003c9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ca0:	f003 0302 	and.w	r3, r3, #2
 8003ca4:	2b00      	cmp	r3, #0
 8003ca6:	d0ee      	beq.n	8003c86 <HAL_RCC_OscConfig+0x386>
 8003ca8:	e014      	b.n	8003cd4 <HAL_RCC_OscConfig+0x3d4>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003caa:	f7fe fdf1 	bl	8002890 <HAL_GetTick>
 8003cae:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cb0:	e00a      	b.n	8003cc8 <HAL_RCC_OscConfig+0x3c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003cb2:	f7fe fded 	bl	8002890 <HAL_GetTick>
 8003cb6:	4602      	mov	r2, r0
 8003cb8:	693b      	ldr	r3, [r7, #16]
 8003cba:	1ad3      	subs	r3, r2, r3
 8003cbc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d901      	bls.n	8003cc8 <HAL_RCC_OscConfig+0x3c8>
        {
          return HAL_TIMEOUT;
 8003cc4:	2303      	movs	r3, #3
 8003cc6:	e0c2      	b.n	8003e4e <HAL_RCC_OscConfig+0x54e>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cc8:	4b41      	ldr	r3, [pc, #260]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003cca:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003ccc:	f003 0302 	and.w	r3, r3, #2
 8003cd0:	2b00      	cmp	r3, #0
 8003cd2:	d1ee      	bne.n	8003cb2 <HAL_RCC_OscConfig+0x3b2>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8003cd4:	7dfb      	ldrb	r3, [r7, #23]
 8003cd6:	2b01      	cmp	r3, #1
 8003cd8:	d105      	bne.n	8003ce6 <HAL_RCC_OscConfig+0x3e6>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003cda:	4b3d      	ldr	r3, [pc, #244]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003cdc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003cde:	4a3c      	ldr	r2, [pc, #240]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003ce0:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ce4:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	699b      	ldr	r3, [r3, #24]
 8003cea:	2b00      	cmp	r3, #0
 8003cec:	f000 80ae 	beq.w	8003e4c <HAL_RCC_OscConfig+0x54c>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003cf0:	4b37      	ldr	r3, [pc, #220]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003cf2:	689b      	ldr	r3, [r3, #8]
 8003cf4:	f003 030c 	and.w	r3, r3, #12
 8003cf8:	2b08      	cmp	r3, #8
 8003cfa:	d06d      	beq.n	8003dd8 <HAL_RCC_OscConfig+0x4d8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	699b      	ldr	r3, [r3, #24]
 8003d00:	2b02      	cmp	r3, #2
 8003d02:	d14b      	bne.n	8003d9c <HAL_RCC_OscConfig+0x49c>
#if defined (RCC_PLLCFGR_PLLR)
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
#endif

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d04:	4b32      	ldr	r3, [pc, #200]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4a31      	ldr	r2, [pc, #196]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003d0a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003d0e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d10:	f7fe fdbe 	bl	8002890 <HAL_GetTick>
 8003d14:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d16:	e008      	b.n	8003d2a <HAL_RCC_OscConfig+0x42a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d18:	f7fe fdba 	bl	8002890 <HAL_GetTick>
 8003d1c:	4602      	mov	r2, r0
 8003d1e:	693b      	ldr	r3, [r7, #16]
 8003d20:	1ad3      	subs	r3, r2, r3
 8003d22:	2b02      	cmp	r3, #2
 8003d24:	d901      	bls.n	8003d2a <HAL_RCC_OscConfig+0x42a>
          {
            return HAL_TIMEOUT;
 8003d26:	2303      	movs	r3, #3
 8003d28:	e091      	b.n	8003e4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d2a:	4b29      	ldr	r3, [pc, #164]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d1f0      	bne.n	8003d18 <HAL_RCC_OscConfig+0x418>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
#if defined (RCC_PLLCFGR_PLLR)
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	69da      	ldr	r2, [r3, #28]
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	6a1b      	ldr	r3, [r3, #32]
 8003d3e:	431a      	orrs	r2, r3
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d44:	019b      	lsls	r3, r3, #6
 8003d46:	431a      	orrs	r2, r3
 8003d48:	687b      	ldr	r3, [r7, #4]
 8003d4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003d4c:	085b      	lsrs	r3, r3, #1
 8003d4e:	3b01      	subs	r3, #1
 8003d50:	041b      	lsls	r3, r3, #16
 8003d52:	431a      	orrs	r2, r3
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003d58:	061b      	lsls	r3, r3, #24
 8003d5a:	431a      	orrs	r2, r3
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003d60:	071b      	lsls	r3, r3, #28
 8003d62:	491b      	ldr	r1, [pc, #108]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003d64:	4313      	orrs	r3, r2
 8003d66:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ);
#endif

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d68:	4b19      	ldr	r3, [pc, #100]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003d6a:	681b      	ldr	r3, [r3, #0]
 8003d6c:	4a18      	ldr	r2, [pc, #96]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003d6e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8003d72:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003d74:	f7fe fd8c 	bl	8002890 <HAL_GetTick>
 8003d78:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d7a:	e008      	b.n	8003d8e <HAL_RCC_OscConfig+0x48e>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003d7c:	f7fe fd88 	bl	8002890 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	693b      	ldr	r3, [r7, #16]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	2b02      	cmp	r3, #2
 8003d88:	d901      	bls.n	8003d8e <HAL_RCC_OscConfig+0x48e>
          {
            return HAL_TIMEOUT;
 8003d8a:	2303      	movs	r3, #3
 8003d8c:	e05f      	b.n	8003e4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d8e:	4b10      	ldr	r3, [pc, #64]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003d90:	681b      	ldr	r3, [r3, #0]
 8003d92:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d0f0      	beq.n	8003d7c <HAL_RCC_OscConfig+0x47c>
 8003d9a:	e057      	b.n	8003e4c <HAL_RCC_OscConfig+0x54c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d9c:	4b0c      	ldr	r3, [pc, #48]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003d9e:	681b      	ldr	r3, [r3, #0]
 8003da0:	4a0b      	ldr	r2, [pc, #44]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003da2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003da6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003da8:	f7fe fd72 	bl	8002890 <HAL_GetTick>
 8003dac:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dae:	e008      	b.n	8003dc2 <HAL_RCC_OscConfig+0x4c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003db0:	f7fe fd6e 	bl	8002890 <HAL_GetTick>
 8003db4:	4602      	mov	r2, r0
 8003db6:	693b      	ldr	r3, [r7, #16]
 8003db8:	1ad3      	subs	r3, r2, r3
 8003dba:	2b02      	cmp	r3, #2
 8003dbc:	d901      	bls.n	8003dc2 <HAL_RCC_OscConfig+0x4c2>
          {
            return HAL_TIMEOUT;
 8003dbe:	2303      	movs	r3, #3
 8003dc0:	e045      	b.n	8003e4e <HAL_RCC_OscConfig+0x54e>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dc2:	4b03      	ldr	r3, [pc, #12]	@ (8003dd0 <HAL_RCC_OscConfig+0x4d0>)
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003dca:	2b00      	cmp	r3, #0
 8003dcc:	d1f0      	bne.n	8003db0 <HAL_RCC_OscConfig+0x4b0>
 8003dce:	e03d      	b.n	8003e4c <HAL_RCC_OscConfig+0x54c>
 8003dd0:	40023800 	.word	0x40023800
 8003dd4:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      pll_config = RCC->PLLCFGR;
 8003dd8:	4b1f      	ldr	r3, [pc, #124]	@ (8003e58 <HAL_RCC_OscConfig+0x558>)
 8003dda:	685b      	ldr	r3, [r3, #4]
 8003ddc:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	699b      	ldr	r3, [r3, #24]
 8003de2:	2b01      	cmp	r3, #1
 8003de4:	d030      	beq.n	8003e48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003de6:	68fb      	ldr	r3, [r7, #12]
 8003de8:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8003dec:	687b      	ldr	r3, [r7, #4]
 8003dee:	69db      	ldr	r3, [r3, #28]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003df0:	429a      	cmp	r2, r3
 8003df2:	d129      	bne.n	8003e48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	6a1b      	ldr	r3, [r3, #32]
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d122      	bne.n	8003e48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e02:	68fa      	ldr	r2, [r7, #12]
 8003e04:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8003e08:	4013      	ands	r3, r2
 8003e0a:	687a      	ldr	r2, [r7, #4]
 8003e0c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8003e0e:	0192      	lsls	r2, r2, #6
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d119      	bne.n	8003e48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003e14:	68fb      	ldr	r3, [r7, #12]
 8003e16:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003e1e:	085b      	lsrs	r3, r3, #1
 8003e20:	3b01      	subs	r3, #1
 8003e22:	041b      	lsls	r3, r3, #16
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 8003e24:	429a      	cmp	r2, r3
 8003e26:	d10f      	bne.n	8003e48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8003e2e:	687b      	ldr	r3, [r7, #4]
 8003e30:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e32:	061b      	lsls	r3, r3, #24
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
 8003e34:	429a      	cmp	r2, r3
 8003e36:	d107      	bne.n	8003e48 <HAL_RCC_OscConfig+0x548>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8003e38:	68fb      	ldr	r3, [r7, #12]
 8003e3a:	f003 42e0 	and.w	r2, r3, #1879048192	@ 0x70000000
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e42:	071b      	lsls	r3, r3, #28
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8003e44:	429a      	cmp	r2, r3
 8003e46:	d001      	beq.n	8003e4c <HAL_RCC_OscConfig+0x54c>
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != ((((RCC_OscInitStruct->PLL.PLLP) >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)) ||
          (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
      {
        return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e000      	b.n	8003e4e <HAL_RCC_OscConfig+0x54e>
      }
    }
  }
  return HAL_OK;
 8003e4c:	2300      	movs	r3, #0
}
 8003e4e:	4618      	mov	r0, r3
 8003e50:	3718      	adds	r7, #24
 8003e52:	46bd      	mov	sp, r7
 8003e54:	bd80      	pop	{r7, pc}
 8003e56:	bf00      	nop
 8003e58:	40023800 	.word	0x40023800

08003e5c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b084      	sub	sp, #16
 8003e60:	af00      	add	r7, sp, #0
 8003e62:	6078      	str	r0, [r7, #4]
 8003e64:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0;
 8003e66:	2300      	movs	r3, #0
 8003e68:	60fb      	str	r3, [r7, #12]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d101      	bne.n	8003e74 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e0d0      	b.n	8004016 <HAL_RCC_ClockConfig+0x1ba>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
     must be correctly programmed according to the frequency of the CPU clock
     (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003e74:	4b6a      	ldr	r3, [pc, #424]	@ (8004020 <HAL_RCC_ClockConfig+0x1c4>)
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 030f 	and.w	r3, r3, #15
 8003e7c:	683a      	ldr	r2, [r7, #0]
 8003e7e:	429a      	cmp	r2, r3
 8003e80:	d910      	bls.n	8003ea4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e82:	4b67      	ldr	r3, [pc, #412]	@ (8004020 <HAL_RCC_ClockConfig+0x1c4>)
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f023 020f 	bic.w	r2, r3, #15
 8003e8a:	4965      	ldr	r1, [pc, #404]	@ (8004020 <HAL_RCC_ClockConfig+0x1c4>)
 8003e8c:	683b      	ldr	r3, [r7, #0]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e92:	4b63      	ldr	r3, [pc, #396]	@ (8004020 <HAL_RCC_ClockConfig+0x1c4>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 030f 	and.w	r3, r3, #15
 8003e9a:	683a      	ldr	r2, [r7, #0]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d001      	beq.n	8003ea4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e0b8      	b.n	8004016 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0302 	and.w	r3, r3, #2
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d020      	beq.n	8003ef2 <HAL_RCC_ClockConfig+0x96>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0304 	and.w	r3, r3, #4
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d005      	beq.n	8003ec8 <HAL_RCC_ClockConfig+0x6c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ebc:	4b59      	ldr	r3, [pc, #356]	@ (8004024 <HAL_RCC_ClockConfig+0x1c8>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	4a58      	ldr	r2, [pc, #352]	@ (8004024 <HAL_RCC_ClockConfig+0x1c8>)
 8003ec2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 8003ec6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0308 	and.w	r3, r3, #8
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d005      	beq.n	8003ee0 <HAL_RCC_ClockConfig+0x84>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ed4:	4b53      	ldr	r3, [pc, #332]	@ (8004024 <HAL_RCC_ClockConfig+0x1c8>)
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	4a52      	ldr	r2, [pc, #328]	@ (8004024 <HAL_RCC_ClockConfig+0x1c8>)
 8003eda:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8003ede:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ee0:	4b50      	ldr	r3, [pc, #320]	@ (8004024 <HAL_RCC_ClockConfig+0x1c8>)
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	494d      	ldr	r1, [pc, #308]	@ (8004024 <HAL_RCC_ClockConfig+0x1c8>)
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0301 	and.w	r3, r3, #1
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d040      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x124>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d107      	bne.n	8003f16 <HAL_RCC_ClockConfig+0xba>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f06:	4b47      	ldr	r3, [pc, #284]	@ (8004024 <HAL_RCC_ClockConfig+0x1c8>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d115      	bne.n	8003f3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e07f      	b.n	8004016 <HAL_RCC_ClockConfig+0x1ba>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	2b02      	cmp	r3, #2
 8003f1c:	d107      	bne.n	8003f2e <HAL_RCC_ClockConfig+0xd2>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f1e:	4b41      	ldr	r3, [pc, #260]	@ (8004024 <HAL_RCC_ClockConfig+0x1c8>)
 8003f20:	681b      	ldr	r3, [r3, #0]
 8003f22:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d109      	bne.n	8003f3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e073      	b.n	8004016 <HAL_RCC_ClockConfig+0x1ba>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f2e:	4b3d      	ldr	r3, [pc, #244]	@ (8004024 <HAL_RCC_ClockConfig+0x1c8>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	f003 0302 	and.w	r3, r3, #2
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d101      	bne.n	8003f3e <HAL_RCC_ClockConfig+0xe2>
      {
        return HAL_ERROR;
 8003f3a:	2301      	movs	r3, #1
 8003f3c:	e06b      	b.n	8004016 <HAL_RCC_ClockConfig+0x1ba>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f3e:	4b39      	ldr	r3, [pc, #228]	@ (8004024 <HAL_RCC_ClockConfig+0x1c8>)
 8003f40:	689b      	ldr	r3, [r3, #8]
 8003f42:	f023 0203 	bic.w	r2, r3, #3
 8003f46:	687b      	ldr	r3, [r7, #4]
 8003f48:	685b      	ldr	r3, [r3, #4]
 8003f4a:	4936      	ldr	r1, [pc, #216]	@ (8004024 <HAL_RCC_ClockConfig+0x1c8>)
 8003f4c:	4313      	orrs	r3, r2
 8003f4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8003f50:	f7fe fc9e 	bl	8002890 <HAL_GetTick>
 8003f54:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f56:	e00a      	b.n	8003f6e <HAL_RCC_ClockConfig+0x112>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f58:	f7fe fc9a 	bl	8002890 <HAL_GetTick>
 8003f5c:	4602      	mov	r2, r0
 8003f5e:	68fb      	ldr	r3, [r7, #12]
 8003f60:	1ad3      	subs	r3, r2, r3
 8003f62:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003f66:	4293      	cmp	r3, r2
 8003f68:	d901      	bls.n	8003f6e <HAL_RCC_ClockConfig+0x112>
      {
        return HAL_TIMEOUT;
 8003f6a:	2303      	movs	r3, #3
 8003f6c:	e053      	b.n	8004016 <HAL_RCC_ClockConfig+0x1ba>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f6e:	4b2d      	ldr	r3, [pc, #180]	@ (8004024 <HAL_RCC_ClockConfig+0x1c8>)
 8003f70:	689b      	ldr	r3, [r3, #8]
 8003f72:	f003 020c 	and.w	r2, r3, #12
 8003f76:	687b      	ldr	r3, [r7, #4]
 8003f78:	685b      	ldr	r3, [r3, #4]
 8003f7a:	009b      	lsls	r3, r3, #2
 8003f7c:	429a      	cmp	r2, r3
 8003f7e:	d1eb      	bne.n	8003f58 <HAL_RCC_ClockConfig+0xfc>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8003f80:	4b27      	ldr	r3, [pc, #156]	@ (8004020 <HAL_RCC_ClockConfig+0x1c4>)
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 030f 	and.w	r3, r3, #15
 8003f88:	683a      	ldr	r2, [r7, #0]
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d210      	bcs.n	8003fb0 <HAL_RCC_ClockConfig+0x154>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f8e:	4b24      	ldr	r3, [pc, #144]	@ (8004020 <HAL_RCC_ClockConfig+0x1c4>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	f023 020f 	bic.w	r2, r3, #15
 8003f96:	4922      	ldr	r1, [pc, #136]	@ (8004020 <HAL_RCC_ClockConfig+0x1c4>)
 8003f98:	683b      	ldr	r3, [r7, #0]
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f9e:	4b20      	ldr	r3, [pc, #128]	@ (8004020 <HAL_RCC_ClockConfig+0x1c4>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 030f 	and.w	r3, r3, #15
 8003fa6:	683a      	ldr	r2, [r7, #0]
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d001      	beq.n	8003fb0 <HAL_RCC_ClockConfig+0x154>
    {
      return HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e032      	b.n	8004016 <HAL_RCC_ClockConfig+0x1ba>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 0304 	and.w	r3, r3, #4
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d008      	beq.n	8003fce <HAL_RCC_ClockConfig+0x172>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fbc:	4b19      	ldr	r3, [pc, #100]	@ (8004024 <HAL_RCC_ClockConfig+0x1c8>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	4916      	ldr	r1, [pc, #88]	@ (8004024 <HAL_RCC_ClockConfig+0x1c8>)
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0308 	and.w	r3, r3, #8
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d009      	beq.n	8003fee <HAL_RCC_ClockConfig+0x192>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8003fda:	4b12      	ldr	r3, [pc, #72]	@ (8004024 <HAL_RCC_ClockConfig+0x1c8>)
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	691b      	ldr	r3, [r3, #16]
 8003fe6:	00db      	lsls	r3, r3, #3
 8003fe8:	490e      	ldr	r1, [pc, #56]	@ (8004024 <HAL_RCC_ClockConfig+0x1c8>)
 8003fea:	4313      	orrs	r3, r2
 8003fec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8003fee:	f000 f821 	bl	8004034 <HAL_RCC_GetSysClockFreq>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	4b0b      	ldr	r3, [pc, #44]	@ (8004024 <HAL_RCC_ClockConfig+0x1c8>)
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	091b      	lsrs	r3, r3, #4
 8003ffa:	f003 030f 	and.w	r3, r3, #15
 8003ffe:	490a      	ldr	r1, [pc, #40]	@ (8004028 <HAL_RCC_ClockConfig+0x1cc>)
 8004000:	5ccb      	ldrb	r3, [r1, r3]
 8004002:	fa22 f303 	lsr.w	r3, r2, r3
 8004006:	4a09      	ldr	r2, [pc, #36]	@ (800402c <HAL_RCC_ClockConfig+0x1d0>)
 8004008:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 800400a:	4b09      	ldr	r3, [pc, #36]	@ (8004030 <HAL_RCC_ClockConfig+0x1d4>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4618      	mov	r0, r3
 8004010:	f7fe fbfa 	bl	8002808 <HAL_InitTick>

  return HAL_OK;
 8004014:	2300      	movs	r3, #0
}
 8004016:	4618      	mov	r0, r3
 8004018:	3710      	adds	r7, #16
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	40023c00 	.word	0x40023c00
 8004024:	40023800 	.word	0x40023800
 8004028:	0800afa8 	.word	0x0800afa8
 800402c:	20000000 	.word	0x20000000
 8004030:	20000004 	.word	0x20000004

08004034 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004034:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004038:	b094      	sub	sp, #80	@ 0x50
 800403a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0, pllvco = 0, pllp = 0;
 800403c:	2300      	movs	r3, #0
 800403e:	647b      	str	r3, [r7, #68]	@ 0x44
 8004040:	2300      	movs	r3, #0
 8004042:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004044:	2300      	movs	r3, #0
 8004046:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0;
 8004048:	2300      	movs	r3, #0
 800404a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800404c:	4b79      	ldr	r3, [pc, #484]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x200>)
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	f003 030c 	and.w	r3, r3, #12
 8004054:	2b08      	cmp	r3, #8
 8004056:	d00d      	beq.n	8004074 <HAL_RCC_GetSysClockFreq+0x40>
 8004058:	2b08      	cmp	r3, #8
 800405a:	f200 80e1 	bhi.w	8004220 <HAL_RCC_GetSysClockFreq+0x1ec>
 800405e:	2b00      	cmp	r3, #0
 8004060:	d002      	beq.n	8004068 <HAL_RCC_GetSysClockFreq+0x34>
 8004062:	2b04      	cmp	r3, #4
 8004064:	d003      	beq.n	800406e <HAL_RCC_GetSysClockFreq+0x3a>
 8004066:	e0db      	b.n	8004220 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004068:	4b73      	ldr	r3, [pc, #460]	@ (8004238 <HAL_RCC_GetSysClockFreq+0x204>)
 800406a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800406c:	e0db      	b.n	8004226 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800406e:	4b73      	ldr	r3, [pc, #460]	@ (800423c <HAL_RCC_GetSysClockFreq+0x208>)
 8004070:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004072:	e0d8      	b.n	8004226 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004074:	4b6f      	ldr	r3, [pc, #444]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x200>)
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800407c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLCFGR_PLLSRC_HSI)
 800407e:	4b6d      	ldr	r3, [pc, #436]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x200>)
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d063      	beq.n	8004152 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800408a:	4b6a      	ldr	r3, [pc, #424]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x200>)
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	099b      	lsrs	r3, r3, #6
 8004090:	2200      	movs	r2, #0
 8004092:	63bb      	str	r3, [r7, #56]	@ 0x38
 8004094:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8004096:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004098:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800409c:	633b      	str	r3, [r7, #48]	@ 0x30
 800409e:	2300      	movs	r3, #0
 80040a0:	637b      	str	r3, [r7, #52]	@ 0x34
 80040a2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80040a6:	4622      	mov	r2, r4
 80040a8:	462b      	mov	r3, r5
 80040aa:	f04f 0000 	mov.w	r0, #0
 80040ae:	f04f 0100 	mov.w	r1, #0
 80040b2:	0159      	lsls	r1, r3, #5
 80040b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040b8:	0150      	lsls	r0, r2, #5
 80040ba:	4602      	mov	r2, r0
 80040bc:	460b      	mov	r3, r1
 80040be:	4621      	mov	r1, r4
 80040c0:	1a51      	subs	r1, r2, r1
 80040c2:	6139      	str	r1, [r7, #16]
 80040c4:	4629      	mov	r1, r5
 80040c6:	eb63 0301 	sbc.w	r3, r3, r1
 80040ca:	617b      	str	r3, [r7, #20]
 80040cc:	f04f 0200 	mov.w	r2, #0
 80040d0:	f04f 0300 	mov.w	r3, #0
 80040d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80040d8:	4659      	mov	r1, fp
 80040da:	018b      	lsls	r3, r1, #6
 80040dc:	4651      	mov	r1, sl
 80040de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80040e2:	4651      	mov	r1, sl
 80040e4:	018a      	lsls	r2, r1, #6
 80040e6:	4651      	mov	r1, sl
 80040e8:	ebb2 0801 	subs.w	r8, r2, r1
 80040ec:	4659      	mov	r1, fp
 80040ee:	eb63 0901 	sbc.w	r9, r3, r1
 80040f2:	f04f 0200 	mov.w	r2, #0
 80040f6:	f04f 0300 	mov.w	r3, #0
 80040fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80040fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004102:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004106:	4690      	mov	r8, r2
 8004108:	4699      	mov	r9, r3
 800410a:	4623      	mov	r3, r4
 800410c:	eb18 0303 	adds.w	r3, r8, r3
 8004110:	60bb      	str	r3, [r7, #8]
 8004112:	462b      	mov	r3, r5
 8004114:	eb49 0303 	adc.w	r3, r9, r3
 8004118:	60fb      	str	r3, [r7, #12]
 800411a:	f04f 0200 	mov.w	r2, #0
 800411e:	f04f 0300 	mov.w	r3, #0
 8004122:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004126:	4629      	mov	r1, r5
 8004128:	024b      	lsls	r3, r1, #9
 800412a:	4621      	mov	r1, r4
 800412c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004130:	4621      	mov	r1, r4
 8004132:	024a      	lsls	r2, r1, #9
 8004134:	4610      	mov	r0, r2
 8004136:	4619      	mov	r1, r3
 8004138:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800413a:	2200      	movs	r2, #0
 800413c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800413e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004140:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004144:	f7fc f88e 	bl	8000264 <__aeabi_uldivmod>
 8004148:	4602      	mov	r2, r0
 800414a:	460b      	mov	r3, r1
 800414c:	4613      	mov	r3, r2
 800414e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004150:	e058      	b.n	8004204 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004152:	4b38      	ldr	r3, [pc, #224]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x200>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	099b      	lsrs	r3, r3, #6
 8004158:	2200      	movs	r2, #0
 800415a:	4618      	mov	r0, r3
 800415c:	4611      	mov	r1, r2
 800415e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004162:	623b      	str	r3, [r7, #32]
 8004164:	2300      	movs	r3, #0
 8004166:	627b      	str	r3, [r7, #36]	@ 0x24
 8004168:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800416c:	4642      	mov	r2, r8
 800416e:	464b      	mov	r3, r9
 8004170:	f04f 0000 	mov.w	r0, #0
 8004174:	f04f 0100 	mov.w	r1, #0
 8004178:	0159      	lsls	r1, r3, #5
 800417a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800417e:	0150      	lsls	r0, r2, #5
 8004180:	4602      	mov	r2, r0
 8004182:	460b      	mov	r3, r1
 8004184:	4641      	mov	r1, r8
 8004186:	ebb2 0a01 	subs.w	sl, r2, r1
 800418a:	4649      	mov	r1, r9
 800418c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004190:	f04f 0200 	mov.w	r2, #0
 8004194:	f04f 0300 	mov.w	r3, #0
 8004198:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800419c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80041a0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80041a4:	ebb2 040a 	subs.w	r4, r2, sl
 80041a8:	eb63 050b 	sbc.w	r5, r3, fp
 80041ac:	f04f 0200 	mov.w	r2, #0
 80041b0:	f04f 0300 	mov.w	r3, #0
 80041b4:	00eb      	lsls	r3, r5, #3
 80041b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041ba:	00e2      	lsls	r2, r4, #3
 80041bc:	4614      	mov	r4, r2
 80041be:	461d      	mov	r5, r3
 80041c0:	4643      	mov	r3, r8
 80041c2:	18e3      	adds	r3, r4, r3
 80041c4:	603b      	str	r3, [r7, #0]
 80041c6:	464b      	mov	r3, r9
 80041c8:	eb45 0303 	adc.w	r3, r5, r3
 80041cc:	607b      	str	r3, [r7, #4]
 80041ce:	f04f 0200 	mov.w	r2, #0
 80041d2:	f04f 0300 	mov.w	r3, #0
 80041d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80041da:	4629      	mov	r1, r5
 80041dc:	028b      	lsls	r3, r1, #10
 80041de:	4621      	mov	r1, r4
 80041e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041e4:	4621      	mov	r1, r4
 80041e6:	028a      	lsls	r2, r1, #10
 80041e8:	4610      	mov	r0, r2
 80041ea:	4619      	mov	r1, r3
 80041ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80041ee:	2200      	movs	r2, #0
 80041f0:	61bb      	str	r3, [r7, #24]
 80041f2:	61fa      	str	r2, [r7, #28]
 80041f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041f8:	f7fc f834 	bl	8000264 <__aeabi_uldivmod>
 80041fc:	4602      	mov	r2, r0
 80041fe:	460b      	mov	r3, r1
 8004200:	4613      	mov	r3, r2
 8004202:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1) * 2);
 8004204:	4b0b      	ldr	r3, [pc, #44]	@ (8004234 <HAL_RCC_GetSysClockFreq+0x200>)
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	0c1b      	lsrs	r3, r3, #16
 800420a:	f003 0303 	and.w	r3, r3, #3
 800420e:	3301      	adds	r3, #1
 8004210:	005b      	lsls	r3, r3, #1
 8004212:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004214:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004216:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004218:	fbb2 f3f3 	udiv	r3, r2, r3
 800421c:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800421e:	e002      	b.n	8004226 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004220:	4b05      	ldr	r3, [pc, #20]	@ (8004238 <HAL_RCC_GetSysClockFreq+0x204>)
 8004222:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004224:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004226:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8004228:	4618      	mov	r0, r3
 800422a:	3750      	adds	r7, #80	@ 0x50
 800422c:	46bd      	mov	sp, r7
 800422e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004232:	bf00      	nop
 8004234:	40023800 	.word	0x40023800
 8004238:	00f42400 	.word	0x00f42400
 800423c:	007a1200 	.word	0x007a1200

08004240 <HAL_RCC_GetHCLKFreq>:
  *         right HCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004240:	b480      	push	{r7}
 8004242:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004244:	4b03      	ldr	r3, [pc, #12]	@ (8004254 <HAL_RCC_GetHCLKFreq+0x14>)
 8004246:	681b      	ldr	r3, [r3, #0]
}
 8004248:	4618      	mov	r0, r3
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop
 8004254:	20000000 	.word	0x20000000

08004258 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800425c:	f7ff fff0 	bl	8004240 <HAL_RCC_GetHCLKFreq>
 8004260:	4602      	mov	r2, r0
 8004262:	4b05      	ldr	r3, [pc, #20]	@ (8004278 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	0a9b      	lsrs	r3, r3, #10
 8004268:	f003 0307 	and.w	r3, r3, #7
 800426c:	4903      	ldr	r1, [pc, #12]	@ (800427c <HAL_RCC_GetPCLK1Freq+0x24>)
 800426e:	5ccb      	ldrb	r3, [r1, r3]
 8004270:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004274:	4618      	mov	r0, r3
 8004276:	bd80      	pop	{r7, pc}
 8004278:	40023800 	.word	0x40023800
 800427c:	0800afb8 	.word	0x0800afb8

08004280 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004284:	f7ff ffdc 	bl	8004240 <HAL_RCC_GetHCLKFreq>
 8004288:	4602      	mov	r2, r0
 800428a:	4b05      	ldr	r3, [pc, #20]	@ (80042a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	0b5b      	lsrs	r3, r3, #13
 8004290:	f003 0307 	and.w	r3, r3, #7
 8004294:	4903      	ldr	r1, [pc, #12]	@ (80042a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004296:	5ccb      	ldrb	r3, [r1, r3]
 8004298:	fa22 f303 	lsr.w	r3, r2, r3
}
 800429c:	4618      	mov	r0, r3
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	40023800 	.word	0x40023800
 80042a4:	0800afb8 	.word	0x0800afb8

080042a8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the backup registers) are set to their reset values.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b088      	sub	sp, #32
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0;
 80042b0:	2300      	movs	r3, #0
 80042b2:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg0 = 0;
 80042b4:	2300      	movs	r3, #0
 80042b6:	613b      	str	r3, [r7, #16]
  uint32_t tmpreg1 = 0;
 80042b8:	2300      	movs	r3, #0
 80042ba:	60fb      	str	r3, [r7, #12]
  uint32_t plli2sused = 0;
 80042bc:	2300      	movs	r3, #0
 80042be:	61fb      	str	r3, [r7, #28]
  uint32_t pllsaiused = 0;
 80042c0:	2300      	movs	r3, #0
 80042c2:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*----------------------------------- I2S configuration ----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == (RCC_PERIPHCLK_I2S))
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	f003 0301 	and.w	r3, r3, #1
 80042cc:	2b00      	cmp	r3, #0
 80042ce:	d012      	beq.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure I2S Clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80042d0:	4b69      	ldr	r3, [pc, #420]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042d2:	689b      	ldr	r3, [r3, #8]
 80042d4:	4a68      	ldr	r2, [pc, #416]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042d6:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80042da:	6093      	str	r3, [r2, #8]
 80042dc:	4b66      	ldr	r3, [pc, #408]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042de:	689a      	ldr	r2, [r3, #8]
 80042e0:	687b      	ldr	r3, [r7, #4]
 80042e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042e4:	4964      	ldr	r1, [pc, #400]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80042e6:	4313      	orrs	r3, r2
 80042e8:	608b      	str	r3, [r1, #8]

    /* Enable the PLLI2S when it's used as clock source for I2S */
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)
 80042ea:	687b      	ldr	r3, [r7, #4]
 80042ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80042ee:	2b00      	cmp	r3, #0
 80042f0:	d101      	bne.n	80042f6 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      plli2sused = 1;
 80042f2:	2301      	movs	r3, #1
 80042f4:	61fb      	str	r3, [r7, #28]
    }
  }

  /*------------------------------------ SAI1 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == (RCC_PERIPHCLK_SAI1))
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d017      	beq.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x8a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure SAI1 Clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004302:	4b5d      	ldr	r3, [pc, #372]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004304:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004308:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004310:	4959      	ldr	r1, [pc, #356]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004312:	4313      	orrs	r3, r2
 8004314:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800431c:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8004320:	d101      	bne.n	8004326 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    {
      plli2sused = 1;
 8004322:	2301      	movs	r3, #1
 8004324:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)
 8004326:	687b      	ldr	r3, [r7, #4]
 8004328:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800432a:	2b00      	cmp	r3, #0
 800432c:	d101      	bne.n	8004332 <HAL_RCCEx_PeriphCLKConfig+0x8a>
    {
      pllsaiused = 1;
 800432e:	2301      	movs	r3, #1
 8004330:	61bb      	str	r3, [r7, #24]
    }
  }

  /*------------------------------------ SAI2 configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == (RCC_PERIPHCLK_SAI2))
 8004332:	687b      	ldr	r3, [r7, #4]
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800433a:	2b00      	cmp	r3, #0
 800433c:	d017      	beq.n	800436e <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLKSOURCE(PeriphClkInit->Sai2ClockSelection));

    /* Configure SAI2 Clock source */
    __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 800433e:	4b4e      	ldr	r3, [pc, #312]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004340:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004344:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800434c:	494a      	ldr	r1, [pc, #296]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800434e:	4313      	orrs	r3, r2
 8004350:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c

    /* Enable the PLLI2S when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004358:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800435c:	d101      	bne.n	8004362 <HAL_RCCEx_PeriphCLKConfig+0xba>
    {
      plli2sused = 1;
 800435e:	2301      	movs	r3, #1
 8004360:	61fb      	str	r3, [r7, #28]
    }
    /* Enable the PLLSAI when it's used as clock source for SAI */
    if(PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004366:	2b00      	cmp	r3, #0
 8004368:	d101      	bne.n	800436e <HAL_RCCEx_PeriphCLKConfig+0xc6>
    {
      pllsaiused = 1;
 800436a:	2301      	movs	r3, #1
 800436c:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- SPDIF-RX Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	681b      	ldr	r3, [r3, #0]
 8004372:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004376:	2b00      	cmp	r3, #0
 8004378:	d001      	beq.n	800437e <HAL_RCCEx_PeriphCLKConfig+0xd6>
  {
      plli2sused = 1;
 800437a:	2301      	movs	r3, #1
 800437c:	61fb      	str	r3, [r7, #28]
  }

  /*------------------------------------ RTC configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	f003 0320 	and.w	r3, r3, #32
 8004386:	2b00      	cmp	r3, #0
 8004388:	f000 808b 	beq.w	80044a2 <HAL_RCCEx_PeriphCLKConfig+0x1fa>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 800438c:	4b3a      	ldr	r3, [pc, #232]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800438e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004390:	4a39      	ldr	r2, [pc, #228]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004392:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004396:	6413      	str	r3, [r2, #64]	@ 0x40
 8004398:	4b37      	ldr	r3, [pc, #220]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800439a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800439c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80043a0:	60bb      	str	r3, [r7, #8]
 80043a2:	68bb      	ldr	r3, [r7, #8]

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80043a4:	4b35      	ldr	r3, [pc, #212]	@ (800447c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	4a34      	ldr	r2, [pc, #208]	@ (800447c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80043aa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80043ae:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80043b0:	f7fe fa6e 	bl	8002890 <HAL_GetTick>
 80043b4:	6178      	str	r0, [r7, #20]

    /* Wait for Backup domain Write protection disable */
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80043b6:	e008      	b.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x122>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80043b8:	f7fe fa6a 	bl	8002890 <HAL_GetTick>
 80043bc:	4602      	mov	r2, r0
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	1ad3      	subs	r3, r2, r3
 80043c2:	2b64      	cmp	r3, #100	@ 0x64
 80043c4:	d901      	bls.n	80043ca <HAL_RCCEx_PeriphCLKConfig+0x122>
      {
        return HAL_TIMEOUT;
 80043c6:	2303      	movs	r3, #3
 80043c8:	e38f      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while((PWR->CR1 & PWR_CR1_DBP) == RESET)
 80043ca:	4b2c      	ldr	r3, [pc, #176]	@ (800447c <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d0f0      	beq.n	80043b8 <HAL_RCCEx_PeriphCLKConfig+0x110>
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified */
    tmpreg0 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80043d6:	4b28      	ldr	r3, [pc, #160]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043d8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043da:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043de:	613b      	str	r3, [r7, #16]

    if((tmpreg0 != 0x00000000U) && (tmpreg0 != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80043e0:	693b      	ldr	r3, [r7, #16]
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d035      	beq.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80043ea:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043ee:	693a      	ldr	r2, [r7, #16]
 80043f0:	429a      	cmp	r2, r3
 80043f2:	d02e      	beq.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg0 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043f4:	4b20      	ldr	r3, [pc, #128]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 80043f6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043f8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043fc:	613b      	str	r3, [r7, #16]

      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80043fe:	4b1e      	ldr	r3, [pc, #120]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004400:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004402:	4a1d      	ldr	r2, [pc, #116]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004404:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004408:	6713      	str	r3, [r2, #112]	@ 0x70
      __HAL_RCC_BACKUPRESET_RELEASE();
 800440a:	4b1b      	ldr	r3, [pc, #108]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800440c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800440e:	4a1a      	ldr	r2, [pc, #104]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004410:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004414:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg0;
 8004416:	4a18      	ldr	r2, [pc, #96]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004418:	693b      	ldr	r3, [r7, #16]
 800441a:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 800441c:	4b16      	ldr	r3, [pc, #88]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 800441e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004420:	f003 0301 	and.w	r3, r3, #1
 8004424:	2b01      	cmp	r3, #1
 8004426:	d114      	bne.n	8004452 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004428:	f7fe fa32 	bl	8002890 <HAL_GetTick>
 800442c:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800442e:	e00a      	b.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004430:	f7fe fa2e 	bl	8002890 <HAL_GetTick>
 8004434:	4602      	mov	r2, r0
 8004436:	697b      	ldr	r3, [r7, #20]
 8004438:	1ad3      	subs	r3, r2, r3
 800443a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800443e:	4293      	cmp	r3, r2
 8004440:	d901      	bls.n	8004446 <HAL_RCCEx_PeriphCLKConfig+0x19e>
          {
            return HAL_TIMEOUT;
 8004442:	2303      	movs	r3, #3
 8004444:	e351      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x842>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004446:	4b0c      	ldr	r3, [pc, #48]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004448:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800444a:	f003 0302 	and.w	r3, r3, #2
 800444e:	2b00      	cmp	r3, #0
 8004450:	d0ee      	beq.n	8004430 <HAL_RCCEx_PeriphCLKConfig+0x188>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004456:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800445a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800445e:	d111      	bne.n	8004484 <HAL_RCCEx_PeriphCLKConfig+0x1dc>
 8004460:	4b05      	ldr	r3, [pc, #20]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004462:	689b      	ldr	r3, [r3, #8]
 8004464:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800446c:	4b04      	ldr	r3, [pc, #16]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 800446e:	400b      	ands	r3, r1
 8004470:	4901      	ldr	r1, [pc, #4]	@ (8004478 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8004472:	4313      	orrs	r3, r2
 8004474:	608b      	str	r3, [r1, #8]
 8004476:	e00b      	b.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x1e8>
 8004478:	40023800 	.word	0x40023800
 800447c:	40007000 	.word	0x40007000
 8004480:	0ffffcff 	.word	0x0ffffcff
 8004484:	4bac      	ldr	r3, [pc, #688]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004486:	689b      	ldr	r3, [r3, #8]
 8004488:	4aab      	ldr	r2, [pc, #684]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800448a:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 800448e:	6093      	str	r3, [r2, #8]
 8004490:	4ba9      	ldr	r3, [pc, #676]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004492:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8004494:	687b      	ldr	r3, [r7, #4]
 8004496:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004498:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800449c:	49a6      	ldr	r1, [pc, #664]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800449e:	4313      	orrs	r3, r2
 80044a0:	670b      	str	r3, [r1, #112]	@ 0x70
  }

  /*------------------------------------ TIM configuration --------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 80044a2:	687b      	ldr	r3, [r7, #4]
 80044a4:	681b      	ldr	r3, [r3, #0]
 80044a6:	f003 0310 	and.w	r3, r3, #16
 80044aa:	2b00      	cmp	r3, #0
 80044ac:	d010      	beq.n	80044d0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 80044ae:	4ba2      	ldr	r3, [pc, #648]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044b0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80044b4:	4aa0      	ldr	r2, [pc, #640]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044b6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80044ba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80044be:	4b9e      	ldr	r3, [pc, #632]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044c0:	f8d3 208c 	ldr.w	r2, [r3, #140]	@ 0x8c
 80044c4:	687b      	ldr	r3, [r7, #4]
 80044c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044c8:	499b      	ldr	r1, [pc, #620]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044ca:	4313      	orrs	r3, r2
 80044cc:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*-------------------------------------- I2C1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80044d0:	687b      	ldr	r3, [r7, #4]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80044d8:	2b00      	cmp	r3, #0
 80044da:	d00a      	beq.n	80044f2 <HAL_RCCEx_PeriphCLKConfig+0x24a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80044dc:	4b96      	ldr	r3, [pc, #600]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80044e2:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044ea:	4993      	ldr	r1, [pc, #588]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80044ec:	4313      	orrs	r3, r2
 80044ee:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d00a      	beq.n	8004514 <HAL_RCCEx_PeriphCLKConfig+0x26c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80044fe:	4b8e      	ldr	r3, [pc, #568]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004500:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004504:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8004508:	687b      	ldr	r3, [r7, #4]
 800450a:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800450c:	498a      	ldr	r1, [pc, #552]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800450e:	4313      	orrs	r3, r2
 8004510:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	681b      	ldr	r3, [r3, #0]
 8004518:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800451c:	2b00      	cmp	r3, #0
 800451e:	d00a      	beq.n	8004536 <HAL_RCCEx_PeriphCLKConfig+0x28e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004520:	4b85      	ldr	r3, [pc, #532]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004522:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004526:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800452a:	687b      	ldr	r3, [r7, #4]
 800452c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800452e:	4982      	ldr	r1, [pc, #520]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004530:	4313      	orrs	r3, r2
 8004532:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- I2C4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	681b      	ldr	r3, [r3, #0]
 800453a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d00a      	beq.n	8004558 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004542:	4b7d      	ldr	r3, [pc, #500]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004544:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004548:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004550:	4979      	ldr	r1, [pc, #484]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004552:	4313      	orrs	r3, r2
 8004554:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	681b      	ldr	r3, [r3, #0]
 800455c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004560:	2b00      	cmp	r3, #0
 8004562:	d00a      	beq.n	800457a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004564:	4b74      	ldr	r3, [pc, #464]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004566:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800456a:	f023 0203 	bic.w	r2, r3, #3
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004572:	4971      	ldr	r1, [pc, #452]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004574:	4313      	orrs	r3, r2
 8004576:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART2 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800457a:	687b      	ldr	r3, [r7, #4]
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004582:	2b00      	cmp	r3, #0
 8004584:	d00a      	beq.n	800459c <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004586:	4b6c      	ldr	r3, [pc, #432]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004588:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800458c:	f023 020c 	bic.w	r2, r3, #12
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004594:	4968      	ldr	r1, [pc, #416]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004596:	4313      	orrs	r3, r2
 8004598:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART3 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80045a4:	2b00      	cmp	r3, #0
 80045a6:	d00a      	beq.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x316>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80045a8:	4b63      	ldr	r3, [pc, #396]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045ae:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045b6:	4960      	ldr	r1, [pc, #384]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045b8:	4313      	orrs	r3, r2
 80045ba:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART4 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d00a      	beq.n	80045e0 <HAL_RCCEx_PeriphCLKConfig+0x338>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80045ca:	4b5b      	ldr	r3, [pc, #364]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045cc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045d0:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80045d8:	4957      	ldr	r1, [pc, #348]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045da:	4313      	orrs	r3, r2
 80045dc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART5 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80045e0:	687b      	ldr	r3, [r7, #4]
 80045e2:	681b      	ldr	r3, [r3, #0]
 80045e4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80045e8:	2b00      	cmp	r3, #0
 80045ea:	d00a      	beq.n	8004602 <HAL_RCCEx_PeriphCLKConfig+0x35a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80045ec:	4b52      	ldr	r3, [pc, #328]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80045f2:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80045f6:	687b      	ldr	r3, [r7, #4]
 80045f8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80045fa:	494f      	ldr	r1, [pc, #316]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80045fc:	4313      	orrs	r3, r2
 80045fe:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- USART6 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART6) == RCC_PERIPHCLK_USART6)
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800460a:	2b00      	cmp	r3, #0
 800460c:	d00a      	beq.n	8004624 <HAL_RCCEx_PeriphCLKConfig+0x37c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART6CLKSOURCE(PeriphClkInit->Usart6ClockSelection));

    /* Configure the USART6 clock source */
    __HAL_RCC_USART6_CONFIG(PeriphClkInit->Usart6ClockSelection);
 800460e:	4b4a      	ldr	r3, [pc, #296]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004610:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004614:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800461c:	4946      	ldr	r1, [pc, #280]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800461e:	4313      	orrs	r3, r2
 8004620:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART7 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART7) == RCC_PERIPHCLK_UART7)
 8004624:	687b      	ldr	r3, [r7, #4]
 8004626:	681b      	ldr	r3, [r3, #0]
 8004628:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800462c:	2b00      	cmp	r3, #0
 800462e:	d00a      	beq.n	8004646 <HAL_RCCEx_PeriphCLKConfig+0x39e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART7CLKSOURCE(PeriphClkInit->Uart7ClockSelection));

    /* Configure the UART7 clock source */
    __HAL_RCC_UART7_CONFIG(PeriphClkInit->Uart7ClockSelection);
 8004630:	4b41      	ldr	r3, [pc, #260]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004632:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004636:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800463e:	493e      	ldr	r1, [pc, #248]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004640:	4313      	orrs	r3, r2
 8004642:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- UART8 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART8) == RCC_PERIPHCLK_UART8)
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	681b      	ldr	r3, [r3, #0]
 800464a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800464e:	2b00      	cmp	r3, #0
 8004650:	d00a      	beq.n	8004668 <HAL_RCCEx_PeriphCLKConfig+0x3c0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART8CLKSOURCE(PeriphClkInit->Uart8ClockSelection));

    /* Configure the UART8 clock source */
    __HAL_RCC_UART8_CONFIG(PeriphClkInit->Uart8ClockSelection);
 8004652:	4b39      	ldr	r3, [pc, #228]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004654:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004658:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800465c:	687b      	ldr	r3, [r7, #4]
 800465e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004660:	4935      	ldr	r1, [pc, #212]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004662:	4313      	orrs	r3, r2
 8004664:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*--------------------------------------- CEC Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004670:	2b00      	cmp	r3, #0
 8004672:	d00a      	beq.n	800468a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 8004674:	4b30      	ldr	r3, [pc, #192]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004676:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800467a:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004682:	492d      	ldr	r1, [pc, #180]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004684:	4313      	orrs	r3, r2
 8004686:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

  /*-------------------------------------- CK48 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48)
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	681b      	ldr	r3, [r3, #0]
 800468e:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004692:	2b00      	cmp	r3, #0
 8004694:	d011      	beq.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x412>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLK48SOURCE(PeriphClkInit->Clk48ClockSelection));

    /* Configure the CLK48 source */
    __HAL_RCC_CLK48_CONFIG(PeriphClkInit->Clk48ClockSelection);
 8004696:	4b28      	ldr	r3, [pc, #160]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 8004698:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800469c:	f023 6200 	bic.w	r2, r3, #134217728	@ 0x8000000
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046a4:	4924      	ldr	r1, [pc, #144]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80046a6:	4313      	orrs	r3, r2
 80046a8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90

    /* Enable the PLLSAI when it's used as clock source for CK48 */
    if(PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80046b0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80046b4:	d101      	bne.n	80046ba <HAL_RCCEx_PeriphCLKConfig+0x412>
    {
      pllsaiused = 1;
 80046b6:	2301      	movs	r3, #1
 80046b8:	61bb      	str	r3, [r7, #24]
    }
  }

  /*-------------------------------------- LTDC Configuration -----------------------------------*/
#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	681b      	ldr	r3, [r3, #0]
 80046be:	f003 0308 	and.w	r3, r3, #8
 80046c2:	2b00      	cmp	r3, #0
 80046c4:	d001      	beq.n	80046ca <HAL_RCCEx_PeriphCLKConfig+0x422>
  {
    pllsaiused = 1;
 80046c6:	2301      	movs	r3, #1
 80046c8:	61bb      	str	r3, [r7, #24]
  }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx */

  /*-------------------------------------- LPTIM1 Configuration -----------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 80046ca:	687b      	ldr	r3, [r7, #4]
 80046cc:	681b      	ldr	r3, [r3, #0]
 80046ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00a      	beq.n	80046ec <HAL_RCCEx_PeriphCLKConfig+0x444>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LTPIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 80046d6:	4b18      	ldr	r3, [pc, #96]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80046d8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046dc:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80046e4:	4914      	ldr	r1, [pc, #80]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80046e6:	4313      	orrs	r3, r2
 80046e8:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
   }

  /*------------------------------------- SDMMC1 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == RCC_PERIPHCLK_SDMMC1)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	681b      	ldr	r3, [r3, #0]
 80046f0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046f4:	2b00      	cmp	r3, #0
 80046f6:	d00b      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x468>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));

    /* Configure the SDMMC1 clock source */
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 80046f8:	4b0f      	ldr	r3, [pc, #60]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 80046fa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80046fe:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004708:	490b      	ldr	r1, [pc, #44]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800470a:	4313      	orrs	r3, r2
 800470c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
  }

#if defined (STM32F765xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx)
  /*------------------------------------- SDMMC2 Configuration ------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC2) == RCC_PERIPHCLK_SDMMC2)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d00f      	beq.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x494>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC2CLKSOURCE(PeriphClkInit->Sdmmc2ClockSelection));

    /* Configure the SDMMC2 clock source */
    __HAL_RCC_SDMMC2_CONFIG(PeriphClkInit->Sdmmc2ClockSelection);
 800471c:	4b06      	ldr	r3, [pc, #24]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800471e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004722:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800472c:	4902      	ldr	r1, [pc, #8]	@ (8004738 <HAL_RCCEx_PeriphCLKConfig+0x490>)
 800472e:	4313      	orrs	r3, r2
 8004730:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8004734:	e002      	b.n	800473c <HAL_RCCEx_PeriphCLKConfig+0x494>
 8004736:	bf00      	nop
 8004738:	40023800 	.word	0x40023800
  }

  /*------------------------------------- DFSDM1 Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004744:	2b00      	cmp	r3, #0
 8004746:	d00b      	beq.n	8004760 <HAL_RCCEx_PeriphCLKConfig+0x4b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 8004748:	4b8a      	ldr	r3, [pc, #552]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800474a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800474e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004758:	4986      	ldr	r1, [pc, #536]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800475a:	4313      	orrs	r3, r2
 800475c:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }

  /*------------------------------------- DFSDM AUDIO Configuration -------------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1_AUDIO) == RCC_PERIPHCLK_DFSDM1_AUDIO)
 8004760:	687b      	ldr	r3, [r7, #4]
 8004762:	681b      	ldr	r3, [r3, #0]
 8004764:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004768:	2b00      	cmp	r3, #0
 800476a:	d00b      	beq.n	8004784 <HAL_RCCEx_PeriphCLKConfig+0x4dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM interface clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 800476c:	4b81      	ldr	r3, [pc, #516]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800476e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004772:	f023 6280 	bic.w	r2, r3, #67108864	@ 0x4000000
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800477c:	497d      	ldr	r1, [pc, #500]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800477e:	4313      	orrs	r3, r2
 8004780:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
  }
#endif /* STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx */

  /*-------------------------------------- PLLI2S Configuration ---------------------------------*/
  /* PLLI2S is configured when a peripheral will use it as source clock : SAI1, SAI2, I2S or SPDIF-RX */
  if((plli2sused == 1) || ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8004784:	69fb      	ldr	r3, [r7, #28]
 8004786:	2b01      	cmp	r3, #1
 8004788:	d006      	beq.n	8004798 <HAL_RCCEx_PeriphCLKConfig+0x4f0>
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	681b      	ldr	r3, [r3, #0]
 800478e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004792:	2b00      	cmp	r3, #0
 8004794:	f000 80d6 	beq.w	8004944 <HAL_RCCEx_PeriphCLKConfig+0x69c>
  {
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8004798:	4b76      	ldr	r3, [pc, #472]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	4a75      	ldr	r2, [pc, #468]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800479e:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80047a2:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80047a4:	f7fe f874 	bl	8002890 <HAL_GetTick>
 80047a8:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80047aa:	e008      	b.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x516>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80047ac:	f7fe f870 	bl	8002890 <HAL_GetTick>
 80047b0:	4602      	mov	r2, r0
 80047b2:	697b      	ldr	r3, [r7, #20]
 80047b4:	1ad3      	subs	r3, r2, r3
 80047b6:	2b64      	cmp	r3, #100	@ 0x64
 80047b8:	d901      	bls.n	80047be <HAL_RCCEx_PeriphCLKConfig+0x516>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 80047ba:	2303      	movs	r3, #3
 80047bc:	e195      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 80047be:	4b6d      	ldr	r3, [pc, #436]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80047c6:	2b00      	cmp	r3, #0
 80047c8:	d1f0      	bne.n	80047ac <HAL_RCCEx_PeriphCLKConfig+0x504>

    /* check for common PLLI2S Parameters */
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));

    /*----------------- In Case of PLLI2S is selected as source clock for I2S -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) && (PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLLI2S)))
 80047ca:	687b      	ldr	r3, [r7, #4]
 80047cc:	681b      	ldr	r3, [r3, #0]
 80047ce:	f003 0301 	and.w	r3, r3, #1
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d021      	beq.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x572>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d11d      	bne.n	800481a <HAL_RCCEx_PeriphCLKConfig+0x572>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SR_VALUE(PeriphClkInit->PLLI2S.PLLI2SR));

      /* Read PLLI2SP and PLLI2SQ value from PLLI2SCFGR register (this value is not needed for I2S configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 80047de:	4b65      	ldr	r3, [pc, #404]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047e0:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047e4:	0c1b      	lsrs	r3, r3, #16
 80047e6:	f003 0303 	and.w	r3, r3, #3
 80047ea:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80047ec:	4b61      	ldr	r3, [pc, #388]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80047ee:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80047f2:	0e1b      	lsrs	r3, r3, #24
 80047f4:	f003 030f 	and.w	r3, r3, #15
 80047f8:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , tmpreg0, tmpreg1, PeriphClkInit->PLLI2S.PLLI2SR);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	685b      	ldr	r3, [r3, #4]
 80047fe:	019a      	lsls	r2, r3, #6
 8004800:	693b      	ldr	r3, [r7, #16]
 8004802:	041b      	lsls	r3, r3, #16
 8004804:	431a      	orrs	r2, r3
 8004806:	68fb      	ldr	r3, [r7, #12]
 8004808:	061b      	lsls	r3, r3, #24
 800480a:	431a      	orrs	r2, r3
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	689b      	ldr	r3, [r3, #8]
 8004810:	071b      	lsls	r3, r3, #28
 8004812:	4958      	ldr	r1, [pc, #352]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004814:	4313      	orrs	r3, r2
 8004816:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	681b      	ldr	r3, [r3, #0]
 800481e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8004822:	2b00      	cmp	r3, #0
 8004824:	d004      	beq.n	8004830 <HAL_RCCEx_PeriphCLKConfig+0x588>
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800482a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800482e:	d00a      	beq.n	8004846 <HAL_RCCEx_PeriphCLKConfig+0x59e>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	681b      	ldr	r3, [r3, #0]
 8004834:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLI2S)) ||
 8004838:	2b00      	cmp	r3, #0
 800483a:	d02e      	beq.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLI2S)))
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004840:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004844:	d129      	bne.n	800489a <HAL_RCCEx_PeriphCLKConfig+0x5f2>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));
      /* Check for PLLI2S/DIVQ parameters */
      assert_param(IS_RCC_PLLI2S_DIVQ_VALUE(PeriphClkInit->PLLI2SDivQ));

      /* Read PLLI2SP and PLLI2SR values from PLLI2SCFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SP) >> RCC_PLLI2SCFGR_PLLI2SP_Pos);
 8004846:	4b4b      	ldr	r3, [pc, #300]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004848:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800484c:	0c1b      	lsrs	r3, r3, #16
 800484e:	f003 0303 	and.w	r3, r3, #3
 8004852:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 8004854:	4b47      	ldr	r3, [pc, #284]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004856:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800485a:	0f1b      	lsrs	r3, r3, #28
 800485c:	f003 0307 	and.w	r3, r3, #7
 8004860:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLI2S_VCO Output = PLLI2S_VCO Input * PLLI2SN */
      /* SAI_CLK(first level) = PLLI2S_VCO Output/PLLI2SQ */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, tmpreg0, PeriphClkInit->PLLI2S.PLLI2SQ, tmpreg1);
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	685b      	ldr	r3, [r3, #4]
 8004866:	019a      	lsls	r2, r3, #6
 8004868:	693b      	ldr	r3, [r7, #16]
 800486a:	041b      	lsls	r3, r3, #16
 800486c:	431a      	orrs	r2, r3
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	68db      	ldr	r3, [r3, #12]
 8004872:	061b      	lsls	r3, r3, #24
 8004874:	431a      	orrs	r2, r3
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	071b      	lsls	r3, r3, #28
 800487a:	493e      	ldr	r1, [pc, #248]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800487c:	4313      	orrs	r3, r2
 800487e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84

      /* SAI_CLK_x = SAI_CLK(first level)/PLLI2SDIVQ */
      __HAL_RCC_PLLI2S_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLI2SDivQ);
 8004882:	4b3c      	ldr	r3, [pc, #240]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004884:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004888:	f023 021f 	bic.w	r2, r3, #31
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004890:	3b01      	subs	r3, #1
 8004892:	4938      	ldr	r1, [pc, #224]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004894:	4313      	orrs	r3, r2
 8004896:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLI2S is selected as source clock for SPDIF-RX -------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	681b      	ldr	r3, [r3, #0]
 800489e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d01d      	beq.n	80048e2 <HAL_RCCEx_PeriphCLKConfig+0x63a>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLI2SP_VALUE(PeriphClkInit->PLLI2S.PLLI2SP));

     /* Read PLLI2SR value from PLLI2SCFGR register (this value is not needed for SPDIF-RX configuration) */
      tmpreg0 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SQ) >> RCC_PLLI2SCFGR_PLLI2SQ_Pos);
 80048a6:	4b33      	ldr	r3, [pc, #204]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80048a8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048ac:	0e1b      	lsrs	r3, r3, #24
 80048ae:	f003 030f 	and.w	r3, r3, #15
 80048b2:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLI2SCFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLI2SCFGR_PLLI2SR_Pos);
 80048b4:	4b2f      	ldr	r3, [pc, #188]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80048b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048ba:	0f1b      	lsrs	r3, r3, #28
 80048bc:	f003 0307 	and.w	r3, r3, #7
 80048c0:	60fb      	str	r3, [r7, #12]
      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLM) */
      /* SPDIFCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, tmpreg0, tmpreg1);
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	685b      	ldr	r3, [r3, #4]
 80048c6:	019a      	lsls	r2, r3, #6
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	691b      	ldr	r3, [r3, #16]
 80048cc:	041b      	lsls	r3, r3, #16
 80048ce:	431a      	orrs	r2, r3
 80048d0:	693b      	ldr	r3, [r7, #16]
 80048d2:	061b      	lsls	r3, r3, #24
 80048d4:	431a      	orrs	r2, r3
 80048d6:	68fb      	ldr	r3, [r7, #12]
 80048d8:	071b      	lsls	r3, r3, #28
 80048da:	4926      	ldr	r1, [pc, #152]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 80048dc:	4313      	orrs	r3, r2
 80048de:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /*----------------- In Case of PLLI2S is just selected  -----------------*/
    if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d011      	beq.n	8004912 <HAL_RCCEx_PeriphCLKConfig+0x66a>
      assert_param(IS_RCC_PLLI2SQ_VALUE(PeriphClkInit->PLLI2S.PLLI2SQ));

      /* Configure the PLLI2S division factors */
      /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) x (PLLI2SN/PLLI2SM) */
      /* SPDIFRXCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SP */
      __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SP, PeriphClkInit->PLLI2S.PLLI2SQ, PeriphClkInit->PLLI2S.PLLI2SR);
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	685b      	ldr	r3, [r3, #4]
 80048f2:	019a      	lsls	r2, r3, #6
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	691b      	ldr	r3, [r3, #16]
 80048f8:	041b      	lsls	r3, r3, #16
 80048fa:	431a      	orrs	r2, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	68db      	ldr	r3, [r3, #12]
 8004900:	061b      	lsls	r3, r3, #24
 8004902:	431a      	orrs	r2, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	689b      	ldr	r3, [r3, #8]
 8004908:	071b      	lsls	r3, r3, #28
 800490a:	491a      	ldr	r1, [pc, #104]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800490c:	4313      	orrs	r3, r2
 800490e:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
    }

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8004912:	4b18      	ldr	r3, [pc, #96]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	4a17      	ldr	r2, [pc, #92]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004918:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800491c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800491e:	f7fd ffb7 	bl	8002890 <HAL_GetTick>
 8004922:	6178      	str	r0, [r7, #20]

    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004924:	e008      	b.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x690>
    {
      if((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8004926:	f7fd ffb3 	bl	8002890 <HAL_GetTick>
 800492a:	4602      	mov	r2, r0
 800492c:	697b      	ldr	r3, [r7, #20]
 800492e:	1ad3      	subs	r3, r2, r3
 8004930:	2b64      	cmp	r3, #100	@ 0x64
 8004932:	d901      	bls.n	8004938 <HAL_RCCEx_PeriphCLKConfig+0x690>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004934:	2303      	movs	r3, #3
 8004936:	e0d8      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8004938:	4b0e      	ldr	r3, [pc, #56]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800493a:	681b      	ldr	r3, [r3, #0]
 800493c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8004940:	2b00      	cmp	r3, #0
 8004942:	d0f0      	beq.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0x67e>
    }
  }

  /*-------------------------------------- PLLSAI Configuration ---------------------------------*/
  /* PLLSAI is configured when a peripheral will use it as source clock : SAI1, SAI2, LTDC or CK48 */
  if(pllsaiused == 1)
 8004944:	69bb      	ldr	r3, [r7, #24]
 8004946:	2b01      	cmp	r3, #1
 8004948:	f040 80ce 	bne.w	8004ae8 <HAL_RCCEx_PeriphCLKConfig+0x840>
  {
    /* Disable PLLSAI Clock */
    __HAL_RCC_PLLSAI_DISABLE();
 800494c:	4b09      	ldr	r3, [pc, #36]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 800494e:	681b      	ldr	r3, [r3, #0]
 8004950:	4a08      	ldr	r2, [pc, #32]	@ (8004974 <HAL_RCCEx_PeriphCLKConfig+0x6cc>)
 8004952:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004956:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004958:	f7fd ff9a 	bl	8002890 <HAL_GetTick>
 800495c:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is disabled */
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 800495e:	e00b      	b.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004960:	f7fd ff96 	bl	8002890 <HAL_GetTick>
 8004964:	4602      	mov	r2, r0
 8004966:	697b      	ldr	r3, [r7, #20]
 8004968:	1ad3      	subs	r3, r2, r3
 800496a:	2b64      	cmp	r3, #100	@ 0x64
 800496c:	d904      	bls.n	8004978 <HAL_RCCEx_PeriphCLKConfig+0x6d0>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 800496e:	2303      	movs	r3, #3
 8004970:	e0bb      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x842>
 8004972:	bf00      	nop
 8004974:	40023800 	.word	0x40023800
    while(__HAL_RCC_PLLSAI_GET_FLAG() != RESET)
 8004978:	4b5e      	ldr	r3, [pc, #376]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004980:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004984:	d0ec      	beq.n	8004960 <HAL_RCCEx_PeriphCLKConfig+0x6b8>

    /* Check the PLLSAI division factors */
    assert_param(IS_RCC_PLLSAIN_VALUE(PeriphClkInit->PLLSAI.PLLSAIN));

    /*----------------- In Case of PLLSAI is selected as source clock for SAI -------------------*/
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	681b      	ldr	r3, [r3, #0]
 800498a:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800498e:	2b00      	cmp	r3, #0
 8004990:	d003      	beq.n	800499a <HAL_RCCEx_PeriphCLKConfig+0x6f2>
 8004992:	687b      	ldr	r3, [r7, #4]
 8004994:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004996:	2b00      	cmp	r3, #0
 8004998:	d009      	beq.n	80049ae <HAL_RCCEx_PeriphCLKConfig+0x706>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
    if(((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1) && (PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLLSAI)) ||\
 80049a2:	2b00      	cmp	r3, #0
 80049a4:	d02e      	beq.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x75c>
       ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2) && (PeriphClkInit->Sai2ClockSelection == RCC_SAI2CLKSOURCE_PLLSAI)))
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80049aa:	2b00      	cmp	r3, #0
 80049ac:	d12a      	bne.n	8004a04 <HAL_RCCEx_PeriphCLKConfig+0x75c>
      assert_param(IS_RCC_PLLSAIQ_VALUE(PeriphClkInit->PLLSAI.PLLSAIQ));
      /* check for PLLSAI/DIVQ Parameter */
      assert_param(IS_RCC_PLLSAI_DIVQ_VALUE(PeriphClkInit->PLLSAIDivQ));

      /* Read PLLSAIP value from PLLSAICFGR register (this value is not needed for SAI configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 80049ae:	4b51      	ldr	r3, [pc, #324]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049b4:	0c1b      	lsrs	r3, r3, #16
 80049b6:	f003 0303 	and.w	r3, r3, #3
 80049ba:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLI2SCFGR_PLLI2SR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 80049bc:	4b4d      	ldr	r3, [pc, #308]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80049c2:	0f1b      	lsrs	r3, r3, #28
 80049c4:	f003 0307 	and.w	r3, r3, #7
 80049c8:	60fb      	str	r3, [r7, #12]
      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* SAI_CLK(first level) = PLLSAI_VCO Output/PLLSAIQ */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg0, PeriphClkInit->PLLSAI.PLLSAIQ, tmpreg1);
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	695b      	ldr	r3, [r3, #20]
 80049ce:	019a      	lsls	r2, r3, #6
 80049d0:	693b      	ldr	r3, [r7, #16]
 80049d2:	041b      	lsls	r3, r3, #16
 80049d4:	431a      	orrs	r2, r3
 80049d6:	687b      	ldr	r3, [r7, #4]
 80049d8:	699b      	ldr	r3, [r3, #24]
 80049da:	061b      	lsls	r3, r3, #24
 80049dc:	431a      	orrs	r2, r3
 80049de:	68fb      	ldr	r3, [r7, #12]
 80049e0:	071b      	lsls	r3, r3, #28
 80049e2:	4944      	ldr	r1, [pc, #272]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049e4:	4313      	orrs	r3, r2
 80049e6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* SAI_CLK_x = SAI_CLK(first level)/PLLSAIDIVQ */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVQ_CONFIG(PeriphClkInit->PLLSAIDivQ);
 80049ea:	4b42      	ldr	r3, [pc, #264]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80049f0:	f423 52f8 	bic.w	r2, r3, #7936	@ 0x1f00
 80049f4:	687b      	ldr	r3, [r7, #4]
 80049f6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80049f8:	3b01      	subs	r3, #1
 80049fa:	021b      	lsls	r3, r3, #8
 80049fc:	493d      	ldr	r1, [pc, #244]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 80049fe:	4313      	orrs	r3, r2
 8004a00:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }

    /*----------------- In Case of PLLSAI is selected as source clock for CLK48 -------------------*/
    /* In Case of PLLI2S is selected as source clock for CK48 */
    if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CLK48) == RCC_PERIPHCLK_CLK48) && (PeriphClkInit->Clk48ClockSelection == RCC_CLK48SOURCE_PLLSAIP))
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004a0c:	2b00      	cmp	r3, #0
 8004a0e:	d022      	beq.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004a14:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8004a18:	d11d      	bne.n	8004a56 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
    {
      /* check for Parameters */
      assert_param(IS_RCC_PLLSAIP_VALUE(PeriphClkInit->PLLSAI.PLLSAIP));
      /* Read PLLSAIQ and PLLSAIR value from PLLSAICFGR register (this value is not needed for CK48 configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004a1a:	4b36      	ldr	r3, [pc, #216]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a1c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a20:	0e1b      	lsrs	r3, r3, #24
 8004a22:	f003 030f 	and.w	r3, r3, #15
 8004a26:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIR) >> RCC_PLLSAICFGR_PLLSAIR_Pos);
 8004a28:	4b32      	ldr	r3, [pc, #200]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a2a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a2e:	0f1b      	lsrs	r3, r3, #28
 8004a30:	f003 0307 	and.w	r3, r3, #7
 8004a34:	60fb      	str	r3, [r7, #12]

      /* Configure the PLLSAI division factors */
      /* PLLSAI_VCO = f(VCO clock) = f(PLLSAI clock input) x (PLLI2SN/PLLM) */
      /* 48CLK = f(PLLSAI clock output) = f(VCO clock) / PLLSAIP */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , PeriphClkInit->PLLSAI.PLLSAIP, tmpreg0, tmpreg1);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	695b      	ldr	r3, [r3, #20]
 8004a3a:	019a      	lsls	r2, r3, #6
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	6a1b      	ldr	r3, [r3, #32]
 8004a40:	041b      	lsls	r3, r3, #16
 8004a42:	431a      	orrs	r2, r3
 8004a44:	693b      	ldr	r3, [r7, #16]
 8004a46:	061b      	lsls	r3, r3, #24
 8004a48:	431a      	orrs	r2, r3
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	071b      	lsls	r3, r3, #28
 8004a4e:	4929      	ldr	r1, [pc, #164]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a50:	4313      	orrs	r3, r2
 8004a52:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    }

#if defined(STM32F746xx) || defined(STM32F756xx) || defined (STM32F767xx) || defined (STM32F769xx) || defined (STM32F777xx) || defined (STM32F779xx) || defined (STM32F750xx)
    /*---------------------------- LTDC configuration -------------------------------*/
    if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == (RCC_PERIPHCLK_LTDC))
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f003 0308 	and.w	r3, r3, #8
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	d028      	beq.n	8004ab4 <HAL_RCCEx_PeriphCLKConfig+0x80c>
    {
      assert_param(IS_RCC_PLLSAIR_VALUE(PeriphClkInit->PLLSAI.PLLSAIR));
      assert_param(IS_RCC_PLLSAI_DIVR_VALUE(PeriphClkInit->PLLSAIDivR));

      /* Read PLLSAIP and PLLSAIQ value from PLLSAICFGR register (these value are not needed for LTDC configuration) */
      tmpreg0 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIQ) >> RCC_PLLSAICFGR_PLLSAIQ_Pos);
 8004a62:	4b24      	ldr	r3, [pc, #144]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a64:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a68:	0e1b      	lsrs	r3, r3, #24
 8004a6a:	f003 030f 	and.w	r3, r3, #15
 8004a6e:	613b      	str	r3, [r7, #16]
      tmpreg1 = ((RCC->PLLSAICFGR & RCC_PLLSAICFGR_PLLSAIP) >> RCC_PLLSAICFGR_PLLSAIP_Pos);
 8004a70:	4b20      	ldr	r3, [pc, #128]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a72:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004a76:	0c1b      	lsrs	r3, r3, #16
 8004a78:	f003 0303 	and.w	r3, r3, #3
 8004a7c:	60fb      	str	r3, [r7, #12]

      /* PLLSAI_VCO Input  = PLL_SOURCE/PLLM */
      /* PLLSAI_VCO Output = PLLSAI_VCO Input * PLLSAIN */
      /* LTDC_CLK(first level) = PLLSAI_VCO Output/PLLSAIR */
      __HAL_RCC_PLLSAI_CONFIG(PeriphClkInit->PLLSAI.PLLSAIN , tmpreg1, tmpreg0, PeriphClkInit->PLLSAI.PLLSAIR);
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	695b      	ldr	r3, [r3, #20]
 8004a82:	019a      	lsls	r2, r3, #6
 8004a84:	68fb      	ldr	r3, [r7, #12]
 8004a86:	041b      	lsls	r3, r3, #16
 8004a88:	431a      	orrs	r2, r3
 8004a8a:	693b      	ldr	r3, [r7, #16]
 8004a8c:	061b      	lsls	r3, r3, #24
 8004a8e:	431a      	orrs	r2, r3
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	69db      	ldr	r3, [r3, #28]
 8004a94:	071b      	lsls	r3, r3, #28
 8004a96:	4917      	ldr	r1, [pc, #92]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004a98:	4313      	orrs	r3, r2
 8004a9a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

      /* LTDC_CLK = LTDC_CLK(first level)/PLLSAIDIVR */
      __HAL_RCC_PLLSAI_PLLSAICLKDIVR_CONFIG(PeriphClkInit->PLLSAIDivR);
 8004a9e:	4b15      	ldr	r3, [pc, #84]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004aa0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004aa4:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aac:	4911      	ldr	r1, [pc, #68]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004aae:	4313      	orrs	r3, r2
 8004ab0:	f8c1 308c 	str.w	r3, [r1, #140]	@ 0x8c
    }
#endif /* STM32F746xx || STM32F756xx || STM32F767xx || STM32F769xx || STM32F777xx || STM32F779xx || STM32F750xx  */

    /* Enable PLLSAI Clock */
    __HAL_RCC_PLLSAI_ENABLE();
 8004ab4:	4b0f      	ldr	r3, [pc, #60]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004ab6:	681b      	ldr	r3, [r3, #0]
 8004ab8:	4a0e      	ldr	r2, [pc, #56]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004aba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004abe:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8004ac0:	f7fd fee6 	bl	8002890 <HAL_GetTick>
 8004ac4:	6178      	str	r0, [r7, #20]

    /* Wait till PLLSAI is ready */
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ac6:	e008      	b.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x832>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI_TIMEOUT_VALUE)
 8004ac8:	f7fd fee2 	bl	8002890 <HAL_GetTick>
 8004acc:	4602      	mov	r2, r0
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	1ad3      	subs	r3, r2, r3
 8004ad2:	2b64      	cmp	r3, #100	@ 0x64
 8004ad4:	d901      	bls.n	8004ada <HAL_RCCEx_PeriphCLKConfig+0x832>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8004ad6:	2303      	movs	r3, #3
 8004ad8:	e007      	b.n	8004aea <HAL_RCCEx_PeriphCLKConfig+0x842>
    while(__HAL_RCC_PLLSAI_GET_FLAG() == RESET)
 8004ada:	4b06      	ldr	r3, [pc, #24]	@ (8004af4 <HAL_RCCEx_PeriphCLKConfig+0x84c>)
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8004ae2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8004ae6:	d1ef      	bne.n	8004ac8 <HAL_RCCEx_PeriphCLKConfig+0x820>
      }
    }
  }
  return HAL_OK;
 8004ae8:	2300      	movs	r3, #0
}
 8004aea:	4618      	mov	r0, r3
 8004aec:	3720      	adds	r7, #32
 8004aee:	46bd      	mov	sp, r7
 8004af0:	bd80      	pop	{r7, pc}
 8004af2:	bf00      	nop
 8004af4:	40023800 	.word	0x40023800

08004af8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8004af8:	b580      	push	{r7, lr}
 8004afa:	b082      	sub	sp, #8
 8004afc:	af00      	add	r7, sp, #0
 8004afe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b00:	687b      	ldr	r3, [r7, #4]
 8004b02:	2b00      	cmp	r3, #0
 8004b04:	d101      	bne.n	8004b0a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004b06:	2301      	movs	r3, #1
 8004b08:	e049      	b.n	8004b9e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b0a:	687b      	ldr	r3, [r7, #4]
 8004b0c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b10:	b2db      	uxtb	r3, r3
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d106      	bne.n	8004b24 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	2200      	movs	r2, #0
 8004b1a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8004b1e:	6878      	ldr	r0, [r7, #4]
 8004b20:	f7fd fb3c 	bl	800219c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	2202      	movs	r2, #2
 8004b28:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004b2c:	687b      	ldr	r3, [r7, #4]
 8004b2e:	681a      	ldr	r2, [r3, #0]
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	3304      	adds	r3, #4
 8004b34:	4619      	mov	r1, r3
 8004b36:	4610      	mov	r0, r2
 8004b38:	f000 ff96 	bl	8005a68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2201      	movs	r2, #1
 8004b48:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2201      	movs	r2, #1
 8004b50:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b54:	687b      	ldr	r3, [r7, #4]
 8004b56:	2201      	movs	r2, #1
 8004b58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2201      	movs	r2, #1
 8004b60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	2201      	movs	r2, #1
 8004b68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004b6c:	687b      	ldr	r3, [r7, #4]
 8004b6e:	2201      	movs	r2, #1
 8004b70:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004b9c:	2300      	movs	r3, #0
}
 8004b9e:	4618      	mov	r0, r3
 8004ba0:	3708      	adds	r7, #8
 8004ba2:	46bd      	mov	sp, r7
 8004ba4:	bd80      	pop	{r7, pc}
	...

08004ba8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004ba8:	b480      	push	{r7}
 8004baa:	b085      	sub	sp, #20
 8004bac:	af00      	add	r7, sp, #0
 8004bae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004bb6:	b2db      	uxtb	r3, r3
 8004bb8:	2b01      	cmp	r3, #1
 8004bba:	d001      	beq.n	8004bc0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004bbc:	2301      	movs	r3, #1
 8004bbe:	e054      	b.n	8004c6a <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2202      	movs	r2, #2
 8004bc4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	68da      	ldr	r2, [r3, #12]
 8004bce:	687b      	ldr	r3, [r7, #4]
 8004bd0:	681b      	ldr	r3, [r3, #0]
 8004bd2:	f042 0201 	orr.w	r2, r2, #1
 8004bd6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004bd8:	687b      	ldr	r3, [r7, #4]
 8004bda:	681b      	ldr	r3, [r3, #0]
 8004bdc:	4a26      	ldr	r2, [pc, #152]	@ (8004c78 <HAL_TIM_Base_Start_IT+0xd0>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d022      	beq.n	8004c28 <HAL_TIM_Base_Start_IT+0x80>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004bea:	d01d      	beq.n	8004c28 <HAL_TIM_Base_Start_IT+0x80>
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	4a22      	ldr	r2, [pc, #136]	@ (8004c7c <HAL_TIM_Base_Start_IT+0xd4>)
 8004bf2:	4293      	cmp	r3, r2
 8004bf4:	d018      	beq.n	8004c28 <HAL_TIM_Base_Start_IT+0x80>
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	4a21      	ldr	r2, [pc, #132]	@ (8004c80 <HAL_TIM_Base_Start_IT+0xd8>)
 8004bfc:	4293      	cmp	r3, r2
 8004bfe:	d013      	beq.n	8004c28 <HAL_TIM_Base_Start_IT+0x80>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	681b      	ldr	r3, [r3, #0]
 8004c04:	4a1f      	ldr	r2, [pc, #124]	@ (8004c84 <HAL_TIM_Base_Start_IT+0xdc>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d00e      	beq.n	8004c28 <HAL_TIM_Base_Start_IT+0x80>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	681b      	ldr	r3, [r3, #0]
 8004c0e:	4a1e      	ldr	r2, [pc, #120]	@ (8004c88 <HAL_TIM_Base_Start_IT+0xe0>)
 8004c10:	4293      	cmp	r3, r2
 8004c12:	d009      	beq.n	8004c28 <HAL_TIM_Base_Start_IT+0x80>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	4a1c      	ldr	r2, [pc, #112]	@ (8004c8c <HAL_TIM_Base_Start_IT+0xe4>)
 8004c1a:	4293      	cmp	r3, r2
 8004c1c:	d004      	beq.n	8004c28 <HAL_TIM_Base_Start_IT+0x80>
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	681b      	ldr	r3, [r3, #0]
 8004c22:	4a1b      	ldr	r2, [pc, #108]	@ (8004c90 <HAL_TIM_Base_Start_IT+0xe8>)
 8004c24:	4293      	cmp	r3, r2
 8004c26:	d115      	bne.n	8004c54 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004c28:	687b      	ldr	r3, [r7, #4]
 8004c2a:	681b      	ldr	r3, [r3, #0]
 8004c2c:	689a      	ldr	r2, [r3, #8]
 8004c2e:	4b19      	ldr	r3, [pc, #100]	@ (8004c94 <HAL_TIM_Base_Start_IT+0xec>)
 8004c30:	4013      	ands	r3, r2
 8004c32:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2b06      	cmp	r3, #6
 8004c38:	d015      	beq.n	8004c66 <HAL_TIM_Base_Start_IT+0xbe>
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004c40:	d011      	beq.n	8004c66 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	681a      	ldr	r2, [r3, #0]
 8004c48:	687b      	ldr	r3, [r7, #4]
 8004c4a:	681b      	ldr	r3, [r3, #0]
 8004c4c:	f042 0201 	orr.w	r2, r2, #1
 8004c50:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c52:	e008      	b.n	8004c66 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	681b      	ldr	r3, [r3, #0]
 8004c58:	681a      	ldr	r2, [r3, #0]
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	681b      	ldr	r3, [r3, #0]
 8004c5e:	f042 0201 	orr.w	r2, r2, #1
 8004c62:	601a      	str	r2, [r3, #0]
 8004c64:	e000      	b.n	8004c68 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004c66:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004c68:	2300      	movs	r3, #0
}
 8004c6a:	4618      	mov	r0, r3
 8004c6c:	3714      	adds	r7, #20
 8004c6e:	46bd      	mov	sp, r7
 8004c70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c74:	4770      	bx	lr
 8004c76:	bf00      	nop
 8004c78:	40010000 	.word	0x40010000
 8004c7c:	40000400 	.word	0x40000400
 8004c80:	40000800 	.word	0x40000800
 8004c84:	40000c00 	.word	0x40000c00
 8004c88:	40010400 	.word	0x40010400
 8004c8c:	40014000 	.word	0x40014000
 8004c90:	40001800 	.word	0x40001800
 8004c94:	00010007 	.word	0x00010007

08004c98 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004c98:	b480      	push	{r7}
 8004c9a:	b083      	sub	sp, #12
 8004c9c:	af00      	add	r7, sp, #0
 8004c9e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	68da      	ldr	r2, [r3, #12]
 8004ca6:	687b      	ldr	r3, [r7, #4]
 8004ca8:	681b      	ldr	r3, [r3, #0]
 8004caa:	f022 0201 	bic.w	r2, r2, #1
 8004cae:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	681b      	ldr	r3, [r3, #0]
 8004cb4:	6a1a      	ldr	r2, [r3, #32]
 8004cb6:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004cba:	4013      	ands	r3, r2
 8004cbc:	2b00      	cmp	r3, #0
 8004cbe:	d10f      	bne.n	8004ce0 <HAL_TIM_Base_Stop_IT+0x48>
 8004cc0:	687b      	ldr	r3, [r7, #4]
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	6a1a      	ldr	r2, [r3, #32]
 8004cc6:	f240 4344 	movw	r3, #1092	@ 0x444
 8004cca:	4013      	ands	r3, r2
 8004ccc:	2b00      	cmp	r3, #0
 8004cce:	d107      	bne.n	8004ce0 <HAL_TIM_Base_Stop_IT+0x48>
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	681a      	ldr	r2, [r3, #0]
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	681b      	ldr	r3, [r3, #0]
 8004cda:	f022 0201 	bic.w	r2, r2, #1
 8004cde:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	370c      	adds	r7, #12
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr

08004cf6 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004cf6:	b580      	push	{r7, lr}
 8004cf8:	b082      	sub	sp, #8
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	2b00      	cmp	r3, #0
 8004d02:	d101      	bne.n	8004d08 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004d04:	2301      	movs	r3, #1
 8004d06:	e049      	b.n	8004d9c <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004d0e:	b2db      	uxtb	r3, r3
 8004d10:	2b00      	cmp	r3, #0
 8004d12:	d106      	bne.n	8004d22 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	2200      	movs	r2, #0
 8004d18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004d1c:	6878      	ldr	r0, [r7, #4]
 8004d1e:	f7fd f9e1 	bl	80020e4 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004d22:	687b      	ldr	r3, [r7, #4]
 8004d24:	2202      	movs	r2, #2
 8004d26:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	681a      	ldr	r2, [r3, #0]
 8004d2e:	687b      	ldr	r3, [r7, #4]
 8004d30:	3304      	adds	r3, #4
 8004d32:	4619      	mov	r1, r3
 8004d34:	4610      	mov	r0, r2
 8004d36:	f000 fe97 	bl	8005a68 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004d3a:	687b      	ldr	r3, [r7, #4]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	2201      	movs	r2, #1
 8004d46:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	2201      	movs	r2, #1
 8004d4e:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004d52:	687b      	ldr	r3, [r7, #4]
 8004d54:	2201      	movs	r2, #1
 8004d56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	2201      	movs	r2, #1
 8004d5e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	2201      	movs	r2, #1
 8004d66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	2201      	movs	r2, #1
 8004d6e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	2201      	movs	r2, #1
 8004d76:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	2201      	movs	r2, #1
 8004d7e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	2201      	movs	r2, #1
 8004d86:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2201      	movs	r2, #1
 8004d8e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	2201      	movs	r2, #1
 8004d96:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004d9a:	2300      	movs	r3, #0
}
 8004d9c:	4618      	mov	r0, r3
 8004d9e:	3708      	adds	r7, #8
 8004da0:	46bd      	mov	sp, r7
 8004da2:	bd80      	pop	{r7, pc}

08004da4 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004da4:	b580      	push	{r7, lr}
 8004da6:	b084      	sub	sp, #16
 8004da8:	af00      	add	r7, sp, #0
 8004daa:	6078      	str	r0, [r7, #4]
 8004dac:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004dae:	683b      	ldr	r3, [r7, #0]
 8004db0:	2b00      	cmp	r3, #0
 8004db2:	d109      	bne.n	8004dc8 <HAL_TIM_PWM_Start+0x24>
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004dba:	b2db      	uxtb	r3, r3
 8004dbc:	2b01      	cmp	r3, #1
 8004dbe:	bf14      	ite	ne
 8004dc0:	2301      	movne	r3, #1
 8004dc2:	2300      	moveq	r3, #0
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	e03c      	b.n	8004e42 <HAL_TIM_PWM_Start+0x9e>
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	2b04      	cmp	r3, #4
 8004dcc:	d109      	bne.n	8004de2 <HAL_TIM_PWM_Start+0x3e>
 8004dce:	687b      	ldr	r3, [r7, #4]
 8004dd0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004dd4:	b2db      	uxtb	r3, r3
 8004dd6:	2b01      	cmp	r3, #1
 8004dd8:	bf14      	ite	ne
 8004dda:	2301      	movne	r3, #1
 8004ddc:	2300      	moveq	r3, #0
 8004dde:	b2db      	uxtb	r3, r3
 8004de0:	e02f      	b.n	8004e42 <HAL_TIM_PWM_Start+0x9e>
 8004de2:	683b      	ldr	r3, [r7, #0]
 8004de4:	2b08      	cmp	r3, #8
 8004de6:	d109      	bne.n	8004dfc <HAL_TIM_PWM_Start+0x58>
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004dee:	b2db      	uxtb	r3, r3
 8004df0:	2b01      	cmp	r3, #1
 8004df2:	bf14      	ite	ne
 8004df4:	2301      	movne	r3, #1
 8004df6:	2300      	moveq	r3, #0
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	e022      	b.n	8004e42 <HAL_TIM_PWM_Start+0x9e>
 8004dfc:	683b      	ldr	r3, [r7, #0]
 8004dfe:	2b0c      	cmp	r3, #12
 8004e00:	d109      	bne.n	8004e16 <HAL_TIM_PWM_Start+0x72>
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e08:	b2db      	uxtb	r3, r3
 8004e0a:	2b01      	cmp	r3, #1
 8004e0c:	bf14      	ite	ne
 8004e0e:	2301      	movne	r3, #1
 8004e10:	2300      	moveq	r3, #0
 8004e12:	b2db      	uxtb	r3, r3
 8004e14:	e015      	b.n	8004e42 <HAL_TIM_PWM_Start+0x9e>
 8004e16:	683b      	ldr	r3, [r7, #0]
 8004e18:	2b10      	cmp	r3, #16
 8004e1a:	d109      	bne.n	8004e30 <HAL_TIM_PWM_Start+0x8c>
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004e22:	b2db      	uxtb	r3, r3
 8004e24:	2b01      	cmp	r3, #1
 8004e26:	bf14      	ite	ne
 8004e28:	2301      	movne	r3, #1
 8004e2a:	2300      	moveq	r3, #0
 8004e2c:	b2db      	uxtb	r3, r3
 8004e2e:	e008      	b.n	8004e42 <HAL_TIM_PWM_Start+0x9e>
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8004e36:	b2db      	uxtb	r3, r3
 8004e38:	2b01      	cmp	r3, #1
 8004e3a:	bf14      	ite	ne
 8004e3c:	2301      	movne	r3, #1
 8004e3e:	2300      	moveq	r3, #0
 8004e40:	b2db      	uxtb	r3, r3
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d001      	beq.n	8004e4a <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8004e46:	2301      	movs	r3, #1
 8004e48:	e092      	b.n	8004f70 <HAL_TIM_PWM_Start+0x1cc>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	d104      	bne.n	8004e5a <HAL_TIM_PWM_Start+0xb6>
 8004e50:	687b      	ldr	r3, [r7, #4]
 8004e52:	2202      	movs	r2, #2
 8004e54:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e58:	e023      	b.n	8004ea2 <HAL_TIM_PWM_Start+0xfe>
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	2b04      	cmp	r3, #4
 8004e5e:	d104      	bne.n	8004e6a <HAL_TIM_PWM_Start+0xc6>
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	2202      	movs	r2, #2
 8004e64:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e68:	e01b      	b.n	8004ea2 <HAL_TIM_PWM_Start+0xfe>
 8004e6a:	683b      	ldr	r3, [r7, #0]
 8004e6c:	2b08      	cmp	r3, #8
 8004e6e:	d104      	bne.n	8004e7a <HAL_TIM_PWM_Start+0xd6>
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2202      	movs	r2, #2
 8004e74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e78:	e013      	b.n	8004ea2 <HAL_TIM_PWM_Start+0xfe>
 8004e7a:	683b      	ldr	r3, [r7, #0]
 8004e7c:	2b0c      	cmp	r3, #12
 8004e7e:	d104      	bne.n	8004e8a <HAL_TIM_PWM_Start+0xe6>
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	2202      	movs	r2, #2
 8004e84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8004e88:	e00b      	b.n	8004ea2 <HAL_TIM_PWM_Start+0xfe>
 8004e8a:	683b      	ldr	r3, [r7, #0]
 8004e8c:	2b10      	cmp	r3, #16
 8004e8e:	d104      	bne.n	8004e9a <HAL_TIM_PWM_Start+0xf6>
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2202      	movs	r2, #2
 8004e94:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e98:	e003      	b.n	8004ea2 <HAL_TIM_PWM_Start+0xfe>
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	2202      	movs	r2, #2
 8004e9e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	2201      	movs	r2, #1
 8004ea8:	6839      	ldr	r1, [r7, #0]
 8004eaa:	4618      	mov	r0, r3
 8004eac:	f001 f980 	bl	80061b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	681b      	ldr	r3, [r3, #0]
 8004eb4:	4a30      	ldr	r2, [pc, #192]	@ (8004f78 <HAL_TIM_PWM_Start+0x1d4>)
 8004eb6:	4293      	cmp	r3, r2
 8004eb8:	d004      	beq.n	8004ec4 <HAL_TIM_PWM_Start+0x120>
 8004eba:	687b      	ldr	r3, [r7, #4]
 8004ebc:	681b      	ldr	r3, [r3, #0]
 8004ebe:	4a2f      	ldr	r2, [pc, #188]	@ (8004f7c <HAL_TIM_PWM_Start+0x1d8>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d101      	bne.n	8004ec8 <HAL_TIM_PWM_Start+0x124>
 8004ec4:	2301      	movs	r3, #1
 8004ec6:	e000      	b.n	8004eca <HAL_TIM_PWM_Start+0x126>
 8004ec8:	2300      	movs	r3, #0
 8004eca:	2b00      	cmp	r3, #0
 8004ecc:	d007      	beq.n	8004ede <HAL_TIM_PWM_Start+0x13a>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004ece:	687b      	ldr	r3, [r7, #4]
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	681b      	ldr	r3, [r3, #0]
 8004ed8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004edc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	681b      	ldr	r3, [r3, #0]
 8004ee2:	4a25      	ldr	r2, [pc, #148]	@ (8004f78 <HAL_TIM_PWM_Start+0x1d4>)
 8004ee4:	4293      	cmp	r3, r2
 8004ee6:	d022      	beq.n	8004f2e <HAL_TIM_PWM_Start+0x18a>
 8004ee8:	687b      	ldr	r3, [r7, #4]
 8004eea:	681b      	ldr	r3, [r3, #0]
 8004eec:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ef0:	d01d      	beq.n	8004f2e <HAL_TIM_PWM_Start+0x18a>
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	4a22      	ldr	r2, [pc, #136]	@ (8004f80 <HAL_TIM_PWM_Start+0x1dc>)
 8004ef8:	4293      	cmp	r3, r2
 8004efa:	d018      	beq.n	8004f2e <HAL_TIM_PWM_Start+0x18a>
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	4a20      	ldr	r2, [pc, #128]	@ (8004f84 <HAL_TIM_PWM_Start+0x1e0>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d013      	beq.n	8004f2e <HAL_TIM_PWM_Start+0x18a>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	681b      	ldr	r3, [r3, #0]
 8004f0a:	4a1f      	ldr	r2, [pc, #124]	@ (8004f88 <HAL_TIM_PWM_Start+0x1e4>)
 8004f0c:	4293      	cmp	r3, r2
 8004f0e:	d00e      	beq.n	8004f2e <HAL_TIM_PWM_Start+0x18a>
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	4a19      	ldr	r2, [pc, #100]	@ (8004f7c <HAL_TIM_PWM_Start+0x1d8>)
 8004f16:	4293      	cmp	r3, r2
 8004f18:	d009      	beq.n	8004f2e <HAL_TIM_PWM_Start+0x18a>
 8004f1a:	687b      	ldr	r3, [r7, #4]
 8004f1c:	681b      	ldr	r3, [r3, #0]
 8004f1e:	4a1b      	ldr	r2, [pc, #108]	@ (8004f8c <HAL_TIM_PWM_Start+0x1e8>)
 8004f20:	4293      	cmp	r3, r2
 8004f22:	d004      	beq.n	8004f2e <HAL_TIM_PWM_Start+0x18a>
 8004f24:	687b      	ldr	r3, [r7, #4]
 8004f26:	681b      	ldr	r3, [r3, #0]
 8004f28:	4a19      	ldr	r2, [pc, #100]	@ (8004f90 <HAL_TIM_PWM_Start+0x1ec>)
 8004f2a:	4293      	cmp	r3, r2
 8004f2c:	d115      	bne.n	8004f5a <HAL_TIM_PWM_Start+0x1b6>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	681b      	ldr	r3, [r3, #0]
 8004f32:	689a      	ldr	r2, [r3, #8]
 8004f34:	4b17      	ldr	r3, [pc, #92]	@ (8004f94 <HAL_TIM_PWM_Start+0x1f0>)
 8004f36:	4013      	ands	r3, r2
 8004f38:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f3a:	68fb      	ldr	r3, [r7, #12]
 8004f3c:	2b06      	cmp	r3, #6
 8004f3e:	d015      	beq.n	8004f6c <HAL_TIM_PWM_Start+0x1c8>
 8004f40:	68fb      	ldr	r3, [r7, #12]
 8004f42:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004f46:	d011      	beq.n	8004f6c <HAL_TIM_PWM_Start+0x1c8>
    {
      __HAL_TIM_ENABLE(htim);
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	681b      	ldr	r3, [r3, #0]
 8004f4c:	681a      	ldr	r2, [r3, #0]
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	681b      	ldr	r3, [r3, #0]
 8004f52:	f042 0201 	orr.w	r2, r2, #1
 8004f56:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f58:	e008      	b.n	8004f6c <HAL_TIM_PWM_Start+0x1c8>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	681a      	ldr	r2, [r3, #0]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f042 0201 	orr.w	r2, r2, #1
 8004f68:	601a      	str	r2, [r3, #0]
 8004f6a:	e000      	b.n	8004f6e <HAL_TIM_PWM_Start+0x1ca>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004f6c:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8004f6e:	2300      	movs	r3, #0
}
 8004f70:	4618      	mov	r0, r3
 8004f72:	3710      	adds	r7, #16
 8004f74:	46bd      	mov	sp, r7
 8004f76:	bd80      	pop	{r7, pc}
 8004f78:	40010000 	.word	0x40010000
 8004f7c:	40010400 	.word	0x40010400
 8004f80:	40000400 	.word	0x40000400
 8004f84:	40000800 	.word	0x40000800
 8004f88:	40000c00 	.word	0x40000c00
 8004f8c:	40014000 	.word	0x40014000
 8004f90:	40001800 	.word	0x40001800
 8004f94:	00010007 	.word	0x00010007

08004f98 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004f98:	b580      	push	{r7, lr}
 8004f9a:	b082      	sub	sp, #8
 8004f9c:	af00      	add	r7, sp, #0
 8004f9e:	6078      	str	r0, [r7, #4]
 8004fa0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	2200      	movs	r2, #0
 8004fa8:	6839      	ldr	r1, [r7, #0]
 8004faa:	4618      	mov	r0, r3
 8004fac:	f001 f900 	bl	80061b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004fb0:	687b      	ldr	r3, [r7, #4]
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a36      	ldr	r2, [pc, #216]	@ (8005090 <HAL_TIM_PWM_Stop+0xf8>)
 8004fb6:	4293      	cmp	r3, r2
 8004fb8:	d004      	beq.n	8004fc4 <HAL_TIM_PWM_Stop+0x2c>
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	4a35      	ldr	r2, [pc, #212]	@ (8005094 <HAL_TIM_PWM_Stop+0xfc>)
 8004fc0:	4293      	cmp	r3, r2
 8004fc2:	d101      	bne.n	8004fc8 <HAL_TIM_PWM_Stop+0x30>
 8004fc4:	2301      	movs	r3, #1
 8004fc6:	e000      	b.n	8004fca <HAL_TIM_PWM_Stop+0x32>
 8004fc8:	2300      	movs	r3, #0
 8004fca:	2b00      	cmp	r3, #0
 8004fcc:	d017      	beq.n	8004ffe <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	681b      	ldr	r3, [r3, #0]
 8004fd2:	6a1a      	ldr	r2, [r3, #32]
 8004fd4:	f241 1311 	movw	r3, #4369	@ 0x1111
 8004fd8:	4013      	ands	r3, r2
 8004fda:	2b00      	cmp	r3, #0
 8004fdc:	d10f      	bne.n	8004ffe <HAL_TIM_PWM_Stop+0x66>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	681b      	ldr	r3, [r3, #0]
 8004fe2:	6a1a      	ldr	r2, [r3, #32]
 8004fe4:	f240 4344 	movw	r3, #1092	@ 0x444
 8004fe8:	4013      	ands	r3, r2
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d107      	bne.n	8004ffe <HAL_TIM_PWM_Stop+0x66>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004ffc:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	681b      	ldr	r3, [r3, #0]
 8005002:	6a1a      	ldr	r2, [r3, #32]
 8005004:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005008:	4013      	ands	r3, r2
 800500a:	2b00      	cmp	r3, #0
 800500c:	d10f      	bne.n	800502e <HAL_TIM_PWM_Stop+0x96>
 800500e:	687b      	ldr	r3, [r7, #4]
 8005010:	681b      	ldr	r3, [r3, #0]
 8005012:	6a1a      	ldr	r2, [r3, #32]
 8005014:	f240 4344 	movw	r3, #1092	@ 0x444
 8005018:	4013      	ands	r3, r2
 800501a:	2b00      	cmp	r3, #0
 800501c:	d107      	bne.n	800502e <HAL_TIM_PWM_Stop+0x96>
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	681a      	ldr	r2, [r3, #0]
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	681b      	ldr	r3, [r3, #0]
 8005028:	f022 0201 	bic.w	r2, r2, #1
 800502c:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 800502e:	683b      	ldr	r3, [r7, #0]
 8005030:	2b00      	cmp	r3, #0
 8005032:	d104      	bne.n	800503e <HAL_TIM_PWM_Stop+0xa6>
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	2201      	movs	r2, #1
 8005038:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800503c:	e023      	b.n	8005086 <HAL_TIM_PWM_Stop+0xee>
 800503e:	683b      	ldr	r3, [r7, #0]
 8005040:	2b04      	cmp	r3, #4
 8005042:	d104      	bne.n	800504e <HAL_TIM_PWM_Stop+0xb6>
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2201      	movs	r2, #1
 8005048:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800504c:	e01b      	b.n	8005086 <HAL_TIM_PWM_Stop+0xee>
 800504e:	683b      	ldr	r3, [r7, #0]
 8005050:	2b08      	cmp	r3, #8
 8005052:	d104      	bne.n	800505e <HAL_TIM_PWM_Stop+0xc6>
 8005054:	687b      	ldr	r3, [r7, #4]
 8005056:	2201      	movs	r2, #1
 8005058:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800505c:	e013      	b.n	8005086 <HAL_TIM_PWM_Stop+0xee>
 800505e:	683b      	ldr	r3, [r7, #0]
 8005060:	2b0c      	cmp	r3, #12
 8005062:	d104      	bne.n	800506e <HAL_TIM_PWM_Stop+0xd6>
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	2201      	movs	r2, #1
 8005068:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800506c:	e00b      	b.n	8005086 <HAL_TIM_PWM_Stop+0xee>
 800506e:	683b      	ldr	r3, [r7, #0]
 8005070:	2b10      	cmp	r3, #16
 8005072:	d104      	bne.n	800507e <HAL_TIM_PWM_Stop+0xe6>
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	2201      	movs	r2, #1
 8005078:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800507c:	e003      	b.n	8005086 <HAL_TIM_PWM_Stop+0xee>
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	2201      	movs	r2, #1
 8005082:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Return function status */
  return HAL_OK;
 8005086:	2300      	movs	r3, #0
}
 8005088:	4618      	mov	r0, r3
 800508a:	3708      	adds	r7, #8
 800508c:	46bd      	mov	sp, r7
 800508e:	bd80      	pop	{r7, pc}
 8005090:	40010000 	.word	0x40010000
 8005094:	40010400 	.word	0x40010400

08005098 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005098:	b580      	push	{r7, lr}
 800509a:	b086      	sub	sp, #24
 800509c:	af00      	add	r7, sp, #0
 800509e:	6078      	str	r0, [r7, #4]
 80050a0:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 80050a2:	687b      	ldr	r3, [r7, #4]
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d101      	bne.n	80050ac <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 80050a8:	2301      	movs	r3, #1
 80050aa:	e08f      	b.n	80051cc <HAL_TIM_Encoder_Init+0x134>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80050b2:	b2db      	uxtb	r3, r3
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d106      	bne.n	80050c6 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	2200      	movs	r2, #0
 80050bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 80050c0:	6878      	ldr	r0, [r7, #4]
 80050c2:	f7fc fec5 	bl	8001e50 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050c6:	687b      	ldr	r3, [r7, #4]
 80050c8:	2202      	movs	r2, #2
 80050ca:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 80050ce:	687b      	ldr	r3, [r7, #4]
 80050d0:	681b      	ldr	r3, [r3, #0]
 80050d2:	6899      	ldr	r1, [r3, #8]
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681a      	ldr	r2, [r3, #0]
 80050d8:	4b3e      	ldr	r3, [pc, #248]	@ (80051d4 <HAL_TIM_Encoder_Init+0x13c>)
 80050da:	400b      	ands	r3, r1
 80050dc:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80050de:	687b      	ldr	r3, [r7, #4]
 80050e0:	681a      	ldr	r2, [r3, #0]
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	3304      	adds	r3, #4
 80050e6:	4619      	mov	r1, r3
 80050e8:	4610      	mov	r0, r2
 80050ea:	f000 fcbd 	bl	8005a68 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	681b      	ldr	r3, [r3, #0]
 80050f2:	689b      	ldr	r3, [r3, #8]
 80050f4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 80050f6:	687b      	ldr	r3, [r7, #4]
 80050f8:	681b      	ldr	r3, [r3, #0]
 80050fa:	699b      	ldr	r3, [r3, #24]
 80050fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 80050fe:	687b      	ldr	r3, [r7, #4]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	6a1b      	ldr	r3, [r3, #32]
 8005104:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005106:	683b      	ldr	r3, [r7, #0]
 8005108:	681b      	ldr	r3, [r3, #0]
 800510a:	697a      	ldr	r2, [r7, #20]
 800510c:	4313      	orrs	r3, r2
 800510e:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005110:	693a      	ldr	r2, [r7, #16]
 8005112:	4b31      	ldr	r3, [pc, #196]	@ (80051d8 <HAL_TIM_Encoder_Init+0x140>)
 8005114:	4013      	ands	r3, r2
 8005116:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005118:	683b      	ldr	r3, [r7, #0]
 800511a:	689a      	ldr	r2, [r3, #8]
 800511c:	683b      	ldr	r3, [r7, #0]
 800511e:	699b      	ldr	r3, [r3, #24]
 8005120:	021b      	lsls	r3, r3, #8
 8005122:	4313      	orrs	r3, r2
 8005124:	693a      	ldr	r2, [r7, #16]
 8005126:	4313      	orrs	r3, r2
 8005128:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 800512a:	693a      	ldr	r2, [r7, #16]
 800512c:	4b2b      	ldr	r3, [pc, #172]	@ (80051dc <HAL_TIM_Encoder_Init+0x144>)
 800512e:	4013      	ands	r3, r2
 8005130:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005132:	693a      	ldr	r2, [r7, #16]
 8005134:	4b2a      	ldr	r3, [pc, #168]	@ (80051e0 <HAL_TIM_Encoder_Init+0x148>)
 8005136:	4013      	ands	r3, r2
 8005138:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 800513a:	683b      	ldr	r3, [r7, #0]
 800513c:	68da      	ldr	r2, [r3, #12]
 800513e:	683b      	ldr	r3, [r7, #0]
 8005140:	69db      	ldr	r3, [r3, #28]
 8005142:	021b      	lsls	r3, r3, #8
 8005144:	4313      	orrs	r3, r2
 8005146:	693a      	ldr	r2, [r7, #16]
 8005148:	4313      	orrs	r3, r2
 800514a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	691b      	ldr	r3, [r3, #16]
 8005150:	011a      	lsls	r2, r3, #4
 8005152:	683b      	ldr	r3, [r7, #0]
 8005154:	6a1b      	ldr	r3, [r3, #32]
 8005156:	031b      	lsls	r3, r3, #12
 8005158:	4313      	orrs	r3, r2
 800515a:	693a      	ldr	r2, [r7, #16]
 800515c:	4313      	orrs	r3, r2
 800515e:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005160:	68fb      	ldr	r3, [r7, #12]
 8005162:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005166:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 800516e:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	685a      	ldr	r2, [r3, #4]
 8005174:	683b      	ldr	r3, [r7, #0]
 8005176:	695b      	ldr	r3, [r3, #20]
 8005178:	011b      	lsls	r3, r3, #4
 800517a:	4313      	orrs	r3, r2
 800517c:	68fa      	ldr	r2, [r7, #12]
 800517e:	4313      	orrs	r3, r2
 8005180:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005182:	687b      	ldr	r3, [r7, #4]
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	697a      	ldr	r2, [r7, #20]
 8005188:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800518a:	687b      	ldr	r3, [r7, #4]
 800518c:	681b      	ldr	r3, [r3, #0]
 800518e:	693a      	ldr	r2, [r7, #16]
 8005190:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	681b      	ldr	r3, [r3, #0]
 8005196:	68fa      	ldr	r2, [r7, #12]
 8005198:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800519a:	687b      	ldr	r3, [r7, #4]
 800519c:	2201      	movs	r2, #1
 800519e:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80051a2:	687b      	ldr	r3, [r7, #4]
 80051a4:	2201      	movs	r2, #1
 80051a6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	2201      	movs	r2, #1
 80051ae:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	2201      	movs	r2, #1
 80051b6:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	2201      	movs	r2, #1
 80051be:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	2201      	movs	r2, #1
 80051c6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80051ca:	2300      	movs	r3, #0
}
 80051cc:	4618      	mov	r0, r3
 80051ce:	3718      	adds	r7, #24
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bd80      	pop	{r7, pc}
 80051d4:	fffebff8 	.word	0xfffebff8
 80051d8:	fffffcfc 	.word	0xfffffcfc
 80051dc:	fffff3f3 	.word	0xfffff3f3
 80051e0:	ffff0f0f 	.word	0xffff0f0f

080051e4 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80051e4:	b580      	push	{r7, lr}
 80051e6:	b084      	sub	sp, #16
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
 80051ec:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80051f4:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80051fc:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8005204:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800520c:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 800520e:	683b      	ldr	r3, [r7, #0]
 8005210:	2b00      	cmp	r3, #0
 8005212:	d110      	bne.n	8005236 <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005214:	7bfb      	ldrb	r3, [r7, #15]
 8005216:	2b01      	cmp	r3, #1
 8005218:	d102      	bne.n	8005220 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 800521a:	7b7b      	ldrb	r3, [r7, #13]
 800521c:	2b01      	cmp	r3, #1
 800521e:	d001      	beq.n	8005224 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	e069      	b.n	80052f8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	2202      	movs	r2, #2
 8005228:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	2202      	movs	r2, #2
 8005230:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005234:	e031      	b.n	800529a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	2b04      	cmp	r3, #4
 800523a:	d110      	bne.n	800525e <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 800523c:	7bbb      	ldrb	r3, [r7, #14]
 800523e:	2b01      	cmp	r3, #1
 8005240:	d102      	bne.n	8005248 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005242:	7b3b      	ldrb	r3, [r7, #12]
 8005244:	2b01      	cmp	r3, #1
 8005246:	d001      	beq.n	800524c <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005248:	2301      	movs	r3, #1
 800524a:	e055      	b.n	80052f8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2202      	movs	r2, #2
 8005250:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2202      	movs	r2, #2
 8005258:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800525c:	e01d      	b.n	800529a <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800525e:	7bfb      	ldrb	r3, [r7, #15]
 8005260:	2b01      	cmp	r3, #1
 8005262:	d108      	bne.n	8005276 <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005264:	7bbb      	ldrb	r3, [r7, #14]
 8005266:	2b01      	cmp	r3, #1
 8005268:	d105      	bne.n	8005276 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 800526a:	7b7b      	ldrb	r3, [r7, #13]
 800526c:	2b01      	cmp	r3, #1
 800526e:	d102      	bne.n	8005276 <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005270:	7b3b      	ldrb	r3, [r7, #12]
 8005272:	2b01      	cmp	r3, #1
 8005274:	d001      	beq.n	800527a <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005276:	2301      	movs	r3, #1
 8005278:	e03e      	b.n	80052f8 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	2202      	movs	r2, #2
 800527e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005282:	687b      	ldr	r3, [r7, #4]
 8005284:	2202      	movs	r2, #2
 8005286:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 800528a:	687b      	ldr	r3, [r7, #4]
 800528c:	2202      	movs	r2, #2
 800528e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	2202      	movs	r2, #2
 8005296:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 800529a:	683b      	ldr	r3, [r7, #0]
 800529c:	2b00      	cmp	r3, #0
 800529e:	d003      	beq.n	80052a8 <HAL_TIM_Encoder_Start+0xc4>
 80052a0:	683b      	ldr	r3, [r7, #0]
 80052a2:	2b04      	cmp	r3, #4
 80052a4:	d008      	beq.n	80052b8 <HAL_TIM_Encoder_Start+0xd4>
 80052a6:	e00f      	b.n	80052c8 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	2201      	movs	r2, #1
 80052ae:	2100      	movs	r1, #0
 80052b0:	4618      	mov	r0, r3
 80052b2:	f000 ff7d 	bl	80061b0 <TIM_CCxChannelCmd>
      break;
 80052b6:	e016      	b.n	80052e6 <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	681b      	ldr	r3, [r3, #0]
 80052bc:	2201      	movs	r2, #1
 80052be:	2104      	movs	r1, #4
 80052c0:	4618      	mov	r0, r3
 80052c2:	f000 ff75 	bl	80061b0 <TIM_CCxChannelCmd>
      break;
 80052c6:	e00e      	b.n	80052e6 <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 80052c8:	687b      	ldr	r3, [r7, #4]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2201      	movs	r2, #1
 80052ce:	2100      	movs	r1, #0
 80052d0:	4618      	mov	r0, r3
 80052d2:	f000 ff6d 	bl	80061b0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 80052d6:	687b      	ldr	r3, [r7, #4]
 80052d8:	681b      	ldr	r3, [r3, #0]
 80052da:	2201      	movs	r2, #1
 80052dc:	2104      	movs	r1, #4
 80052de:	4618      	mov	r0, r3
 80052e0:	f000 ff66 	bl	80061b0 <TIM_CCxChannelCmd>
      break;
 80052e4:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	681b      	ldr	r3, [r3, #0]
 80052ea:	681a      	ldr	r2, [r3, #0]
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	f042 0201 	orr.w	r2, r2, #1
 80052f4:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 80052f6:	2300      	movs	r3, #0
}
 80052f8:	4618      	mov	r0, r3
 80052fa:	3710      	adds	r7, #16
 80052fc:	46bd      	mov	sp, r7
 80052fe:	bd80      	pop	{r7, pc}

08005300 <HAL_TIM_Encoder_Stop>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005300:	b580      	push	{r7, lr}
 8005302:	b082      	sub	sp, #8
 8005304:	af00      	add	r7, sp, #0
 8005306:	6078      	str	r0, [r7, #4]
 8005308:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Disable the Input Capture channels 1 and 2
    (in the EncoderInterface the two possible channels that can be used are TIM_CHANNEL_1 and TIM_CHANNEL_2) */
  switch (Channel)
 800530a:	683b      	ldr	r3, [r7, #0]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d003      	beq.n	8005318 <HAL_TIM_Encoder_Stop+0x18>
 8005310:	683b      	ldr	r3, [r7, #0]
 8005312:	2b04      	cmp	r3, #4
 8005314:	d008      	beq.n	8005328 <HAL_TIM_Encoder_Stop+0x28>
 8005316:	e00f      	b.n	8005338 <HAL_TIM_Encoder_Stop+0x38>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	2200      	movs	r2, #0
 800531e:	2100      	movs	r1, #0
 8005320:	4618      	mov	r0, r3
 8005322:	f000 ff45 	bl	80061b0 <TIM_CCxChannelCmd>
      break;
 8005326:	e016      	b.n	8005356 <HAL_TIM_Encoder_Stop+0x56>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8005328:	687b      	ldr	r3, [r7, #4]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	2200      	movs	r2, #0
 800532e:	2104      	movs	r1, #4
 8005330:	4618      	mov	r0, r3
 8005332:	f000 ff3d 	bl	80061b0 <TIM_CCxChannelCmd>
      break;
 8005336:	e00e      	b.n	8005356 <HAL_TIM_Encoder_Stop+0x56>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_DISABLE);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	681b      	ldr	r3, [r3, #0]
 800533c:	2200      	movs	r2, #0
 800533e:	2100      	movs	r1, #0
 8005340:	4618      	mov	r0, r3
 8005342:	f000 ff35 	bl	80061b0 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_DISABLE);
 8005346:	687b      	ldr	r3, [r7, #4]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	2200      	movs	r2, #0
 800534c:	2104      	movs	r1, #4
 800534e:	4618      	mov	r0, r3
 8005350:	f000 ff2e 	bl	80061b0 <TIM_CCxChannelCmd>
      break;
 8005354:	bf00      	nop
    }
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8005356:	687b      	ldr	r3, [r7, #4]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	6a1a      	ldr	r2, [r3, #32]
 800535c:	f241 1311 	movw	r3, #4369	@ 0x1111
 8005360:	4013      	ands	r3, r2
 8005362:	2b00      	cmp	r3, #0
 8005364:	d10f      	bne.n	8005386 <HAL_TIM_Encoder_Stop+0x86>
 8005366:	687b      	ldr	r3, [r7, #4]
 8005368:	681b      	ldr	r3, [r3, #0]
 800536a:	6a1a      	ldr	r2, [r3, #32]
 800536c:	f240 4344 	movw	r3, #1092	@ 0x444
 8005370:	4013      	ands	r3, r2
 8005372:	2b00      	cmp	r3, #0
 8005374:	d107      	bne.n	8005386 <HAL_TIM_Encoder_Stop+0x86>
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	681a      	ldr	r2, [r3, #0]
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f022 0201 	bic.w	r2, r2, #1
 8005384:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel(s) state */
  if ((Channel == TIM_CHANNEL_1) || (Channel == TIM_CHANNEL_2))
 8005386:	683b      	ldr	r3, [r7, #0]
 8005388:	2b00      	cmp	r3, #0
 800538a:	d002      	beq.n	8005392 <HAL_TIM_Encoder_Stop+0x92>
 800538c:	683b      	ldr	r3, [r7, #0]
 800538e:	2b04      	cmp	r3, #4
 8005390:	d148      	bne.n	8005424 <HAL_TIM_Encoder_Stop+0x124>
  {
    TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8005392:	683b      	ldr	r3, [r7, #0]
 8005394:	2b00      	cmp	r3, #0
 8005396:	d104      	bne.n	80053a2 <HAL_TIM_Encoder_Stop+0xa2>
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	2201      	movs	r2, #1
 800539c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80053a0:	e023      	b.n	80053ea <HAL_TIM_Encoder_Stop+0xea>
 80053a2:	683b      	ldr	r3, [r7, #0]
 80053a4:	2b04      	cmp	r3, #4
 80053a6:	d104      	bne.n	80053b2 <HAL_TIM_Encoder_Stop+0xb2>
 80053a8:	687b      	ldr	r3, [r7, #4]
 80053aa:	2201      	movs	r2, #1
 80053ac:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80053b0:	e01b      	b.n	80053ea <HAL_TIM_Encoder_Stop+0xea>
 80053b2:	683b      	ldr	r3, [r7, #0]
 80053b4:	2b08      	cmp	r3, #8
 80053b6:	d104      	bne.n	80053c2 <HAL_TIM_Encoder_Stop+0xc2>
 80053b8:	687b      	ldr	r3, [r7, #4]
 80053ba:	2201      	movs	r2, #1
 80053bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80053c0:	e013      	b.n	80053ea <HAL_TIM_Encoder_Stop+0xea>
 80053c2:	683b      	ldr	r3, [r7, #0]
 80053c4:	2b0c      	cmp	r3, #12
 80053c6:	d104      	bne.n	80053d2 <HAL_TIM_Encoder_Stop+0xd2>
 80053c8:	687b      	ldr	r3, [r7, #4]
 80053ca:	2201      	movs	r2, #1
 80053cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80053d0:	e00b      	b.n	80053ea <HAL_TIM_Encoder_Stop+0xea>
 80053d2:	683b      	ldr	r3, [r7, #0]
 80053d4:	2b10      	cmp	r3, #16
 80053d6:	d104      	bne.n	80053e2 <HAL_TIM_Encoder_Stop+0xe2>
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	2201      	movs	r2, #1
 80053dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80053e0:	e003      	b.n	80053ea <HAL_TIM_Encoder_Stop+0xea>
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	2201      	movs	r2, #1
 80053e6:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 80053ea:	683b      	ldr	r3, [r7, #0]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d104      	bne.n	80053fa <HAL_TIM_Encoder_Stop+0xfa>
 80053f0:	687b      	ldr	r3, [r7, #4]
 80053f2:	2201      	movs	r2, #1
 80053f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80053f8:	e024      	b.n	8005444 <HAL_TIM_Encoder_Stop+0x144>
 80053fa:	683b      	ldr	r3, [r7, #0]
 80053fc:	2b04      	cmp	r3, #4
 80053fe:	d104      	bne.n	800540a <HAL_TIM_Encoder_Stop+0x10a>
 8005400:	687b      	ldr	r3, [r7, #4]
 8005402:	2201      	movs	r2, #1
 8005404:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8005408:	e01c      	b.n	8005444 <HAL_TIM_Encoder_Stop+0x144>
 800540a:	683b      	ldr	r3, [r7, #0]
 800540c:	2b08      	cmp	r3, #8
 800540e:	d104      	bne.n	800541a <HAL_TIM_Encoder_Stop+0x11a>
 8005410:	687b      	ldr	r3, [r7, #4]
 8005412:	2201      	movs	r2, #1
 8005414:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8005418:	e014      	b.n	8005444 <HAL_TIM_Encoder_Stop+0x144>
 800541a:	687b      	ldr	r3, [r7, #4]
 800541c:	2201      	movs	r2, #1
 800541e:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47
 8005422:	e00f      	b.n	8005444 <HAL_TIM_Encoder_Stop+0x144>
  }
  else
  {
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005424:	687b      	ldr	r3, [r7, #4]
 8005426:	2201      	movs	r2, #1
 8005428:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2201      	movs	r2, #1
 8005438:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
    TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	2201      	movs	r2, #1
 8005440:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
  }

  /* Return function status */
  return HAL_OK;
 8005444:	2300      	movs	r3, #0
}
 8005446:	4618      	mov	r0, r3
 8005448:	3708      	adds	r7, #8
 800544a:	46bd      	mov	sp, r7
 800544c:	bd80      	pop	{r7, pc}

0800544e <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800544e:	b580      	push	{r7, lr}
 8005450:	b084      	sub	sp, #16
 8005452:	af00      	add	r7, sp, #0
 8005454:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	681b      	ldr	r3, [r3, #0]
 800545a:	68db      	ldr	r3, [r3, #12]
 800545c:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800545e:	687b      	ldr	r3, [r7, #4]
 8005460:	681b      	ldr	r3, [r3, #0]
 8005462:	691b      	ldr	r3, [r3, #16]
 8005464:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005466:	68bb      	ldr	r3, [r7, #8]
 8005468:	f003 0302 	and.w	r3, r3, #2
 800546c:	2b00      	cmp	r3, #0
 800546e:	d020      	beq.n	80054b2 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	f003 0302 	and.w	r3, r3, #2
 8005476:	2b00      	cmp	r3, #0
 8005478:	d01b      	beq.n	80054b2 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800547a:	687b      	ldr	r3, [r7, #4]
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	f06f 0202 	mvn.w	r2, #2
 8005482:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2201      	movs	r2, #1
 8005488:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800548a:	687b      	ldr	r3, [r7, #4]
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	699b      	ldr	r3, [r3, #24]
 8005490:	f003 0303 	and.w	r3, r3, #3
 8005494:	2b00      	cmp	r3, #0
 8005496:	d003      	beq.n	80054a0 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f000 fac7 	bl	8005a2c <HAL_TIM_IC_CaptureCallback>
 800549e:	e005      	b.n	80054ac <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80054a0:	6878      	ldr	r0, [r7, #4]
 80054a2:	f000 fab9 	bl	8005a18 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054a6:	6878      	ldr	r0, [r7, #4]
 80054a8:	f000 faca 	bl	8005a40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054ac:	687b      	ldr	r3, [r7, #4]
 80054ae:	2200      	movs	r2, #0
 80054b0:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80054b2:	68bb      	ldr	r3, [r7, #8]
 80054b4:	f003 0304 	and.w	r3, r3, #4
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d020      	beq.n	80054fe <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80054bc:	68fb      	ldr	r3, [r7, #12]
 80054be:	f003 0304 	and.w	r3, r3, #4
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d01b      	beq.n	80054fe <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80054c6:	687b      	ldr	r3, [r7, #4]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	f06f 0204 	mvn.w	r2, #4
 80054ce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	2202      	movs	r2, #2
 80054d4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80054d6:	687b      	ldr	r3, [r7, #4]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	699b      	ldr	r3, [r3, #24]
 80054dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80054e0:	2b00      	cmp	r3, #0
 80054e2:	d003      	beq.n	80054ec <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80054e4:	6878      	ldr	r0, [r7, #4]
 80054e6:	f000 faa1 	bl	8005a2c <HAL_TIM_IC_CaptureCallback>
 80054ea:	e005      	b.n	80054f8 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80054ec:	6878      	ldr	r0, [r7, #4]
 80054ee:	f000 fa93 	bl	8005a18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80054f2:	6878      	ldr	r0, [r7, #4]
 80054f4:	f000 faa4 	bl	8005a40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	2200      	movs	r2, #0
 80054fc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80054fe:	68bb      	ldr	r3, [r7, #8]
 8005500:	f003 0308 	and.w	r3, r3, #8
 8005504:	2b00      	cmp	r3, #0
 8005506:	d020      	beq.n	800554a <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005508:	68fb      	ldr	r3, [r7, #12]
 800550a:	f003 0308 	and.w	r3, r3, #8
 800550e:	2b00      	cmp	r3, #0
 8005510:	d01b      	beq.n	800554a <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005512:	687b      	ldr	r3, [r7, #4]
 8005514:	681b      	ldr	r3, [r3, #0]
 8005516:	f06f 0208 	mvn.w	r2, #8
 800551a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2204      	movs	r2, #4
 8005520:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005522:	687b      	ldr	r3, [r7, #4]
 8005524:	681b      	ldr	r3, [r3, #0]
 8005526:	69db      	ldr	r3, [r3, #28]
 8005528:	f003 0303 	and.w	r3, r3, #3
 800552c:	2b00      	cmp	r3, #0
 800552e:	d003      	beq.n	8005538 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005530:	6878      	ldr	r0, [r7, #4]
 8005532:	f000 fa7b 	bl	8005a2c <HAL_TIM_IC_CaptureCallback>
 8005536:	e005      	b.n	8005544 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005538:	6878      	ldr	r0, [r7, #4]
 800553a:	f000 fa6d 	bl	8005a18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800553e:	6878      	ldr	r0, [r7, #4]
 8005540:	f000 fa7e 	bl	8005a40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2200      	movs	r2, #0
 8005548:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	f003 0310 	and.w	r3, r3, #16
 8005550:	2b00      	cmp	r3, #0
 8005552:	d020      	beq.n	8005596 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005554:	68fb      	ldr	r3, [r7, #12]
 8005556:	f003 0310 	and.w	r3, r3, #16
 800555a:	2b00      	cmp	r3, #0
 800555c:	d01b      	beq.n	8005596 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	681b      	ldr	r3, [r3, #0]
 8005562:	f06f 0210 	mvn.w	r2, #16
 8005566:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	2208      	movs	r2, #8
 800556c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	69db      	ldr	r3, [r3, #28]
 8005574:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005578:	2b00      	cmp	r3, #0
 800557a:	d003      	beq.n	8005584 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800557c:	6878      	ldr	r0, [r7, #4]
 800557e:	f000 fa55 	bl	8005a2c <HAL_TIM_IC_CaptureCallback>
 8005582:	e005      	b.n	8005590 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005584:	6878      	ldr	r0, [r7, #4]
 8005586:	f000 fa47 	bl	8005a18 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800558a:	6878      	ldr	r0, [r7, #4]
 800558c:	f000 fa58 	bl	8005a40 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2200      	movs	r2, #0
 8005594:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	f003 0301 	and.w	r3, r3, #1
 800559c:	2b00      	cmp	r3, #0
 800559e:	d00c      	beq.n	80055ba <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 80055a0:	68fb      	ldr	r3, [r7, #12]
 80055a2:	f003 0301 	and.w	r3, r3, #1
 80055a6:	2b00      	cmp	r3, #0
 80055a8:	d007      	beq.n	80055ba <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f06f 0201 	mvn.w	r2, #1
 80055b2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80055b4:	6878      	ldr	r0, [r7, #4]
 80055b6:	f7fb fcdb 	bl	8000f70 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80055ba:	68bb      	ldr	r3, [r7, #8]
 80055bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055c0:	2b00      	cmp	r3, #0
 80055c2:	d104      	bne.n	80055ce <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 80055c4:	68bb      	ldr	r3, [r7, #8]
 80055c6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 80055ca:	2b00      	cmp	r3, #0
 80055cc:	d00c      	beq.n	80055e8 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80055ce:	68fb      	ldr	r3, [r7, #12]
 80055d0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d007      	beq.n	80055e8 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 80055e0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80055e2:	6878      	ldr	r0, [r7, #4]
 80055e4:	f000 fea2 	bl	800632c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 80055e8:	68bb      	ldr	r3, [r7, #8]
 80055ea:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055ee:	2b00      	cmp	r3, #0
 80055f0:	d00c      	beq.n	800560c <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80055f2:	68fb      	ldr	r3, [r7, #12]
 80055f4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d007      	beq.n	800560c <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8005604:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8005606:	6878      	ldr	r0, [r7, #4]
 8005608:	f000 fe9a 	bl	8006340 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800560c:	68bb      	ldr	r3, [r7, #8]
 800560e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005612:	2b00      	cmp	r3, #0
 8005614:	d00c      	beq.n	8005630 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005616:	68fb      	ldr	r3, [r7, #12]
 8005618:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800561c:	2b00      	cmp	r3, #0
 800561e:	d007      	beq.n	8005630 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005620:	687b      	ldr	r3, [r7, #4]
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005628:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800562a:	6878      	ldr	r0, [r7, #4]
 800562c:	f000 fa12 	bl	8005a54 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005630:	68bb      	ldr	r3, [r7, #8]
 8005632:	f003 0320 	and.w	r3, r3, #32
 8005636:	2b00      	cmp	r3, #0
 8005638:	d00c      	beq.n	8005654 <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	f003 0320 	and.w	r3, r3, #32
 8005640:	2b00      	cmp	r3, #0
 8005642:	d007      	beq.n	8005654 <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	681b      	ldr	r3, [r3, #0]
 8005648:	f06f 0220 	mvn.w	r2, #32
 800564c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800564e:	6878      	ldr	r0, [r7, #4]
 8005650:	f000 fe62 	bl	8006318 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005654:	bf00      	nop
 8005656:	3710      	adds	r7, #16
 8005658:	46bd      	mov	sp, r7
 800565a:	bd80      	pop	{r7, pc}

0800565c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800565c:	b580      	push	{r7, lr}
 800565e:	b086      	sub	sp, #24
 8005660:	af00      	add	r7, sp, #0
 8005662:	60f8      	str	r0, [r7, #12]
 8005664:	60b9      	str	r1, [r7, #8]
 8005666:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005668:	2300      	movs	r3, #0
 800566a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800566c:	68fb      	ldr	r3, [r7, #12]
 800566e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005672:	2b01      	cmp	r3, #1
 8005674:	d101      	bne.n	800567a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005676:	2302      	movs	r3, #2
 8005678:	e0ff      	b.n	800587a <HAL_TIM_PWM_ConfigChannel+0x21e>
 800567a:	68fb      	ldr	r3, [r7, #12]
 800567c:	2201      	movs	r2, #1
 800567e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005682:	687b      	ldr	r3, [r7, #4]
 8005684:	2b14      	cmp	r3, #20
 8005686:	f200 80f0 	bhi.w	800586a <HAL_TIM_PWM_ConfigChannel+0x20e>
 800568a:	a201      	add	r2, pc, #4	@ (adr r2, 8005690 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800568c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005690:	080056e5 	.word	0x080056e5
 8005694:	0800586b 	.word	0x0800586b
 8005698:	0800586b 	.word	0x0800586b
 800569c:	0800586b 	.word	0x0800586b
 80056a0:	08005725 	.word	0x08005725
 80056a4:	0800586b 	.word	0x0800586b
 80056a8:	0800586b 	.word	0x0800586b
 80056ac:	0800586b 	.word	0x0800586b
 80056b0:	08005767 	.word	0x08005767
 80056b4:	0800586b 	.word	0x0800586b
 80056b8:	0800586b 	.word	0x0800586b
 80056bc:	0800586b 	.word	0x0800586b
 80056c0:	080057a7 	.word	0x080057a7
 80056c4:	0800586b 	.word	0x0800586b
 80056c8:	0800586b 	.word	0x0800586b
 80056cc:	0800586b 	.word	0x0800586b
 80056d0:	080057e9 	.word	0x080057e9
 80056d4:	0800586b 	.word	0x0800586b
 80056d8:	0800586b 	.word	0x0800586b
 80056dc:	0800586b 	.word	0x0800586b
 80056e0:	08005829 	.word	0x08005829
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	681b      	ldr	r3, [r3, #0]
 80056e8:	68b9      	ldr	r1, [r7, #8]
 80056ea:	4618      	mov	r0, r3
 80056ec:	f000 fa68 	bl	8005bc0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80056f0:	68fb      	ldr	r3, [r7, #12]
 80056f2:	681b      	ldr	r3, [r3, #0]
 80056f4:	699a      	ldr	r2, [r3, #24]
 80056f6:	68fb      	ldr	r3, [r7, #12]
 80056f8:	681b      	ldr	r3, [r3, #0]
 80056fa:	f042 0208 	orr.w	r2, r2, #8
 80056fe:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005700:	68fb      	ldr	r3, [r7, #12]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	699a      	ldr	r2, [r3, #24]
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	f022 0204 	bic.w	r2, r2, #4
 800570e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005710:	68fb      	ldr	r3, [r7, #12]
 8005712:	681b      	ldr	r3, [r3, #0]
 8005714:	6999      	ldr	r1, [r3, #24]
 8005716:	68bb      	ldr	r3, [r7, #8]
 8005718:	691a      	ldr	r2, [r3, #16]
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	430a      	orrs	r2, r1
 8005720:	619a      	str	r2, [r3, #24]
      break;
 8005722:	e0a5      	b.n	8005870 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	68b9      	ldr	r1, [r7, #8]
 800572a:	4618      	mov	r0, r3
 800572c:	f000 faba 	bl	8005ca4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	699a      	ldr	r2, [r3, #24]
 8005736:	68fb      	ldr	r3, [r7, #12]
 8005738:	681b      	ldr	r3, [r3, #0]
 800573a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800573e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	699a      	ldr	r2, [r3, #24]
 8005746:	68fb      	ldr	r3, [r7, #12]
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800574e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	6999      	ldr	r1, [r3, #24]
 8005756:	68bb      	ldr	r3, [r7, #8]
 8005758:	691b      	ldr	r3, [r3, #16]
 800575a:	021a      	lsls	r2, r3, #8
 800575c:	68fb      	ldr	r3, [r7, #12]
 800575e:	681b      	ldr	r3, [r3, #0]
 8005760:	430a      	orrs	r2, r1
 8005762:	619a      	str	r2, [r3, #24]
      break;
 8005764:	e084      	b.n	8005870 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005766:	68fb      	ldr	r3, [r7, #12]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	68b9      	ldr	r1, [r7, #8]
 800576c:	4618      	mov	r0, r3
 800576e:	f000 fb11 	bl	8005d94 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005772:	68fb      	ldr	r3, [r7, #12]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	69da      	ldr	r2, [r3, #28]
 8005778:	68fb      	ldr	r3, [r7, #12]
 800577a:	681b      	ldr	r3, [r3, #0]
 800577c:	f042 0208 	orr.w	r2, r2, #8
 8005780:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005782:	68fb      	ldr	r3, [r7, #12]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	69da      	ldr	r2, [r3, #28]
 8005788:	68fb      	ldr	r3, [r7, #12]
 800578a:	681b      	ldr	r3, [r3, #0]
 800578c:	f022 0204 	bic.w	r2, r2, #4
 8005790:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	681b      	ldr	r3, [r3, #0]
 8005796:	69d9      	ldr	r1, [r3, #28]
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	691a      	ldr	r2, [r3, #16]
 800579c:	68fb      	ldr	r3, [r7, #12]
 800579e:	681b      	ldr	r3, [r3, #0]
 80057a0:	430a      	orrs	r2, r1
 80057a2:	61da      	str	r2, [r3, #28]
      break;
 80057a4:	e064      	b.n	8005870 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	68b9      	ldr	r1, [r7, #8]
 80057ac:	4618      	mov	r0, r3
 80057ae:	f000 fb67 	bl	8005e80 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80057b2:	68fb      	ldr	r3, [r7, #12]
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	69da      	ldr	r2, [r3, #28]
 80057b8:	68fb      	ldr	r3, [r7, #12]
 80057ba:	681b      	ldr	r3, [r3, #0]
 80057bc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80057c0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80057c2:	68fb      	ldr	r3, [r7, #12]
 80057c4:	681b      	ldr	r3, [r3, #0]
 80057c6:	69da      	ldr	r2, [r3, #28]
 80057c8:	68fb      	ldr	r3, [r7, #12]
 80057ca:	681b      	ldr	r3, [r3, #0]
 80057cc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80057d0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80057d2:	68fb      	ldr	r3, [r7, #12]
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	69d9      	ldr	r1, [r3, #28]
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	691b      	ldr	r3, [r3, #16]
 80057dc:	021a      	lsls	r2, r3, #8
 80057de:	68fb      	ldr	r3, [r7, #12]
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	430a      	orrs	r2, r1
 80057e4:	61da      	str	r2, [r3, #28]
      break;
 80057e6:	e043      	b.n	8005870 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 80057e8:	68fb      	ldr	r3, [r7, #12]
 80057ea:	681b      	ldr	r3, [r3, #0]
 80057ec:	68b9      	ldr	r1, [r7, #8]
 80057ee:	4618      	mov	r0, r3
 80057f0:	f000 fb9e 	bl	8005f30 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 80057f4:	68fb      	ldr	r3, [r7, #12]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 80057fa:	68fb      	ldr	r3, [r7, #12]
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	f042 0208 	orr.w	r2, r2, #8
 8005802:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800580a:	68fb      	ldr	r3, [r7, #12]
 800580c:	681b      	ldr	r3, [r3, #0]
 800580e:	f022 0204 	bic.w	r2, r2, #4
 8005812:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8005814:	68fb      	ldr	r3, [r7, #12]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800581a:	68bb      	ldr	r3, [r7, #8]
 800581c:	691a      	ldr	r2, [r3, #16]
 800581e:	68fb      	ldr	r3, [r7, #12]
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	430a      	orrs	r2, r1
 8005824:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005826:	e023      	b.n	8005870 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8005828:	68fb      	ldr	r3, [r7, #12]
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	68b9      	ldr	r1, [r7, #8]
 800582e:	4618      	mov	r0, r3
 8005830:	f000 fbd0 	bl	8005fd4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8005834:	68fb      	ldr	r3, [r7, #12]
 8005836:	681b      	ldr	r3, [r3, #0]
 8005838:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800583a:	68fb      	ldr	r3, [r7, #12]
 800583c:	681b      	ldr	r3, [r3, #0]
 800583e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005842:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8005844:	68fb      	ldr	r3, [r7, #12]
 8005846:	681b      	ldr	r3, [r3, #0]
 8005848:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 800584a:	68fb      	ldr	r3, [r7, #12]
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005852:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8005854:	68fb      	ldr	r3, [r7, #12]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 800585a:	68bb      	ldr	r3, [r7, #8]
 800585c:	691b      	ldr	r3, [r3, #16]
 800585e:	021a      	lsls	r2, r3, #8
 8005860:	68fb      	ldr	r3, [r7, #12]
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	430a      	orrs	r2, r1
 8005866:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8005868:	e002      	b.n	8005870 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800586a:	2301      	movs	r3, #1
 800586c:	75fb      	strb	r3, [r7, #23]
      break;
 800586e:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005870:	68fb      	ldr	r3, [r7, #12]
 8005872:	2200      	movs	r2, #0
 8005874:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005878:	7dfb      	ldrb	r3, [r7, #23]
}
 800587a:	4618      	mov	r0, r3
 800587c:	3718      	adds	r7, #24
 800587e:	46bd      	mov	sp, r7
 8005880:	bd80      	pop	{r7, pc}
 8005882:	bf00      	nop

08005884 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005884:	b580      	push	{r7, lr}
 8005886:	b084      	sub	sp, #16
 8005888:	af00      	add	r7, sp, #0
 800588a:	6078      	str	r0, [r7, #4]
 800588c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800588e:	2300      	movs	r3, #0
 8005890:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8005892:	687b      	ldr	r3, [r7, #4]
 8005894:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005898:	2b01      	cmp	r3, #1
 800589a:	d101      	bne.n	80058a0 <HAL_TIM_ConfigClockSource+0x1c>
 800589c:	2302      	movs	r3, #2
 800589e:	e0b4      	b.n	8005a0a <HAL_TIM_ConfigClockSource+0x186>
 80058a0:	687b      	ldr	r3, [r7, #4]
 80058a2:	2201      	movs	r2, #1
 80058a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	2202      	movs	r2, #2
 80058ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 80058b0:	687b      	ldr	r3, [r7, #4]
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	689b      	ldr	r3, [r3, #8]
 80058b6:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 80058b8:	68ba      	ldr	r2, [r7, #8]
 80058ba:	4b56      	ldr	r3, [pc, #344]	@ (8005a14 <HAL_TIM_ConfigClockSource+0x190>)
 80058bc:	4013      	ands	r3, r2
 80058be:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80058c0:	68bb      	ldr	r3, [r7, #8]
 80058c2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80058c6:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	68ba      	ldr	r2, [r7, #8]
 80058ce:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 80058d0:	683b      	ldr	r3, [r7, #0]
 80058d2:	681b      	ldr	r3, [r3, #0]
 80058d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058d8:	d03e      	beq.n	8005958 <HAL_TIM_ConfigClockSource+0xd4>
 80058da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80058de:	f200 8087 	bhi.w	80059f0 <HAL_TIM_ConfigClockSource+0x16c>
 80058e2:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058e6:	f000 8086 	beq.w	80059f6 <HAL_TIM_ConfigClockSource+0x172>
 80058ea:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80058ee:	d87f      	bhi.n	80059f0 <HAL_TIM_ConfigClockSource+0x16c>
 80058f0:	2b70      	cmp	r3, #112	@ 0x70
 80058f2:	d01a      	beq.n	800592a <HAL_TIM_ConfigClockSource+0xa6>
 80058f4:	2b70      	cmp	r3, #112	@ 0x70
 80058f6:	d87b      	bhi.n	80059f0 <HAL_TIM_ConfigClockSource+0x16c>
 80058f8:	2b60      	cmp	r3, #96	@ 0x60
 80058fa:	d050      	beq.n	800599e <HAL_TIM_ConfigClockSource+0x11a>
 80058fc:	2b60      	cmp	r3, #96	@ 0x60
 80058fe:	d877      	bhi.n	80059f0 <HAL_TIM_ConfigClockSource+0x16c>
 8005900:	2b50      	cmp	r3, #80	@ 0x50
 8005902:	d03c      	beq.n	800597e <HAL_TIM_ConfigClockSource+0xfa>
 8005904:	2b50      	cmp	r3, #80	@ 0x50
 8005906:	d873      	bhi.n	80059f0 <HAL_TIM_ConfigClockSource+0x16c>
 8005908:	2b40      	cmp	r3, #64	@ 0x40
 800590a:	d058      	beq.n	80059be <HAL_TIM_ConfigClockSource+0x13a>
 800590c:	2b40      	cmp	r3, #64	@ 0x40
 800590e:	d86f      	bhi.n	80059f0 <HAL_TIM_ConfigClockSource+0x16c>
 8005910:	2b30      	cmp	r3, #48	@ 0x30
 8005912:	d064      	beq.n	80059de <HAL_TIM_ConfigClockSource+0x15a>
 8005914:	2b30      	cmp	r3, #48	@ 0x30
 8005916:	d86b      	bhi.n	80059f0 <HAL_TIM_ConfigClockSource+0x16c>
 8005918:	2b20      	cmp	r3, #32
 800591a:	d060      	beq.n	80059de <HAL_TIM_ConfigClockSource+0x15a>
 800591c:	2b20      	cmp	r3, #32
 800591e:	d867      	bhi.n	80059f0 <HAL_TIM_ConfigClockSource+0x16c>
 8005920:	2b00      	cmp	r3, #0
 8005922:	d05c      	beq.n	80059de <HAL_TIM_ConfigClockSource+0x15a>
 8005924:	2b10      	cmp	r3, #16
 8005926:	d05a      	beq.n	80059de <HAL_TIM_ConfigClockSource+0x15a>
 8005928:	e062      	b.n	80059f0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800592a:	687b      	ldr	r3, [r7, #4]
 800592c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800592e:	683b      	ldr	r3, [r7, #0]
 8005930:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005932:	683b      	ldr	r3, [r7, #0]
 8005934:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005936:	683b      	ldr	r3, [r7, #0]
 8005938:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800593a:	f000 fc19 	bl	8006170 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	689b      	ldr	r3, [r3, #8]
 8005944:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8005946:	68bb      	ldr	r3, [r7, #8]
 8005948:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800594c:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	68ba      	ldr	r2, [r7, #8]
 8005954:	609a      	str	r2, [r3, #8]
      break;
 8005956:	e04f      	b.n	80059f8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800595c:	683b      	ldr	r3, [r7, #0]
 800595e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8005960:	683b      	ldr	r3, [r7, #0]
 8005962:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8005964:	683b      	ldr	r3, [r7, #0]
 8005966:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8005968:	f000 fc02 	bl	8006170 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	689a      	ldr	r2, [r3, #8]
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800597a:	609a      	str	r2, [r3, #8]
      break;
 800597c:	e03c      	b.n	80059f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800597e:	687b      	ldr	r3, [r7, #4]
 8005980:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8005982:	683b      	ldr	r3, [r7, #0]
 8005984:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005986:	683b      	ldr	r3, [r7, #0]
 8005988:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800598a:	461a      	mov	r2, r3
 800598c:	f000 fb76 	bl	800607c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8005990:	687b      	ldr	r3, [r7, #4]
 8005992:	681b      	ldr	r3, [r3, #0]
 8005994:	2150      	movs	r1, #80	@ 0x50
 8005996:	4618      	mov	r0, r3
 8005998:	f000 fbcf 	bl	800613a <TIM_ITRx_SetConfig>
      break;
 800599c:	e02c      	b.n	80059f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800599e:	687b      	ldr	r3, [r7, #4]
 80059a0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059a2:	683b      	ldr	r3, [r7, #0]
 80059a4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80059aa:	461a      	mov	r2, r3
 80059ac:	f000 fb95 	bl	80060da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80059b0:	687b      	ldr	r3, [r7, #4]
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	2160      	movs	r1, #96	@ 0x60
 80059b6:	4618      	mov	r0, r3
 80059b8:	f000 fbbf 	bl	800613a <TIM_ITRx_SetConfig>
      break;
 80059bc:	e01c      	b.n	80059f8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80059c2:	683b      	ldr	r3, [r7, #0]
 80059c4:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80059c6:	683b      	ldr	r3, [r7, #0]
 80059c8:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80059ca:	461a      	mov	r2, r3
 80059cc:	f000 fb56 	bl	800607c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 80059d0:	687b      	ldr	r3, [r7, #4]
 80059d2:	681b      	ldr	r3, [r3, #0]
 80059d4:	2140      	movs	r1, #64	@ 0x40
 80059d6:	4618      	mov	r0, r3
 80059d8:	f000 fbaf 	bl	800613a <TIM_ITRx_SetConfig>
      break;
 80059dc:	e00c      	b.n	80059f8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	681a      	ldr	r2, [r3, #0]
 80059e2:	683b      	ldr	r3, [r7, #0]
 80059e4:	681b      	ldr	r3, [r3, #0]
 80059e6:	4619      	mov	r1, r3
 80059e8:	4610      	mov	r0, r2
 80059ea:	f000 fba6 	bl	800613a <TIM_ITRx_SetConfig>
      break;
 80059ee:	e003      	b.n	80059f8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 80059f0:	2301      	movs	r3, #1
 80059f2:	73fb      	strb	r3, [r7, #15]
      break;
 80059f4:	e000      	b.n	80059f8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 80059f6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 80059f8:	687b      	ldr	r3, [r7, #4]
 80059fa:	2201      	movs	r2, #1
 80059fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	2200      	movs	r2, #0
 8005a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005a08:	7bfb      	ldrb	r3, [r7, #15]
}
 8005a0a:	4618      	mov	r0, r3
 8005a0c:	3710      	adds	r7, #16
 8005a0e:	46bd      	mov	sp, r7
 8005a10:	bd80      	pop	{r7, pc}
 8005a12:	bf00      	nop
 8005a14:	fffeff88 	.word	0xfffeff88

08005a18 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	b083      	sub	sp, #12
 8005a1c:	af00      	add	r7, sp, #0
 8005a1e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005a20:	bf00      	nop
 8005a22:	370c      	adds	r7, #12
 8005a24:	46bd      	mov	sp, r7
 8005a26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a2a:	4770      	bx	lr

08005a2c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005a2c:	b480      	push	{r7}
 8005a2e:	b083      	sub	sp, #12
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005a34:	bf00      	nop
 8005a36:	370c      	adds	r7, #12
 8005a38:	46bd      	mov	sp, r7
 8005a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a3e:	4770      	bx	lr

08005a40 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005a40:	b480      	push	{r7}
 8005a42:	b083      	sub	sp, #12
 8005a44:	af00      	add	r7, sp, #0
 8005a46:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005a48:	bf00      	nop
 8005a4a:	370c      	adds	r7, #12
 8005a4c:	46bd      	mov	sp, r7
 8005a4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a52:	4770      	bx	lr

08005a54 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005a54:	b480      	push	{r7}
 8005a56:	b083      	sub	sp, #12
 8005a58:	af00      	add	r7, sp, #0
 8005a5a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005a5c:	bf00      	nop
 8005a5e:	370c      	adds	r7, #12
 8005a60:	46bd      	mov	sp, r7
 8005a62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a66:	4770      	bx	lr

08005a68 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005a68:	b480      	push	{r7}
 8005a6a:	b085      	sub	sp, #20
 8005a6c:	af00      	add	r7, sp, #0
 8005a6e:	6078      	str	r0, [r7, #4]
 8005a70:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005a72:	687b      	ldr	r3, [r7, #4]
 8005a74:	681b      	ldr	r3, [r3, #0]
 8005a76:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	4a46      	ldr	r2, [pc, #280]	@ (8005b94 <TIM_Base_SetConfig+0x12c>)
 8005a7c:	4293      	cmp	r3, r2
 8005a7e:	d013      	beq.n	8005aa8 <TIM_Base_SetConfig+0x40>
 8005a80:	687b      	ldr	r3, [r7, #4]
 8005a82:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a86:	d00f      	beq.n	8005aa8 <TIM_Base_SetConfig+0x40>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	4a43      	ldr	r2, [pc, #268]	@ (8005b98 <TIM_Base_SetConfig+0x130>)
 8005a8c:	4293      	cmp	r3, r2
 8005a8e:	d00b      	beq.n	8005aa8 <TIM_Base_SetConfig+0x40>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	4a42      	ldr	r2, [pc, #264]	@ (8005b9c <TIM_Base_SetConfig+0x134>)
 8005a94:	4293      	cmp	r3, r2
 8005a96:	d007      	beq.n	8005aa8 <TIM_Base_SetConfig+0x40>
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	4a41      	ldr	r2, [pc, #260]	@ (8005ba0 <TIM_Base_SetConfig+0x138>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d003      	beq.n	8005aa8 <TIM_Base_SetConfig+0x40>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	4a40      	ldr	r2, [pc, #256]	@ (8005ba4 <TIM_Base_SetConfig+0x13c>)
 8005aa4:	4293      	cmp	r3, r2
 8005aa6:	d108      	bne.n	8005aba <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005aa8:	68fb      	ldr	r3, [r7, #12]
 8005aaa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005aae:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ab0:	683b      	ldr	r3, [r7, #0]
 8005ab2:	685b      	ldr	r3, [r3, #4]
 8005ab4:	68fa      	ldr	r2, [r7, #12]
 8005ab6:	4313      	orrs	r3, r2
 8005ab8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005aba:	687b      	ldr	r3, [r7, #4]
 8005abc:	4a35      	ldr	r2, [pc, #212]	@ (8005b94 <TIM_Base_SetConfig+0x12c>)
 8005abe:	4293      	cmp	r3, r2
 8005ac0:	d02b      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ac8:	d027      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005aca:	687b      	ldr	r3, [r7, #4]
 8005acc:	4a32      	ldr	r2, [pc, #200]	@ (8005b98 <TIM_Base_SetConfig+0x130>)
 8005ace:	4293      	cmp	r3, r2
 8005ad0:	d023      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	4a31      	ldr	r2, [pc, #196]	@ (8005b9c <TIM_Base_SetConfig+0x134>)
 8005ad6:	4293      	cmp	r3, r2
 8005ad8:	d01f      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	4a30      	ldr	r2, [pc, #192]	@ (8005ba0 <TIM_Base_SetConfig+0x138>)
 8005ade:	4293      	cmp	r3, r2
 8005ae0:	d01b      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	4a2f      	ldr	r2, [pc, #188]	@ (8005ba4 <TIM_Base_SetConfig+0x13c>)
 8005ae6:	4293      	cmp	r3, r2
 8005ae8:	d017      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	4a2e      	ldr	r2, [pc, #184]	@ (8005ba8 <TIM_Base_SetConfig+0x140>)
 8005aee:	4293      	cmp	r3, r2
 8005af0:	d013      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005af2:	687b      	ldr	r3, [r7, #4]
 8005af4:	4a2d      	ldr	r2, [pc, #180]	@ (8005bac <TIM_Base_SetConfig+0x144>)
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d00f      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	4a2c      	ldr	r2, [pc, #176]	@ (8005bb0 <TIM_Base_SetConfig+0x148>)
 8005afe:	4293      	cmp	r3, r2
 8005b00:	d00b      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	4a2b      	ldr	r2, [pc, #172]	@ (8005bb4 <TIM_Base_SetConfig+0x14c>)
 8005b06:	4293      	cmp	r3, r2
 8005b08:	d007      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	4a2a      	ldr	r2, [pc, #168]	@ (8005bb8 <TIM_Base_SetConfig+0x150>)
 8005b0e:	4293      	cmp	r3, r2
 8005b10:	d003      	beq.n	8005b1a <TIM_Base_SetConfig+0xb2>
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	4a29      	ldr	r2, [pc, #164]	@ (8005bbc <TIM_Base_SetConfig+0x154>)
 8005b16:	4293      	cmp	r3, r2
 8005b18:	d108      	bne.n	8005b2c <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005b1a:	68fb      	ldr	r3, [r7, #12]
 8005b1c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005b20:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005b22:	683b      	ldr	r3, [r7, #0]
 8005b24:	68db      	ldr	r3, [r3, #12]
 8005b26:	68fa      	ldr	r2, [r7, #12]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005b2c:	68fb      	ldr	r3, [r7, #12]
 8005b2e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005b32:	683b      	ldr	r3, [r7, #0]
 8005b34:	695b      	ldr	r3, [r3, #20]
 8005b36:	4313      	orrs	r3, r2
 8005b38:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	68fa      	ldr	r2, [r7, #12]
 8005b3e:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005b40:	683b      	ldr	r3, [r7, #0]
 8005b42:	689a      	ldr	r2, [r3, #8]
 8005b44:	687b      	ldr	r3, [r7, #4]
 8005b46:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005b48:	683b      	ldr	r3, [r7, #0]
 8005b4a:	681a      	ldr	r2, [r3, #0]
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	4a10      	ldr	r2, [pc, #64]	@ (8005b94 <TIM_Base_SetConfig+0x12c>)
 8005b54:	4293      	cmp	r3, r2
 8005b56:	d003      	beq.n	8005b60 <TIM_Base_SetConfig+0xf8>
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	4a12      	ldr	r2, [pc, #72]	@ (8005ba4 <TIM_Base_SetConfig+0x13c>)
 8005b5c:	4293      	cmp	r3, r2
 8005b5e:	d103      	bne.n	8005b68 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005b60:	683b      	ldr	r3, [r7, #0]
 8005b62:	691a      	ldr	r2, [r3, #16]
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	2201      	movs	r2, #1
 8005b6c:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8005b6e:	687b      	ldr	r3, [r7, #4]
 8005b70:	691b      	ldr	r3, [r3, #16]
 8005b72:	f003 0301 	and.w	r3, r3, #1
 8005b76:	2b01      	cmp	r3, #1
 8005b78:	d105      	bne.n	8005b86 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	691b      	ldr	r3, [r3, #16]
 8005b7e:	f023 0201 	bic.w	r2, r3, #1
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	611a      	str	r2, [r3, #16]
  }
}
 8005b86:	bf00      	nop
 8005b88:	3714      	adds	r7, #20
 8005b8a:	46bd      	mov	sp, r7
 8005b8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b90:	4770      	bx	lr
 8005b92:	bf00      	nop
 8005b94:	40010000 	.word	0x40010000
 8005b98:	40000400 	.word	0x40000400
 8005b9c:	40000800 	.word	0x40000800
 8005ba0:	40000c00 	.word	0x40000c00
 8005ba4:	40010400 	.word	0x40010400
 8005ba8:	40014000 	.word	0x40014000
 8005bac:	40014400 	.word	0x40014400
 8005bb0:	40014800 	.word	0x40014800
 8005bb4:	40001800 	.word	0x40001800
 8005bb8:	40001c00 	.word	0x40001c00
 8005bbc:	40002000 	.word	0x40002000

08005bc0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005bc0:	b480      	push	{r7}
 8005bc2:	b087      	sub	sp, #28
 8005bc4:	af00      	add	r7, sp, #0
 8005bc6:	6078      	str	r0, [r7, #4]
 8005bc8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	6a1b      	ldr	r3, [r3, #32]
 8005bce:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	6a1b      	ldr	r3, [r3, #32]
 8005bd4:	f023 0201 	bic.w	r2, r3, #1
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	685b      	ldr	r3, [r3, #4]
 8005be0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	699b      	ldr	r3, [r3, #24]
 8005be6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005be8:	68fa      	ldr	r2, [r7, #12]
 8005bea:	4b2b      	ldr	r3, [pc, #172]	@ (8005c98 <TIM_OC1_SetConfig+0xd8>)
 8005bec:	4013      	ands	r3, r2
 8005bee:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005bf0:	68fb      	ldr	r3, [r7, #12]
 8005bf2:	f023 0303 	bic.w	r3, r3, #3
 8005bf6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005bf8:	683b      	ldr	r3, [r7, #0]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	68fa      	ldr	r2, [r7, #12]
 8005bfe:	4313      	orrs	r3, r2
 8005c00:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005c02:	697b      	ldr	r3, [r7, #20]
 8005c04:	f023 0302 	bic.w	r3, r3, #2
 8005c08:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8005c0a:	683b      	ldr	r3, [r7, #0]
 8005c0c:	689b      	ldr	r3, [r3, #8]
 8005c0e:	697a      	ldr	r2, [r7, #20]
 8005c10:	4313      	orrs	r3, r2
 8005c12:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	4a21      	ldr	r2, [pc, #132]	@ (8005c9c <TIM_OC1_SetConfig+0xdc>)
 8005c18:	4293      	cmp	r3, r2
 8005c1a:	d003      	beq.n	8005c24 <TIM_OC1_SetConfig+0x64>
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	4a20      	ldr	r2, [pc, #128]	@ (8005ca0 <TIM_OC1_SetConfig+0xe0>)
 8005c20:	4293      	cmp	r3, r2
 8005c22:	d10c      	bne.n	8005c3e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	f023 0308 	bic.w	r3, r3, #8
 8005c2a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005c2c:	683b      	ldr	r3, [r7, #0]
 8005c2e:	68db      	ldr	r3, [r3, #12]
 8005c30:	697a      	ldr	r2, [r7, #20]
 8005c32:	4313      	orrs	r3, r2
 8005c34:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8005c36:	697b      	ldr	r3, [r7, #20]
 8005c38:	f023 0304 	bic.w	r3, r3, #4
 8005c3c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	4a16      	ldr	r2, [pc, #88]	@ (8005c9c <TIM_OC1_SetConfig+0xdc>)
 8005c42:	4293      	cmp	r3, r2
 8005c44:	d003      	beq.n	8005c4e <TIM_OC1_SetConfig+0x8e>
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	4a15      	ldr	r2, [pc, #84]	@ (8005ca0 <TIM_OC1_SetConfig+0xe0>)
 8005c4a:	4293      	cmp	r3, r2
 8005c4c:	d111      	bne.n	8005c72 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8005c4e:	693b      	ldr	r3, [r7, #16]
 8005c50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005c54:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005c56:	693b      	ldr	r3, [r7, #16]
 8005c58:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005c5c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8005c5e:	683b      	ldr	r3, [r7, #0]
 8005c60:	695b      	ldr	r3, [r3, #20]
 8005c62:	693a      	ldr	r2, [r7, #16]
 8005c64:	4313      	orrs	r3, r2
 8005c66:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8005c68:	683b      	ldr	r3, [r7, #0]
 8005c6a:	699b      	ldr	r3, [r3, #24]
 8005c6c:	693a      	ldr	r2, [r7, #16]
 8005c6e:	4313      	orrs	r3, r2
 8005c70:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	693a      	ldr	r2, [r7, #16]
 8005c76:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005c78:	687b      	ldr	r3, [r7, #4]
 8005c7a:	68fa      	ldr	r2, [r7, #12]
 8005c7c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8005c7e:	683b      	ldr	r3, [r7, #0]
 8005c80:	685a      	ldr	r2, [r3, #4]
 8005c82:	687b      	ldr	r3, [r7, #4]
 8005c84:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	697a      	ldr	r2, [r7, #20]
 8005c8a:	621a      	str	r2, [r3, #32]
}
 8005c8c:	bf00      	nop
 8005c8e:	371c      	adds	r7, #28
 8005c90:	46bd      	mov	sp, r7
 8005c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c96:	4770      	bx	lr
 8005c98:	fffeff8f 	.word	0xfffeff8f
 8005c9c:	40010000 	.word	0x40010000
 8005ca0:	40010400 	.word	0x40010400

08005ca4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005ca4:	b480      	push	{r7}
 8005ca6:	b087      	sub	sp, #28
 8005ca8:	af00      	add	r7, sp, #0
 8005caa:	6078      	str	r0, [r7, #4]
 8005cac:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005cae:	687b      	ldr	r3, [r7, #4]
 8005cb0:	6a1b      	ldr	r3, [r3, #32]
 8005cb2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	6a1b      	ldr	r3, [r3, #32]
 8005cb8:	f023 0210 	bic.w	r2, r3, #16
 8005cbc:	687b      	ldr	r3, [r7, #4]
 8005cbe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005cc0:	687b      	ldr	r3, [r7, #4]
 8005cc2:	685b      	ldr	r3, [r3, #4]
 8005cc4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	699b      	ldr	r3, [r3, #24]
 8005cca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005ccc:	68fa      	ldr	r2, [r7, #12]
 8005cce:	4b2e      	ldr	r3, [pc, #184]	@ (8005d88 <TIM_OC2_SetConfig+0xe4>)
 8005cd0:	4013      	ands	r3, r2
 8005cd2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8005cd4:	68fb      	ldr	r3, [r7, #12]
 8005cd6:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005cda:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005cdc:	683b      	ldr	r3, [r7, #0]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	021b      	lsls	r3, r3, #8
 8005ce2:	68fa      	ldr	r2, [r7, #12]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005ce8:	697b      	ldr	r3, [r7, #20]
 8005cea:	f023 0320 	bic.w	r3, r3, #32
 8005cee:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005cf0:	683b      	ldr	r3, [r7, #0]
 8005cf2:	689b      	ldr	r3, [r3, #8]
 8005cf4:	011b      	lsls	r3, r3, #4
 8005cf6:	697a      	ldr	r2, [r7, #20]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005cfc:	687b      	ldr	r3, [r7, #4]
 8005cfe:	4a23      	ldr	r2, [pc, #140]	@ (8005d8c <TIM_OC2_SetConfig+0xe8>)
 8005d00:	4293      	cmp	r3, r2
 8005d02:	d003      	beq.n	8005d0c <TIM_OC2_SetConfig+0x68>
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	4a22      	ldr	r2, [pc, #136]	@ (8005d90 <TIM_OC2_SetConfig+0xec>)
 8005d08:	4293      	cmp	r3, r2
 8005d0a:	d10d      	bne.n	8005d28 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8005d0c:	697b      	ldr	r3, [r7, #20]
 8005d0e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005d12:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005d14:	683b      	ldr	r3, [r7, #0]
 8005d16:	68db      	ldr	r3, [r3, #12]
 8005d18:	011b      	lsls	r3, r3, #4
 8005d1a:	697a      	ldr	r2, [r7, #20]
 8005d1c:	4313      	orrs	r3, r2
 8005d1e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005d20:	697b      	ldr	r3, [r7, #20]
 8005d22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005d26:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	4a18      	ldr	r2, [pc, #96]	@ (8005d8c <TIM_OC2_SetConfig+0xe8>)
 8005d2c:	4293      	cmp	r3, r2
 8005d2e:	d003      	beq.n	8005d38 <TIM_OC2_SetConfig+0x94>
 8005d30:	687b      	ldr	r3, [r7, #4]
 8005d32:	4a17      	ldr	r2, [pc, #92]	@ (8005d90 <TIM_OC2_SetConfig+0xec>)
 8005d34:	4293      	cmp	r3, r2
 8005d36:	d113      	bne.n	8005d60 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005d38:	693b      	ldr	r3, [r7, #16]
 8005d3a:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005d3e:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005d40:	693b      	ldr	r3, [r7, #16]
 8005d42:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005d46:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005d48:	683b      	ldr	r3, [r7, #0]
 8005d4a:	695b      	ldr	r3, [r3, #20]
 8005d4c:	009b      	lsls	r3, r3, #2
 8005d4e:	693a      	ldr	r2, [r7, #16]
 8005d50:	4313      	orrs	r3, r2
 8005d52:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8005d54:	683b      	ldr	r3, [r7, #0]
 8005d56:	699b      	ldr	r3, [r3, #24]
 8005d58:	009b      	lsls	r3, r3, #2
 8005d5a:	693a      	ldr	r2, [r7, #16]
 8005d5c:	4313      	orrs	r3, r2
 8005d5e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005d60:	687b      	ldr	r3, [r7, #4]
 8005d62:	693a      	ldr	r2, [r7, #16]
 8005d64:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	68fa      	ldr	r2, [r7, #12]
 8005d6a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005d6c:	683b      	ldr	r3, [r7, #0]
 8005d6e:	685a      	ldr	r2, [r3, #4]
 8005d70:	687b      	ldr	r3, [r7, #4]
 8005d72:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005d74:	687b      	ldr	r3, [r7, #4]
 8005d76:	697a      	ldr	r2, [r7, #20]
 8005d78:	621a      	str	r2, [r3, #32]
}
 8005d7a:	bf00      	nop
 8005d7c:	371c      	adds	r7, #28
 8005d7e:	46bd      	mov	sp, r7
 8005d80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d84:	4770      	bx	lr
 8005d86:	bf00      	nop
 8005d88:	feff8fff 	.word	0xfeff8fff
 8005d8c:	40010000 	.word	0x40010000
 8005d90:	40010400 	.word	0x40010400

08005d94 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005d94:	b480      	push	{r7}
 8005d96:	b087      	sub	sp, #28
 8005d98:	af00      	add	r7, sp, #0
 8005d9a:	6078      	str	r0, [r7, #4]
 8005d9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	6a1b      	ldr	r3, [r3, #32]
 8005da2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	6a1b      	ldr	r3, [r3, #32]
 8005da8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8005dac:	687b      	ldr	r3, [r7, #4]
 8005dae:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	685b      	ldr	r3, [r3, #4]
 8005db4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005db6:	687b      	ldr	r3, [r7, #4]
 8005db8:	69db      	ldr	r3, [r3, #28]
 8005dba:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8005dbc:	68fa      	ldr	r2, [r7, #12]
 8005dbe:	4b2d      	ldr	r3, [pc, #180]	@ (8005e74 <TIM_OC3_SetConfig+0xe0>)
 8005dc0:	4013      	ands	r3, r2
 8005dc2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8005dc4:	68fb      	ldr	r3, [r7, #12]
 8005dc6:	f023 0303 	bic.w	r3, r3, #3
 8005dca:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005dcc:	683b      	ldr	r3, [r7, #0]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	68fa      	ldr	r2, [r7, #12]
 8005dd2:	4313      	orrs	r3, r2
 8005dd4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8005dd6:	697b      	ldr	r3, [r7, #20]
 8005dd8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8005ddc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8005dde:	683b      	ldr	r3, [r7, #0]
 8005de0:	689b      	ldr	r3, [r3, #8]
 8005de2:	021b      	lsls	r3, r3, #8
 8005de4:	697a      	ldr	r2, [r7, #20]
 8005de6:	4313      	orrs	r3, r2
 8005de8:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8005dea:	687b      	ldr	r3, [r7, #4]
 8005dec:	4a22      	ldr	r2, [pc, #136]	@ (8005e78 <TIM_OC3_SetConfig+0xe4>)
 8005dee:	4293      	cmp	r3, r2
 8005df0:	d003      	beq.n	8005dfa <TIM_OC3_SetConfig+0x66>
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	4a21      	ldr	r2, [pc, #132]	@ (8005e7c <TIM_OC3_SetConfig+0xe8>)
 8005df6:	4293      	cmp	r3, r2
 8005df8:	d10d      	bne.n	8005e16 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005dfa:	697b      	ldr	r3, [r7, #20]
 8005dfc:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005e00:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	68db      	ldr	r3, [r3, #12]
 8005e06:	021b      	lsls	r3, r3, #8
 8005e08:	697a      	ldr	r2, [r7, #20]
 8005e0a:	4313      	orrs	r3, r2
 8005e0c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005e14:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	4a17      	ldr	r2, [pc, #92]	@ (8005e78 <TIM_OC3_SetConfig+0xe4>)
 8005e1a:	4293      	cmp	r3, r2
 8005e1c:	d003      	beq.n	8005e26 <TIM_OC3_SetConfig+0x92>
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	4a16      	ldr	r2, [pc, #88]	@ (8005e7c <TIM_OC3_SetConfig+0xe8>)
 8005e22:	4293      	cmp	r3, r2
 8005e24:	d113      	bne.n	8005e4e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005e26:	693b      	ldr	r3, [r7, #16]
 8005e28:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005e2c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8005e2e:	693b      	ldr	r3, [r7, #16]
 8005e30:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005e34:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	695b      	ldr	r3, [r3, #20]
 8005e3a:	011b      	lsls	r3, r3, #4
 8005e3c:	693a      	ldr	r2, [r7, #16]
 8005e3e:	4313      	orrs	r3, r2
 8005e40:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005e42:	683b      	ldr	r3, [r7, #0]
 8005e44:	699b      	ldr	r3, [r3, #24]
 8005e46:	011b      	lsls	r3, r3, #4
 8005e48:	693a      	ldr	r2, [r7, #16]
 8005e4a:	4313      	orrs	r3, r2
 8005e4c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	693a      	ldr	r2, [r7, #16]
 8005e52:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	68fa      	ldr	r2, [r7, #12]
 8005e58:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8005e5a:	683b      	ldr	r3, [r7, #0]
 8005e5c:	685a      	ldr	r2, [r3, #4]
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005e62:	687b      	ldr	r3, [r7, #4]
 8005e64:	697a      	ldr	r2, [r7, #20]
 8005e66:	621a      	str	r2, [r3, #32]
}
 8005e68:	bf00      	nop
 8005e6a:	371c      	adds	r7, #28
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr
 8005e74:	fffeff8f 	.word	0xfffeff8f
 8005e78:	40010000 	.word	0x40010000
 8005e7c:	40010400 	.word	0x40010400

08005e80 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005e80:	b480      	push	{r7}
 8005e82:	b087      	sub	sp, #28
 8005e84:	af00      	add	r7, sp, #0
 8005e86:	6078      	str	r0, [r7, #4]
 8005e88:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005e8a:	687b      	ldr	r3, [r7, #4]
 8005e8c:	6a1b      	ldr	r3, [r3, #32]
 8005e8e:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005e90:	687b      	ldr	r3, [r7, #4]
 8005e92:	6a1b      	ldr	r3, [r3, #32]
 8005e94:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005e9c:	687b      	ldr	r3, [r7, #4]
 8005e9e:	685b      	ldr	r3, [r3, #4]
 8005ea0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8005ea2:	687b      	ldr	r3, [r7, #4]
 8005ea4:	69db      	ldr	r3, [r3, #28]
 8005ea6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005ea8:	68fa      	ldr	r2, [r7, #12]
 8005eaa:	4b1e      	ldr	r3, [pc, #120]	@ (8005f24 <TIM_OC4_SetConfig+0xa4>)
 8005eac:	4013      	ands	r3, r2
 8005eae:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005eb0:	68fb      	ldr	r3, [r7, #12]
 8005eb2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005eb6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	681b      	ldr	r3, [r3, #0]
 8005ebc:	021b      	lsls	r3, r3, #8
 8005ebe:	68fa      	ldr	r2, [r7, #12]
 8005ec0:	4313      	orrs	r3, r2
 8005ec2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8005ec4:	693b      	ldr	r3, [r7, #16]
 8005ec6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005eca:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8005ecc:	683b      	ldr	r3, [r7, #0]
 8005ece:	689b      	ldr	r3, [r3, #8]
 8005ed0:	031b      	lsls	r3, r3, #12
 8005ed2:	693a      	ldr	r2, [r7, #16]
 8005ed4:	4313      	orrs	r3, r2
 8005ed6:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	4a13      	ldr	r2, [pc, #76]	@ (8005f28 <TIM_OC4_SetConfig+0xa8>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d003      	beq.n	8005ee8 <TIM_OC4_SetConfig+0x68>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a12      	ldr	r2, [pc, #72]	@ (8005f2c <TIM_OC4_SetConfig+0xac>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d109      	bne.n	8005efc <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8005ee8:	697b      	ldr	r3, [r7, #20]
 8005eea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005eee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	695b      	ldr	r3, [r3, #20]
 8005ef4:	019b      	lsls	r3, r3, #6
 8005ef6:	697a      	ldr	r2, [r7, #20]
 8005ef8:	4313      	orrs	r3, r2
 8005efa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	697a      	ldr	r2, [r7, #20]
 8005f00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	68fa      	ldr	r2, [r7, #12]
 8005f06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005f08:	683b      	ldr	r3, [r7, #0]
 8005f0a:	685a      	ldr	r2, [r3, #4]
 8005f0c:	687b      	ldr	r3, [r7, #4]
 8005f0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005f10:	687b      	ldr	r3, [r7, #4]
 8005f12:	693a      	ldr	r2, [r7, #16]
 8005f14:	621a      	str	r2, [r3, #32]
}
 8005f16:	bf00      	nop
 8005f18:	371c      	adds	r7, #28
 8005f1a:	46bd      	mov	sp, r7
 8005f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f20:	4770      	bx	lr
 8005f22:	bf00      	nop
 8005f24:	feff8fff 	.word	0xfeff8fff
 8005f28:	40010000 	.word	0x40010000
 8005f2c:	40010400 	.word	0x40010400

08005f30 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005f30:	b480      	push	{r7}
 8005f32:	b087      	sub	sp, #28
 8005f34:	af00      	add	r7, sp, #0
 8005f36:	6078      	str	r0, [r7, #4]
 8005f38:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005f3a:	687b      	ldr	r3, [r7, #4]
 8005f3c:	6a1b      	ldr	r3, [r3, #32]
 8005f3e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	6a1b      	ldr	r3, [r3, #32]
 8005f44:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005f48:	687b      	ldr	r3, [r7, #4]
 8005f4a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	685b      	ldr	r3, [r3, #4]
 8005f50:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005f52:	687b      	ldr	r3, [r7, #4]
 8005f54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005f56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005f58:	68fa      	ldr	r2, [r7, #12]
 8005f5a:	4b1b      	ldr	r3, [pc, #108]	@ (8005fc8 <TIM_OC5_SetConfig+0x98>)
 8005f5c:	4013      	ands	r3, r2
 8005f5e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005f60:	683b      	ldr	r3, [r7, #0]
 8005f62:	681b      	ldr	r3, [r3, #0]
 8005f64:	68fa      	ldr	r2, [r7, #12]
 8005f66:	4313      	orrs	r3, r2
 8005f68:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8005f6a:	693b      	ldr	r3, [r7, #16]
 8005f6c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005f70:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	689b      	ldr	r3, [r3, #8]
 8005f76:	041b      	lsls	r3, r3, #16
 8005f78:	693a      	ldr	r2, [r7, #16]
 8005f7a:	4313      	orrs	r3, r2
 8005f7c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	4a12      	ldr	r2, [pc, #72]	@ (8005fcc <TIM_OC5_SetConfig+0x9c>)
 8005f82:	4293      	cmp	r3, r2
 8005f84:	d003      	beq.n	8005f8e <TIM_OC5_SetConfig+0x5e>
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	4a11      	ldr	r2, [pc, #68]	@ (8005fd0 <TIM_OC5_SetConfig+0xa0>)
 8005f8a:	4293      	cmp	r3, r2
 8005f8c:	d109      	bne.n	8005fa2 <TIM_OC5_SetConfig+0x72>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8005f8e:	697b      	ldr	r3, [r7, #20]
 8005f90:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005f94:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8005f96:	683b      	ldr	r3, [r7, #0]
 8005f98:	695b      	ldr	r3, [r3, #20]
 8005f9a:	021b      	lsls	r3, r3, #8
 8005f9c:	697a      	ldr	r2, [r7, #20]
 8005f9e:	4313      	orrs	r3, r2
 8005fa0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	697a      	ldr	r2, [r7, #20]
 8005fa6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	68fa      	ldr	r2, [r7, #12]
 8005fac:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8005fae:	683b      	ldr	r3, [r7, #0]
 8005fb0:	685a      	ldr	r2, [r3, #4]
 8005fb2:	687b      	ldr	r3, [r7, #4]
 8005fb4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005fb6:	687b      	ldr	r3, [r7, #4]
 8005fb8:	693a      	ldr	r2, [r7, #16]
 8005fba:	621a      	str	r2, [r3, #32]
}
 8005fbc:	bf00      	nop
 8005fbe:	371c      	adds	r7, #28
 8005fc0:	46bd      	mov	sp, r7
 8005fc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fc6:	4770      	bx	lr
 8005fc8:	fffeff8f 	.word	0xfffeff8f
 8005fcc:	40010000 	.word	0x40010000
 8005fd0:	40010400 	.word	0x40010400

08005fd4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b087      	sub	sp, #28
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
 8005fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	6a1b      	ldr	r3, [r3, #32]
 8005fe2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	6a1b      	ldr	r3, [r3, #32]
 8005fe8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	685b      	ldr	r3, [r3, #4]
 8005ff4:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005ff6:	687b      	ldr	r3, [r7, #4]
 8005ff8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ffa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005ffc:	68fa      	ldr	r2, [r7, #12]
 8005ffe:	4b1c      	ldr	r3, [pc, #112]	@ (8006070 <TIM_OC6_SetConfig+0x9c>)
 8006000:	4013      	ands	r3, r2
 8006002:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006004:	683b      	ldr	r3, [r7, #0]
 8006006:	681b      	ldr	r3, [r3, #0]
 8006008:	021b      	lsls	r3, r3, #8
 800600a:	68fa      	ldr	r2, [r7, #12]
 800600c:	4313      	orrs	r3, r2
 800600e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8006010:	693b      	ldr	r3, [r7, #16]
 8006012:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8006016:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8006018:	683b      	ldr	r3, [r7, #0]
 800601a:	689b      	ldr	r3, [r3, #8]
 800601c:	051b      	lsls	r3, r3, #20
 800601e:	693a      	ldr	r2, [r7, #16]
 8006020:	4313      	orrs	r3, r2
 8006022:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	4a13      	ldr	r2, [pc, #76]	@ (8006074 <TIM_OC6_SetConfig+0xa0>)
 8006028:	4293      	cmp	r3, r2
 800602a:	d003      	beq.n	8006034 <TIM_OC6_SetConfig+0x60>
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	4a12      	ldr	r2, [pc, #72]	@ (8006078 <TIM_OC6_SetConfig+0xa4>)
 8006030:	4293      	cmp	r3, r2
 8006032:	d109      	bne.n	8006048 <TIM_OC6_SetConfig+0x74>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8006034:	697b      	ldr	r3, [r7, #20]
 8006036:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800603a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	695b      	ldr	r3, [r3, #20]
 8006040:	029b      	lsls	r3, r3, #10
 8006042:	697a      	ldr	r2, [r7, #20]
 8006044:	4313      	orrs	r3, r2
 8006046:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	697a      	ldr	r2, [r7, #20]
 800604c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	68fa      	ldr	r2, [r7, #12]
 8006052:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	685a      	ldr	r2, [r3, #4]
 8006058:	687b      	ldr	r3, [r7, #4]
 800605a:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	693a      	ldr	r2, [r7, #16]
 8006060:	621a      	str	r2, [r3, #32]
}
 8006062:	bf00      	nop
 8006064:	371c      	adds	r7, #28
 8006066:	46bd      	mov	sp, r7
 8006068:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606c:	4770      	bx	lr
 800606e:	bf00      	nop
 8006070:	feff8fff 	.word	0xfeff8fff
 8006074:	40010000 	.word	0x40010000
 8006078:	40010400 	.word	0x40010400

0800607c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800607c:	b480      	push	{r7}
 800607e:	b087      	sub	sp, #28
 8006080:	af00      	add	r7, sp, #0
 8006082:	60f8      	str	r0, [r7, #12]
 8006084:	60b9      	str	r1, [r7, #8]
 8006086:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006088:	68fb      	ldr	r3, [r7, #12]
 800608a:	6a1b      	ldr	r3, [r3, #32]
 800608c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800608e:	68fb      	ldr	r3, [r7, #12]
 8006090:	6a1b      	ldr	r3, [r3, #32]
 8006092:	f023 0201 	bic.w	r2, r3, #1
 8006096:	68fb      	ldr	r3, [r7, #12]
 8006098:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	699b      	ldr	r3, [r3, #24]
 800609e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80060a0:	693b      	ldr	r3, [r7, #16]
 80060a2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80060a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	011b      	lsls	r3, r3, #4
 80060ac:	693a      	ldr	r2, [r7, #16]
 80060ae:	4313      	orrs	r3, r2
 80060b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80060b2:	697b      	ldr	r3, [r7, #20]
 80060b4:	f023 030a 	bic.w	r3, r3, #10
 80060b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80060ba:	697a      	ldr	r2, [r7, #20]
 80060bc:	68bb      	ldr	r3, [r7, #8]
 80060be:	4313      	orrs	r3, r2
 80060c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80060c2:	68fb      	ldr	r3, [r7, #12]
 80060c4:	693a      	ldr	r2, [r7, #16]
 80060c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80060c8:	68fb      	ldr	r3, [r7, #12]
 80060ca:	697a      	ldr	r2, [r7, #20]
 80060cc:	621a      	str	r2, [r3, #32]
}
 80060ce:	bf00      	nop
 80060d0:	371c      	adds	r7, #28
 80060d2:	46bd      	mov	sp, r7
 80060d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060d8:	4770      	bx	lr

080060da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80060da:	b480      	push	{r7}
 80060dc:	b087      	sub	sp, #28
 80060de:	af00      	add	r7, sp, #0
 80060e0:	60f8      	str	r0, [r7, #12]
 80060e2:	60b9      	str	r1, [r7, #8]
 80060e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80060e6:	68fb      	ldr	r3, [r7, #12]
 80060e8:	6a1b      	ldr	r3, [r3, #32]
 80060ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	6a1b      	ldr	r3, [r3, #32]
 80060f0:	f023 0210 	bic.w	r2, r3, #16
 80060f4:	68fb      	ldr	r3, [r7, #12]
 80060f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	699b      	ldr	r3, [r3, #24]
 80060fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80060fe:	693b      	ldr	r3, [r7, #16]
 8006100:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8006104:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8006106:	687b      	ldr	r3, [r7, #4]
 8006108:	031b      	lsls	r3, r3, #12
 800610a:	693a      	ldr	r2, [r7, #16]
 800610c:	4313      	orrs	r3, r2
 800610e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8006110:	697b      	ldr	r3, [r7, #20]
 8006112:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006116:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006118:	68bb      	ldr	r3, [r7, #8]
 800611a:	011b      	lsls	r3, r3, #4
 800611c:	697a      	ldr	r2, [r7, #20]
 800611e:	4313      	orrs	r3, r2
 8006120:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	693a      	ldr	r2, [r7, #16]
 8006126:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006128:	68fb      	ldr	r3, [r7, #12]
 800612a:	697a      	ldr	r2, [r7, #20]
 800612c:	621a      	str	r2, [r3, #32]
}
 800612e:	bf00      	nop
 8006130:	371c      	adds	r7, #28
 8006132:	46bd      	mov	sp, r7
 8006134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006138:	4770      	bx	lr

0800613a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800613a:	b480      	push	{r7}
 800613c:	b085      	sub	sp, #20
 800613e:	af00      	add	r7, sp, #0
 8006140:	6078      	str	r0, [r7, #4]
 8006142:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006150:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8006152:	683a      	ldr	r2, [r7, #0]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	4313      	orrs	r3, r2
 8006158:	f043 0307 	orr.w	r3, r3, #7
 800615c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	68fa      	ldr	r2, [r7, #12]
 8006162:	609a      	str	r2, [r3, #8]
}
 8006164:	bf00      	nop
 8006166:	3714      	adds	r7, #20
 8006168:	46bd      	mov	sp, r7
 800616a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800616e:	4770      	bx	lr

08006170 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8006170:	b480      	push	{r7}
 8006172:	b087      	sub	sp, #28
 8006174:	af00      	add	r7, sp, #0
 8006176:	60f8      	str	r0, [r7, #12]
 8006178:	60b9      	str	r1, [r7, #8]
 800617a:	607a      	str	r2, [r7, #4]
 800617c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800617e:	68fb      	ldr	r3, [r7, #12]
 8006180:	689b      	ldr	r3, [r3, #8]
 8006182:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006184:	697b      	ldr	r3, [r7, #20]
 8006186:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800618a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800618c:	683b      	ldr	r3, [r7, #0]
 800618e:	021a      	lsls	r2, r3, #8
 8006190:	687b      	ldr	r3, [r7, #4]
 8006192:	431a      	orrs	r2, r3
 8006194:	68bb      	ldr	r3, [r7, #8]
 8006196:	4313      	orrs	r3, r2
 8006198:	697a      	ldr	r2, [r7, #20]
 800619a:	4313      	orrs	r3, r2
 800619c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	697a      	ldr	r2, [r7, #20]
 80061a2:	609a      	str	r2, [r3, #8]
}
 80061a4:	bf00      	nop
 80061a6:	371c      	adds	r7, #28
 80061a8:	46bd      	mov	sp, r7
 80061aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061ae:	4770      	bx	lr

080061b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80061b0:	b480      	push	{r7}
 80061b2:	b087      	sub	sp, #28
 80061b4:	af00      	add	r7, sp, #0
 80061b6:	60f8      	str	r0, [r7, #12]
 80061b8:	60b9      	str	r1, [r7, #8]
 80061ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80061bc:	68bb      	ldr	r3, [r7, #8]
 80061be:	f003 031f 	and.w	r3, r3, #31
 80061c2:	2201      	movs	r2, #1
 80061c4:	fa02 f303 	lsl.w	r3, r2, r3
 80061c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	6a1a      	ldr	r2, [r3, #32]
 80061ce:	697b      	ldr	r3, [r7, #20]
 80061d0:	43db      	mvns	r3, r3
 80061d2:	401a      	ands	r2, r3
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80061d8:	68fb      	ldr	r3, [r7, #12]
 80061da:	6a1a      	ldr	r2, [r3, #32]
 80061dc:	68bb      	ldr	r3, [r7, #8]
 80061de:	f003 031f 	and.w	r3, r3, #31
 80061e2:	6879      	ldr	r1, [r7, #4]
 80061e4:	fa01 f303 	lsl.w	r3, r1, r3
 80061e8:	431a      	orrs	r2, r3
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	621a      	str	r2, [r3, #32]
}
 80061ee:	bf00      	nop
 80061f0:	371c      	adds	r7, #28
 80061f2:	46bd      	mov	sp, r7
 80061f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061f8:	4770      	bx	lr
	...

080061fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80061fc:	b480      	push	{r7}
 80061fe:	b085      	sub	sp, #20
 8006200:	af00      	add	r7, sp, #0
 8006202:	6078      	str	r0, [r7, #4]
 8006204:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8006206:	687b      	ldr	r3, [r7, #4]
 8006208:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800620c:	2b01      	cmp	r3, #1
 800620e:	d101      	bne.n	8006214 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006210:	2302      	movs	r3, #2
 8006212:	e06d      	b.n	80062f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	2201      	movs	r2, #1
 8006218:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800621c:	687b      	ldr	r3, [r7, #4]
 800621e:	2202      	movs	r2, #2
 8006220:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006224:	687b      	ldr	r3, [r7, #4]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	685b      	ldr	r3, [r3, #4]
 800622a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800622c:	687b      	ldr	r3, [r7, #4]
 800622e:	681b      	ldr	r3, [r3, #0]
 8006230:	689b      	ldr	r3, [r3, #8]
 8006232:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	4a30      	ldr	r2, [pc, #192]	@ (80062fc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800623a:	4293      	cmp	r3, r2
 800623c:	d004      	beq.n	8006248 <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	4a2f      	ldr	r2, [pc, #188]	@ (8006300 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8006244:	4293      	cmp	r3, r2
 8006246:	d108      	bne.n	800625a <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 8006248:	68fb      	ldr	r3, [r7, #12]
 800624a:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800624e:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8006250:	683b      	ldr	r3, [r7, #0]
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	68fa      	ldr	r2, [r7, #12]
 8006256:	4313      	orrs	r3, r2
 8006258:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006260:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006262:	683b      	ldr	r3, [r7, #0]
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	68fa      	ldr	r2, [r7, #12]
 8006268:	4313      	orrs	r3, r2
 800626a:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800626c:	687b      	ldr	r3, [r7, #4]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	68fa      	ldr	r2, [r7, #12]
 8006272:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006274:	687b      	ldr	r3, [r7, #4]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4a20      	ldr	r2, [pc, #128]	@ (80062fc <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 800627a:	4293      	cmp	r3, r2
 800627c:	d022      	beq.n	80062c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006286:	d01d      	beq.n	80062c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	4a1d      	ldr	r2, [pc, #116]	@ (8006304 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800628e:	4293      	cmp	r3, r2
 8006290:	d018      	beq.n	80062c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8006292:	687b      	ldr	r3, [r7, #4]
 8006294:	681b      	ldr	r3, [r3, #0]
 8006296:	4a1c      	ldr	r2, [pc, #112]	@ (8006308 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8006298:	4293      	cmp	r3, r2
 800629a:	d013      	beq.n	80062c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800629c:	687b      	ldr	r3, [r7, #4]
 800629e:	681b      	ldr	r3, [r3, #0]
 80062a0:	4a1a      	ldr	r2, [pc, #104]	@ (800630c <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80062a2:	4293      	cmp	r3, r2
 80062a4:	d00e      	beq.n	80062c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	4a15      	ldr	r2, [pc, #84]	@ (8006300 <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 80062ac:	4293      	cmp	r3, r2
 80062ae:	d009      	beq.n	80062c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	681b      	ldr	r3, [r3, #0]
 80062b4:	4a16      	ldr	r2, [pc, #88]	@ (8006310 <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80062b6:	4293      	cmp	r3, r2
 80062b8:	d004      	beq.n	80062c4 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80062ba:	687b      	ldr	r3, [r7, #4]
 80062bc:	681b      	ldr	r3, [r3, #0]
 80062be:	4a15      	ldr	r2, [pc, #84]	@ (8006314 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 80062c0:	4293      	cmp	r3, r2
 80062c2:	d10c      	bne.n	80062de <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80062c4:	68bb      	ldr	r3, [r7, #8]
 80062c6:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80062ca:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	689b      	ldr	r3, [r3, #8]
 80062d0:	68ba      	ldr	r2, [r7, #8]
 80062d2:	4313      	orrs	r3, r2
 80062d4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	68ba      	ldr	r2, [r7, #8]
 80062dc:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	2201      	movs	r2, #1
 80062e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80062e6:	687b      	ldr	r3, [r7, #4]
 80062e8:	2200      	movs	r2, #0
 80062ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80062ee:	2300      	movs	r3, #0
}
 80062f0:	4618      	mov	r0, r3
 80062f2:	3714      	adds	r7, #20
 80062f4:	46bd      	mov	sp, r7
 80062f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062fa:	4770      	bx	lr
 80062fc:	40010000 	.word	0x40010000
 8006300:	40010400 	.word	0x40010400
 8006304:	40000400 	.word	0x40000400
 8006308:	40000800 	.word	0x40000800
 800630c:	40000c00 	.word	0x40000c00
 8006310:	40014000 	.word	0x40014000
 8006314:	40001800 	.word	0x40001800

08006318 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006318:	b480      	push	{r7}
 800631a:	b083      	sub	sp, #12
 800631c:	af00      	add	r7, sp, #0
 800631e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006320:	bf00      	nop
 8006322:	370c      	adds	r7, #12
 8006324:	46bd      	mov	sp, r7
 8006326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800632a:	4770      	bx	lr

0800632c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800632c:	b480      	push	{r7}
 800632e:	b083      	sub	sp, #12
 8006330:	af00      	add	r7, sp, #0
 8006332:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006334:	bf00      	nop
 8006336:	370c      	adds	r7, #12
 8006338:	46bd      	mov	sp, r7
 800633a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800633e:	4770      	bx	lr

08006340 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 8006340:	b480      	push	{r7}
 8006342:	b083      	sub	sp, #12
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 8006348:	bf00      	nop
 800634a:	370c      	adds	r7, #12
 800634c:	46bd      	mov	sp, r7
 800634e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006352:	4770      	bx	lr

08006354 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006354:	b580      	push	{r7, lr}
 8006356:	b082      	sub	sp, #8
 8006358:	af00      	add	r7, sp, #0
 800635a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800635c:	687b      	ldr	r3, [r7, #4]
 800635e:	2b00      	cmp	r3, #0
 8006360:	d101      	bne.n	8006366 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006362:	2301      	movs	r3, #1
 8006364:	e040      	b.n	80063e8 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800636a:	2b00      	cmp	r3, #0
 800636c:	d106      	bne.n	800637c <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	2200      	movs	r2, #0
 8006372:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8006376:	6878      	ldr	r0, [r7, #4]
 8006378:	f7fc f850 	bl	800241c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	2224      	movs	r2, #36	@ 0x24
 8006380:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	681a      	ldr	r2, [r3, #0]
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f022 0201 	bic.w	r2, r2, #1
 8006390:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8006392:	687b      	ldr	r3, [r7, #4]
 8006394:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006396:	2b00      	cmp	r3, #0
 8006398:	d002      	beq.n	80063a0 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 800639a:	6878      	ldr	r0, [r7, #4]
 800639c:	f000 fe6c 	bl	8007078 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	f000 fc05 	bl	8006bb0 <UART_SetConfig>
 80063a6:	4603      	mov	r3, r0
 80063a8:	2b01      	cmp	r3, #1
 80063aa:	d101      	bne.n	80063b0 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 80063ac:	2301      	movs	r3, #1
 80063ae:	e01b      	b.n	80063e8 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80063b0:	687b      	ldr	r3, [r7, #4]
 80063b2:	681b      	ldr	r3, [r3, #0]
 80063b4:	685a      	ldr	r2, [r3, #4]
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	681b      	ldr	r3, [r3, #0]
 80063ba:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80063be:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	689a      	ldr	r2, [r3, #8]
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80063ce:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	681b      	ldr	r3, [r3, #0]
 80063d4:	681a      	ldr	r2, [r3, #0]
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	681b      	ldr	r3, [r3, #0]
 80063da:	f042 0201 	orr.w	r2, r2, #1
 80063de:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80063e0:	6878      	ldr	r0, [r7, #4]
 80063e2:	f000 feeb 	bl	80071bc <UART_CheckIdleState>
 80063e6:	4603      	mov	r3, r0
}
 80063e8:	4618      	mov	r0, r3
 80063ea:	3708      	adds	r7, #8
 80063ec:	46bd      	mov	sp, r7
 80063ee:	bd80      	pop	{r7, pc}

080063f0 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80063f0:	b580      	push	{r7, lr}
 80063f2:	b08a      	sub	sp, #40	@ 0x28
 80063f4:	af02      	add	r7, sp, #8
 80063f6:	60f8      	str	r0, [r7, #12]
 80063f8:	60b9      	str	r1, [r7, #8]
 80063fa:	603b      	str	r3, [r7, #0]
 80063fc:	4613      	mov	r3, r2
 80063fe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006400:	68fb      	ldr	r3, [r7, #12]
 8006402:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006404:	2b20      	cmp	r3, #32
 8006406:	d177      	bne.n	80064f8 <HAL_UART_Transmit+0x108>
  {
    if ((pData == NULL) || (Size == 0U))
 8006408:	68bb      	ldr	r3, [r7, #8]
 800640a:	2b00      	cmp	r3, #0
 800640c:	d002      	beq.n	8006414 <HAL_UART_Transmit+0x24>
 800640e:	88fb      	ldrh	r3, [r7, #6]
 8006410:	2b00      	cmp	r3, #0
 8006412:	d101      	bne.n	8006418 <HAL_UART_Transmit+0x28>
    {
      return  HAL_ERROR;
 8006414:	2301      	movs	r3, #1
 8006416:	e070      	b.n	80064fa <HAL_UART_Transmit+0x10a>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006418:	68fb      	ldr	r3, [r7, #12]
 800641a:	2200      	movs	r2, #0
 800641c:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8006420:	68fb      	ldr	r3, [r7, #12]
 8006422:	2221      	movs	r2, #33	@ 0x21
 8006424:	67da      	str	r2, [r3, #124]	@ 0x7c

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006426:	f7fc fa33 	bl	8002890 <HAL_GetTick>
 800642a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800642c:	68fb      	ldr	r3, [r7, #12]
 800642e:	88fa      	ldrh	r2, [r7, #6]
 8006430:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50
    huart->TxXferCount = Size;
 8006434:	68fb      	ldr	r3, [r7, #12]
 8006436:	88fa      	ldrh	r2, [r7, #6]
 8006438:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	689b      	ldr	r3, [r3, #8]
 8006440:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006444:	d108      	bne.n	8006458 <HAL_UART_Transmit+0x68>
 8006446:	68fb      	ldr	r3, [r7, #12]
 8006448:	691b      	ldr	r3, [r3, #16]
 800644a:	2b00      	cmp	r3, #0
 800644c:	d104      	bne.n	8006458 <HAL_UART_Transmit+0x68>
    {
      pdata8bits  = NULL;
 800644e:	2300      	movs	r3, #0
 8006450:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8006452:	68bb      	ldr	r3, [r7, #8]
 8006454:	61bb      	str	r3, [r7, #24]
 8006456:	e003      	b.n	8006460 <HAL_UART_Transmit+0x70>
    }
    else
    {
      pdata8bits  = pData;
 8006458:	68bb      	ldr	r3, [r7, #8]
 800645a:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800645c:	2300      	movs	r3, #0
 800645e:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006460:	e02f      	b.n	80064c2 <HAL_UART_Transmit+0xd2>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006462:	683b      	ldr	r3, [r7, #0]
 8006464:	9300      	str	r3, [sp, #0]
 8006466:	697b      	ldr	r3, [r7, #20]
 8006468:	2200      	movs	r2, #0
 800646a:	2180      	movs	r1, #128	@ 0x80
 800646c:	68f8      	ldr	r0, [r7, #12]
 800646e:	f000 ff4d 	bl	800730c <UART_WaitOnFlagUntilTimeout>
 8006472:	4603      	mov	r3, r0
 8006474:	2b00      	cmp	r3, #0
 8006476:	d004      	beq.n	8006482 <HAL_UART_Transmit+0x92>
      {

        huart->gState = HAL_UART_STATE_READY;
 8006478:	68fb      	ldr	r3, [r7, #12]
 800647a:	2220      	movs	r2, #32
 800647c:	67da      	str	r2, [r3, #124]	@ 0x7c

        return HAL_TIMEOUT;
 800647e:	2303      	movs	r3, #3
 8006480:	e03b      	b.n	80064fa <HAL_UART_Transmit+0x10a>
      }
      if (pdata8bits == NULL)
 8006482:	69fb      	ldr	r3, [r7, #28]
 8006484:	2b00      	cmp	r3, #0
 8006486:	d10b      	bne.n	80064a0 <HAL_UART_Transmit+0xb0>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006488:	69bb      	ldr	r3, [r7, #24]
 800648a:	881b      	ldrh	r3, [r3, #0]
 800648c:	461a      	mov	r2, r3
 800648e:	68fb      	ldr	r3, [r7, #12]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006496:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8006498:	69bb      	ldr	r3, [r7, #24]
 800649a:	3302      	adds	r3, #2
 800649c:	61bb      	str	r3, [r7, #24]
 800649e:	e007      	b.n	80064b0 <HAL_UART_Transmit+0xc0>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80064a0:	69fb      	ldr	r3, [r7, #28]
 80064a2:	781a      	ldrb	r2, [r3, #0]
 80064a4:	68fb      	ldr	r3, [r7, #12]
 80064a6:	681b      	ldr	r3, [r3, #0]
 80064a8:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	3301      	adds	r3, #1
 80064ae:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80064b6:	b29b      	uxth	r3, r3
 80064b8:	3b01      	subs	r3, #1
 80064ba:	b29a      	uxth	r2, r3
 80064bc:	68fb      	ldr	r3, [r7, #12]
 80064be:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
    while (huart->TxXferCount > 0U)
 80064c2:	68fb      	ldr	r3, [r7, #12]
 80064c4:	f8b3 3052 	ldrh.w	r3, [r3, #82]	@ 0x52
 80064c8:	b29b      	uxth	r3, r3
 80064ca:	2b00      	cmp	r3, #0
 80064cc:	d1c9      	bne.n	8006462 <HAL_UART_Transmit+0x72>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80064ce:	683b      	ldr	r3, [r7, #0]
 80064d0:	9300      	str	r3, [sp, #0]
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	2200      	movs	r2, #0
 80064d6:	2140      	movs	r1, #64	@ 0x40
 80064d8:	68f8      	ldr	r0, [r7, #12]
 80064da:	f000 ff17 	bl	800730c <UART_WaitOnFlagUntilTimeout>
 80064de:	4603      	mov	r3, r0
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d004      	beq.n	80064ee <HAL_UART_Transmit+0xfe>
    {
      huart->gState = HAL_UART_STATE_READY;
 80064e4:	68fb      	ldr	r3, [r7, #12]
 80064e6:	2220      	movs	r2, #32
 80064e8:	67da      	str	r2, [r3, #124]	@ 0x7c

      return HAL_TIMEOUT;
 80064ea:	2303      	movs	r3, #3
 80064ec:	e005      	b.n	80064fa <HAL_UART_Transmit+0x10a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80064ee:	68fb      	ldr	r3, [r7, #12]
 80064f0:	2220      	movs	r2, #32
 80064f2:	67da      	str	r2, [r3, #124]	@ 0x7c

    return HAL_OK;
 80064f4:	2300      	movs	r3, #0
 80064f6:	e000      	b.n	80064fa <HAL_UART_Transmit+0x10a>
  }
  else
  {
    return HAL_BUSY;
 80064f8:	2302      	movs	r3, #2
  }
}
 80064fa:	4618      	mov	r0, r3
 80064fc:	3720      	adds	r7, #32
 80064fe:	46bd      	mov	sp, r7
 8006500:	bd80      	pop	{r7, pc}

08006502 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8006502:	b580      	push	{r7, lr}
 8006504:	b08a      	sub	sp, #40	@ 0x28
 8006506:	af00      	add	r7, sp, #0
 8006508:	60f8      	str	r0, [r7, #12]
 800650a:	60b9      	str	r1, [r7, #8]
 800650c:	4613      	mov	r3, r2
 800650e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006510:	68fb      	ldr	r3, [r7, #12]
 8006512:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006516:	2b20      	cmp	r3, #32
 8006518:	d132      	bne.n	8006580 <HAL_UART_Receive_IT+0x7e>
  {
    if ((pData == NULL) || (Size == 0U))
 800651a:	68bb      	ldr	r3, [r7, #8]
 800651c:	2b00      	cmp	r3, #0
 800651e:	d002      	beq.n	8006526 <HAL_UART_Receive_IT+0x24>
 8006520:	88fb      	ldrh	r3, [r7, #6]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d101      	bne.n	800652a <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8006526:	2301      	movs	r3, #1
 8006528:	e02b      	b.n	8006582 <HAL_UART_Receive_IT+0x80>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800652a:	68fb      	ldr	r3, [r7, #12]
 800652c:	2200      	movs	r2, #0
 800652e:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Check that USART RTOEN bit is set */
    if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	681b      	ldr	r3, [r3, #0]
 8006534:	685b      	ldr	r3, [r3, #4]
 8006536:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800653a:	2b00      	cmp	r3, #0
 800653c:	d018      	beq.n	8006570 <HAL_UART_Receive_IT+0x6e>
    {
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800653e:	68fb      	ldr	r3, [r7, #12]
 8006540:	681b      	ldr	r3, [r3, #0]
 8006542:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	e853 3f00 	ldrex	r3, [r3]
 800654a:	613b      	str	r3, [r7, #16]
   return(result);
 800654c:	693b      	ldr	r3, [r7, #16]
 800654e:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8006552:	627b      	str	r3, [r7, #36]	@ 0x24
 8006554:	68fb      	ldr	r3, [r7, #12]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	461a      	mov	r2, r3
 800655a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800655c:	623b      	str	r3, [r7, #32]
 800655e:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006560:	69f9      	ldr	r1, [r7, #28]
 8006562:	6a3a      	ldr	r2, [r7, #32]
 8006564:	e841 2300 	strex	r3, r2, [r1]
 8006568:	61bb      	str	r3, [r7, #24]
   return(result);
 800656a:	69bb      	ldr	r3, [r7, #24]
 800656c:	2b00      	cmp	r3, #0
 800656e:	d1e6      	bne.n	800653e <HAL_UART_Receive_IT+0x3c>
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 8006570:	88fb      	ldrh	r3, [r7, #6]
 8006572:	461a      	mov	r2, r3
 8006574:	68b9      	ldr	r1, [r7, #8]
 8006576:	68f8      	ldr	r0, [r7, #12]
 8006578:	f000 ff36 	bl	80073e8 <UART_Start_Receive_IT>
 800657c:	4603      	mov	r3, r0
 800657e:	e000      	b.n	8006582 <HAL_UART_Receive_IT+0x80>
  }
  else
  {
    return HAL_BUSY;
 8006580:	2302      	movs	r3, #2
  }
}
 8006582:	4618      	mov	r0, r3
 8006584:	3728      	adds	r7, #40	@ 0x28
 8006586:	46bd      	mov	sp, r7
 8006588:	bd80      	pop	{r7, pc}
	...

0800658c <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800658c:	b580      	push	{r7, lr}
 800658e:	b0ba      	sub	sp, #232	@ 0xe8
 8006590:	af00      	add	r7, sp, #0
 8006592:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	681b      	ldr	r3, [r3, #0]
 8006598:	69db      	ldr	r3, [r3, #28]
 800659a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800659e:	687b      	ldr	r3, [r7, #4]
 80065a0:	681b      	ldr	r3, [r3, #0]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80065a8:	687b      	ldr	r3, [r7, #4]
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	689b      	ldr	r3, [r3, #8]
 80065ae:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80065b2:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80065b6:	f640 030f 	movw	r3, #2063	@ 0x80f
 80065ba:	4013      	ands	r3, r2
 80065bc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80065c0:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80065c4:	2b00      	cmp	r3, #0
 80065c6:	d115      	bne.n	80065f4 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80065c8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80065cc:	f003 0320 	and.w	r3, r3, #32
 80065d0:	2b00      	cmp	r3, #0
 80065d2:	d00f      	beq.n	80065f4 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80065d4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80065d8:	f003 0320 	and.w	r3, r3, #32
 80065dc:	2b00      	cmp	r3, #0
 80065de:	d009      	beq.n	80065f4 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80065e0:	687b      	ldr	r3, [r7, #4]
 80065e2:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80065e4:	2b00      	cmp	r3, #0
 80065e6:	f000 82ac 	beq.w	8006b42 <HAL_UART_IRQHandler+0x5b6>
      {
        huart->RxISR(huart);
 80065ea:	687b      	ldr	r3, [r7, #4]
 80065ec:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 80065ee:	6878      	ldr	r0, [r7, #4]
 80065f0:	4798      	blx	r3
      }
      return;
 80065f2:	e2a6      	b.n	8006b42 <HAL_UART_IRQHandler+0x5b6>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80065f4:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	f000 8117 	beq.w	800682c <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 80065fe:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006602:	f003 0301 	and.w	r3, r3, #1
 8006606:	2b00      	cmp	r3, #0
 8006608:	d106      	bne.n	8006618 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 800660a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800660e:	4b85      	ldr	r3, [pc, #532]	@ (8006824 <HAL_UART_IRQHandler+0x298>)
 8006610:	4013      	ands	r3, r2
 8006612:	2b00      	cmp	r3, #0
 8006614:	f000 810a 	beq.w	800682c <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8006618:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800661c:	f003 0301 	and.w	r3, r3, #1
 8006620:	2b00      	cmp	r3, #0
 8006622:	d011      	beq.n	8006648 <HAL_UART_IRQHandler+0xbc>
 8006624:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006628:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800662c:	2b00      	cmp	r3, #0
 800662e:	d00b      	beq.n	8006648 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	2201      	movs	r2, #1
 8006636:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006638:	687b      	ldr	r3, [r7, #4]
 800663a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800663e:	f043 0201 	orr.w	r2, r3, #1
 8006642:	687b      	ldr	r3, [r7, #4]
 8006644:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006648:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800664c:	f003 0302 	and.w	r3, r3, #2
 8006650:	2b00      	cmp	r3, #0
 8006652:	d011      	beq.n	8006678 <HAL_UART_IRQHandler+0xec>
 8006654:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006658:	f003 0301 	and.w	r3, r3, #1
 800665c:	2b00      	cmp	r3, #0
 800665e:	d00b      	beq.n	8006678 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	2202      	movs	r2, #2
 8006666:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006668:	687b      	ldr	r3, [r7, #4]
 800666a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800666e:	f043 0204 	orr.w	r2, r3, #4
 8006672:	687b      	ldr	r3, [r7, #4]
 8006674:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006678:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800667c:	f003 0304 	and.w	r3, r3, #4
 8006680:	2b00      	cmp	r3, #0
 8006682:	d011      	beq.n	80066a8 <HAL_UART_IRQHandler+0x11c>
 8006684:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006688:	f003 0301 	and.w	r3, r3, #1
 800668c:	2b00      	cmp	r3, #0
 800668e:	d00b      	beq.n	80066a8 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006690:	687b      	ldr	r3, [r7, #4]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	2204      	movs	r2, #4
 8006696:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006698:	687b      	ldr	r3, [r7, #4]
 800669a:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800669e:	f043 0202 	orr.w	r2, r3, #2
 80066a2:	687b      	ldr	r3, [r7, #4]
 80066a4:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80066a8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066ac:	f003 0308 	and.w	r3, r3, #8
 80066b0:	2b00      	cmp	r3, #0
 80066b2:	d017      	beq.n	80066e4 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80066b4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066b8:	f003 0320 	and.w	r3, r3, #32
 80066bc:	2b00      	cmp	r3, #0
 80066be:	d105      	bne.n	80066cc <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80066c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80066c4:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	d00b      	beq.n	80066e4 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	681b      	ldr	r3, [r3, #0]
 80066d0:	2208      	movs	r2, #8
 80066d2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80066da:	f043 0208 	orr.w	r2, r3, #8
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80066e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80066e8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d012      	beq.n	8006716 <HAL_UART_IRQHandler+0x18a>
 80066f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80066f4:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d00c      	beq.n	8006716 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006704:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8006706:	687b      	ldr	r3, [r7, #4]
 8006708:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800670c:	f043 0220 	orr.w	r2, r3, #32
 8006710:	687b      	ldr	r3, [r7, #4]
 8006712:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800671c:	2b00      	cmp	r3, #0
 800671e:	f000 8212 	beq.w	8006b46 <HAL_UART_IRQHandler+0x5ba>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 8006722:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006726:	f003 0320 	and.w	r3, r3, #32
 800672a:	2b00      	cmp	r3, #0
 800672c:	d00d      	beq.n	800674a <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800672e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006732:	f003 0320 	and.w	r3, r3, #32
 8006736:	2b00      	cmp	r3, #0
 8006738:	d007      	beq.n	800674a <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 800673a:	687b      	ldr	r3, [r7, #4]
 800673c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800673e:	2b00      	cmp	r3, #0
 8006740:	d003      	beq.n	800674a <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006746:	6878      	ldr	r0, [r7, #4]
 8006748:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800674a:	687b      	ldr	r3, [r7, #4]
 800674c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006750:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006754:	687b      	ldr	r3, [r7, #4]
 8006756:	681b      	ldr	r3, [r3, #0]
 8006758:	689b      	ldr	r3, [r3, #8]
 800675a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800675e:	2b40      	cmp	r3, #64	@ 0x40
 8006760:	d005      	beq.n	800676e <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006762:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006766:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800676a:	2b00      	cmp	r3, #0
 800676c:	d04f      	beq.n	800680e <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800676e:	6878      	ldr	r0, [r7, #4]
 8006770:	f000 ff00 	bl	8007574 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	689b      	ldr	r3, [r3, #8]
 800677a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800677e:	2b40      	cmp	r3, #64	@ 0x40
 8006780:	d141      	bne.n	8006806 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006782:	687b      	ldr	r3, [r7, #4]
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	3308      	adds	r3, #8
 8006788:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800678c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006790:	e853 3f00 	ldrex	r3, [r3]
 8006794:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006798:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800679c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80067a0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80067a4:	687b      	ldr	r3, [r7, #4]
 80067a6:	681b      	ldr	r3, [r3, #0]
 80067a8:	3308      	adds	r3, #8
 80067aa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80067ae:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80067b2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80067b6:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80067ba:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80067be:	e841 2300 	strex	r3, r2, [r1]
 80067c2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80067c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d1d9      	bne.n	8006782 <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80067ce:	687b      	ldr	r3, [r7, #4]
 80067d0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	d013      	beq.n	80067fe <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80067d6:	687b      	ldr	r3, [r7, #4]
 80067d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067da:	4a13      	ldr	r2, [pc, #76]	@ (8006828 <HAL_UART_IRQHandler+0x29c>)
 80067dc:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067e2:	4618      	mov	r0, r3
 80067e4:	f7fc fab4 	bl	8002d50 <HAL_DMA_Abort_IT>
 80067e8:	4603      	mov	r3, r0
 80067ea:	2b00      	cmp	r3, #0
 80067ec:	d017      	beq.n	800681e <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80067f2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067f4:	687a      	ldr	r2, [r7, #4]
 80067f6:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 80067f8:	4610      	mov	r0, r2
 80067fa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80067fc:	e00f      	b.n	800681e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80067fe:	6878      	ldr	r0, [r7, #4]
 8006800:	f000 f9b6 	bl	8006b70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006804:	e00b      	b.n	800681e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006806:	6878      	ldr	r0, [r7, #4]
 8006808:	f000 f9b2 	bl	8006b70 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800680c:	e007      	b.n	800681e <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800680e:	6878      	ldr	r0, [r7, #4]
 8006810:	f000 f9ae 	bl	8006b70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	2200      	movs	r2, #0
 8006818:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 800681c:	e193      	b.n	8006b46 <HAL_UART_IRQHandler+0x5ba>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800681e:	bf00      	nop
    return;
 8006820:	e191      	b.n	8006b46 <HAL_UART_IRQHandler+0x5ba>
 8006822:	bf00      	nop
 8006824:	04000120 	.word	0x04000120
 8006828:	0800763d 	.word	0x0800763d

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800682c:	687b      	ldr	r3, [r7, #4]
 800682e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8006830:	2b01      	cmp	r3, #1
 8006832:	f040 814c 	bne.w	8006ace <HAL_UART_IRQHandler+0x542>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006836:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800683a:	f003 0310 	and.w	r3, r3, #16
 800683e:	2b00      	cmp	r3, #0
 8006840:	f000 8145 	beq.w	8006ace <HAL_UART_IRQHandler+0x542>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006844:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006848:	f003 0310 	and.w	r3, r3, #16
 800684c:	2b00      	cmp	r3, #0
 800684e:	f000 813e 	beq.w	8006ace <HAL_UART_IRQHandler+0x542>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	2210      	movs	r2, #16
 8006858:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	689b      	ldr	r3, [r3, #8]
 8006860:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006864:	2b40      	cmp	r3, #64	@ 0x40
 8006866:	f040 80b6 	bne.w	80069d6 <HAL_UART_IRQHandler+0x44a>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800686a:	687b      	ldr	r3, [r7, #4]
 800686c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800686e:	681b      	ldr	r3, [r3, #0]
 8006870:	685b      	ldr	r3, [r3, #4]
 8006872:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006876:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800687a:	2b00      	cmp	r3, #0
 800687c:	f000 8165 	beq.w	8006b4a <HAL_UART_IRQHandler+0x5be>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006880:	687b      	ldr	r3, [r7, #4]
 8006882:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 8006886:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800688a:	429a      	cmp	r2, r3
 800688c:	f080 815d 	bcs.w	8006b4a <HAL_UART_IRQHandler+0x5be>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006890:	687b      	ldr	r3, [r7, #4]
 8006892:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006896:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800689a:	687b      	ldr	r3, [r7, #4]
 800689c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800689e:	69db      	ldr	r3, [r3, #28]
 80068a0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068a4:	f000 8086 	beq.w	80069b4 <HAL_UART_IRQHandler+0x428>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068b0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80068b4:	e853 3f00 	ldrex	r3, [r3]
 80068b8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80068bc:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80068c0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80068c4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80068c8:	687b      	ldr	r3, [r7, #4]
 80068ca:	681b      	ldr	r3, [r3, #0]
 80068cc:	461a      	mov	r2, r3
 80068ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80068d2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80068d6:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80068da:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80068de:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80068e2:	e841 2300 	strex	r3, r2, [r1]
 80068e6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80068ea:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d1da      	bne.n	80068a8 <HAL_UART_IRQHandler+0x31c>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	3308      	adds	r3, #8
 80068f8:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80068fa:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80068fc:	e853 3f00 	ldrex	r3, [r3]
 8006900:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006902:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006904:	f023 0301 	bic.w	r3, r3, #1
 8006908:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800690c:	687b      	ldr	r3, [r7, #4]
 800690e:	681b      	ldr	r3, [r3, #0]
 8006910:	3308      	adds	r3, #8
 8006912:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006916:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800691a:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800691c:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800691e:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006922:	e841 2300 	strex	r3, r2, [r1]
 8006926:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006928:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800692a:	2b00      	cmp	r3, #0
 800692c:	d1e1      	bne.n	80068f2 <HAL_UART_IRQHandler+0x366>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	681b      	ldr	r3, [r3, #0]
 8006932:	3308      	adds	r3, #8
 8006934:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006936:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006938:	e853 3f00 	ldrex	r3, [r3]
 800693c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800693e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006940:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006944:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	3308      	adds	r3, #8
 800694e:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006952:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006954:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006956:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006958:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800695a:	e841 2300 	strex	r3, r2, [r1]
 800695e:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006960:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006962:	2b00      	cmp	r3, #0
 8006964:	d1e3      	bne.n	800692e <HAL_UART_IRQHandler+0x3a2>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	2220      	movs	r2, #32
 800696a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800696e:	687b      	ldr	r3, [r7, #4]
 8006970:	2200      	movs	r2, #0
 8006972:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006974:	687b      	ldr	r3, [r7, #4]
 8006976:	681b      	ldr	r3, [r3, #0]
 8006978:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800697a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800697c:	e853 3f00 	ldrex	r3, [r3]
 8006980:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006982:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006984:	f023 0310 	bic.w	r3, r3, #16
 8006988:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	681b      	ldr	r3, [r3, #0]
 8006990:	461a      	mov	r2, r3
 8006992:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006996:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006998:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800699a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800699c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800699e:	e841 2300 	strex	r3, r2, [r1]
 80069a2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80069a4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80069a6:	2b00      	cmp	r3, #0
 80069a8:	d1e4      	bne.n	8006974 <HAL_UART_IRQHandler+0x3e8>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80069aa:	687b      	ldr	r3, [r7, #4]
 80069ac:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80069ae:	4618      	mov	r0, r3
 80069b0:	f7fc f95e 	bl	8002c70 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80069b4:	687b      	ldr	r3, [r7, #4]
 80069b6:	2202      	movs	r2, #2
 80069b8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80069ba:	687b      	ldr	r3, [r7, #4]
 80069bc:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	1ad3      	subs	r3, r2, r3
 80069ca:	b29b      	uxth	r3, r3
 80069cc:	4619      	mov	r1, r3
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 f8d8 	bl	8006b84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80069d4:	e0b9      	b.n	8006b4a <HAL_UART_IRQHandler+0x5be>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80069dc:	687b      	ldr	r3, [r7, #4]
 80069de:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80069e2:	b29b      	uxth	r3, r3
 80069e4:	1ad3      	subs	r3, r2, r3
 80069e6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80069f0:	b29b      	uxth	r3, r3
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	f000 80ab 	beq.w	8006b4e <HAL_UART_IRQHandler+0x5c2>
          && (nb_rx_data > 0U))
 80069f8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80069fc:	2b00      	cmp	r3, #0
 80069fe:	f000 80a6 	beq.w	8006b4e <HAL_UART_IRQHandler+0x5c2>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	681b      	ldr	r3, [r3, #0]
 8006a06:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a08:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006a0a:	e853 3f00 	ldrex	r3, [r3]
 8006a0e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006a10:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006a12:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006a16:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	681b      	ldr	r3, [r3, #0]
 8006a1e:	461a      	mov	r2, r3
 8006a20:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006a24:	647b      	str	r3, [r7, #68]	@ 0x44
 8006a26:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a28:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006a2a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006a2c:	e841 2300 	strex	r3, r2, [r1]
 8006a30:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006a32:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006a34:	2b00      	cmp	r3, #0
 8006a36:	d1e4      	bne.n	8006a02 <HAL_UART_IRQHandler+0x476>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a38:	687b      	ldr	r3, [r7, #4]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	3308      	adds	r3, #8
 8006a3e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006a42:	e853 3f00 	ldrex	r3, [r3]
 8006a46:	623b      	str	r3, [r7, #32]
   return(result);
 8006a48:	6a3b      	ldr	r3, [r7, #32]
 8006a4a:	f023 0301 	bic.w	r3, r3, #1
 8006a4e:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006a52:	687b      	ldr	r3, [r7, #4]
 8006a54:	681b      	ldr	r3, [r3, #0]
 8006a56:	3308      	adds	r3, #8
 8006a58:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006a5c:	633a      	str	r2, [r7, #48]	@ 0x30
 8006a5e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a60:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006a62:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006a64:	e841 2300 	strex	r3, r2, [r1]
 8006a68:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006a6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006a6c:	2b00      	cmp	r3, #0
 8006a6e:	d1e3      	bne.n	8006a38 <HAL_UART_IRQHandler+0x4ac>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006a70:	687b      	ldr	r3, [r7, #4]
 8006a72:	2220      	movs	r2, #32
 8006a74:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2200      	movs	r2, #0
 8006a7c:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2200      	movs	r2, #0
 8006a82:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006a84:	687b      	ldr	r3, [r7, #4]
 8006a86:	681b      	ldr	r3, [r3, #0]
 8006a88:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a8a:	693b      	ldr	r3, [r7, #16]
 8006a8c:	e853 3f00 	ldrex	r3, [r3]
 8006a90:	60fb      	str	r3, [r7, #12]
   return(result);
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	f023 0310 	bic.w	r3, r3, #16
 8006a98:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	461a      	mov	r2, r3
 8006aa2:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006aa6:	61fb      	str	r3, [r7, #28]
 8006aa8:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006aaa:	69b9      	ldr	r1, [r7, #24]
 8006aac:	69fa      	ldr	r2, [r7, #28]
 8006aae:	e841 2300 	strex	r3, r2, [r1]
 8006ab2:	617b      	str	r3, [r7, #20]
   return(result);
 8006ab4:	697b      	ldr	r3, [r7, #20]
 8006ab6:	2b00      	cmp	r3, #0
 8006ab8:	d1e4      	bne.n	8006a84 <HAL_UART_IRQHandler+0x4f8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	2202      	movs	r2, #2
 8006abe:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006ac0:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006ac4:	4619      	mov	r1, r3
 8006ac6:	6878      	ldr	r0, [r7, #4]
 8006ac8:	f000 f85c 	bl	8006b84 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006acc:	e03f      	b.n	8006b4e <HAL_UART_IRQHandler+0x5c2>
  }
#if defined(USART_CR1_UESM)
#if defined(USART_CR3_WUFIE)

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006ace:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006ad2:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d00e      	beq.n	8006af8 <HAL_UART_IRQHandler+0x56c>
 8006ada:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006ade:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d008      	beq.n	8006af8 <HAL_UART_IRQHandler+0x56c>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	681b      	ldr	r3, [r3, #0]
 8006aea:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006aee:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006af0:	6878      	ldr	r0, [r7, #4]
 8006af2:	f000 f853 	bl	8006b9c <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006af6:	e02d      	b.n	8006b54 <HAL_UART_IRQHandler+0x5c8>
  }
#endif /* USART_CR3_WUFIE */
#endif /* USART_CR1_UESM */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8006af8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006afc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b00:	2b00      	cmp	r3, #0
 8006b02:	d00e      	beq.n	8006b22 <HAL_UART_IRQHandler+0x596>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8006b04:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b08:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b0c:	2b00      	cmp	r3, #0
 8006b0e:	d008      	beq.n	8006b22 <HAL_UART_IRQHandler+0x596>
  {
    if (huart->TxISR != NULL)
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b14:	2b00      	cmp	r3, #0
 8006b16:	d01c      	beq.n	8006b52 <HAL_UART_IRQHandler+0x5c6>
    {
      huart->TxISR(huart);
 8006b18:	687b      	ldr	r3, [r7, #4]
 8006b1a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b1c:	6878      	ldr	r0, [r7, #4]
 8006b1e:	4798      	blx	r3
    }
    return;
 8006b20:	e017      	b.n	8006b52 <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006b22:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b26:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b2a:	2b00      	cmp	r3, #0
 8006b2c:	d012      	beq.n	8006b54 <HAL_UART_IRQHandler+0x5c8>
 8006b2e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b32:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b36:	2b00      	cmp	r3, #0
 8006b38:	d00c      	beq.n	8006b54 <HAL_UART_IRQHandler+0x5c8>
  {
    UART_EndTransmit_IT(huart);
 8006b3a:	6878      	ldr	r0, [r7, #4]
 8006b3c:	f000 fd94 	bl	8007668 <UART_EndTransmit_IT>
    return;
 8006b40:	e008      	b.n	8006b54 <HAL_UART_IRQHandler+0x5c8>
      return;
 8006b42:	bf00      	nop
 8006b44:	e006      	b.n	8006b54 <HAL_UART_IRQHandler+0x5c8>
    return;
 8006b46:	bf00      	nop
 8006b48:	e004      	b.n	8006b54 <HAL_UART_IRQHandler+0x5c8>
      return;
 8006b4a:	bf00      	nop
 8006b4c:	e002      	b.n	8006b54 <HAL_UART_IRQHandler+0x5c8>
      return;
 8006b4e:	bf00      	nop
 8006b50:	e000      	b.n	8006b54 <HAL_UART_IRQHandler+0x5c8>
    return;
 8006b52:	bf00      	nop
  }

}
 8006b54:	37e8      	adds	r7, #232	@ 0xe8
 8006b56:	46bd      	mov	sp, r7
 8006b58:	bd80      	pop	{r7, pc}
 8006b5a:	bf00      	nop

08006b5c <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8006b5c:	b480      	push	{r7}
 8006b5e:	b083      	sub	sp, #12
 8006b60:	af00      	add	r7, sp, #0
 8006b62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8006b64:	bf00      	nop
 8006b66:	370c      	adds	r7, #12
 8006b68:	46bd      	mov	sp, r7
 8006b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b6e:	4770      	bx	lr

08006b70 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8006b70:	b480      	push	{r7}
 8006b72:	b083      	sub	sp, #12
 8006b74:	af00      	add	r7, sp, #0
 8006b76:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8006b78:	bf00      	nop
 8006b7a:	370c      	adds	r7, #12
 8006b7c:	46bd      	mov	sp, r7
 8006b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b82:	4770      	bx	lr

08006b84 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8006b84:	b480      	push	{r7}
 8006b86:	b083      	sub	sp, #12
 8006b88:	af00      	add	r7, sp, #0
 8006b8a:	6078      	str	r0, [r7, #4]
 8006b8c:	460b      	mov	r3, r1
 8006b8e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8006b90:	bf00      	nop
 8006b92:	370c      	adds	r7, #12
 8006b94:	46bd      	mov	sp, r7
 8006b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b9a:	4770      	bx	lr

08006b9c <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006b9c:	b480      	push	{r7}
 8006b9e:	b083      	sub	sp, #12
 8006ba0:	af00      	add	r7, sp, #0
 8006ba2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8006ba4:	bf00      	nop
 8006ba6:	370c      	adds	r7, #12
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006bae:	4770      	bx	lr

08006bb0 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006bb0:	b580      	push	{r7, lr}
 8006bb2:	b088      	sub	sp, #32
 8006bb4:	af00      	add	r7, sp, #0
 8006bb6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006bb8:	2300      	movs	r3, #0
 8006bba:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	689a      	ldr	r2, [r3, #8]
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	691b      	ldr	r3, [r3, #16]
 8006bc4:	431a      	orrs	r2, r3
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	695b      	ldr	r3, [r3, #20]
 8006bca:	431a      	orrs	r2, r3
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	69db      	ldr	r3, [r3, #28]
 8006bd0:	4313      	orrs	r3, r2
 8006bd2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	681b      	ldr	r3, [r3, #0]
 8006bd8:	681a      	ldr	r2, [r3, #0]
 8006bda:	4ba6      	ldr	r3, [pc, #664]	@ (8006e74 <UART_SetConfig+0x2c4>)
 8006bdc:	4013      	ands	r3, r2
 8006bde:	687a      	ldr	r2, [r7, #4]
 8006be0:	6812      	ldr	r2, [r2, #0]
 8006be2:	6979      	ldr	r1, [r7, #20]
 8006be4:	430b      	orrs	r3, r1
 8006be6:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	685b      	ldr	r3, [r3, #4]
 8006bee:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006bf2:	687b      	ldr	r3, [r7, #4]
 8006bf4:	68da      	ldr	r2, [r3, #12]
 8006bf6:	687b      	ldr	r3, [r7, #4]
 8006bf8:	681b      	ldr	r3, [r3, #0]
 8006bfa:	430a      	orrs	r2, r1
 8006bfc:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006bfe:	687b      	ldr	r3, [r7, #4]
 8006c00:	699b      	ldr	r3, [r3, #24]
 8006c02:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8006c04:	687b      	ldr	r3, [r7, #4]
 8006c06:	6a1b      	ldr	r3, [r3, #32]
 8006c08:	697a      	ldr	r2, [r7, #20]
 8006c0a:	4313      	orrs	r3, r2
 8006c0c:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006c0e:	687b      	ldr	r3, [r7, #4]
 8006c10:	681b      	ldr	r3, [r3, #0]
 8006c12:	689b      	ldr	r3, [r3, #8]
 8006c14:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	681b      	ldr	r3, [r3, #0]
 8006c1c:	697a      	ldr	r2, [r7, #20]
 8006c1e:	430a      	orrs	r2, r1
 8006c20:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	681b      	ldr	r3, [r3, #0]
 8006c26:	4a94      	ldr	r2, [pc, #592]	@ (8006e78 <UART_SetConfig+0x2c8>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d120      	bne.n	8006c6e <UART_SetConfig+0xbe>
 8006c2c:	4b93      	ldr	r3, [pc, #588]	@ (8006e7c <UART_SetConfig+0x2cc>)
 8006c2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c32:	f003 0303 	and.w	r3, r3, #3
 8006c36:	2b03      	cmp	r3, #3
 8006c38:	d816      	bhi.n	8006c68 <UART_SetConfig+0xb8>
 8006c3a:	a201      	add	r2, pc, #4	@ (adr r2, 8006c40 <UART_SetConfig+0x90>)
 8006c3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c40:	08006c51 	.word	0x08006c51
 8006c44:	08006c5d 	.word	0x08006c5d
 8006c48:	08006c57 	.word	0x08006c57
 8006c4c:	08006c63 	.word	0x08006c63
 8006c50:	2301      	movs	r3, #1
 8006c52:	77fb      	strb	r3, [r7, #31]
 8006c54:	e150      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006c56:	2302      	movs	r3, #2
 8006c58:	77fb      	strb	r3, [r7, #31]
 8006c5a:	e14d      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006c5c:	2304      	movs	r3, #4
 8006c5e:	77fb      	strb	r3, [r7, #31]
 8006c60:	e14a      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006c62:	2308      	movs	r3, #8
 8006c64:	77fb      	strb	r3, [r7, #31]
 8006c66:	e147      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006c68:	2310      	movs	r3, #16
 8006c6a:	77fb      	strb	r3, [r7, #31]
 8006c6c:	e144      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006c6e:	687b      	ldr	r3, [r7, #4]
 8006c70:	681b      	ldr	r3, [r3, #0]
 8006c72:	4a83      	ldr	r2, [pc, #524]	@ (8006e80 <UART_SetConfig+0x2d0>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d132      	bne.n	8006cde <UART_SetConfig+0x12e>
 8006c78:	4b80      	ldr	r3, [pc, #512]	@ (8006e7c <UART_SetConfig+0x2cc>)
 8006c7a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c7e:	f003 030c 	and.w	r3, r3, #12
 8006c82:	2b0c      	cmp	r3, #12
 8006c84:	d828      	bhi.n	8006cd8 <UART_SetConfig+0x128>
 8006c86:	a201      	add	r2, pc, #4	@ (adr r2, 8006c8c <UART_SetConfig+0xdc>)
 8006c88:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c8c:	08006cc1 	.word	0x08006cc1
 8006c90:	08006cd9 	.word	0x08006cd9
 8006c94:	08006cd9 	.word	0x08006cd9
 8006c98:	08006cd9 	.word	0x08006cd9
 8006c9c:	08006ccd 	.word	0x08006ccd
 8006ca0:	08006cd9 	.word	0x08006cd9
 8006ca4:	08006cd9 	.word	0x08006cd9
 8006ca8:	08006cd9 	.word	0x08006cd9
 8006cac:	08006cc7 	.word	0x08006cc7
 8006cb0:	08006cd9 	.word	0x08006cd9
 8006cb4:	08006cd9 	.word	0x08006cd9
 8006cb8:	08006cd9 	.word	0x08006cd9
 8006cbc:	08006cd3 	.word	0x08006cd3
 8006cc0:	2300      	movs	r3, #0
 8006cc2:	77fb      	strb	r3, [r7, #31]
 8006cc4:	e118      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006cc6:	2302      	movs	r3, #2
 8006cc8:	77fb      	strb	r3, [r7, #31]
 8006cca:	e115      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006ccc:	2304      	movs	r3, #4
 8006cce:	77fb      	strb	r3, [r7, #31]
 8006cd0:	e112      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006cd2:	2308      	movs	r3, #8
 8006cd4:	77fb      	strb	r3, [r7, #31]
 8006cd6:	e10f      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006cd8:	2310      	movs	r3, #16
 8006cda:	77fb      	strb	r3, [r7, #31]
 8006cdc:	e10c      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006cde:	687b      	ldr	r3, [r7, #4]
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	4a68      	ldr	r2, [pc, #416]	@ (8006e84 <UART_SetConfig+0x2d4>)
 8006ce4:	4293      	cmp	r3, r2
 8006ce6:	d120      	bne.n	8006d2a <UART_SetConfig+0x17a>
 8006ce8:	4b64      	ldr	r3, [pc, #400]	@ (8006e7c <UART_SetConfig+0x2cc>)
 8006cea:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cee:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8006cf2:	2b30      	cmp	r3, #48	@ 0x30
 8006cf4:	d013      	beq.n	8006d1e <UART_SetConfig+0x16e>
 8006cf6:	2b30      	cmp	r3, #48	@ 0x30
 8006cf8:	d814      	bhi.n	8006d24 <UART_SetConfig+0x174>
 8006cfa:	2b20      	cmp	r3, #32
 8006cfc:	d009      	beq.n	8006d12 <UART_SetConfig+0x162>
 8006cfe:	2b20      	cmp	r3, #32
 8006d00:	d810      	bhi.n	8006d24 <UART_SetConfig+0x174>
 8006d02:	2b00      	cmp	r3, #0
 8006d04:	d002      	beq.n	8006d0c <UART_SetConfig+0x15c>
 8006d06:	2b10      	cmp	r3, #16
 8006d08:	d006      	beq.n	8006d18 <UART_SetConfig+0x168>
 8006d0a:	e00b      	b.n	8006d24 <UART_SetConfig+0x174>
 8006d0c:	2300      	movs	r3, #0
 8006d0e:	77fb      	strb	r3, [r7, #31]
 8006d10:	e0f2      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006d12:	2302      	movs	r3, #2
 8006d14:	77fb      	strb	r3, [r7, #31]
 8006d16:	e0ef      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006d18:	2304      	movs	r3, #4
 8006d1a:	77fb      	strb	r3, [r7, #31]
 8006d1c:	e0ec      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006d1e:	2308      	movs	r3, #8
 8006d20:	77fb      	strb	r3, [r7, #31]
 8006d22:	e0e9      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006d24:	2310      	movs	r3, #16
 8006d26:	77fb      	strb	r3, [r7, #31]
 8006d28:	e0e6      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006d2a:	687b      	ldr	r3, [r7, #4]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	4a56      	ldr	r2, [pc, #344]	@ (8006e88 <UART_SetConfig+0x2d8>)
 8006d30:	4293      	cmp	r3, r2
 8006d32:	d120      	bne.n	8006d76 <UART_SetConfig+0x1c6>
 8006d34:	4b51      	ldr	r3, [pc, #324]	@ (8006e7c <UART_SetConfig+0x2cc>)
 8006d36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d3a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8006d3e:	2bc0      	cmp	r3, #192	@ 0xc0
 8006d40:	d013      	beq.n	8006d6a <UART_SetConfig+0x1ba>
 8006d42:	2bc0      	cmp	r3, #192	@ 0xc0
 8006d44:	d814      	bhi.n	8006d70 <UART_SetConfig+0x1c0>
 8006d46:	2b80      	cmp	r3, #128	@ 0x80
 8006d48:	d009      	beq.n	8006d5e <UART_SetConfig+0x1ae>
 8006d4a:	2b80      	cmp	r3, #128	@ 0x80
 8006d4c:	d810      	bhi.n	8006d70 <UART_SetConfig+0x1c0>
 8006d4e:	2b00      	cmp	r3, #0
 8006d50:	d002      	beq.n	8006d58 <UART_SetConfig+0x1a8>
 8006d52:	2b40      	cmp	r3, #64	@ 0x40
 8006d54:	d006      	beq.n	8006d64 <UART_SetConfig+0x1b4>
 8006d56:	e00b      	b.n	8006d70 <UART_SetConfig+0x1c0>
 8006d58:	2300      	movs	r3, #0
 8006d5a:	77fb      	strb	r3, [r7, #31]
 8006d5c:	e0cc      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006d5e:	2302      	movs	r3, #2
 8006d60:	77fb      	strb	r3, [r7, #31]
 8006d62:	e0c9      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006d64:	2304      	movs	r3, #4
 8006d66:	77fb      	strb	r3, [r7, #31]
 8006d68:	e0c6      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006d6a:	2308      	movs	r3, #8
 8006d6c:	77fb      	strb	r3, [r7, #31]
 8006d6e:	e0c3      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006d70:	2310      	movs	r3, #16
 8006d72:	77fb      	strb	r3, [r7, #31]
 8006d74:	e0c0      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	681b      	ldr	r3, [r3, #0]
 8006d7a:	4a44      	ldr	r2, [pc, #272]	@ (8006e8c <UART_SetConfig+0x2dc>)
 8006d7c:	4293      	cmp	r3, r2
 8006d7e:	d125      	bne.n	8006dcc <UART_SetConfig+0x21c>
 8006d80:	4b3e      	ldr	r3, [pc, #248]	@ (8006e7c <UART_SetConfig+0x2cc>)
 8006d82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006d86:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006d8a:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d8e:	d017      	beq.n	8006dc0 <UART_SetConfig+0x210>
 8006d90:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006d94:	d817      	bhi.n	8006dc6 <UART_SetConfig+0x216>
 8006d96:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006d9a:	d00b      	beq.n	8006db4 <UART_SetConfig+0x204>
 8006d9c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006da0:	d811      	bhi.n	8006dc6 <UART_SetConfig+0x216>
 8006da2:	2b00      	cmp	r3, #0
 8006da4:	d003      	beq.n	8006dae <UART_SetConfig+0x1fe>
 8006da6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006daa:	d006      	beq.n	8006dba <UART_SetConfig+0x20a>
 8006dac:	e00b      	b.n	8006dc6 <UART_SetConfig+0x216>
 8006dae:	2300      	movs	r3, #0
 8006db0:	77fb      	strb	r3, [r7, #31]
 8006db2:	e0a1      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006db4:	2302      	movs	r3, #2
 8006db6:	77fb      	strb	r3, [r7, #31]
 8006db8:	e09e      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006dba:	2304      	movs	r3, #4
 8006dbc:	77fb      	strb	r3, [r7, #31]
 8006dbe:	e09b      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006dc0:	2308      	movs	r3, #8
 8006dc2:	77fb      	strb	r3, [r7, #31]
 8006dc4:	e098      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006dc6:	2310      	movs	r3, #16
 8006dc8:	77fb      	strb	r3, [r7, #31]
 8006dca:	e095      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006dcc:	687b      	ldr	r3, [r7, #4]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	4a2f      	ldr	r2, [pc, #188]	@ (8006e90 <UART_SetConfig+0x2e0>)
 8006dd2:	4293      	cmp	r3, r2
 8006dd4:	d125      	bne.n	8006e22 <UART_SetConfig+0x272>
 8006dd6:	4b29      	ldr	r3, [pc, #164]	@ (8006e7c <UART_SetConfig+0x2cc>)
 8006dd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006ddc:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8006de0:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006de4:	d017      	beq.n	8006e16 <UART_SetConfig+0x266>
 8006de6:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006dea:	d817      	bhi.n	8006e1c <UART_SetConfig+0x26c>
 8006dec:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006df0:	d00b      	beq.n	8006e0a <UART_SetConfig+0x25a>
 8006df2:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006df6:	d811      	bhi.n	8006e1c <UART_SetConfig+0x26c>
 8006df8:	2b00      	cmp	r3, #0
 8006dfa:	d003      	beq.n	8006e04 <UART_SetConfig+0x254>
 8006dfc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006e00:	d006      	beq.n	8006e10 <UART_SetConfig+0x260>
 8006e02:	e00b      	b.n	8006e1c <UART_SetConfig+0x26c>
 8006e04:	2301      	movs	r3, #1
 8006e06:	77fb      	strb	r3, [r7, #31]
 8006e08:	e076      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006e0a:	2302      	movs	r3, #2
 8006e0c:	77fb      	strb	r3, [r7, #31]
 8006e0e:	e073      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006e10:	2304      	movs	r3, #4
 8006e12:	77fb      	strb	r3, [r7, #31]
 8006e14:	e070      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006e16:	2308      	movs	r3, #8
 8006e18:	77fb      	strb	r3, [r7, #31]
 8006e1a:	e06d      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006e1c:	2310      	movs	r3, #16
 8006e1e:	77fb      	strb	r3, [r7, #31]
 8006e20:	e06a      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	681b      	ldr	r3, [r3, #0]
 8006e26:	4a1b      	ldr	r2, [pc, #108]	@ (8006e94 <UART_SetConfig+0x2e4>)
 8006e28:	4293      	cmp	r3, r2
 8006e2a:	d138      	bne.n	8006e9e <UART_SetConfig+0x2ee>
 8006e2c:	4b13      	ldr	r3, [pc, #76]	@ (8006e7c <UART_SetConfig+0x2cc>)
 8006e2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006e32:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8006e36:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006e3a:	d017      	beq.n	8006e6c <UART_SetConfig+0x2bc>
 8006e3c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8006e40:	d82a      	bhi.n	8006e98 <UART_SetConfig+0x2e8>
 8006e42:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e46:	d00b      	beq.n	8006e60 <UART_SetConfig+0x2b0>
 8006e48:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006e4c:	d824      	bhi.n	8006e98 <UART_SetConfig+0x2e8>
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d003      	beq.n	8006e5a <UART_SetConfig+0x2aa>
 8006e52:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e56:	d006      	beq.n	8006e66 <UART_SetConfig+0x2b6>
 8006e58:	e01e      	b.n	8006e98 <UART_SetConfig+0x2e8>
 8006e5a:	2300      	movs	r3, #0
 8006e5c:	77fb      	strb	r3, [r7, #31]
 8006e5e:	e04b      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006e60:	2302      	movs	r3, #2
 8006e62:	77fb      	strb	r3, [r7, #31]
 8006e64:	e048      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006e66:	2304      	movs	r3, #4
 8006e68:	77fb      	strb	r3, [r7, #31]
 8006e6a:	e045      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006e6c:	2308      	movs	r3, #8
 8006e6e:	77fb      	strb	r3, [r7, #31]
 8006e70:	e042      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006e72:	bf00      	nop
 8006e74:	efff69f3 	.word	0xefff69f3
 8006e78:	40011000 	.word	0x40011000
 8006e7c:	40023800 	.word	0x40023800
 8006e80:	40004400 	.word	0x40004400
 8006e84:	40004800 	.word	0x40004800
 8006e88:	40004c00 	.word	0x40004c00
 8006e8c:	40005000 	.word	0x40005000
 8006e90:	40011400 	.word	0x40011400
 8006e94:	40007800 	.word	0x40007800
 8006e98:	2310      	movs	r3, #16
 8006e9a:	77fb      	strb	r3, [r7, #31]
 8006e9c:	e02c      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	4a72      	ldr	r2, [pc, #456]	@ (800706c <UART_SetConfig+0x4bc>)
 8006ea4:	4293      	cmp	r3, r2
 8006ea6:	d125      	bne.n	8006ef4 <UART_SetConfig+0x344>
 8006ea8:	4b71      	ldr	r3, [pc, #452]	@ (8007070 <UART_SetConfig+0x4c0>)
 8006eaa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006eae:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8006eb2:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006eb6:	d017      	beq.n	8006ee8 <UART_SetConfig+0x338>
 8006eb8:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8006ebc:	d817      	bhi.n	8006eee <UART_SetConfig+0x33e>
 8006ebe:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ec2:	d00b      	beq.n	8006edc <UART_SetConfig+0x32c>
 8006ec4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006ec8:	d811      	bhi.n	8006eee <UART_SetConfig+0x33e>
 8006eca:	2b00      	cmp	r3, #0
 8006ecc:	d003      	beq.n	8006ed6 <UART_SetConfig+0x326>
 8006ece:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006ed2:	d006      	beq.n	8006ee2 <UART_SetConfig+0x332>
 8006ed4:	e00b      	b.n	8006eee <UART_SetConfig+0x33e>
 8006ed6:	2300      	movs	r3, #0
 8006ed8:	77fb      	strb	r3, [r7, #31]
 8006eda:	e00d      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006edc:	2302      	movs	r3, #2
 8006ede:	77fb      	strb	r3, [r7, #31]
 8006ee0:	e00a      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006ee2:	2304      	movs	r3, #4
 8006ee4:	77fb      	strb	r3, [r7, #31]
 8006ee6:	e007      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006ee8:	2308      	movs	r3, #8
 8006eea:	77fb      	strb	r3, [r7, #31]
 8006eec:	e004      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006eee:	2310      	movs	r3, #16
 8006ef0:	77fb      	strb	r3, [r7, #31]
 8006ef2:	e001      	b.n	8006ef8 <UART_SetConfig+0x348>
 8006ef4:	2310      	movs	r3, #16
 8006ef6:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006ef8:	687b      	ldr	r3, [r7, #4]
 8006efa:	69db      	ldr	r3, [r3, #28]
 8006efc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006f00:	d15b      	bne.n	8006fba <UART_SetConfig+0x40a>
  {
    switch (clocksource)
 8006f02:	7ffb      	ldrb	r3, [r7, #31]
 8006f04:	2b08      	cmp	r3, #8
 8006f06:	d828      	bhi.n	8006f5a <UART_SetConfig+0x3aa>
 8006f08:	a201      	add	r2, pc, #4	@ (adr r2, 8006f10 <UART_SetConfig+0x360>)
 8006f0a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006f0e:	bf00      	nop
 8006f10:	08006f35 	.word	0x08006f35
 8006f14:	08006f3d 	.word	0x08006f3d
 8006f18:	08006f45 	.word	0x08006f45
 8006f1c:	08006f5b 	.word	0x08006f5b
 8006f20:	08006f4b 	.word	0x08006f4b
 8006f24:	08006f5b 	.word	0x08006f5b
 8006f28:	08006f5b 	.word	0x08006f5b
 8006f2c:	08006f5b 	.word	0x08006f5b
 8006f30:	08006f53 	.word	0x08006f53
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006f34:	f7fd f990 	bl	8004258 <HAL_RCC_GetPCLK1Freq>
 8006f38:	61b8      	str	r0, [r7, #24]
        break;
 8006f3a:	e013      	b.n	8006f64 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006f3c:	f7fd f9a0 	bl	8004280 <HAL_RCC_GetPCLK2Freq>
 8006f40:	61b8      	str	r0, [r7, #24]
        break;
 8006f42:	e00f      	b.n	8006f64 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006f44:	4b4b      	ldr	r3, [pc, #300]	@ (8007074 <UART_SetConfig+0x4c4>)
 8006f46:	61bb      	str	r3, [r7, #24]
        break;
 8006f48:	e00c      	b.n	8006f64 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8006f4a:	f7fd f873 	bl	8004034 <HAL_RCC_GetSysClockFreq>
 8006f4e:	61b8      	str	r0, [r7, #24]
        break;
 8006f50:	e008      	b.n	8006f64 <UART_SetConfig+0x3b4>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8006f52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006f56:	61bb      	str	r3, [r7, #24]
        break;
 8006f58:	e004      	b.n	8006f64 <UART_SetConfig+0x3b4>
      default:
        pclk = 0U;
 8006f5a:	2300      	movs	r3, #0
 8006f5c:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8006f5e:	2301      	movs	r3, #1
 8006f60:	77bb      	strb	r3, [r7, #30]
        break;
 8006f62:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006f64:	69bb      	ldr	r3, [r7, #24]
 8006f66:	2b00      	cmp	r3, #0
 8006f68:	d074      	beq.n	8007054 <UART_SetConfig+0x4a4>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8006f6a:	69bb      	ldr	r3, [r7, #24]
 8006f6c:	005a      	lsls	r2, r3, #1
 8006f6e:	687b      	ldr	r3, [r7, #4]
 8006f70:	685b      	ldr	r3, [r3, #4]
 8006f72:	085b      	lsrs	r3, r3, #1
 8006f74:	441a      	add	r2, r3
 8006f76:	687b      	ldr	r3, [r7, #4]
 8006f78:	685b      	ldr	r3, [r3, #4]
 8006f7a:	fbb2 f3f3 	udiv	r3, r2, r3
 8006f7e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006f80:	693b      	ldr	r3, [r7, #16]
 8006f82:	2b0f      	cmp	r3, #15
 8006f84:	d916      	bls.n	8006fb4 <UART_SetConfig+0x404>
 8006f86:	693b      	ldr	r3, [r7, #16]
 8006f88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f8c:	d212      	bcs.n	8006fb4 <UART_SetConfig+0x404>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006f8e:	693b      	ldr	r3, [r7, #16]
 8006f90:	b29b      	uxth	r3, r3
 8006f92:	f023 030f 	bic.w	r3, r3, #15
 8006f96:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006f98:	693b      	ldr	r3, [r7, #16]
 8006f9a:	085b      	lsrs	r3, r3, #1
 8006f9c:	b29b      	uxth	r3, r3
 8006f9e:	f003 0307 	and.w	r3, r3, #7
 8006fa2:	b29a      	uxth	r2, r3
 8006fa4:	89fb      	ldrh	r3, [r7, #14]
 8006fa6:	4313      	orrs	r3, r2
 8006fa8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	89fa      	ldrh	r2, [r7, #14]
 8006fb0:	60da      	str	r2, [r3, #12]
 8006fb2:	e04f      	b.n	8007054 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8006fb4:	2301      	movs	r3, #1
 8006fb6:	77bb      	strb	r3, [r7, #30]
 8006fb8:	e04c      	b.n	8007054 <UART_SetConfig+0x4a4>
      }
    }
  }
  else
  {
    switch (clocksource)
 8006fba:	7ffb      	ldrb	r3, [r7, #31]
 8006fbc:	2b08      	cmp	r3, #8
 8006fbe:	d828      	bhi.n	8007012 <UART_SetConfig+0x462>
 8006fc0:	a201      	add	r2, pc, #4	@ (adr r2, 8006fc8 <UART_SetConfig+0x418>)
 8006fc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fc6:	bf00      	nop
 8006fc8:	08006fed 	.word	0x08006fed
 8006fcc:	08006ff5 	.word	0x08006ff5
 8006fd0:	08006ffd 	.word	0x08006ffd
 8006fd4:	08007013 	.word	0x08007013
 8006fd8:	08007003 	.word	0x08007003
 8006fdc:	08007013 	.word	0x08007013
 8006fe0:	08007013 	.word	0x08007013
 8006fe4:	08007013 	.word	0x08007013
 8006fe8:	0800700b 	.word	0x0800700b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8006fec:	f7fd f934 	bl	8004258 <HAL_RCC_GetPCLK1Freq>
 8006ff0:	61b8      	str	r0, [r7, #24]
        break;
 8006ff2:	e013      	b.n	800701c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8006ff4:	f7fd f944 	bl	8004280 <HAL_RCC_GetPCLK2Freq>
 8006ff8:	61b8      	str	r0, [r7, #24]
        break;
 8006ffa:	e00f      	b.n	800701c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8006ffc:	4b1d      	ldr	r3, [pc, #116]	@ (8007074 <UART_SetConfig+0x4c4>)
 8006ffe:	61bb      	str	r3, [r7, #24]
        break;
 8007000:	e00c      	b.n	800701c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007002:	f7fd f817 	bl	8004034 <HAL_RCC_GetSysClockFreq>
 8007006:	61b8      	str	r0, [r7, #24]
        break;
 8007008:	e008      	b.n	800701c <UART_SetConfig+0x46c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800700a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800700e:	61bb      	str	r3, [r7, #24]
        break;
 8007010:	e004      	b.n	800701c <UART_SetConfig+0x46c>
      default:
        pclk = 0U;
 8007012:	2300      	movs	r3, #0
 8007014:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8007016:	2301      	movs	r3, #1
 8007018:	77bb      	strb	r3, [r7, #30]
        break;
 800701a:	bf00      	nop
    }

    if (pclk != 0U)
 800701c:	69bb      	ldr	r3, [r7, #24]
 800701e:	2b00      	cmp	r3, #0
 8007020:	d018      	beq.n	8007054 <UART_SetConfig+0x4a4>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	085a      	lsrs	r2, r3, #1
 8007028:	69bb      	ldr	r3, [r7, #24]
 800702a:	441a      	add	r2, r3
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	685b      	ldr	r3, [r3, #4]
 8007030:	fbb2 f3f3 	udiv	r3, r2, r3
 8007034:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007036:	693b      	ldr	r3, [r7, #16]
 8007038:	2b0f      	cmp	r3, #15
 800703a:	d909      	bls.n	8007050 <UART_SetConfig+0x4a0>
 800703c:	693b      	ldr	r3, [r7, #16]
 800703e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007042:	d205      	bcs.n	8007050 <UART_SetConfig+0x4a0>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8007044:	693b      	ldr	r3, [r7, #16]
 8007046:	b29a      	uxth	r2, r3
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	681b      	ldr	r3, [r3, #0]
 800704c:	60da      	str	r2, [r3, #12]
 800704e:	e001      	b.n	8007054 <UART_SetConfig+0x4a4>
      }
      else
      {
        ret = HAL_ERROR;
 8007050:	2301      	movs	r3, #1
 8007052:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	2200      	movs	r2, #0
 8007058:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	2200      	movs	r2, #0
 800705e:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8007060:	7fbb      	ldrb	r3, [r7, #30]
}
 8007062:	4618      	mov	r0, r3
 8007064:	3720      	adds	r7, #32
 8007066:	46bd      	mov	sp, r7
 8007068:	bd80      	pop	{r7, pc}
 800706a:	bf00      	nop
 800706c:	40007c00 	.word	0x40007c00
 8007070:	40023800 	.word	0x40023800
 8007074:	00f42400 	.word	0x00f42400

08007078 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8007078:	b480      	push	{r7}
 800707a:	b083      	sub	sp, #12
 800707c:	af00      	add	r7, sp, #0
 800707e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007084:	f003 0308 	and.w	r3, r3, #8
 8007088:	2b00      	cmp	r3, #0
 800708a:	d00a      	beq.n	80070a2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800708c:	687b      	ldr	r3, [r7, #4]
 800708e:	681b      	ldr	r3, [r3, #0]
 8007090:	685b      	ldr	r3, [r3, #4]
 8007092:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	430a      	orrs	r2, r1
 80070a0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070a6:	f003 0301 	and.w	r3, r3, #1
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d00a      	beq.n	80070c4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	681b      	ldr	r3, [r3, #0]
 80070b2:	685b      	ldr	r3, [r3, #4]
 80070b4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	681b      	ldr	r3, [r3, #0]
 80070c0:	430a      	orrs	r2, r1
 80070c2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070c8:	f003 0302 	and.w	r3, r3, #2
 80070cc:	2b00      	cmp	r3, #0
 80070ce:	d00a      	beq.n	80070e6 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	681b      	ldr	r3, [r3, #0]
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80070da:	687b      	ldr	r3, [r7, #4]
 80070dc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	430a      	orrs	r2, r1
 80070e4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80070e6:	687b      	ldr	r3, [r7, #4]
 80070e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80070ea:	f003 0304 	and.w	r3, r3, #4
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d00a      	beq.n	8007108 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	681b      	ldr	r3, [r3, #0]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	681b      	ldr	r3, [r3, #0]
 8007104:	430a      	orrs	r2, r1
 8007106:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800710c:	f003 0310 	and.w	r3, r3, #16
 8007110:	2b00      	cmp	r3, #0
 8007112:	d00a      	beq.n	800712a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	689b      	ldr	r3, [r3, #8]
 800711a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	430a      	orrs	r2, r1
 8007128:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800712e:	f003 0320 	and.w	r3, r3, #32
 8007132:	2b00      	cmp	r3, #0
 8007134:	d00a      	beq.n	800714c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8007136:	687b      	ldr	r3, [r7, #4]
 8007138:	681b      	ldr	r3, [r3, #0]
 800713a:	689b      	ldr	r3, [r3, #8]
 800713c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	681b      	ldr	r3, [r3, #0]
 8007148:	430a      	orrs	r2, r1
 800714a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800714c:	687b      	ldr	r3, [r7, #4]
 800714e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007150:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007154:	2b00      	cmp	r3, #0
 8007156:	d01a      	beq.n	800718e <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007158:	687b      	ldr	r3, [r7, #4]
 800715a:	681b      	ldr	r3, [r3, #0]
 800715c:	685b      	ldr	r3, [r3, #4]
 800715e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8007162:	687b      	ldr	r3, [r7, #4]
 8007164:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8007166:	687b      	ldr	r3, [r7, #4]
 8007168:	681b      	ldr	r3, [r3, #0]
 800716a:	430a      	orrs	r2, r1
 800716c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800716e:	687b      	ldr	r3, [r7, #4]
 8007170:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007172:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8007176:	d10a      	bne.n	800718e <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	685b      	ldr	r3, [r3, #4]
 800717e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8007182:	687b      	ldr	r3, [r7, #4]
 8007184:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007186:	687b      	ldr	r3, [r7, #4]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	430a      	orrs	r2, r1
 800718c:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800718e:	687b      	ldr	r3, [r7, #4]
 8007190:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007192:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007196:	2b00      	cmp	r3, #0
 8007198:	d00a      	beq.n	80071b0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	685b      	ldr	r3, [r3, #4]
 80071a0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80071a8:	687b      	ldr	r3, [r7, #4]
 80071aa:	681b      	ldr	r3, [r3, #0]
 80071ac:	430a      	orrs	r2, r1
 80071ae:	605a      	str	r2, [r3, #4]
  }
}
 80071b0:	bf00      	nop
 80071b2:	370c      	adds	r7, #12
 80071b4:	46bd      	mov	sp, r7
 80071b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071ba:	4770      	bx	lr

080071bc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80071bc:	b580      	push	{r7, lr}
 80071be:	b098      	sub	sp, #96	@ 0x60
 80071c0:	af02      	add	r7, sp, #8
 80071c2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80071c4:	687b      	ldr	r3, [r7, #4]
 80071c6:	2200      	movs	r2, #0
 80071c8:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80071cc:	f7fb fb60 	bl	8002890 <HAL_GetTick>
 80071d0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80071d2:	687b      	ldr	r3, [r7, #4]
 80071d4:	681b      	ldr	r3, [r3, #0]
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	f003 0308 	and.w	r3, r3, #8
 80071dc:	2b08      	cmp	r3, #8
 80071de:	d12e      	bne.n	800723e <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80071e0:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80071e4:	9300      	str	r3, [sp, #0]
 80071e6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80071e8:	2200      	movs	r2, #0
 80071ea:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80071ee:	6878      	ldr	r0, [r7, #4]
 80071f0:	f000 f88c 	bl	800730c <UART_WaitOnFlagUntilTimeout>
 80071f4:	4603      	mov	r3, r0
 80071f6:	2b00      	cmp	r3, #0
 80071f8:	d021      	beq.n	800723e <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007200:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007202:	e853 3f00 	ldrex	r3, [r3]
 8007206:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007208:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800720a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800720e:	653b      	str	r3, [r7, #80]	@ 0x50
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	461a      	mov	r2, r3
 8007216:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007218:	647b      	str	r3, [r7, #68]	@ 0x44
 800721a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800721c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800721e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007220:	e841 2300 	strex	r3, r2, [r1]
 8007224:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007226:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007228:	2b00      	cmp	r3, #0
 800722a:	d1e6      	bne.n	80071fa <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800722c:	687b      	ldr	r3, [r7, #4]
 800722e:	2220      	movs	r2, #32
 8007230:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	2200      	movs	r2, #0
 8007236:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800723a:	2303      	movs	r3, #3
 800723c:	e062      	b.n	8007304 <UART_CheckIdleState+0x148>
    }
  }
#if defined(USART_ISR_REACK)

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	681b      	ldr	r3, [r3, #0]
 8007244:	f003 0304 	and.w	r3, r3, #4
 8007248:	2b04      	cmp	r3, #4
 800724a:	d149      	bne.n	80072e0 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800724c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8007250:	9300      	str	r3, [sp, #0]
 8007252:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007254:	2200      	movs	r2, #0
 8007256:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800725a:	6878      	ldr	r0, [r7, #4]
 800725c:	f000 f856 	bl	800730c <UART_WaitOnFlagUntilTimeout>
 8007260:	4603      	mov	r3, r0
 8007262:	2b00      	cmp	r3, #0
 8007264:	d03c      	beq.n	80072e0 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800726c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800726e:	e853 3f00 	ldrex	r3, [r3]
 8007272:	623b      	str	r3, [r7, #32]
   return(result);
 8007274:	6a3b      	ldr	r3, [r7, #32]
 8007276:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800727a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	681b      	ldr	r3, [r3, #0]
 8007280:	461a      	mov	r2, r3
 8007282:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007284:	633b      	str	r3, [r7, #48]	@ 0x30
 8007286:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007288:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800728a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800728c:	e841 2300 	strex	r3, r2, [r1]
 8007290:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007292:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007294:	2b00      	cmp	r3, #0
 8007296:	d1e6      	bne.n	8007266 <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007298:	687b      	ldr	r3, [r7, #4]
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	3308      	adds	r3, #8
 800729e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80072a0:	693b      	ldr	r3, [r7, #16]
 80072a2:	e853 3f00 	ldrex	r3, [r3]
 80072a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80072a8:	68fb      	ldr	r3, [r7, #12]
 80072aa:	f023 0301 	bic.w	r3, r3, #1
 80072ae:	64bb      	str	r3, [r7, #72]	@ 0x48
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	681b      	ldr	r3, [r3, #0]
 80072b4:	3308      	adds	r3, #8
 80072b6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80072b8:	61fa      	str	r2, [r7, #28]
 80072ba:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80072bc:	69b9      	ldr	r1, [r7, #24]
 80072be:	69fa      	ldr	r2, [r7, #28]
 80072c0:	e841 2300 	strex	r3, r2, [r1]
 80072c4:	617b      	str	r3, [r7, #20]
   return(result);
 80072c6:	697b      	ldr	r3, [r7, #20]
 80072c8:	2b00      	cmp	r3, #0
 80072ca:	d1e5      	bne.n	8007298 <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	2220      	movs	r2, #32
 80072d0:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	2200      	movs	r2, #0
 80072d8:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80072dc:	2303      	movs	r3, #3
 80072de:	e011      	b.n	8007304 <UART_CheckIdleState+0x148>
    }
  }
#endif /* USART_ISR_REACK */

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80072e0:	687b      	ldr	r3, [r7, #4]
 80072e2:	2220      	movs	r2, #32
 80072e4:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80072e6:	687b      	ldr	r3, [r7, #4]
 80072e8:	2220      	movs	r2, #32
 80072ea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	2200      	movs	r2, #0
 80072f2:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2200      	movs	r2, #0
 80072f8:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	2200      	movs	r2, #0
 80072fe:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 8007302:	2300      	movs	r3, #0
}
 8007304:	4618      	mov	r0, r3
 8007306:	3758      	adds	r7, #88	@ 0x58
 8007308:	46bd      	mov	sp, r7
 800730a:	bd80      	pop	{r7, pc}

0800730c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800730c:	b580      	push	{r7, lr}
 800730e:	b084      	sub	sp, #16
 8007310:	af00      	add	r7, sp, #0
 8007312:	60f8      	str	r0, [r7, #12]
 8007314:	60b9      	str	r1, [r7, #8]
 8007316:	603b      	str	r3, [r7, #0]
 8007318:	4613      	mov	r3, r2
 800731a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800731c:	e04f      	b.n	80073be <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800731e:	69bb      	ldr	r3, [r7, #24]
 8007320:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007324:	d04b      	beq.n	80073be <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007326:	f7fb fab3 	bl	8002890 <HAL_GetTick>
 800732a:	4602      	mov	r2, r0
 800732c:	683b      	ldr	r3, [r7, #0]
 800732e:	1ad3      	subs	r3, r2, r3
 8007330:	69ba      	ldr	r2, [r7, #24]
 8007332:	429a      	cmp	r2, r3
 8007334:	d302      	bcc.n	800733c <UART_WaitOnFlagUntilTimeout+0x30>
 8007336:	69bb      	ldr	r3, [r7, #24]
 8007338:	2b00      	cmp	r3, #0
 800733a:	d101      	bne.n	8007340 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800733c:	2303      	movs	r3, #3
 800733e:	e04e      	b.n	80073de <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	f003 0304 	and.w	r3, r3, #4
 800734a:	2b00      	cmp	r3, #0
 800734c:	d037      	beq.n	80073be <UART_WaitOnFlagUntilTimeout+0xb2>
 800734e:	68bb      	ldr	r3, [r7, #8]
 8007350:	2b80      	cmp	r3, #128	@ 0x80
 8007352:	d034      	beq.n	80073be <UART_WaitOnFlagUntilTimeout+0xb2>
 8007354:	68bb      	ldr	r3, [r7, #8]
 8007356:	2b40      	cmp	r3, #64	@ 0x40
 8007358:	d031      	beq.n	80073be <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	681b      	ldr	r3, [r3, #0]
 800735e:	69db      	ldr	r3, [r3, #28]
 8007360:	f003 0308 	and.w	r3, r3, #8
 8007364:	2b08      	cmp	r3, #8
 8007366:	d110      	bne.n	800738a <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007368:	68fb      	ldr	r3, [r7, #12]
 800736a:	681b      	ldr	r3, [r3, #0]
 800736c:	2208      	movs	r2, #8
 800736e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8007370:	68f8      	ldr	r0, [r7, #12]
 8007372:	f000 f8ff 	bl	8007574 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8007376:	68fb      	ldr	r3, [r7, #12]
 8007378:	2208      	movs	r2, #8
 800737a:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	2200      	movs	r2, #0
 8007382:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 8007386:	2301      	movs	r3, #1
 8007388:	e029      	b.n	80073de <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800738a:	68fb      	ldr	r3, [r7, #12]
 800738c:	681b      	ldr	r3, [r3, #0]
 800738e:	69db      	ldr	r3, [r3, #28]
 8007390:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007394:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007398:	d111      	bne.n	80073be <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800739a:	68fb      	ldr	r3, [r7, #12]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80073a2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80073a4:	68f8      	ldr	r0, [r7, #12]
 80073a6:	f000 f8e5 	bl	8007574 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80073aa:	68fb      	ldr	r3, [r7, #12]
 80073ac:	2220      	movs	r2, #32
 80073ae:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80073b2:	68fb      	ldr	r3, [r7, #12]
 80073b4:	2200      	movs	r2, #0
 80073b6:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 80073ba:	2303      	movs	r3, #3
 80073bc:	e00f      	b.n	80073de <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	681b      	ldr	r3, [r3, #0]
 80073c2:	69da      	ldr	r2, [r3, #28]
 80073c4:	68bb      	ldr	r3, [r7, #8]
 80073c6:	4013      	ands	r3, r2
 80073c8:	68ba      	ldr	r2, [r7, #8]
 80073ca:	429a      	cmp	r2, r3
 80073cc:	bf0c      	ite	eq
 80073ce:	2301      	moveq	r3, #1
 80073d0:	2300      	movne	r3, #0
 80073d2:	b2db      	uxtb	r3, r3
 80073d4:	461a      	mov	r2, r3
 80073d6:	79fb      	ldrb	r3, [r7, #7]
 80073d8:	429a      	cmp	r2, r3
 80073da:	d0a0      	beq.n	800731e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80073dc:	2300      	movs	r3, #0
}
 80073de:	4618      	mov	r0, r3
 80073e0:	3710      	adds	r7, #16
 80073e2:	46bd      	mov	sp, r7
 80073e4:	bd80      	pop	{r7, pc}
	...

080073e8 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80073e8:	b480      	push	{r7}
 80073ea:	b097      	sub	sp, #92	@ 0x5c
 80073ec:	af00      	add	r7, sp, #0
 80073ee:	60f8      	str	r0, [r7, #12]
 80073f0:	60b9      	str	r1, [r7, #8]
 80073f2:	4613      	mov	r3, r2
 80073f4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 80073f6:	68fb      	ldr	r3, [r7, #12]
 80073f8:	68ba      	ldr	r2, [r7, #8]
 80073fa:	655a      	str	r2, [r3, #84]	@ 0x54
  huart->RxXferSize  = Size;
 80073fc:	68fb      	ldr	r3, [r7, #12]
 80073fe:	88fa      	ldrh	r2, [r7, #6]
 8007400:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58
  huart->RxXferCount = Size;
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	88fa      	ldrh	r2, [r7, #6]
 8007408:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->RxISR       = NULL;
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	2200      	movs	r2, #0
 8007410:	669a      	str	r2, [r3, #104]	@ 0x68

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8007412:	68fb      	ldr	r3, [r7, #12]
 8007414:	689b      	ldr	r3, [r3, #8]
 8007416:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800741a:	d10e      	bne.n	800743a <UART_Start_Receive_IT+0x52>
 800741c:	68fb      	ldr	r3, [r7, #12]
 800741e:	691b      	ldr	r3, [r3, #16]
 8007420:	2b00      	cmp	r3, #0
 8007422:	d105      	bne.n	8007430 <UART_Start_Receive_IT+0x48>
 8007424:	68fb      	ldr	r3, [r7, #12]
 8007426:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800742a:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800742e:	e02d      	b.n	800748c <UART_Start_Receive_IT+0xa4>
 8007430:	68fb      	ldr	r3, [r7, #12]
 8007432:	22ff      	movs	r2, #255	@ 0xff
 8007434:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007438:	e028      	b.n	800748c <UART_Start_Receive_IT+0xa4>
 800743a:	68fb      	ldr	r3, [r7, #12]
 800743c:	689b      	ldr	r3, [r3, #8]
 800743e:	2b00      	cmp	r3, #0
 8007440:	d10d      	bne.n	800745e <UART_Start_Receive_IT+0x76>
 8007442:	68fb      	ldr	r3, [r7, #12]
 8007444:	691b      	ldr	r3, [r3, #16]
 8007446:	2b00      	cmp	r3, #0
 8007448:	d104      	bne.n	8007454 <UART_Start_Receive_IT+0x6c>
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	22ff      	movs	r2, #255	@ 0xff
 800744e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007452:	e01b      	b.n	800748c <UART_Start_Receive_IT+0xa4>
 8007454:	68fb      	ldr	r3, [r7, #12]
 8007456:	227f      	movs	r2, #127	@ 0x7f
 8007458:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 800745c:	e016      	b.n	800748c <UART_Start_Receive_IT+0xa4>
 800745e:	68fb      	ldr	r3, [r7, #12]
 8007460:	689b      	ldr	r3, [r3, #8]
 8007462:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8007466:	d10d      	bne.n	8007484 <UART_Start_Receive_IT+0x9c>
 8007468:	68fb      	ldr	r3, [r7, #12]
 800746a:	691b      	ldr	r3, [r3, #16]
 800746c:	2b00      	cmp	r3, #0
 800746e:	d104      	bne.n	800747a <UART_Start_Receive_IT+0x92>
 8007470:	68fb      	ldr	r3, [r7, #12]
 8007472:	227f      	movs	r2, #127	@ 0x7f
 8007474:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007478:	e008      	b.n	800748c <UART_Start_Receive_IT+0xa4>
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	223f      	movs	r2, #63	@ 0x3f
 800747e:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
 8007482:	e003      	b.n	800748c <UART_Start_Receive_IT+0xa4>
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	2200      	movs	r2, #0
 8007488:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800748c:	68fb      	ldr	r3, [r7, #12]
 800748e:	2200      	movs	r2, #0
 8007490:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	2222      	movs	r2, #34	@ 0x22
 8007498:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	681b      	ldr	r3, [r3, #0]
 80074a0:	3308      	adds	r3, #8
 80074a2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074a4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80074a6:	e853 3f00 	ldrex	r3, [r3]
 80074aa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80074ac:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80074ae:	f043 0301 	orr.w	r3, r3, #1
 80074b2:	657b      	str	r3, [r7, #84]	@ 0x54
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	3308      	adds	r3, #8
 80074ba:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80074bc:	64ba      	str	r2, [r7, #72]	@ 0x48
 80074be:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80074c0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80074c2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80074c4:	e841 2300 	strex	r3, r2, [r1]
 80074c8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80074ca:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d1e5      	bne.n	800749c <UART_Start_Receive_IT+0xb4>

  /* Set the Rx ISR function pointer according to the data word length */
  if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	689b      	ldr	r3, [r3, #8]
 80074d4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80074d8:	d107      	bne.n	80074ea <UART_Start_Receive_IT+0x102>
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	691b      	ldr	r3, [r3, #16]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d103      	bne.n	80074ea <UART_Start_Receive_IT+0x102>
  {
    huart->RxISR = UART_RxISR_16BIT;
 80074e2:	68fb      	ldr	r3, [r7, #12]
 80074e4:	4a21      	ldr	r2, [pc, #132]	@ (800756c <UART_Start_Receive_IT+0x184>)
 80074e6:	669a      	str	r2, [r3, #104]	@ 0x68
 80074e8:	e002      	b.n	80074f0 <UART_Start_Receive_IT+0x108>
  }
  else
  {
    huart->RxISR = UART_RxISR_8BIT;
 80074ea:	68fb      	ldr	r3, [r7, #12]
 80074ec:	4a20      	ldr	r2, [pc, #128]	@ (8007570 <UART_Start_Receive_IT+0x188>)
 80074ee:	669a      	str	r2, [r3, #104]	@ 0x68
  }

  /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80074f0:	68fb      	ldr	r3, [r7, #12]
 80074f2:	691b      	ldr	r3, [r3, #16]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d019      	beq.n	800752c <UART_Start_Receive_IT+0x144>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE);
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80074fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007500:	e853 3f00 	ldrex	r3, [r3]
 8007504:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007506:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007508:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800750c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800750e:	68fb      	ldr	r3, [r7, #12]
 8007510:	681b      	ldr	r3, [r3, #0]
 8007512:	461a      	mov	r2, r3
 8007514:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007516:	637b      	str	r3, [r7, #52]	@ 0x34
 8007518:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800751a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800751c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800751e:	e841 2300 	strex	r3, r2, [r1]
 8007522:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8007524:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007526:	2b00      	cmp	r3, #0
 8007528:	d1e6      	bne.n	80074f8 <UART_Start_Receive_IT+0x110>
 800752a:	e018      	b.n	800755e <UART_Start_Receive_IT+0x176>
  }
  else
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE);
 800752c:	68fb      	ldr	r3, [r7, #12]
 800752e:	681b      	ldr	r3, [r3, #0]
 8007530:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007532:	697b      	ldr	r3, [r7, #20]
 8007534:	e853 3f00 	ldrex	r3, [r3]
 8007538:	613b      	str	r3, [r7, #16]
   return(result);
 800753a:	693b      	ldr	r3, [r7, #16]
 800753c:	f043 0320 	orr.w	r3, r3, #32
 8007540:	653b      	str	r3, [r7, #80]	@ 0x50
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	681b      	ldr	r3, [r3, #0]
 8007546:	461a      	mov	r2, r3
 8007548:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800754a:	623b      	str	r3, [r7, #32]
 800754c:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800754e:	69f9      	ldr	r1, [r7, #28]
 8007550:	6a3a      	ldr	r2, [r7, #32]
 8007552:	e841 2300 	strex	r3, r2, [r1]
 8007556:	61bb      	str	r3, [r7, #24]
   return(result);
 8007558:	69bb      	ldr	r3, [r7, #24]
 800755a:	2b00      	cmp	r3, #0
 800755c:	d1e6      	bne.n	800752c <UART_Start_Receive_IT+0x144>
  }
  return HAL_OK;
 800755e:	2300      	movs	r3, #0
}
 8007560:	4618      	mov	r0, r3
 8007562:	375c      	adds	r7, #92	@ 0x5c
 8007564:	46bd      	mov	sp, r7
 8007566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800756a:	4770      	bx	lr
 800756c:	08007865 	.word	0x08007865
 8007570:	080076bd 	.word	0x080076bd

08007574 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8007574:	b480      	push	{r7}
 8007576:	b095      	sub	sp, #84	@ 0x54
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007582:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007584:	e853 3f00 	ldrex	r3, [r3]
 8007588:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800758a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800758c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007590:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	681b      	ldr	r3, [r3, #0]
 8007596:	461a      	mov	r2, r3
 8007598:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800759a:	643b      	str	r3, [r7, #64]	@ 0x40
 800759c:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800759e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80075a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80075a2:	e841 2300 	strex	r3, r2, [r1]
 80075a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80075a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80075aa:	2b00      	cmp	r3, #0
 80075ac:	d1e6      	bne.n	800757c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	3308      	adds	r3, #8
 80075b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075b6:	6a3b      	ldr	r3, [r7, #32]
 80075b8:	e853 3f00 	ldrex	r3, [r3]
 80075bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80075be:	69fb      	ldr	r3, [r7, #28]
 80075c0:	f023 0301 	bic.w	r3, r3, #1
 80075c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	3308      	adds	r3, #8
 80075cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80075ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80075d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80075d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80075d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80075d6:	e841 2300 	strex	r3, r2, [r1]
 80075da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80075dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80075de:	2b00      	cmp	r3, #0
 80075e0:	d1e5      	bne.n	80075ae <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075e2:	687b      	ldr	r3, [r7, #4]
 80075e4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80075e6:	2b01      	cmp	r3, #1
 80075e8:	d118      	bne.n	800761c <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80075ea:	687b      	ldr	r3, [r7, #4]
 80075ec:	681b      	ldr	r3, [r3, #0]
 80075ee:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	e853 3f00 	ldrex	r3, [r3]
 80075f6:	60bb      	str	r3, [r7, #8]
   return(result);
 80075f8:	68bb      	ldr	r3, [r7, #8]
 80075fa:	f023 0310 	bic.w	r3, r3, #16
 80075fe:	647b      	str	r3, [r7, #68]	@ 0x44
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	681b      	ldr	r3, [r3, #0]
 8007604:	461a      	mov	r2, r3
 8007606:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007608:	61bb      	str	r3, [r7, #24]
 800760a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800760c:	6979      	ldr	r1, [r7, #20]
 800760e:	69ba      	ldr	r2, [r7, #24]
 8007610:	e841 2300 	strex	r3, r2, [r1]
 8007614:	613b      	str	r3, [r7, #16]
   return(result);
 8007616:	693b      	ldr	r3, [r7, #16]
 8007618:	2b00      	cmp	r3, #0
 800761a:	d1e6      	bne.n	80075ea <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800761c:	687b      	ldr	r3, [r7, #4]
 800761e:	2220      	movs	r2, #32
 8007620:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	2200      	movs	r2, #0
 8007628:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	2200      	movs	r2, #0
 800762e:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8007630:	bf00      	nop
 8007632:	3754      	adds	r7, #84	@ 0x54
 8007634:	46bd      	mov	sp, r7
 8007636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800763a:	4770      	bx	lr

0800763c <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800763c:	b580      	push	{r7, lr}
 800763e:	b084      	sub	sp, #16
 8007640:	af00      	add	r7, sp, #0
 8007642:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007648:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	2200      	movs	r2, #0
 800764e:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	2200      	movs	r2, #0
 8007656:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800765a:	68f8      	ldr	r0, [r7, #12]
 800765c:	f7ff fa88 	bl	8006b70 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007660:	bf00      	nop
 8007662:	3710      	adds	r7, #16
 8007664:	46bd      	mov	sp, r7
 8007666:	bd80      	pop	{r7, pc}

08007668 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007668:	b580      	push	{r7, lr}
 800766a:	b088      	sub	sp, #32
 800766c:	af00      	add	r7, sp, #0
 800766e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007676:	68fb      	ldr	r3, [r7, #12]
 8007678:	e853 3f00 	ldrex	r3, [r3]
 800767c:	60bb      	str	r3, [r7, #8]
   return(result);
 800767e:	68bb      	ldr	r3, [r7, #8]
 8007680:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007684:	61fb      	str	r3, [r7, #28]
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	461a      	mov	r2, r3
 800768c:	69fb      	ldr	r3, [r7, #28]
 800768e:	61bb      	str	r3, [r7, #24]
 8007690:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007692:	6979      	ldr	r1, [r7, #20]
 8007694:	69ba      	ldr	r2, [r7, #24]
 8007696:	e841 2300 	strex	r3, r2, [r1]
 800769a:	613b      	str	r3, [r7, #16]
   return(result);
 800769c:	693b      	ldr	r3, [r7, #16]
 800769e:	2b00      	cmp	r3, #0
 80076a0:	d1e6      	bne.n	8007670 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2220      	movs	r2, #32
 80076a6:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80076a8:	687b      	ldr	r3, [r7, #4]
 80076aa:	2200      	movs	r2, #0
 80076ac:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80076ae:	6878      	ldr	r0, [r7, #4]
 80076b0:	f7ff fa54 	bl	8006b5c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80076b4:	bf00      	nop
 80076b6:	3720      	adds	r7, #32
 80076b8:	46bd      	mov	sp, r7
 80076ba:	bd80      	pop	{r7, pc}

080076bc <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80076bc:	b580      	push	{r7, lr}
 80076be:	b09c      	sub	sp, #112	@ 0x70
 80076c0:	af00      	add	r7, sp, #0
 80076c2:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80076c4:	687b      	ldr	r3, [r7, #4]
 80076c6:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80076ca:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80076ce:	687b      	ldr	r3, [r7, #4]
 80076d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80076d4:	2b22      	cmp	r3, #34	@ 0x22
 80076d6:	f040 80b9 	bne.w	800784c <UART_RxISR_8BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076e0:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80076e4:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 80076e8:	b2d9      	uxtb	r1, r3
 80076ea:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 80076ee:	b2da      	uxtb	r2, r3
 80076f0:	687b      	ldr	r3, [r7, #4]
 80076f2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076f4:	400a      	ands	r2, r1
 80076f6:	b2d2      	uxtb	r2, r2
 80076f8:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80076fe:	1c5a      	adds	r2, r3, #1
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800770a:	b29b      	uxth	r3, r3
 800770c:	3b01      	subs	r3, #1
 800770e:	b29a      	uxth	r2, r3
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 8007716:	687b      	ldr	r3, [r7, #4]
 8007718:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 800771c:	b29b      	uxth	r3, r3
 800771e:	2b00      	cmp	r3, #0
 8007720:	f040 809c 	bne.w	800785c <UART_RxISR_8BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007724:	687b      	ldr	r3, [r7, #4]
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800772a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800772c:	e853 3f00 	ldrex	r3, [r3]
 8007730:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007732:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007734:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007738:	66bb      	str	r3, [r7, #104]	@ 0x68
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	681b      	ldr	r3, [r3, #0]
 800773e:	461a      	mov	r2, r3
 8007740:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007742:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007744:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007746:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007748:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800774a:	e841 2300 	strex	r3, r2, [r1]
 800774e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007750:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007752:	2b00      	cmp	r3, #0
 8007754:	d1e6      	bne.n	8007724 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007756:	687b      	ldr	r3, [r7, #4]
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	3308      	adds	r3, #8
 800775c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800775e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007760:	e853 3f00 	ldrex	r3, [r3]
 8007764:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007766:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007768:	f023 0301 	bic.w	r3, r3, #1
 800776c:	667b      	str	r3, [r7, #100]	@ 0x64
 800776e:	687b      	ldr	r3, [r7, #4]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	3308      	adds	r3, #8
 8007774:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007776:	647a      	str	r2, [r7, #68]	@ 0x44
 8007778:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800777a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800777c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800777e:	e841 2300 	strex	r3, r2, [r1]
 8007782:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007784:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007786:	2b00      	cmp	r3, #0
 8007788:	d1e5      	bne.n	8007756 <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800778a:	687b      	ldr	r3, [r7, #4]
 800778c:	2220      	movs	r2, #32
 800778e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8007792:	687b      	ldr	r3, [r7, #4]
 8007794:	2200      	movs	r2, #0
 8007796:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007798:	687b      	ldr	r3, [r7, #4]
 800779a:	2200      	movs	r2, #0
 800779c:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800779e:	687b      	ldr	r3, [r7, #4]
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	685b      	ldr	r3, [r3, #4]
 80077a4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80077a8:	2b00      	cmp	r3, #0
 80077aa:	d018      	beq.n	80077de <UART_RxISR_8BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 80077ac:	687b      	ldr	r3, [r7, #4]
 80077ae:	681b      	ldr	r3, [r3, #0]
 80077b0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80077b4:	e853 3f00 	ldrex	r3, [r3]
 80077b8:	623b      	str	r3, [r7, #32]
   return(result);
 80077ba:	6a3b      	ldr	r3, [r7, #32]
 80077bc:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 80077c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80077c2:	687b      	ldr	r3, [r7, #4]
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	461a      	mov	r2, r3
 80077c8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80077ca:	633b      	str	r3, [r7, #48]	@ 0x30
 80077cc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ce:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80077d0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80077d2:	e841 2300 	strex	r3, r2, [r1]
 80077d6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80077d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d1e6      	bne.n	80077ac <UART_RxISR_8BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80077e2:	2b01      	cmp	r3, #1
 80077e4:	d12e      	bne.n	8007844 <UART_RxISR_8BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	2200      	movs	r2, #0
 80077ea:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80077ec:	687b      	ldr	r3, [r7, #4]
 80077ee:	681b      	ldr	r3, [r3, #0]
 80077f0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077f2:	693b      	ldr	r3, [r7, #16]
 80077f4:	e853 3f00 	ldrex	r3, [r3]
 80077f8:	60fb      	str	r3, [r7, #12]
   return(result);
 80077fa:	68fb      	ldr	r3, [r7, #12]
 80077fc:	f023 0310 	bic.w	r3, r3, #16
 8007800:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007802:	687b      	ldr	r3, [r7, #4]
 8007804:	681b      	ldr	r3, [r3, #0]
 8007806:	461a      	mov	r2, r3
 8007808:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800780a:	61fb      	str	r3, [r7, #28]
 800780c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800780e:	69b9      	ldr	r1, [r7, #24]
 8007810:	69fa      	ldr	r2, [r7, #28]
 8007812:	e841 2300 	strex	r3, r2, [r1]
 8007816:	617b      	str	r3, [r7, #20]
   return(result);
 8007818:	697b      	ldr	r3, [r7, #20]
 800781a:	2b00      	cmp	r3, #0
 800781c:	d1e6      	bne.n	80077ec <UART_RxISR_8BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800781e:	687b      	ldr	r3, [r7, #4]
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	69db      	ldr	r3, [r3, #28]
 8007824:	f003 0310 	and.w	r3, r3, #16
 8007828:	2b10      	cmp	r3, #16
 800782a:	d103      	bne.n	8007834 <UART_RxISR_8BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	681b      	ldr	r3, [r3, #0]
 8007830:	2210      	movs	r2, #16
 8007832:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007834:	687b      	ldr	r3, [r7, #4]
 8007836:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 800783a:	4619      	mov	r1, r3
 800783c:	6878      	ldr	r0, [r7, #4]
 800783e:	f7ff f9a1 	bl	8006b84 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8007842:	e00b      	b.n	800785c <UART_RxISR_8BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 8007844:	6878      	ldr	r0, [r7, #4]
 8007846:	f7f9 fecd 	bl	80015e4 <HAL_UART_RxCpltCallback>
}
 800784a:	e007      	b.n	800785c <UART_RxISR_8BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800784c:	687b      	ldr	r3, [r7, #4]
 800784e:	681b      	ldr	r3, [r3, #0]
 8007850:	699a      	ldr	r2, [r3, #24]
 8007852:	687b      	ldr	r3, [r7, #4]
 8007854:	681b      	ldr	r3, [r3, #0]
 8007856:	f042 0208 	orr.w	r2, r2, #8
 800785a:	619a      	str	r2, [r3, #24]
}
 800785c:	bf00      	nop
 800785e:	3770      	adds	r7, #112	@ 0x70
 8007860:	46bd      	mov	sp, r7
 8007862:	bd80      	pop	{r7, pc}

08007864 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 8007864:	b580      	push	{r7, lr}
 8007866:	b09c      	sub	sp, #112	@ 0x70
 8007868:	af00      	add	r7, sp, #0
 800786a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800786c:	687b      	ldr	r3, [r7, #4]
 800786e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007872:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007876:	687b      	ldr	r3, [r7, #4]
 8007878:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800787c:	2b22      	cmp	r3, #34	@ 0x22
 800787e:	f040 80b9 	bne.w	80079f4 <UART_RxISR_16BIT+0x190>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007888:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800788c:	687b      	ldr	r3, [r7, #4]
 800788e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007890:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 8007892:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 8007896:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800789a:	4013      	ands	r3, r2
 800789c:	b29a      	uxth	r2, r3
 800789e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80078a0:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80078a2:	687b      	ldr	r3, [r7, #4]
 80078a4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80078a6:	1c9a      	adds	r2, r3, #2
 80078a8:	687b      	ldr	r3, [r7, #4]
 80078aa:	655a      	str	r2, [r3, #84]	@ 0x54
    huart->RxXferCount--;
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80078b2:	b29b      	uxth	r3, r3
 80078b4:	3b01      	subs	r3, #1
 80078b6:	b29a      	uxth	r2, r3
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

    if (huart->RxXferCount == 0U)
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80078c4:	b29b      	uxth	r3, r3
 80078c6:	2b00      	cmp	r3, #0
 80078c8:	f040 809c 	bne.w	8007a04 <UART_RxISR_16BIT+0x1a0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80078cc:	687b      	ldr	r3, [r7, #4]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80078d4:	e853 3f00 	ldrex	r3, [r3]
 80078d8:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 80078da:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80078dc:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80078e0:	667b      	str	r3, [r7, #100]	@ 0x64
 80078e2:	687b      	ldr	r3, [r7, #4]
 80078e4:	681b      	ldr	r3, [r3, #0]
 80078e6:	461a      	mov	r2, r3
 80078e8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80078ea:	657b      	str	r3, [r7, #84]	@ 0x54
 80078ec:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078ee:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 80078f0:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80078f2:	e841 2300 	strex	r3, r2, [r1]
 80078f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 80078f8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80078fa:	2b00      	cmp	r3, #0
 80078fc:	d1e6      	bne.n	80078cc <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078fe:	687b      	ldr	r3, [r7, #4]
 8007900:	681b      	ldr	r3, [r3, #0]
 8007902:	3308      	adds	r3, #8
 8007904:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007906:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007908:	e853 3f00 	ldrex	r3, [r3]
 800790c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800790e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007910:	f023 0301 	bic.w	r3, r3, #1
 8007914:	663b      	str	r3, [r7, #96]	@ 0x60
 8007916:	687b      	ldr	r3, [r7, #4]
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	3308      	adds	r3, #8
 800791c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800791e:	643a      	str	r2, [r7, #64]	@ 0x40
 8007920:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007922:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007924:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007926:	e841 2300 	strex	r3, r2, [r1]
 800792a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800792c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800792e:	2b00      	cmp	r3, #0
 8007930:	d1e5      	bne.n	80078fe <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007932:	687b      	ldr	r3, [r7, #4]
 8007934:	2220      	movs	r2, #32
 8007936:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800793a:	687b      	ldr	r3, [r7, #4]
 800793c:	2200      	movs	r2, #0
 800793e:	669a      	str	r2, [r3, #104]	@ 0x68

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007940:	687b      	ldr	r3, [r7, #4]
 8007942:	2200      	movs	r2, #0
 8007944:	665a      	str	r2, [r3, #100]	@ 0x64

      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007946:	687b      	ldr	r3, [r7, #4]
 8007948:	681b      	ldr	r3, [r3, #0]
 800794a:	685b      	ldr	r3, [r3, #4]
 800794c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007950:	2b00      	cmp	r3, #0
 8007952:	d018      	beq.n	8007986 <UART_RxISR_16BIT+0x122>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007954:	687b      	ldr	r3, [r7, #4]
 8007956:	681b      	ldr	r3, [r3, #0]
 8007958:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800795a:	6a3b      	ldr	r3, [r7, #32]
 800795c:	e853 3f00 	ldrex	r3, [r3]
 8007960:	61fb      	str	r3, [r7, #28]
   return(result);
 8007962:	69fb      	ldr	r3, [r7, #28]
 8007964:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007968:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	461a      	mov	r2, r3
 8007970:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007972:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007974:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007976:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007978:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800797a:	e841 2300 	strex	r3, r2, [r1]
 800797e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007982:	2b00      	cmp	r3, #0
 8007984:	d1e6      	bne.n	8007954 <UART_RxISR_16BIT+0xf0>
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007986:	687b      	ldr	r3, [r7, #4]
 8007988:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800798a:	2b01      	cmp	r3, #1
 800798c:	d12e      	bne.n	80079ec <UART_RxISR_16BIT+0x188>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2200      	movs	r2, #0
 8007992:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	681b      	ldr	r3, [r3, #0]
 8007998:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800799a:	68fb      	ldr	r3, [r7, #12]
 800799c:	e853 3f00 	ldrex	r3, [r3]
 80079a0:	60bb      	str	r3, [r7, #8]
   return(result);
 80079a2:	68bb      	ldr	r3, [r7, #8]
 80079a4:	f023 0310 	bic.w	r3, r3, #16
 80079a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80079aa:	687b      	ldr	r3, [r7, #4]
 80079ac:	681b      	ldr	r3, [r3, #0]
 80079ae:	461a      	mov	r2, r3
 80079b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80079b2:	61bb      	str	r3, [r7, #24]
 80079b4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079b6:	6979      	ldr	r1, [r7, #20]
 80079b8:	69ba      	ldr	r2, [r7, #24]
 80079ba:	e841 2300 	strex	r3, r2, [r1]
 80079be:	613b      	str	r3, [r7, #16]
   return(result);
 80079c0:	693b      	ldr	r3, [r7, #16]
 80079c2:	2b00      	cmp	r3, #0
 80079c4:	d1e6      	bne.n	8007994 <UART_RxISR_16BIT+0x130>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	681b      	ldr	r3, [r3, #0]
 80079ca:	69db      	ldr	r3, [r3, #28]
 80079cc:	f003 0310 	and.w	r3, r3, #16
 80079d0:	2b10      	cmp	r3, #16
 80079d2:	d103      	bne.n	80079dc <UART_RxISR_16BIT+0x178>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80079d4:	687b      	ldr	r3, [r7, #4]
 80079d6:	681b      	ldr	r3, [r3, #0]
 80079d8:	2210      	movs	r2, #16
 80079da:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80079dc:	687b      	ldr	r3, [r7, #4]
 80079de:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80079e2:	4619      	mov	r1, r3
 80079e4:	6878      	ldr	r0, [r7, #4]
 80079e6:	f7ff f8cd 	bl	8006b84 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 80079ea:	e00b      	b.n	8007a04 <UART_RxISR_16BIT+0x1a0>
        HAL_UART_RxCpltCallback(huart);
 80079ec:	6878      	ldr	r0, [r7, #4]
 80079ee:	f7f9 fdf9 	bl	80015e4 <HAL_UART_RxCpltCallback>
}
 80079f2:	e007      	b.n	8007a04 <UART_RxISR_16BIT+0x1a0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	699a      	ldr	r2, [r3, #24]
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	681b      	ldr	r3, [r3, #0]
 80079fe:	f042 0208 	orr.w	r2, r2, #8
 8007a02:	619a      	str	r2, [r3, #24]
}
 8007a04:	bf00      	nop
 8007a06:	3770      	adds	r7, #112	@ 0x70
 8007a08:	46bd      	mov	sp, r7
 8007a0a:	bd80      	pop	{r7, pc}

08007a0c <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007a0c:	b084      	sub	sp, #16
 8007a0e:	b580      	push	{r7, lr}
 8007a10:	b084      	sub	sp, #16
 8007a12:	af00      	add	r7, sp, #0
 8007a14:	6078      	str	r0, [r7, #4]
 8007a16:	f107 001c 	add.w	r0, r7, #28
 8007a1a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007a1e:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8007a22:	2b01      	cmp	r3, #1
 8007a24:	d121      	bne.n	8007a6a <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a2a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8007a32:	687b      	ldr	r3, [r7, #4]
 8007a34:	68da      	ldr	r2, [r3, #12]
 8007a36:	4b21      	ldr	r3, [pc, #132]	@ (8007abc <USB_CoreInit+0xb0>)
 8007a38:	4013      	ands	r3, r2
 8007a3a:	687a      	ldr	r2, [r7, #4]
 8007a3c:	60d3      	str	r3, [r2, #12]
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPI_UTMI_SEL;
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8007a3e:	687b      	ldr	r3, [r7, #4]
 8007a40:	68db      	ldr	r3, [r3, #12]
 8007a42:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8007a46:	687b      	ldr	r3, [r7, #4]
 8007a48:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8007a4a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007a4e:	2b01      	cmp	r3, #1
 8007a50:	d105      	bne.n	8007a5e <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	68db      	ldr	r3, [r3, #12]
 8007a56:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007a5e:	6878      	ldr	r0, [r7, #4]
 8007a60:	f000 fa92 	bl	8007f88 <USB_CoreReset>
 8007a64:	4603      	mov	r3, r0
 8007a66:	73fb      	strb	r3, [r7, #15]
 8007a68:	e010      	b.n	8007a8c <USB_CoreInit+0x80>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	68db      	ldr	r3, [r3, #12]
 8007a6e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8007a76:	6878      	ldr	r0, [r7, #4]
 8007a78:	f000 fa86 	bl	8007f88 <USB_CoreReset>
 8007a7c:	4603      	mov	r3, r0
 8007a7e:	73fb      	strb	r3, [r7, #15]

    /* Activate the USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8007a80:	687b      	ldr	r3, [r7, #4]
 8007a82:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007a84:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8007a88:	687b      	ldr	r3, [r7, #4]
 8007a8a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  if (cfg.dma_enable == 1U)
 8007a8c:	7fbb      	ldrb	r3, [r7, #30]
 8007a8e:	2b01      	cmp	r3, #1
 8007a90:	d10b      	bne.n	8007aaa <USB_CoreInit+0x9e>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	689b      	ldr	r3, [r3, #8]
 8007a96:	f043 0206 	orr.w	r2, r3, #6
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	689b      	ldr	r3, [r3, #8]
 8007aa2:	f043 0220 	orr.w	r2, r3, #32
 8007aa6:	687b      	ldr	r3, [r7, #4]
 8007aa8:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8007aaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8007aac:	4618      	mov	r0, r3
 8007aae:	3710      	adds	r7, #16
 8007ab0:	46bd      	mov	sp, r7
 8007ab2:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007ab6:	b004      	add	sp, #16
 8007ab8:	4770      	bx	lr
 8007aba:	bf00      	nop
 8007abc:	ffbdffbf 	.word	0xffbdffbf

08007ac0 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8007ac0:	b480      	push	{r7}
 8007ac2:	b083      	sub	sp, #12
 8007ac4:	af00      	add	r7, sp, #0
 8007ac6:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8007ac8:	687b      	ldr	r3, [r7, #4]
 8007aca:	689b      	ldr	r3, [r3, #8]
 8007acc:	f023 0201 	bic.w	r2, r3, #1
 8007ad0:	687b      	ldr	r3, [r7, #4]
 8007ad2:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8007ad4:	2300      	movs	r3, #0
}
 8007ad6:	4618      	mov	r0, r3
 8007ad8:	370c      	adds	r7, #12
 8007ada:	46bd      	mov	sp, r7
 8007adc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ae0:	4770      	bx	lr

08007ae2 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8007ae2:	b580      	push	{r7, lr}
 8007ae4:	b084      	sub	sp, #16
 8007ae6:	af00      	add	r7, sp, #0
 8007ae8:	6078      	str	r0, [r7, #4]
 8007aea:	460b      	mov	r3, r1
 8007aec:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8007aee:	2300      	movs	r3, #0
 8007af0:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8007af2:	687b      	ldr	r3, [r7, #4]
 8007af4:	68db      	ldr	r3, [r3, #12]
 8007af6:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8007afe:	78fb      	ldrb	r3, [r7, #3]
 8007b00:	2b01      	cmp	r3, #1
 8007b02:	d115      	bne.n	8007b30 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8007b04:	687b      	ldr	r3, [r7, #4]
 8007b06:	68db      	ldr	r3, [r3, #12]
 8007b08:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8007b0c:	687b      	ldr	r3, [r7, #4]
 8007b0e:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007b10:	200a      	movs	r0, #10
 8007b12:	f7fa fec9 	bl	80028a8 <HAL_Delay>
      ms += 10U;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	330a      	adds	r3, #10
 8007b1a:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007b1c:	6878      	ldr	r0, [r7, #4]
 8007b1e:	f000 fa25 	bl	8007f6c <USB_GetMode>
 8007b22:	4603      	mov	r3, r0
 8007b24:	2b01      	cmp	r3, #1
 8007b26:	d01e      	beq.n	8007b66 <USB_SetCurrentMode+0x84>
 8007b28:	68fb      	ldr	r3, [r7, #12]
 8007b2a:	2bc7      	cmp	r3, #199	@ 0xc7
 8007b2c:	d9f0      	bls.n	8007b10 <USB_SetCurrentMode+0x2e>
 8007b2e:	e01a      	b.n	8007b66 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8007b30:	78fb      	ldrb	r3, [r7, #3]
 8007b32:	2b00      	cmp	r3, #0
 8007b34:	d115      	bne.n	8007b62 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	68db      	ldr	r3, [r3, #12]
 8007b3a:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8007b3e:	687b      	ldr	r3, [r7, #4]
 8007b40:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8007b42:	200a      	movs	r0, #10
 8007b44:	f7fa feb0 	bl	80028a8 <HAL_Delay>
      ms += 10U;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	330a      	adds	r3, #10
 8007b4c:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8007b4e:	6878      	ldr	r0, [r7, #4]
 8007b50:	f000 fa0c 	bl	8007f6c <USB_GetMode>
 8007b54:	4603      	mov	r3, r0
 8007b56:	2b00      	cmp	r3, #0
 8007b58:	d005      	beq.n	8007b66 <USB_SetCurrentMode+0x84>
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2bc7      	cmp	r3, #199	@ 0xc7
 8007b5e:	d9f0      	bls.n	8007b42 <USB_SetCurrentMode+0x60>
 8007b60:	e001      	b.n	8007b66 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8007b62:	2301      	movs	r3, #1
 8007b64:	e005      	b.n	8007b72 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8007b66:	68fb      	ldr	r3, [r7, #12]
 8007b68:	2bc8      	cmp	r3, #200	@ 0xc8
 8007b6a:	d101      	bne.n	8007b70 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8007b6c:	2301      	movs	r3, #1
 8007b6e:	e000      	b.n	8007b72 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8007b70:	2300      	movs	r3, #0
}
 8007b72:	4618      	mov	r0, r3
 8007b74:	3710      	adds	r7, #16
 8007b76:	46bd      	mov	sp, r7
 8007b78:	bd80      	pop	{r7, pc}
	...

08007b7c <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8007b7c:	b084      	sub	sp, #16
 8007b7e:	b580      	push	{r7, lr}
 8007b80:	b086      	sub	sp, #24
 8007b82:	af00      	add	r7, sp, #0
 8007b84:	6078      	str	r0, [r7, #4]
 8007b86:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8007b8a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8007b8e:	2300      	movs	r3, #0
 8007b90:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b92:	687b      	ldr	r3, [r7, #4]
 8007b94:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8007b96:	2300      	movs	r3, #0
 8007b98:	613b      	str	r3, [r7, #16]
 8007b9a:	e009      	b.n	8007bb0 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8007b9c:	687a      	ldr	r2, [r7, #4]
 8007b9e:	693b      	ldr	r3, [r7, #16]
 8007ba0:	3340      	adds	r3, #64	@ 0x40
 8007ba2:	009b      	lsls	r3, r3, #2
 8007ba4:	4413      	add	r3, r2
 8007ba6:	2200      	movs	r2, #0
 8007ba8:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8007baa:	693b      	ldr	r3, [r7, #16]
 8007bac:	3301      	adds	r3, #1
 8007bae:	613b      	str	r3, [r7, #16]
 8007bb0:	693b      	ldr	r3, [r7, #16]
 8007bb2:	2b0e      	cmp	r3, #14
 8007bb4:	d9f2      	bls.n	8007b9c <USB_DevInit+0x20>
  }

  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8007bb6:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007bba:	2b00      	cmp	r3, #0
 8007bbc:	d11c      	bne.n	8007bf8 <USB_DevInit+0x7c>
  {
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007bbe:	68fb      	ldr	r3, [r7, #12]
 8007bc0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007bc4:	685b      	ldr	r3, [r3, #4]
 8007bc6:	68fa      	ldr	r2, [r7, #12]
 8007bc8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007bcc:	f043 0302 	orr.w	r3, r3, #2
 8007bd0:	6053      	str	r3, [r2, #4]

    /* Deactivate VBUS Sensing B */
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBDEN;
 8007bd2:	687b      	ldr	r3, [r7, #4]
 8007bd4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bd6:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	639a      	str	r2, [r3, #56]	@ 0x38

    /* B-peripheral session valid override enable */
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOEN;
 8007bde:	687b      	ldr	r3, [r7, #4]
 8007be0:	681b      	ldr	r3, [r3, #0]
 8007be2:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8007be6:	687b      	ldr	r3, [r7, #4]
 8007be8:	601a      	str	r2, [r3, #0]
    USBx->GOTGCTL |= USB_OTG_GOTGCTL_BVALOVAL;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8007bf2:	687b      	ldr	r3, [r7, #4]
 8007bf4:	601a      	str	r2, [r3, #0]
 8007bf6:	e005      	b.n	8007c04 <USB_DevInit+0x88>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
 8007bf8:	687b      	ldr	r3, [r7, #4]
 8007bfa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bfc:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8007c00:	687b      	ldr	r3, [r7, #4]
 8007c02:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8007c04:	68fb      	ldr	r3, [r7, #12]
 8007c06:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007c0a:	461a      	mov	r2, r3
 8007c0c:	2300      	movs	r3, #0
 8007c0e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8007c10:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8007c14:	2b01      	cmp	r3, #1
 8007c16:	d10d      	bne.n	8007c34 <USB_DevInit+0xb8>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8007c18:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c1c:	2b00      	cmp	r3, #0
 8007c1e:	d104      	bne.n	8007c2a <USB_DevInit+0xae>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8007c20:	2100      	movs	r1, #0
 8007c22:	6878      	ldr	r0, [r7, #4]
 8007c24:	f000 f968 	bl	8007ef8 <USB_SetDevSpeed>
 8007c28:	e008      	b.n	8007c3c <USB_DevInit+0xc0>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8007c2a:	2101      	movs	r1, #1
 8007c2c:	6878      	ldr	r0, [r7, #4]
 8007c2e:	f000 f963 	bl	8007ef8 <USB_SetDevSpeed>
 8007c32:	e003      	b.n	8007c3c <USB_DevInit+0xc0>
#endif /* defined(STM32F722xx) || defined(STM32F723xx) || defined(STM32F730xx) ||
          defined(STM32F732xx) || defined(STM32F733xx) */
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8007c34:	2103      	movs	r1, #3
 8007c36:	6878      	ldr	r0, [r7, #4]
 8007c38:	f000 f95e 	bl	8007ef8 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8007c3c:	2110      	movs	r1, #16
 8007c3e:	6878      	ldr	r0, [r7, #4]
 8007c40:	f000 f8fa 	bl	8007e38 <USB_FlushTxFifo>
 8007c44:	4603      	mov	r3, r0
 8007c46:	2b00      	cmp	r3, #0
 8007c48:	d001      	beq.n	8007c4e <USB_DevInit+0xd2>
  {
    ret = HAL_ERROR;
 8007c4a:	2301      	movs	r3, #1
 8007c4c:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8007c4e:	6878      	ldr	r0, [r7, #4]
 8007c50:	f000 f924 	bl	8007e9c <USB_FlushRxFifo>
 8007c54:	4603      	mov	r3, r0
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d001      	beq.n	8007c5e <USB_DevInit+0xe2>
  {
    ret = HAL_ERROR;
 8007c5a:	2301      	movs	r3, #1
 8007c5c:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c64:	461a      	mov	r2, r3
 8007c66:	2300      	movs	r3, #0
 8007c68:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c70:	461a      	mov	r2, r3
 8007c72:	2300      	movs	r3, #0
 8007c74:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8007c76:	68fb      	ldr	r3, [r7, #12]
 8007c78:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007c7c:	461a      	mov	r2, r3
 8007c7e:	2300      	movs	r3, #0
 8007c80:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007c82:	2300      	movs	r3, #0
 8007c84:	613b      	str	r3, [r7, #16]
 8007c86:	e043      	b.n	8007d10 <USB_DevInit+0x194>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007c88:	693b      	ldr	r3, [r7, #16]
 8007c8a:	015a      	lsls	r2, r3, #5
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	4413      	add	r3, r2
 8007c90:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007c94:	681b      	ldr	r3, [r3, #0]
 8007c96:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007c9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007c9e:	d118      	bne.n	8007cd2 <USB_DevInit+0x156>
    {
      if (i == 0U)
 8007ca0:	693b      	ldr	r3, [r7, #16]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	d10a      	bne.n	8007cbc <USB_DevInit+0x140>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8007ca6:	693b      	ldr	r3, [r7, #16]
 8007ca8:	015a      	lsls	r2, r3, #5
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	4413      	add	r3, r2
 8007cae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cb2:	461a      	mov	r2, r3
 8007cb4:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007cb8:	6013      	str	r3, [r2, #0]
 8007cba:	e013      	b.n	8007ce4 <USB_DevInit+0x168>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8007cbc:	693b      	ldr	r3, [r7, #16]
 8007cbe:	015a      	lsls	r2, r3, #5
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	4413      	add	r3, r2
 8007cc4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cc8:	461a      	mov	r2, r3
 8007cca:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007cce:	6013      	str	r3, [r2, #0]
 8007cd0:	e008      	b.n	8007ce4 <USB_DevInit+0x168>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8007cd2:	693b      	ldr	r3, [r7, #16]
 8007cd4:	015a      	lsls	r2, r3, #5
 8007cd6:	68fb      	ldr	r3, [r7, #12]
 8007cd8:	4413      	add	r3, r2
 8007cda:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cde:	461a      	mov	r2, r3
 8007ce0:	2300      	movs	r3, #0
 8007ce2:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8007ce4:	693b      	ldr	r3, [r7, #16]
 8007ce6:	015a      	lsls	r2, r3, #5
 8007ce8:	68fb      	ldr	r3, [r7, #12]
 8007cea:	4413      	add	r3, r2
 8007cec:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cf0:	461a      	mov	r2, r3
 8007cf2:	2300      	movs	r3, #0
 8007cf4:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8007cf6:	693b      	ldr	r3, [r7, #16]
 8007cf8:	015a      	lsls	r2, r3, #5
 8007cfa:	68fb      	ldr	r3, [r7, #12]
 8007cfc:	4413      	add	r3, r2
 8007cfe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d02:	461a      	mov	r2, r3
 8007d04:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007d08:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007d0a:	693b      	ldr	r3, [r7, #16]
 8007d0c:	3301      	adds	r3, #1
 8007d0e:	613b      	str	r3, [r7, #16]
 8007d10:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007d14:	461a      	mov	r2, r3
 8007d16:	693b      	ldr	r3, [r7, #16]
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d3b5      	bcc.n	8007c88 <USB_DevInit+0x10c>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007d1c:	2300      	movs	r3, #0
 8007d1e:	613b      	str	r3, [r7, #16]
 8007d20:	e043      	b.n	8007daa <USB_DevInit+0x22e>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007d22:	693b      	ldr	r3, [r7, #16]
 8007d24:	015a      	lsls	r2, r3, #5
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	4413      	add	r3, r2
 8007d2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007d34:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007d38:	d118      	bne.n	8007d6c <USB_DevInit+0x1f0>
    {
      if (i == 0U)
 8007d3a:	693b      	ldr	r3, [r7, #16]
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d10a      	bne.n	8007d56 <USB_DevInit+0x1da>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8007d40:	693b      	ldr	r3, [r7, #16]
 8007d42:	015a      	lsls	r2, r3, #5
 8007d44:	68fb      	ldr	r3, [r7, #12]
 8007d46:	4413      	add	r3, r2
 8007d48:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d4c:	461a      	mov	r2, r3
 8007d4e:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8007d52:	6013      	str	r3, [r2, #0]
 8007d54:	e013      	b.n	8007d7e <USB_DevInit+0x202>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8007d56:	693b      	ldr	r3, [r7, #16]
 8007d58:	015a      	lsls	r2, r3, #5
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	4413      	add	r3, r2
 8007d5e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d62:	461a      	mov	r2, r3
 8007d64:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8007d68:	6013      	str	r3, [r2, #0]
 8007d6a:	e008      	b.n	8007d7e <USB_DevInit+0x202>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8007d6c:	693b      	ldr	r3, [r7, #16]
 8007d6e:	015a      	lsls	r2, r3, #5
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	4413      	add	r3, r2
 8007d74:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d78:	461a      	mov	r2, r3
 8007d7a:	2300      	movs	r3, #0
 8007d7c:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8007d7e:	693b      	ldr	r3, [r7, #16]
 8007d80:	015a      	lsls	r2, r3, #5
 8007d82:	68fb      	ldr	r3, [r7, #12]
 8007d84:	4413      	add	r3, r2
 8007d86:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d8a:	461a      	mov	r2, r3
 8007d8c:	2300      	movs	r3, #0
 8007d8e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007d90:	693b      	ldr	r3, [r7, #16]
 8007d92:	015a      	lsls	r2, r3, #5
 8007d94:	68fb      	ldr	r3, [r7, #12]
 8007d96:	4413      	add	r3, r2
 8007d98:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d9c:	461a      	mov	r2, r3
 8007d9e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007da2:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007da4:	693b      	ldr	r3, [r7, #16]
 8007da6:	3301      	adds	r3, #1
 8007da8:	613b      	str	r3, [r7, #16]
 8007daa:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8007dae:	461a      	mov	r2, r3
 8007db0:	693b      	ldr	r3, [r7, #16]
 8007db2:	4293      	cmp	r3, r2
 8007db4:	d3b5      	bcc.n	8007d22 <USB_DevInit+0x1a6>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007db6:	68fb      	ldr	r3, [r7, #12]
 8007db8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007dbc:	691b      	ldr	r3, [r3, #16]
 8007dbe:	68fa      	ldr	r2, [r7, #12]
 8007dc0:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007dc4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007dc8:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	2200      	movs	r2, #0
 8007dce:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007dd6:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007dd8:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d105      	bne.n	8007dec <USB_DevInit+0x270>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007de0:	687b      	ldr	r3, [r7, #4]
 8007de2:	699b      	ldr	r3, [r3, #24]
 8007de4:	f043 0210 	orr.w	r2, r3, #16
 8007de8:	687b      	ldr	r3, [r7, #4]
 8007dea:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	699a      	ldr	r2, [r3, #24]
 8007df0:	4b0f      	ldr	r3, [pc, #60]	@ (8007e30 <USB_DevInit+0x2b4>)
 8007df2:	4313      	orrs	r3, r2
 8007df4:	687a      	ldr	r2, [r7, #4]
 8007df6:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007df8:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 8007dfc:	2b00      	cmp	r3, #0
 8007dfe:	d005      	beq.n	8007e0c <USB_DevInit+0x290>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	699b      	ldr	r3, [r3, #24]
 8007e04:	f043 0208 	orr.w	r2, r3, #8
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8007e0c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007e10:	2b01      	cmp	r3, #1
 8007e12:	d105      	bne.n	8007e20 <USB_DevInit+0x2a4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007e14:	687b      	ldr	r3, [r7, #4]
 8007e16:	699a      	ldr	r2, [r3, #24]
 8007e18:	4b06      	ldr	r3, [pc, #24]	@ (8007e34 <USB_DevInit+0x2b8>)
 8007e1a:	4313      	orrs	r3, r2
 8007e1c:	687a      	ldr	r2, [r7, #4]
 8007e1e:	6193      	str	r3, [r2, #24]
  }

  return ret;
 8007e20:	7dfb      	ldrb	r3, [r7, #23]
}
 8007e22:	4618      	mov	r0, r3
 8007e24:	3718      	adds	r7, #24
 8007e26:	46bd      	mov	sp, r7
 8007e28:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8007e2c:	b004      	add	sp, #16
 8007e2e:	4770      	bx	lr
 8007e30:	803c3800 	.word	0x803c3800
 8007e34:	40000004 	.word	0x40000004

08007e38 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 8007e38:	b480      	push	{r7}
 8007e3a:	b085      	sub	sp, #20
 8007e3c:	af00      	add	r7, sp, #0
 8007e3e:	6078      	str	r0, [r7, #4]
 8007e40:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007e42:	2300      	movs	r3, #0
 8007e44:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007e46:	68fb      	ldr	r3, [r7, #12]
 8007e48:	3301      	adds	r3, #1
 8007e4a:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e4c:	68fb      	ldr	r3, [r7, #12]
 8007e4e:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e52:	d901      	bls.n	8007e58 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 8007e54:	2303      	movs	r3, #3
 8007e56:	e01b      	b.n	8007e90 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	691b      	ldr	r3, [r3, #16]
 8007e5c:	2b00      	cmp	r3, #0
 8007e5e:	daf2      	bge.n	8007e46 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8007e60:	2300      	movs	r3, #0
 8007e62:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 8007e64:	683b      	ldr	r3, [r7, #0]
 8007e66:	019b      	lsls	r3, r3, #6
 8007e68:	f043 0220 	orr.w	r2, r3, #32
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	3301      	adds	r3, #1
 8007e74:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007e76:	68fb      	ldr	r3, [r7, #12]
 8007e78:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007e7c:	d901      	bls.n	8007e82 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8007e7e:	2303      	movs	r3, #3
 8007e80:	e006      	b.n	8007e90 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	691b      	ldr	r3, [r3, #16]
 8007e86:	f003 0320 	and.w	r3, r3, #32
 8007e8a:	2b20      	cmp	r3, #32
 8007e8c:	d0f0      	beq.n	8007e70 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8007e8e:	2300      	movs	r3, #0
}
 8007e90:	4618      	mov	r0, r3
 8007e92:	3714      	adds	r7, #20
 8007e94:	46bd      	mov	sp, r7
 8007e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e9a:	4770      	bx	lr

08007e9c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8007e9c:	b480      	push	{r7}
 8007e9e:	b085      	sub	sp, #20
 8007ea0:	af00      	add	r7, sp, #0
 8007ea2:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007ea4:	2300      	movs	r3, #0
 8007ea6:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	3301      	adds	r3, #1
 8007eac:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007eae:	68fb      	ldr	r3, [r7, #12]
 8007eb0:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007eb4:	d901      	bls.n	8007eba <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007eb6:	2303      	movs	r3, #3
 8007eb8:	e018      	b.n	8007eec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007eba:	687b      	ldr	r3, [r7, #4]
 8007ebc:	691b      	ldr	r3, [r3, #16]
 8007ebe:	2b00      	cmp	r3, #0
 8007ec0:	daf2      	bge.n	8007ea8 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	2210      	movs	r2, #16
 8007eca:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	3301      	adds	r3, #1
 8007ed0:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007ed2:	68fb      	ldr	r3, [r7, #12]
 8007ed4:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007ed8:	d901      	bls.n	8007ede <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8007eda:	2303      	movs	r3, #3
 8007edc:	e006      	b.n	8007eec <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8007ede:	687b      	ldr	r3, [r7, #4]
 8007ee0:	691b      	ldr	r3, [r3, #16]
 8007ee2:	f003 0310 	and.w	r3, r3, #16
 8007ee6:	2b10      	cmp	r3, #16
 8007ee8:	d0f0      	beq.n	8007ecc <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8007eea:	2300      	movs	r3, #0
}
 8007eec:	4618      	mov	r0, r3
 8007eee:	3714      	adds	r7, #20
 8007ef0:	46bd      	mov	sp, r7
 8007ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ef6:	4770      	bx	lr

08007ef8 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007ef8:	b480      	push	{r7}
 8007efa:	b085      	sub	sp, #20
 8007efc:	af00      	add	r7, sp, #0
 8007efe:	6078      	str	r0, [r7, #4]
 8007f00:	460b      	mov	r3, r1
 8007f02:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f04:	687b      	ldr	r3, [r7, #4]
 8007f06:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007f08:	68fb      	ldr	r3, [r7, #12]
 8007f0a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f0e:	681a      	ldr	r2, [r3, #0]
 8007f10:	78fb      	ldrb	r3, [r7, #3]
 8007f12:	68f9      	ldr	r1, [r7, #12]
 8007f14:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007f18:	4313      	orrs	r3, r2
 8007f1a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 8007f1c:	2300      	movs	r3, #0
}
 8007f1e:	4618      	mov	r0, r3
 8007f20:	3714      	adds	r7, #20
 8007f22:	46bd      	mov	sp, r7
 8007f24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f28:	4770      	bx	lr

08007f2a <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f2a:	b480      	push	{r7}
 8007f2c:	b085      	sub	sp, #20
 8007f2e:	af00      	add	r7, sp, #0
 8007f30:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007f36:	68fb      	ldr	r3, [r7, #12]
 8007f38:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007f3c:	681b      	ldr	r3, [r3, #0]
 8007f3e:	68fa      	ldr	r2, [r7, #12]
 8007f40:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007f44:	f023 0303 	bic.w	r3, r3, #3
 8007f48:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007f4a:	68fb      	ldr	r3, [r7, #12]
 8007f4c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f50:	685b      	ldr	r3, [r3, #4]
 8007f52:	68fa      	ldr	r2, [r7, #12]
 8007f54:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007f58:	f043 0302 	orr.w	r3, r3, #2
 8007f5c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007f5e:	2300      	movs	r3, #0
}
 8007f60:	4618      	mov	r0, r3
 8007f62:	3714      	adds	r7, #20
 8007f64:	46bd      	mov	sp, r7
 8007f66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f6a:	4770      	bx	lr

08007f6c <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f6c:	b480      	push	{r7}
 8007f6e:	b083      	sub	sp, #12
 8007f70:	af00      	add	r7, sp, #0
 8007f72:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8007f74:	687b      	ldr	r3, [r7, #4]
 8007f76:	695b      	ldr	r3, [r3, #20]
 8007f78:	f003 0301 	and.w	r3, r3, #1
}
 8007f7c:	4618      	mov	r0, r3
 8007f7e:	370c      	adds	r7, #12
 8007f80:	46bd      	mov	sp, r7
 8007f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f86:	4770      	bx	lr

08007f88 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8007f88:	b480      	push	{r7}
 8007f8a:	b085      	sub	sp, #20
 8007f8c:	af00      	add	r7, sp, #0
 8007f8e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007f90:	2300      	movs	r3, #0
 8007f92:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	3301      	adds	r3, #1
 8007f98:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007f9a:	68fb      	ldr	r3, [r7, #12]
 8007f9c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007fa0:	d901      	bls.n	8007fa6 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8007fa2:	2303      	movs	r3, #3
 8007fa4:	e01b      	b.n	8007fde <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8007fa6:	687b      	ldr	r3, [r7, #4]
 8007fa8:	691b      	ldr	r3, [r3, #16]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	daf2      	bge.n	8007f94 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 8007fae:	2300      	movs	r3, #0
 8007fb0:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8007fb2:	687b      	ldr	r3, [r7, #4]
 8007fb4:	691b      	ldr	r3, [r3, #16]
 8007fb6:	f043 0201 	orr.w	r2, r3, #1
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8007fbe:	68fb      	ldr	r3, [r7, #12]
 8007fc0:	3301      	adds	r3, #1
 8007fc2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007fca:	d901      	bls.n	8007fd0 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 8007fcc:	2303      	movs	r3, #3
 8007fce:	e006      	b.n	8007fde <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8007fd0:	687b      	ldr	r3, [r7, #4]
 8007fd2:	691b      	ldr	r3, [r3, #16]
 8007fd4:	f003 0301 	and.w	r3, r3, #1
 8007fd8:	2b01      	cmp	r3, #1
 8007fda:	d0f0      	beq.n	8007fbe <USB_CoreReset+0x36>

  return HAL_OK;
 8007fdc:	2300      	movs	r3, #0
}
 8007fde:	4618      	mov	r0, r3
 8007fe0:	3714      	adds	r7, #20
 8007fe2:	46bd      	mov	sp, r7
 8007fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fe8:	4770      	bx	lr

08007fea <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8007fea:	b480      	push	{r7}
 8007fec:	af00      	add	r7, sp, #0
  * The issue was logged under:https://github.com/ARM-software/CMSIS-FreeRTOS/issues/35
  * until it is correctly fixed, the code below is commented
  */
/*    NVIC_SetPriority (SVCall_IRQn, 0U); */
#endif
}
 8007fee:	bf00      	nop
 8007ff0:	46bd      	mov	sp, r7
 8007ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ff6:	4770      	bx	lr

08007ff8 <osKernelInitialize>:

/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8007ff8:	b480      	push	{r7}
 8007ffa:	b085      	sub	sp, #20
 8007ffc:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007ffe:	f3ef 8305 	mrs	r3, IPSR
 8008002:	60bb      	str	r3, [r7, #8]
  return(result);
 8008004:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008006:	2b00      	cmp	r3, #0
 8008008:	d10f      	bne.n	800802a <osKernelInitialize+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800800a:	f3ef 8310 	mrs	r3, PRIMASK
 800800e:	607b      	str	r3, [r7, #4]
  return(result);
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	2b00      	cmp	r3, #0
 8008014:	d105      	bne.n	8008022 <osKernelInitialize+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008016:	f3ef 8311 	mrs	r3, BASEPRI
 800801a:	603b      	str	r3, [r7, #0]
  return(result);
 800801c:	683b      	ldr	r3, [r7, #0]
 800801e:	2b00      	cmp	r3, #0
 8008020:	d007      	beq.n	8008032 <osKernelInitialize+0x3a>
 8008022:	4b0e      	ldr	r3, [pc, #56]	@ (800805c <osKernelInitialize+0x64>)
 8008024:	681b      	ldr	r3, [r3, #0]
 8008026:	2b02      	cmp	r3, #2
 8008028:	d103      	bne.n	8008032 <osKernelInitialize+0x3a>
    stat = osErrorISR;
 800802a:	f06f 0305 	mvn.w	r3, #5
 800802e:	60fb      	str	r3, [r7, #12]
 8008030:	e00c      	b.n	800804c <osKernelInitialize+0x54>
  }
  else {
    if (KernelState == osKernelInactive) {
 8008032:	4b0a      	ldr	r3, [pc, #40]	@ (800805c <osKernelInitialize+0x64>)
 8008034:	681b      	ldr	r3, [r3, #0]
 8008036:	2b00      	cmp	r3, #0
 8008038:	d105      	bne.n	8008046 <osKernelInitialize+0x4e>
      #if defined(USE_FREERTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 800803a:	4b08      	ldr	r3, [pc, #32]	@ (800805c <osKernelInitialize+0x64>)
 800803c:	2201      	movs	r2, #1
 800803e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8008040:	2300      	movs	r3, #0
 8008042:	60fb      	str	r3, [r7, #12]
 8008044:	e002      	b.n	800804c <osKernelInitialize+0x54>
    } else {
      stat = osError;
 8008046:	f04f 33ff 	mov.w	r3, #4294967295
 800804a:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 800804c:	68fb      	ldr	r3, [r7, #12]
}
 800804e:	4618      	mov	r0, r3
 8008050:	3714      	adds	r7, #20
 8008052:	46bd      	mov	sp, r7
 8008054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008058:	4770      	bx	lr
 800805a:	bf00      	nop
 800805c:	20000aa8 	.word	0x20000aa8

08008060 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8008060:	b580      	push	{r7, lr}
 8008062:	b084      	sub	sp, #16
 8008064:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008066:	f3ef 8305 	mrs	r3, IPSR
 800806a:	60bb      	str	r3, [r7, #8]
  return(result);
 800806c:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 800806e:	2b00      	cmp	r3, #0
 8008070:	d10f      	bne.n	8008092 <osKernelStart+0x32>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8008072:	f3ef 8310 	mrs	r3, PRIMASK
 8008076:	607b      	str	r3, [r7, #4]
  return(result);
 8008078:	687b      	ldr	r3, [r7, #4]
 800807a:	2b00      	cmp	r3, #0
 800807c:	d105      	bne.n	800808a <osKernelStart+0x2a>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 800807e:	f3ef 8311 	mrs	r3, BASEPRI
 8008082:	603b      	str	r3, [r7, #0]
  return(result);
 8008084:	683b      	ldr	r3, [r7, #0]
 8008086:	2b00      	cmp	r3, #0
 8008088:	d007      	beq.n	800809a <osKernelStart+0x3a>
 800808a:	4b0f      	ldr	r3, [pc, #60]	@ (80080c8 <osKernelStart+0x68>)
 800808c:	681b      	ldr	r3, [r3, #0]
 800808e:	2b02      	cmp	r3, #2
 8008090:	d103      	bne.n	800809a <osKernelStart+0x3a>
    stat = osErrorISR;
 8008092:	f06f 0305 	mvn.w	r3, #5
 8008096:	60fb      	str	r3, [r7, #12]
 8008098:	e010      	b.n	80080bc <osKernelStart+0x5c>
  }
  else {
    if (KernelState == osKernelReady) {
 800809a:	4b0b      	ldr	r3, [pc, #44]	@ (80080c8 <osKernelStart+0x68>)
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	2b01      	cmp	r3, #1
 80080a0:	d109      	bne.n	80080b6 <osKernelStart+0x56>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80080a2:	f7ff ffa2 	bl	8007fea <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 80080a6:	4b08      	ldr	r3, [pc, #32]	@ (80080c8 <osKernelStart+0x68>)
 80080a8:	2202      	movs	r2, #2
 80080aa:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 80080ac:	f001 f8ca 	bl	8009244 <vTaskStartScheduler>
      stat = osOK;
 80080b0:	2300      	movs	r3, #0
 80080b2:	60fb      	str	r3, [r7, #12]
 80080b4:	e002      	b.n	80080bc <osKernelStart+0x5c>
    } else {
      stat = osError;
 80080b6:	f04f 33ff 	mov.w	r3, #4294967295
 80080ba:	60fb      	str	r3, [r7, #12]
    }
  }

  return (stat);
 80080bc:	68fb      	ldr	r3, [r7, #12]
}
 80080be:	4618      	mov	r0, r3
 80080c0:	3710      	adds	r7, #16
 80080c2:	46bd      	mov	sp, r7
 80080c4:	bd80      	pop	{r7, pc}
 80080c6:	bf00      	nop
 80080c8:	20000aa8 	.word	0x20000aa8

080080cc <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 80080cc:	b580      	push	{r7, lr}
 80080ce:	b090      	sub	sp, #64	@ 0x40
 80080d0:	af04      	add	r7, sp, #16
 80080d2:	60f8      	str	r0, [r7, #12]
 80080d4:	60b9      	str	r1, [r7, #8]
 80080d6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 80080d8:	2300      	movs	r3, #0
 80080da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80080dc:	f3ef 8305 	mrs	r3, IPSR
 80080e0:	61fb      	str	r3, [r7, #28]
  return(result);
 80080e2:	69fb      	ldr	r3, [r7, #28]

  if (!IS_IRQ() && (func != NULL)) {
 80080e4:	2b00      	cmp	r3, #0
 80080e6:	f040 808f 	bne.w	8008208 <osThreadNew+0x13c>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80080ea:	f3ef 8310 	mrs	r3, PRIMASK
 80080ee:	61bb      	str	r3, [r7, #24]
  return(result);
 80080f0:	69bb      	ldr	r3, [r7, #24]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d105      	bne.n	8008102 <osThreadNew+0x36>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 80080f6:	f3ef 8311 	mrs	r3, BASEPRI
 80080fa:	617b      	str	r3, [r7, #20]
  return(result);
 80080fc:	697b      	ldr	r3, [r7, #20]
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d003      	beq.n	800810a <osThreadNew+0x3e>
 8008102:	4b44      	ldr	r3, [pc, #272]	@ (8008214 <osThreadNew+0x148>)
 8008104:	681b      	ldr	r3, [r3, #0]
 8008106:	2b02      	cmp	r3, #2
 8008108:	d07e      	beq.n	8008208 <osThreadNew+0x13c>
 800810a:	68fb      	ldr	r3, [r7, #12]
 800810c:	2b00      	cmp	r3, #0
 800810e:	d07b      	beq.n	8008208 <osThreadNew+0x13c>
    stack = configMINIMAL_STACK_SIZE;
 8008110:	2380      	movs	r3, #128	@ 0x80
 8008112:	62bb      	str	r3, [r7, #40]	@ 0x28
    prio  = (UBaseType_t)osPriorityNormal;
 8008114:	2318      	movs	r3, #24
 8008116:	627b      	str	r3, [r7, #36]	@ 0x24

    name = NULL;
 8008118:	2300      	movs	r3, #0
 800811a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    mem  = -1;
 800811c:	f04f 33ff 	mov.w	r3, #4294967295
 8008120:	623b      	str	r3, [r7, #32]

    if (attr != NULL) {
 8008122:	687b      	ldr	r3, [r7, #4]
 8008124:	2b00      	cmp	r3, #0
 8008126:	d045      	beq.n	80081b4 <osThreadNew+0xe8>
      if (attr->name != NULL) {
 8008128:	687b      	ldr	r3, [r7, #4]
 800812a:	681b      	ldr	r3, [r3, #0]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d002      	beq.n	8008136 <osThreadNew+0x6a>
        name = attr->name;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	62fb      	str	r3, [r7, #44]	@ 0x2c
      }
      if (attr->priority != osPriorityNone) {
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	699b      	ldr	r3, [r3, #24]
 800813a:	2b00      	cmp	r3, #0
 800813c:	d002      	beq.n	8008144 <osThreadNew+0x78>
        prio = (UBaseType_t)attr->priority;
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	699b      	ldr	r3, [r3, #24]
 8008142:	627b      	str	r3, [r7, #36]	@ 0x24
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8008144:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008146:	2b00      	cmp	r3, #0
 8008148:	d008      	beq.n	800815c <osThreadNew+0x90>
 800814a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800814c:	2b38      	cmp	r3, #56	@ 0x38
 800814e:	d805      	bhi.n	800815c <osThreadNew+0x90>
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	685b      	ldr	r3, [r3, #4]
 8008154:	f003 0301 	and.w	r3, r3, #1
 8008158:	2b00      	cmp	r3, #0
 800815a:	d001      	beq.n	8008160 <osThreadNew+0x94>
        return (NULL);
 800815c:	2300      	movs	r3, #0
 800815e:	e054      	b.n	800820a <osThreadNew+0x13e>
      }

      if (attr->stack_size > 0U) {
 8008160:	687b      	ldr	r3, [r7, #4]
 8008162:	695b      	ldr	r3, [r3, #20]
 8008164:	2b00      	cmp	r3, #0
 8008166:	d003      	beq.n	8008170 <osThreadNew+0xa4>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	695b      	ldr	r3, [r3, #20]
 800816c:	089b      	lsrs	r3, r3, #2
 800816e:	62bb      	str	r3, [r7, #40]	@ 0x28
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008170:	687b      	ldr	r3, [r7, #4]
 8008172:	689b      	ldr	r3, [r3, #8]
 8008174:	2b00      	cmp	r3, #0
 8008176:	d00e      	beq.n	8008196 <osThreadNew+0xca>
 8008178:	687b      	ldr	r3, [r7, #4]
 800817a:	68db      	ldr	r3, [r3, #12]
 800817c:	2b5b      	cmp	r3, #91	@ 0x5b
 800817e:	d90a      	bls.n	8008196 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008180:	687b      	ldr	r3, [r7, #4]
 8008182:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8008184:	2b00      	cmp	r3, #0
 8008186:	d006      	beq.n	8008196 <osThreadNew+0xca>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8008188:	687b      	ldr	r3, [r7, #4]
 800818a:	695b      	ldr	r3, [r3, #20]
 800818c:	2b00      	cmp	r3, #0
 800818e:	d002      	beq.n	8008196 <osThreadNew+0xca>
        mem = 1;
 8008190:	2301      	movs	r3, #1
 8008192:	623b      	str	r3, [r7, #32]
 8008194:	e010      	b.n	80081b8 <osThreadNew+0xec>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	689b      	ldr	r3, [r3, #8]
 800819a:	2b00      	cmp	r3, #0
 800819c:	d10c      	bne.n	80081b8 <osThreadNew+0xec>
 800819e:	687b      	ldr	r3, [r7, #4]
 80081a0:	68db      	ldr	r3, [r3, #12]
 80081a2:	2b00      	cmp	r3, #0
 80081a4:	d108      	bne.n	80081b8 <osThreadNew+0xec>
 80081a6:	687b      	ldr	r3, [r7, #4]
 80081a8:	691b      	ldr	r3, [r3, #16]
 80081aa:	2b00      	cmp	r3, #0
 80081ac:	d104      	bne.n	80081b8 <osThreadNew+0xec>
          mem = 0;
 80081ae:	2300      	movs	r3, #0
 80081b0:	623b      	str	r3, [r7, #32]
 80081b2:	e001      	b.n	80081b8 <osThreadNew+0xec>
        }
      }
    }
    else {
      mem = 0;
 80081b4:	2300      	movs	r3, #0
 80081b6:	623b      	str	r3, [r7, #32]
    }

    if (mem == 1) {
 80081b8:	6a3b      	ldr	r3, [r7, #32]
 80081ba:	2b01      	cmp	r3, #1
 80081bc:	d110      	bne.n	80081e0 <osThreadNew+0x114>
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80081be:	687b      	ldr	r3, [r7, #4]
 80081c0:	691b      	ldr	r3, [r3, #16]
                                                                                    (StaticTask_t *)attr->cb_mem);
 80081c2:	687a      	ldr	r2, [r7, #4]
 80081c4:	6892      	ldr	r2, [r2, #8]
      hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80081c6:	9202      	str	r2, [sp, #8]
 80081c8:	9301      	str	r3, [sp, #4]
 80081ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081cc:	9300      	str	r3, [sp, #0]
 80081ce:	68bb      	ldr	r3, [r7, #8]
 80081d0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80081d2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80081d4:	68f8      	ldr	r0, [r7, #12]
 80081d6:	f000 fe4f 	bl	8008e78 <xTaskCreateStatic>
 80081da:	4603      	mov	r3, r0
 80081dc:	613b      	str	r3, [r7, #16]
 80081de:	e013      	b.n	8008208 <osThreadNew+0x13c>
    }
    else {
      if (mem == 0) {
 80081e0:	6a3b      	ldr	r3, [r7, #32]
 80081e2:	2b00      	cmp	r3, #0
 80081e4:	d110      	bne.n	8008208 <osThreadNew+0x13c>
        if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 80081e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80081e8:	b29a      	uxth	r2, r3
 80081ea:	f107 0310 	add.w	r3, r7, #16
 80081ee:	9301      	str	r3, [sp, #4]
 80081f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80081f2:	9300      	str	r3, [sp, #0]
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80081f8:	68f8      	ldr	r0, [r7, #12]
 80081fa:	f000 fea3 	bl	8008f44 <xTaskCreate>
 80081fe:	4603      	mov	r3, r0
 8008200:	2b01      	cmp	r3, #1
 8008202:	d001      	beq.n	8008208 <osThreadNew+0x13c>
          hTask = NULL;
 8008204:	2300      	movs	r3, #0
 8008206:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  return ((osThreadId_t)hTask);
 8008208:	693b      	ldr	r3, [r7, #16]
}
 800820a:	4618      	mov	r0, r3
 800820c:	3730      	adds	r7, #48	@ 0x30
 800820e:	46bd      	mov	sp, r7
 8008210:	bd80      	pop	{r7, pc}
 8008212:	bf00      	nop
 8008214:	20000aa8 	.word	0x20000aa8

08008218 <osDelay>:

  /* Return flags before clearing */
  return (rflags);
}

osStatus_t osDelay (uint32_t ticks) {
 8008218:	b580      	push	{r7, lr}
 800821a:	b086      	sub	sp, #24
 800821c:	af00      	add	r7, sp, #0
 800821e:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8008220:	f3ef 8305 	mrs	r3, IPSR
 8008224:	613b      	str	r3, [r7, #16]
  return(result);
 8008226:	693b      	ldr	r3, [r7, #16]
  osStatus_t stat;

  if (IS_IRQ()) {
 8008228:	2b00      	cmp	r3, #0
 800822a:	d10f      	bne.n	800824c <osDelay+0x34>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800822c:	f3ef 8310 	mrs	r3, PRIMASK
 8008230:	60fb      	str	r3, [r7, #12]
  return(result);
 8008232:	68fb      	ldr	r3, [r7, #12]
 8008234:	2b00      	cmp	r3, #0
 8008236:	d105      	bne.n	8008244 <osDelay+0x2c>
  __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 8008238:	f3ef 8311 	mrs	r3, BASEPRI
 800823c:	60bb      	str	r3, [r7, #8]
  return(result);
 800823e:	68bb      	ldr	r3, [r7, #8]
 8008240:	2b00      	cmp	r3, #0
 8008242:	d007      	beq.n	8008254 <osDelay+0x3c>
 8008244:	4b0a      	ldr	r3, [pc, #40]	@ (8008270 <osDelay+0x58>)
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	2b02      	cmp	r3, #2
 800824a:	d103      	bne.n	8008254 <osDelay+0x3c>
    stat = osErrorISR;
 800824c:	f06f 0305 	mvn.w	r3, #5
 8008250:	617b      	str	r3, [r7, #20]
 8008252:	e007      	b.n	8008264 <osDelay+0x4c>
  }
  else {
    stat = osOK;
 8008254:	2300      	movs	r3, #0
 8008256:	617b      	str	r3, [r7, #20]

    if (ticks != 0U) {
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	2b00      	cmp	r3, #0
 800825c:	d002      	beq.n	8008264 <osDelay+0x4c>
      vTaskDelay(ticks);
 800825e:	6878      	ldr	r0, [r7, #4]
 8008260:	f000 ffb8 	bl	80091d4 <vTaskDelay>
    }
  }

  return (stat);
 8008264:	697b      	ldr	r3, [r7, #20]
}
 8008266:	4618      	mov	r0, r3
 8008268:	3718      	adds	r7, #24
 800826a:	46bd      	mov	sp, r7
 800826c:	bd80      	pop	{r7, pc}
 800826e:	bf00      	nop
 8008270:	20000aa8 	.word	0x20000aa8

08008274 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8008274:	b480      	push	{r7}
 8008276:	b085      	sub	sp, #20
 8008278:	af00      	add	r7, sp, #0
 800827a:	60f8      	str	r0, [r7, #12]
 800827c:	60b9      	str	r1, [r7, #8]
 800827e:	607a      	str	r2, [r7, #4]
  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8008280:	68fb      	ldr	r3, [r7, #12]
 8008282:	4a07      	ldr	r2, [pc, #28]	@ (80082a0 <vApplicationGetIdleTaskMemory+0x2c>)
 8008284:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	4a06      	ldr	r2, [pc, #24]	@ (80082a4 <vApplicationGetIdleTaskMemory+0x30>)
 800828a:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	2280      	movs	r2, #128	@ 0x80
 8008290:	601a      	str	r2, [r3, #0]
}
 8008292:	bf00      	nop
 8008294:	3714      	adds	r7, #20
 8008296:	46bd      	mov	sp, r7
 8008298:	f85d 7b04 	ldr.w	r7, [sp], #4
 800829c:	4770      	bx	lr
 800829e:	bf00      	nop
 80082a0:	20000aac 	.word	0x20000aac
 80082a4:	20000b08 	.word	0x20000b08

080082a8 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 80082a8:	b480      	push	{r7}
 80082aa:	b085      	sub	sp, #20
 80082ac:	af00      	add	r7, sp, #0
 80082ae:	60f8      	str	r0, [r7, #12]
 80082b0:	60b9      	str	r1, [r7, #8]
 80082b2:	607a      	str	r2, [r7, #4]
  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	4a07      	ldr	r2, [pc, #28]	@ (80082d4 <vApplicationGetTimerTaskMemory+0x2c>)
 80082b8:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80082ba:	68bb      	ldr	r3, [r7, #8]
 80082bc:	4a06      	ldr	r2, [pc, #24]	@ (80082d8 <vApplicationGetTimerTaskMemory+0x30>)
 80082be:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80082c0:	687b      	ldr	r3, [r7, #4]
 80082c2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80082c6:	601a      	str	r2, [r3, #0]
}
 80082c8:	bf00      	nop
 80082ca:	3714      	adds	r7, #20
 80082cc:	46bd      	mov	sp, r7
 80082ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082d2:	4770      	bx	lr
 80082d4:	20000d08 	.word	0x20000d08
 80082d8:	20000d64 	.word	0x20000d64

080082dc <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80082dc:	b480      	push	{r7}
 80082de:	b083      	sub	sp, #12
 80082e0:	af00      	add	r7, sp, #0
 80082e2:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f103 0208 	add.w	r2, r3, #8
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80082ee:	687b      	ldr	r3, [r7, #4]
 80082f0:	f04f 32ff 	mov.w	r2, #4294967295
 80082f4:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80082f6:	687b      	ldr	r3, [r7, #4]
 80082f8:	f103 0208 	add.w	r2, r3, #8
 80082fc:	687b      	ldr	r3, [r7, #4]
 80082fe:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f103 0208 	add.w	r2, r3, #8
 8008306:	687b      	ldr	r3, [r7, #4]
 8008308:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	2200      	movs	r2, #0
 800830e:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008310:	bf00      	nop
 8008312:	370c      	adds	r7, #12
 8008314:	46bd      	mov	sp, r7
 8008316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800831a:	4770      	bx	lr

0800831c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800831c:	b480      	push	{r7}
 800831e:	b083      	sub	sp, #12
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	2200      	movs	r2, #0
 8008328:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800832a:	bf00      	nop
 800832c:	370c      	adds	r7, #12
 800832e:	46bd      	mov	sp, r7
 8008330:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008334:	4770      	bx	lr

08008336 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008336:	b480      	push	{r7}
 8008338:	b085      	sub	sp, #20
 800833a:	af00      	add	r7, sp, #0
 800833c:	6078      	str	r0, [r7, #4]
 800833e:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008340:	687b      	ldr	r3, [r7, #4]
 8008342:	685b      	ldr	r3, [r3, #4]
 8008344:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008346:	683b      	ldr	r3, [r7, #0]
 8008348:	68fa      	ldr	r2, [r7, #12]
 800834a:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800834c:	68fb      	ldr	r3, [r7, #12]
 800834e:	689a      	ldr	r2, [r3, #8]
 8008350:	683b      	ldr	r3, [r7, #0]
 8008352:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008354:	68fb      	ldr	r3, [r7, #12]
 8008356:	689b      	ldr	r3, [r3, #8]
 8008358:	683a      	ldr	r2, [r7, #0]
 800835a:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 800835c:	68fb      	ldr	r3, [r7, #12]
 800835e:	683a      	ldr	r2, [r7, #0]
 8008360:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008362:	683b      	ldr	r3, [r7, #0]
 8008364:	687a      	ldr	r2, [r7, #4]
 8008366:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	1c5a      	adds	r2, r3, #1
 800836e:	687b      	ldr	r3, [r7, #4]
 8008370:	601a      	str	r2, [r3, #0]
}
 8008372:	bf00      	nop
 8008374:	3714      	adds	r7, #20
 8008376:	46bd      	mov	sp, r7
 8008378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837c:	4770      	bx	lr

0800837e <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800837e:	b480      	push	{r7}
 8008380:	b085      	sub	sp, #20
 8008382:	af00      	add	r7, sp, #0
 8008384:	6078      	str	r0, [r7, #4]
 8008386:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008388:	683b      	ldr	r3, [r7, #0]
 800838a:	681b      	ldr	r3, [r3, #0]
 800838c:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800838e:	68bb      	ldr	r3, [r7, #8]
 8008390:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008394:	d103      	bne.n	800839e <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008396:	687b      	ldr	r3, [r7, #4]
 8008398:	691b      	ldr	r3, [r3, #16]
 800839a:	60fb      	str	r3, [r7, #12]
 800839c:	e00c      	b.n	80083b8 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	3308      	adds	r3, #8
 80083a2:	60fb      	str	r3, [r7, #12]
 80083a4:	e002      	b.n	80083ac <vListInsert+0x2e>
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	60fb      	str	r3, [r7, #12]
 80083ac:	68fb      	ldr	r3, [r7, #12]
 80083ae:	685b      	ldr	r3, [r3, #4]
 80083b0:	681b      	ldr	r3, [r3, #0]
 80083b2:	68ba      	ldr	r2, [r7, #8]
 80083b4:	429a      	cmp	r2, r3
 80083b6:	d2f6      	bcs.n	80083a6 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80083b8:	68fb      	ldr	r3, [r7, #12]
 80083ba:	685a      	ldr	r2, [r3, #4]
 80083bc:	683b      	ldr	r3, [r7, #0]
 80083be:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80083c0:	683b      	ldr	r3, [r7, #0]
 80083c2:	685b      	ldr	r3, [r3, #4]
 80083c4:	683a      	ldr	r2, [r7, #0]
 80083c6:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80083c8:	683b      	ldr	r3, [r7, #0]
 80083ca:	68fa      	ldr	r2, [r7, #12]
 80083cc:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80083ce:	68fb      	ldr	r3, [r7, #12]
 80083d0:	683a      	ldr	r2, [r7, #0]
 80083d2:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	687a      	ldr	r2, [r7, #4]
 80083d8:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80083da:	687b      	ldr	r3, [r7, #4]
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	1c5a      	adds	r2, r3, #1
 80083e0:	687b      	ldr	r3, [r7, #4]
 80083e2:	601a      	str	r2, [r3, #0]
}
 80083e4:	bf00      	nop
 80083e6:	3714      	adds	r7, #20
 80083e8:	46bd      	mov	sp, r7
 80083ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ee:	4770      	bx	lr

080083f0 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80083f0:	b480      	push	{r7}
 80083f2:	b085      	sub	sp, #20
 80083f4:	af00      	add	r7, sp, #0
 80083f6:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80083f8:	687b      	ldr	r3, [r7, #4]
 80083fa:	691b      	ldr	r3, [r3, #16]
 80083fc:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	685b      	ldr	r3, [r3, #4]
 8008402:	687a      	ldr	r2, [r7, #4]
 8008404:	6892      	ldr	r2, [r2, #8]
 8008406:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008408:	687b      	ldr	r3, [r7, #4]
 800840a:	689b      	ldr	r3, [r3, #8]
 800840c:	687a      	ldr	r2, [r7, #4]
 800840e:	6852      	ldr	r2, [r2, #4]
 8008410:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008412:	68fb      	ldr	r3, [r7, #12]
 8008414:	685b      	ldr	r3, [r3, #4]
 8008416:	687a      	ldr	r2, [r7, #4]
 8008418:	429a      	cmp	r2, r3
 800841a:	d103      	bne.n	8008424 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 800841c:	687b      	ldr	r3, [r7, #4]
 800841e:	689a      	ldr	r2, [r3, #8]
 8008420:	68fb      	ldr	r3, [r7, #12]
 8008422:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008424:	687b      	ldr	r3, [r7, #4]
 8008426:	2200      	movs	r2, #0
 8008428:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 800842a:	68fb      	ldr	r3, [r7, #12]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	1e5a      	subs	r2, r3, #1
 8008430:	68fb      	ldr	r3, [r7, #12]
 8008432:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008434:	68fb      	ldr	r3, [r7, #12]
 8008436:	681b      	ldr	r3, [r3, #0]
}
 8008438:	4618      	mov	r0, r3
 800843a:	3714      	adds	r7, #20
 800843c:	46bd      	mov	sp, r7
 800843e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008442:	4770      	bx	lr

08008444 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008444:	b580      	push	{r7, lr}
 8008446:	b084      	sub	sp, #16
 8008448:	af00      	add	r7, sp, #0
 800844a:	6078      	str	r0, [r7, #4]
 800844c:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008452:	68fb      	ldr	r3, [r7, #12]
 8008454:	2b00      	cmp	r3, #0
 8008456:	d10d      	bne.n	8008474 <xQueueGenericReset+0x30>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008458:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800845c:	b672      	cpsid	i
 800845e:	f383 8811 	msr	BASEPRI, r3
 8008462:	f3bf 8f6f 	isb	sy
 8008466:	f3bf 8f4f 	dsb	sy
 800846a:	b662      	cpsie	i
 800846c:	60bb      	str	r3, [r7, #8]
		"	isb														\n" \
		"	dsb														\n" \
		"	cpsie i													\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 800846e:	bf00      	nop
 8008470:	bf00      	nop
 8008472:	e7fd      	b.n	8008470 <xQueueGenericReset+0x2c>

	taskENTER_CRITICAL();
 8008474:	f002 f8aa 	bl	800a5cc <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008478:	68fb      	ldr	r3, [r7, #12]
 800847a:	681a      	ldr	r2, [r3, #0]
 800847c:	68fb      	ldr	r3, [r7, #12]
 800847e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008480:	68f9      	ldr	r1, [r7, #12]
 8008482:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008484:	fb01 f303 	mul.w	r3, r1, r3
 8008488:	441a      	add	r2, r3
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 800848e:	68fb      	ldr	r3, [r7, #12]
 8008490:	2200      	movs	r2, #0
 8008492:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681a      	ldr	r2, [r3, #0]
 8008498:	68fb      	ldr	r3, [r7, #12]
 800849a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 800849c:	68fb      	ldr	r3, [r7, #12]
 800849e:	681a      	ldr	r2, [r3, #0]
 80084a0:	68fb      	ldr	r3, [r7, #12]
 80084a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80084a4:	3b01      	subs	r3, #1
 80084a6:	68f9      	ldr	r1, [r7, #12]
 80084a8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 80084aa:	fb01 f303 	mul.w	r3, r1, r3
 80084ae:	441a      	add	r2, r3
 80084b0:	68fb      	ldr	r3, [r7, #12]
 80084b2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 80084b4:	68fb      	ldr	r3, [r7, #12]
 80084b6:	22ff      	movs	r2, #255	@ 0xff
 80084b8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80084bc:	68fb      	ldr	r3, [r7, #12]
 80084be:	22ff      	movs	r2, #255	@ 0xff
 80084c0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80084c4:	683b      	ldr	r3, [r7, #0]
 80084c6:	2b00      	cmp	r3, #0
 80084c8:	d114      	bne.n	80084f4 <xQueueGenericReset+0xb0>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80084ca:	68fb      	ldr	r3, [r7, #12]
 80084cc:	691b      	ldr	r3, [r3, #16]
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d01a      	beq.n	8008508 <xQueueGenericReset+0xc4>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80084d2:	68fb      	ldr	r3, [r7, #12]
 80084d4:	3310      	adds	r3, #16
 80084d6:	4618      	mov	r0, r3
 80084d8:	f001 f950 	bl	800977c <xTaskRemoveFromEventList>
 80084dc:	4603      	mov	r3, r0
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d012      	beq.n	8008508 <xQueueGenericReset+0xc4>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80084e2:	4b0d      	ldr	r3, [pc, #52]	@ (8008518 <xQueueGenericReset+0xd4>)
 80084e4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80084e8:	601a      	str	r2, [r3, #0]
 80084ea:	f3bf 8f4f 	dsb	sy
 80084ee:	f3bf 8f6f 	isb	sy
 80084f2:	e009      	b.n	8008508 <xQueueGenericReset+0xc4>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	3310      	adds	r3, #16
 80084f8:	4618      	mov	r0, r3
 80084fa:	f7ff feef 	bl	80082dc <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80084fe:	68fb      	ldr	r3, [r7, #12]
 8008500:	3324      	adds	r3, #36	@ 0x24
 8008502:	4618      	mov	r0, r3
 8008504:	f7ff feea 	bl	80082dc <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8008508:	f002 f896 	bl	800a638 <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800850c:	2301      	movs	r3, #1
}
 800850e:	4618      	mov	r0, r3
 8008510:	3710      	adds	r7, #16
 8008512:	46bd      	mov	sp, r7
 8008514:	bd80      	pop	{r7, pc}
 8008516:	bf00      	nop
 8008518:	e000ed04 	.word	0xe000ed04

0800851c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 800851c:	b580      	push	{r7, lr}
 800851e:	b08e      	sub	sp, #56	@ 0x38
 8008520:	af02      	add	r7, sp, #8
 8008522:	60f8      	str	r0, [r7, #12]
 8008524:	60b9      	str	r1, [r7, #8]
 8008526:	607a      	str	r2, [r7, #4]
 8008528:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800852a:	68fb      	ldr	r3, [r7, #12]
 800852c:	2b00      	cmp	r3, #0
 800852e:	d10d      	bne.n	800854c <xQueueGenericCreateStatic+0x30>
	__asm volatile
 8008530:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008534:	b672      	cpsid	i
 8008536:	f383 8811 	msr	BASEPRI, r3
 800853a:	f3bf 8f6f 	isb	sy
 800853e:	f3bf 8f4f 	dsb	sy
 8008542:	b662      	cpsie	i
 8008544:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8008546:	bf00      	nop
 8008548:	bf00      	nop
 800854a:	e7fd      	b.n	8008548 <xQueueGenericCreateStatic+0x2c>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 800854c:	683b      	ldr	r3, [r7, #0]
 800854e:	2b00      	cmp	r3, #0
 8008550:	d10d      	bne.n	800856e <xQueueGenericCreateStatic+0x52>
	__asm volatile
 8008552:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008556:	b672      	cpsid	i
 8008558:	f383 8811 	msr	BASEPRI, r3
 800855c:	f3bf 8f6f 	isb	sy
 8008560:	f3bf 8f4f 	dsb	sy
 8008564:	b662      	cpsie	i
 8008566:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8008568:	bf00      	nop
 800856a:	bf00      	nop
 800856c:	e7fd      	b.n	800856a <xQueueGenericCreateStatic+0x4e>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800856e:	687b      	ldr	r3, [r7, #4]
 8008570:	2b00      	cmp	r3, #0
 8008572:	d002      	beq.n	800857a <xQueueGenericCreateStatic+0x5e>
 8008574:	68bb      	ldr	r3, [r7, #8]
 8008576:	2b00      	cmp	r3, #0
 8008578:	d001      	beq.n	800857e <xQueueGenericCreateStatic+0x62>
 800857a:	2301      	movs	r3, #1
 800857c:	e000      	b.n	8008580 <xQueueGenericCreateStatic+0x64>
 800857e:	2300      	movs	r3, #0
 8008580:	2b00      	cmp	r3, #0
 8008582:	d10d      	bne.n	80085a0 <xQueueGenericCreateStatic+0x84>
	__asm volatile
 8008584:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008588:	b672      	cpsid	i
 800858a:	f383 8811 	msr	BASEPRI, r3
 800858e:	f3bf 8f6f 	isb	sy
 8008592:	f3bf 8f4f 	dsb	sy
 8008596:	b662      	cpsie	i
 8008598:	623b      	str	r3, [r7, #32]
}
 800859a:	bf00      	nop
 800859c:	bf00      	nop
 800859e:	e7fd      	b.n	800859c <xQueueGenericCreateStatic+0x80>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 80085a0:	687b      	ldr	r3, [r7, #4]
 80085a2:	2b00      	cmp	r3, #0
 80085a4:	d102      	bne.n	80085ac <xQueueGenericCreateStatic+0x90>
 80085a6:	68bb      	ldr	r3, [r7, #8]
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	d101      	bne.n	80085b0 <xQueueGenericCreateStatic+0x94>
 80085ac:	2301      	movs	r3, #1
 80085ae:	e000      	b.n	80085b2 <xQueueGenericCreateStatic+0x96>
 80085b0:	2300      	movs	r3, #0
 80085b2:	2b00      	cmp	r3, #0
 80085b4:	d10d      	bne.n	80085d2 <xQueueGenericCreateStatic+0xb6>
	__asm volatile
 80085b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085ba:	b672      	cpsid	i
 80085bc:	f383 8811 	msr	BASEPRI, r3
 80085c0:	f3bf 8f6f 	isb	sy
 80085c4:	f3bf 8f4f 	dsb	sy
 80085c8:	b662      	cpsie	i
 80085ca:	61fb      	str	r3, [r7, #28]
}
 80085cc:	bf00      	nop
 80085ce:	bf00      	nop
 80085d0:	e7fd      	b.n	80085ce <xQueueGenericCreateStatic+0xb2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80085d2:	2350      	movs	r3, #80	@ 0x50
 80085d4:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80085d6:	697b      	ldr	r3, [r7, #20]
 80085d8:	2b50      	cmp	r3, #80	@ 0x50
 80085da:	d00d      	beq.n	80085f8 <xQueueGenericCreateStatic+0xdc>
	__asm volatile
 80085dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085e0:	b672      	cpsid	i
 80085e2:	f383 8811 	msr	BASEPRI, r3
 80085e6:	f3bf 8f6f 	isb	sy
 80085ea:	f3bf 8f4f 	dsb	sy
 80085ee:	b662      	cpsie	i
 80085f0:	61bb      	str	r3, [r7, #24]
}
 80085f2:	bf00      	nop
 80085f4:	bf00      	nop
 80085f6:	e7fd      	b.n	80085f4 <xQueueGenericCreateStatic+0xd8>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80085f8:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80085fa:	683b      	ldr	r3, [r7, #0]
 80085fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80085fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008600:	2b00      	cmp	r3, #0
 8008602:	d00d      	beq.n	8008620 <xQueueGenericCreateStatic+0x104>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008604:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008606:	2201      	movs	r2, #1
 8008608:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 800860c:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 8008610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008612:	9300      	str	r3, [sp, #0]
 8008614:	4613      	mov	r3, r2
 8008616:	687a      	ldr	r2, [r7, #4]
 8008618:	68b9      	ldr	r1, [r7, #8]
 800861a:	68f8      	ldr	r0, [r7, #12]
 800861c:	f000 f805 	bl	800862a <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8008620:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 8008622:	4618      	mov	r0, r3
 8008624:	3730      	adds	r7, #48	@ 0x30
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}

0800862a <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 800862a:	b580      	push	{r7, lr}
 800862c:	b084      	sub	sp, #16
 800862e:	af00      	add	r7, sp, #0
 8008630:	60f8      	str	r0, [r7, #12]
 8008632:	60b9      	str	r1, [r7, #8]
 8008634:	607a      	str	r2, [r7, #4]
 8008636:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8008638:	68bb      	ldr	r3, [r7, #8]
 800863a:	2b00      	cmp	r3, #0
 800863c:	d103      	bne.n	8008646 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 800863e:	69bb      	ldr	r3, [r7, #24]
 8008640:	69ba      	ldr	r2, [r7, #24]
 8008642:	601a      	str	r2, [r3, #0]
 8008644:	e002      	b.n	800864c <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8008646:	69bb      	ldr	r3, [r7, #24]
 8008648:	687a      	ldr	r2, [r7, #4]
 800864a:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 800864c:	69bb      	ldr	r3, [r7, #24]
 800864e:	68fa      	ldr	r2, [r7, #12]
 8008650:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008652:	69bb      	ldr	r3, [r7, #24]
 8008654:	68ba      	ldr	r2, [r7, #8]
 8008656:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8008658:	2101      	movs	r1, #1
 800865a:	69b8      	ldr	r0, [r7, #24]
 800865c:	f7ff fef2 	bl	8008444 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008660:	69bb      	ldr	r3, [r7, #24]
 8008662:	78fa      	ldrb	r2, [r7, #3]
 8008664:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8008668:	bf00      	nop
 800866a:	3710      	adds	r7, #16
 800866c:	46bd      	mov	sp, r7
 800866e:	bd80      	pop	{r7, pc}

08008670 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008670:	b580      	push	{r7, lr}
 8008672:	b08e      	sub	sp, #56	@ 0x38
 8008674:	af00      	add	r7, sp, #0
 8008676:	60f8      	str	r0, [r7, #12]
 8008678:	60b9      	str	r1, [r7, #8]
 800867a:	607a      	str	r2, [r7, #4]
 800867c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800867e:	2300      	movs	r3, #0
 8008680:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008682:	68fb      	ldr	r3, [r7, #12]
 8008684:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008686:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008688:	2b00      	cmp	r3, #0
 800868a:	d10d      	bne.n	80086a8 <xQueueGenericSend+0x38>
	__asm volatile
 800868c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008690:	b672      	cpsid	i
 8008692:	f383 8811 	msr	BASEPRI, r3
 8008696:	f3bf 8f6f 	isb	sy
 800869a:	f3bf 8f4f 	dsb	sy
 800869e:	b662      	cpsie	i
 80086a0:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 80086a2:	bf00      	nop
 80086a4:	bf00      	nop
 80086a6:	e7fd      	b.n	80086a4 <xQueueGenericSend+0x34>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80086a8:	68bb      	ldr	r3, [r7, #8]
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d103      	bne.n	80086b6 <xQueueGenericSend+0x46>
 80086ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086b2:	2b00      	cmp	r3, #0
 80086b4:	d101      	bne.n	80086ba <xQueueGenericSend+0x4a>
 80086b6:	2301      	movs	r3, #1
 80086b8:	e000      	b.n	80086bc <xQueueGenericSend+0x4c>
 80086ba:	2300      	movs	r3, #0
 80086bc:	2b00      	cmp	r3, #0
 80086be:	d10d      	bne.n	80086dc <xQueueGenericSend+0x6c>
	__asm volatile
 80086c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086c4:	b672      	cpsid	i
 80086c6:	f383 8811 	msr	BASEPRI, r3
 80086ca:	f3bf 8f6f 	isb	sy
 80086ce:	f3bf 8f4f 	dsb	sy
 80086d2:	b662      	cpsie	i
 80086d4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80086d6:	bf00      	nop
 80086d8:	bf00      	nop
 80086da:	e7fd      	b.n	80086d8 <xQueueGenericSend+0x68>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80086dc:	683b      	ldr	r3, [r7, #0]
 80086de:	2b02      	cmp	r3, #2
 80086e0:	d103      	bne.n	80086ea <xQueueGenericSend+0x7a>
 80086e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80086e6:	2b01      	cmp	r3, #1
 80086e8:	d101      	bne.n	80086ee <xQueueGenericSend+0x7e>
 80086ea:	2301      	movs	r3, #1
 80086ec:	e000      	b.n	80086f0 <xQueueGenericSend+0x80>
 80086ee:	2300      	movs	r3, #0
 80086f0:	2b00      	cmp	r3, #0
 80086f2:	d10d      	bne.n	8008710 <xQueueGenericSend+0xa0>
	__asm volatile
 80086f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086f8:	b672      	cpsid	i
 80086fa:	f383 8811 	msr	BASEPRI, r3
 80086fe:	f3bf 8f6f 	isb	sy
 8008702:	f3bf 8f4f 	dsb	sy
 8008706:	b662      	cpsie	i
 8008708:	623b      	str	r3, [r7, #32]
}
 800870a:	bf00      	nop
 800870c:	bf00      	nop
 800870e:	e7fd      	b.n	800870c <xQueueGenericSend+0x9c>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008710:	f001 f9fc 	bl	8009b0c <xTaskGetSchedulerState>
 8008714:	4603      	mov	r3, r0
 8008716:	2b00      	cmp	r3, #0
 8008718:	d102      	bne.n	8008720 <xQueueGenericSend+0xb0>
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	2b00      	cmp	r3, #0
 800871e:	d101      	bne.n	8008724 <xQueueGenericSend+0xb4>
 8008720:	2301      	movs	r3, #1
 8008722:	e000      	b.n	8008726 <xQueueGenericSend+0xb6>
 8008724:	2300      	movs	r3, #0
 8008726:	2b00      	cmp	r3, #0
 8008728:	d10d      	bne.n	8008746 <xQueueGenericSend+0xd6>
	__asm volatile
 800872a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800872e:	b672      	cpsid	i
 8008730:	f383 8811 	msr	BASEPRI, r3
 8008734:	f3bf 8f6f 	isb	sy
 8008738:	f3bf 8f4f 	dsb	sy
 800873c:	b662      	cpsie	i
 800873e:	61fb      	str	r3, [r7, #28]
}
 8008740:	bf00      	nop
 8008742:	bf00      	nop
 8008744:	e7fd      	b.n	8008742 <xQueueGenericSend+0xd2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008746:	f001 ff41 	bl	800a5cc <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800874a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800874c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800874e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008750:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008752:	429a      	cmp	r2, r3
 8008754:	d302      	bcc.n	800875c <xQueueGenericSend+0xec>
 8008756:	683b      	ldr	r3, [r7, #0]
 8008758:	2b02      	cmp	r3, #2
 800875a:	d129      	bne.n	80087b0 <xQueueGenericSend+0x140>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800875c:	683a      	ldr	r2, [r7, #0]
 800875e:	68b9      	ldr	r1, [r7, #8]
 8008760:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008762:	f000 fa1b 	bl	8008b9c <prvCopyDataToQueue>
 8008766:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008768:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800876a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800876c:	2b00      	cmp	r3, #0
 800876e:	d010      	beq.n	8008792 <xQueueGenericSend+0x122>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008770:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008772:	3324      	adds	r3, #36	@ 0x24
 8008774:	4618      	mov	r0, r3
 8008776:	f001 f801 	bl	800977c <xTaskRemoveFromEventList>
 800877a:	4603      	mov	r3, r0
 800877c:	2b00      	cmp	r3, #0
 800877e:	d013      	beq.n	80087a8 <xQueueGenericSend+0x138>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008780:	4b3f      	ldr	r3, [pc, #252]	@ (8008880 <xQueueGenericSend+0x210>)
 8008782:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008786:	601a      	str	r2, [r3, #0]
 8008788:	f3bf 8f4f 	dsb	sy
 800878c:	f3bf 8f6f 	isb	sy
 8008790:	e00a      	b.n	80087a8 <xQueueGenericSend+0x138>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008792:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008794:	2b00      	cmp	r3, #0
 8008796:	d007      	beq.n	80087a8 <xQueueGenericSend+0x138>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008798:	4b39      	ldr	r3, [pc, #228]	@ (8008880 <xQueueGenericSend+0x210>)
 800879a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800879e:	601a      	str	r2, [r3, #0]
 80087a0:	f3bf 8f4f 	dsb	sy
 80087a4:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 80087a8:	f001 ff46 	bl	800a638 <vPortExitCritical>
				return pdPASS;
 80087ac:	2301      	movs	r3, #1
 80087ae:	e063      	b.n	8008878 <xQueueGenericSend+0x208>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80087b0:	687b      	ldr	r3, [r7, #4]
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	d103      	bne.n	80087be <xQueueGenericSend+0x14e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80087b6:	f001 ff3f 	bl	800a638 <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80087ba:	2300      	movs	r3, #0
 80087bc:	e05c      	b.n	8008878 <xQueueGenericSend+0x208>
				}
				else if( xEntryTimeSet == pdFALSE )
 80087be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80087c0:	2b00      	cmp	r3, #0
 80087c2:	d106      	bne.n	80087d2 <xQueueGenericSend+0x162>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80087c4:	f107 0314 	add.w	r3, r7, #20
 80087c8:	4618      	mov	r0, r3
 80087ca:	f001 f83d 	bl	8009848 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80087ce:	2301      	movs	r3, #1
 80087d0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80087d2:	f001 ff31 	bl	800a638 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80087d6:	f000 fda1 	bl	800931c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80087da:	f001 fef7 	bl	800a5cc <vPortEnterCritical>
 80087de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087e0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80087e4:	b25b      	sxtb	r3, r3
 80087e6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80087ea:	d103      	bne.n	80087f4 <xQueueGenericSend+0x184>
 80087ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ee:	2200      	movs	r2, #0
 80087f0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80087f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087f6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80087fa:	b25b      	sxtb	r3, r3
 80087fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008800:	d103      	bne.n	800880a <xQueueGenericSend+0x19a>
 8008802:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008804:	2200      	movs	r2, #0
 8008806:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800880a:	f001 ff15 	bl	800a638 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800880e:	1d3a      	adds	r2, r7, #4
 8008810:	f107 0314 	add.w	r3, r7, #20
 8008814:	4611      	mov	r1, r2
 8008816:	4618      	mov	r0, r3
 8008818:	f001 f82c 	bl	8009874 <xTaskCheckForTimeOut>
 800881c:	4603      	mov	r3, r0
 800881e:	2b00      	cmp	r3, #0
 8008820:	d124      	bne.n	800886c <xQueueGenericSend+0x1fc>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008822:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008824:	f000 fab2 	bl	8008d8c <prvIsQueueFull>
 8008828:	4603      	mov	r3, r0
 800882a:	2b00      	cmp	r3, #0
 800882c:	d018      	beq.n	8008860 <xQueueGenericSend+0x1f0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800882e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008830:	3310      	adds	r3, #16
 8008832:	687a      	ldr	r2, [r7, #4]
 8008834:	4611      	mov	r1, r2
 8008836:	4618      	mov	r0, r3
 8008838:	f000 ff4a 	bl	80096d0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800883c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800883e:	f000 fa3d 	bl	8008cbc <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008842:	f000 fd79 	bl	8009338 <xTaskResumeAll>
 8008846:	4603      	mov	r3, r0
 8008848:	2b00      	cmp	r3, #0
 800884a:	f47f af7c 	bne.w	8008746 <xQueueGenericSend+0xd6>
				{
					portYIELD_WITHIN_API();
 800884e:	4b0c      	ldr	r3, [pc, #48]	@ (8008880 <xQueueGenericSend+0x210>)
 8008850:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008854:	601a      	str	r2, [r3, #0]
 8008856:	f3bf 8f4f 	dsb	sy
 800885a:	f3bf 8f6f 	isb	sy
 800885e:	e772      	b.n	8008746 <xQueueGenericSend+0xd6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008860:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008862:	f000 fa2b 	bl	8008cbc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008866:	f000 fd67 	bl	8009338 <xTaskResumeAll>
 800886a:	e76c      	b.n	8008746 <xQueueGenericSend+0xd6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800886c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800886e:	f000 fa25 	bl	8008cbc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008872:	f000 fd61 	bl	8009338 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008876:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008878:	4618      	mov	r0, r3
 800887a:	3738      	adds	r7, #56	@ 0x38
 800887c:	46bd      	mov	sp, r7
 800887e:	bd80      	pop	{r7, pc}
 8008880:	e000ed04 	.word	0xe000ed04

08008884 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008884:	b580      	push	{r7, lr}
 8008886:	b08e      	sub	sp, #56	@ 0x38
 8008888:	af00      	add	r7, sp, #0
 800888a:	60f8      	str	r0, [r7, #12]
 800888c:	60b9      	str	r1, [r7, #8]
 800888e:	607a      	str	r2, [r7, #4]
 8008890:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008892:	68fb      	ldr	r3, [r7, #12]
 8008894:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008896:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008898:	2b00      	cmp	r3, #0
 800889a:	d10d      	bne.n	80088b8 <xQueueGenericSendFromISR+0x34>
	__asm volatile
 800889c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088a0:	b672      	cpsid	i
 80088a2:	f383 8811 	msr	BASEPRI, r3
 80088a6:	f3bf 8f6f 	isb	sy
 80088aa:	f3bf 8f4f 	dsb	sy
 80088ae:	b662      	cpsie	i
 80088b0:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80088b2:	bf00      	nop
 80088b4:	bf00      	nop
 80088b6:	e7fd      	b.n	80088b4 <xQueueGenericSendFromISR+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	d103      	bne.n	80088c6 <xQueueGenericSendFromISR+0x42>
 80088be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d101      	bne.n	80088ca <xQueueGenericSendFromISR+0x46>
 80088c6:	2301      	movs	r3, #1
 80088c8:	e000      	b.n	80088cc <xQueueGenericSendFromISR+0x48>
 80088ca:	2300      	movs	r3, #0
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d10d      	bne.n	80088ec <xQueueGenericSendFromISR+0x68>
	__asm volatile
 80088d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80088d4:	b672      	cpsid	i
 80088d6:	f383 8811 	msr	BASEPRI, r3
 80088da:	f3bf 8f6f 	isb	sy
 80088de:	f3bf 8f4f 	dsb	sy
 80088e2:	b662      	cpsie	i
 80088e4:	623b      	str	r3, [r7, #32]
}
 80088e6:	bf00      	nop
 80088e8:	bf00      	nop
 80088ea:	e7fd      	b.n	80088e8 <xQueueGenericSendFromISR+0x64>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80088ec:	683b      	ldr	r3, [r7, #0]
 80088ee:	2b02      	cmp	r3, #2
 80088f0:	d103      	bne.n	80088fa <xQueueGenericSendFromISR+0x76>
 80088f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80088f4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80088f6:	2b01      	cmp	r3, #1
 80088f8:	d101      	bne.n	80088fe <xQueueGenericSendFromISR+0x7a>
 80088fa:	2301      	movs	r3, #1
 80088fc:	e000      	b.n	8008900 <xQueueGenericSendFromISR+0x7c>
 80088fe:	2300      	movs	r3, #0
 8008900:	2b00      	cmp	r3, #0
 8008902:	d10d      	bne.n	8008920 <xQueueGenericSendFromISR+0x9c>
	__asm volatile
 8008904:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008908:	b672      	cpsid	i
 800890a:	f383 8811 	msr	BASEPRI, r3
 800890e:	f3bf 8f6f 	isb	sy
 8008912:	f3bf 8f4f 	dsb	sy
 8008916:	b662      	cpsie	i
 8008918:	61fb      	str	r3, [r7, #28]
}
 800891a:	bf00      	nop
 800891c:	bf00      	nop
 800891e:	e7fd      	b.n	800891c <xQueueGenericSendFromISR+0x98>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008920:	f001 ff3c 	bl	800a79c <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8008924:	f3ef 8211 	mrs	r2, BASEPRI
 8008928:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800892c:	b672      	cpsid	i
 800892e:	f383 8811 	msr	BASEPRI, r3
 8008932:	f3bf 8f6f 	isb	sy
 8008936:	f3bf 8f4f 	dsb	sy
 800893a:	b662      	cpsie	i
 800893c:	61ba      	str	r2, [r7, #24]
 800893e:	617b      	str	r3, [r7, #20]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8008940:	69bb      	ldr	r3, [r7, #24]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008942:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008944:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008946:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008948:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800894a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800894c:	429a      	cmp	r2, r3
 800894e:	d302      	bcc.n	8008956 <xQueueGenericSendFromISR+0xd2>
 8008950:	683b      	ldr	r3, [r7, #0]
 8008952:	2b02      	cmp	r3, #2
 8008954:	d12c      	bne.n	80089b0 <xQueueGenericSendFromISR+0x12c>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008956:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008958:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800895c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008960:	683a      	ldr	r2, [r7, #0]
 8008962:	68b9      	ldr	r1, [r7, #8]
 8008964:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008966:	f000 f919 	bl	8008b9c <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 800896a:	f997 302b 	ldrsb.w	r3, [r7, #43]	@ 0x2b
 800896e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008972:	d112      	bne.n	800899a <xQueueGenericSendFromISR+0x116>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008974:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008976:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008978:	2b00      	cmp	r3, #0
 800897a:	d016      	beq.n	80089aa <xQueueGenericSendFromISR+0x126>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 800897c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800897e:	3324      	adds	r3, #36	@ 0x24
 8008980:	4618      	mov	r0, r3
 8008982:	f000 fefb 	bl	800977c <xTaskRemoveFromEventList>
 8008986:	4603      	mov	r3, r0
 8008988:	2b00      	cmp	r3, #0
 800898a:	d00e      	beq.n	80089aa <xQueueGenericSendFromISR+0x126>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	2b00      	cmp	r3, #0
 8008990:	d00b      	beq.n	80089aa <xQueueGenericSendFromISR+0x126>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008992:	687b      	ldr	r3, [r7, #4]
 8008994:	2201      	movs	r2, #1
 8008996:	601a      	str	r2, [r3, #0]
 8008998:	e007      	b.n	80089aa <xQueueGenericSendFromISR+0x126>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 800899a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800899e:	3301      	adds	r3, #1
 80089a0:	b2db      	uxtb	r3, r3
 80089a2:	b25a      	sxtb	r2, r3
 80089a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80089aa:	2301      	movs	r3, #1
 80089ac:	637b      	str	r3, [r7, #52]	@ 0x34
		{
 80089ae:	e001      	b.n	80089b4 <xQueueGenericSendFromISR+0x130>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80089b0:	2300      	movs	r3, #0
 80089b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80089b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089b6:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 80089b8:	693b      	ldr	r3, [r7, #16]
 80089ba:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 80089be:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80089c0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80089c2:	4618      	mov	r0, r3
 80089c4:	3738      	adds	r7, #56	@ 0x38
 80089c6:	46bd      	mov	sp, r7
 80089c8:	bd80      	pop	{r7, pc}
	...

080089cc <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80089cc:	b580      	push	{r7, lr}
 80089ce:	b08c      	sub	sp, #48	@ 0x30
 80089d0:	af00      	add	r7, sp, #0
 80089d2:	60f8      	str	r0, [r7, #12]
 80089d4:	60b9      	str	r1, [r7, #8]
 80089d6:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80089d8:	2300      	movs	r3, #0
 80089da:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80089dc:	68fb      	ldr	r3, [r7, #12]
 80089de:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80089e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80089e2:	2b00      	cmp	r3, #0
 80089e4:	d10d      	bne.n	8008a02 <xQueueReceive+0x36>
	__asm volatile
 80089e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089ea:	b672      	cpsid	i
 80089ec:	f383 8811 	msr	BASEPRI, r3
 80089f0:	f3bf 8f6f 	isb	sy
 80089f4:	f3bf 8f4f 	dsb	sy
 80089f8:	b662      	cpsie	i
 80089fa:	623b      	str	r3, [r7, #32]
}
 80089fc:	bf00      	nop
 80089fe:	bf00      	nop
 8008a00:	e7fd      	b.n	80089fe <xQueueReceive+0x32>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008a02:	68bb      	ldr	r3, [r7, #8]
 8008a04:	2b00      	cmp	r3, #0
 8008a06:	d103      	bne.n	8008a10 <xQueueReceive+0x44>
 8008a08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a0a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008a0c:	2b00      	cmp	r3, #0
 8008a0e:	d101      	bne.n	8008a14 <xQueueReceive+0x48>
 8008a10:	2301      	movs	r3, #1
 8008a12:	e000      	b.n	8008a16 <xQueueReceive+0x4a>
 8008a14:	2300      	movs	r3, #0
 8008a16:	2b00      	cmp	r3, #0
 8008a18:	d10d      	bne.n	8008a36 <xQueueReceive+0x6a>
	__asm volatile
 8008a1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a1e:	b672      	cpsid	i
 8008a20:	f383 8811 	msr	BASEPRI, r3
 8008a24:	f3bf 8f6f 	isb	sy
 8008a28:	f3bf 8f4f 	dsb	sy
 8008a2c:	b662      	cpsie	i
 8008a2e:	61fb      	str	r3, [r7, #28]
}
 8008a30:	bf00      	nop
 8008a32:	bf00      	nop
 8008a34:	e7fd      	b.n	8008a32 <xQueueReceive+0x66>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008a36:	f001 f869 	bl	8009b0c <xTaskGetSchedulerState>
 8008a3a:	4603      	mov	r3, r0
 8008a3c:	2b00      	cmp	r3, #0
 8008a3e:	d102      	bne.n	8008a46 <xQueueReceive+0x7a>
 8008a40:	687b      	ldr	r3, [r7, #4]
 8008a42:	2b00      	cmp	r3, #0
 8008a44:	d101      	bne.n	8008a4a <xQueueReceive+0x7e>
 8008a46:	2301      	movs	r3, #1
 8008a48:	e000      	b.n	8008a4c <xQueueReceive+0x80>
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	2b00      	cmp	r3, #0
 8008a4e:	d10d      	bne.n	8008a6c <xQueueReceive+0xa0>
	__asm volatile
 8008a50:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a54:	b672      	cpsid	i
 8008a56:	f383 8811 	msr	BASEPRI, r3
 8008a5a:	f3bf 8f6f 	isb	sy
 8008a5e:	f3bf 8f4f 	dsb	sy
 8008a62:	b662      	cpsie	i
 8008a64:	61bb      	str	r3, [r7, #24]
}
 8008a66:	bf00      	nop
 8008a68:	bf00      	nop
 8008a6a:	e7fd      	b.n	8008a68 <xQueueReceive+0x9c>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008a6c:	f001 fdae 	bl	800a5cc <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008a70:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a72:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a74:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008a76:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a78:	2b00      	cmp	r3, #0
 8008a7a:	d01f      	beq.n	8008abc <xQueueReceive+0xf0>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008a7c:	68b9      	ldr	r1, [r7, #8]
 8008a7e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008a80:	f000 f8f6 	bl	8008c70 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008a84:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a86:	1e5a      	subs	r2, r3, #1
 8008a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a8a:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008a8c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a8e:	691b      	ldr	r3, [r3, #16]
 8008a90:	2b00      	cmp	r3, #0
 8008a92:	d00f      	beq.n	8008ab4 <xQueueReceive+0xe8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008a94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a96:	3310      	adds	r3, #16
 8008a98:	4618      	mov	r0, r3
 8008a9a:	f000 fe6f 	bl	800977c <xTaskRemoveFromEventList>
 8008a9e:	4603      	mov	r3, r0
 8008aa0:	2b00      	cmp	r3, #0
 8008aa2:	d007      	beq.n	8008ab4 <xQueueReceive+0xe8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008aa4:	4b3c      	ldr	r3, [pc, #240]	@ (8008b98 <xQueueReceive+0x1cc>)
 8008aa6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008aaa:	601a      	str	r2, [r3, #0]
 8008aac:	f3bf 8f4f 	dsb	sy
 8008ab0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008ab4:	f001 fdc0 	bl	800a638 <vPortExitCritical>
				return pdPASS;
 8008ab8:	2301      	movs	r3, #1
 8008aba:	e069      	b.n	8008b90 <xQueueReceive+0x1c4>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008abc:	687b      	ldr	r3, [r7, #4]
 8008abe:	2b00      	cmp	r3, #0
 8008ac0:	d103      	bne.n	8008aca <xQueueReceive+0xfe>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8008ac2:	f001 fdb9 	bl	800a638 <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008ac6:	2300      	movs	r3, #0
 8008ac8:	e062      	b.n	8008b90 <xQueueReceive+0x1c4>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008aca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008acc:	2b00      	cmp	r3, #0
 8008ace:	d106      	bne.n	8008ade <xQueueReceive+0x112>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008ad0:	f107 0310 	add.w	r3, r7, #16
 8008ad4:	4618      	mov	r0, r3
 8008ad6:	f000 feb7 	bl	8009848 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008ada:	2301      	movs	r3, #1
 8008adc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008ade:	f001 fdab 	bl	800a638 <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008ae2:	f000 fc1b 	bl	800931c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008ae6:	f001 fd71 	bl	800a5cc <vPortEnterCritical>
 8008aea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008aec:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008af0:	b25b      	sxtb	r3, r3
 8008af2:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008af6:	d103      	bne.n	8008b00 <xQueueReceive+0x134>
 8008af8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008afa:	2200      	movs	r2, #0
 8008afc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b02:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008b06:	b25b      	sxtb	r3, r3
 8008b08:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008b0c:	d103      	bne.n	8008b16 <xQueueReceive+0x14a>
 8008b0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b10:	2200      	movs	r2, #0
 8008b12:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008b16:	f001 fd8f 	bl	800a638 <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008b1a:	1d3a      	adds	r2, r7, #4
 8008b1c:	f107 0310 	add.w	r3, r7, #16
 8008b20:	4611      	mov	r1, r2
 8008b22:	4618      	mov	r0, r3
 8008b24:	f000 fea6 	bl	8009874 <xTaskCheckForTimeOut>
 8008b28:	4603      	mov	r3, r0
 8008b2a:	2b00      	cmp	r3, #0
 8008b2c:	d123      	bne.n	8008b76 <xQueueReceive+0x1aa>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008b2e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008b30:	f000 f916 	bl	8008d60 <prvIsQueueEmpty>
 8008b34:	4603      	mov	r3, r0
 8008b36:	2b00      	cmp	r3, #0
 8008b38:	d017      	beq.n	8008b6a <xQueueReceive+0x19e>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008b3a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008b3c:	3324      	adds	r3, #36	@ 0x24
 8008b3e:	687a      	ldr	r2, [r7, #4]
 8008b40:	4611      	mov	r1, r2
 8008b42:	4618      	mov	r0, r3
 8008b44:	f000 fdc4 	bl	80096d0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008b48:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008b4a:	f000 f8b7 	bl	8008cbc <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008b4e:	f000 fbf3 	bl	8009338 <xTaskResumeAll>
 8008b52:	4603      	mov	r3, r0
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d189      	bne.n	8008a6c <xQueueReceive+0xa0>
				{
					portYIELD_WITHIN_API();
 8008b58:	4b0f      	ldr	r3, [pc, #60]	@ (8008b98 <xQueueReceive+0x1cc>)
 8008b5a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b5e:	601a      	str	r2, [r3, #0]
 8008b60:	f3bf 8f4f 	dsb	sy
 8008b64:	f3bf 8f6f 	isb	sy
 8008b68:	e780      	b.n	8008a6c <xQueueReceive+0xa0>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008b6a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008b6c:	f000 f8a6 	bl	8008cbc <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008b70:	f000 fbe2 	bl	8009338 <xTaskResumeAll>
 8008b74:	e77a      	b.n	8008a6c <xQueueReceive+0xa0>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8008b76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008b78:	f000 f8a0 	bl	8008cbc <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008b7c:	f000 fbdc 	bl	8009338 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008b80:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008b82:	f000 f8ed 	bl	8008d60 <prvIsQueueEmpty>
 8008b86:	4603      	mov	r3, r0
 8008b88:	2b00      	cmp	r3, #0
 8008b8a:	f43f af6f 	beq.w	8008a6c <xQueueReceive+0xa0>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008b8e:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008b90:	4618      	mov	r0, r3
 8008b92:	3730      	adds	r7, #48	@ 0x30
 8008b94:	46bd      	mov	sp, r7
 8008b96:	bd80      	pop	{r7, pc}
 8008b98:	e000ed04 	.word	0xe000ed04

08008b9c <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008b9c:	b580      	push	{r7, lr}
 8008b9e:	b086      	sub	sp, #24
 8008ba0:	af00      	add	r7, sp, #0
 8008ba2:	60f8      	str	r0, [r7, #12]
 8008ba4:	60b9      	str	r1, [r7, #8]
 8008ba6:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008ba8:	2300      	movs	r3, #0
 8008baa:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008bac:	68fb      	ldr	r3, [r7, #12]
 8008bae:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008bb0:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008bb2:	68fb      	ldr	r3, [r7, #12]
 8008bb4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bb6:	2b00      	cmp	r3, #0
 8008bb8:	d10d      	bne.n	8008bd6 <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008bba:	68fb      	ldr	r3, [r7, #12]
 8008bbc:	681b      	ldr	r3, [r3, #0]
 8008bbe:	2b00      	cmp	r3, #0
 8008bc0:	d14d      	bne.n	8008c5e <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008bc2:	68fb      	ldr	r3, [r7, #12]
 8008bc4:	689b      	ldr	r3, [r3, #8]
 8008bc6:	4618      	mov	r0, r3
 8008bc8:	f000 ffbe 	bl	8009b48 <xTaskPriorityDisinherit>
 8008bcc:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008bce:	68fb      	ldr	r3, [r7, #12]
 8008bd0:	2200      	movs	r2, #0
 8008bd2:	609a      	str	r2, [r3, #8]
 8008bd4:	e043      	b.n	8008c5e <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008bd6:	687b      	ldr	r3, [r7, #4]
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d119      	bne.n	8008c10 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008bdc:	68fb      	ldr	r3, [r7, #12]
 8008bde:	6858      	ldr	r0, [r3, #4]
 8008be0:	68fb      	ldr	r3, [r7, #12]
 8008be2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008be4:	461a      	mov	r2, r3
 8008be6:	68b9      	ldr	r1, [r7, #8]
 8008be8:	f002 f8d4 	bl	800ad94 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008bec:	68fb      	ldr	r3, [r7, #12]
 8008bee:	685a      	ldr	r2, [r3, #4]
 8008bf0:	68fb      	ldr	r3, [r7, #12]
 8008bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bf4:	441a      	add	r2, r3
 8008bf6:	68fb      	ldr	r3, [r7, #12]
 8008bf8:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008bfa:	68fb      	ldr	r3, [r7, #12]
 8008bfc:	685a      	ldr	r2, [r3, #4]
 8008bfe:	68fb      	ldr	r3, [r7, #12]
 8008c00:	689b      	ldr	r3, [r3, #8]
 8008c02:	429a      	cmp	r2, r3
 8008c04:	d32b      	bcc.n	8008c5e <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008c06:	68fb      	ldr	r3, [r7, #12]
 8008c08:	681a      	ldr	r2, [r3, #0]
 8008c0a:	68fb      	ldr	r3, [r7, #12]
 8008c0c:	605a      	str	r2, [r3, #4]
 8008c0e:	e026      	b.n	8008c5e <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008c10:	68fb      	ldr	r3, [r7, #12]
 8008c12:	68d8      	ldr	r0, [r3, #12]
 8008c14:	68fb      	ldr	r3, [r7, #12]
 8008c16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c18:	461a      	mov	r2, r3
 8008c1a:	68b9      	ldr	r1, [r7, #8]
 8008c1c:	f002 f8ba 	bl	800ad94 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008c20:	68fb      	ldr	r3, [r7, #12]
 8008c22:	68da      	ldr	r2, [r3, #12]
 8008c24:	68fb      	ldr	r3, [r7, #12]
 8008c26:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c28:	425b      	negs	r3, r3
 8008c2a:	441a      	add	r2, r3
 8008c2c:	68fb      	ldr	r3, [r7, #12]
 8008c2e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008c30:	68fb      	ldr	r3, [r7, #12]
 8008c32:	68da      	ldr	r2, [r3, #12]
 8008c34:	68fb      	ldr	r3, [r7, #12]
 8008c36:	681b      	ldr	r3, [r3, #0]
 8008c38:	429a      	cmp	r2, r3
 8008c3a:	d207      	bcs.n	8008c4c <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008c3c:	68fb      	ldr	r3, [r7, #12]
 8008c3e:	689a      	ldr	r2, [r3, #8]
 8008c40:	68fb      	ldr	r3, [r7, #12]
 8008c42:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c44:	425b      	negs	r3, r3
 8008c46:	441a      	add	r2, r3
 8008c48:	68fb      	ldr	r3, [r7, #12]
 8008c4a:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	2b02      	cmp	r3, #2
 8008c50:	d105      	bne.n	8008c5e <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008c52:	693b      	ldr	r3, [r7, #16]
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d002      	beq.n	8008c5e <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008c58:	693b      	ldr	r3, [r7, #16]
 8008c5a:	3b01      	subs	r3, #1
 8008c5c:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008c5e:	693b      	ldr	r3, [r7, #16]
 8008c60:	1c5a      	adds	r2, r3, #1
 8008c62:	68fb      	ldr	r3, [r7, #12]
 8008c64:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008c66:	697b      	ldr	r3, [r7, #20]
}
 8008c68:	4618      	mov	r0, r3
 8008c6a:	3718      	adds	r7, #24
 8008c6c:	46bd      	mov	sp, r7
 8008c6e:	bd80      	pop	{r7, pc}

08008c70 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008c70:	b580      	push	{r7, lr}
 8008c72:	b082      	sub	sp, #8
 8008c74:	af00      	add	r7, sp, #0
 8008c76:	6078      	str	r0, [r7, #4]
 8008c78:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c7e:	2b00      	cmp	r3, #0
 8008c80:	d018      	beq.n	8008cb4 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	68da      	ldr	r2, [r3, #12]
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008c8a:	441a      	add	r2, r3
 8008c8c:	687b      	ldr	r3, [r7, #4]
 8008c8e:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008c90:	687b      	ldr	r3, [r7, #4]
 8008c92:	68da      	ldr	r2, [r3, #12]
 8008c94:	687b      	ldr	r3, [r7, #4]
 8008c96:	689b      	ldr	r3, [r3, #8]
 8008c98:	429a      	cmp	r2, r3
 8008c9a:	d303      	bcc.n	8008ca4 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681a      	ldr	r2, [r3, #0]
 8008ca0:	687b      	ldr	r3, [r7, #4]
 8008ca2:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008ca4:	687b      	ldr	r3, [r7, #4]
 8008ca6:	68d9      	ldr	r1, [r3, #12]
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008cac:	461a      	mov	r2, r3
 8008cae:	6838      	ldr	r0, [r7, #0]
 8008cb0:	f002 f870 	bl	800ad94 <memcpy>
	}
}
 8008cb4:	bf00      	nop
 8008cb6:	3708      	adds	r7, #8
 8008cb8:	46bd      	mov	sp, r7
 8008cba:	bd80      	pop	{r7, pc}

08008cbc <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008cbc:	b580      	push	{r7, lr}
 8008cbe:	b084      	sub	sp, #16
 8008cc0:	af00      	add	r7, sp, #0
 8008cc2:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008cc4:	f001 fc82 	bl	800a5cc <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008cc8:	687b      	ldr	r3, [r7, #4]
 8008cca:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008cce:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008cd0:	e011      	b.n	8008cf6 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008cd6:	2b00      	cmp	r3, #0
 8008cd8:	d012      	beq.n	8008d00 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008cda:	687b      	ldr	r3, [r7, #4]
 8008cdc:	3324      	adds	r3, #36	@ 0x24
 8008cde:	4618      	mov	r0, r3
 8008ce0:	f000 fd4c 	bl	800977c <xTaskRemoveFromEventList>
 8008ce4:	4603      	mov	r3, r0
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d001      	beq.n	8008cee <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008cea:	f000 fe2b 	bl	8009944 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008cee:	7bfb      	ldrb	r3, [r7, #15]
 8008cf0:	3b01      	subs	r3, #1
 8008cf2:	b2db      	uxtb	r3, r3
 8008cf4:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008cf6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008cfa:	2b00      	cmp	r3, #0
 8008cfc:	dce9      	bgt.n	8008cd2 <prvUnlockQueue+0x16>
 8008cfe:	e000      	b.n	8008d02 <prvUnlockQueue+0x46>
					break;
 8008d00:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	22ff      	movs	r2, #255	@ 0xff
 8008d06:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008d0a:	f001 fc95 	bl	800a638 <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008d0e:	f001 fc5d 	bl	800a5cc <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008d12:	687b      	ldr	r3, [r7, #4]
 8008d14:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008d18:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008d1a:	e011      	b.n	8008d40 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	691b      	ldr	r3, [r3, #16]
 8008d20:	2b00      	cmp	r3, #0
 8008d22:	d012      	beq.n	8008d4a <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	3310      	adds	r3, #16
 8008d28:	4618      	mov	r0, r3
 8008d2a:	f000 fd27 	bl	800977c <xTaskRemoveFromEventList>
 8008d2e:	4603      	mov	r3, r0
 8008d30:	2b00      	cmp	r3, #0
 8008d32:	d001      	beq.n	8008d38 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008d34:	f000 fe06 	bl	8009944 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008d38:	7bbb      	ldrb	r3, [r7, #14]
 8008d3a:	3b01      	subs	r3, #1
 8008d3c:	b2db      	uxtb	r3, r3
 8008d3e:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008d40:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	dce9      	bgt.n	8008d1c <prvUnlockQueue+0x60>
 8008d48:	e000      	b.n	8008d4c <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008d4a:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008d4c:	687b      	ldr	r3, [r7, #4]
 8008d4e:	22ff      	movs	r2, #255	@ 0xff
 8008d50:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008d54:	f001 fc70 	bl	800a638 <vPortExitCritical>
}
 8008d58:	bf00      	nop
 8008d5a:	3710      	adds	r7, #16
 8008d5c:	46bd      	mov	sp, r7
 8008d5e:	bd80      	pop	{r7, pc}

08008d60 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008d60:	b580      	push	{r7, lr}
 8008d62:	b084      	sub	sp, #16
 8008d64:	af00      	add	r7, sp, #0
 8008d66:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008d68:	f001 fc30 	bl	800a5cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008d6c:	687b      	ldr	r3, [r7, #4]
 8008d6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d102      	bne.n	8008d7a <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008d74:	2301      	movs	r3, #1
 8008d76:	60fb      	str	r3, [r7, #12]
 8008d78:	e001      	b.n	8008d7e <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008d7a:	2300      	movs	r3, #0
 8008d7c:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008d7e:	f001 fc5b 	bl	800a638 <vPortExitCritical>

	return xReturn;
 8008d82:	68fb      	ldr	r3, [r7, #12]
}
 8008d84:	4618      	mov	r0, r3
 8008d86:	3710      	adds	r7, #16
 8008d88:	46bd      	mov	sp, r7
 8008d8a:	bd80      	pop	{r7, pc}

08008d8c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008d8c:	b580      	push	{r7, lr}
 8008d8e:	b084      	sub	sp, #16
 8008d90:	af00      	add	r7, sp, #0
 8008d92:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008d94:	f001 fc1a 	bl	800a5cc <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008d98:	687b      	ldr	r3, [r7, #4]
 8008d9a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008d9c:	687b      	ldr	r3, [r7, #4]
 8008d9e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008da0:	429a      	cmp	r2, r3
 8008da2:	d102      	bne.n	8008daa <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008da4:	2301      	movs	r3, #1
 8008da6:	60fb      	str	r3, [r7, #12]
 8008da8:	e001      	b.n	8008dae <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008daa:	2300      	movs	r3, #0
 8008dac:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008dae:	f001 fc43 	bl	800a638 <vPortExitCritical>

	return xReturn;
 8008db2:	68fb      	ldr	r3, [r7, #12]
}
 8008db4:	4618      	mov	r0, r3
 8008db6:	3710      	adds	r7, #16
 8008db8:	46bd      	mov	sp, r7
 8008dba:	bd80      	pop	{r7, pc}

08008dbc <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008dbc:	b480      	push	{r7}
 8008dbe:	b085      	sub	sp, #20
 8008dc0:	af00      	add	r7, sp, #0
 8008dc2:	6078      	str	r0, [r7, #4]
 8008dc4:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008dc6:	2300      	movs	r3, #0
 8008dc8:	60fb      	str	r3, [r7, #12]
 8008dca:	e014      	b.n	8008df6 <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008dcc:	4a0f      	ldr	r2, [pc, #60]	@ (8008e0c <vQueueAddToRegistry+0x50>)
 8008dce:	68fb      	ldr	r3, [r7, #12]
 8008dd0:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008dd4:	2b00      	cmp	r3, #0
 8008dd6:	d10b      	bne.n	8008df0 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008dd8:	490c      	ldr	r1, [pc, #48]	@ (8008e0c <vQueueAddToRegistry+0x50>)
 8008dda:	68fb      	ldr	r3, [r7, #12]
 8008ddc:	683a      	ldr	r2, [r7, #0]
 8008dde:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008de2:	4a0a      	ldr	r2, [pc, #40]	@ (8008e0c <vQueueAddToRegistry+0x50>)
 8008de4:	68fb      	ldr	r3, [r7, #12]
 8008de6:	00db      	lsls	r3, r3, #3
 8008de8:	4413      	add	r3, r2
 8008dea:	687a      	ldr	r2, [r7, #4]
 8008dec:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008dee:	e006      	b.n	8008dfe <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008df0:	68fb      	ldr	r3, [r7, #12]
 8008df2:	3301      	adds	r3, #1
 8008df4:	60fb      	str	r3, [r7, #12]
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	2b07      	cmp	r3, #7
 8008dfa:	d9e7      	bls.n	8008dcc <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008dfc:	bf00      	nop
 8008dfe:	bf00      	nop
 8008e00:	3714      	adds	r7, #20
 8008e02:	46bd      	mov	sp, r7
 8008e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e08:	4770      	bx	lr
 8008e0a:	bf00      	nop
 8008e0c:	20001164 	.word	0x20001164

08008e10 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008e10:	b580      	push	{r7, lr}
 8008e12:	b086      	sub	sp, #24
 8008e14:	af00      	add	r7, sp, #0
 8008e16:	60f8      	str	r0, [r7, #12]
 8008e18:	60b9      	str	r1, [r7, #8]
 8008e1a:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8008e1c:	68fb      	ldr	r3, [r7, #12]
 8008e1e:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8008e20:	f001 fbd4 	bl	800a5cc <vPortEnterCritical>
 8008e24:	697b      	ldr	r3, [r7, #20]
 8008e26:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008e2a:	b25b      	sxtb	r3, r3
 8008e2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e30:	d103      	bne.n	8008e3a <vQueueWaitForMessageRestricted+0x2a>
 8008e32:	697b      	ldr	r3, [r7, #20]
 8008e34:	2200      	movs	r2, #0
 8008e36:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008e3a:	697b      	ldr	r3, [r7, #20]
 8008e3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008e40:	b25b      	sxtb	r3, r3
 8008e42:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e46:	d103      	bne.n	8008e50 <vQueueWaitForMessageRestricted+0x40>
 8008e48:	697b      	ldr	r3, [r7, #20]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008e50:	f001 fbf2 	bl	800a638 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 8008e54:	697b      	ldr	r3, [r7, #20]
 8008e56:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008e58:	2b00      	cmp	r3, #0
 8008e5a:	d106      	bne.n	8008e6a <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8008e5c:	697b      	ldr	r3, [r7, #20]
 8008e5e:	3324      	adds	r3, #36	@ 0x24
 8008e60:	687a      	ldr	r2, [r7, #4]
 8008e62:	68b9      	ldr	r1, [r7, #8]
 8008e64:	4618      	mov	r0, r3
 8008e66:	f000 fc5b 	bl	8009720 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8008e6a:	6978      	ldr	r0, [r7, #20]
 8008e6c:	f7ff ff26 	bl	8008cbc <prvUnlockQueue>
	}
 8008e70:	bf00      	nop
 8008e72:	3718      	adds	r7, #24
 8008e74:	46bd      	mov	sp, r7
 8008e76:	bd80      	pop	{r7, pc}

08008e78 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8008e78:	b580      	push	{r7, lr}
 8008e7a:	b08e      	sub	sp, #56	@ 0x38
 8008e7c:	af04      	add	r7, sp, #16
 8008e7e:	60f8      	str	r0, [r7, #12]
 8008e80:	60b9      	str	r1, [r7, #8]
 8008e82:	607a      	str	r2, [r7, #4]
 8008e84:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8008e86:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008e88:	2b00      	cmp	r3, #0
 8008e8a:	d10d      	bne.n	8008ea8 <xTaskCreateStatic+0x30>
	__asm volatile
 8008e8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008e90:	b672      	cpsid	i
 8008e92:	f383 8811 	msr	BASEPRI, r3
 8008e96:	f3bf 8f6f 	isb	sy
 8008e9a:	f3bf 8f4f 	dsb	sy
 8008e9e:	b662      	cpsie	i
 8008ea0:	623b      	str	r3, [r7, #32]
}
 8008ea2:	bf00      	nop
 8008ea4:	bf00      	nop
 8008ea6:	e7fd      	b.n	8008ea4 <xTaskCreateStatic+0x2c>
		configASSERT( pxTaskBuffer != NULL );
 8008ea8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008eaa:	2b00      	cmp	r3, #0
 8008eac:	d10d      	bne.n	8008eca <xTaskCreateStatic+0x52>
	__asm volatile
 8008eae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008eb2:	b672      	cpsid	i
 8008eb4:	f383 8811 	msr	BASEPRI, r3
 8008eb8:	f3bf 8f6f 	isb	sy
 8008ebc:	f3bf 8f4f 	dsb	sy
 8008ec0:	b662      	cpsie	i
 8008ec2:	61fb      	str	r3, [r7, #28]
}
 8008ec4:	bf00      	nop
 8008ec6:	bf00      	nop
 8008ec8:	e7fd      	b.n	8008ec6 <xTaskCreateStatic+0x4e>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8008eca:	235c      	movs	r3, #92	@ 0x5c
 8008ecc:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8008ece:	693b      	ldr	r3, [r7, #16]
 8008ed0:	2b5c      	cmp	r3, #92	@ 0x5c
 8008ed2:	d00d      	beq.n	8008ef0 <xTaskCreateStatic+0x78>
	__asm volatile
 8008ed4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008ed8:	b672      	cpsid	i
 8008eda:	f383 8811 	msr	BASEPRI, r3
 8008ede:	f3bf 8f6f 	isb	sy
 8008ee2:	f3bf 8f4f 	dsb	sy
 8008ee6:	b662      	cpsie	i
 8008ee8:	61bb      	str	r3, [r7, #24]
}
 8008eea:	bf00      	nop
 8008eec:	bf00      	nop
 8008eee:	e7fd      	b.n	8008eec <xTaskCreateStatic+0x74>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8008ef0:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8008ef2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008ef4:	2b00      	cmp	r3, #0
 8008ef6:	d01e      	beq.n	8008f36 <xTaskCreateStatic+0xbe>
 8008ef8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008efa:	2b00      	cmp	r3, #0
 8008efc:	d01b      	beq.n	8008f36 <xTaskCreateStatic+0xbe>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008efe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008f00:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8008f02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f04:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8008f06:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8008f08:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f0a:	2202      	movs	r2, #2
 8008f0c:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8008f10:	2300      	movs	r3, #0
 8008f12:	9303      	str	r3, [sp, #12]
 8008f14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008f16:	9302      	str	r3, [sp, #8]
 8008f18:	f107 0314 	add.w	r3, r7, #20
 8008f1c:	9301      	str	r3, [sp, #4]
 8008f1e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008f20:	9300      	str	r3, [sp, #0]
 8008f22:	683b      	ldr	r3, [r7, #0]
 8008f24:	687a      	ldr	r2, [r7, #4]
 8008f26:	68b9      	ldr	r1, [r7, #8]
 8008f28:	68f8      	ldr	r0, [r7, #12]
 8008f2a:	f000 f850 	bl	8008fce <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008f2e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8008f30:	f000 f8e0 	bl	80090f4 <prvAddNewTaskToReadyList>
 8008f34:	e001      	b.n	8008f3a <xTaskCreateStatic+0xc2>
		}
		else
		{
			xReturn = NULL;
 8008f36:	2300      	movs	r3, #0
 8008f38:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8008f3a:	697b      	ldr	r3, [r7, #20]
	}
 8008f3c:	4618      	mov	r0, r3
 8008f3e:	3728      	adds	r7, #40	@ 0x28
 8008f40:	46bd      	mov	sp, r7
 8008f42:	bd80      	pop	{r7, pc}

08008f44 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8008f44:	b580      	push	{r7, lr}
 8008f46:	b08c      	sub	sp, #48	@ 0x30
 8008f48:	af04      	add	r7, sp, #16
 8008f4a:	60f8      	str	r0, [r7, #12]
 8008f4c:	60b9      	str	r1, [r7, #8]
 8008f4e:	603b      	str	r3, [r7, #0]
 8008f50:	4613      	mov	r3, r2
 8008f52:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8008f54:	88fb      	ldrh	r3, [r7, #6]
 8008f56:	009b      	lsls	r3, r3, #2
 8008f58:	4618      	mov	r0, r3
 8008f5a:	f001 fc65 	bl	800a828 <pvPortMalloc>
 8008f5e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8008f60:	697b      	ldr	r3, [r7, #20]
 8008f62:	2b00      	cmp	r3, #0
 8008f64:	d00e      	beq.n	8008f84 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8008f66:	205c      	movs	r0, #92	@ 0x5c
 8008f68:	f001 fc5e 	bl	800a828 <pvPortMalloc>
 8008f6c:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8008f6e:	69fb      	ldr	r3, [r7, #28]
 8008f70:	2b00      	cmp	r3, #0
 8008f72:	d003      	beq.n	8008f7c <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8008f74:	69fb      	ldr	r3, [r7, #28]
 8008f76:	697a      	ldr	r2, [r7, #20]
 8008f78:	631a      	str	r2, [r3, #48]	@ 0x30
 8008f7a:	e005      	b.n	8008f88 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8008f7c:	6978      	ldr	r0, [r7, #20]
 8008f7e:	f001 fd21 	bl	800a9c4 <vPortFree>
 8008f82:	e001      	b.n	8008f88 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8008f84:	2300      	movs	r3, #0
 8008f86:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8008f88:	69fb      	ldr	r3, [r7, #28]
 8008f8a:	2b00      	cmp	r3, #0
 8008f8c:	d017      	beq.n	8008fbe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8008f8e:	69fb      	ldr	r3, [r7, #28]
 8008f90:	2200      	movs	r2, #0
 8008f92:	f883 2059 	strb.w	r2, [r3, #89]	@ 0x59
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8008f96:	88fa      	ldrh	r2, [r7, #6]
 8008f98:	2300      	movs	r3, #0
 8008f9a:	9303      	str	r3, [sp, #12]
 8008f9c:	69fb      	ldr	r3, [r7, #28]
 8008f9e:	9302      	str	r3, [sp, #8]
 8008fa0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008fa2:	9301      	str	r3, [sp, #4]
 8008fa4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008fa6:	9300      	str	r3, [sp, #0]
 8008fa8:	683b      	ldr	r3, [r7, #0]
 8008faa:	68b9      	ldr	r1, [r7, #8]
 8008fac:	68f8      	ldr	r0, [r7, #12]
 8008fae:	f000 f80e 	bl	8008fce <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8008fb2:	69f8      	ldr	r0, [r7, #28]
 8008fb4:	f000 f89e 	bl	80090f4 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8008fb8:	2301      	movs	r3, #1
 8008fba:	61bb      	str	r3, [r7, #24]
 8008fbc:	e002      	b.n	8008fc4 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8008fbe:	f04f 33ff 	mov.w	r3, #4294967295
 8008fc2:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8008fc4:	69bb      	ldr	r3, [r7, #24]
	}
 8008fc6:	4618      	mov	r0, r3
 8008fc8:	3720      	adds	r7, #32
 8008fca:	46bd      	mov	sp, r7
 8008fcc:	bd80      	pop	{r7, pc}

08008fce <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8008fce:	b580      	push	{r7, lr}
 8008fd0:	b088      	sub	sp, #32
 8008fd2:	af00      	add	r7, sp, #0
 8008fd4:	60f8      	str	r0, [r7, #12]
 8008fd6:	60b9      	str	r1, [r7, #8]
 8008fd8:	607a      	str	r2, [r7, #4]
 8008fda:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8008fdc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fde:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8008fe0:	687b      	ldr	r3, [r7, #4]
 8008fe2:	009b      	lsls	r3, r3, #2
 8008fe4:	461a      	mov	r2, r3
 8008fe6:	21a5      	movs	r1, #165	@ 0xa5
 8008fe8:	f001 fe90 	bl	800ad0c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8008fec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008fee:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8008ff0:	6879      	ldr	r1, [r7, #4]
 8008ff2:	f06f 4340 	mvn.w	r3, #3221225472	@ 0xc0000000
 8008ff6:	440b      	add	r3, r1
 8008ff8:	009b      	lsls	r3, r3, #2
 8008ffa:	4413      	add	r3, r2
 8008ffc:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8008ffe:	69bb      	ldr	r3, [r7, #24]
 8009000:	f023 0307 	bic.w	r3, r3, #7
 8009004:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8009006:	69bb      	ldr	r3, [r7, #24]
 8009008:	f003 0307 	and.w	r3, r3, #7
 800900c:	2b00      	cmp	r3, #0
 800900e:	d00d      	beq.n	800902c <prvInitialiseNewTask+0x5e>
	__asm volatile
 8009010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009014:	b672      	cpsid	i
 8009016:	f383 8811 	msr	BASEPRI, r3
 800901a:	f3bf 8f6f 	isb	sy
 800901e:	f3bf 8f4f 	dsb	sy
 8009022:	b662      	cpsie	i
 8009024:	617b      	str	r3, [r7, #20]
}
 8009026:	bf00      	nop
 8009028:	bf00      	nop
 800902a:	e7fd      	b.n	8009028 <prvInitialiseNewTask+0x5a>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800902c:	68bb      	ldr	r3, [r7, #8]
 800902e:	2b00      	cmp	r3, #0
 8009030:	d01f      	beq.n	8009072 <prvInitialiseNewTask+0xa4>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009032:	2300      	movs	r3, #0
 8009034:	61fb      	str	r3, [r7, #28]
 8009036:	e012      	b.n	800905e <prvInitialiseNewTask+0x90>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009038:	68ba      	ldr	r2, [r7, #8]
 800903a:	69fb      	ldr	r3, [r7, #28]
 800903c:	4413      	add	r3, r2
 800903e:	7819      	ldrb	r1, [r3, #0]
 8009040:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009042:	69fb      	ldr	r3, [r7, #28]
 8009044:	4413      	add	r3, r2
 8009046:	3334      	adds	r3, #52	@ 0x34
 8009048:	460a      	mov	r2, r1
 800904a:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800904c:	68ba      	ldr	r2, [r7, #8]
 800904e:	69fb      	ldr	r3, [r7, #28]
 8009050:	4413      	add	r3, r2
 8009052:	781b      	ldrb	r3, [r3, #0]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d006      	beq.n	8009066 <prvInitialiseNewTask+0x98>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009058:	69fb      	ldr	r3, [r7, #28]
 800905a:	3301      	adds	r3, #1
 800905c:	61fb      	str	r3, [r7, #28]
 800905e:	69fb      	ldr	r3, [r7, #28]
 8009060:	2b0f      	cmp	r3, #15
 8009062:	d9e9      	bls.n	8009038 <prvInitialiseNewTask+0x6a>
 8009064:	e000      	b.n	8009068 <prvInitialiseNewTask+0x9a>
			{
				break;
 8009066:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009068:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800906a:	2200      	movs	r2, #0
 800906c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009070:	e003      	b.n	800907a <prvInitialiseNewTask+0xac>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8009072:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009074:	2200      	movs	r2, #0
 8009076:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 800907a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800907c:	2b37      	cmp	r3, #55	@ 0x37
 800907e:	d901      	bls.n	8009084 <prvInitialiseNewTask+0xb6>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009080:	2337      	movs	r3, #55	@ 0x37
 8009082:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8009084:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009086:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009088:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 800908a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800908c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800908e:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8009090:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009092:	2200      	movs	r2, #0
 8009094:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009096:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009098:	3304      	adds	r3, #4
 800909a:	4618      	mov	r0, r3
 800909c:	f7ff f93e 	bl	800831c <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80090a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a2:	3318      	adds	r3, #24
 80090a4:	4618      	mov	r0, r3
 80090a6:	f7ff f939 	bl	800831c <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80090aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090ac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090ae:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80090b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090b2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80090b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090b8:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80090ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090bc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090be:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80090c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090c2:	2200      	movs	r2, #0
 80090c4:	655a      	str	r2, [r3, #84]	@ 0x54
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80090c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090c8:	2200      	movs	r2, #0
 80090ca:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80090ce:	683a      	ldr	r2, [r7, #0]
 80090d0:	68f9      	ldr	r1, [r7, #12]
 80090d2:	69b8      	ldr	r0, [r7, #24]
 80090d4:	f001 f968 	bl	800a3a8 <pxPortInitialiseStack>
 80090d8:	4602      	mov	r2, r0
 80090da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090dc:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80090de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090e0:	2b00      	cmp	r3, #0
 80090e2:	d002      	beq.n	80090ea <prvInitialiseNewTask+0x11c>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80090e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090e6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80090e8:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80090ea:	bf00      	nop
 80090ec:	3720      	adds	r7, #32
 80090ee:	46bd      	mov	sp, r7
 80090f0:	bd80      	pop	{r7, pc}
	...

080090f4 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80090f4:	b580      	push	{r7, lr}
 80090f6:	b082      	sub	sp, #8
 80090f8:	af00      	add	r7, sp, #0
 80090fa:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80090fc:	f001 fa66 	bl	800a5cc <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009100:	4b2d      	ldr	r3, [pc, #180]	@ (80091b8 <prvAddNewTaskToReadyList+0xc4>)
 8009102:	681b      	ldr	r3, [r3, #0]
 8009104:	3301      	adds	r3, #1
 8009106:	4a2c      	ldr	r2, [pc, #176]	@ (80091b8 <prvAddNewTaskToReadyList+0xc4>)
 8009108:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 800910a:	4b2c      	ldr	r3, [pc, #176]	@ (80091bc <prvAddNewTaskToReadyList+0xc8>)
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	2b00      	cmp	r3, #0
 8009110:	d109      	bne.n	8009126 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8009112:	4a2a      	ldr	r2, [pc, #168]	@ (80091bc <prvAddNewTaskToReadyList+0xc8>)
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009118:	4b27      	ldr	r3, [pc, #156]	@ (80091b8 <prvAddNewTaskToReadyList+0xc4>)
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	2b01      	cmp	r3, #1
 800911e:	d110      	bne.n	8009142 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009120:	f000 fc34 	bl	800998c <prvInitialiseTaskLists>
 8009124:	e00d      	b.n	8009142 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8009126:	4b26      	ldr	r3, [pc, #152]	@ (80091c0 <prvAddNewTaskToReadyList+0xcc>)
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	2b00      	cmp	r3, #0
 800912c:	d109      	bne.n	8009142 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800912e:	4b23      	ldr	r3, [pc, #140]	@ (80091bc <prvAddNewTaskToReadyList+0xc8>)
 8009130:	681b      	ldr	r3, [r3, #0]
 8009132:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009138:	429a      	cmp	r2, r3
 800913a:	d802      	bhi.n	8009142 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 800913c:	4a1f      	ldr	r2, [pc, #124]	@ (80091bc <prvAddNewTaskToReadyList+0xc8>)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8009142:	4b20      	ldr	r3, [pc, #128]	@ (80091c4 <prvAddNewTaskToReadyList+0xd0>)
 8009144:	681b      	ldr	r3, [r3, #0]
 8009146:	3301      	adds	r3, #1
 8009148:	4a1e      	ldr	r2, [pc, #120]	@ (80091c4 <prvAddNewTaskToReadyList+0xd0>)
 800914a:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 800914c:	4b1d      	ldr	r3, [pc, #116]	@ (80091c4 <prvAddNewTaskToReadyList+0xd0>)
 800914e:	681a      	ldr	r2, [r3, #0]
 8009150:	687b      	ldr	r3, [r7, #4]
 8009152:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009158:	4b1b      	ldr	r3, [pc, #108]	@ (80091c8 <prvAddNewTaskToReadyList+0xd4>)
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	429a      	cmp	r2, r3
 800915e:	d903      	bls.n	8009168 <prvAddNewTaskToReadyList+0x74>
 8009160:	687b      	ldr	r3, [r7, #4]
 8009162:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009164:	4a18      	ldr	r2, [pc, #96]	@ (80091c8 <prvAddNewTaskToReadyList+0xd4>)
 8009166:	6013      	str	r3, [r2, #0]
 8009168:	687b      	ldr	r3, [r7, #4]
 800916a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800916c:	4613      	mov	r3, r2
 800916e:	009b      	lsls	r3, r3, #2
 8009170:	4413      	add	r3, r2
 8009172:	009b      	lsls	r3, r3, #2
 8009174:	4a15      	ldr	r2, [pc, #84]	@ (80091cc <prvAddNewTaskToReadyList+0xd8>)
 8009176:	441a      	add	r2, r3
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	3304      	adds	r3, #4
 800917c:	4619      	mov	r1, r3
 800917e:	4610      	mov	r0, r2
 8009180:	f7ff f8d9 	bl	8008336 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009184:	f001 fa58 	bl	800a638 <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009188:	4b0d      	ldr	r3, [pc, #52]	@ (80091c0 <prvAddNewTaskToReadyList+0xcc>)
 800918a:	681b      	ldr	r3, [r3, #0]
 800918c:	2b00      	cmp	r3, #0
 800918e:	d00e      	beq.n	80091ae <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009190:	4b0a      	ldr	r3, [pc, #40]	@ (80091bc <prvAddNewTaskToReadyList+0xc8>)
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009196:	687b      	ldr	r3, [r7, #4]
 8009198:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800919a:	429a      	cmp	r2, r3
 800919c:	d207      	bcs.n	80091ae <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800919e:	4b0c      	ldr	r3, [pc, #48]	@ (80091d0 <prvAddNewTaskToReadyList+0xdc>)
 80091a0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80091a4:	601a      	str	r2, [r3, #0]
 80091a6:	f3bf 8f4f 	dsb	sy
 80091aa:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80091ae:	bf00      	nop
 80091b0:	3708      	adds	r7, #8
 80091b2:	46bd      	mov	sp, r7
 80091b4:	bd80      	pop	{r7, pc}
 80091b6:	bf00      	nop
 80091b8:	20001678 	.word	0x20001678
 80091bc:	200011a4 	.word	0x200011a4
 80091c0:	20001684 	.word	0x20001684
 80091c4:	20001694 	.word	0x20001694
 80091c8:	20001680 	.word	0x20001680
 80091cc:	200011a8 	.word	0x200011a8
 80091d0:	e000ed04 	.word	0xe000ed04

080091d4 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b084      	sub	sp, #16
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80091dc:	2300      	movs	r3, #0
 80091de:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80091e0:	687b      	ldr	r3, [r7, #4]
 80091e2:	2b00      	cmp	r3, #0
 80091e4:	d01a      	beq.n	800921c <vTaskDelay+0x48>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80091e6:	4b15      	ldr	r3, [pc, #84]	@ (800923c <vTaskDelay+0x68>)
 80091e8:	681b      	ldr	r3, [r3, #0]
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d00d      	beq.n	800920a <vTaskDelay+0x36>
	__asm volatile
 80091ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091f2:	b672      	cpsid	i
 80091f4:	f383 8811 	msr	BASEPRI, r3
 80091f8:	f3bf 8f6f 	isb	sy
 80091fc:	f3bf 8f4f 	dsb	sy
 8009200:	b662      	cpsie	i
 8009202:	60bb      	str	r3, [r7, #8]
}
 8009204:	bf00      	nop
 8009206:	bf00      	nop
 8009208:	e7fd      	b.n	8009206 <vTaskDelay+0x32>
			vTaskSuspendAll();
 800920a:	f000 f887 	bl	800931c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 800920e:	2100      	movs	r1, #0
 8009210:	6878      	ldr	r0, [r7, #4]
 8009212:	f000 fd0d 	bl	8009c30 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8009216:	f000 f88f 	bl	8009338 <xTaskResumeAll>
 800921a:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 800921c:	68fb      	ldr	r3, [r7, #12]
 800921e:	2b00      	cmp	r3, #0
 8009220:	d107      	bne.n	8009232 <vTaskDelay+0x5e>
		{
			portYIELD_WITHIN_API();
 8009222:	4b07      	ldr	r3, [pc, #28]	@ (8009240 <vTaskDelay+0x6c>)
 8009224:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009228:	601a      	str	r2, [r3, #0]
 800922a:	f3bf 8f4f 	dsb	sy
 800922e:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009232:	bf00      	nop
 8009234:	3710      	adds	r7, #16
 8009236:	46bd      	mov	sp, r7
 8009238:	bd80      	pop	{r7, pc}
 800923a:	bf00      	nop
 800923c:	200016a0 	.word	0x200016a0
 8009240:	e000ed04 	.word	0xe000ed04

08009244 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009244:	b580      	push	{r7, lr}
 8009246:	b08a      	sub	sp, #40	@ 0x28
 8009248:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800924a:	2300      	movs	r3, #0
 800924c:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 800924e:	2300      	movs	r3, #0
 8009250:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009252:	463a      	mov	r2, r7
 8009254:	1d39      	adds	r1, r7, #4
 8009256:	f107 0308 	add.w	r3, r7, #8
 800925a:	4618      	mov	r0, r3
 800925c:	f7ff f80a 	bl	8008274 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009260:	6839      	ldr	r1, [r7, #0]
 8009262:	687b      	ldr	r3, [r7, #4]
 8009264:	68ba      	ldr	r2, [r7, #8]
 8009266:	9202      	str	r2, [sp, #8]
 8009268:	9301      	str	r3, [sp, #4]
 800926a:	2300      	movs	r3, #0
 800926c:	9300      	str	r3, [sp, #0]
 800926e:	2300      	movs	r3, #0
 8009270:	460a      	mov	r2, r1
 8009272:	4924      	ldr	r1, [pc, #144]	@ (8009304 <vTaskStartScheduler+0xc0>)
 8009274:	4824      	ldr	r0, [pc, #144]	@ (8009308 <vTaskStartScheduler+0xc4>)
 8009276:	f7ff fdff 	bl	8008e78 <xTaskCreateStatic>
 800927a:	4603      	mov	r3, r0
 800927c:	4a23      	ldr	r2, [pc, #140]	@ (800930c <vTaskStartScheduler+0xc8>)
 800927e:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009280:	4b22      	ldr	r3, [pc, #136]	@ (800930c <vTaskStartScheduler+0xc8>)
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	2b00      	cmp	r3, #0
 8009286:	d002      	beq.n	800928e <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8009288:	2301      	movs	r3, #1
 800928a:	617b      	str	r3, [r7, #20]
 800928c:	e001      	b.n	8009292 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 800928e:	2300      	movs	r3, #0
 8009290:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009292:	697b      	ldr	r3, [r7, #20]
 8009294:	2b01      	cmp	r3, #1
 8009296:	d102      	bne.n	800929e <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8009298:	f000 fd1e 	bl	8009cd8 <xTimerCreateTimerTask>
 800929c:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 800929e:	697b      	ldr	r3, [r7, #20]
 80092a0:	2b01      	cmp	r3, #1
 80092a2:	d118      	bne.n	80092d6 <vTaskStartScheduler+0x92>
	__asm volatile
 80092a4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092a8:	b672      	cpsid	i
 80092aa:	f383 8811 	msr	BASEPRI, r3
 80092ae:	f3bf 8f6f 	isb	sy
 80092b2:	f3bf 8f4f 	dsb	sy
 80092b6:	b662      	cpsie	i
 80092b8:	613b      	str	r3, [r7, #16]
}
 80092ba:	bf00      	nop
			structure specific to the task that will run first. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80092bc:	4b14      	ldr	r3, [pc, #80]	@ (8009310 <vTaskStartScheduler+0xcc>)
 80092be:	f04f 32ff 	mov.w	r2, #4294967295
 80092c2:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80092c4:	4b13      	ldr	r3, [pc, #76]	@ (8009314 <vTaskStartScheduler+0xd0>)
 80092c6:	2201      	movs	r2, #1
 80092c8:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80092ca:	4b13      	ldr	r3, [pc, #76]	@ (8009318 <vTaskStartScheduler+0xd4>)
 80092cc:	2200      	movs	r2, #0
 80092ce:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80092d0:	f001 f8fe 	bl	800a4d0 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80092d4:	e011      	b.n	80092fa <vTaskStartScheduler+0xb6>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80092d6:	697b      	ldr	r3, [r7, #20]
 80092d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80092dc:	d10d      	bne.n	80092fa <vTaskStartScheduler+0xb6>
	__asm volatile
 80092de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80092e2:	b672      	cpsid	i
 80092e4:	f383 8811 	msr	BASEPRI, r3
 80092e8:	f3bf 8f6f 	isb	sy
 80092ec:	f3bf 8f4f 	dsb	sy
 80092f0:	b662      	cpsie	i
 80092f2:	60fb      	str	r3, [r7, #12]
}
 80092f4:	bf00      	nop
 80092f6:	bf00      	nop
 80092f8:	e7fd      	b.n	80092f6 <vTaskStartScheduler+0xb2>
}
 80092fa:	bf00      	nop
 80092fc:	3718      	adds	r7, #24
 80092fe:	46bd      	mov	sp, r7
 8009300:	bd80      	pop	{r7, pc}
 8009302:	bf00      	nop
 8009304:	0800af6c 	.word	0x0800af6c
 8009308:	0800995d 	.word	0x0800995d
 800930c:	2000169c 	.word	0x2000169c
 8009310:	20001698 	.word	0x20001698
 8009314:	20001684 	.word	0x20001684
 8009318:	2000167c 	.word	0x2000167c

0800931c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 800931c:	b480      	push	{r7}
 800931e:	af00      	add	r7, sp, #0
	/* A critical section is not required as the variable is of type
	BaseType_t.  Please read Richard Barry's reply in the following link to a
	post in the FreeRTOS support forum before reporting this as a bug! -
	http://goo.gl/wu4acr */
	++uxSchedulerSuspended;
 8009320:	4b04      	ldr	r3, [pc, #16]	@ (8009334 <vTaskSuspendAll+0x18>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	3301      	adds	r3, #1
 8009326:	4a03      	ldr	r2, [pc, #12]	@ (8009334 <vTaskSuspendAll+0x18>)
 8009328:	6013      	str	r3, [r2, #0]
	portMEMORY_BARRIER();
}
 800932a:	bf00      	nop
 800932c:	46bd      	mov	sp, r7
 800932e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009332:	4770      	bx	lr
 8009334:	200016a0 	.word	0x200016a0

08009338 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009338:	b580      	push	{r7, lr}
 800933a:	b084      	sub	sp, #16
 800933c:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800933e:	2300      	movs	r3, #0
 8009340:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8009342:	2300      	movs	r3, #0
 8009344:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009346:	4b43      	ldr	r3, [pc, #268]	@ (8009454 <xTaskResumeAll+0x11c>)
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	2b00      	cmp	r3, #0
 800934c:	d10d      	bne.n	800936a <xTaskResumeAll+0x32>
	__asm volatile
 800934e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009352:	b672      	cpsid	i
 8009354:	f383 8811 	msr	BASEPRI, r3
 8009358:	f3bf 8f6f 	isb	sy
 800935c:	f3bf 8f4f 	dsb	sy
 8009360:	b662      	cpsie	i
 8009362:	603b      	str	r3, [r7, #0]
}
 8009364:	bf00      	nop
 8009366:	bf00      	nop
 8009368:	e7fd      	b.n	8009366 <xTaskResumeAll+0x2e>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 800936a:	f001 f92f 	bl	800a5cc <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 800936e:	4b39      	ldr	r3, [pc, #228]	@ (8009454 <xTaskResumeAll+0x11c>)
 8009370:	681b      	ldr	r3, [r3, #0]
 8009372:	3b01      	subs	r3, #1
 8009374:	4a37      	ldr	r2, [pc, #220]	@ (8009454 <xTaskResumeAll+0x11c>)
 8009376:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009378:	4b36      	ldr	r3, [pc, #216]	@ (8009454 <xTaskResumeAll+0x11c>)
 800937a:	681b      	ldr	r3, [r3, #0]
 800937c:	2b00      	cmp	r3, #0
 800937e:	d162      	bne.n	8009446 <xTaskResumeAll+0x10e>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009380:	4b35      	ldr	r3, [pc, #212]	@ (8009458 <xTaskResumeAll+0x120>)
 8009382:	681b      	ldr	r3, [r3, #0]
 8009384:	2b00      	cmp	r3, #0
 8009386:	d05e      	beq.n	8009446 <xTaskResumeAll+0x10e>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009388:	e02f      	b.n	80093ea <xTaskResumeAll+0xb2>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800938a:	4b34      	ldr	r3, [pc, #208]	@ (800945c <xTaskResumeAll+0x124>)
 800938c:	68db      	ldr	r3, [r3, #12]
 800938e:	68db      	ldr	r3, [r3, #12]
 8009390:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009392:	68fb      	ldr	r3, [r7, #12]
 8009394:	3318      	adds	r3, #24
 8009396:	4618      	mov	r0, r3
 8009398:	f7ff f82a 	bl	80083f0 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800939c:	68fb      	ldr	r3, [r7, #12]
 800939e:	3304      	adds	r3, #4
 80093a0:	4618      	mov	r0, r3
 80093a2:	f7ff f825 	bl	80083f0 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80093a6:	68fb      	ldr	r3, [r7, #12]
 80093a8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093aa:	4b2d      	ldr	r3, [pc, #180]	@ (8009460 <xTaskResumeAll+0x128>)
 80093ac:	681b      	ldr	r3, [r3, #0]
 80093ae:	429a      	cmp	r2, r3
 80093b0:	d903      	bls.n	80093ba <xTaskResumeAll+0x82>
 80093b2:	68fb      	ldr	r3, [r7, #12]
 80093b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093b6:	4a2a      	ldr	r2, [pc, #168]	@ (8009460 <xTaskResumeAll+0x128>)
 80093b8:	6013      	str	r3, [r2, #0]
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093be:	4613      	mov	r3, r2
 80093c0:	009b      	lsls	r3, r3, #2
 80093c2:	4413      	add	r3, r2
 80093c4:	009b      	lsls	r3, r3, #2
 80093c6:	4a27      	ldr	r2, [pc, #156]	@ (8009464 <xTaskResumeAll+0x12c>)
 80093c8:	441a      	add	r2, r3
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	3304      	adds	r3, #4
 80093ce:	4619      	mov	r1, r3
 80093d0:	4610      	mov	r0, r2
 80093d2:	f7fe ffb0 	bl	8008336 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80093d6:	68fb      	ldr	r3, [r7, #12]
 80093d8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80093da:	4b23      	ldr	r3, [pc, #140]	@ (8009468 <xTaskResumeAll+0x130>)
 80093dc:	681b      	ldr	r3, [r3, #0]
 80093de:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093e0:	429a      	cmp	r2, r3
 80093e2:	d302      	bcc.n	80093ea <xTaskResumeAll+0xb2>
					{
						xYieldPending = pdTRUE;
 80093e4:	4b21      	ldr	r3, [pc, #132]	@ (800946c <xTaskResumeAll+0x134>)
 80093e6:	2201      	movs	r2, #1
 80093e8:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80093ea:	4b1c      	ldr	r3, [pc, #112]	@ (800945c <xTaskResumeAll+0x124>)
 80093ec:	681b      	ldr	r3, [r3, #0]
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d1cb      	bne.n	800938a <xTaskResumeAll+0x52>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80093f2:	68fb      	ldr	r3, [r7, #12]
 80093f4:	2b00      	cmp	r3, #0
 80093f6:	d001      	beq.n	80093fc <xTaskResumeAll+0xc4>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 80093f8:	f000 fb68 	bl	8009acc <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
 80093fc:	4b1c      	ldr	r3, [pc, #112]	@ (8009470 <xTaskResumeAll+0x138>)
 80093fe:	681b      	ldr	r3, [r3, #0]
 8009400:	607b      	str	r3, [r7, #4]

					if( uxPendedCounts > ( UBaseType_t ) 0U )
 8009402:	687b      	ldr	r3, [r7, #4]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d010      	beq.n	800942a <xTaskResumeAll+0xf2>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009408:	f000 f846 	bl	8009498 <xTaskIncrementTick>
 800940c:	4603      	mov	r3, r0
 800940e:	2b00      	cmp	r3, #0
 8009410:	d002      	beq.n	8009418 <xTaskResumeAll+0xe0>
							{
								xYieldPending = pdTRUE;
 8009412:	4b16      	ldr	r3, [pc, #88]	@ (800946c <xTaskResumeAll+0x134>)
 8009414:	2201      	movs	r2, #1
 8009416:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--uxPendedCounts;
 8009418:	687b      	ldr	r3, [r7, #4]
 800941a:	3b01      	subs	r3, #1
 800941c:	607b      	str	r3, [r7, #4]
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	2b00      	cmp	r3, #0
 8009422:	d1f1      	bne.n	8009408 <xTaskResumeAll+0xd0>

						uxPendedTicks = 0;
 8009424:	4b12      	ldr	r3, [pc, #72]	@ (8009470 <xTaskResumeAll+0x138>)
 8009426:	2200      	movs	r2, #0
 8009428:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 800942a:	4b10      	ldr	r3, [pc, #64]	@ (800946c <xTaskResumeAll+0x134>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	2b00      	cmp	r3, #0
 8009430:	d009      	beq.n	8009446 <xTaskResumeAll+0x10e>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8009432:	2301      	movs	r3, #1
 8009434:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8009436:	4b0f      	ldr	r3, [pc, #60]	@ (8009474 <xTaskResumeAll+0x13c>)
 8009438:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800943c:	601a      	str	r2, [r3, #0]
 800943e:	f3bf 8f4f 	dsb	sy
 8009442:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8009446:	f001 f8f7 	bl	800a638 <vPortExitCritical>

	return xAlreadyYielded;
 800944a:	68bb      	ldr	r3, [r7, #8]
}
 800944c:	4618      	mov	r0, r3
 800944e:	3710      	adds	r7, #16
 8009450:	46bd      	mov	sp, r7
 8009452:	bd80      	pop	{r7, pc}
 8009454:	200016a0 	.word	0x200016a0
 8009458:	20001678 	.word	0x20001678
 800945c:	20001638 	.word	0x20001638
 8009460:	20001680 	.word	0x20001680
 8009464:	200011a8 	.word	0x200011a8
 8009468:	200011a4 	.word	0x200011a4
 800946c:	2000168c 	.word	0x2000168c
 8009470:	20001688 	.word	0x20001688
 8009474:	e000ed04 	.word	0xe000ed04

08009478 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009478:	b480      	push	{r7}
 800947a:	b083      	sub	sp, #12
 800947c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 800947e:	4b05      	ldr	r3, [pc, #20]	@ (8009494 <xTaskGetTickCount+0x1c>)
 8009480:	681b      	ldr	r3, [r3, #0]
 8009482:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8009484:	687b      	ldr	r3, [r7, #4]
}
 8009486:	4618      	mov	r0, r3
 8009488:	370c      	adds	r7, #12
 800948a:	46bd      	mov	sp, r7
 800948c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009490:	4770      	bx	lr
 8009492:	bf00      	nop
 8009494:	2000167c 	.word	0x2000167c

08009498 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009498:	b580      	push	{r7, lr}
 800949a:	b086      	sub	sp, #24
 800949c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 800949e:	2300      	movs	r3, #0
 80094a0:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80094a2:	4b50      	ldr	r3, [pc, #320]	@ (80095e4 <xTaskIncrementTick+0x14c>)
 80094a4:	681b      	ldr	r3, [r3, #0]
 80094a6:	2b00      	cmp	r3, #0
 80094a8:	f040 808c 	bne.w	80095c4 <xTaskIncrementTick+0x12c>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80094ac:	4b4e      	ldr	r3, [pc, #312]	@ (80095e8 <xTaskIncrementTick+0x150>)
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	3301      	adds	r3, #1
 80094b2:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80094b4:	4a4c      	ldr	r2, [pc, #304]	@ (80095e8 <xTaskIncrementTick+0x150>)
 80094b6:	693b      	ldr	r3, [r7, #16]
 80094b8:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80094ba:	693b      	ldr	r3, [r7, #16]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d123      	bne.n	8009508 <xTaskIncrementTick+0x70>
		{
			taskSWITCH_DELAYED_LISTS();
 80094c0:	4b4a      	ldr	r3, [pc, #296]	@ (80095ec <xTaskIncrementTick+0x154>)
 80094c2:	681b      	ldr	r3, [r3, #0]
 80094c4:	681b      	ldr	r3, [r3, #0]
 80094c6:	2b00      	cmp	r3, #0
 80094c8:	d00d      	beq.n	80094e6 <xTaskIncrementTick+0x4e>
	__asm volatile
 80094ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ce:	b672      	cpsid	i
 80094d0:	f383 8811 	msr	BASEPRI, r3
 80094d4:	f3bf 8f6f 	isb	sy
 80094d8:	f3bf 8f4f 	dsb	sy
 80094dc:	b662      	cpsie	i
 80094de:	603b      	str	r3, [r7, #0]
}
 80094e0:	bf00      	nop
 80094e2:	bf00      	nop
 80094e4:	e7fd      	b.n	80094e2 <xTaskIncrementTick+0x4a>
 80094e6:	4b41      	ldr	r3, [pc, #260]	@ (80095ec <xTaskIncrementTick+0x154>)
 80094e8:	681b      	ldr	r3, [r3, #0]
 80094ea:	60fb      	str	r3, [r7, #12]
 80094ec:	4b40      	ldr	r3, [pc, #256]	@ (80095f0 <xTaskIncrementTick+0x158>)
 80094ee:	681b      	ldr	r3, [r3, #0]
 80094f0:	4a3e      	ldr	r2, [pc, #248]	@ (80095ec <xTaskIncrementTick+0x154>)
 80094f2:	6013      	str	r3, [r2, #0]
 80094f4:	4a3e      	ldr	r2, [pc, #248]	@ (80095f0 <xTaskIncrementTick+0x158>)
 80094f6:	68fb      	ldr	r3, [r7, #12]
 80094f8:	6013      	str	r3, [r2, #0]
 80094fa:	4b3e      	ldr	r3, [pc, #248]	@ (80095f4 <xTaskIncrementTick+0x15c>)
 80094fc:	681b      	ldr	r3, [r3, #0]
 80094fe:	3301      	adds	r3, #1
 8009500:	4a3c      	ldr	r2, [pc, #240]	@ (80095f4 <xTaskIncrementTick+0x15c>)
 8009502:	6013      	str	r3, [r2, #0]
 8009504:	f000 fae2 	bl	8009acc <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009508:	4b3b      	ldr	r3, [pc, #236]	@ (80095f8 <xTaskIncrementTick+0x160>)
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	693a      	ldr	r2, [r7, #16]
 800950e:	429a      	cmp	r2, r3
 8009510:	d349      	bcc.n	80095a6 <xTaskIncrementTick+0x10e>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009512:	4b36      	ldr	r3, [pc, #216]	@ (80095ec <xTaskIncrementTick+0x154>)
 8009514:	681b      	ldr	r3, [r3, #0]
 8009516:	681b      	ldr	r3, [r3, #0]
 8009518:	2b00      	cmp	r3, #0
 800951a:	d104      	bne.n	8009526 <xTaskIncrementTick+0x8e>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800951c:	4b36      	ldr	r3, [pc, #216]	@ (80095f8 <xTaskIncrementTick+0x160>)
 800951e:	f04f 32ff 	mov.w	r2, #4294967295
 8009522:	601a      	str	r2, [r3, #0]
					break;
 8009524:	e03f      	b.n	80095a6 <xTaskIncrementTick+0x10e>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009526:	4b31      	ldr	r3, [pc, #196]	@ (80095ec <xTaskIncrementTick+0x154>)
 8009528:	681b      	ldr	r3, [r3, #0]
 800952a:	68db      	ldr	r3, [r3, #12]
 800952c:	68db      	ldr	r3, [r3, #12]
 800952e:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009530:	68bb      	ldr	r3, [r7, #8]
 8009532:	685b      	ldr	r3, [r3, #4]
 8009534:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009536:	693a      	ldr	r2, [r7, #16]
 8009538:	687b      	ldr	r3, [r7, #4]
 800953a:	429a      	cmp	r2, r3
 800953c:	d203      	bcs.n	8009546 <xTaskIncrementTick+0xae>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 800953e:	4a2e      	ldr	r2, [pc, #184]	@ (80095f8 <xTaskIncrementTick+0x160>)
 8009540:	687b      	ldr	r3, [r7, #4]
 8009542:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009544:	e02f      	b.n	80095a6 <xTaskIncrementTick+0x10e>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009546:	68bb      	ldr	r3, [r7, #8]
 8009548:	3304      	adds	r3, #4
 800954a:	4618      	mov	r0, r3
 800954c:	f7fe ff50 	bl	80083f0 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009550:	68bb      	ldr	r3, [r7, #8]
 8009552:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009554:	2b00      	cmp	r3, #0
 8009556:	d004      	beq.n	8009562 <xTaskIncrementTick+0xca>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009558:	68bb      	ldr	r3, [r7, #8]
 800955a:	3318      	adds	r3, #24
 800955c:	4618      	mov	r0, r3
 800955e:	f7fe ff47 	bl	80083f0 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009562:	68bb      	ldr	r3, [r7, #8]
 8009564:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009566:	4b25      	ldr	r3, [pc, #148]	@ (80095fc <xTaskIncrementTick+0x164>)
 8009568:	681b      	ldr	r3, [r3, #0]
 800956a:	429a      	cmp	r2, r3
 800956c:	d903      	bls.n	8009576 <xTaskIncrementTick+0xde>
 800956e:	68bb      	ldr	r3, [r7, #8]
 8009570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009572:	4a22      	ldr	r2, [pc, #136]	@ (80095fc <xTaskIncrementTick+0x164>)
 8009574:	6013      	str	r3, [r2, #0]
 8009576:	68bb      	ldr	r3, [r7, #8]
 8009578:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800957a:	4613      	mov	r3, r2
 800957c:	009b      	lsls	r3, r3, #2
 800957e:	4413      	add	r3, r2
 8009580:	009b      	lsls	r3, r3, #2
 8009582:	4a1f      	ldr	r2, [pc, #124]	@ (8009600 <xTaskIncrementTick+0x168>)
 8009584:	441a      	add	r2, r3
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	3304      	adds	r3, #4
 800958a:	4619      	mov	r1, r3
 800958c:	4610      	mov	r0, r2
 800958e:	f7fe fed2 	bl	8008336 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009592:	68bb      	ldr	r3, [r7, #8]
 8009594:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009596:	4b1b      	ldr	r3, [pc, #108]	@ (8009604 <xTaskIncrementTick+0x16c>)
 8009598:	681b      	ldr	r3, [r3, #0]
 800959a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800959c:	429a      	cmp	r2, r3
 800959e:	d3b8      	bcc.n	8009512 <xTaskIncrementTick+0x7a>
						{
							xSwitchRequired = pdTRUE;
 80095a0:	2301      	movs	r3, #1
 80095a2:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80095a4:	e7b5      	b.n	8009512 <xTaskIncrementTick+0x7a>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80095a6:	4b17      	ldr	r3, [pc, #92]	@ (8009604 <xTaskIncrementTick+0x16c>)
 80095a8:	681b      	ldr	r3, [r3, #0]
 80095aa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095ac:	4914      	ldr	r1, [pc, #80]	@ (8009600 <xTaskIncrementTick+0x168>)
 80095ae:	4613      	mov	r3, r2
 80095b0:	009b      	lsls	r3, r3, #2
 80095b2:	4413      	add	r3, r2
 80095b4:	009b      	lsls	r3, r3, #2
 80095b6:	440b      	add	r3, r1
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	2b01      	cmp	r3, #1
 80095bc:	d907      	bls.n	80095ce <xTaskIncrementTick+0x136>
			{
				xSwitchRequired = pdTRUE;
 80095be:	2301      	movs	r3, #1
 80095c0:	617b      	str	r3, [r7, #20]
 80095c2:	e004      	b.n	80095ce <xTaskIncrementTick+0x136>
		}
		#endif /* configUSE_TICK_HOOK */
	}
	else
	{
		++uxPendedTicks;
 80095c4:	4b10      	ldr	r3, [pc, #64]	@ (8009608 <xTaskIncrementTick+0x170>)
 80095c6:	681b      	ldr	r3, [r3, #0]
 80095c8:	3301      	adds	r3, #1
 80095ca:	4a0f      	ldr	r2, [pc, #60]	@ (8009608 <xTaskIncrementTick+0x170>)
 80095cc:	6013      	str	r3, [r2, #0]
		#endif
	}

	#if ( configUSE_PREEMPTION == 1 )
	{
		if( xYieldPending != pdFALSE )
 80095ce:	4b0f      	ldr	r3, [pc, #60]	@ (800960c <xTaskIncrementTick+0x174>)
 80095d0:	681b      	ldr	r3, [r3, #0]
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d001      	beq.n	80095da <xTaskIncrementTick+0x142>
		{
			xSwitchRequired = pdTRUE;
 80095d6:	2301      	movs	r3, #1
 80095d8:	617b      	str	r3, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_PREEMPTION */

	return xSwitchRequired;
 80095da:	697b      	ldr	r3, [r7, #20]
}
 80095dc:	4618      	mov	r0, r3
 80095de:	3718      	adds	r7, #24
 80095e0:	46bd      	mov	sp, r7
 80095e2:	bd80      	pop	{r7, pc}
 80095e4:	200016a0 	.word	0x200016a0
 80095e8:	2000167c 	.word	0x2000167c
 80095ec:	20001630 	.word	0x20001630
 80095f0:	20001634 	.word	0x20001634
 80095f4:	20001690 	.word	0x20001690
 80095f8:	20001698 	.word	0x20001698
 80095fc:	20001680 	.word	0x20001680
 8009600:	200011a8 	.word	0x200011a8
 8009604:	200011a4 	.word	0x200011a4
 8009608:	20001688 	.word	0x20001688
 800960c:	2000168c 	.word	0x2000168c

08009610 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009610:	b480      	push	{r7}
 8009612:	b085      	sub	sp, #20
 8009614:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009616:	4b29      	ldr	r3, [pc, #164]	@ (80096bc <vTaskSwitchContext+0xac>)
 8009618:	681b      	ldr	r3, [r3, #0]
 800961a:	2b00      	cmp	r3, #0
 800961c:	d003      	beq.n	8009626 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 800961e:	4b28      	ldr	r3, [pc, #160]	@ (80096c0 <vTaskSwitchContext+0xb0>)
 8009620:	2201      	movs	r2, #1
 8009622:	601a      	str	r2, [r3, #0]
			structure specific to this task. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009624:	e044      	b.n	80096b0 <vTaskSwitchContext+0xa0>
		xYieldPending = pdFALSE;
 8009626:	4b26      	ldr	r3, [pc, #152]	@ (80096c0 <vTaskSwitchContext+0xb0>)
 8009628:	2200      	movs	r2, #0
 800962a:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800962c:	4b25      	ldr	r3, [pc, #148]	@ (80096c4 <vTaskSwitchContext+0xb4>)
 800962e:	681b      	ldr	r3, [r3, #0]
 8009630:	60fb      	str	r3, [r7, #12]
 8009632:	e013      	b.n	800965c <vTaskSwitchContext+0x4c>
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d10d      	bne.n	8009656 <vTaskSwitchContext+0x46>
	__asm volatile
 800963a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800963e:	b672      	cpsid	i
 8009640:	f383 8811 	msr	BASEPRI, r3
 8009644:	f3bf 8f6f 	isb	sy
 8009648:	f3bf 8f4f 	dsb	sy
 800964c:	b662      	cpsie	i
 800964e:	607b      	str	r3, [r7, #4]
}
 8009650:	bf00      	nop
 8009652:	bf00      	nop
 8009654:	e7fd      	b.n	8009652 <vTaskSwitchContext+0x42>
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	3b01      	subs	r3, #1
 800965a:	60fb      	str	r3, [r7, #12]
 800965c:	491a      	ldr	r1, [pc, #104]	@ (80096c8 <vTaskSwitchContext+0xb8>)
 800965e:	68fa      	ldr	r2, [r7, #12]
 8009660:	4613      	mov	r3, r2
 8009662:	009b      	lsls	r3, r3, #2
 8009664:	4413      	add	r3, r2
 8009666:	009b      	lsls	r3, r3, #2
 8009668:	440b      	add	r3, r1
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	2b00      	cmp	r3, #0
 800966e:	d0e1      	beq.n	8009634 <vTaskSwitchContext+0x24>
 8009670:	68fa      	ldr	r2, [r7, #12]
 8009672:	4613      	mov	r3, r2
 8009674:	009b      	lsls	r3, r3, #2
 8009676:	4413      	add	r3, r2
 8009678:	009b      	lsls	r3, r3, #2
 800967a:	4a13      	ldr	r2, [pc, #76]	@ (80096c8 <vTaskSwitchContext+0xb8>)
 800967c:	4413      	add	r3, r2
 800967e:	60bb      	str	r3, [r7, #8]
 8009680:	68bb      	ldr	r3, [r7, #8]
 8009682:	685b      	ldr	r3, [r3, #4]
 8009684:	685a      	ldr	r2, [r3, #4]
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	605a      	str	r2, [r3, #4]
 800968a:	68bb      	ldr	r3, [r7, #8]
 800968c:	685a      	ldr	r2, [r3, #4]
 800968e:	68bb      	ldr	r3, [r7, #8]
 8009690:	3308      	adds	r3, #8
 8009692:	429a      	cmp	r2, r3
 8009694:	d104      	bne.n	80096a0 <vTaskSwitchContext+0x90>
 8009696:	68bb      	ldr	r3, [r7, #8]
 8009698:	685b      	ldr	r3, [r3, #4]
 800969a:	685a      	ldr	r2, [r3, #4]
 800969c:	68bb      	ldr	r3, [r7, #8]
 800969e:	605a      	str	r2, [r3, #4]
 80096a0:	68bb      	ldr	r3, [r7, #8]
 80096a2:	685b      	ldr	r3, [r3, #4]
 80096a4:	68db      	ldr	r3, [r3, #12]
 80096a6:	4a09      	ldr	r2, [pc, #36]	@ (80096cc <vTaskSwitchContext+0xbc>)
 80096a8:	6013      	str	r3, [r2, #0]
 80096aa:	4a06      	ldr	r2, [pc, #24]	@ (80096c4 <vTaskSwitchContext+0xb4>)
 80096ac:	68fb      	ldr	r3, [r7, #12]
 80096ae:	6013      	str	r3, [r2, #0]
}
 80096b0:	bf00      	nop
 80096b2:	3714      	adds	r7, #20
 80096b4:	46bd      	mov	sp, r7
 80096b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096ba:	4770      	bx	lr
 80096bc:	200016a0 	.word	0x200016a0
 80096c0:	2000168c 	.word	0x2000168c
 80096c4:	20001680 	.word	0x20001680
 80096c8:	200011a8 	.word	0x200011a8
 80096cc:	200011a4 	.word	0x200011a4

080096d0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80096d0:	b580      	push	{r7, lr}
 80096d2:	b084      	sub	sp, #16
 80096d4:	af00      	add	r7, sp, #0
 80096d6:	6078      	str	r0, [r7, #4]
 80096d8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	2b00      	cmp	r3, #0
 80096de:	d10d      	bne.n	80096fc <vTaskPlaceOnEventList+0x2c>
	__asm volatile
 80096e0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096e4:	b672      	cpsid	i
 80096e6:	f383 8811 	msr	BASEPRI, r3
 80096ea:	f3bf 8f6f 	isb	sy
 80096ee:	f3bf 8f4f 	dsb	sy
 80096f2:	b662      	cpsie	i
 80096f4:	60fb      	str	r3, [r7, #12]
}
 80096f6:	bf00      	nop
 80096f8:	bf00      	nop
 80096fa:	e7fd      	b.n	80096f8 <vTaskPlaceOnEventList+0x28>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80096fc:	4b07      	ldr	r3, [pc, #28]	@ (800971c <vTaskPlaceOnEventList+0x4c>)
 80096fe:	681b      	ldr	r3, [r3, #0]
 8009700:	3318      	adds	r3, #24
 8009702:	4619      	mov	r1, r3
 8009704:	6878      	ldr	r0, [r7, #4]
 8009706:	f7fe fe3a 	bl	800837e <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800970a:	2101      	movs	r1, #1
 800970c:	6838      	ldr	r0, [r7, #0]
 800970e:	f000 fa8f 	bl	8009c30 <prvAddCurrentTaskToDelayedList>
}
 8009712:	bf00      	nop
 8009714:	3710      	adds	r7, #16
 8009716:	46bd      	mov	sp, r7
 8009718:	bd80      	pop	{r7, pc}
 800971a:	bf00      	nop
 800971c:	200011a4 	.word	0x200011a4

08009720 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8009720:	b580      	push	{r7, lr}
 8009722:	b086      	sub	sp, #24
 8009724:	af00      	add	r7, sp, #0
 8009726:	60f8      	str	r0, [r7, #12]
 8009728:	60b9      	str	r1, [r7, #8]
 800972a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800972c:	68fb      	ldr	r3, [r7, #12]
 800972e:	2b00      	cmp	r3, #0
 8009730:	d10d      	bne.n	800974e <vTaskPlaceOnEventListRestricted+0x2e>
	__asm volatile
 8009732:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009736:	b672      	cpsid	i
 8009738:	f383 8811 	msr	BASEPRI, r3
 800973c:	f3bf 8f6f 	isb	sy
 8009740:	f3bf 8f4f 	dsb	sy
 8009744:	b662      	cpsie	i
 8009746:	617b      	str	r3, [r7, #20]
}
 8009748:	bf00      	nop
 800974a:	bf00      	nop
 800974c:	e7fd      	b.n	800974a <vTaskPlaceOnEventListRestricted+0x2a>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800974e:	4b0a      	ldr	r3, [pc, #40]	@ (8009778 <vTaskPlaceOnEventListRestricted+0x58>)
 8009750:	681b      	ldr	r3, [r3, #0]
 8009752:	3318      	adds	r3, #24
 8009754:	4619      	mov	r1, r3
 8009756:	68f8      	ldr	r0, [r7, #12]
 8009758:	f7fe fded 	bl	8008336 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	2b00      	cmp	r3, #0
 8009760:	d002      	beq.n	8009768 <vTaskPlaceOnEventListRestricted+0x48>
		{
			xTicksToWait = portMAX_DELAY;
 8009762:	f04f 33ff 	mov.w	r3, #4294967295
 8009766:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8009768:	6879      	ldr	r1, [r7, #4]
 800976a:	68b8      	ldr	r0, [r7, #8]
 800976c:	f000 fa60 	bl	8009c30 <prvAddCurrentTaskToDelayedList>
	}
 8009770:	bf00      	nop
 8009772:	3718      	adds	r7, #24
 8009774:	46bd      	mov	sp, r7
 8009776:	bd80      	pop	{r7, pc}
 8009778:	200011a4 	.word	0x200011a4

0800977c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 800977c:	b580      	push	{r7, lr}
 800977e:	b086      	sub	sp, #24
 8009780:	af00      	add	r7, sp, #0
 8009782:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	68db      	ldr	r3, [r3, #12]
 8009788:	68db      	ldr	r3, [r3, #12]
 800978a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 800978c:	693b      	ldr	r3, [r7, #16]
 800978e:	2b00      	cmp	r3, #0
 8009790:	d10d      	bne.n	80097ae <xTaskRemoveFromEventList+0x32>
	__asm volatile
 8009792:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009796:	b672      	cpsid	i
 8009798:	f383 8811 	msr	BASEPRI, r3
 800979c:	f3bf 8f6f 	isb	sy
 80097a0:	f3bf 8f4f 	dsb	sy
 80097a4:	b662      	cpsie	i
 80097a6:	60fb      	str	r3, [r7, #12]
}
 80097a8:	bf00      	nop
 80097aa:	bf00      	nop
 80097ac:	e7fd      	b.n	80097aa <xTaskRemoveFromEventList+0x2e>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 80097ae:	693b      	ldr	r3, [r7, #16]
 80097b0:	3318      	adds	r3, #24
 80097b2:	4618      	mov	r0, r3
 80097b4:	f7fe fe1c 	bl	80083f0 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80097b8:	4b1d      	ldr	r3, [pc, #116]	@ (8009830 <xTaskRemoveFromEventList+0xb4>)
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d11d      	bne.n	80097fc <xTaskRemoveFromEventList+0x80>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 80097c0:	693b      	ldr	r3, [r7, #16]
 80097c2:	3304      	adds	r3, #4
 80097c4:	4618      	mov	r0, r3
 80097c6:	f7fe fe13 	bl	80083f0 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 80097ca:	693b      	ldr	r3, [r7, #16]
 80097cc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097ce:	4b19      	ldr	r3, [pc, #100]	@ (8009834 <xTaskRemoveFromEventList+0xb8>)
 80097d0:	681b      	ldr	r3, [r3, #0]
 80097d2:	429a      	cmp	r2, r3
 80097d4:	d903      	bls.n	80097de <xTaskRemoveFromEventList+0x62>
 80097d6:	693b      	ldr	r3, [r7, #16]
 80097d8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097da:	4a16      	ldr	r2, [pc, #88]	@ (8009834 <xTaskRemoveFromEventList+0xb8>)
 80097dc:	6013      	str	r3, [r2, #0]
 80097de:	693b      	ldr	r3, [r7, #16]
 80097e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097e2:	4613      	mov	r3, r2
 80097e4:	009b      	lsls	r3, r3, #2
 80097e6:	4413      	add	r3, r2
 80097e8:	009b      	lsls	r3, r3, #2
 80097ea:	4a13      	ldr	r2, [pc, #76]	@ (8009838 <xTaskRemoveFromEventList+0xbc>)
 80097ec:	441a      	add	r2, r3
 80097ee:	693b      	ldr	r3, [r7, #16]
 80097f0:	3304      	adds	r3, #4
 80097f2:	4619      	mov	r1, r3
 80097f4:	4610      	mov	r0, r2
 80097f6:	f7fe fd9e 	bl	8008336 <vListInsertEnd>
 80097fa:	e005      	b.n	8009808 <xTaskRemoveFromEventList+0x8c>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 80097fc:	693b      	ldr	r3, [r7, #16]
 80097fe:	3318      	adds	r3, #24
 8009800:	4619      	mov	r1, r3
 8009802:	480e      	ldr	r0, [pc, #56]	@ (800983c <xTaskRemoveFromEventList+0xc0>)
 8009804:	f7fe fd97 	bl	8008336 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009808:	693b      	ldr	r3, [r7, #16]
 800980a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800980c:	4b0c      	ldr	r3, [pc, #48]	@ (8009840 <xTaskRemoveFromEventList+0xc4>)
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009812:	429a      	cmp	r2, r3
 8009814:	d905      	bls.n	8009822 <xTaskRemoveFromEventList+0xa6>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009816:	2301      	movs	r3, #1
 8009818:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 800981a:	4b0a      	ldr	r3, [pc, #40]	@ (8009844 <xTaskRemoveFromEventList+0xc8>)
 800981c:	2201      	movs	r2, #1
 800981e:	601a      	str	r2, [r3, #0]
 8009820:	e001      	b.n	8009826 <xTaskRemoveFromEventList+0xaa>
	}
	else
	{
		xReturn = pdFALSE;
 8009822:	2300      	movs	r3, #0
 8009824:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009826:	697b      	ldr	r3, [r7, #20]
}
 8009828:	4618      	mov	r0, r3
 800982a:	3718      	adds	r7, #24
 800982c:	46bd      	mov	sp, r7
 800982e:	bd80      	pop	{r7, pc}
 8009830:	200016a0 	.word	0x200016a0
 8009834:	20001680 	.word	0x20001680
 8009838:	200011a8 	.word	0x200011a8
 800983c:	20001638 	.word	0x20001638
 8009840:	200011a4 	.word	0x200011a4
 8009844:	2000168c 	.word	0x2000168c

08009848 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009848:	b480      	push	{r7}
 800984a:	b083      	sub	sp, #12
 800984c:	af00      	add	r7, sp, #0
 800984e:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009850:	4b06      	ldr	r3, [pc, #24]	@ (800986c <vTaskInternalSetTimeOutState+0x24>)
 8009852:	681a      	ldr	r2, [r3, #0]
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009858:	4b05      	ldr	r3, [pc, #20]	@ (8009870 <vTaskInternalSetTimeOutState+0x28>)
 800985a:	681a      	ldr	r2, [r3, #0]
 800985c:	687b      	ldr	r3, [r7, #4]
 800985e:	605a      	str	r2, [r3, #4]
}
 8009860:	bf00      	nop
 8009862:	370c      	adds	r7, #12
 8009864:	46bd      	mov	sp, r7
 8009866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800986a:	4770      	bx	lr
 800986c:	20001690 	.word	0x20001690
 8009870:	2000167c 	.word	0x2000167c

08009874 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009874:	b580      	push	{r7, lr}
 8009876:	b088      	sub	sp, #32
 8009878:	af00      	add	r7, sp, #0
 800987a:	6078      	str	r0, [r7, #4]
 800987c:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 800987e:	687b      	ldr	r3, [r7, #4]
 8009880:	2b00      	cmp	r3, #0
 8009882:	d10d      	bne.n	80098a0 <xTaskCheckForTimeOut+0x2c>
	__asm volatile
 8009884:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009888:	b672      	cpsid	i
 800988a:	f383 8811 	msr	BASEPRI, r3
 800988e:	f3bf 8f6f 	isb	sy
 8009892:	f3bf 8f4f 	dsb	sy
 8009896:	b662      	cpsie	i
 8009898:	613b      	str	r3, [r7, #16]
}
 800989a:	bf00      	nop
 800989c:	bf00      	nop
 800989e:	e7fd      	b.n	800989c <xTaskCheckForTimeOut+0x28>
	configASSERT( pxTicksToWait );
 80098a0:	683b      	ldr	r3, [r7, #0]
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d10d      	bne.n	80098c2 <xTaskCheckForTimeOut+0x4e>
	__asm volatile
 80098a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098aa:	b672      	cpsid	i
 80098ac:	f383 8811 	msr	BASEPRI, r3
 80098b0:	f3bf 8f6f 	isb	sy
 80098b4:	f3bf 8f4f 	dsb	sy
 80098b8:	b662      	cpsie	i
 80098ba:	60fb      	str	r3, [r7, #12]
}
 80098bc:	bf00      	nop
 80098be:	bf00      	nop
 80098c0:	e7fd      	b.n	80098be <xTaskCheckForTimeOut+0x4a>

	taskENTER_CRITICAL();
 80098c2:	f000 fe83 	bl	800a5cc <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 80098c6:	4b1d      	ldr	r3, [pc, #116]	@ (800993c <xTaskCheckForTimeOut+0xc8>)
 80098c8:	681b      	ldr	r3, [r3, #0]
 80098ca:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 80098cc:	687b      	ldr	r3, [r7, #4]
 80098ce:	685b      	ldr	r3, [r3, #4]
 80098d0:	69ba      	ldr	r2, [r7, #24]
 80098d2:	1ad3      	subs	r3, r2, r3
 80098d4:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 80098d6:	683b      	ldr	r3, [r7, #0]
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	f1b3 3fff 	cmp.w	r3, #4294967295
 80098de:	d102      	bne.n	80098e6 <xTaskCheckForTimeOut+0x72>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 80098e0:	2300      	movs	r3, #0
 80098e2:	61fb      	str	r3, [r7, #28]
 80098e4:	e023      	b.n	800992e <xTaskCheckForTimeOut+0xba>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 80098e6:	687b      	ldr	r3, [r7, #4]
 80098e8:	681a      	ldr	r2, [r3, #0]
 80098ea:	4b15      	ldr	r3, [pc, #84]	@ (8009940 <xTaskCheckForTimeOut+0xcc>)
 80098ec:	681b      	ldr	r3, [r3, #0]
 80098ee:	429a      	cmp	r2, r3
 80098f0:	d007      	beq.n	8009902 <xTaskCheckForTimeOut+0x8e>
 80098f2:	687b      	ldr	r3, [r7, #4]
 80098f4:	685b      	ldr	r3, [r3, #4]
 80098f6:	69ba      	ldr	r2, [r7, #24]
 80098f8:	429a      	cmp	r2, r3
 80098fa:	d302      	bcc.n	8009902 <xTaskCheckForTimeOut+0x8e>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 80098fc:	2301      	movs	r3, #1
 80098fe:	61fb      	str	r3, [r7, #28]
 8009900:	e015      	b.n	800992e <xTaskCheckForTimeOut+0xba>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	681b      	ldr	r3, [r3, #0]
 8009906:	697a      	ldr	r2, [r7, #20]
 8009908:	429a      	cmp	r2, r3
 800990a:	d20b      	bcs.n	8009924 <xTaskCheckForTimeOut+0xb0>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800990c:	683b      	ldr	r3, [r7, #0]
 800990e:	681a      	ldr	r2, [r3, #0]
 8009910:	697b      	ldr	r3, [r7, #20]
 8009912:	1ad2      	subs	r2, r2, r3
 8009914:	683b      	ldr	r3, [r7, #0]
 8009916:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009918:	6878      	ldr	r0, [r7, #4]
 800991a:	f7ff ff95 	bl	8009848 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800991e:	2300      	movs	r3, #0
 8009920:	61fb      	str	r3, [r7, #28]
 8009922:	e004      	b.n	800992e <xTaskCheckForTimeOut+0xba>
		}
		else
		{
			*pxTicksToWait = 0;
 8009924:	683b      	ldr	r3, [r7, #0]
 8009926:	2200      	movs	r2, #0
 8009928:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800992a:	2301      	movs	r3, #1
 800992c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800992e:	f000 fe83 	bl	800a638 <vPortExitCritical>

	return xReturn;
 8009932:	69fb      	ldr	r3, [r7, #28]
}
 8009934:	4618      	mov	r0, r3
 8009936:	3720      	adds	r7, #32
 8009938:	46bd      	mov	sp, r7
 800993a:	bd80      	pop	{r7, pc}
 800993c:	2000167c 	.word	0x2000167c
 8009940:	20001690 	.word	0x20001690

08009944 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009944:	b480      	push	{r7}
 8009946:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009948:	4b03      	ldr	r3, [pc, #12]	@ (8009958 <vTaskMissedYield+0x14>)
 800994a:	2201      	movs	r2, #1
 800994c:	601a      	str	r2, [r3, #0]
}
 800994e:	bf00      	nop
 8009950:	46bd      	mov	sp, r7
 8009952:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009956:	4770      	bx	lr
 8009958:	2000168c 	.word	0x2000168c

0800995c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 800995c:	b580      	push	{r7, lr}
 800995e:	b082      	sub	sp, #8
 8009960:	af00      	add	r7, sp, #0
 8009962:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009964:	f000 f852 	bl	8009a0c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009968:	4b06      	ldr	r3, [pc, #24]	@ (8009984 <prvIdleTask+0x28>)
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	2b01      	cmp	r3, #1
 800996e:	d9f9      	bls.n	8009964 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009970:	4b05      	ldr	r3, [pc, #20]	@ (8009988 <prvIdleTask+0x2c>)
 8009972:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009976:	601a      	str	r2, [r3, #0]
 8009978:	f3bf 8f4f 	dsb	sy
 800997c:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009980:	e7f0      	b.n	8009964 <prvIdleTask+0x8>
 8009982:	bf00      	nop
 8009984:	200011a8 	.word	0x200011a8
 8009988:	e000ed04 	.word	0xe000ed04

0800998c <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 800998c:	b580      	push	{r7, lr}
 800998e:	b082      	sub	sp, #8
 8009990:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009992:	2300      	movs	r3, #0
 8009994:	607b      	str	r3, [r7, #4]
 8009996:	e00c      	b.n	80099b2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009998:	687a      	ldr	r2, [r7, #4]
 800999a:	4613      	mov	r3, r2
 800999c:	009b      	lsls	r3, r3, #2
 800999e:	4413      	add	r3, r2
 80099a0:	009b      	lsls	r3, r3, #2
 80099a2:	4a12      	ldr	r2, [pc, #72]	@ (80099ec <prvInitialiseTaskLists+0x60>)
 80099a4:	4413      	add	r3, r2
 80099a6:	4618      	mov	r0, r3
 80099a8:	f7fe fc98 	bl	80082dc <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80099ac:	687b      	ldr	r3, [r7, #4]
 80099ae:	3301      	adds	r3, #1
 80099b0:	607b      	str	r3, [r7, #4]
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	2b37      	cmp	r3, #55	@ 0x37
 80099b6:	d9ef      	bls.n	8009998 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 80099b8:	480d      	ldr	r0, [pc, #52]	@ (80099f0 <prvInitialiseTaskLists+0x64>)
 80099ba:	f7fe fc8f 	bl	80082dc <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 80099be:	480d      	ldr	r0, [pc, #52]	@ (80099f4 <prvInitialiseTaskLists+0x68>)
 80099c0:	f7fe fc8c 	bl	80082dc <vListInitialise>
	vListInitialise( &xPendingReadyList );
 80099c4:	480c      	ldr	r0, [pc, #48]	@ (80099f8 <prvInitialiseTaskLists+0x6c>)
 80099c6:	f7fe fc89 	bl	80082dc <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 80099ca:	480c      	ldr	r0, [pc, #48]	@ (80099fc <prvInitialiseTaskLists+0x70>)
 80099cc:	f7fe fc86 	bl	80082dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 80099d0:	480b      	ldr	r0, [pc, #44]	@ (8009a00 <prvInitialiseTaskLists+0x74>)
 80099d2:	f7fe fc83 	bl	80082dc <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 80099d6:	4b0b      	ldr	r3, [pc, #44]	@ (8009a04 <prvInitialiseTaskLists+0x78>)
 80099d8:	4a05      	ldr	r2, [pc, #20]	@ (80099f0 <prvInitialiseTaskLists+0x64>)
 80099da:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80099dc:	4b0a      	ldr	r3, [pc, #40]	@ (8009a08 <prvInitialiseTaskLists+0x7c>)
 80099de:	4a05      	ldr	r2, [pc, #20]	@ (80099f4 <prvInitialiseTaskLists+0x68>)
 80099e0:	601a      	str	r2, [r3, #0]
}
 80099e2:	bf00      	nop
 80099e4:	3708      	adds	r7, #8
 80099e6:	46bd      	mov	sp, r7
 80099e8:	bd80      	pop	{r7, pc}
 80099ea:	bf00      	nop
 80099ec:	200011a8 	.word	0x200011a8
 80099f0:	20001608 	.word	0x20001608
 80099f4:	2000161c 	.word	0x2000161c
 80099f8:	20001638 	.word	0x20001638
 80099fc:	2000164c 	.word	0x2000164c
 8009a00:	20001664 	.word	0x20001664
 8009a04:	20001630 	.word	0x20001630
 8009a08:	20001634 	.word	0x20001634

08009a0c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009a0c:	b580      	push	{r7, lr}
 8009a0e:	b082      	sub	sp, #8
 8009a10:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009a12:	e019      	b.n	8009a48 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009a14:	f000 fdda 	bl	800a5cc <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a18:	4b10      	ldr	r3, [pc, #64]	@ (8009a5c <prvCheckTasksWaitingTermination+0x50>)
 8009a1a:	68db      	ldr	r3, [r3, #12]
 8009a1c:	68db      	ldr	r3, [r3, #12]
 8009a1e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	3304      	adds	r3, #4
 8009a24:	4618      	mov	r0, r3
 8009a26:	f7fe fce3 	bl	80083f0 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009a2a:	4b0d      	ldr	r3, [pc, #52]	@ (8009a60 <prvCheckTasksWaitingTermination+0x54>)
 8009a2c:	681b      	ldr	r3, [r3, #0]
 8009a2e:	3b01      	subs	r3, #1
 8009a30:	4a0b      	ldr	r2, [pc, #44]	@ (8009a60 <prvCheckTasksWaitingTermination+0x54>)
 8009a32:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009a34:	4b0b      	ldr	r3, [pc, #44]	@ (8009a64 <prvCheckTasksWaitingTermination+0x58>)
 8009a36:	681b      	ldr	r3, [r3, #0]
 8009a38:	3b01      	subs	r3, #1
 8009a3a:	4a0a      	ldr	r2, [pc, #40]	@ (8009a64 <prvCheckTasksWaitingTermination+0x58>)
 8009a3c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009a3e:	f000 fdfb 	bl	800a638 <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009a42:	6878      	ldr	r0, [r7, #4]
 8009a44:	f000 f810 	bl	8009a68 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009a48:	4b06      	ldr	r3, [pc, #24]	@ (8009a64 <prvCheckTasksWaitingTermination+0x58>)
 8009a4a:	681b      	ldr	r3, [r3, #0]
 8009a4c:	2b00      	cmp	r3, #0
 8009a4e:	d1e1      	bne.n	8009a14 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009a50:	bf00      	nop
 8009a52:	bf00      	nop
 8009a54:	3708      	adds	r7, #8
 8009a56:	46bd      	mov	sp, r7
 8009a58:	bd80      	pop	{r7, pc}
 8009a5a:	bf00      	nop
 8009a5c:	2000164c 	.word	0x2000164c
 8009a60:	20001678 	.word	0x20001678
 8009a64:	20001660 	.word	0x20001660

08009a68 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009a68:	b580      	push	{r7, lr}
 8009a6a:	b084      	sub	sp, #16
 8009a6c:	af00      	add	r7, sp, #0
 8009a6e:	6078      	str	r0, [r7, #4]
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009a70:	687b      	ldr	r3, [r7, #4]
 8009a72:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009a76:	2b00      	cmp	r3, #0
 8009a78:	d108      	bne.n	8009a8c <prvDeleteTCB+0x24>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009a7a:	687b      	ldr	r3, [r7, #4]
 8009a7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009a7e:	4618      	mov	r0, r3
 8009a80:	f000 ffa0 	bl	800a9c4 <vPortFree>
				vPortFree( pxTCB );
 8009a84:	6878      	ldr	r0, [r7, #4]
 8009a86:	f000 ff9d 	bl	800a9c4 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009a8a:	e01b      	b.n	8009ac4 <prvDeleteTCB+0x5c>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009a8c:	687b      	ldr	r3, [r7, #4]
 8009a8e:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009a92:	2b01      	cmp	r3, #1
 8009a94:	d103      	bne.n	8009a9e <prvDeleteTCB+0x36>
				vPortFree( pxTCB );
 8009a96:	6878      	ldr	r0, [r7, #4]
 8009a98:	f000 ff94 	bl	800a9c4 <vPortFree>
	}
 8009a9c:	e012      	b.n	8009ac4 <prvDeleteTCB+0x5c>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009a9e:	687b      	ldr	r3, [r7, #4]
 8009aa0:	f893 3059 	ldrb.w	r3, [r3, #89]	@ 0x59
 8009aa4:	2b02      	cmp	r3, #2
 8009aa6:	d00d      	beq.n	8009ac4 <prvDeleteTCB+0x5c>
	__asm volatile
 8009aa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009aac:	b672      	cpsid	i
 8009aae:	f383 8811 	msr	BASEPRI, r3
 8009ab2:	f3bf 8f6f 	isb	sy
 8009ab6:	f3bf 8f4f 	dsb	sy
 8009aba:	b662      	cpsie	i
 8009abc:	60fb      	str	r3, [r7, #12]
}
 8009abe:	bf00      	nop
 8009ac0:	bf00      	nop
 8009ac2:	e7fd      	b.n	8009ac0 <prvDeleteTCB+0x58>
	}
 8009ac4:	bf00      	nop
 8009ac6:	3710      	adds	r7, #16
 8009ac8:	46bd      	mov	sp, r7
 8009aca:	bd80      	pop	{r7, pc}

08009acc <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009acc:	b480      	push	{r7}
 8009ace:	b083      	sub	sp, #12
 8009ad0:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009ad2:	4b0c      	ldr	r3, [pc, #48]	@ (8009b04 <prvResetNextTaskUnblockTime+0x38>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	681b      	ldr	r3, [r3, #0]
 8009ad8:	2b00      	cmp	r3, #0
 8009ada:	d104      	bne.n	8009ae6 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009adc:	4b0a      	ldr	r3, [pc, #40]	@ (8009b08 <prvResetNextTaskUnblockTime+0x3c>)
 8009ade:	f04f 32ff 	mov.w	r2, #4294967295
 8009ae2:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009ae4:	e008      	b.n	8009af8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009ae6:	4b07      	ldr	r3, [pc, #28]	@ (8009b04 <prvResetNextTaskUnblockTime+0x38>)
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	68db      	ldr	r3, [r3, #12]
 8009aec:	68db      	ldr	r3, [r3, #12]
 8009aee:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009af0:	687b      	ldr	r3, [r7, #4]
 8009af2:	685b      	ldr	r3, [r3, #4]
 8009af4:	4a04      	ldr	r2, [pc, #16]	@ (8009b08 <prvResetNextTaskUnblockTime+0x3c>)
 8009af6:	6013      	str	r3, [r2, #0]
}
 8009af8:	bf00      	nop
 8009afa:	370c      	adds	r7, #12
 8009afc:	46bd      	mov	sp, r7
 8009afe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b02:	4770      	bx	lr
 8009b04:	20001630 	.word	0x20001630
 8009b08:	20001698 	.word	0x20001698

08009b0c <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009b0c:	b480      	push	{r7}
 8009b0e:	b083      	sub	sp, #12
 8009b10:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009b12:	4b0b      	ldr	r3, [pc, #44]	@ (8009b40 <xTaskGetSchedulerState+0x34>)
 8009b14:	681b      	ldr	r3, [r3, #0]
 8009b16:	2b00      	cmp	r3, #0
 8009b18:	d102      	bne.n	8009b20 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009b1a:	2301      	movs	r3, #1
 8009b1c:	607b      	str	r3, [r7, #4]
 8009b1e:	e008      	b.n	8009b32 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009b20:	4b08      	ldr	r3, [pc, #32]	@ (8009b44 <xTaskGetSchedulerState+0x38>)
 8009b22:	681b      	ldr	r3, [r3, #0]
 8009b24:	2b00      	cmp	r3, #0
 8009b26:	d102      	bne.n	8009b2e <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009b28:	2302      	movs	r3, #2
 8009b2a:	607b      	str	r3, [r7, #4]
 8009b2c:	e001      	b.n	8009b32 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009b2e:	2300      	movs	r3, #0
 8009b30:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009b32:	687b      	ldr	r3, [r7, #4]
	}
 8009b34:	4618      	mov	r0, r3
 8009b36:	370c      	adds	r7, #12
 8009b38:	46bd      	mov	sp, r7
 8009b3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b3e:	4770      	bx	lr
 8009b40:	20001684 	.word	0x20001684
 8009b44:	200016a0 	.word	0x200016a0

08009b48 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b086      	sub	sp, #24
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009b54:	2300      	movs	r3, #0
 8009b56:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2b00      	cmp	r3, #0
 8009b5c:	d05c      	beq.n	8009c18 <xTaskPriorityDisinherit+0xd0>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009b5e:	4b31      	ldr	r3, [pc, #196]	@ (8009c24 <xTaskPriorityDisinherit+0xdc>)
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	693a      	ldr	r2, [r7, #16]
 8009b64:	429a      	cmp	r2, r3
 8009b66:	d00d      	beq.n	8009b84 <xTaskPriorityDisinherit+0x3c>
	__asm volatile
 8009b68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b6c:	b672      	cpsid	i
 8009b6e:	f383 8811 	msr	BASEPRI, r3
 8009b72:	f3bf 8f6f 	isb	sy
 8009b76:	f3bf 8f4f 	dsb	sy
 8009b7a:	b662      	cpsie	i
 8009b7c:	60fb      	str	r3, [r7, #12]
}
 8009b7e:	bf00      	nop
 8009b80:	bf00      	nop
 8009b82:	e7fd      	b.n	8009b80 <xTaskPriorityDisinherit+0x38>
			configASSERT( pxTCB->uxMutexesHeld );
 8009b84:	693b      	ldr	r3, [r7, #16]
 8009b86:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009b88:	2b00      	cmp	r3, #0
 8009b8a:	d10d      	bne.n	8009ba8 <xTaskPriorityDisinherit+0x60>
	__asm volatile
 8009b8c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b90:	b672      	cpsid	i
 8009b92:	f383 8811 	msr	BASEPRI, r3
 8009b96:	f3bf 8f6f 	isb	sy
 8009b9a:	f3bf 8f4f 	dsb	sy
 8009b9e:	b662      	cpsie	i
 8009ba0:	60bb      	str	r3, [r7, #8]
}
 8009ba2:	bf00      	nop
 8009ba4:	bf00      	nop
 8009ba6:	e7fd      	b.n	8009ba4 <xTaskPriorityDisinherit+0x5c>
			( pxTCB->uxMutexesHeld )--;
 8009ba8:	693b      	ldr	r3, [r7, #16]
 8009baa:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009bac:	1e5a      	subs	r2, r3, #1
 8009bae:	693b      	ldr	r3, [r7, #16]
 8009bb0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009bb2:	693b      	ldr	r3, [r7, #16]
 8009bb4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bb6:	693b      	ldr	r3, [r7, #16]
 8009bb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009bba:	429a      	cmp	r2, r3
 8009bbc:	d02c      	beq.n	8009c18 <xTaskPriorityDisinherit+0xd0>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009bbe:	693b      	ldr	r3, [r7, #16]
 8009bc0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009bc2:	2b00      	cmp	r3, #0
 8009bc4:	d128      	bne.n	8009c18 <xTaskPriorityDisinherit+0xd0>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009bc6:	693b      	ldr	r3, [r7, #16]
 8009bc8:	3304      	adds	r3, #4
 8009bca:	4618      	mov	r0, r3
 8009bcc:	f7fe fc10 	bl	80083f0 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8009bd0:	693b      	ldr	r3, [r7, #16]
 8009bd2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009bd4:	693b      	ldr	r3, [r7, #16]
 8009bd6:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009bd8:	693b      	ldr	r3, [r7, #16]
 8009bda:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bdc:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009be0:	693b      	ldr	r3, [r7, #16]
 8009be2:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8009be4:	693b      	ldr	r3, [r7, #16]
 8009be6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009be8:	4b0f      	ldr	r3, [pc, #60]	@ (8009c28 <xTaskPriorityDisinherit+0xe0>)
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	429a      	cmp	r2, r3
 8009bee:	d903      	bls.n	8009bf8 <xTaskPriorityDisinherit+0xb0>
 8009bf0:	693b      	ldr	r3, [r7, #16]
 8009bf2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009bf4:	4a0c      	ldr	r2, [pc, #48]	@ (8009c28 <xTaskPriorityDisinherit+0xe0>)
 8009bf6:	6013      	str	r3, [r2, #0]
 8009bf8:	693b      	ldr	r3, [r7, #16]
 8009bfa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009bfc:	4613      	mov	r3, r2
 8009bfe:	009b      	lsls	r3, r3, #2
 8009c00:	4413      	add	r3, r2
 8009c02:	009b      	lsls	r3, r3, #2
 8009c04:	4a09      	ldr	r2, [pc, #36]	@ (8009c2c <xTaskPriorityDisinherit+0xe4>)
 8009c06:	441a      	add	r2, r3
 8009c08:	693b      	ldr	r3, [r7, #16]
 8009c0a:	3304      	adds	r3, #4
 8009c0c:	4619      	mov	r1, r3
 8009c0e:	4610      	mov	r0, r2
 8009c10:	f7fe fb91 	bl	8008336 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8009c14:	2301      	movs	r3, #1
 8009c16:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009c18:	697b      	ldr	r3, [r7, #20]
	}
 8009c1a:	4618      	mov	r0, r3
 8009c1c:	3718      	adds	r7, #24
 8009c1e:	46bd      	mov	sp, r7
 8009c20:	bd80      	pop	{r7, pc}
 8009c22:	bf00      	nop
 8009c24:	200011a4 	.word	0x200011a4
 8009c28:	20001680 	.word	0x20001680
 8009c2c:	200011a8 	.word	0x200011a8

08009c30 <prvAddCurrentTaskToDelayedList>:
	}
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b084      	sub	sp, #16
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
 8009c38:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 8009c3a:	4b21      	ldr	r3, [pc, #132]	@ (8009cc0 <prvAddCurrentTaskToDelayedList+0x90>)
 8009c3c:	681b      	ldr	r3, [r3, #0]
 8009c3e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009c40:	4b20      	ldr	r3, [pc, #128]	@ (8009cc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009c42:	681b      	ldr	r3, [r3, #0]
 8009c44:	3304      	adds	r3, #4
 8009c46:	4618      	mov	r0, r3
 8009c48:	f7fe fbd2 	bl	80083f0 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c52:	d10a      	bne.n	8009c6a <prvAddCurrentTaskToDelayedList+0x3a>
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	2b00      	cmp	r3, #0
 8009c58:	d007      	beq.n	8009c6a <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c5a:	4b1a      	ldr	r3, [pc, #104]	@ (8009cc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009c5c:	681b      	ldr	r3, [r3, #0]
 8009c5e:	3304      	adds	r3, #4
 8009c60:	4619      	mov	r1, r3
 8009c62:	4819      	ldr	r0, [pc, #100]	@ (8009cc8 <prvAddCurrentTaskToDelayedList+0x98>)
 8009c64:	f7fe fb67 	bl	8008336 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 8009c68:	e026      	b.n	8009cb8 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 8009c6a:	68fa      	ldr	r2, [r7, #12]
 8009c6c:	687b      	ldr	r3, [r7, #4]
 8009c6e:	4413      	add	r3, r2
 8009c70:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8009c72:	4b14      	ldr	r3, [pc, #80]	@ (8009cc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009c74:	681b      	ldr	r3, [r3, #0]
 8009c76:	68ba      	ldr	r2, [r7, #8]
 8009c78:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 8009c7a:	68ba      	ldr	r2, [r7, #8]
 8009c7c:	68fb      	ldr	r3, [r7, #12]
 8009c7e:	429a      	cmp	r2, r3
 8009c80:	d209      	bcs.n	8009c96 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c82:	4b12      	ldr	r3, [pc, #72]	@ (8009ccc <prvAddCurrentTaskToDelayedList+0x9c>)
 8009c84:	681a      	ldr	r2, [r3, #0]
 8009c86:	4b0f      	ldr	r3, [pc, #60]	@ (8009cc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009c88:	681b      	ldr	r3, [r3, #0]
 8009c8a:	3304      	adds	r3, #4
 8009c8c:	4619      	mov	r1, r3
 8009c8e:	4610      	mov	r0, r2
 8009c90:	f7fe fb75 	bl	800837e <vListInsert>
}
 8009c94:	e010      	b.n	8009cb8 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8009c96:	4b0e      	ldr	r3, [pc, #56]	@ (8009cd0 <prvAddCurrentTaskToDelayedList+0xa0>)
 8009c98:	681a      	ldr	r2, [r3, #0]
 8009c9a:	4b0a      	ldr	r3, [pc, #40]	@ (8009cc4 <prvAddCurrentTaskToDelayedList+0x94>)
 8009c9c:	681b      	ldr	r3, [r3, #0]
 8009c9e:	3304      	adds	r3, #4
 8009ca0:	4619      	mov	r1, r3
 8009ca2:	4610      	mov	r0, r2
 8009ca4:	f7fe fb6b 	bl	800837e <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8009ca8:	4b0a      	ldr	r3, [pc, #40]	@ (8009cd4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	68ba      	ldr	r2, [r7, #8]
 8009cae:	429a      	cmp	r2, r3
 8009cb0:	d202      	bcs.n	8009cb8 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8009cb2:	4a08      	ldr	r2, [pc, #32]	@ (8009cd4 <prvAddCurrentTaskToDelayedList+0xa4>)
 8009cb4:	68bb      	ldr	r3, [r7, #8]
 8009cb6:	6013      	str	r3, [r2, #0]
}
 8009cb8:	bf00      	nop
 8009cba:	3710      	adds	r7, #16
 8009cbc:	46bd      	mov	sp, r7
 8009cbe:	bd80      	pop	{r7, pc}
 8009cc0:	2000167c 	.word	0x2000167c
 8009cc4:	200011a4 	.word	0x200011a4
 8009cc8:	20001664 	.word	0x20001664
 8009ccc:	20001634 	.word	0x20001634
 8009cd0:	20001630 	.word	0x20001630
 8009cd4:	20001698 	.word	0x20001698

08009cd8 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8009cd8:	b580      	push	{r7, lr}
 8009cda:	b08a      	sub	sp, #40	@ 0x28
 8009cdc:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8009cde:	2300      	movs	r3, #0
 8009ce0:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8009ce2:	f000 fb21 	bl	800a328 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8009ce6:	4b1e      	ldr	r3, [pc, #120]	@ (8009d60 <xTimerCreateTimerTask+0x88>)
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d021      	beq.n	8009d32 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8009cee:	2300      	movs	r3, #0
 8009cf0:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8009cf2:	2300      	movs	r3, #0
 8009cf4:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8009cf6:	1d3a      	adds	r2, r7, #4
 8009cf8:	f107 0108 	add.w	r1, r7, #8
 8009cfc:	f107 030c 	add.w	r3, r7, #12
 8009d00:	4618      	mov	r0, r3
 8009d02:	f7fe fad1 	bl	80082a8 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8009d06:	6879      	ldr	r1, [r7, #4]
 8009d08:	68bb      	ldr	r3, [r7, #8]
 8009d0a:	68fa      	ldr	r2, [r7, #12]
 8009d0c:	9202      	str	r2, [sp, #8]
 8009d0e:	9301      	str	r3, [sp, #4]
 8009d10:	2302      	movs	r3, #2
 8009d12:	9300      	str	r3, [sp, #0]
 8009d14:	2300      	movs	r3, #0
 8009d16:	460a      	mov	r2, r1
 8009d18:	4912      	ldr	r1, [pc, #72]	@ (8009d64 <xTimerCreateTimerTask+0x8c>)
 8009d1a:	4813      	ldr	r0, [pc, #76]	@ (8009d68 <xTimerCreateTimerTask+0x90>)
 8009d1c:	f7ff f8ac 	bl	8008e78 <xTaskCreateStatic>
 8009d20:	4603      	mov	r3, r0
 8009d22:	4a12      	ldr	r2, [pc, #72]	@ (8009d6c <xTimerCreateTimerTask+0x94>)
 8009d24:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8009d26:	4b11      	ldr	r3, [pc, #68]	@ (8009d6c <xTimerCreateTimerTask+0x94>)
 8009d28:	681b      	ldr	r3, [r3, #0]
 8009d2a:	2b00      	cmp	r3, #0
 8009d2c:	d001      	beq.n	8009d32 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 8009d2e:	2301      	movs	r3, #1
 8009d30:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8009d32:	697b      	ldr	r3, [r7, #20]
 8009d34:	2b00      	cmp	r3, #0
 8009d36:	d10d      	bne.n	8009d54 <xTimerCreateTimerTask+0x7c>
	__asm volatile
 8009d38:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d3c:	b672      	cpsid	i
 8009d3e:	f383 8811 	msr	BASEPRI, r3
 8009d42:	f3bf 8f6f 	isb	sy
 8009d46:	f3bf 8f4f 	dsb	sy
 8009d4a:	b662      	cpsie	i
 8009d4c:	613b      	str	r3, [r7, #16]
}
 8009d4e:	bf00      	nop
 8009d50:	bf00      	nop
 8009d52:	e7fd      	b.n	8009d50 <xTimerCreateTimerTask+0x78>
	return xReturn;
 8009d54:	697b      	ldr	r3, [r7, #20]
}
 8009d56:	4618      	mov	r0, r3
 8009d58:	3718      	adds	r7, #24
 8009d5a:	46bd      	mov	sp, r7
 8009d5c:	bd80      	pop	{r7, pc}
 8009d5e:	bf00      	nop
 8009d60:	200016d4 	.word	0x200016d4
 8009d64:	0800af74 	.word	0x0800af74
 8009d68:	08009eb1 	.word	0x08009eb1
 8009d6c:	200016d8 	.word	0x200016d8

08009d70 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b08a      	sub	sp, #40	@ 0x28
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	60f8      	str	r0, [r7, #12]
 8009d78:	60b9      	str	r1, [r7, #8]
 8009d7a:	607a      	str	r2, [r7, #4]
 8009d7c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8009d7e:	2300      	movs	r3, #0
 8009d80:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8009d82:	68fb      	ldr	r3, [r7, #12]
 8009d84:	2b00      	cmp	r3, #0
 8009d86:	d10d      	bne.n	8009da4 <xTimerGenericCommand+0x34>
	__asm volatile
 8009d88:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d8c:	b672      	cpsid	i
 8009d8e:	f383 8811 	msr	BASEPRI, r3
 8009d92:	f3bf 8f6f 	isb	sy
 8009d96:	f3bf 8f4f 	dsb	sy
 8009d9a:	b662      	cpsie	i
 8009d9c:	623b      	str	r3, [r7, #32]
}
 8009d9e:	bf00      	nop
 8009da0:	bf00      	nop
 8009da2:	e7fd      	b.n	8009da0 <xTimerGenericCommand+0x30>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8009da4:	4b19      	ldr	r3, [pc, #100]	@ (8009e0c <xTimerGenericCommand+0x9c>)
 8009da6:	681b      	ldr	r3, [r3, #0]
 8009da8:	2b00      	cmp	r3, #0
 8009daa:	d02a      	beq.n	8009e02 <xTimerGenericCommand+0x92>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8009dac:	68bb      	ldr	r3, [r7, #8]
 8009dae:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8009db4:	68fb      	ldr	r3, [r7, #12]
 8009db6:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8009db8:	68bb      	ldr	r3, [r7, #8]
 8009dba:	2b05      	cmp	r3, #5
 8009dbc:	dc18      	bgt.n	8009df0 <xTimerGenericCommand+0x80>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8009dbe:	f7ff fea5 	bl	8009b0c <xTaskGetSchedulerState>
 8009dc2:	4603      	mov	r3, r0
 8009dc4:	2b02      	cmp	r3, #2
 8009dc6:	d109      	bne.n	8009ddc <xTimerGenericCommand+0x6c>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8009dc8:	4b10      	ldr	r3, [pc, #64]	@ (8009e0c <xTimerGenericCommand+0x9c>)
 8009dca:	6818      	ldr	r0, [r3, #0]
 8009dcc:	f107 0110 	add.w	r1, r7, #16
 8009dd0:	2300      	movs	r3, #0
 8009dd2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009dd4:	f7fe fc4c 	bl	8008670 <xQueueGenericSend>
 8009dd8:	6278      	str	r0, [r7, #36]	@ 0x24
 8009dda:	e012      	b.n	8009e02 <xTimerGenericCommand+0x92>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8009ddc:	4b0b      	ldr	r3, [pc, #44]	@ (8009e0c <xTimerGenericCommand+0x9c>)
 8009dde:	6818      	ldr	r0, [r3, #0]
 8009de0:	f107 0110 	add.w	r1, r7, #16
 8009de4:	2300      	movs	r3, #0
 8009de6:	2200      	movs	r2, #0
 8009de8:	f7fe fc42 	bl	8008670 <xQueueGenericSend>
 8009dec:	6278      	str	r0, [r7, #36]	@ 0x24
 8009dee:	e008      	b.n	8009e02 <xTimerGenericCommand+0x92>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8009df0:	4b06      	ldr	r3, [pc, #24]	@ (8009e0c <xTimerGenericCommand+0x9c>)
 8009df2:	6818      	ldr	r0, [r3, #0]
 8009df4:	f107 0110 	add.w	r1, r7, #16
 8009df8:	2300      	movs	r3, #0
 8009dfa:	683a      	ldr	r2, [r7, #0]
 8009dfc:	f7fe fd42 	bl	8008884 <xQueueGenericSendFromISR>
 8009e00:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8009e02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8009e04:	4618      	mov	r0, r3
 8009e06:	3728      	adds	r7, #40	@ 0x28
 8009e08:	46bd      	mov	sp, r7
 8009e0a:	bd80      	pop	{r7, pc}
 8009e0c:	200016d4 	.word	0x200016d4

08009e10 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8009e10:	b580      	push	{r7, lr}
 8009e12:	b088      	sub	sp, #32
 8009e14:	af02      	add	r7, sp, #8
 8009e16:	6078      	str	r0, [r7, #4]
 8009e18:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e1a:	4b24      	ldr	r3, [pc, #144]	@ (8009eac <prvProcessExpiredTimer+0x9c>)
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	68db      	ldr	r3, [r3, #12]
 8009e20:	68db      	ldr	r3, [r3, #12]
 8009e22:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8009e24:	697b      	ldr	r3, [r7, #20]
 8009e26:	3304      	adds	r3, #4
 8009e28:	4618      	mov	r0, r3
 8009e2a:	f7fe fae1 	bl	80083f0 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8009e2e:	697b      	ldr	r3, [r7, #20]
 8009e30:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009e34:	f003 0304 	and.w	r3, r3, #4
 8009e38:	2b00      	cmp	r3, #0
 8009e3a:	d025      	beq.n	8009e88 <prvProcessExpiredTimer+0x78>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8009e3c:	697b      	ldr	r3, [r7, #20]
 8009e3e:	699a      	ldr	r2, [r3, #24]
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	18d1      	adds	r1, r2, r3
 8009e44:	687b      	ldr	r3, [r7, #4]
 8009e46:	683a      	ldr	r2, [r7, #0]
 8009e48:	6978      	ldr	r0, [r7, #20]
 8009e4a:	f000 f8d7 	bl	8009ffc <prvInsertTimerInActiveList>
 8009e4e:	4603      	mov	r3, r0
 8009e50:	2b00      	cmp	r3, #0
 8009e52:	d022      	beq.n	8009e9a <prvProcessExpiredTimer+0x8a>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8009e54:	2300      	movs	r3, #0
 8009e56:	9300      	str	r3, [sp, #0]
 8009e58:	2300      	movs	r3, #0
 8009e5a:	687a      	ldr	r2, [r7, #4]
 8009e5c:	2100      	movs	r1, #0
 8009e5e:	6978      	ldr	r0, [r7, #20]
 8009e60:	f7ff ff86 	bl	8009d70 <xTimerGenericCommand>
 8009e64:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8009e66:	693b      	ldr	r3, [r7, #16]
 8009e68:	2b00      	cmp	r3, #0
 8009e6a:	d116      	bne.n	8009e9a <prvProcessExpiredTimer+0x8a>
	__asm volatile
 8009e6c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009e70:	b672      	cpsid	i
 8009e72:	f383 8811 	msr	BASEPRI, r3
 8009e76:	f3bf 8f6f 	isb	sy
 8009e7a:	f3bf 8f4f 	dsb	sy
 8009e7e:	b662      	cpsie	i
 8009e80:	60fb      	str	r3, [r7, #12]
}
 8009e82:	bf00      	nop
 8009e84:	bf00      	nop
 8009e86:	e7fd      	b.n	8009e84 <prvProcessExpiredTimer+0x74>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8009e88:	697b      	ldr	r3, [r7, #20]
 8009e8a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8009e8e:	f023 0301 	bic.w	r3, r3, #1
 8009e92:	b2da      	uxtb	r2, r3
 8009e94:	697b      	ldr	r3, [r7, #20]
 8009e96:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8009e9a:	697b      	ldr	r3, [r7, #20]
 8009e9c:	6a1b      	ldr	r3, [r3, #32]
 8009e9e:	6978      	ldr	r0, [r7, #20]
 8009ea0:	4798      	blx	r3
}
 8009ea2:	bf00      	nop
 8009ea4:	3718      	adds	r7, #24
 8009ea6:	46bd      	mov	sp, r7
 8009ea8:	bd80      	pop	{r7, pc}
 8009eaa:	bf00      	nop
 8009eac:	200016cc 	.word	0x200016cc

08009eb0 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b084      	sub	sp, #16
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009eb8:	f107 0308 	add.w	r3, r7, #8
 8009ebc:	4618      	mov	r0, r3
 8009ebe:	f000 f859 	bl	8009f74 <prvGetNextExpireTime>
 8009ec2:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8009ec4:	68bb      	ldr	r3, [r7, #8]
 8009ec6:	4619      	mov	r1, r3
 8009ec8:	68f8      	ldr	r0, [r7, #12]
 8009eca:	f000 f805 	bl	8009ed8 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8009ece:	f000 f8d7 	bl	800a080 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8009ed2:	bf00      	nop
 8009ed4:	e7f0      	b.n	8009eb8 <prvTimerTask+0x8>
	...

08009ed8 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8009ed8:	b580      	push	{r7, lr}
 8009eda:	b084      	sub	sp, #16
 8009edc:	af00      	add	r7, sp, #0
 8009ede:	6078      	str	r0, [r7, #4]
 8009ee0:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8009ee2:	f7ff fa1b 	bl	800931c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8009ee6:	f107 0308 	add.w	r3, r7, #8
 8009eea:	4618      	mov	r0, r3
 8009eec:	f000 f866 	bl	8009fbc <prvSampleTimeNow>
 8009ef0:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8009ef2:	68bb      	ldr	r3, [r7, #8]
 8009ef4:	2b00      	cmp	r3, #0
 8009ef6:	d130      	bne.n	8009f5a <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8009ef8:	683b      	ldr	r3, [r7, #0]
 8009efa:	2b00      	cmp	r3, #0
 8009efc:	d10a      	bne.n	8009f14 <prvProcessTimerOrBlockTask+0x3c>
 8009efe:	687a      	ldr	r2, [r7, #4]
 8009f00:	68fb      	ldr	r3, [r7, #12]
 8009f02:	429a      	cmp	r2, r3
 8009f04:	d806      	bhi.n	8009f14 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8009f06:	f7ff fa17 	bl	8009338 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8009f0a:	68f9      	ldr	r1, [r7, #12]
 8009f0c:	6878      	ldr	r0, [r7, #4]
 8009f0e:	f7ff ff7f 	bl	8009e10 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8009f12:	e024      	b.n	8009f5e <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8009f14:	683b      	ldr	r3, [r7, #0]
 8009f16:	2b00      	cmp	r3, #0
 8009f18:	d008      	beq.n	8009f2c <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8009f1a:	4b13      	ldr	r3, [pc, #76]	@ (8009f68 <prvProcessTimerOrBlockTask+0x90>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	681b      	ldr	r3, [r3, #0]
 8009f20:	2b00      	cmp	r3, #0
 8009f22:	d101      	bne.n	8009f28 <prvProcessTimerOrBlockTask+0x50>
 8009f24:	2301      	movs	r3, #1
 8009f26:	e000      	b.n	8009f2a <prvProcessTimerOrBlockTask+0x52>
 8009f28:	2300      	movs	r3, #0
 8009f2a:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8009f2c:	4b0f      	ldr	r3, [pc, #60]	@ (8009f6c <prvProcessTimerOrBlockTask+0x94>)
 8009f2e:	6818      	ldr	r0, [r3, #0]
 8009f30:	687a      	ldr	r2, [r7, #4]
 8009f32:	68fb      	ldr	r3, [r7, #12]
 8009f34:	1ad3      	subs	r3, r2, r3
 8009f36:	683a      	ldr	r2, [r7, #0]
 8009f38:	4619      	mov	r1, r3
 8009f3a:	f7fe ff69 	bl	8008e10 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8009f3e:	f7ff f9fb 	bl	8009338 <xTaskResumeAll>
 8009f42:	4603      	mov	r3, r0
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d10a      	bne.n	8009f5e <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8009f48:	4b09      	ldr	r3, [pc, #36]	@ (8009f70 <prvProcessTimerOrBlockTask+0x98>)
 8009f4a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009f4e:	601a      	str	r2, [r3, #0]
 8009f50:	f3bf 8f4f 	dsb	sy
 8009f54:	f3bf 8f6f 	isb	sy
}
 8009f58:	e001      	b.n	8009f5e <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8009f5a:	f7ff f9ed 	bl	8009338 <xTaskResumeAll>
}
 8009f5e:	bf00      	nop
 8009f60:	3710      	adds	r7, #16
 8009f62:	46bd      	mov	sp, r7
 8009f64:	bd80      	pop	{r7, pc}
 8009f66:	bf00      	nop
 8009f68:	200016d0 	.word	0x200016d0
 8009f6c:	200016d4 	.word	0x200016d4
 8009f70:	e000ed04 	.word	0xe000ed04

08009f74 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8009f74:	b480      	push	{r7}
 8009f76:	b085      	sub	sp, #20
 8009f78:	af00      	add	r7, sp, #0
 8009f7a:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8009f7c:	4b0e      	ldr	r3, [pc, #56]	@ (8009fb8 <prvGetNextExpireTime+0x44>)
 8009f7e:	681b      	ldr	r3, [r3, #0]
 8009f80:	681b      	ldr	r3, [r3, #0]
 8009f82:	2b00      	cmp	r3, #0
 8009f84:	d101      	bne.n	8009f8a <prvGetNextExpireTime+0x16>
 8009f86:	2201      	movs	r2, #1
 8009f88:	e000      	b.n	8009f8c <prvGetNextExpireTime+0x18>
 8009f8a:	2200      	movs	r2, #0
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	681b      	ldr	r3, [r3, #0]
 8009f94:	2b00      	cmp	r3, #0
 8009f96:	d105      	bne.n	8009fa4 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8009f98:	4b07      	ldr	r3, [pc, #28]	@ (8009fb8 <prvGetNextExpireTime+0x44>)
 8009f9a:	681b      	ldr	r3, [r3, #0]
 8009f9c:	68db      	ldr	r3, [r3, #12]
 8009f9e:	681b      	ldr	r3, [r3, #0]
 8009fa0:	60fb      	str	r3, [r7, #12]
 8009fa2:	e001      	b.n	8009fa8 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8009fa4:	2300      	movs	r3, #0
 8009fa6:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8009fa8:	68fb      	ldr	r3, [r7, #12]
}
 8009faa:	4618      	mov	r0, r3
 8009fac:	3714      	adds	r7, #20
 8009fae:	46bd      	mov	sp, r7
 8009fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb4:	4770      	bx	lr
 8009fb6:	bf00      	nop
 8009fb8:	200016cc 	.word	0x200016cc

08009fbc <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8009fbc:	b580      	push	{r7, lr}
 8009fbe:	b084      	sub	sp, #16
 8009fc0:	af00      	add	r7, sp, #0
 8009fc2:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8009fc4:	f7ff fa58 	bl	8009478 <xTaskGetTickCount>
 8009fc8:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8009fca:	4b0b      	ldr	r3, [pc, #44]	@ (8009ff8 <prvSampleTimeNow+0x3c>)
 8009fcc:	681b      	ldr	r3, [r3, #0]
 8009fce:	68fa      	ldr	r2, [r7, #12]
 8009fd0:	429a      	cmp	r2, r3
 8009fd2:	d205      	bcs.n	8009fe0 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8009fd4:	f000 f940 	bl	800a258 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	2201      	movs	r2, #1
 8009fdc:	601a      	str	r2, [r3, #0]
 8009fde:	e002      	b.n	8009fe6 <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8009fe0:	687b      	ldr	r3, [r7, #4]
 8009fe2:	2200      	movs	r2, #0
 8009fe4:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8009fe6:	4a04      	ldr	r2, [pc, #16]	@ (8009ff8 <prvSampleTimeNow+0x3c>)
 8009fe8:	68fb      	ldr	r3, [r7, #12]
 8009fea:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8009fec:	68fb      	ldr	r3, [r7, #12]
}
 8009fee:	4618      	mov	r0, r3
 8009ff0:	3710      	adds	r7, #16
 8009ff2:	46bd      	mov	sp, r7
 8009ff4:	bd80      	pop	{r7, pc}
 8009ff6:	bf00      	nop
 8009ff8:	200016dc 	.word	0x200016dc

08009ffc <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8009ffc:	b580      	push	{r7, lr}
 8009ffe:	b086      	sub	sp, #24
 800a000:	af00      	add	r7, sp, #0
 800a002:	60f8      	str	r0, [r7, #12]
 800a004:	60b9      	str	r1, [r7, #8]
 800a006:	607a      	str	r2, [r7, #4]
 800a008:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a00a:	2300      	movs	r3, #0
 800a00c:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a00e:	68fb      	ldr	r3, [r7, #12]
 800a010:	68ba      	ldr	r2, [r7, #8]
 800a012:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a014:	68fb      	ldr	r3, [r7, #12]
 800a016:	68fa      	ldr	r2, [r7, #12]
 800a018:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a01a:	68ba      	ldr	r2, [r7, #8]
 800a01c:	687b      	ldr	r3, [r7, #4]
 800a01e:	429a      	cmp	r2, r3
 800a020:	d812      	bhi.n	800a048 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a022:	687a      	ldr	r2, [r7, #4]
 800a024:	683b      	ldr	r3, [r7, #0]
 800a026:	1ad2      	subs	r2, r2, r3
 800a028:	68fb      	ldr	r3, [r7, #12]
 800a02a:	699b      	ldr	r3, [r3, #24]
 800a02c:	429a      	cmp	r2, r3
 800a02e:	d302      	bcc.n	800a036 <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a030:	2301      	movs	r3, #1
 800a032:	617b      	str	r3, [r7, #20]
 800a034:	e01b      	b.n	800a06e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a036:	4b10      	ldr	r3, [pc, #64]	@ (800a078 <prvInsertTimerInActiveList+0x7c>)
 800a038:	681a      	ldr	r2, [r3, #0]
 800a03a:	68fb      	ldr	r3, [r7, #12]
 800a03c:	3304      	adds	r3, #4
 800a03e:	4619      	mov	r1, r3
 800a040:	4610      	mov	r0, r2
 800a042:	f7fe f99c 	bl	800837e <vListInsert>
 800a046:	e012      	b.n	800a06e <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a048:	687a      	ldr	r2, [r7, #4]
 800a04a:	683b      	ldr	r3, [r7, #0]
 800a04c:	429a      	cmp	r2, r3
 800a04e:	d206      	bcs.n	800a05e <prvInsertTimerInActiveList+0x62>
 800a050:	68ba      	ldr	r2, [r7, #8]
 800a052:	683b      	ldr	r3, [r7, #0]
 800a054:	429a      	cmp	r2, r3
 800a056:	d302      	bcc.n	800a05e <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a058:	2301      	movs	r3, #1
 800a05a:	617b      	str	r3, [r7, #20]
 800a05c:	e007      	b.n	800a06e <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a05e:	4b07      	ldr	r3, [pc, #28]	@ (800a07c <prvInsertTimerInActiveList+0x80>)
 800a060:	681a      	ldr	r2, [r3, #0]
 800a062:	68fb      	ldr	r3, [r7, #12]
 800a064:	3304      	adds	r3, #4
 800a066:	4619      	mov	r1, r3
 800a068:	4610      	mov	r0, r2
 800a06a:	f7fe f988 	bl	800837e <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a06e:	697b      	ldr	r3, [r7, #20]
}
 800a070:	4618      	mov	r0, r3
 800a072:	3718      	adds	r7, #24
 800a074:	46bd      	mov	sp, r7
 800a076:	bd80      	pop	{r7, pc}
 800a078:	200016d0 	.word	0x200016d0
 800a07c:	200016cc 	.word	0x200016cc

0800a080 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a080:	b580      	push	{r7, lr}
 800a082:	b08e      	sub	sp, #56	@ 0x38
 800a084:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a086:	e0d4      	b.n	800a232 <prvProcessReceivedCommands+0x1b2>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a088:	687b      	ldr	r3, [r7, #4]
 800a08a:	2b00      	cmp	r3, #0
 800a08c:	da1b      	bge.n	800a0c6 <prvProcessReceivedCommands+0x46>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a08e:	1d3b      	adds	r3, r7, #4
 800a090:	3304      	adds	r3, #4
 800a092:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a094:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a096:	2b00      	cmp	r3, #0
 800a098:	d10d      	bne.n	800a0b6 <prvProcessReceivedCommands+0x36>
	__asm volatile
 800a09a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a09e:	b672      	cpsid	i
 800a0a0:	f383 8811 	msr	BASEPRI, r3
 800a0a4:	f3bf 8f6f 	isb	sy
 800a0a8:	f3bf 8f4f 	dsb	sy
 800a0ac:	b662      	cpsie	i
 800a0ae:	61fb      	str	r3, [r7, #28]
}
 800a0b0:	bf00      	nop
 800a0b2:	bf00      	nop
 800a0b4:	e7fd      	b.n	800a0b2 <prvProcessReceivedCommands+0x32>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a0b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a0bc:	6850      	ldr	r0, [r2, #4]
 800a0be:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a0c0:	6892      	ldr	r2, [r2, #8]
 800a0c2:	4611      	mov	r1, r2
 800a0c4:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a0c6:	687b      	ldr	r3, [r7, #4]
 800a0c8:	2b00      	cmp	r3, #0
 800a0ca:	f2c0 80b2 	blt.w	800a232 <prvProcessReceivedCommands+0x1b2>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a0ce:	68fb      	ldr	r3, [r7, #12]
 800a0d0:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a0d2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0d4:	695b      	ldr	r3, [r3, #20]
 800a0d6:	2b00      	cmp	r3, #0
 800a0d8:	d004      	beq.n	800a0e4 <prvProcessReceivedCommands+0x64>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a0da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0dc:	3304      	adds	r3, #4
 800a0de:	4618      	mov	r0, r3
 800a0e0:	f7fe f986 	bl	80083f0 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a0e4:	463b      	mov	r3, r7
 800a0e6:	4618      	mov	r0, r3
 800a0e8:	f7ff ff68 	bl	8009fbc <prvSampleTimeNow>
 800a0ec:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	2b09      	cmp	r3, #9
 800a0f2:	f200 809b 	bhi.w	800a22c <prvProcessReceivedCommands+0x1ac>
 800a0f6:	a201      	add	r2, pc, #4	@ (adr r2, 800a0fc <prvProcessReceivedCommands+0x7c>)
 800a0f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a0fc:	0800a125 	.word	0x0800a125
 800a100:	0800a125 	.word	0x0800a125
 800a104:	0800a125 	.word	0x0800a125
 800a108:	0800a19f 	.word	0x0800a19f
 800a10c:	0800a1b3 	.word	0x0800a1b3
 800a110:	0800a203 	.word	0x0800a203
 800a114:	0800a125 	.word	0x0800a125
 800a118:	0800a125 	.word	0x0800a125
 800a11c:	0800a19f 	.word	0x0800a19f
 800a120:	0800a1b3 	.word	0x0800a1b3
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a124:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a126:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a12a:	f043 0301 	orr.w	r3, r3, #1
 800a12e:	b2da      	uxtb	r2, r3
 800a130:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a132:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a136:	68ba      	ldr	r2, [r7, #8]
 800a138:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a13a:	699b      	ldr	r3, [r3, #24]
 800a13c:	18d1      	adds	r1, r2, r3
 800a13e:	68bb      	ldr	r3, [r7, #8]
 800a140:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a142:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a144:	f7ff ff5a 	bl	8009ffc <prvInsertTimerInActiveList>
 800a148:	4603      	mov	r3, r0
 800a14a:	2b00      	cmp	r3, #0
 800a14c:	d070      	beq.n	800a230 <prvProcessReceivedCommands+0x1b0>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a14e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a150:	6a1b      	ldr	r3, [r3, #32]
 800a152:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a154:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a158:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a15c:	f003 0304 	and.w	r3, r3, #4
 800a160:	2b00      	cmp	r3, #0
 800a162:	d065      	beq.n	800a230 <prvProcessReceivedCommands+0x1b0>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a164:	68ba      	ldr	r2, [r7, #8]
 800a166:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a168:	699b      	ldr	r3, [r3, #24]
 800a16a:	441a      	add	r2, r3
 800a16c:	2300      	movs	r3, #0
 800a16e:	9300      	str	r3, [sp, #0]
 800a170:	2300      	movs	r3, #0
 800a172:	2100      	movs	r1, #0
 800a174:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a176:	f7ff fdfb 	bl	8009d70 <xTimerGenericCommand>
 800a17a:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a17c:	6a3b      	ldr	r3, [r7, #32]
 800a17e:	2b00      	cmp	r3, #0
 800a180:	d156      	bne.n	800a230 <prvProcessReceivedCommands+0x1b0>
	__asm volatile
 800a182:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a186:	b672      	cpsid	i
 800a188:	f383 8811 	msr	BASEPRI, r3
 800a18c:	f3bf 8f6f 	isb	sy
 800a190:	f3bf 8f4f 	dsb	sy
 800a194:	b662      	cpsie	i
 800a196:	61bb      	str	r3, [r7, #24]
}
 800a198:	bf00      	nop
 800a19a:	bf00      	nop
 800a19c:	e7fd      	b.n	800a19a <prvProcessReceivedCommands+0x11a>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a19e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1a0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a1a4:	f023 0301 	bic.w	r3, r3, #1
 800a1a8:	b2da      	uxtb	r2, r3
 800a1aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1ac:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a1b0:	e03f      	b.n	800a232 <prvProcessReceivedCommands+0x1b2>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a1b2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1b4:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a1b8:	f043 0301 	orr.w	r3, r3, #1
 800a1bc:	b2da      	uxtb	r2, r3
 800a1be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1c0:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a1c4:	68ba      	ldr	r2, [r7, #8]
 800a1c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1c8:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a1ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1cc:	699b      	ldr	r3, [r3, #24]
 800a1ce:	2b00      	cmp	r3, #0
 800a1d0:	d10d      	bne.n	800a1ee <prvProcessReceivedCommands+0x16e>
	__asm volatile
 800a1d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a1d6:	b672      	cpsid	i
 800a1d8:	f383 8811 	msr	BASEPRI, r3
 800a1dc:	f3bf 8f6f 	isb	sy
 800a1e0:	f3bf 8f4f 	dsb	sy
 800a1e4:	b662      	cpsie	i
 800a1e6:	617b      	str	r3, [r7, #20]
}
 800a1e8:	bf00      	nop
 800a1ea:	bf00      	nop
 800a1ec:	e7fd      	b.n	800a1ea <prvProcessReceivedCommands+0x16a>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a1ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a1f0:	699a      	ldr	r2, [r3, #24]
 800a1f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1f4:	18d1      	adds	r1, r2, r3
 800a1f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1f8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a1fa:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a1fc:	f7ff fefe 	bl	8009ffc <prvInsertTimerInActiveList>
					break;
 800a200:	e017      	b.n	800a232 <prvProcessReceivedCommands+0x1b2>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a202:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a204:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a208:	f003 0302 	and.w	r3, r3, #2
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d103      	bne.n	800a218 <prvProcessReceivedCommands+0x198>
						{
							vPortFree( pxTimer );
 800a210:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a212:	f000 fbd7 	bl	800a9c4 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a216:	e00c      	b.n	800a232 <prvProcessReceivedCommands+0x1b2>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a21a:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a21e:	f023 0301 	bic.w	r3, r3, #1
 800a222:	b2da      	uxtb	r2, r3
 800a224:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a226:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a22a:	e002      	b.n	800a232 <prvProcessReceivedCommands+0x1b2>

				default	:
					/* Don't expect to get here. */
					break;
 800a22c:	bf00      	nop
 800a22e:	e000      	b.n	800a232 <prvProcessReceivedCommands+0x1b2>
					break;
 800a230:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a232:	4b08      	ldr	r3, [pc, #32]	@ (800a254 <prvProcessReceivedCommands+0x1d4>)
 800a234:	681b      	ldr	r3, [r3, #0]
 800a236:	1d39      	adds	r1, r7, #4
 800a238:	2200      	movs	r2, #0
 800a23a:	4618      	mov	r0, r3
 800a23c:	f7fe fbc6 	bl	80089cc <xQueueReceive>
 800a240:	4603      	mov	r3, r0
 800a242:	2b00      	cmp	r3, #0
 800a244:	f47f af20 	bne.w	800a088 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a248:	bf00      	nop
 800a24a:	bf00      	nop
 800a24c:	3730      	adds	r7, #48	@ 0x30
 800a24e:	46bd      	mov	sp, r7
 800a250:	bd80      	pop	{r7, pc}
 800a252:	bf00      	nop
 800a254:	200016d4 	.word	0x200016d4

0800a258 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a258:	b580      	push	{r7, lr}
 800a25a:	b088      	sub	sp, #32
 800a25c:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a25e:	e04b      	b.n	800a2f8 <prvSwitchTimerLists+0xa0>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a260:	4b2f      	ldr	r3, [pc, #188]	@ (800a320 <prvSwitchTimerLists+0xc8>)
 800a262:	681b      	ldr	r3, [r3, #0]
 800a264:	68db      	ldr	r3, [r3, #12]
 800a266:	681b      	ldr	r3, [r3, #0]
 800a268:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a26a:	4b2d      	ldr	r3, [pc, #180]	@ (800a320 <prvSwitchTimerLists+0xc8>)
 800a26c:	681b      	ldr	r3, [r3, #0]
 800a26e:	68db      	ldr	r3, [r3, #12]
 800a270:	68db      	ldr	r3, [r3, #12]
 800a272:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a274:	68fb      	ldr	r3, [r7, #12]
 800a276:	3304      	adds	r3, #4
 800a278:	4618      	mov	r0, r3
 800a27a:	f7fe f8b9 	bl	80083f0 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a27e:	68fb      	ldr	r3, [r7, #12]
 800a280:	6a1b      	ldr	r3, [r3, #32]
 800a282:	68f8      	ldr	r0, [r7, #12]
 800a284:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a286:	68fb      	ldr	r3, [r7, #12]
 800a288:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a28c:	f003 0304 	and.w	r3, r3, #4
 800a290:	2b00      	cmp	r3, #0
 800a292:	d031      	beq.n	800a2f8 <prvSwitchTimerLists+0xa0>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a294:	68fb      	ldr	r3, [r7, #12]
 800a296:	699b      	ldr	r3, [r3, #24]
 800a298:	693a      	ldr	r2, [r7, #16]
 800a29a:	4413      	add	r3, r2
 800a29c:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a29e:	68ba      	ldr	r2, [r7, #8]
 800a2a0:	693b      	ldr	r3, [r7, #16]
 800a2a2:	429a      	cmp	r2, r3
 800a2a4:	d90e      	bls.n	800a2c4 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a2a6:	68fb      	ldr	r3, [r7, #12]
 800a2a8:	68ba      	ldr	r2, [r7, #8]
 800a2aa:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a2ac:	68fb      	ldr	r3, [r7, #12]
 800a2ae:	68fa      	ldr	r2, [r7, #12]
 800a2b0:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a2b2:	4b1b      	ldr	r3, [pc, #108]	@ (800a320 <prvSwitchTimerLists+0xc8>)
 800a2b4:	681a      	ldr	r2, [r3, #0]
 800a2b6:	68fb      	ldr	r3, [r7, #12]
 800a2b8:	3304      	adds	r3, #4
 800a2ba:	4619      	mov	r1, r3
 800a2bc:	4610      	mov	r0, r2
 800a2be:	f7fe f85e 	bl	800837e <vListInsert>
 800a2c2:	e019      	b.n	800a2f8 <prvSwitchTimerLists+0xa0>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a2c4:	2300      	movs	r3, #0
 800a2c6:	9300      	str	r3, [sp, #0]
 800a2c8:	2300      	movs	r3, #0
 800a2ca:	693a      	ldr	r2, [r7, #16]
 800a2cc:	2100      	movs	r1, #0
 800a2ce:	68f8      	ldr	r0, [r7, #12]
 800a2d0:	f7ff fd4e 	bl	8009d70 <xTimerGenericCommand>
 800a2d4:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a2d6:	687b      	ldr	r3, [r7, #4]
 800a2d8:	2b00      	cmp	r3, #0
 800a2da:	d10d      	bne.n	800a2f8 <prvSwitchTimerLists+0xa0>
	__asm volatile
 800a2dc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2e0:	b672      	cpsid	i
 800a2e2:	f383 8811 	msr	BASEPRI, r3
 800a2e6:	f3bf 8f6f 	isb	sy
 800a2ea:	f3bf 8f4f 	dsb	sy
 800a2ee:	b662      	cpsie	i
 800a2f0:	603b      	str	r3, [r7, #0]
}
 800a2f2:	bf00      	nop
 800a2f4:	bf00      	nop
 800a2f6:	e7fd      	b.n	800a2f4 <prvSwitchTimerLists+0x9c>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a2f8:	4b09      	ldr	r3, [pc, #36]	@ (800a320 <prvSwitchTimerLists+0xc8>)
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	681b      	ldr	r3, [r3, #0]
 800a2fe:	2b00      	cmp	r3, #0
 800a300:	d1ae      	bne.n	800a260 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a302:	4b07      	ldr	r3, [pc, #28]	@ (800a320 <prvSwitchTimerLists+0xc8>)
 800a304:	681b      	ldr	r3, [r3, #0]
 800a306:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a308:	4b06      	ldr	r3, [pc, #24]	@ (800a324 <prvSwitchTimerLists+0xcc>)
 800a30a:	681b      	ldr	r3, [r3, #0]
 800a30c:	4a04      	ldr	r2, [pc, #16]	@ (800a320 <prvSwitchTimerLists+0xc8>)
 800a30e:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a310:	4a04      	ldr	r2, [pc, #16]	@ (800a324 <prvSwitchTimerLists+0xcc>)
 800a312:	697b      	ldr	r3, [r7, #20]
 800a314:	6013      	str	r3, [r2, #0]
}
 800a316:	bf00      	nop
 800a318:	3718      	adds	r7, #24
 800a31a:	46bd      	mov	sp, r7
 800a31c:	bd80      	pop	{r7, pc}
 800a31e:	bf00      	nop
 800a320:	200016cc 	.word	0x200016cc
 800a324:	200016d0 	.word	0x200016d0

0800a328 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a328:	b580      	push	{r7, lr}
 800a32a:	b082      	sub	sp, #8
 800a32c:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a32e:	f000 f94d 	bl	800a5cc <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a332:	4b15      	ldr	r3, [pc, #84]	@ (800a388 <prvCheckForValidListAndQueue+0x60>)
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	2b00      	cmp	r3, #0
 800a338:	d120      	bne.n	800a37c <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a33a:	4814      	ldr	r0, [pc, #80]	@ (800a38c <prvCheckForValidListAndQueue+0x64>)
 800a33c:	f7fd ffce 	bl	80082dc <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a340:	4813      	ldr	r0, [pc, #76]	@ (800a390 <prvCheckForValidListAndQueue+0x68>)
 800a342:	f7fd ffcb 	bl	80082dc <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a346:	4b13      	ldr	r3, [pc, #76]	@ (800a394 <prvCheckForValidListAndQueue+0x6c>)
 800a348:	4a10      	ldr	r2, [pc, #64]	@ (800a38c <prvCheckForValidListAndQueue+0x64>)
 800a34a:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a34c:	4b12      	ldr	r3, [pc, #72]	@ (800a398 <prvCheckForValidListAndQueue+0x70>)
 800a34e:	4a10      	ldr	r2, [pc, #64]	@ (800a390 <prvCheckForValidListAndQueue+0x68>)
 800a350:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a352:	2300      	movs	r3, #0
 800a354:	9300      	str	r3, [sp, #0]
 800a356:	4b11      	ldr	r3, [pc, #68]	@ (800a39c <prvCheckForValidListAndQueue+0x74>)
 800a358:	4a11      	ldr	r2, [pc, #68]	@ (800a3a0 <prvCheckForValidListAndQueue+0x78>)
 800a35a:	2110      	movs	r1, #16
 800a35c:	200a      	movs	r0, #10
 800a35e:	f7fe f8dd 	bl	800851c <xQueueGenericCreateStatic>
 800a362:	4603      	mov	r3, r0
 800a364:	4a08      	ldr	r2, [pc, #32]	@ (800a388 <prvCheckForValidListAndQueue+0x60>)
 800a366:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a368:	4b07      	ldr	r3, [pc, #28]	@ (800a388 <prvCheckForValidListAndQueue+0x60>)
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	2b00      	cmp	r3, #0
 800a36e:	d005      	beq.n	800a37c <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a370:	4b05      	ldr	r3, [pc, #20]	@ (800a388 <prvCheckForValidListAndQueue+0x60>)
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	490b      	ldr	r1, [pc, #44]	@ (800a3a4 <prvCheckForValidListAndQueue+0x7c>)
 800a376:	4618      	mov	r0, r3
 800a378:	f7fe fd20 	bl	8008dbc <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a37c:	f000 f95c 	bl	800a638 <vPortExitCritical>
}
 800a380:	bf00      	nop
 800a382:	46bd      	mov	sp, r7
 800a384:	bd80      	pop	{r7, pc}
 800a386:	bf00      	nop
 800a388:	200016d4 	.word	0x200016d4
 800a38c:	200016a4 	.word	0x200016a4
 800a390:	200016b8 	.word	0x200016b8
 800a394:	200016cc 	.word	0x200016cc
 800a398:	200016d0 	.word	0x200016d0
 800a39c:	20001780 	.word	0x20001780
 800a3a0:	200016e0 	.word	0x200016e0
 800a3a4:	0800af7c 	.word	0x0800af7c

0800a3a8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a3a8:	b480      	push	{r7}
 800a3aa:	b085      	sub	sp, #20
 800a3ac:	af00      	add	r7, sp, #0
 800a3ae:	60f8      	str	r0, [r7, #12]
 800a3b0:	60b9      	str	r1, [r7, #8]
 800a3b2:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	3b04      	subs	r3, #4
 800a3b8:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a3ba:	68fb      	ldr	r3, [r7, #12]
 800a3bc:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a3c0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a3c2:	68fb      	ldr	r3, [r7, #12]
 800a3c4:	3b04      	subs	r3, #4
 800a3c6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a3c8:	68bb      	ldr	r3, [r7, #8]
 800a3ca:	f023 0201 	bic.w	r2, r3, #1
 800a3ce:	68fb      	ldr	r3, [r7, #12]
 800a3d0:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a3d2:	68fb      	ldr	r3, [r7, #12]
 800a3d4:	3b04      	subs	r3, #4
 800a3d6:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a3d8:	4a0c      	ldr	r2, [pc, #48]	@ (800a40c <pxPortInitialiseStack+0x64>)
 800a3da:	68fb      	ldr	r3, [r7, #12]
 800a3dc:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	3b14      	subs	r3, #20
 800a3e2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a3e4:	687a      	ldr	r2, [r7, #4]
 800a3e6:	68fb      	ldr	r3, [r7, #12]
 800a3e8:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	3b04      	subs	r3, #4
 800a3ee:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	f06f 0202 	mvn.w	r2, #2
 800a3f6:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a3f8:	68fb      	ldr	r3, [r7, #12]
 800a3fa:	3b20      	subs	r3, #32
 800a3fc:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a3fe:	68fb      	ldr	r3, [r7, #12]
}
 800a400:	4618      	mov	r0, r3
 800a402:	3714      	adds	r7, #20
 800a404:	46bd      	mov	sp, r7
 800a406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a40a:	4770      	bx	lr
 800a40c:	0800a411 	.word	0x0800a411

0800a410 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a410:	b480      	push	{r7}
 800a412:	b085      	sub	sp, #20
 800a414:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a416:	2300      	movs	r3, #0
 800a418:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a41a:	4b15      	ldr	r3, [pc, #84]	@ (800a470 <prvTaskExitError+0x60>)
 800a41c:	681b      	ldr	r3, [r3, #0]
 800a41e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a422:	d00d      	beq.n	800a440 <prvTaskExitError+0x30>
	__asm volatile
 800a424:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a428:	b672      	cpsid	i
 800a42a:	f383 8811 	msr	BASEPRI, r3
 800a42e:	f3bf 8f6f 	isb	sy
 800a432:	f3bf 8f4f 	dsb	sy
 800a436:	b662      	cpsie	i
 800a438:	60fb      	str	r3, [r7, #12]
}
 800a43a:	bf00      	nop
 800a43c:	bf00      	nop
 800a43e:	e7fd      	b.n	800a43c <prvTaskExitError+0x2c>
	__asm volatile
 800a440:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a444:	b672      	cpsid	i
 800a446:	f383 8811 	msr	BASEPRI, r3
 800a44a:	f3bf 8f6f 	isb	sy
 800a44e:	f3bf 8f4f 	dsb	sy
 800a452:	b662      	cpsie	i
 800a454:	60bb      	str	r3, [r7, #8]
}
 800a456:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a458:	bf00      	nop
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	2b00      	cmp	r3, #0
 800a45e:	d0fc      	beq.n	800a45a <prvTaskExitError+0x4a>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a460:	bf00      	nop
 800a462:	bf00      	nop
 800a464:	3714      	adds	r7, #20
 800a466:	46bd      	mov	sp, r7
 800a468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a46c:	4770      	bx	lr
 800a46e:	bf00      	nop
 800a470:	2000000c 	.word	0x2000000c
	...

0800a480 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a480:	4b07      	ldr	r3, [pc, #28]	@ (800a4a0 <pxCurrentTCBConst2>)
 800a482:	6819      	ldr	r1, [r3, #0]
 800a484:	6808      	ldr	r0, [r1, #0]
 800a486:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a48a:	f380 8809 	msr	PSP, r0
 800a48e:	f3bf 8f6f 	isb	sy
 800a492:	f04f 0000 	mov.w	r0, #0
 800a496:	f380 8811 	msr	BASEPRI, r0
 800a49a:	4770      	bx	lr
 800a49c:	f3af 8000 	nop.w

0800a4a0 <pxCurrentTCBConst2>:
 800a4a0:	200011a4 	.word	0x200011a4
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a4a4:	bf00      	nop
 800a4a6:	bf00      	nop

0800a4a8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a4a8:	4808      	ldr	r0, [pc, #32]	@ (800a4cc <prvPortStartFirstTask+0x24>)
 800a4aa:	6800      	ldr	r0, [r0, #0]
 800a4ac:	6800      	ldr	r0, [r0, #0]
 800a4ae:	f380 8808 	msr	MSP, r0
 800a4b2:	f04f 0000 	mov.w	r0, #0
 800a4b6:	f380 8814 	msr	CONTROL, r0
 800a4ba:	b662      	cpsie	i
 800a4bc:	b661      	cpsie	f
 800a4be:	f3bf 8f4f 	dsb	sy
 800a4c2:	f3bf 8f6f 	isb	sy
 800a4c6:	df00      	svc	0
 800a4c8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a4ca:	bf00      	nop
 800a4cc:	e000ed08 	.word	0xe000ed08

0800a4d0 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a4d0:	b580      	push	{r7, lr}
 800a4d2:	b084      	sub	sp, #16
 800a4d4:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a4d6:	4b37      	ldr	r3, [pc, #220]	@ (800a5b4 <xPortStartScheduler+0xe4>)
 800a4d8:	60fb      	str	r3, [r7, #12]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a4da:	68fb      	ldr	r3, [r7, #12]
 800a4dc:	781b      	ldrb	r3, [r3, #0]
 800a4de:	b2db      	uxtb	r3, r3
 800a4e0:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a4e2:	68fb      	ldr	r3, [r7, #12]
 800a4e4:	22ff      	movs	r2, #255	@ 0xff
 800a4e6:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	781b      	ldrb	r3, [r3, #0]
 800a4ec:	b2db      	uxtb	r3, r3
 800a4ee:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a4f0:	78fb      	ldrb	r3, [r7, #3]
 800a4f2:	b2db      	uxtb	r3, r3
 800a4f4:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a4f8:	b2da      	uxtb	r2, r3
 800a4fa:	4b2f      	ldr	r3, [pc, #188]	@ (800a5b8 <xPortStartScheduler+0xe8>)
 800a4fc:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a4fe:	4b2f      	ldr	r3, [pc, #188]	@ (800a5bc <xPortStartScheduler+0xec>)
 800a500:	2207      	movs	r2, #7
 800a502:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a504:	e009      	b.n	800a51a <xPortStartScheduler+0x4a>
		{
			ulMaxPRIGROUPValue--;
 800a506:	4b2d      	ldr	r3, [pc, #180]	@ (800a5bc <xPortStartScheduler+0xec>)
 800a508:	681b      	ldr	r3, [r3, #0]
 800a50a:	3b01      	subs	r3, #1
 800a50c:	4a2b      	ldr	r2, [pc, #172]	@ (800a5bc <xPortStartScheduler+0xec>)
 800a50e:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a510:	78fb      	ldrb	r3, [r7, #3]
 800a512:	b2db      	uxtb	r3, r3
 800a514:	005b      	lsls	r3, r3, #1
 800a516:	b2db      	uxtb	r3, r3
 800a518:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a51a:	78fb      	ldrb	r3, [r7, #3]
 800a51c:	b2db      	uxtb	r3, r3
 800a51e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a522:	2b80      	cmp	r3, #128	@ 0x80
 800a524:	d0ef      	beq.n	800a506 <xPortStartScheduler+0x36>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a526:	4b25      	ldr	r3, [pc, #148]	@ (800a5bc <xPortStartScheduler+0xec>)
 800a528:	681b      	ldr	r3, [r3, #0]
 800a52a:	f1c3 0307 	rsb	r3, r3, #7
 800a52e:	2b04      	cmp	r3, #4
 800a530:	d00d      	beq.n	800a54e <xPortStartScheduler+0x7e>
	__asm volatile
 800a532:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a536:	b672      	cpsid	i
 800a538:	f383 8811 	msr	BASEPRI, r3
 800a53c:	f3bf 8f6f 	isb	sy
 800a540:	f3bf 8f4f 	dsb	sy
 800a544:	b662      	cpsie	i
 800a546:	60bb      	str	r3, [r7, #8]
}
 800a548:	bf00      	nop
 800a54a:	bf00      	nop
 800a54c:	e7fd      	b.n	800a54a <xPortStartScheduler+0x7a>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a54e:	4b1b      	ldr	r3, [pc, #108]	@ (800a5bc <xPortStartScheduler+0xec>)
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	021b      	lsls	r3, r3, #8
 800a554:	4a19      	ldr	r2, [pc, #100]	@ (800a5bc <xPortStartScheduler+0xec>)
 800a556:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a558:	4b18      	ldr	r3, [pc, #96]	@ (800a5bc <xPortStartScheduler+0xec>)
 800a55a:	681b      	ldr	r3, [r3, #0]
 800a55c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a560:	4a16      	ldr	r2, [pc, #88]	@ (800a5bc <xPortStartScheduler+0xec>)
 800a562:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	b2da      	uxtb	r2, r3
 800a568:	68fb      	ldr	r3, [r7, #12]
 800a56a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a56c:	4b14      	ldr	r3, [pc, #80]	@ (800a5c0 <xPortStartScheduler+0xf0>)
 800a56e:	681b      	ldr	r3, [r3, #0]
 800a570:	4a13      	ldr	r2, [pc, #76]	@ (800a5c0 <xPortStartScheduler+0xf0>)
 800a572:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a576:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a578:	4b11      	ldr	r3, [pc, #68]	@ (800a5c0 <xPortStartScheduler+0xf0>)
 800a57a:	681b      	ldr	r3, [r3, #0]
 800a57c:	4a10      	ldr	r2, [pc, #64]	@ (800a5c0 <xPortStartScheduler+0xf0>)
 800a57e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a582:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a584:	f000 f8dc 	bl	800a740 <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a588:	4b0e      	ldr	r3, [pc, #56]	@ (800a5c4 <xPortStartScheduler+0xf4>)
 800a58a:	2200      	movs	r2, #0
 800a58c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a58e:	f000 f8fb 	bl	800a788 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a592:	4b0d      	ldr	r3, [pc, #52]	@ (800a5c8 <xPortStartScheduler+0xf8>)
 800a594:	681b      	ldr	r3, [r3, #0]
 800a596:	4a0c      	ldr	r2, [pc, #48]	@ (800a5c8 <xPortStartScheduler+0xf8>)
 800a598:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a59c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a59e:	f7ff ff83 	bl	800a4a8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a5a2:	f7ff f835 	bl	8009610 <vTaskSwitchContext>
	prvTaskExitError();
 800a5a6:	f7ff ff33 	bl	800a410 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a5aa:	2300      	movs	r3, #0
}
 800a5ac:	4618      	mov	r0, r3
 800a5ae:	3710      	adds	r7, #16
 800a5b0:	46bd      	mov	sp, r7
 800a5b2:	bd80      	pop	{r7, pc}
 800a5b4:	e000e400 	.word	0xe000e400
 800a5b8:	200017d0 	.word	0x200017d0
 800a5bc:	200017d4 	.word	0x200017d4
 800a5c0:	e000ed20 	.word	0xe000ed20
 800a5c4:	2000000c 	.word	0x2000000c
 800a5c8:	e000ef34 	.word	0xe000ef34

0800a5cc <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a5cc:	b480      	push	{r7}
 800a5ce:	b083      	sub	sp, #12
 800a5d0:	af00      	add	r7, sp, #0
	__asm volatile
 800a5d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5d6:	b672      	cpsid	i
 800a5d8:	f383 8811 	msr	BASEPRI, r3
 800a5dc:	f3bf 8f6f 	isb	sy
 800a5e0:	f3bf 8f4f 	dsb	sy
 800a5e4:	b662      	cpsie	i
 800a5e6:	607b      	str	r3, [r7, #4]
}
 800a5e8:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a5ea:	4b11      	ldr	r3, [pc, #68]	@ (800a630 <vPortEnterCritical+0x64>)
 800a5ec:	681b      	ldr	r3, [r3, #0]
 800a5ee:	3301      	adds	r3, #1
 800a5f0:	4a0f      	ldr	r2, [pc, #60]	@ (800a630 <vPortEnterCritical+0x64>)
 800a5f2:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a5f4:	4b0e      	ldr	r3, [pc, #56]	@ (800a630 <vPortEnterCritical+0x64>)
 800a5f6:	681b      	ldr	r3, [r3, #0]
 800a5f8:	2b01      	cmp	r3, #1
 800a5fa:	d112      	bne.n	800a622 <vPortEnterCritical+0x56>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a5fc:	4b0d      	ldr	r3, [pc, #52]	@ (800a634 <vPortEnterCritical+0x68>)
 800a5fe:	681b      	ldr	r3, [r3, #0]
 800a600:	b2db      	uxtb	r3, r3
 800a602:	2b00      	cmp	r3, #0
 800a604:	d00d      	beq.n	800a622 <vPortEnterCritical+0x56>
	__asm volatile
 800a606:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a60a:	b672      	cpsid	i
 800a60c:	f383 8811 	msr	BASEPRI, r3
 800a610:	f3bf 8f6f 	isb	sy
 800a614:	f3bf 8f4f 	dsb	sy
 800a618:	b662      	cpsie	i
 800a61a:	603b      	str	r3, [r7, #0]
}
 800a61c:	bf00      	nop
 800a61e:	bf00      	nop
 800a620:	e7fd      	b.n	800a61e <vPortEnterCritical+0x52>
	}
}
 800a622:	bf00      	nop
 800a624:	370c      	adds	r7, #12
 800a626:	46bd      	mov	sp, r7
 800a628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a62c:	4770      	bx	lr
 800a62e:	bf00      	nop
 800a630:	2000000c 	.word	0x2000000c
 800a634:	e000ed04 	.word	0xe000ed04

0800a638 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a638:	b480      	push	{r7}
 800a63a:	b083      	sub	sp, #12
 800a63c:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a63e:	4b13      	ldr	r3, [pc, #76]	@ (800a68c <vPortExitCritical+0x54>)
 800a640:	681b      	ldr	r3, [r3, #0]
 800a642:	2b00      	cmp	r3, #0
 800a644:	d10d      	bne.n	800a662 <vPortExitCritical+0x2a>
	__asm volatile
 800a646:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a64a:	b672      	cpsid	i
 800a64c:	f383 8811 	msr	BASEPRI, r3
 800a650:	f3bf 8f6f 	isb	sy
 800a654:	f3bf 8f4f 	dsb	sy
 800a658:	b662      	cpsie	i
 800a65a:	607b      	str	r3, [r7, #4]
}
 800a65c:	bf00      	nop
 800a65e:	bf00      	nop
 800a660:	e7fd      	b.n	800a65e <vPortExitCritical+0x26>
	uxCriticalNesting--;
 800a662:	4b0a      	ldr	r3, [pc, #40]	@ (800a68c <vPortExitCritical+0x54>)
 800a664:	681b      	ldr	r3, [r3, #0]
 800a666:	3b01      	subs	r3, #1
 800a668:	4a08      	ldr	r2, [pc, #32]	@ (800a68c <vPortExitCritical+0x54>)
 800a66a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a66c:	4b07      	ldr	r3, [pc, #28]	@ (800a68c <vPortExitCritical+0x54>)
 800a66e:	681b      	ldr	r3, [r3, #0]
 800a670:	2b00      	cmp	r3, #0
 800a672:	d105      	bne.n	800a680 <vPortExitCritical+0x48>
 800a674:	2300      	movs	r3, #0
 800a676:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a678:	683b      	ldr	r3, [r7, #0]
 800a67a:	f383 8811 	msr	BASEPRI, r3
}
 800a67e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a680:	bf00      	nop
 800a682:	370c      	adds	r7, #12
 800a684:	46bd      	mov	sp, r7
 800a686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a68a:	4770      	bx	lr
 800a68c:	2000000c 	.word	0x2000000c

0800a690 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a690:	f3ef 8009 	mrs	r0, PSP
 800a694:	f3bf 8f6f 	isb	sy
 800a698:	4b15      	ldr	r3, [pc, #84]	@ (800a6f0 <pxCurrentTCBConst>)
 800a69a:	681a      	ldr	r2, [r3, #0]
 800a69c:	f01e 0f10 	tst.w	lr, #16
 800a6a0:	bf08      	it	eq
 800a6a2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a6a6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6aa:	6010      	str	r0, [r2, #0]
 800a6ac:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a6b0:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a6b4:	b672      	cpsid	i
 800a6b6:	f380 8811 	msr	BASEPRI, r0
 800a6ba:	f3bf 8f4f 	dsb	sy
 800a6be:	f3bf 8f6f 	isb	sy
 800a6c2:	b662      	cpsie	i
 800a6c4:	f7fe ffa4 	bl	8009610 <vTaskSwitchContext>
 800a6c8:	f04f 0000 	mov.w	r0, #0
 800a6cc:	f380 8811 	msr	BASEPRI, r0
 800a6d0:	bc09      	pop	{r0, r3}
 800a6d2:	6819      	ldr	r1, [r3, #0]
 800a6d4:	6808      	ldr	r0, [r1, #0]
 800a6d6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a6da:	f01e 0f10 	tst.w	lr, #16
 800a6de:	bf08      	it	eq
 800a6e0:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a6e4:	f380 8809 	msr	PSP, r0
 800a6e8:	f3bf 8f6f 	isb	sy
 800a6ec:	4770      	bx	lr
 800a6ee:	bf00      	nop

0800a6f0 <pxCurrentTCBConst>:
 800a6f0:	200011a4 	.word	0x200011a4
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a6f4:	bf00      	nop
 800a6f6:	bf00      	nop

0800a6f8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a6f8:	b580      	push	{r7, lr}
 800a6fa:	b082      	sub	sp, #8
 800a6fc:	af00      	add	r7, sp, #0
	__asm volatile
 800a6fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a702:	b672      	cpsid	i
 800a704:	f383 8811 	msr	BASEPRI, r3
 800a708:	f3bf 8f6f 	isb	sy
 800a70c:	f3bf 8f4f 	dsb	sy
 800a710:	b662      	cpsie	i
 800a712:	607b      	str	r3, [r7, #4]
}
 800a714:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a716:	f7fe febf 	bl	8009498 <xTaskIncrementTick>
 800a71a:	4603      	mov	r3, r0
 800a71c:	2b00      	cmp	r3, #0
 800a71e:	d003      	beq.n	800a728 <xPortSysTickHandler+0x30>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a720:	4b06      	ldr	r3, [pc, #24]	@ (800a73c <xPortSysTickHandler+0x44>)
 800a722:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a726:	601a      	str	r2, [r3, #0]
 800a728:	2300      	movs	r3, #0
 800a72a:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a72c:	683b      	ldr	r3, [r7, #0]
 800a72e:	f383 8811 	msr	BASEPRI, r3
}
 800a732:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a734:	bf00      	nop
 800a736:	3708      	adds	r7, #8
 800a738:	46bd      	mov	sp, r7
 800a73a:	bd80      	pop	{r7, pc}
 800a73c:	e000ed04 	.word	0xe000ed04

0800a740 <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a740:	b480      	push	{r7}
 800a742:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a744:	4b0b      	ldr	r3, [pc, #44]	@ (800a774 <vPortSetupTimerInterrupt+0x34>)
 800a746:	2200      	movs	r2, #0
 800a748:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a74a:	4b0b      	ldr	r3, [pc, #44]	@ (800a778 <vPortSetupTimerInterrupt+0x38>)
 800a74c:	2200      	movs	r2, #0
 800a74e:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a750:	4b0a      	ldr	r3, [pc, #40]	@ (800a77c <vPortSetupTimerInterrupt+0x3c>)
 800a752:	681b      	ldr	r3, [r3, #0]
 800a754:	4a0a      	ldr	r2, [pc, #40]	@ (800a780 <vPortSetupTimerInterrupt+0x40>)
 800a756:	fba2 2303 	umull	r2, r3, r2, r3
 800a75a:	099b      	lsrs	r3, r3, #6
 800a75c:	4a09      	ldr	r2, [pc, #36]	@ (800a784 <vPortSetupTimerInterrupt+0x44>)
 800a75e:	3b01      	subs	r3, #1
 800a760:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a762:	4b04      	ldr	r3, [pc, #16]	@ (800a774 <vPortSetupTimerInterrupt+0x34>)
 800a764:	2207      	movs	r2, #7
 800a766:	601a      	str	r2, [r3, #0]
}
 800a768:	bf00      	nop
 800a76a:	46bd      	mov	sp, r7
 800a76c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a770:	4770      	bx	lr
 800a772:	bf00      	nop
 800a774:	e000e010 	.word	0xe000e010
 800a778:	e000e018 	.word	0xe000e018
 800a77c:	20000000 	.word	0x20000000
 800a780:	10624dd3 	.word	0x10624dd3
 800a784:	e000e014 	.word	0xe000e014

0800a788 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a788:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a798 <vPortEnableVFP+0x10>
 800a78c:	6801      	ldr	r1, [r0, #0]
 800a78e:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a792:	6001      	str	r1, [r0, #0]
 800a794:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a796:	bf00      	nop
 800a798:	e000ed88 	.word	0xe000ed88

0800a79c <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a79c:	b480      	push	{r7}
 800a79e:	b085      	sub	sp, #20
 800a7a0:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a7a2:	f3ef 8305 	mrs	r3, IPSR
 800a7a6:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a7a8:	68fb      	ldr	r3, [r7, #12]
 800a7aa:	2b0f      	cmp	r3, #15
 800a7ac:	d917      	bls.n	800a7de <vPortValidateInterruptPriority+0x42>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a7ae:	4a1a      	ldr	r2, [pc, #104]	@ (800a818 <vPortValidateInterruptPriority+0x7c>)
 800a7b0:	68fb      	ldr	r3, [r7, #12]
 800a7b2:	4413      	add	r3, r2
 800a7b4:	781b      	ldrb	r3, [r3, #0]
 800a7b6:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a7b8:	4b18      	ldr	r3, [pc, #96]	@ (800a81c <vPortValidateInterruptPriority+0x80>)
 800a7ba:	781b      	ldrb	r3, [r3, #0]
 800a7bc:	7afa      	ldrb	r2, [r7, #11]
 800a7be:	429a      	cmp	r2, r3
 800a7c0:	d20d      	bcs.n	800a7de <vPortValidateInterruptPriority+0x42>
	__asm volatile
 800a7c2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7c6:	b672      	cpsid	i
 800a7c8:	f383 8811 	msr	BASEPRI, r3
 800a7cc:	f3bf 8f6f 	isb	sy
 800a7d0:	f3bf 8f4f 	dsb	sy
 800a7d4:	b662      	cpsie	i
 800a7d6:	607b      	str	r3, [r7, #4]
}
 800a7d8:	bf00      	nop
 800a7da:	bf00      	nop
 800a7dc:	e7fd      	b.n	800a7da <vPortValidateInterruptPriority+0x3e>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a7de:	4b10      	ldr	r3, [pc, #64]	@ (800a820 <vPortValidateInterruptPriority+0x84>)
 800a7e0:	681b      	ldr	r3, [r3, #0]
 800a7e2:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a7e6:	4b0f      	ldr	r3, [pc, #60]	@ (800a824 <vPortValidateInterruptPriority+0x88>)
 800a7e8:	681b      	ldr	r3, [r3, #0]
 800a7ea:	429a      	cmp	r2, r3
 800a7ec:	d90d      	bls.n	800a80a <vPortValidateInterruptPriority+0x6e>
	__asm volatile
 800a7ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7f2:	b672      	cpsid	i
 800a7f4:	f383 8811 	msr	BASEPRI, r3
 800a7f8:	f3bf 8f6f 	isb	sy
 800a7fc:	f3bf 8f4f 	dsb	sy
 800a800:	b662      	cpsie	i
 800a802:	603b      	str	r3, [r7, #0]
}
 800a804:	bf00      	nop
 800a806:	bf00      	nop
 800a808:	e7fd      	b.n	800a806 <vPortValidateInterruptPriority+0x6a>
	}
 800a80a:	bf00      	nop
 800a80c:	3714      	adds	r7, #20
 800a80e:	46bd      	mov	sp, r7
 800a810:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a814:	4770      	bx	lr
 800a816:	bf00      	nop
 800a818:	e000e3f0 	.word	0xe000e3f0
 800a81c:	200017d0 	.word	0x200017d0
 800a820:	e000ed0c 	.word	0xe000ed0c
 800a824:	200017d4 	.word	0x200017d4

0800a828 <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a828:	b580      	push	{r7, lr}
 800a82a:	b08a      	sub	sp, #40	@ 0x28
 800a82c:	af00      	add	r7, sp, #0
 800a82e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a830:	2300      	movs	r3, #0
 800a832:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a834:	f7fe fd72 	bl	800931c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a838:	4b5d      	ldr	r3, [pc, #372]	@ (800a9b0 <pvPortMalloc+0x188>)
 800a83a:	681b      	ldr	r3, [r3, #0]
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d101      	bne.n	800a844 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a840:	f000 f920 	bl	800aa84 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a844:	4b5b      	ldr	r3, [pc, #364]	@ (800a9b4 <pvPortMalloc+0x18c>)
 800a846:	681a      	ldr	r2, [r3, #0]
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	4013      	ands	r3, r2
 800a84c:	2b00      	cmp	r3, #0
 800a84e:	f040 8094 	bne.w	800a97a <pvPortMalloc+0x152>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a852:	687b      	ldr	r3, [r7, #4]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d020      	beq.n	800a89a <pvPortMalloc+0x72>
			{
				xWantedSize += xHeapStructSize;
 800a858:	2208      	movs	r2, #8
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	4413      	add	r3, r2
 800a85e:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	f003 0307 	and.w	r3, r3, #7
 800a866:	2b00      	cmp	r3, #0
 800a868:	d017      	beq.n	800a89a <pvPortMalloc+0x72>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a86a:	687b      	ldr	r3, [r7, #4]
 800a86c:	f023 0307 	bic.w	r3, r3, #7
 800a870:	3308      	adds	r3, #8
 800a872:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a874:	687b      	ldr	r3, [r7, #4]
 800a876:	f003 0307 	and.w	r3, r3, #7
 800a87a:	2b00      	cmp	r3, #0
 800a87c:	d00d      	beq.n	800a89a <pvPortMalloc+0x72>
	__asm volatile
 800a87e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a882:	b672      	cpsid	i
 800a884:	f383 8811 	msr	BASEPRI, r3
 800a888:	f3bf 8f6f 	isb	sy
 800a88c:	f3bf 8f4f 	dsb	sy
 800a890:	b662      	cpsie	i
 800a892:	617b      	str	r3, [r7, #20]
}
 800a894:	bf00      	nop
 800a896:	bf00      	nop
 800a898:	e7fd      	b.n	800a896 <pvPortMalloc+0x6e>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a89a:	687b      	ldr	r3, [r7, #4]
 800a89c:	2b00      	cmp	r3, #0
 800a89e:	d06c      	beq.n	800a97a <pvPortMalloc+0x152>
 800a8a0:	4b45      	ldr	r3, [pc, #276]	@ (800a9b8 <pvPortMalloc+0x190>)
 800a8a2:	681b      	ldr	r3, [r3, #0]
 800a8a4:	687a      	ldr	r2, [r7, #4]
 800a8a6:	429a      	cmp	r2, r3
 800a8a8:	d867      	bhi.n	800a97a <pvPortMalloc+0x152>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a8aa:	4b44      	ldr	r3, [pc, #272]	@ (800a9bc <pvPortMalloc+0x194>)
 800a8ac:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a8ae:	4b43      	ldr	r3, [pc, #268]	@ (800a9bc <pvPortMalloc+0x194>)
 800a8b0:	681b      	ldr	r3, [r3, #0]
 800a8b2:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a8b4:	e004      	b.n	800a8c0 <pvPortMalloc+0x98>
				{
					pxPreviousBlock = pxBlock;
 800a8b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b8:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a8ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8bc:	681b      	ldr	r3, [r3, #0]
 800a8be:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a8c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8c2:	685b      	ldr	r3, [r3, #4]
 800a8c4:	687a      	ldr	r2, [r7, #4]
 800a8c6:	429a      	cmp	r2, r3
 800a8c8:	d903      	bls.n	800a8d2 <pvPortMalloc+0xaa>
 800a8ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	2b00      	cmp	r3, #0
 800a8d0:	d1f1      	bne.n	800a8b6 <pvPortMalloc+0x8e>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a8d2:	4b37      	ldr	r3, [pc, #220]	@ (800a9b0 <pvPortMalloc+0x188>)
 800a8d4:	681b      	ldr	r3, [r3, #0]
 800a8d6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a8d8:	429a      	cmp	r2, r3
 800a8da:	d04e      	beq.n	800a97a <pvPortMalloc+0x152>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a8dc:	6a3b      	ldr	r3, [r7, #32]
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	2208      	movs	r2, #8
 800a8e2:	4413      	add	r3, r2
 800a8e4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a8e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8e8:	681a      	ldr	r2, [r3, #0]
 800a8ea:	6a3b      	ldr	r3, [r7, #32]
 800a8ec:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a8ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8f0:	685a      	ldr	r2, [r3, #4]
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	1ad2      	subs	r2, r2, r3
 800a8f6:	2308      	movs	r3, #8
 800a8f8:	005b      	lsls	r3, r3, #1
 800a8fa:	429a      	cmp	r2, r3
 800a8fc:	d922      	bls.n	800a944 <pvPortMalloc+0x11c>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a8fe:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a900:	687b      	ldr	r3, [r7, #4]
 800a902:	4413      	add	r3, r2
 800a904:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a906:	69bb      	ldr	r3, [r7, #24]
 800a908:	f003 0307 	and.w	r3, r3, #7
 800a90c:	2b00      	cmp	r3, #0
 800a90e:	d00d      	beq.n	800a92c <pvPortMalloc+0x104>
	__asm volatile
 800a910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a914:	b672      	cpsid	i
 800a916:	f383 8811 	msr	BASEPRI, r3
 800a91a:	f3bf 8f6f 	isb	sy
 800a91e:	f3bf 8f4f 	dsb	sy
 800a922:	b662      	cpsie	i
 800a924:	613b      	str	r3, [r7, #16]
}
 800a926:	bf00      	nop
 800a928:	bf00      	nop
 800a92a:	e7fd      	b.n	800a928 <pvPortMalloc+0x100>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a92c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a92e:	685a      	ldr	r2, [r3, #4]
 800a930:	687b      	ldr	r3, [r7, #4]
 800a932:	1ad2      	subs	r2, r2, r3
 800a934:	69bb      	ldr	r3, [r7, #24]
 800a936:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a938:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a93a:	687a      	ldr	r2, [r7, #4]
 800a93c:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a93e:	69b8      	ldr	r0, [r7, #24]
 800a940:	f000 f902 	bl	800ab48 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a944:	4b1c      	ldr	r3, [pc, #112]	@ (800a9b8 <pvPortMalloc+0x190>)
 800a946:	681a      	ldr	r2, [r3, #0]
 800a948:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a94a:	685b      	ldr	r3, [r3, #4]
 800a94c:	1ad3      	subs	r3, r2, r3
 800a94e:	4a1a      	ldr	r2, [pc, #104]	@ (800a9b8 <pvPortMalloc+0x190>)
 800a950:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a952:	4b19      	ldr	r3, [pc, #100]	@ (800a9b8 <pvPortMalloc+0x190>)
 800a954:	681a      	ldr	r2, [r3, #0]
 800a956:	4b1a      	ldr	r3, [pc, #104]	@ (800a9c0 <pvPortMalloc+0x198>)
 800a958:	681b      	ldr	r3, [r3, #0]
 800a95a:	429a      	cmp	r2, r3
 800a95c:	d203      	bcs.n	800a966 <pvPortMalloc+0x13e>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a95e:	4b16      	ldr	r3, [pc, #88]	@ (800a9b8 <pvPortMalloc+0x190>)
 800a960:	681b      	ldr	r3, [r3, #0]
 800a962:	4a17      	ldr	r2, [pc, #92]	@ (800a9c0 <pvPortMalloc+0x198>)
 800a964:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a966:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a968:	685a      	ldr	r2, [r3, #4]
 800a96a:	4b12      	ldr	r3, [pc, #72]	@ (800a9b4 <pvPortMalloc+0x18c>)
 800a96c:	681b      	ldr	r3, [r3, #0]
 800a96e:	431a      	orrs	r2, r3
 800a970:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a972:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a974:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a976:	2200      	movs	r2, #0
 800a978:	601a      	str	r2, [r3, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a97a:	f7fe fcdd 	bl	8009338 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a97e:	69fb      	ldr	r3, [r7, #28]
 800a980:	f003 0307 	and.w	r3, r3, #7
 800a984:	2b00      	cmp	r3, #0
 800a986:	d00d      	beq.n	800a9a4 <pvPortMalloc+0x17c>
	__asm volatile
 800a988:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a98c:	b672      	cpsid	i
 800a98e:	f383 8811 	msr	BASEPRI, r3
 800a992:	f3bf 8f6f 	isb	sy
 800a996:	f3bf 8f4f 	dsb	sy
 800a99a:	b662      	cpsie	i
 800a99c:	60fb      	str	r3, [r7, #12]
}
 800a99e:	bf00      	nop
 800a9a0:	bf00      	nop
 800a9a2:	e7fd      	b.n	800a9a0 <pvPortMalloc+0x178>
	return pvReturn;
 800a9a4:	69fb      	ldr	r3, [r7, #28]
}
 800a9a6:	4618      	mov	r0, r3
 800a9a8:	3728      	adds	r7, #40	@ 0x28
 800a9aa:	46bd      	mov	sp, r7
 800a9ac:	bd80      	pop	{r7, pc}
 800a9ae:	bf00      	nop
 800a9b0:	200053e0 	.word	0x200053e0
 800a9b4:	200053ec 	.word	0x200053ec
 800a9b8:	200053e4 	.word	0x200053e4
 800a9bc:	200053d8 	.word	0x200053d8
 800a9c0:	200053e8 	.word	0x200053e8

0800a9c4 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a9c4:	b580      	push	{r7, lr}
 800a9c6:	b086      	sub	sp, #24
 800a9c8:	af00      	add	r7, sp, #0
 800a9ca:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a9cc:	687b      	ldr	r3, [r7, #4]
 800a9ce:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a9d0:	687b      	ldr	r3, [r7, #4]
 800a9d2:	2b00      	cmp	r3, #0
 800a9d4:	d04e      	beq.n	800aa74 <vPortFree+0xb0>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a9d6:	2308      	movs	r3, #8
 800a9d8:	425b      	negs	r3, r3
 800a9da:	697a      	ldr	r2, [r7, #20]
 800a9dc:	4413      	add	r3, r2
 800a9de:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a9e0:	697b      	ldr	r3, [r7, #20]
 800a9e2:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a9e4:	693b      	ldr	r3, [r7, #16]
 800a9e6:	685a      	ldr	r2, [r3, #4]
 800a9e8:	4b24      	ldr	r3, [pc, #144]	@ (800aa7c <vPortFree+0xb8>)
 800a9ea:	681b      	ldr	r3, [r3, #0]
 800a9ec:	4013      	ands	r3, r2
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d10d      	bne.n	800aa0e <vPortFree+0x4a>
	__asm volatile
 800a9f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9f6:	b672      	cpsid	i
 800a9f8:	f383 8811 	msr	BASEPRI, r3
 800a9fc:	f3bf 8f6f 	isb	sy
 800aa00:	f3bf 8f4f 	dsb	sy
 800aa04:	b662      	cpsie	i
 800aa06:	60fb      	str	r3, [r7, #12]
}
 800aa08:	bf00      	nop
 800aa0a:	bf00      	nop
 800aa0c:	e7fd      	b.n	800aa0a <vPortFree+0x46>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800aa0e:	693b      	ldr	r3, [r7, #16]
 800aa10:	681b      	ldr	r3, [r3, #0]
 800aa12:	2b00      	cmp	r3, #0
 800aa14:	d00d      	beq.n	800aa32 <vPortFree+0x6e>
	__asm volatile
 800aa16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa1a:	b672      	cpsid	i
 800aa1c:	f383 8811 	msr	BASEPRI, r3
 800aa20:	f3bf 8f6f 	isb	sy
 800aa24:	f3bf 8f4f 	dsb	sy
 800aa28:	b662      	cpsie	i
 800aa2a:	60bb      	str	r3, [r7, #8]
}
 800aa2c:	bf00      	nop
 800aa2e:	bf00      	nop
 800aa30:	e7fd      	b.n	800aa2e <vPortFree+0x6a>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800aa32:	693b      	ldr	r3, [r7, #16]
 800aa34:	685a      	ldr	r2, [r3, #4]
 800aa36:	4b11      	ldr	r3, [pc, #68]	@ (800aa7c <vPortFree+0xb8>)
 800aa38:	681b      	ldr	r3, [r3, #0]
 800aa3a:	4013      	ands	r3, r2
 800aa3c:	2b00      	cmp	r3, #0
 800aa3e:	d019      	beq.n	800aa74 <vPortFree+0xb0>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800aa40:	693b      	ldr	r3, [r7, #16]
 800aa42:	681b      	ldr	r3, [r3, #0]
 800aa44:	2b00      	cmp	r3, #0
 800aa46:	d115      	bne.n	800aa74 <vPortFree+0xb0>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800aa48:	693b      	ldr	r3, [r7, #16]
 800aa4a:	685a      	ldr	r2, [r3, #4]
 800aa4c:	4b0b      	ldr	r3, [pc, #44]	@ (800aa7c <vPortFree+0xb8>)
 800aa4e:	681b      	ldr	r3, [r3, #0]
 800aa50:	43db      	mvns	r3, r3
 800aa52:	401a      	ands	r2, r3
 800aa54:	693b      	ldr	r3, [r7, #16]
 800aa56:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800aa58:	f7fe fc60 	bl	800931c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800aa5c:	693b      	ldr	r3, [r7, #16]
 800aa5e:	685a      	ldr	r2, [r3, #4]
 800aa60:	4b07      	ldr	r3, [pc, #28]	@ (800aa80 <vPortFree+0xbc>)
 800aa62:	681b      	ldr	r3, [r3, #0]
 800aa64:	4413      	add	r3, r2
 800aa66:	4a06      	ldr	r2, [pc, #24]	@ (800aa80 <vPortFree+0xbc>)
 800aa68:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800aa6a:	6938      	ldr	r0, [r7, #16]
 800aa6c:	f000 f86c 	bl	800ab48 <prvInsertBlockIntoFreeList>
				}
				( void ) xTaskResumeAll();
 800aa70:	f7fe fc62 	bl	8009338 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800aa74:	bf00      	nop
 800aa76:	3718      	adds	r7, #24
 800aa78:	46bd      	mov	sp, r7
 800aa7a:	bd80      	pop	{r7, pc}
 800aa7c:	200053ec 	.word	0x200053ec
 800aa80:	200053e4 	.word	0x200053e4

0800aa84 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800aa84:	b480      	push	{r7}
 800aa86:	b085      	sub	sp, #20
 800aa88:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800aa8a:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800aa8e:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800aa90:	4b27      	ldr	r3, [pc, #156]	@ (800ab30 <prvHeapInit+0xac>)
 800aa92:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aa94:	68fb      	ldr	r3, [r7, #12]
 800aa96:	f003 0307 	and.w	r3, r3, #7
 800aa9a:	2b00      	cmp	r3, #0
 800aa9c:	d00c      	beq.n	800aab8 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aa9e:	68fb      	ldr	r3, [r7, #12]
 800aaa0:	3307      	adds	r3, #7
 800aaa2:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aaa4:	68fb      	ldr	r3, [r7, #12]
 800aaa6:	f023 0307 	bic.w	r3, r3, #7
 800aaaa:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aaac:	68ba      	ldr	r2, [r7, #8]
 800aaae:	68fb      	ldr	r3, [r7, #12]
 800aab0:	1ad3      	subs	r3, r2, r3
 800aab2:	4a1f      	ldr	r2, [pc, #124]	@ (800ab30 <prvHeapInit+0xac>)
 800aab4:	4413      	add	r3, r2
 800aab6:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aab8:	68fb      	ldr	r3, [r7, #12]
 800aaba:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aabc:	4a1d      	ldr	r2, [pc, #116]	@ (800ab34 <prvHeapInit+0xb0>)
 800aabe:	687b      	ldr	r3, [r7, #4]
 800aac0:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aac2:	4b1c      	ldr	r3, [pc, #112]	@ (800ab34 <prvHeapInit+0xb0>)
 800aac4:	2200      	movs	r2, #0
 800aac6:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aac8:	687b      	ldr	r3, [r7, #4]
 800aaca:	68ba      	ldr	r2, [r7, #8]
 800aacc:	4413      	add	r3, r2
 800aace:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aad0:	2208      	movs	r2, #8
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	1a9b      	subs	r3, r3, r2
 800aad6:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	f023 0307 	bic.w	r3, r3, #7
 800aade:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aae0:	68fb      	ldr	r3, [r7, #12]
 800aae2:	4a15      	ldr	r2, [pc, #84]	@ (800ab38 <prvHeapInit+0xb4>)
 800aae4:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aae6:	4b14      	ldr	r3, [pc, #80]	@ (800ab38 <prvHeapInit+0xb4>)
 800aae8:	681b      	ldr	r3, [r3, #0]
 800aaea:	2200      	movs	r2, #0
 800aaec:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aaee:	4b12      	ldr	r3, [pc, #72]	@ (800ab38 <prvHeapInit+0xb4>)
 800aaf0:	681b      	ldr	r3, [r3, #0]
 800aaf2:	2200      	movs	r2, #0
 800aaf4:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aaf6:	687b      	ldr	r3, [r7, #4]
 800aaf8:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	68fa      	ldr	r2, [r7, #12]
 800aafe:	1ad2      	subs	r2, r2, r3
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800ab04:	4b0c      	ldr	r3, [pc, #48]	@ (800ab38 <prvHeapInit+0xb4>)
 800ab06:	681a      	ldr	r2, [r3, #0]
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab0c:	683b      	ldr	r3, [r7, #0]
 800ab0e:	685b      	ldr	r3, [r3, #4]
 800ab10:	4a0a      	ldr	r2, [pc, #40]	@ (800ab3c <prvHeapInit+0xb8>)
 800ab12:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	685b      	ldr	r3, [r3, #4]
 800ab18:	4a09      	ldr	r2, [pc, #36]	@ (800ab40 <prvHeapInit+0xbc>)
 800ab1a:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800ab1c:	4b09      	ldr	r3, [pc, #36]	@ (800ab44 <prvHeapInit+0xc0>)
 800ab1e:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800ab22:	601a      	str	r2, [r3, #0]
}
 800ab24:	bf00      	nop
 800ab26:	3714      	adds	r7, #20
 800ab28:	46bd      	mov	sp, r7
 800ab2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab2e:	4770      	bx	lr
 800ab30:	200017d8 	.word	0x200017d8
 800ab34:	200053d8 	.word	0x200053d8
 800ab38:	200053e0 	.word	0x200053e0
 800ab3c:	200053e8 	.word	0x200053e8
 800ab40:	200053e4 	.word	0x200053e4
 800ab44:	200053ec 	.word	0x200053ec

0800ab48 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800ab48:	b480      	push	{r7}
 800ab4a:	b085      	sub	sp, #20
 800ab4c:	af00      	add	r7, sp, #0
 800ab4e:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800ab50:	4b28      	ldr	r3, [pc, #160]	@ (800abf4 <prvInsertBlockIntoFreeList+0xac>)
 800ab52:	60fb      	str	r3, [r7, #12]
 800ab54:	e002      	b.n	800ab5c <prvInsertBlockIntoFreeList+0x14>
 800ab56:	68fb      	ldr	r3, [r7, #12]
 800ab58:	681b      	ldr	r3, [r3, #0]
 800ab5a:	60fb      	str	r3, [r7, #12]
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	681b      	ldr	r3, [r3, #0]
 800ab60:	687a      	ldr	r2, [r7, #4]
 800ab62:	429a      	cmp	r2, r3
 800ab64:	d8f7      	bhi.n	800ab56 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800ab66:	68fb      	ldr	r3, [r7, #12]
 800ab68:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800ab6a:	68fb      	ldr	r3, [r7, #12]
 800ab6c:	685b      	ldr	r3, [r3, #4]
 800ab6e:	68ba      	ldr	r2, [r7, #8]
 800ab70:	4413      	add	r3, r2
 800ab72:	687a      	ldr	r2, [r7, #4]
 800ab74:	429a      	cmp	r2, r3
 800ab76:	d108      	bne.n	800ab8a <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800ab78:	68fb      	ldr	r3, [r7, #12]
 800ab7a:	685a      	ldr	r2, [r3, #4]
 800ab7c:	687b      	ldr	r3, [r7, #4]
 800ab7e:	685b      	ldr	r3, [r3, #4]
 800ab80:	441a      	add	r2, r3
 800ab82:	68fb      	ldr	r3, [r7, #12]
 800ab84:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ab86:	68fb      	ldr	r3, [r7, #12]
 800ab88:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ab8a:	687b      	ldr	r3, [r7, #4]
 800ab8c:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	685b      	ldr	r3, [r3, #4]
 800ab92:	68ba      	ldr	r2, [r7, #8]
 800ab94:	441a      	add	r2, r3
 800ab96:	68fb      	ldr	r3, [r7, #12]
 800ab98:	681b      	ldr	r3, [r3, #0]
 800ab9a:	429a      	cmp	r2, r3
 800ab9c:	d118      	bne.n	800abd0 <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	681a      	ldr	r2, [r3, #0]
 800aba2:	4b15      	ldr	r3, [pc, #84]	@ (800abf8 <prvInsertBlockIntoFreeList+0xb0>)
 800aba4:	681b      	ldr	r3, [r3, #0]
 800aba6:	429a      	cmp	r2, r3
 800aba8:	d00d      	beq.n	800abc6 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800abaa:	687b      	ldr	r3, [r7, #4]
 800abac:	685a      	ldr	r2, [r3, #4]
 800abae:	68fb      	ldr	r3, [r7, #12]
 800abb0:	681b      	ldr	r3, [r3, #0]
 800abb2:	685b      	ldr	r3, [r3, #4]
 800abb4:	441a      	add	r2, r3
 800abb6:	687b      	ldr	r3, [r7, #4]
 800abb8:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800abba:	68fb      	ldr	r3, [r7, #12]
 800abbc:	681b      	ldr	r3, [r3, #0]
 800abbe:	681a      	ldr	r2, [r3, #0]
 800abc0:	687b      	ldr	r3, [r7, #4]
 800abc2:	601a      	str	r2, [r3, #0]
 800abc4:	e008      	b.n	800abd8 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800abc6:	4b0c      	ldr	r3, [pc, #48]	@ (800abf8 <prvInsertBlockIntoFreeList+0xb0>)
 800abc8:	681a      	ldr	r2, [r3, #0]
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	601a      	str	r2, [r3, #0]
 800abce:	e003      	b.n	800abd8 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800abd0:	68fb      	ldr	r3, [r7, #12]
 800abd2:	681a      	ldr	r2, [r3, #0]
 800abd4:	687b      	ldr	r3, [r7, #4]
 800abd6:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800abd8:	68fa      	ldr	r2, [r7, #12]
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	429a      	cmp	r2, r3
 800abde:	d002      	beq.n	800abe6 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800abe0:	68fb      	ldr	r3, [r7, #12]
 800abe2:	687a      	ldr	r2, [r7, #4]
 800abe4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800abe6:	bf00      	nop
 800abe8:	3714      	adds	r7, #20
 800abea:	46bd      	mov	sp, r7
 800abec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abf0:	4770      	bx	lr
 800abf2:	bf00      	nop
 800abf4:	200053d8 	.word	0x200053d8
 800abf8:	200053e0 	.word	0x200053e0

0800abfc <atoi>:
 800abfc:	220a      	movs	r2, #10
 800abfe:	2100      	movs	r1, #0
 800ac00:	f000 b87a 	b.w	800acf8 <strtol>

0800ac04 <_strtol_l.constprop.0>:
 800ac04:	2b24      	cmp	r3, #36	@ 0x24
 800ac06:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ac0a:	4686      	mov	lr, r0
 800ac0c:	4690      	mov	r8, r2
 800ac0e:	d801      	bhi.n	800ac14 <_strtol_l.constprop.0+0x10>
 800ac10:	2b01      	cmp	r3, #1
 800ac12:	d106      	bne.n	800ac22 <_strtol_l.constprop.0+0x1e>
 800ac14:	f000 f894 	bl	800ad40 <__errno>
 800ac18:	2316      	movs	r3, #22
 800ac1a:	6003      	str	r3, [r0, #0]
 800ac1c:	2000      	movs	r0, #0
 800ac1e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac22:	4834      	ldr	r0, [pc, #208]	@ (800acf4 <_strtol_l.constprop.0+0xf0>)
 800ac24:	460d      	mov	r5, r1
 800ac26:	462a      	mov	r2, r5
 800ac28:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac2c:	5d06      	ldrb	r6, [r0, r4]
 800ac2e:	f016 0608 	ands.w	r6, r6, #8
 800ac32:	d1f8      	bne.n	800ac26 <_strtol_l.constprop.0+0x22>
 800ac34:	2c2d      	cmp	r4, #45	@ 0x2d
 800ac36:	d12d      	bne.n	800ac94 <_strtol_l.constprop.0+0x90>
 800ac38:	782c      	ldrb	r4, [r5, #0]
 800ac3a:	2601      	movs	r6, #1
 800ac3c:	1c95      	adds	r5, r2, #2
 800ac3e:	f033 0210 	bics.w	r2, r3, #16
 800ac42:	d109      	bne.n	800ac58 <_strtol_l.constprop.0+0x54>
 800ac44:	2c30      	cmp	r4, #48	@ 0x30
 800ac46:	d12a      	bne.n	800ac9e <_strtol_l.constprop.0+0x9a>
 800ac48:	782a      	ldrb	r2, [r5, #0]
 800ac4a:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ac4e:	2a58      	cmp	r2, #88	@ 0x58
 800ac50:	d125      	bne.n	800ac9e <_strtol_l.constprop.0+0x9a>
 800ac52:	786c      	ldrb	r4, [r5, #1]
 800ac54:	2310      	movs	r3, #16
 800ac56:	3502      	adds	r5, #2
 800ac58:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800ac5c:	f10c 3cff 	add.w	ip, ip, #4294967295
 800ac60:	2200      	movs	r2, #0
 800ac62:	fbbc f9f3 	udiv	r9, ip, r3
 800ac66:	4610      	mov	r0, r2
 800ac68:	fb03 ca19 	mls	sl, r3, r9, ip
 800ac6c:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ac70:	2f09      	cmp	r7, #9
 800ac72:	d81b      	bhi.n	800acac <_strtol_l.constprop.0+0xa8>
 800ac74:	463c      	mov	r4, r7
 800ac76:	42a3      	cmp	r3, r4
 800ac78:	dd27      	ble.n	800acca <_strtol_l.constprop.0+0xc6>
 800ac7a:	1c57      	adds	r7, r2, #1
 800ac7c:	d007      	beq.n	800ac8e <_strtol_l.constprop.0+0x8a>
 800ac7e:	4581      	cmp	r9, r0
 800ac80:	d320      	bcc.n	800acc4 <_strtol_l.constprop.0+0xc0>
 800ac82:	d101      	bne.n	800ac88 <_strtol_l.constprop.0+0x84>
 800ac84:	45a2      	cmp	sl, r4
 800ac86:	db1d      	blt.n	800acc4 <_strtol_l.constprop.0+0xc0>
 800ac88:	fb00 4003 	mla	r0, r0, r3, r4
 800ac8c:	2201      	movs	r2, #1
 800ac8e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ac92:	e7eb      	b.n	800ac6c <_strtol_l.constprop.0+0x68>
 800ac94:	2c2b      	cmp	r4, #43	@ 0x2b
 800ac96:	bf04      	itt	eq
 800ac98:	782c      	ldrbeq	r4, [r5, #0]
 800ac9a:	1c95      	addeq	r5, r2, #2
 800ac9c:	e7cf      	b.n	800ac3e <_strtol_l.constprop.0+0x3a>
 800ac9e:	2b00      	cmp	r3, #0
 800aca0:	d1da      	bne.n	800ac58 <_strtol_l.constprop.0+0x54>
 800aca2:	2c30      	cmp	r4, #48	@ 0x30
 800aca4:	bf0c      	ite	eq
 800aca6:	2308      	moveq	r3, #8
 800aca8:	230a      	movne	r3, #10
 800acaa:	e7d5      	b.n	800ac58 <_strtol_l.constprop.0+0x54>
 800acac:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800acb0:	2f19      	cmp	r7, #25
 800acb2:	d801      	bhi.n	800acb8 <_strtol_l.constprop.0+0xb4>
 800acb4:	3c37      	subs	r4, #55	@ 0x37
 800acb6:	e7de      	b.n	800ac76 <_strtol_l.constprop.0+0x72>
 800acb8:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800acbc:	2f19      	cmp	r7, #25
 800acbe:	d804      	bhi.n	800acca <_strtol_l.constprop.0+0xc6>
 800acc0:	3c57      	subs	r4, #87	@ 0x57
 800acc2:	e7d8      	b.n	800ac76 <_strtol_l.constprop.0+0x72>
 800acc4:	f04f 32ff 	mov.w	r2, #4294967295
 800acc8:	e7e1      	b.n	800ac8e <_strtol_l.constprop.0+0x8a>
 800acca:	1c53      	adds	r3, r2, #1
 800accc:	d108      	bne.n	800ace0 <_strtol_l.constprop.0+0xdc>
 800acce:	2322      	movs	r3, #34	@ 0x22
 800acd0:	f8ce 3000 	str.w	r3, [lr]
 800acd4:	4660      	mov	r0, ip
 800acd6:	f1b8 0f00 	cmp.w	r8, #0
 800acda:	d0a0      	beq.n	800ac1e <_strtol_l.constprop.0+0x1a>
 800acdc:	1e69      	subs	r1, r5, #1
 800acde:	e006      	b.n	800acee <_strtol_l.constprop.0+0xea>
 800ace0:	b106      	cbz	r6, 800ace4 <_strtol_l.constprop.0+0xe0>
 800ace2:	4240      	negs	r0, r0
 800ace4:	f1b8 0f00 	cmp.w	r8, #0
 800ace8:	d099      	beq.n	800ac1e <_strtol_l.constprop.0+0x1a>
 800acea:	2a00      	cmp	r2, #0
 800acec:	d1f6      	bne.n	800acdc <_strtol_l.constprop.0+0xd8>
 800acee:	f8c8 1000 	str.w	r1, [r8]
 800acf2:	e794      	b.n	800ac1e <_strtol_l.constprop.0+0x1a>
 800acf4:	0800afc9 	.word	0x0800afc9

0800acf8 <strtol>:
 800acf8:	4613      	mov	r3, r2
 800acfa:	460a      	mov	r2, r1
 800acfc:	4601      	mov	r1, r0
 800acfe:	4802      	ldr	r0, [pc, #8]	@ (800ad08 <strtol+0x10>)
 800ad00:	6800      	ldr	r0, [r0, #0]
 800ad02:	f7ff bf7f 	b.w	800ac04 <_strtol_l.constprop.0>
 800ad06:	bf00      	nop
 800ad08:	20000010 	.word	0x20000010

0800ad0c <memset>:
 800ad0c:	4402      	add	r2, r0
 800ad0e:	4603      	mov	r3, r0
 800ad10:	4293      	cmp	r3, r2
 800ad12:	d100      	bne.n	800ad16 <memset+0xa>
 800ad14:	4770      	bx	lr
 800ad16:	f803 1b01 	strb.w	r1, [r3], #1
 800ad1a:	e7f9      	b.n	800ad10 <memset+0x4>

0800ad1c <strncmp>:
 800ad1c:	b510      	push	{r4, lr}
 800ad1e:	b16a      	cbz	r2, 800ad3c <strncmp+0x20>
 800ad20:	3901      	subs	r1, #1
 800ad22:	1884      	adds	r4, r0, r2
 800ad24:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ad28:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ad2c:	429a      	cmp	r2, r3
 800ad2e:	d103      	bne.n	800ad38 <strncmp+0x1c>
 800ad30:	42a0      	cmp	r0, r4
 800ad32:	d001      	beq.n	800ad38 <strncmp+0x1c>
 800ad34:	2a00      	cmp	r2, #0
 800ad36:	d1f5      	bne.n	800ad24 <strncmp+0x8>
 800ad38:	1ad0      	subs	r0, r2, r3
 800ad3a:	bd10      	pop	{r4, pc}
 800ad3c:	4610      	mov	r0, r2
 800ad3e:	e7fc      	b.n	800ad3a <strncmp+0x1e>

0800ad40 <__errno>:
 800ad40:	4b01      	ldr	r3, [pc, #4]	@ (800ad48 <__errno+0x8>)
 800ad42:	6818      	ldr	r0, [r3, #0]
 800ad44:	4770      	bx	lr
 800ad46:	bf00      	nop
 800ad48:	20000010 	.word	0x20000010

0800ad4c <__libc_init_array>:
 800ad4c:	b570      	push	{r4, r5, r6, lr}
 800ad4e:	4d0d      	ldr	r5, [pc, #52]	@ (800ad84 <__libc_init_array+0x38>)
 800ad50:	4c0d      	ldr	r4, [pc, #52]	@ (800ad88 <__libc_init_array+0x3c>)
 800ad52:	1b64      	subs	r4, r4, r5
 800ad54:	10a4      	asrs	r4, r4, #2
 800ad56:	2600      	movs	r6, #0
 800ad58:	42a6      	cmp	r6, r4
 800ad5a:	d109      	bne.n	800ad70 <__libc_init_array+0x24>
 800ad5c:	4d0b      	ldr	r5, [pc, #44]	@ (800ad8c <__libc_init_array+0x40>)
 800ad5e:	4c0c      	ldr	r4, [pc, #48]	@ (800ad90 <__libc_init_array+0x44>)
 800ad60:	f000 f826 	bl	800adb0 <_init>
 800ad64:	1b64      	subs	r4, r4, r5
 800ad66:	10a4      	asrs	r4, r4, #2
 800ad68:	2600      	movs	r6, #0
 800ad6a:	42a6      	cmp	r6, r4
 800ad6c:	d105      	bne.n	800ad7a <__libc_init_array+0x2e>
 800ad6e:	bd70      	pop	{r4, r5, r6, pc}
 800ad70:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad74:	4798      	blx	r3
 800ad76:	3601      	adds	r6, #1
 800ad78:	e7ee      	b.n	800ad58 <__libc_init_array+0xc>
 800ad7a:	f855 3b04 	ldr.w	r3, [r5], #4
 800ad7e:	4798      	blx	r3
 800ad80:	3601      	adds	r6, #1
 800ad82:	e7f2      	b.n	800ad6a <__libc_init_array+0x1e>
 800ad84:	0800b0d4 	.word	0x0800b0d4
 800ad88:	0800b0d4 	.word	0x0800b0d4
 800ad8c:	0800b0d4 	.word	0x0800b0d4
 800ad90:	0800b0d8 	.word	0x0800b0d8

0800ad94 <memcpy>:
 800ad94:	440a      	add	r2, r1
 800ad96:	4291      	cmp	r1, r2
 800ad98:	f100 33ff 	add.w	r3, r0, #4294967295
 800ad9c:	d100      	bne.n	800ada0 <memcpy+0xc>
 800ad9e:	4770      	bx	lr
 800ada0:	b510      	push	{r4, lr}
 800ada2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800ada6:	f803 4f01 	strb.w	r4, [r3, #1]!
 800adaa:	4291      	cmp	r1, r2
 800adac:	d1f9      	bne.n	800ada2 <memcpy+0xe>
 800adae:	bd10      	pop	{r4, pc}

0800adb0 <_init>:
 800adb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adb2:	bf00      	nop
 800adb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adb6:	bc08      	pop	{r3}
 800adb8:	469e      	mov	lr, r3
 800adba:	4770      	bx	lr

0800adbc <_fini>:
 800adbc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800adbe:	bf00      	nop
 800adc0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800adc2:	bc08      	pop	{r3}
 800adc4:	469e      	mov	lr, r3
 800adc6:	4770      	bx	lr
