
# 4-bit Binary Counter â€“ RTL Design and Functional Verification

This project implements a **4-bit binary counter** with support for **up-count, down-count, and load operations**, and verifies its functionality using a **SystemVerilog UVM-like modular testbench**. The verification includes **directed, constrained-random testing** and **functional/code coverage** tracking.

---

## ğŸ”§ Features

- RTL design in **Verilog** (synthesizable)
- Modular verification testbench using **SystemVerilog**
- Verification components:
  - Generator, Driver, Monitor, Scoreboard
  - Mailbox-based transaction communication
  - Configurable random/directed testing
- Full functional and code coverage
- Simulation support with run and regression scripts

---

## ğŸ“ Directory Structure

```bash
binary_counter/
â”‚
â”œâ”€â”€ rtl/                    # RTL Design Files
â”‚   â””â”€â”€ binary_counter.v
â”‚
â”œâ”€â”€ tb/                     # Testbench Components
â”‚   â”œâ”€â”€ interface.sv
â”‚   â”œâ”€â”€ transaction.sv
â”‚   â”œâ”€â”€ generator.sv
â”‚   â”œâ”€â”€ driver.sv
â”‚   â”œâ”€â”€ monitor.sv
â”‚   â”œâ”€â”€ scoreboard.sv
â”‚   â”œâ”€â”€ test_base.sv
â”‚   â”œâ”€â”€ test_cases/         # Different test scenarios
â”‚   â”‚   â”œâ”€â”€ reset_test.sv
â”‚   â”‚   â”œâ”€â”€ load_test.sv
â”‚   â”‚   â”œâ”€â”€ up_count_test.sv
â”‚   â”‚   â”œâ”€â”€ down_count_test.sv
â”‚   â”‚   â”œâ”€â”€ rollover_test.sv
â”‚   â”‚   â””â”€â”€ sync_test.sv
â”‚   â””â”€â”€ tb_top.sv
â”‚
â”œâ”€â”€ coverage/               # Coverage Files
â”‚   â”œâ”€â”€ functional_cov.sv
â”‚   â””â”€â”€ iccr_merge.do
â”‚
â”œâ”€â”€ scripts/
â”‚   â”œâ”€â”€ run.sh              # Compile and run (batch/gui/cov mode)
â”‚   â””â”€â”€ regression.sh       # Run all tests and generate merged coverage
â”‚
â”œâ”€â”€ doc/
â”‚   â”œâ”€â”€ testplan.xlsx
â”‚   â”œâ”€â”€ architecture_diagram.png
â”‚   â”œâ”€â”€ coverage_report.html
â”‚   â””â”€â”€ bugs_found.md
â”‚
â””â”€â”€ README.md               # Project Overview
```

---

## ğŸ“Œ Design Summary

The counter has the following features:
- **Inputs:** `clk`, `reset`, `enable`, `load`, `count`, `data_in`
- **Outputs:** `A_count`, `C_out`
- Supports **load**, **increment**, and **decrement**
- **Synchronous reset (expected)** but a bug was found showing asynchronous behavior

---

## âœ… Verification Strategy

- **Stimuli Generation:** Randomized or directed via a generator
- **Communication:** Transaction-based, passed via mailboxes
- **Assertions:** Manual check via scoreboard, with pass/fail reporting
- **Coverage:** 
  - Coverpoints for key signal values
  - Cross-coverage for signal combinations
  - Full branch, expression, and toggle coverage

---

## ğŸ” Bugs Identified During Verification

- â— Reset behaves asynchronously instead of synchronously
- â— Counter fails to decrement when `count=0` and enabled
- â— Carry-out (`C_out`) incorrect in rollover conditions

---

## ğŸ“ˆ Coverage

- **Code Coverage:** 100%
- **Functional Coverage:** 100%
  - All bins and crosses were hit during regression

---

## ğŸƒ Run Instructions

```bash
# Run a test
chmod +x ./scripts/run.sh
./scripts/run.sh -mode "gui" -test_name "reset_test" -Half_Period 10

# Run all tests and merge coverage
chmod +x ./scripts/regression.sh
./scripts/regression.sh
```

---

## ğŸ“š Learning Outcomes

- RTL FSM Design using Verilog
- Transaction-level modular testbench in SystemVerilog
- Use of fork-join, coverage bins, and mailboxes
- Debugging using waveform analysis and scoreboard comparison

---

## ğŸ‘¨â€ğŸ’» Author

- **Uchchhash Sarkar**

---

## ğŸ“œ License

This project is intended for educational and demonstration purposes. Contact the author for reuse or collaboration.
