Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : mbeDadda_mult_wRegs
Version: Z-2007.03-SP1
Date   : Mon Dec 31 03:32:58 2018
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: y_reg_in/Q_reg[1]
              (rising edge-triggered flip-flop clocked by CLOCK)
  Endpoint: p_reg_out/Q_reg[20]
            (rising edge-triggered flip-flop clocked by CLOCK)
  Path Group: CLOCK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  mbeDadda_mult_wRegs
                     5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  y_reg_in/Q_reg[1]/CK (DFFR_X1)                          0.00       0.00 r
  y_reg_in/Q_reg[1]/QN (DFFR_X1)                          0.06       0.06 f
  y_reg_in/U6/ZN (INV_X1)                                 0.04       0.10 r
  y_reg_in/Q[1] (reg_N24_1)                               0.00       0.10 r
  recoding_block_1/y_tri[0] (r4mbePP_preprocessing_n_bit24_1)
                                                          0.00       0.10 r
  recoding_block_1/U5/ZN (XNOR2_X1)                       0.08       0.18 r
  recoding_block_1/MUX_X/sel (mux2_n_bit25_3)             0.00       0.18 r
  recoding_block_1/MUX_X/U3/Z (BUF_X2)                    0.06       0.24 r
  recoding_block_1/MUX_X/U26/Z (MUX2_X1)                  0.08       0.32 f
  recoding_block_1/MUX_X/o[20] (mux2_n_bit25_3)           0.00       0.32 f
  recoding_block_1/MUX_0/i1[20] (mux2_n_bit25_2)          0.00       0.32 f
  recoding_block_1/MUX_0/U24/Z (MUX2_X1)                  0.07       0.39 f
  recoding_block_1/MUX_0/o[20] (mux2_n_bit25_2)           0.00       0.39 f
  recoding_block_1/x_absY[20] (r4mbePP_preprocessing_n_bit24_1)
                                                          0.00       0.39 f
  bitwiseInverterX_1/dataIn[20] (bitwiseInv_n_bit25_1)
                                                          0.00       0.39 f
  bitwiseInverterX_1/U16/ZN (XNOR2_X1)                    0.06       0.44 f
  bitwiseInverterX_1/dataOut[20] (bitwiseInv_n_bit25_1)
                                                          0.00       0.44 f
  lv4_c22_FA_0/i1 (fullAdder_175)                         0.00       0.44 f
  lv4_c22_FA_0/HA_0/i1 (halfAdder_351)                    0.00       0.44 f
  lv4_c22_FA_0/HA_0/U3/Z (XOR2_X1)                        0.08       0.52 f
  lv4_c22_FA_0/HA_0/s (halfAdder_351)                     0.00       0.52 f
  lv4_c22_FA_0/HA_1/i1 (halfAdder_350)                    0.00       0.52 f
  lv4_c22_FA_0/HA_1/U1/Z (XOR2_X1)                        0.07       0.60 f
  lv4_c22_FA_0/HA_1/s (halfAdder_350)                     0.00       0.60 f
  lv4_c22_FA_0/s (fullAdder_175)                          0.00       0.60 f
  lv3_c22_FA_1/i0 (fullAdder_137)                         0.00       0.60 f
  lv3_c22_FA_1/HA_0/i0 (halfAdder_275)                    0.00       0.60 f
  lv3_c22_FA_1/HA_0/U3/Z (XOR2_X1)                        0.08       0.67 f
  lv3_c22_FA_1/HA_0/s (halfAdder_275)                     0.00       0.67 f
  lv3_c22_FA_1/HA_1/i1 (halfAdder_274)                    0.00       0.67 f
  lv3_c22_FA_1/HA_1/U2/ZN (AND2_X1)                       0.04       0.71 f
  lv3_c22_FA_1/HA_1/co (halfAdder_274)                    0.00       0.71 f
  lv3_c22_FA_1/U1/ZN (OR2_X2)                             0.05       0.77 f
  lv3_c22_FA_1/co (fullAdder_137)                         0.00       0.77 f
  lv2_c23_FA_0/i1 (fullAdder_87)                          0.00       0.77 f
  lv2_c23_FA_0/HA_0/i1 (halfAdder_175)                    0.00       0.77 f
  lv2_c23_FA_0/HA_0/U4/Z (XOR2_X1)                        0.08       0.84 f
  lv2_c23_FA_0/HA_0/s (halfAdder_175)                     0.00       0.84 f
  lv2_c23_FA_0/HA_1/i1 (halfAdder_174)                    0.00       0.84 f
  lv2_c23_FA_0/HA_1/U3/ZN (AND2_X1)                       0.04       0.88 f
  lv2_c23_FA_0/HA_1/co (halfAdder_174)                    0.00       0.88 f
  lv2_c23_FA_0/U1/ZN (OR2_X2)                             0.05       0.94 f
  lv2_c23_FA_0/co (fullAdder_87)                          0.00       0.94 f
  lv1_c24_FA_0/i0 (fullAdder_46)                          0.00       0.94 f
  lv1_c24_FA_0/HA_0/i0 (halfAdder_93)                     0.00       0.94 f
  lv1_c24_FA_0/HA_0/U2/Z (XOR2_X1)                        0.07       1.01 f
  lv1_c24_FA_0/HA_0/s (halfAdder_93)                      0.00       1.01 f
  lv1_c24_FA_0/HA_1/i1 (halfAdder_92)                     0.00       1.01 f
  lv1_c24_FA_0/HA_1/U2/ZN (AND2_X1)                       0.04       1.05 f
  lv1_c24_FA_0/HA_1/co (halfAdder_92)                     0.00       1.05 f
  lv1_c24_FA_0/U1/ZN (OR2_X2)                             0.05       1.11 f
  lv1_c24_FA_0/co (fullAdder_46)                          0.00       1.11 f
  lv0_c25_FA_0/i0 (fullAdder_19)                          0.00       1.11 f
  lv0_c25_FA_0/HA_0/i0 (halfAdder_39)                     0.00       1.11 f
  lv0_c25_FA_0/HA_0/U3/Z (XOR2_X1)                        0.07       1.18 f
  lv0_c25_FA_0/HA_0/s (halfAdder_39)                      0.00       1.18 f
  lv0_c25_FA_0/HA_1/i1 (halfAdder_38)                     0.00       1.18 f
  lv0_c25_FA_0/HA_1/U1/ZN (AND2_X1)                       0.04       1.22 f
  lv0_c25_FA_0/HA_1/co (halfAdder_38)                     0.00       1.22 f
  lv0_c25_FA_0/U1/ZN (OR2_X2)                             0.06       1.28 f
  lv0_c25_FA_0/co (fullAdder_19)                          0.00       1.28 f
  add_3456/A[10] (mbeDadda_mult_wRegs_DW01_add_0)         0.00       1.28 f
  add_3456/U505/ZN (NOR2_X1)                              0.04       1.32 r
  add_3456/U548/ZN (OAI21_X1)                             0.03       1.35 f
  add_3456/U560/ZN (AOI21_X1)                             0.06       1.41 r
  add_3456/U545/ZN (OAI21_X1)                             0.03       1.45 f
  add_3456/U516/ZN (NAND2_X1)                             0.03       1.48 r
  add_3456/U495/ZN (AND2_X1)                              0.06       1.54 r
  add_3456/U586/ZN (OAI21_X1)                             0.04       1.57 f
  add_3456/U546/ZN (XNOR2_X1)                             0.05       1.63 f
  add_3456/SUM[26] (mbeDadda_mult_wRegs_DW01_add_0)       0.00       1.63 f
  p_reg_out/D[20] (reg_N24_0)                             0.00       1.63 f
  p_reg_out/U42/ZN (NAND2_X1)                             0.03       1.66 r
  p_reg_out/U43/ZN (NAND2_X1)                             0.02       1.68 f
  p_reg_out/Q_reg[20]/D (DFFR_X1)                         0.01       1.69 f
  data arrival time                                                  1.69

  clock CLOCK (rise edge)                                 0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  p_reg_out/Q_reg[20]/CK (DFFR_X1)                        0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.69
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.80


1
