

================================================================
== Vivado HLS Report for 'pqcrystals_dilithium2_ref'
================================================================
* Date:           Wed Apr 12 23:59:57 2023

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        Phase2
* Solution:       Area
* Product family: artix7
* Target device:  xc7a200t-fbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 9.122 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                   |                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |              Instance             |          Module         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-----------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_pqcrystals_dilithium_20_fu_89  |pqcrystals_dilithium_20  |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        +-----------------------------------+-------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        ?|        ?|         2|          -|          -|     ?|    no    |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 4 
3 --> 2 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.80>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([5720 x i8]* %sm) nounwind, !map !335"   --->   Operation 5 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64* %smlen) nounwind, !map !341"   --->   Operation 6 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([3300 x i8]* %m) nounwind, !map !345"   --->   Operation 7 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %mlen) nounwind, !map !351"   --->   Operation 8 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([2544 x i8]* %sk) nounwind, !map !357"   --->   Operation 9 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !363"   --->   Operation 10 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([26 x i8]* @pqcrystals_dilithium) nounwind"   --->   Operation 11 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mlen_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %mlen) nounwind" [dilithium2/sign.c:204]   --->   Operation 12 'read' 'mlen_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln213 = trunc i64 %mlen_read to i13" [dilithium2/sign.c:213]   --->   Operation 13 'trunc' 'trunc_ln213' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.79ns)   --->   "%add_ln213 = add i13 -1, %trunc_ln213" [dilithium2/sign.c:213]   --->   Operation 14 'add' 'add_ln213' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln213_1 = trunc i64 %mlen_read to i14" [dilithium2/sign.c:213]   --->   Operation 15 'trunc' 'trunc_ln213_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.80ns)   --->   "%add_ln213_1 = add i14 2419, %trunc_ln213_1" [dilithium2/sign.c:213]   --->   Operation 16 'add' 'add_ln213_1' <Predicate = true> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (1.35ns)   --->   "br label %1" [dilithium2/sign.c:212]   --->   Operation 17 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.56>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%i_0 = phi i64 [ 0, %0 ], [ %i, %2 ]"   --->   Operation 18 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%trunc_ln212 = trunc i64 %i_0 to i14" [dilithium2/sign.c:212]   --->   Operation 19 'trunc' 'trunc_ln212' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln212_1 = trunc i64 %i_0 to i13" [dilithium2/sign.c:212]   --->   Operation 20 'trunc' 'trunc_ln212_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (2.34ns)   --->   "%icmp_ln212 = icmp eq i64 %i_0, %mlen_read" [dilithium2/sign.c:212]   --->   Operation 21 'icmp' 'icmp_ln212' <Predicate = true> <Delay = 2.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.34> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (2.99ns)   --->   "%i = add i64 1, %i_0" [dilithium2/sign.c:212]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %icmp_ln212, label %3, label %2" [dilithium2/sign.c:212]   --->   Operation 23 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.79ns)   --->   "%sub_ln213 = sub i13 %add_ln213, %trunc_ln212_1" [dilithium2/sign.c:213]   --->   Operation 24 'sub' 'sub_ln213' <Predicate = (!icmp_ln212)> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln213 = zext i13 %sub_ln213 to i64" [dilithium2/sign.c:213]   --->   Operation 25 'zext' 'zext_ln213' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%m_addr = getelementptr [3300 x i8]* %m, i64 0, i64 %zext_ln213" [dilithium2/sign.c:213]   --->   Operation 26 'getelementptr' 'm_addr' <Predicate = (!icmp_ln212)> <Delay = 0.00>
ST_2 : Operation 27 [2/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [dilithium2/sign.c:213]   --->   Operation 27 'load' 'm_load' <Predicate = (!icmp_ln212)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 28 [1/1] (1.80ns)   --->   "%sub_ln213_1 = sub i14 %add_ln213_1, %trunc_ln212" [dilithium2/sign.c:213]   --->   Operation 28 'sub' 'sub_ln213_1' <Predicate = (!icmp_ln212)> <Delay = 1.80> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [2/2] (0.00ns)   --->   "call fastcc void @pqcrystals_dilithium.20([5720 x i8]* %sm, i64 %mlen_read, [2544 x i8]* %sk) nounwind" [dilithium2/sign.c:214]   --->   Operation 29 'call' <Predicate = (icmp_ln212)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 30 [1/1] (2.99ns)   --->   "%add_ln215 = add i64 %mlen_read, 2420" [dilithium2/sign.c:215]   --->   Operation 30 'add' 'add_ln215' <Predicate = (icmp_ln212)> <Delay = 2.99> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "call void @_ssdm_op_Write.ap_auto.i64P(i64* %smlen, i64 %add_ln215) nounwind" [dilithium2/sign.c:215]   --->   Operation 31 'write' <Predicate = (icmp_ln212)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 5.54>
ST_3 : Operation 32 [1/2] (2.77ns)   --->   "%m_load = load i8* %m_addr, align 1" [dilithium2/sign.c:213]   --->   Operation 32 'load' 'm_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln213_1 = zext i14 %sub_ln213_1 to i64" [dilithium2/sign.c:213]   --->   Operation 33 'zext' 'zext_ln213_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%sm_addr = getelementptr [5720 x i8]* %sm, i64 0, i64 %zext_ln213_1" [dilithium2/sign.c:213]   --->   Operation 34 'getelementptr' 'sm_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (2.77ns)   --->   "store i8 %m_load, i8* %sm_addr, align 1" [dilithium2/sign.c:213]   --->   Operation 35 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "br label %1" [dilithium2/sign.c:212]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>

State 4 <SV = 2> <Delay = 0.00>
ST_4 : Operation 37 [1/2] (0.00ns)   --->   "call fastcc void @pqcrystals_dilithium.20([5720 x i8]* %sm, i64 %mlen_read, [2544 x i8]* %sk) nounwind" [dilithium2/sign.c:214]   --->   Operation 37 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "ret i32 0" [dilithium2/sign.c:216]   --->   Operation 38 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sm]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[22]; IO mode=ap_memory:ce=0
Port [ smlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ m]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ mlen]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sk]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ KeccakF_RoundConstan]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ zetas]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
specbitsmap_ln0   (specbitsmap  ) [ 00000]
spectopmodule_ln0 (spectopmodule) [ 00000]
mlen_read         (read         ) [ 00111]
trunc_ln213       (trunc        ) [ 00000]
add_ln213         (add          ) [ 00110]
trunc_ln213_1     (trunc        ) [ 00000]
add_ln213_1       (add          ) [ 00110]
br_ln212          (br           ) [ 01110]
i_0               (phi          ) [ 00100]
trunc_ln212       (trunc        ) [ 00000]
trunc_ln212_1     (trunc        ) [ 00000]
icmp_ln212        (icmp         ) [ 00110]
i                 (add          ) [ 01110]
br_ln212          (br           ) [ 00000]
sub_ln213         (sub          ) [ 00000]
zext_ln213        (zext         ) [ 00000]
m_addr            (getelementptr) [ 00010]
sub_ln213_1       (sub          ) [ 00010]
add_ln215         (add          ) [ 00000]
write_ln215       (write        ) [ 00000]
m_load            (load         ) [ 00000]
zext_ln213_1      (zext         ) [ 00000]
sm_addr           (getelementptr) [ 00000]
store_ln213       (store        ) [ 00000]
br_ln212          (br           ) [ 01110]
call_ln214        (call         ) [ 00000]
ret_ln216         (ret          ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sm">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sm"/><MemPortTyVec>2 2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="smlen">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="smlen"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="m">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="m"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="mlen">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mlen"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sk">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sk"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="KeccakF_RoundConstan">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstan"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zetas">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zetas"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="pqcrystals_dilithium"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pqcrystals_dilithium.20"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="mlen_read_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="64" slack="0"/>
<pin id="40" dir="0" index="1" bw="64" slack="0"/>
<pin id="41" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mlen_read/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="write_ln215_write_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="0" slack="0"/>
<pin id="46" dir="0" index="1" bw="64" slack="0"/>
<pin id="47" dir="0" index="2" bw="64" slack="0"/>
<pin id="48" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln215/2 "/>
</bind>
</comp>

<comp id="51" class="1004" name="m_addr_gep_fu_51">
<pin_list>
<pin id="52" dir="0" index="0" bw="8" slack="0"/>
<pin id="53" dir="0" index="1" bw="1" slack="0"/>
<pin id="54" dir="0" index="2" bw="13" slack="0"/>
<pin id="55" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="m_addr/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="grp_access_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="12" slack="0"/>
<pin id="60" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="61" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="62" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="m_load/2 "/>
</bind>
</comp>

<comp id="64" class="1004" name="sm_addr_gep_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="8" slack="0"/>
<pin id="66" dir="0" index="1" bw="1" slack="0"/>
<pin id="67" dir="0" index="2" bw="14" slack="0"/>
<pin id="68" dir="1" index="3" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="sm_addr/3 "/>
</bind>
</comp>

<comp id="71" class="1004" name="store_ln213_access_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="13" slack="0"/>
<pin id="73" dir="0" index="1" bw="8" slack="0"/>
<pin id="74" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="75" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln213/3 "/>
</bind>
</comp>

<comp id="78" class="1005" name="i_0_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="64" slack="1"/>
<pin id="80" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="i_0 (phireg) "/>
</bind>
</comp>

<comp id="82" class="1004" name="i_0_phi_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="1"/>
<pin id="84" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="85" dir="0" index="2" bw="64" slack="0"/>
<pin id="86" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="87" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i_0/2 "/>
</bind>
</comp>

<comp id="89" class="1004" name="grp_pqcrystals_dilithium_20_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="0" slack="0"/>
<pin id="91" dir="0" index="1" bw="8" slack="0"/>
<pin id="92" dir="0" index="2" bw="64" slack="1"/>
<pin id="93" dir="0" index="3" bw="8" slack="0"/>
<pin id="94" dir="0" index="4" bw="64" slack="0"/>
<pin id="95" dir="0" index="5" bw="23" slack="0"/>
<pin id="96" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln214/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="trunc_ln213_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="64" slack="0"/>
<pin id="104" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln213/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add_ln213_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="13" slack="0"/>
<pin id="109" dir="1" index="2" bw="13" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="trunc_ln213_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="64" slack="0"/>
<pin id="114" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln213_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="add_ln213_1_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="13" slack="0"/>
<pin id="118" dir="0" index="1" bw="14" slack="0"/>
<pin id="119" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln213_1/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="trunc_ln212_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="64" slack="0"/>
<pin id="124" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln212/2 "/>
</bind>
</comp>

<comp id="126" class="1004" name="trunc_ln212_1_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln212_1/2 "/>
</bind>
</comp>

<comp id="130" class="1004" name="icmp_ln212_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="64" slack="0"/>
<pin id="132" dir="0" index="1" bw="64" slack="1"/>
<pin id="133" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln212/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="64" slack="0"/>
<pin id="138" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="sub_ln213_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="13" slack="1"/>
<pin id="143" dir="0" index="1" bw="13" slack="0"/>
<pin id="144" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213/2 "/>
</bind>
</comp>

<comp id="146" class="1004" name="zext_ln213_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="13" slack="0"/>
<pin id="148" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="sub_ln213_1_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="14" slack="1"/>
<pin id="153" dir="0" index="1" bw="14" slack="0"/>
<pin id="154" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln213_1/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="add_ln215_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="1"/>
<pin id="158" dir="0" index="1" bw="13" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln215/2 "/>
</bind>
</comp>

<comp id="162" class="1004" name="zext_ln213_1_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="14" slack="1"/>
<pin id="164" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln213_1/3 "/>
</bind>
</comp>

<comp id="166" class="1005" name="mlen_read_reg_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="64" slack="1"/>
<pin id="168" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mlen_read "/>
</bind>
</comp>

<comp id="173" class="1005" name="add_ln213_reg_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="13" slack="1"/>
<pin id="175" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="add_ln213 "/>
</bind>
</comp>

<comp id="178" class="1005" name="add_ln213_1_reg_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="14" slack="1"/>
<pin id="180" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="add_ln213_1 "/>
</bind>
</comp>

<comp id="186" class="1005" name="i_reg_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="191" class="1005" name="m_addr_reg_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="12" slack="1"/>
<pin id="193" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="m_addr "/>
</bind>
</comp>

<comp id="196" class="1005" name="sub_ln213_1_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="14" slack="1"/>
<pin id="198" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln213_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="22" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="49"><net_src comp="36" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="50"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="56"><net_src comp="4" pin="0"/><net_sink comp="51" pin=0"/></net>

<net id="57"><net_src comp="28" pin="0"/><net_sink comp="51" pin=1"/></net>

<net id="63"><net_src comp="51" pin="3"/><net_sink comp="58" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="70"><net_src comp="28" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="76"><net_src comp="58" pin="3"/><net_sink comp="71" pin=1"/></net>

<net id="77"><net_src comp="64" pin="3"/><net_sink comp="71" pin=0"/></net>

<net id="81"><net_src comp="28" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="78" pin="1"/><net_sink comp="82" pin=0"/></net>

<net id="97"><net_src comp="32" pin="0"/><net_sink comp="89" pin=0"/></net>

<net id="98"><net_src comp="0" pin="0"/><net_sink comp="89" pin=1"/></net>

<net id="99"><net_src comp="8" pin="0"/><net_sink comp="89" pin=3"/></net>

<net id="100"><net_src comp="10" pin="0"/><net_sink comp="89" pin=4"/></net>

<net id="101"><net_src comp="12" pin="0"/><net_sink comp="89" pin=5"/></net>

<net id="105"><net_src comp="38" pin="2"/><net_sink comp="102" pin=0"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="102" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="115"><net_src comp="38" pin="2"/><net_sink comp="112" pin=0"/></net>

<net id="120"><net_src comp="26" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="121"><net_src comp="112" pin="1"/><net_sink comp="116" pin=1"/></net>

<net id="125"><net_src comp="82" pin="4"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="82" pin="4"/><net_sink comp="126" pin=0"/></net>

<net id="134"><net_src comp="82" pin="4"/><net_sink comp="130" pin=0"/></net>

<net id="139"><net_src comp="30" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="82" pin="4"/><net_sink comp="135" pin=1"/></net>

<net id="145"><net_src comp="126" pin="1"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="141" pin="2"/><net_sink comp="146" pin=0"/></net>

<net id="150"><net_src comp="146" pin="1"/><net_sink comp="51" pin=2"/></net>

<net id="155"><net_src comp="122" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="160"><net_src comp="34" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="161"><net_src comp="156" pin="2"/><net_sink comp="44" pin=2"/></net>

<net id="165"><net_src comp="162" pin="1"/><net_sink comp="64" pin=2"/></net>

<net id="169"><net_src comp="38" pin="2"/><net_sink comp="166" pin=0"/></net>

<net id="170"><net_src comp="166" pin="1"/><net_sink comp="130" pin=1"/></net>

<net id="171"><net_src comp="166" pin="1"/><net_sink comp="89" pin=2"/></net>

<net id="172"><net_src comp="166" pin="1"/><net_sink comp="156" pin=0"/></net>

<net id="176"><net_src comp="106" pin="2"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="181"><net_src comp="116" pin="2"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="189"><net_src comp="135" pin="2"/><net_sink comp="186" pin=0"/></net>

<net id="190"><net_src comp="186" pin="1"/><net_sink comp="82" pin=2"/></net>

<net id="194"><net_src comp="51" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="195"><net_src comp="191" pin="1"/><net_sink comp="58" pin=0"/></net>

<net id="199"><net_src comp="151" pin="2"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="162" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sm | {2 3 4 }
	Port: smlen | {2 }
 - Input state : 
	Port: pqcrystals_dilithium2_ref : sm | {2 4 }
	Port: pqcrystals_dilithium2_ref : m | {2 3 }
	Port: pqcrystals_dilithium2_ref : mlen | {1 }
	Port: pqcrystals_dilithium2_ref : sk | {2 4 }
	Port: pqcrystals_dilithium2_ref : KeccakF_RoundConstan | {2 4 }
	Port: pqcrystals_dilithium2_ref : zetas | {2 4 }
  - Chain level:
	State 1
		add_ln213 : 1
		add_ln213_1 : 1
	State 2
		trunc_ln212 : 1
		trunc_ln212_1 : 1
		icmp_ln212 : 1
		i : 1
		br_ln212 : 2
		sub_ln213 : 2
		zext_ln213 : 3
		m_addr : 4
		m_load : 5
		sub_ln213_1 : 2
		write_ln215 : 1
	State 3
		sm_addr : 1
		store_ln213 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
| Operation|          Functional Unit          |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   call   | grp_pqcrystals_dilithium_20_fu_89 |    49   |    88   | 356.482 |  35884  |  99366  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |          add_ln213_fu_106         |    0    |    0    |    0    |    0    |    20   |    0    |
|    add   |         add_ln213_1_fu_116        |    0    |    0    |    0    |    0    |    21   |    0    |
|          |              i_fu_135             |    0    |    0    |    0    |    0    |    71   |    0    |
|          |          add_ln215_fu_156         |    0    |    0    |    0    |    0    |    71   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|    sub   |          sub_ln213_fu_141         |    0    |    0    |    0    |    0    |    20   |    0    |
|          |         sub_ln213_1_fu_151        |    0    |    0    |    0    |    0    |    21   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   icmp   |         icmp_ln212_fu_130         |    0    |    0    |    0    |    0    |    29   |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   read   |        mlen_read_read_fu_38       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   write  |      write_ln215_write_fu_44      |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|          |         trunc_ln213_fu_102        |    0    |    0    |    0    |    0    |    0    |    0    |
|   trunc  |        trunc_ln213_1_fu_112       |    0    |    0    |    0    |    0    |    0    |    0    |
|          |         trunc_ln212_fu_122        |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        trunc_ln212_1_fu_126       |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   zext   |         zext_ln213_fu_146         |    0    |    0    |    0    |    0    |    0    |    0    |
|          |        zext_ln213_1_fu_162        |    0    |    0    |    0    |    0    |    0    |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                                   |    49   |    88   | 356.482 |  35884  |  99619  |    0    |
|----------|-----------------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+--------------------+--------+--------+--------+
|                    |  BRAM  |   FF   |   LUT  |
+--------------------+--------+--------+--------+
|KeccakF_RoundConstan|    2   |    0   |    0   |
|        zetas       |    1   |    0   |    0   |
+--------------------+--------+--------+--------+
|        Total       |    3   |    0   |    0   |
+--------------------+--------+--------+--------+

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|add_ln213_1_reg_178|   14   |
| add_ln213_reg_173 |   13   |
|     i_0_reg_78    |   64   |
|     i_reg_186     |   64   |
|   m_addr_reg_191  |   12   |
| mlen_read_reg_166 |   64   |
|sub_ln213_1_reg_196|   14   |
+-------------------+--------+
|       Total       |   245  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_58 |  p0  |   2  |  12  |   24   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||   1.35  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |   49   |   88   |   356  |  35884 |  99619 |    0   |
|   Memory  |    3   |    -   |    -   |    0   |    0   |    -   |
|Multiplexer|    -   |    -   |    1   |    -   |    9   |    -   |
|  Register |    -   |    -   |    -   |   245  |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   52   |   88   |   357  |  36129 |  99628 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
