rm -rf rpt
mkdir rpt
dc_shell -f ./scripts/dc/dc_script.tcl

Warning:  Site Information is not available ... Have you run install_site?


                      Design Compiler Graphical
                            DC Ultra (TM)
                             DFTMAX (TM)
                         Power Compiler (TM)
                           DesignWare (R)
                           DC Expert (TM)
                         Design Vision (TM)
                          HDL Compiler (TM)
                         VHDL Compiler (TM)
                            DFT Compiler
                        Library Compiler (TM)
                         Design Compiler(R)

            Version J-2014.09 for RHEL64 -- Aug 25, 2014
               Copyright (c) 1988-2014 Synopsys, Inc.

This software and the associated documentation are confidential and 
proprietary to Synopsys, Inc. Your use or disclosure of this software 
is subject to the terms and conditions of a written license agreement 
between you, or your company, and Synopsys, Inc.

Initializing...
#START
source variables.tcl
clk
set rpt_path "./rpt"
./rpt
#set search_path "./lib"
set search_path "./lib /tools/synopsys/synthesis/j201409/libraries/syn/ ./src ./"
./lib /tools/synopsys/synthesis/j201409/libraries/syn/ ./src ./
set hdlin_preserve_sequential true
true
switch $current_library {
  ARM_180nm_rvt {
    set synthetic_library "sc7_ch018ic_base_rvt_tt_typ_max_1p80v_25c.db"
    set link_library "sc7_ch018ic_base_rvt_tt_typ_max_1p80v_25c.db"
    set target_library "sc7_ch018ic_base_rvt_tt_typ_max_1p80v_25c.db"
    report_lib "sc7_ch018ic_base_rvt_tt_typ_max_1p80v_25c.db"
  }

  ARM_180nm_sc7 {
    set synthetic_library "scx_csm_18ic_tt_1p8v_25c.db"
    set link_library "scx_csm_18ic_tt_1p8v_25c.db"
    set target_library "scx_csm_18ic_tt_1p8v_25c.db"
    report_lib "scx_csm_18ic_tt_1p8v_25c.db"
  }

  Synopsys_Educational {
    set synthetic_library "saed32hvt_tt0p85v25c.db"
    set link_library "saed32hvt_tt0p85v25c.db"
    set target_library "saed32hvt_tt0p85v25c.db"
    report_lib "saed32hvt_tt0p85v25c.db"
  }

  default {
    set synthetic_library "NanGate_15nm_OCL.db"
    set link_library "NanGate_15nm_OCL.db"
    set target_library "NanGate_15nm_OCL.db"
    report_lib "NanGate_15nm_OCL.db"
  }
}
Warning: The 'NanGate_15nm_OCL.db' library has not been read in yet. (UIL-3)
0
# Multicore setting
#set multi_core_enable_analysis
# 15 is the maximum availalbe number of cores in DC
set_host_options -max_cores 15
1
#Read Files
source ./file_list.tcl
/nethome/dzuberi3/lab3-files/src/systolic_array.v /nethome/dzuberi3/lab3-files/src/mac_unit.v /nethome/dzuberi3/lab3-files/src/buffer1.v /nethome/dzuberi3/lab3-files/src/buffern.v
analyze -format verilog $verilog_files
Running PRESTO HDLC
Compiling source file /nethome/dzuberi3/lab3-files/src/systolic_array.v
Compiling source file /nethome/dzuberi3/lab3-files/src/mac_unit.v
Compiling source file /nethome/dzuberi3/lab3-files/src/buffer1.v
Compiling source file /nethome/dzuberi3/lab3-files/src/buffern.v
Presto compilation completed successfully.
Loading db file '/nethome/dzuberi3/lab3-files/synth/lib/NanGate_15nm_OCL.db'
1
elaborate $top_level
Loading db file '/tools/synopsys/synthesis/j201409/libraries/syn/gtech.db'
Loading db file '/tools/synopsys/synthesis/j201409/libraries/syn/standard.sldb'
  Loading link library 'NanGate_15nm_OCL'
  Loading link library 'gtech'
Running PRESTO HDLC
Warning:  /nethome/dzuberi3/lab3-files/src/systolic_array.v:109: signed to unsigned conversion occurs. (VER-318)

Inferred memory devices in process
	in routine systolic_array line 99 in file
		'/nethome/dzuberi3/lab3-files/src/systolic_array.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  cycles_count_reg   | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|  compute_done_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'systolic_array'.
Information: Building the design 'buffern' instantiated from design 'systolic_array' with
	the parameters "WORD_SIZE=8,LENGTH=1". (HDL-193)
Presto compilation completed successfully.
Information: Building the design 'MAC' instantiated from design 'systolic_array' with
	the parameters "IN_WORD_SIZE=8,OUT_WORD_SIZE=16". (HDL-193)

Inferred memory devices in process
	in routine MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16 line 27 in file
		'/nethome/dzuberi3/lab3-files/src/mac_unit.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |  16   |  Y  | N  | Y  | N  | N  | N  | N  |
|      a_fwd_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|      b_fwd_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Information: Building the design 'buffer1' instantiated from design 'buffern_WORD_SIZE8_LENGTH1' with
	the parameters "WORD_SIZE=8". (HDL-193)

Inferred memory devices in process
	in routine buffer1_WORD_SIZE8 line 14 in file
		'/nethome/dzuberi3/lab3-files/src/buffer1.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|       out_reg       | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
1
link

  Linking design 'systolic_array'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  NanGate_15nm_OCL (library)  /nethome/dzuberi3/lab3-files/synth/lib/NanGate_15nm_OCL.db

1
uniquify
Information: Uniquified 2 instances of design 'buffern_WORD_SIZE8_LENGTH1'. (OPT-1056)
Information: Uniquified 4 instances of design 'MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16'. (OPT-1056)
Information: Uniquified 2 instances of design 'buffer1_WORD_SIZE8'. (OPT-1056)
1
source ./scripts/dc/dc_timing.sdc
1
check_design
 
****************************************
check_design summary:
Version:     J-2014.09
Date:        Thu Feb 21 21:49:28 2019
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               1
    Cells do not drive (LINT-1)                                     1

Nets                                                               32
    Unloaded nets (LINT-2)                                         32
--------------------------------------------------------------------------------

Warning: In design 'systolic_array', cell 'B_3' does not drive any nets. (LINT-1)
Warning: In design 'systolic_array', net 'top_fwd[47]' driven by pin 'gen3[1].gen4[1].mac_inst/b_fwd[7]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'top_fwd[46]' driven by pin 'gen3[1].gen4[1].mac_inst/b_fwd[6]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'top_fwd[45]' driven by pin 'gen3[1].gen4[1].mac_inst/b_fwd[5]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'top_fwd[44]' driven by pin 'gen3[1].gen4[1].mac_inst/b_fwd[4]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'top_fwd[43]' driven by pin 'gen3[1].gen4[1].mac_inst/b_fwd[3]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'top_fwd[42]' driven by pin 'gen3[1].gen4[1].mac_inst/b_fwd[2]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'top_fwd[41]' driven by pin 'gen3[1].gen4[1].mac_inst/b_fwd[1]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'top_fwd[40]' driven by pin 'gen3[1].gen4[1].mac_inst/b_fwd[0]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'top_fwd[39]' driven by pin 'gen3[1].gen4[0].mac_inst/b_fwd[7]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'top_fwd[38]' driven by pin 'gen3[1].gen4[0].mac_inst/b_fwd[6]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'top_fwd[37]' driven by pin 'gen3[1].gen4[0].mac_inst/b_fwd[5]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'top_fwd[36]' driven by pin 'gen3[1].gen4[0].mac_inst/b_fwd[4]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'top_fwd[35]' driven by pin 'gen3[1].gen4[0].mac_inst/b_fwd[3]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'top_fwd[34]' driven by pin 'gen3[1].gen4[0].mac_inst/b_fwd[2]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'top_fwd[33]' driven by pin 'gen3[1].gen4[0].mac_inst/b_fwd[1]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'top_fwd[32]' driven by pin 'gen3[1].gen4[0].mac_inst/b_fwd[0]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'left_fwd[47]' driven by pin 'gen3[1].gen4[1].mac_inst/a_fwd[7]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'left_fwd[46]' driven by pin 'gen3[1].gen4[1].mac_inst/a_fwd[6]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'left_fwd[45]' driven by pin 'gen3[1].gen4[1].mac_inst/a_fwd[5]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'left_fwd[44]' driven by pin 'gen3[1].gen4[1].mac_inst/a_fwd[4]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'left_fwd[43]' driven by pin 'gen3[1].gen4[1].mac_inst/a_fwd[3]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'left_fwd[42]' driven by pin 'gen3[1].gen4[1].mac_inst/a_fwd[2]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'left_fwd[41]' driven by pin 'gen3[1].gen4[1].mac_inst/a_fwd[1]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'left_fwd[40]' driven by pin 'gen3[1].gen4[1].mac_inst/a_fwd[0]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'left_fwd[39]' driven by pin 'gen3[0].gen4[1].mac_inst/a_fwd[7]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'left_fwd[38]' driven by pin 'gen3[0].gen4[1].mac_inst/a_fwd[6]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'left_fwd[37]' driven by pin 'gen3[0].gen4[1].mac_inst/a_fwd[5]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'left_fwd[36]' driven by pin 'gen3[0].gen4[1].mac_inst/a_fwd[4]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'left_fwd[35]' driven by pin 'gen3[0].gen4[1].mac_inst/a_fwd[3]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'left_fwd[34]' driven by pin 'gen3[0].gen4[1].mac_inst/a_fwd[2]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'left_fwd[33]' driven by pin 'gen3[0].gen4[1].mac_inst/a_fwd[1]' has no loads. (LINT-2)
Warning: In design 'systolic_array', net 'left_fwd[32]' driven by pin 'gen3[0].gen4[1].mac_inst/a_fwd[0]' has no loads. (LINT-2)
1
# Load in the timing constraint file
update_timing
Information: Updating design information... (UID-85)
1
compile -map_effort medium 
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | J-2014.09-DWBB_201409.0 |     *     |
| Licensed DW Building Blocks        |                         |           |
| NanGate_15nm_OCL                   | revision 1.0            |           |
============================================================================


Information: There are 33 potential problems in your design. Please run 'check_design' for more information. (LINT-99)



  Beginning Pass 1 Mapping
  ------------------------
  Processing 'MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0'
  Processing 'buffer1_WORD_SIZE8_0'
  Processing 'buffern_WORD_SIZE8_LENGTH1_0'
  Processing 'systolic_array'

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'systolic_array_DW01_cmp2_0'
  Processing 'systolic_array_DW01_inc_0'
  Processing 'MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_0'
  Processing 'MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0'
  Processing 'MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1'
  Processing 'MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW01_add_0'
  Processing 'MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0'
  Processing 'MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW01_add_1'
  Processing 'MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW01_add_0'
  Processing 'MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0'
  Processing 'MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW01_add_1'
  Processing 'MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW01_add_0'
  Processing 'MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0'
  Processing 'MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW01_add_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03     672.1      0.00       0.0       0.0                          
    0:00:03     672.1      0.00       0.0       0.0                          
    0:00:03     672.1      0.00       0.0       0.0                          
    0:00:03     672.1      0.00       0.0       0.0                          
    0:00:03     672.1      0.00       0.0       0.0                          
    0:00:03     640.9      0.00       0.0       0.0                          
    0:00:03     640.9      0.00       0.0       0.0                          
    0:00:03     640.9      0.00       0.0       0.0                          
    0:00:03     640.9      0.00       0.0       0.0                          
    0:00:03     640.9      0.00       0.0       0.0                          
    0:00:03     640.9      0.00       0.0       0.0                          
    0:00:03     640.9      0.00       0.0       0.0                          
    0:00:03     640.9      0.00       0.0       0.0                          



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:03     640.9      0.00       0.0       0.0                          
    0:00:03     640.9      0.00       0.0       0.0                          
    0:00:03     638.0      0.00       0.0       0.0                          


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:04     638.0      0.00       0.0       0.0                          
    0:00:04     638.0      0.00       0.0       0.0                          
    0:00:04     638.0      0.00       0.0       0.0                          
    0:00:04     638.0      0.00       0.0       0.0                          
    0:00:04     638.0      0.00       0.0       0.0                          
    0:00:04     638.0      0.00       0.0       0.0                          
    0:00:04     638.0      0.00       0.0       0.0                          
    0:00:04     638.0      0.00       0.0       0.0                          
    0:00:04     638.0      0.00       0.0       0.0                          
    0:00:04     638.0      0.00       0.0       0.0                          
    0:00:04     638.0      0.00       0.0       0.0                          
Loading db file '/nethome/dzuberi3/lab3-files/synth/lib/NanGate_15nm_OCL.db'

  Optimization Complete
  ---------------------
1
#compile_ultra -timing_high_effort_script -no_autoungroup
change_names -rules verilog -hierarchy -verbose

Design          Type    Object                  New Name
--------------------------------------------------------------------------------
systolic_array  cell    cycles_count_reg[0]     cycles_count_reg_0_
systolic_array  cell    cycles_count_reg[1]     cycles_count_reg_1_
systolic_array  cell    cycles_count_reg[2]     cycles_count_reg_2_
systolic_array  cell    cycles_count_reg[3]     cycles_count_reg_3_
systolic_array  cell    cycles_count_reg[4]     cycles_count_reg_4_
systolic_array  cell    cycles_count_reg[5]     cycles_count_reg_5_
systolic_array  cell    cycles_count_reg[6]     cycles_count_reg_6_
systolic_array  cell    cycles_count_reg[7]     cycles_count_reg_7_
systolic_array  cell    cycles_count_reg[8]     cycles_count_reg_8_
systolic_array  cell    cycles_count_reg[9]     cycles_count_reg_9_
systolic_array  cell    cycles_count_reg[10]    cycles_count_reg_10_
systolic_array  cell    cycles_count_reg[11]    cycles_count_reg_11_
systolic_array  cell    cycles_count_reg[12]    cycles_count_reg_12_
systolic_array  cell    cycles_count_reg[13]    cycles_count_reg_13_
systolic_array  cell    cycles_count_reg[14]    cycles_count_reg_14_
systolic_array  cell    cycles_count_reg[15]    cycles_count_reg_15_
systolic_array  cell    gen1[1].buffer_inst_c   gen1_1__buffer_inst_c
systolic_array  cell    gen2[1].buffer_inst_r   gen2_1__buffer_inst_r
systolic_array  cell    gen3[0].gen4[0].mac_inst gen3_0__gen4_0__mac_inst
systolic_array  cell    gen3[0].gen4[1].mac_inst gen3_0__gen4_1__mac_inst
systolic_array  cell    gen3[1].gen4[0].mac_inst gen3_1__gen4_0__mac_inst
systolic_array  cell    gen3[1].gen4[1].mac_inst gen3_1__gen4_1__mac_inst
buffern_WORD_SIZE8_LENGTH1_1 cell gen1[0].buffer gen1_0__buffer
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell b_fwd_reg[7] b_fwd_reg_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell b_fwd_reg[6] b_fwd_reg_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell b_fwd_reg[5] b_fwd_reg_5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell b_fwd_reg[4] b_fwd_reg_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell b_fwd_reg[3] b_fwd_reg_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell b_fwd_reg[2] b_fwd_reg_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell b_fwd_reg[1] b_fwd_reg_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell b_fwd_reg[0] b_fwd_reg_0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell a_fwd_reg[7] a_fwd_reg_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell a_fwd_reg[6] a_fwd_reg_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell a_fwd_reg[5] a_fwd_reg_5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell a_fwd_reg[4] a_fwd_reg_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell a_fwd_reg[3] a_fwd_reg_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell a_fwd_reg[2] a_fwd_reg_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell a_fwd_reg[1] a_fwd_reg_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell a_fwd_reg[0] a_fwd_reg_0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell out_reg[15] out_reg_15_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell out_reg[14] out_reg_14_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell out_reg[13] out_reg_13_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell out_reg[12] out_reg_12_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell out_reg[11] out_reg_11_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell out_reg[10] out_reg_10_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell out_reg[9] out_reg_9_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell out_reg[8] out_reg_8_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell out_reg[7] out_reg_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell out_reg[6] out_reg_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell out_reg[5] out_reg_5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell out_reg[4] out_reg_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell out_reg[3] out_reg_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell out_reg[2] out_reg_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell out_reg[1] out_reg_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 cell out_reg[0] out_reg_0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 net mult_out[9] mult_out_9_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 net mult_out[8] mult_out_8_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 net mult_out[7] mult_out_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 net mult_out[6] mult_out_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 net mult_out[5] mult_out_5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 net mult_out[4] mult_out_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 net mult_out[3] mult_out_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 net mult_out[2] mult_out_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 net mult_out[1] mult_out_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 net mult_out[15] mult_out_15_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 net mult_out[14] mult_out_14_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 net mult_out[13] mult_out_13_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 net mult_out[12] mult_out_12_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 net mult_out[11] mult_out_11_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 net mult_out[10] mult_out_10_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3 net mult_out[0] mult_out_0_
buffer1_WORD_SIZE8_1 cell out_reg[7]            out_reg_7_
buffer1_WORD_SIZE8_1 cell out_reg[6]            out_reg_6_
buffer1_WORD_SIZE8_1 cell out_reg[5]            out_reg_5_
buffer1_WORD_SIZE8_1 cell out_reg[4]            out_reg_4_
buffer1_WORD_SIZE8_1 cell out_reg[3]            out_reg_3_
buffer1_WORD_SIZE8_1 cell out_reg[2]            out_reg_2_
buffer1_WORD_SIZE8_1 cell out_reg[1]            out_reg_1_
buffer1_WORD_SIZE8_1 cell out_reg[0]            out_reg_0_
buffern_WORD_SIZE8_LENGTH1_0 cell gen1[0].buffer gen1_0__buffer
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell b_fwd_reg[7] b_fwd_reg_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell b_fwd_reg[6] b_fwd_reg_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell b_fwd_reg[5] b_fwd_reg_5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell b_fwd_reg[4] b_fwd_reg_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell b_fwd_reg[3] b_fwd_reg_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell b_fwd_reg[2] b_fwd_reg_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell b_fwd_reg[1] b_fwd_reg_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell b_fwd_reg[0] b_fwd_reg_0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell a_fwd_reg[7] a_fwd_reg_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell a_fwd_reg[6] a_fwd_reg_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell a_fwd_reg[5] a_fwd_reg_5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell a_fwd_reg[4] a_fwd_reg_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell a_fwd_reg[3] a_fwd_reg_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell a_fwd_reg[2] a_fwd_reg_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell a_fwd_reg[1] a_fwd_reg_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell a_fwd_reg[0] a_fwd_reg_0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell out_reg[15] out_reg_15_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell out_reg[14] out_reg_14_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell out_reg[13] out_reg_13_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell out_reg[12] out_reg_12_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell out_reg[11] out_reg_11_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell out_reg[10] out_reg_10_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell out_reg[9] out_reg_9_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell out_reg[8] out_reg_8_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell out_reg[7] out_reg_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell out_reg[6] out_reg_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell out_reg[5] out_reg_5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell out_reg[4] out_reg_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell out_reg[3] out_reg_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell out_reg[2] out_reg_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell out_reg[1] out_reg_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 cell out_reg[0] out_reg_0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 net mult_out[9] mult_out_9_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 net mult_out[8] mult_out_8_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 net mult_out[7] mult_out_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 net mult_out[6] mult_out_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 net mult_out[5] mult_out_5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 net mult_out[4] mult_out_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 net mult_out[3] mult_out_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 net mult_out[2] mult_out_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 net mult_out[1] mult_out_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 net mult_out[15] mult_out_15_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 net mult_out[14] mult_out_14_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 net mult_out[13] mult_out_13_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 net mult_out[12] mult_out_12_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 net mult_out[11] mult_out_11_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 net mult_out[10] mult_out_10_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0 net mult_out[0] mult_out_0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell b_fwd_reg[7] b_fwd_reg_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell b_fwd_reg[6] b_fwd_reg_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell b_fwd_reg[5] b_fwd_reg_5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell b_fwd_reg[4] b_fwd_reg_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell b_fwd_reg[3] b_fwd_reg_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell b_fwd_reg[2] b_fwd_reg_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell b_fwd_reg[1] b_fwd_reg_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell b_fwd_reg[0] b_fwd_reg_0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell a_fwd_reg[7] a_fwd_reg_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell a_fwd_reg[6] a_fwd_reg_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell a_fwd_reg[5] a_fwd_reg_5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell a_fwd_reg[4] a_fwd_reg_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell a_fwd_reg[3] a_fwd_reg_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell a_fwd_reg[2] a_fwd_reg_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell a_fwd_reg[1] a_fwd_reg_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell a_fwd_reg[0] a_fwd_reg_0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell out_reg[15] out_reg_15_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell out_reg[14] out_reg_14_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell out_reg[13] out_reg_13_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell out_reg[12] out_reg_12_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell out_reg[11] out_reg_11_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell out_reg[10] out_reg_10_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell out_reg[9] out_reg_9_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell out_reg[8] out_reg_8_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell out_reg[7] out_reg_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell out_reg[6] out_reg_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell out_reg[5] out_reg_5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell out_reg[4] out_reg_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell out_reg[3] out_reg_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell out_reg[2] out_reg_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell out_reg[1] out_reg_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 cell out_reg[0] out_reg_0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 net mult_out[9] mult_out_9_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 net mult_out[8] mult_out_8_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 net mult_out[7] mult_out_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 net mult_out[6] mult_out_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 net mult_out[5] mult_out_5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 net mult_out[4] mult_out_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 net mult_out[3] mult_out_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 net mult_out[2] mult_out_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 net mult_out[1] mult_out_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 net mult_out[15] mult_out_15_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 net mult_out[14] mult_out_14_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 net mult_out[13] mult_out_13_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 net mult_out[12] mult_out_12_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 net mult_out[11] mult_out_11_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 net mult_out[10] mult_out_10_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1 net mult_out[0] mult_out_0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell b_fwd_reg[7] b_fwd_reg_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell b_fwd_reg[6] b_fwd_reg_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell b_fwd_reg[5] b_fwd_reg_5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell b_fwd_reg[4] b_fwd_reg_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell b_fwd_reg[3] b_fwd_reg_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell b_fwd_reg[2] b_fwd_reg_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell b_fwd_reg[1] b_fwd_reg_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell b_fwd_reg[0] b_fwd_reg_0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell a_fwd_reg[7] a_fwd_reg_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell a_fwd_reg[6] a_fwd_reg_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell a_fwd_reg[5] a_fwd_reg_5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell a_fwd_reg[4] a_fwd_reg_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell a_fwd_reg[3] a_fwd_reg_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell a_fwd_reg[2] a_fwd_reg_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell a_fwd_reg[1] a_fwd_reg_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell a_fwd_reg[0] a_fwd_reg_0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell out_reg[15] out_reg_15_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell out_reg[14] out_reg_14_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell out_reg[13] out_reg_13_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell out_reg[12] out_reg_12_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell out_reg[11] out_reg_11_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell out_reg[10] out_reg_10_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell out_reg[9] out_reg_9_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell out_reg[8] out_reg_8_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell out_reg[7] out_reg_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell out_reg[6] out_reg_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell out_reg[5] out_reg_5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell out_reg[4] out_reg_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell out_reg[3] out_reg_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell out_reg[2] out_reg_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell out_reg[1] out_reg_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 cell out_reg[0] out_reg_0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 net mult_out[9] mult_out_9_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 net mult_out[8] mult_out_8_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 net mult_out[7] mult_out_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 net mult_out[6] mult_out_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 net mult_out[5] mult_out_5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 net mult_out[4] mult_out_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 net mult_out[3] mult_out_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 net mult_out[2] mult_out_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 net mult_out[1] mult_out_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 net mult_out[15] mult_out_15_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 net mult_out[14] mult_out_14_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 net mult_out[13] mult_out_13_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 net mult_out[12] mult_out_12_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 net mult_out[11] mult_out_11_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 net mult_out[10] mult_out_10_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2 net mult_out[0] mult_out_0_
buffer1_WORD_SIZE8_0 cell out_reg[7]            out_reg_7_
buffer1_WORD_SIZE8_0 cell out_reg[6]            out_reg_6_
buffer1_WORD_SIZE8_0 cell out_reg[5]            out_reg_5_
buffer1_WORD_SIZE8_0 cell out_reg[4]            out_reg_4_
buffer1_WORD_SIZE8_0 cell out_reg[3]            out_reg_3_
buffer1_WORD_SIZE8_0 cell out_reg[2]            out_reg_2_
buffer1_WORD_SIZE8_0 cell out_reg[1]            out_reg_1_
buffer1_WORD_SIZE8_0 cell out_reg[0]            out_reg_0_
Warning: The specified replacement character (_) is conflicting with the specified allowed or restricted character.   (UCN-4)
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net *Logic0* n_Logic0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[7][7] ab_7__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[7][6] ab_7__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[7][5] ab_7__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[7][4] ab_7__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[7][3] ab_7__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[7][2] ab_7__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[7][1] ab_7__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[7][0] ab_7__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[6][7] ab_6__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[6][6] ab_6__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[6][5] ab_6__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[6][4] ab_6__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[6][3] ab_6__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[6][2] ab_6__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[6][1] ab_6__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[6][0] ab_6__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[5][7] ab_5__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[5][6] ab_5__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[5][5] ab_5__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[5][4] ab_5__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[5][3] ab_5__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[5][2] ab_5__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[5][1] ab_5__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[5][0] ab_5__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[4][7] ab_4__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[4][6] ab_4__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[4][5] ab_4__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[4][4] ab_4__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[4][3] ab_4__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[4][2] ab_4__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[4][1] ab_4__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[4][0] ab_4__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[3][7] ab_3__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[3][6] ab_3__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[3][5] ab_3__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[3][4] ab_3__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[3][3] ab_3__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[3][2] ab_3__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[3][1] ab_3__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[3][0] ab_3__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[2][7] ab_2__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[2][6] ab_2__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[2][5] ab_2__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[2][4] ab_2__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[2][3] ab_2__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[2][2] ab_2__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[2][1] ab_2__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[2][0] ab_2__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[1][7] ab_1__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[1][6] ab_1__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[1][5] ab_1__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[1][4] ab_1__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[1][3] ab_1__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[1][2] ab_1__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[1][1] ab_1__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[1][0] ab_1__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[0][7] ab_0__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[0][6] ab_0__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[0][5] ab_0__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[0][4] ab_0__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[0][3] ab_0__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[0][2] ab_0__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net ab[0][1] ab_0__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[7][6] CARRYB_7__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[7][5] CARRYB_7__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[7][4] CARRYB_7__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[7][3] CARRYB_7__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[7][2] CARRYB_7__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[7][1] CARRYB_7__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[7][0] CARRYB_7__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[6][6] CARRYB_6__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[6][5] CARRYB_6__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[6][4] CARRYB_6__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[6][3] CARRYB_6__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[6][2] CARRYB_6__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[6][1] CARRYB_6__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[6][0] CARRYB_6__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[5][6] CARRYB_5__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[5][5] CARRYB_5__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[5][4] CARRYB_5__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[5][3] CARRYB_5__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[5][2] CARRYB_5__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[5][1] CARRYB_5__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[5][0] CARRYB_5__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[4][6] CARRYB_4__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[4][5] CARRYB_4__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[4][4] CARRYB_4__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[4][3] CARRYB_4__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[4][2] CARRYB_4__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[4][1] CARRYB_4__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[4][0] CARRYB_4__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[3][6] CARRYB_3__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[3][5] CARRYB_3__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[3][4] CARRYB_3__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[3][3] CARRYB_3__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[3][2] CARRYB_3__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[3][1] CARRYB_3__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[3][0] CARRYB_3__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[2][6] CARRYB_2__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[2][5] CARRYB_2__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[2][4] CARRYB_2__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[2][3] CARRYB_2__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[2][2] CARRYB_2__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[2][1] CARRYB_2__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[2][0] CARRYB_2__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[1][6] CARRYB_1__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[1][5] CARRYB_1__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[1][4] CARRYB_1__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[1][3] CARRYB_1__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[1][2] CARRYB_1__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[1][1] CARRYB_1__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net CARRYB[1][0] CARRYB_1__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[7][6] SUMB_7__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[7][5] SUMB_7__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[7][4] SUMB_7__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[7][3] SUMB_7__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[7][2] SUMB_7__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[7][1] SUMB_7__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[7][0] SUMB_7__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[6][6] SUMB_6__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[6][5] SUMB_6__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[6][4] SUMB_6__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[6][3] SUMB_6__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[6][2] SUMB_6__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[6][1] SUMB_6__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[5][6] SUMB_5__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[5][5] SUMB_5__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[5][4] SUMB_5__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[5][3] SUMB_5__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[5][2] SUMB_5__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[5][1] SUMB_5__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[4][6] SUMB_4__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[4][5] SUMB_4__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[4][4] SUMB_4__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[4][3] SUMB_4__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[4][2] SUMB_4__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[4][1] SUMB_4__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[3][6] SUMB_3__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[3][5] SUMB_3__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[3][4] SUMB_3__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[3][3] SUMB_3__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[3][2] SUMB_3__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[3][1] SUMB_3__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[2][6] SUMB_2__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[2][5] SUMB_2__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[2][4] SUMB_2__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[2][3] SUMB_2__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[2][2] SUMB_2__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[2][1] SUMB_2__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[1][6] SUMB_1__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[1][5] SUMB_1__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[1][4] SUMB_1__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[1][3] SUMB_1__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[1][2] SUMB_1__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net SUMB[1][1] SUMB_1__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A1[12] A1_12_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A1[11] A1_11_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A1[10] A1_10_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A1[9] A1_9_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A1[8] A1_8_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A1[7] A1_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A1[6] A1_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A1[4] A1_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A1[3] A1_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A1[2] A1_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A1[1] A1_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A1[0] A1_0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A2[13] A2_13_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A2[12] A2_12_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A2[11] A2_11_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A2[10] A2_10_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A2[9] A2_9_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A2[8] A2_8_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW02_mult_0 net A2[7] A2_7_
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_3_DW01_add_1, net 'A[0]' is connecting multiple ports. (UCN-1)
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net *Logic0* n_Logic0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[7][7] ab_7__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[7][6] ab_7__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[7][5] ab_7__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[7][4] ab_7__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[7][3] ab_7__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[7][2] ab_7__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[7][1] ab_7__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[7][0] ab_7__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[6][7] ab_6__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[6][6] ab_6__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[6][5] ab_6__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[6][4] ab_6__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[6][3] ab_6__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[6][2] ab_6__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[6][1] ab_6__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[6][0] ab_6__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[5][7] ab_5__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[5][6] ab_5__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[5][5] ab_5__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[5][4] ab_5__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[5][3] ab_5__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[5][2] ab_5__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[5][1] ab_5__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[5][0] ab_5__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[4][7] ab_4__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[4][6] ab_4__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[4][5] ab_4__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[4][4] ab_4__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[4][3] ab_4__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[4][2] ab_4__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[4][1] ab_4__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[4][0] ab_4__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[3][7] ab_3__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[3][6] ab_3__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[3][5] ab_3__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[3][4] ab_3__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[3][3] ab_3__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[3][2] ab_3__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[3][1] ab_3__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[3][0] ab_3__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[2][7] ab_2__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[2][6] ab_2__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[2][5] ab_2__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[2][4] ab_2__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[2][3] ab_2__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[2][2] ab_2__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[2][1] ab_2__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[2][0] ab_2__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[1][7] ab_1__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[1][6] ab_1__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[1][5] ab_1__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[1][4] ab_1__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[1][3] ab_1__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[1][2] ab_1__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[1][1] ab_1__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[1][0] ab_1__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[0][7] ab_0__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[0][6] ab_0__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[0][5] ab_0__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[0][4] ab_0__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[0][3] ab_0__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[0][2] ab_0__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net ab[0][1] ab_0__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[7][6] CARRYB_7__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[7][5] CARRYB_7__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[7][4] CARRYB_7__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[7][3] CARRYB_7__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[7][2] CARRYB_7__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[7][1] CARRYB_7__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[7][0] CARRYB_7__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[6][6] CARRYB_6__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[6][5] CARRYB_6__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[6][4] CARRYB_6__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[6][3] CARRYB_6__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[6][2] CARRYB_6__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[6][1] CARRYB_6__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[6][0] CARRYB_6__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[5][6] CARRYB_5__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[5][5] CARRYB_5__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[5][4] CARRYB_5__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[5][3] CARRYB_5__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[5][2] CARRYB_5__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[5][1] CARRYB_5__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[5][0] CARRYB_5__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[4][6] CARRYB_4__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[4][5] CARRYB_4__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[4][4] CARRYB_4__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[4][3] CARRYB_4__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[4][2] CARRYB_4__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[4][1] CARRYB_4__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[4][0] CARRYB_4__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[3][6] CARRYB_3__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[3][5] CARRYB_3__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[3][4] CARRYB_3__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[3][3] CARRYB_3__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[3][2] CARRYB_3__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[3][1] CARRYB_3__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[3][0] CARRYB_3__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[2][6] CARRYB_2__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[2][5] CARRYB_2__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[2][4] CARRYB_2__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[2][3] CARRYB_2__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[2][2] CARRYB_2__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[2][1] CARRYB_2__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[2][0] CARRYB_2__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[1][6] CARRYB_1__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[1][5] CARRYB_1__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[1][4] CARRYB_1__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[1][3] CARRYB_1__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[1][2] CARRYB_1__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[1][1] CARRYB_1__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net CARRYB[1][0] CARRYB_1__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[7][6] SUMB_7__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[7][5] SUMB_7__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[7][4] SUMB_7__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[7][3] SUMB_7__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[7][2] SUMB_7__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[7][1] SUMB_7__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[7][0] SUMB_7__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[6][6] SUMB_6__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[6][5] SUMB_6__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[6][4] SUMB_6__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[6][3] SUMB_6__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[6][2] SUMB_6__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[6][1] SUMB_6__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[5][6] SUMB_5__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[5][5] SUMB_5__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[5][4] SUMB_5__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[5][3] SUMB_5__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[5][2] SUMB_5__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[5][1] SUMB_5__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[4][6] SUMB_4__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[4][5] SUMB_4__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[4][4] SUMB_4__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[4][3] SUMB_4__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[4][2] SUMB_4__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[4][1] SUMB_4__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[3][6] SUMB_3__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[3][5] SUMB_3__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[3][4] SUMB_3__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[3][3] SUMB_3__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[3][2] SUMB_3__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[3][1] SUMB_3__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[2][6] SUMB_2__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[2][5] SUMB_2__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[2][4] SUMB_2__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[2][3] SUMB_2__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[2][2] SUMB_2__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[2][1] SUMB_2__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[1][6] SUMB_1__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[1][5] SUMB_1__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[1][4] SUMB_1__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[1][3] SUMB_1__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[1][2] SUMB_1__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net SUMB[1][1] SUMB_1__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A1[12] A1_12_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A1[11] A1_11_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A1[10] A1_10_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A1[9] A1_9_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A1[8] A1_8_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A1[7] A1_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A1[6] A1_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A1[4] A1_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A1[3] A1_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A1[2] A1_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A1[1] A1_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A1[0] A1_0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A2[13] A2_13_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A2[12] A2_12_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A2[11] A2_11_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A2[10] A2_10_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A2[9] A2_9_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A2[8] A2_8_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW02_mult_0 net A2[7] A2_7_
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW01_add_1, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW01_add_1, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW01_add_1, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW01_add_1, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW01_add_1, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW01_add_1, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_0_DW01_add_1, net 'A[0]' is connecting multiple ports. (UCN-1)
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net *Logic0* n_Logic0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[7][7] ab_7__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[7][6] ab_7__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[7][5] ab_7__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[7][4] ab_7__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[7][3] ab_7__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[7][2] ab_7__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[7][1] ab_7__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[7][0] ab_7__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[6][7] ab_6__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[6][6] ab_6__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[6][5] ab_6__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[6][4] ab_6__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[6][3] ab_6__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[6][2] ab_6__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[6][1] ab_6__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[6][0] ab_6__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[5][7] ab_5__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[5][6] ab_5__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[5][5] ab_5__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[5][4] ab_5__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[5][3] ab_5__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[5][2] ab_5__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[5][1] ab_5__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[5][0] ab_5__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[4][7] ab_4__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[4][6] ab_4__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[4][5] ab_4__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[4][4] ab_4__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[4][3] ab_4__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[4][2] ab_4__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[4][1] ab_4__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[4][0] ab_4__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[3][7] ab_3__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[3][6] ab_3__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[3][5] ab_3__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[3][4] ab_3__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[3][3] ab_3__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[3][2] ab_3__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[3][1] ab_3__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[3][0] ab_3__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[2][7] ab_2__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[2][6] ab_2__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[2][5] ab_2__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[2][4] ab_2__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[2][3] ab_2__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[2][2] ab_2__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[2][1] ab_2__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[2][0] ab_2__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[1][7] ab_1__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[1][6] ab_1__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[1][5] ab_1__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[1][4] ab_1__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[1][3] ab_1__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[1][2] ab_1__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[1][1] ab_1__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[1][0] ab_1__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[0][7] ab_0__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[0][6] ab_0__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[0][5] ab_0__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[0][4] ab_0__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[0][3] ab_0__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[0][2] ab_0__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net ab[0][1] ab_0__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[7][6] CARRYB_7__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[7][5] CARRYB_7__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[7][4] CARRYB_7__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[7][3] CARRYB_7__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[7][2] CARRYB_7__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[7][1] CARRYB_7__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[7][0] CARRYB_7__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[6][6] CARRYB_6__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[6][5] CARRYB_6__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[6][4] CARRYB_6__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[6][3] CARRYB_6__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[6][2] CARRYB_6__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[6][1] CARRYB_6__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[6][0] CARRYB_6__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[5][6] CARRYB_5__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[5][5] CARRYB_5__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[5][4] CARRYB_5__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[5][3] CARRYB_5__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[5][2] CARRYB_5__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[5][1] CARRYB_5__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[5][0] CARRYB_5__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[4][6] CARRYB_4__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[4][5] CARRYB_4__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[4][4] CARRYB_4__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[4][3] CARRYB_4__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[4][2] CARRYB_4__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[4][1] CARRYB_4__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[4][0] CARRYB_4__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[3][6] CARRYB_3__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[3][5] CARRYB_3__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[3][4] CARRYB_3__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[3][3] CARRYB_3__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[3][2] CARRYB_3__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[3][1] CARRYB_3__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[3][0] CARRYB_3__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[2][6] CARRYB_2__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[2][5] CARRYB_2__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[2][4] CARRYB_2__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[2][3] CARRYB_2__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[2][2] CARRYB_2__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[2][1] CARRYB_2__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[2][0] CARRYB_2__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[1][6] CARRYB_1__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[1][5] CARRYB_1__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[1][4] CARRYB_1__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[1][3] CARRYB_1__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[1][2] CARRYB_1__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[1][1] CARRYB_1__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net CARRYB[1][0] CARRYB_1__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[7][6] SUMB_7__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[7][5] SUMB_7__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[7][4] SUMB_7__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[7][3] SUMB_7__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[7][2] SUMB_7__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[7][1] SUMB_7__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[7][0] SUMB_7__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[6][6] SUMB_6__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[6][5] SUMB_6__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[6][4] SUMB_6__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[6][3] SUMB_6__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[6][2] SUMB_6__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[6][1] SUMB_6__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[5][6] SUMB_5__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[5][5] SUMB_5__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[5][4] SUMB_5__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[5][3] SUMB_5__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[5][2] SUMB_5__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[5][1] SUMB_5__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[4][6] SUMB_4__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[4][5] SUMB_4__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[4][4] SUMB_4__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[4][3] SUMB_4__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[4][2] SUMB_4__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[4][1] SUMB_4__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[3][6] SUMB_3__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[3][5] SUMB_3__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[3][4] SUMB_3__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[3][3] SUMB_3__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[3][2] SUMB_3__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[3][1] SUMB_3__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[2][6] SUMB_2__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[2][5] SUMB_2__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[2][4] SUMB_2__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[2][3] SUMB_2__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[2][2] SUMB_2__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[2][1] SUMB_2__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[1][6] SUMB_1__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[1][5] SUMB_1__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[1][4] SUMB_1__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[1][3] SUMB_1__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[1][2] SUMB_1__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net SUMB[1][1] SUMB_1__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A1[12] A1_12_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A1[11] A1_11_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A1[10] A1_10_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A1[9] A1_9_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A1[8] A1_8_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A1[7] A1_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A1[6] A1_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A1[4] A1_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A1[3] A1_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A1[2] A1_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A1[1] A1_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A1[0] A1_0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A2[13] A2_13_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A2[12] A2_12_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A2[11] A2_11_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A2[10] A2_10_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A2[9] A2_9_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A2[8] A2_8_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW02_mult_0 net A2[7] A2_7_
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW01_add_1, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW01_add_1, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW01_add_1, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW01_add_1, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW01_add_1, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW01_add_1, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_1_DW01_add_1, net 'A[0]' is connecting multiple ports. (UCN-1)
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net *Logic0* n_Logic0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[7][7] ab_7__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[7][6] ab_7__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[7][5] ab_7__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[7][4] ab_7__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[7][3] ab_7__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[7][2] ab_7__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[7][1] ab_7__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[7][0] ab_7__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[6][7] ab_6__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[6][6] ab_6__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[6][5] ab_6__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[6][4] ab_6__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[6][3] ab_6__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[6][2] ab_6__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[6][1] ab_6__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[6][0] ab_6__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[5][7] ab_5__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[5][6] ab_5__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[5][5] ab_5__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[5][4] ab_5__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[5][3] ab_5__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[5][2] ab_5__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[5][1] ab_5__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[5][0] ab_5__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[4][7] ab_4__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[4][6] ab_4__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[4][5] ab_4__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[4][4] ab_4__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[4][3] ab_4__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[4][2] ab_4__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[4][1] ab_4__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[4][0] ab_4__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[3][7] ab_3__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[3][6] ab_3__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[3][5] ab_3__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[3][4] ab_3__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[3][3] ab_3__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[3][2] ab_3__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[3][1] ab_3__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[3][0] ab_3__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[2][7] ab_2__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[2][6] ab_2__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[2][5] ab_2__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[2][4] ab_2__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[2][3] ab_2__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[2][2] ab_2__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[2][1] ab_2__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[2][0] ab_2__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[1][7] ab_1__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[1][6] ab_1__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[1][5] ab_1__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[1][4] ab_1__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[1][3] ab_1__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[1][2] ab_1__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[1][1] ab_1__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[1][0] ab_1__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[0][7] ab_0__7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[0][6] ab_0__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[0][5] ab_0__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[0][4] ab_0__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[0][3] ab_0__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[0][2] ab_0__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net ab[0][1] ab_0__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[7][6] CARRYB_7__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[7][5] CARRYB_7__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[7][4] CARRYB_7__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[7][3] CARRYB_7__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[7][2] CARRYB_7__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[7][1] CARRYB_7__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[7][0] CARRYB_7__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[6][6] CARRYB_6__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[6][5] CARRYB_6__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[6][4] CARRYB_6__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[6][3] CARRYB_6__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[6][2] CARRYB_6__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[6][1] CARRYB_6__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[6][0] CARRYB_6__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[5][6] CARRYB_5__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[5][5] CARRYB_5__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[5][4] CARRYB_5__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[5][3] CARRYB_5__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[5][2] CARRYB_5__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[5][1] CARRYB_5__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[5][0] CARRYB_5__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[4][6] CARRYB_4__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[4][5] CARRYB_4__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[4][4] CARRYB_4__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[4][3] CARRYB_4__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[4][2] CARRYB_4__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[4][1] CARRYB_4__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[4][0] CARRYB_4__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[3][6] CARRYB_3__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[3][5] CARRYB_3__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[3][4] CARRYB_3__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[3][3] CARRYB_3__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[3][2] CARRYB_3__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[3][1] CARRYB_3__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[3][0] CARRYB_3__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[2][6] CARRYB_2__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[2][5] CARRYB_2__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[2][4] CARRYB_2__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[2][3] CARRYB_2__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[2][2] CARRYB_2__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[2][1] CARRYB_2__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[2][0] CARRYB_2__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[1][6] CARRYB_1__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[1][5] CARRYB_1__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[1][4] CARRYB_1__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[1][3] CARRYB_1__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[1][2] CARRYB_1__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[1][1] CARRYB_1__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net CARRYB[1][0] CARRYB_1__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[7][6] SUMB_7__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[7][5] SUMB_7__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[7][4] SUMB_7__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[7][3] SUMB_7__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[7][2] SUMB_7__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[7][1] SUMB_7__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[7][0] SUMB_7__0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[6][6] SUMB_6__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[6][5] SUMB_6__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[6][4] SUMB_6__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[6][3] SUMB_6__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[6][2] SUMB_6__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[6][1] SUMB_6__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[5][6] SUMB_5__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[5][5] SUMB_5__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[5][4] SUMB_5__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[5][3] SUMB_5__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[5][2] SUMB_5__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[5][1] SUMB_5__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[4][6] SUMB_4__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[4][5] SUMB_4__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[4][4] SUMB_4__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[4][3] SUMB_4__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[4][2] SUMB_4__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[4][1] SUMB_4__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[3][6] SUMB_3__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[3][5] SUMB_3__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[3][4] SUMB_3__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[3][3] SUMB_3__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[3][2] SUMB_3__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[3][1] SUMB_3__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[2][6] SUMB_2__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[2][5] SUMB_2__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[2][4] SUMB_2__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[2][3] SUMB_2__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[2][2] SUMB_2__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[2][1] SUMB_2__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[1][6] SUMB_1__6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[1][5] SUMB_1__5_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[1][4] SUMB_1__4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[1][3] SUMB_1__3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[1][2] SUMB_1__2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net SUMB[1][1] SUMB_1__1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A1[12] A1_12_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A1[11] A1_11_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A1[10] A1_10_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A1[9] A1_9_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A1[8] A1_8_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A1[7] A1_7_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A1[6] A1_6_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A1[4] A1_4_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A1[3] A1_3_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A1[2] A1_2_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A1[1] A1_1_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A1[0] A1_0_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A2[13] A2_13_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A2[12] A2_12_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A2[11] A2_11_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A2[10] A2_10_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A2[9] A2_9_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A2[8] A2_8_
MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW02_mult_0 net A2[7] A2_7_
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW01_add_1, net 'A[6]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW01_add_1, net 'A[5]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW01_add_1, net 'A[4]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW01_add_1, net 'A[3]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW01_add_1, net 'A[2]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW01_add_1, net 'A[1]' is connecting multiple ports. (UCN-1)
Warning: In the design MAC_IN_WORD_SIZE8_OUT_WORD_SIZE16_2_DW01_add_1, net 'A[0]' is connecting multiple ports. (UCN-1)
1
write -format verilog -hierarchy -output results_synthesized.v
Writing verilog file '/nethome/dzuberi3/lab3-files/synth/results_synthesized.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
1
write_sdc results_synthesized.sdc
1
# timing, area, power reports
report_timing   -nworst 50                 -max_paths 50                 -path full                 -delay max                 -significant_digits 3                 -sort_by slack      > $rpt_path/timing_max.rpt
report_timing   -nworst 50                 -max_paths 50                 -path full                 -delay min                 -significant_digits 3                 -sort_by slack      > $rpt_path/timing_min.rpt
report_timing                       > $rpt_path/timing.rpt
report_timing_derate                > $rpt_path/timing_derate.rpt
report_area     -hierarchy          > $rpt_path/area.rpt
report_power    -hier               > $rpt_path/power.rpt
report_power                        > $rpt_path/power_no_hier.rpt
report_net      -cell_degradation   > $rpt_path/net.rpt
report_clock_gating                 > $rpt_path/clock_gating.rpt
# Save the synthesis state
write -hierarchy -format ddc -output synthesis.ddc
Writing ddc file 'synthesis.ddc'.
1
quit

Thank you...
