# 3rd Semester COA Assignmnet
___

* ### 1 bit MIPS ALU
* ### 32 bit register for MIPS
___

<b>Merged `32_BIT_RegFile_MIPS_VERILOG` and `1-BIT_MIPS_ALU_Verilog` repositories</b>