if {[file exists ~/openlane2/my_script/script_matt.tcl]} {
    source ~/openlane2/my_script/script_matt.tcl
}
Reading OpenROAD database at '/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/ADD/43-openroad-resizertimingpostgrt/add3x64.odb'…
Reading library file at '/home/hien/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib'…
Reading design constraints file at '/home/hien/openlane2/designs/fn_pj/pipeline-mult/add64.sdc'…
[INFO ORD-0030] Using 16 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   add3x64
Die area:                 ( 0 0 ) ( 100000 400000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     2458
Number of terminals:      260
Number of snets:          2
Number of nets:           1509

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 251.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete licon.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] licon shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 38058.
[INFO DRT-0033] mcon shape region query size = 0.
[INFO DRT-0033] met1 shape region query size = 5729.
[INFO DRT-0033] via shape region query size = 700.
[INFO DRT-0033] met2 shape region query size = 482.
[INFO DRT-0033] via2 shape region query size = 560.
[INFO DRT-0033] met3 shape region query size = 616.
[INFO DRT-0033] via3 shape region query size = 560.
[INFO DRT-0033] met4 shape region query size = 144.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 984 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0079]   Complete 200 unique inst patterns.
[INFO DRT-0081]   Complete 245 unique inst patterns.
[INFO DRT-0084]   Complete 942 groups.
#scanned instances     = 2458
#unique  instances     = 251
#stdCellGenAp          = 7351
#stdCellValidPlanarAp  = 0
#stdCellValidViaAp     = 5800
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4565
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:31, elapsed time = 00:00:02, memory = 151.05 (MB), peak = 149.71 (MB)

[INFO DRT-0157] Number of guides:     9527

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 14 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 57 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete licon.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete licon (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] licon guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3449.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 2543.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1368.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 204.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 4.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 4821 vertical wires in 1 frboxes and 2747 horizontal wires in 2 frboxes.
[INFO DRT-0186] Done with 338 vertical wires in 1 frboxes and 627 horizontal wires in 2 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:02, elapsed time = 00:00:00, memory = 176.39 (MB), peak = 175.01 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 176.46 (MB), peak = 175.01 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 254.98 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:00, memory = 224.45 (MB).
    Completing 30% with 51 violations.
    elapsed time = 00:00:00, memory = 268.09 (MB).
    Completing 40% with 51 violations.
    elapsed time = 00:00:01, memory = 272.71 (MB).
    Completing 50% with 51 violations.
    elapsed time = 00:00:01, memory = 273.21 (MB).
    Completing 60% with 105 violations.
    elapsed time = 00:00:02, memory = 298.76 (MB).
    Completing 70% with 105 violations.
    elapsed time = 00:00:02, memory = 298.76 (MB).
    Completing 80% with 141 violations.
    elapsed time = 00:00:02, memory = 360.76 (MB).
    Completing 90% with 141 violations.
    elapsed time = 00:00:03, memory = 360.76 (MB).
    Completing 100% with 200 violations.
    elapsed time = 00:00:03, memory = 360.76 (MB).
[INFO DRT-0199]   Number of violations = 218.
Viol/Layer         li1   mcon   met1   met2   met3
Cut Spacing          0      2      0      0      0
Metal Spacing       14      0     43     12     17
Recheck              0      0     12      6      0
Short                0      2    101      9      0
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:03, memory = 678.25 (MB), peak = 676.92 (MB)
Total wire length = 29560 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12358 um.
Total wire length on LAYER met2 = 16090 um.
Total wire length on LAYER met3 = 901 um.
Total wire length on LAYER met4 = 210 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9313.
Up-via summary (total 9313):

-----------------------
 FR_MASTERSLICE       0
            li1    5006
           met1    4096
           met2     205
           met3       6
           met4       0
-----------------------
                   9313


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 218 violations.
    elapsed time = 00:00:00, memory = 731.27 (MB).
    Completing 20% with 218 violations.
    elapsed time = 00:00:00, memory = 738.16 (MB).
    Completing 30% with 218 violations.
    elapsed time = 00:00:00, memory = 738.61 (MB).
    Completing 40% with 213 violations.
    elapsed time = 00:00:01, memory = 764.89 (MB).
    Completing 50% with 213 violations.
    elapsed time = 00:00:01, memory = 766.00 (MB).
    Completing 60% with 213 violations.
    elapsed time = 00:00:01, memory = 768.88 (MB).
    Completing 70% with 192 violations.
    elapsed time = 00:00:01, memory = 775.33 (MB).
    Completing 80% with 192 violations.
    elapsed time = 00:00:01, memory = 775.33 (MB).
    Completing 90% with 163 violations.
    elapsed time = 00:00:02, memory = 779.21 (MB).
    Completing 100% with 148 violations.
    elapsed time = 00:00:02, memory = 779.56 (MB).
[INFO DRT-0199]   Number of violations = 148.
Viol/Layer        met1   met2   met3
Metal Spacing       32     10      6
Short               97      3      0
[INFO DRT-0267] cpu time = 00:00:20, elapsed time = 00:00:02, memory = 782.57 (MB), peak = 780.92 (MB)
Total wire length = 29401 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12198 um.
Total wire length on LAYER met2 = 16062 um.
Total wire length on LAYER met3 = 932 um.
Total wire length on LAYER met4 = 208 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9381.
Up-via summary (total 9381):

-----------------------
 FR_MASTERSLICE       0
            li1    5000
           met1    4163
           met2     212
           met3       6
           met4       0
-----------------------
                   9381


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 148 violations.
    elapsed time = 00:00:00, memory = 782.57 (MB).
    Completing 20% with 148 violations.
    elapsed time = 00:00:00, memory = 782.57 (MB).
    Completing 30% with 148 violations.
    elapsed time = 00:00:00, memory = 827.14 (MB).
    Completing 40% with 119 violations.
    elapsed time = 00:00:00, memory = 827.37 (MB).
    Completing 50% with 119 violations.
    elapsed time = 00:00:00, memory = 835.14 (MB).
    Completing 60% with 119 violations.
    elapsed time = 00:00:01, memory = 835.14 (MB).
    Completing 70% with 106 violations.
    elapsed time = 00:00:01, memory = 835.14 (MB).
    Completing 80% with 106 violations.
    elapsed time = 00:00:02, memory = 835.70 (MB).
    Completing 90% with 111 violations.
    elapsed time = 00:00:02, memory = 867.94 (MB).
    Completing 100% with 88 violations.
    elapsed time = 00:00:03, memory = 867.94 (MB).
[INFO DRT-0199]   Number of violations = 88.
Viol/Layer        met1   met2
Metal Spacing       28      3
Short               57      0
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:03, memory = 868.69 (MB), peak = 867.51 (MB)
Total wire length = 29415 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12207 um.
Total wire length on LAYER met2 = 16055 um.
Total wire length on LAYER met3 = 925 um.
Total wire length on LAYER met4 = 225 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9350.
Up-via summary (total 9350):

-----------------------
 FR_MASTERSLICE       0
            li1    5000
           met1    4134
           met2     208
           met3       8
           met4       0
-----------------------
                   9350


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 88 violations.
    elapsed time = 00:00:00, memory = 868.69 (MB).
    Completing 20% with 88 violations.
    elapsed time = 00:00:00, memory = 870.02 (MB).
    Completing 30% with 62 violations.
    elapsed time = 00:00:01, memory = 870.02 (MB).
    Completing 40% with 62 violations.
    elapsed time = 00:00:01, memory = 873.98 (MB).
    Completing 50% with 62 violations.
    elapsed time = 00:00:01, memory = 873.98 (MB).
    Completing 60% with 41 violations.
    elapsed time = 00:00:01, memory = 873.98 (MB).
    Completing 70% with 41 violations.
    elapsed time = 00:00:01, memory = 873.98 (MB).
    Completing 80% with 26 violations.
    elapsed time = 00:00:02, memory = 873.98 (MB).
    Completing 90% with 26 violations.
    elapsed time = 00:00:02, memory = 891.70 (MB).
    Completing 100% with 2 violations.
    elapsed time = 00:00:03, memory = 891.70 (MB).
[INFO DRT-0199]   Number of violations = 2.
Viol/Layer        met1
Metal Spacing        2
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:04, memory = 891.70 (MB), peak = 890.38 (MB)
Total wire length = 29429 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12120 um.
Total wire length on LAYER met2 = 16094 um.
Total wire length on LAYER met3 = 988 um.
Total wire length on LAYER met4 = 225 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9413.
Up-via summary (total 9413):

-----------------------
 FR_MASTERSLICE       0
            li1    5000
           met1    4175
           met2     230
           met3       8
           met4       0
-----------------------
                   9413


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 2 violations.
    elapsed time = 00:00:00, memory = 891.70 (MB).
    Completing 20% with 2 violations.
    elapsed time = 00:00:00, memory = 891.70 (MB).
    Completing 30% with 2 violations.
    elapsed time = 00:00:00, memory = 891.70 (MB).
    Completing 40% with 2 violations.
    elapsed time = 00:00:00, memory = 891.70 (MB).
    Completing 50% with 2 violations.
    elapsed time = 00:00:00, memory = 891.70 (MB).
    Completing 60% with 2 violations.
    elapsed time = 00:00:00, memory = 891.70 (MB).
    Completing 70% with 2 violations.
    elapsed time = 00:00:00, memory = 891.70 (MB).
    Completing 80% with 2 violations.
    elapsed time = 00:00:00, memory = 891.70 (MB).
    Completing 90% with 1 violations.
    elapsed time = 00:00:00, memory = 891.70 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 895.16 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:00, memory = 895.16 (MB), peak = 893.88 (MB)
Total wire length = 29431 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12122 um.
Total wire length on LAYER met2 = 16094 um.
Total wire length on LAYER met3 = 988 um.
Total wire length on LAYER met4 = 225 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9413.
Up-via summary (total 9413):

-----------------------
 FR_MASTERSLICE       0
            li1    5000
           met1    4175
           met2     230
           met3       8
           met4       0
-----------------------
                   9413


[INFO DRT-0198] Complete detail routing.
Total wire length = 29431 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 12122 um.
Total wire length on LAYER met2 = 16094 um.
Total wire length on LAYER met3 = 988 um.
Total wire length on LAYER met4 = 225 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9413.
Up-via summary (total 9413):

-----------------------
 FR_MASTERSLICE       0
            li1    5000
           met1    4175
           met2     230
           met3       8
           met4       0
-----------------------
                   9413


[INFO DRT-0267] cpu time = 00:01:25, elapsed time = 00:00:14, memory = 895.16 (MB), peak = 893.88 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
[INFO] Setting global connections...
Updating metrics…
Cell type report:                       Count       Area
  Fill cell                               278    1043.50
  Tap cell                                423     529.26
  Antenna cell                            435    1088.54
  Clock buffer                             10     142.64
  Timing Repair Buffer                    271    1425.12
  Inverter                                 24      90.09
  Clock inverter                            6      60.06
  Sequential cell                          64    1281.23
  Multi-Input combinational cell          947    6742.72
  Total                                  2458   12403.15
Writing OpenROAD database to '/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/ADD/45-openroad-detailedrouting/add3x64.odb'…
Writing netlist to '/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/ADD/45-openroad-detailedrouting/add3x64.nl.v'…
Writing powered netlist to '/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/ADD/45-openroad-detailedrouting/add3x64.pnl.v'…
Writing layout to '/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/ADD/45-openroad-detailedrouting/add3x64.def'…
Writing timing constraints to '/home/hien/openlane2/designs/fn_pj/pipeline-mult/runs/ADD/45-openroad-detailedrouting/add3x64.sdc'…
