0.6
2018.3
Dec  6 2018
23:39:36
/home/escaper/FPGA_prj/adc_pl/22_hs_dual_ad/hs_dual_ad.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
/home/escaper/FPGA_prj/adc_pl/22_hs_dual_ad/hs_dual_ad.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,1627801259,verilog,,/home/escaper/FPGA_prj/adc_pl/22_hs_dual_ad/hs_dual_ad.srcs/sources_1/new/hs_dual_ad.v,,clk_wiz_0;clk_wiz_0_clk_wiz_0_clk_wiz,,,,,,,,
/home/escaper/FPGA_prj/adc_pl/22_hs_dual_ad/hs_dual_ad.srcs/sources_1/ip/ila_0/ila_0_sim_netlist.v,1627801257,verilog,,/home/escaper/FPGA_prj/adc_pl/22_hs_dual_ad/hs_dual_ad.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v,,ila_0;ila_0_bindec;ila_0_blk_mem_gen_generic_cstr;ila_0_blk_mem_gen_mux__parameterized0;ila_0_blk_mem_gen_prim_width;ila_0_blk_mem_gen_prim_width__parameterized0;ila_0_blk_mem_gen_prim_width__parameterized1;ila_0_blk_mem_gen_prim_width__parameterized2;ila_0_blk_mem_gen_prim_width__parameterized3;ila_0_blk_mem_gen_prim_width__parameterized4;ila_0_blk_mem_gen_prim_wrapper;ila_0_blk_mem_gen_prim_wrapper__parameterized0;ila_0_blk_mem_gen_prim_wrapper__parameterized1;ila_0_blk_mem_gen_prim_wrapper__parameterized2;ila_0_blk_mem_gen_prim_wrapper__parameterized3;ila_0_blk_mem_gen_prim_wrapper__parameterized4;ila_0_blk_mem_gen_top;ila_0_blk_mem_gen_v8_3_6;ila_0_blk_mem_gen_v8_3_6_synth;ila_0_ila_v6_2_8_ila;ila_0_ila_v6_2_8_ila_cap_addrgen;ila_0_ila_v6_2_8_ila_cap_ctrl_legacy;ila_0_ila_v6_2_8_ila_cap_sample_counter;ila_0_ila_v6_2_8_ila_cap_window_counter;ila_0_ila_v6_2_8_ila_core;ila_0_ila_v6_2_8_ila_register;ila_0_ila_v6_2_8_ila_reset_ctrl;ila_0_ila_v6_2_8_ila_trace_memory;ila_0_ila_v6_2_8_ila_trig_match;ila_0_ila_v6_2_8_ila_trigger;ila_0_ltlib_v1_0_0_all_typeA;ila_0_ltlib_v1_0_0_all_typeA_10;ila_0_ltlib_v1_0_0_all_typeA_8;ila_0_ltlib_v1_0_0_all_typeA__parameterized0;ila_0_ltlib_v1_0_0_all_typeA__parameterized0_4;ila_0_ltlib_v1_0_0_all_typeA__parameterized1;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_37;ila_0_ltlib_v1_0_0_all_typeA__parameterized1_45;ila_0_ltlib_v1_0_0_all_typeA_slice;ila_0_ltlib_v1_0_0_all_typeA_slice_11;ila_0_ltlib_v1_0_0_all_typeA_slice_2;ila_0_ltlib_v1_0_0_all_typeA_slice_6;ila_0_ltlib_v1_0_0_all_typeA_slice_9;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized0_5;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_38;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized1_46;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_39;ila_0_ltlib_v1_0_0_all_typeA_slice__parameterized2_47;ila_0_ltlib_v1_0_0_allx_typeA;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0;ila_0_ltlib_v1_0_0_allx_typeA__parameterized0_7;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1;ila_0_ltlib_v1_0_0_allx_typeA__parameterized1_3;ila_0_ltlib_v1_0_0_allx_typeA_nodelay;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_36;ila_0_ltlib_v1_0_0_allx_typeA_nodelay_44;ila_0_ltlib_v1_0_0_async_edge_xfer;ila_0_ltlib_v1_0_0_async_edge_xfer_12;ila_0_ltlib_v1_0_0_async_edge_xfer_13;ila_0_ltlib_v1_0_0_async_edge_xfer_14;ila_0_ltlib_v1_0_0_cfglut4;ila_0_ltlib_v1_0_0_cfglut4_40;ila_0_ltlib_v1_0_0_cfglut5;ila_0_ltlib_v1_0_0_cfglut5_34;ila_0_ltlib_v1_0_0_cfglut5_41;ila_0_ltlib_v1_0_0_cfglut6;ila_0_ltlib_v1_0_0_cfglut6_42;ila_0_ltlib_v1_0_0_cfglut6__parameterized0;ila_0_ltlib_v1_0_0_cfglut7;ila_0_ltlib_v1_0_0_cfglut7_33;ila_0_ltlib_v1_0_0_generic_memrd;ila_0_ltlib_v1_0_0_match;ila_0_ltlib_v1_0_0_match__parameterized0;ila_0_ltlib_v1_0_0_match__parameterized0_0;ila_0_ltlib_v1_0_0_match__parameterized1;ila_0_ltlib_v1_0_0_match__parameterized1_1;ila_0_ltlib_v1_0_0_match_nodelay;ila_0_ltlib_v1_0_0_match_nodelay_35;ila_0_ltlib_v1_0_0_match_nodelay_43;ila_0_ltlib_v1_0_0_rising_edge_detection;ila_0_ltlib_v1_0_0_rising_edge_detection_15;ila_0_xsdbs_v1_0_2_reg__parameterized17;ila_0_xsdbs_v1_0_2_reg__parameterized18;ila_0_xsdbs_v1_0_2_reg__parameterized19;ila_0_xsdbs_v1_0_2_reg__parameterized20;ila_0_xsdbs_v1_0_2_reg__parameterized32;ila_0_xsdbs_v1_0_2_reg__parameterized33;ila_0_xsdbs_v1_0_2_reg__parameterized34;ila_0_xsdbs_v1_0_2_reg__parameterized35;ila_0_xsdbs_v1_0_2_reg__parameterized36;ila_0_xsdbs_v1_0_2_reg__parameterized37;ila_0_xsdbs_v1_0_2_reg__parameterized38;ila_0_xsdbs_v1_0_2_reg__parameterized39;ila_0_xsdbs_v1_0_2_reg__parameterized40;ila_0_xsdbs_v1_0_2_reg__parameterized41;ila_0_xsdbs_v1_0_2_reg__parameterized42;ila_0_xsdbs_v1_0_2_reg__parameterized43;ila_0_xsdbs_v1_0_2_reg__parameterized45;ila_0_xsdbs_v1_0_2_reg__parameterized47;ila_0_xsdbs_v1_0_2_reg__parameterized50;ila_0_xsdbs_v1_0_2_reg_ctl;ila_0_xsdbs_v1_0_2_reg_ctl_19;ila_0_xsdbs_v1_0_2_reg_ctl_20;ila_0_xsdbs_v1_0_2_reg_ctl_21;ila_0_xsdbs_v1_0_2_reg_ctl_22;ila_0_xsdbs_v1_0_2_reg_ctl_25;ila_0_xsdbs_v1_0_2_reg_ctl_27;ila_0_xsdbs_v1_0_2_reg_ctl_28;ila_0_xsdbs_v1_0_2_reg_ctl_29;ila_0_xsdbs_v1_0_2_reg_ctl_30;ila_0_xsdbs_v1_0_2_reg_ctl_31;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized0;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_23;ila_0_xsdbs_v1_0_2_reg_ctl__parameterized1_26;ila_0_xsdbs_v1_0_2_reg_p2s;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized0;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized1;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized2;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized3;ila_0_xsdbs_v1_0_2_reg_p2s__parameterized4;ila_0_xsdbs_v1_0_2_reg_stat;ila_0_xsdbs_v1_0_2_reg_stat_16;ila_0_xsdbs_v1_0_2_reg_stat_17;ila_0_xsdbs_v1_0_2_reg_stat_18;ila_0_xsdbs_v1_0_2_reg_stat_24;ila_0_xsdbs_v1_0_2_reg_stat_32;ila_0_xsdbs_v1_0_2_reg_stream;ila_0_xsdbs_v1_0_2_reg_stream__parameterized0;ila_0_xsdbs_v1_0_2_xsdbs,,,,,,,,
/home/escaper/FPGA_prj/adc_pl/22_hs_dual_ad/hs_dual_ad.srcs/sources_1/new/hs_dual_ad.v,1627800972,verilog,,/home/escaper/FPGA_prj/adc_pl/22_hs_dual_ad/hs_dual_ad.srcs/sources_1/new/tb_hs_dual_ad.v,,hs_dual_ad,,,,,,,,
/home/escaper/FPGA_prj/adc_pl/22_hs_dual_ad/hs_dual_ad.srcs/sources_1/new/tb_hs_dual_ad.v,1769500904,verilog,,,,tb_hs_dual_ad,,,,,,,,
