// ==============================================================
// File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.4
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ==============================================================

// OUTPUTS
// 0x00 : reserved
// 0x04 : reserved
// 0x08 : reserved
// 0x0c : reserved
// 0x10 : Data signal of outValue1_i
//        bit 31~0 - outValue1_i[31:0] (Read/Write)
// 0x14 : reserved
// 0x18 : Data signal of outValue1_o
//        bit 31~0 - outValue1_o[31:0] (Read)
// 0x1c : Control signal of outValue1_o
//        bit 0  - outValue1_o_ap_vld (Read/COR)
//        others - reserved
// 0x20 : Data signal of outValue2_i
//        bit 31~0 - outValue2_i[31:0] (Read/Write)
// 0x24 : reserved
// 0x28 : Data signal of outValue2_o
//        bit 31~0 - outValue2_o[31:0] (Read)
// 0x2c : Control signal of outValue2_o
//        bit 0  - outValue2_o_ap_vld (Read/COR)
//        others - reserved
// 0x30 : Data signal of outValue3_i
//        bit 31~0 - outValue3_i[31:0] (Read/Write)
// 0x34 : reserved
// 0x38 : Data signal of outValue3_o
//        bit 31~0 - outValue3_o[31:0] (Read)
// 0x3c : Control signal of outValue3_o
//        bit 0  - outValue3_o_ap_vld (Read/COR)
//        others - reserved
// 0x40 : Data signal of outValue4_i
//        bit 31~0 - outValue4_i[31:0] (Read/Write)
// 0x44 : reserved
// 0x48 : Data signal of outValue4_o
//        bit 31~0 - outValue4_o[31:0] (Read)
// 0x4c : Control signal of outValue4_o
//        bit 0  - outValue4_o_ap_vld (Read/COR)
//        others - reserved
// 0x50 : Data signal of outValue5_i
//        bit 31~0 - outValue5_i[31:0] (Read/Write)
// 0x54 : reserved
// 0x58 : Data signal of outValue5_o
//        bit 31~0 - outValue5_o[31:0] (Read)
// 0x5c : Control signal of outValue5_o
//        bit 0  - outValue5_o_ap_vld (Read/COR)
//        others - reserved
// 0x60 : Data signal of outValue6_i
//        bit 31~0 - outValue6_i[31:0] (Read/Write)
// 0x64 : reserved
// 0x68 : Data signal of outValue6_o
//        bit 31~0 - outValue6_o[31:0] (Read)
// 0x6c : Control signal of outValue6_o
//        bit 0  - outValue6_o_ap_vld (Read/COR)
//        others - reserved
// 0x70 : Data signal of outValue7_i
//        bit 31~0 - outValue7_i[31:0] (Read/Write)
// 0x74 : reserved
// 0x78 : Data signal of outValue7_o
//        bit 31~0 - outValue7_o[31:0] (Read)
// 0x7c : Control signal of outValue7_o
//        bit 0  - outValue7_o_ap_vld (Read/COR)
//        others - reserved
// 0x80 : Data signal of outValue8_i
//        bit 31~0 - outValue8_i[31:0] (Read/Write)
// 0x84 : reserved
// 0x88 : Data signal of outValue8_o
//        bit 31~0 - outValue8_o[31:0] (Read)
// 0x8c : Control signal of outValue8_o
//        bit 0  - outValue8_o_ap_vld (Read/COR)
//        others - reserved
// 0x90 : Data signal of outValue9_i
//        bit 31~0 - outValue9_i[31:0] (Read/Write)
// 0x94 : reserved
// 0x98 : Data signal of outValue9_o
//        bit 31~0 - outValue9_o[31:0] (Read)
// 0x9c : Control signal of outValue9_o
//        bit 0  - outValue9_o_ap_vld (Read/COR)
//        others - reserved
// 0xa0 : Data signal of outValue10_i
//        bit 31~0 - outValue10_i[31:0] (Read/Write)
// 0xa4 : reserved
// 0xa8 : Data signal of outValue10_o
//        bit 31~0 - outValue10_o[31:0] (Read)
// 0xac : Control signal of outValue10_o
//        bit 0  - outValue10_o_ap_vld (Read/COR)
//        others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE1_I_DATA  0x10
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE1_I_DATA  32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE1_O_DATA  0x18
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE1_O_DATA  32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE1_O_CTRL  0x1c
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE2_I_DATA  0x20
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE2_I_DATA  32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE2_O_DATA  0x28
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE2_O_DATA  32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE2_O_CTRL  0x2c
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE3_I_DATA  0x30
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE3_I_DATA  32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE3_O_DATA  0x38
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE3_O_DATA  32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE3_O_CTRL  0x3c
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE4_I_DATA  0x40
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE4_I_DATA  32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE4_O_DATA  0x48
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE4_O_DATA  32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE4_O_CTRL  0x4c
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE5_I_DATA  0x50
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE5_I_DATA  32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE5_O_DATA  0x58
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE5_O_DATA  32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE5_O_CTRL  0x5c
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE6_I_DATA  0x60
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE6_I_DATA  32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE6_O_DATA  0x68
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE6_O_DATA  32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE6_O_CTRL  0x6c
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE7_I_DATA  0x70
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE7_I_DATA  32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE7_O_DATA  0x78
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE7_O_DATA  32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE7_O_CTRL  0x7c
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE8_I_DATA  0x80
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE8_I_DATA  32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE8_O_DATA  0x88
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE8_O_DATA  32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE8_O_CTRL  0x8c
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE9_I_DATA  0x90
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE9_I_DATA  32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE9_O_DATA  0x98
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE9_O_DATA  32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE9_O_CTRL  0x9c
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE10_I_DATA 0xa0
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE10_I_DATA 32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE10_O_DATA 0xa8
#define XIICCOMM3_OUTPUTS_BITS_OUTVALUE10_O_DATA 32
#define XIICCOMM3_OUTPUTS_ADDR_OUTVALUE10_O_CTRL 0xac

// AXILiteS
// 0x0 : Control signals
//       bit 0  - ap_start (Read/Write/COH)
//       bit 1  - ap_done (Read/COR)
//       bit 2  - ap_idle (Read)
//       bit 3  - ap_ready (Read)
//       bit 7  - auto_restart (Read/Write)
//       others - reserved
// 0x4 : Global Interrupt Enable Register
//       bit 0  - Global Interrupt Enable (Read/Write)
//       others - reserved
// 0x8 : IP Interrupt Enable Register (Read/Write)
//       bit 0  - Channel 0 (ap_done)
//       bit 1  - Channel 1 (ap_ready)
//       others - reserved
// 0xc : IP Interrupt Status Register (Read/TOW)
//       bit 0  - Channel 0 (ap_done)
//       bit 1  - Channel 1 (ap_ready)
//       others - reserved
// (SC = Self Clear, COR = Clear on Read, TOW = Toggle on Write, COH = Clear on Handshake)

#define XIICCOMM3_AXILITES_ADDR_AP_CTRL 0x0
#define XIICCOMM3_AXILITES_ADDR_GIE     0x4
#define XIICCOMM3_AXILITES_ADDR_IER     0x8
#define XIICCOMM3_AXILITES_ADDR_ISR     0xc

