# Product main — launchxl bench bring-up (③-c)

Bench runbook for `product/product_main.c` on **launchxl_drv8305evm + BOOSTXL-DRV8305EVM**.
Validates the launchxl torque chain: DroneCAN RawCommand → `esc_control` → FAST Iq, and
esc.Status / NodeStatus telemetry back. esc6288 is deferred (no schematic).

> Safety first: current-limited supply, **no propeller**, start with a small `iq_max_A`.
> The launchxl hardware over-current (CMPSS) path is still the inherited one
> (`boards/launchxl_drv8305evm/drivers/include/board.h` §6 TODO) — do NOT rely on it as the
> final protection. The software peak-current latch (`esc_control` on `i_motor_A`) is wired,
> but bench testing must still limit supply current.

## Build & load

```bash
# default: dynamic node id (DNA) — the H7E / ArduPilot path
BOARD=launchxl_drv8305evm MOTOR=am_4116_kva ESC_INDEX=0 PRODUCT=1 bash build.sh

# bench with a bare CAN tool (NO DNA allocator on the bus): pin a static node id
BOARD=launchxl_drv8305evm MOTOR=am_4116_kva ESC_INDEX=0 NODE_ID=25 PRODUCT=1 bash build.sh
```

Output nests by `ESC_INDEX` + `NODE_ID` so the DNA and static-id variants never overwrite each
other (avoids loading the wrong variant on the bench):
`build/launchxl_drv8305evm/am_4116_kva/product/esc<ESC_INDEX>_node<NODE_ID>/product.out`
— e.g. the two commands above produce `.../product/esc0_node0/product.out` and
`.../product/esc0_node25/product.out`.

This is a **RAM build** (`_RAM`, `f28004x_ram_cpu_is_eabi.cmd`): load it over JTAG and run from
RAM. It does **not** persist across power-cycle (fine for the bench).

## Headless flash + verify (DSS, no CCS GUI)

Load and read back stage-A variables over the XDS110 straight from the shell. The target config
`tools/flash/f280049c_xds110.ccxml` binds the F280049C under the XDS110; its driver set **must**
include `cla2` (`icepick_c + c28x + cla2 + cs_child + ajsm`) — F280049C has a CLA that the
F280025C device file lacks, and the DebugServer rejects board-data generation ("invalid processor
ID") without the matching CLA driver.

```bash
DSLITE=~/ti/ccs/ccs_base/DebugServer/bin/DSLite
DSS=~/ti/ccs/ccs_base/scripting/bin/dss.sh
CCXML="$PWD/tools/flash/f280049c_xds110.ccxml"
OUT="$PWD/build/launchxl_drv8305evm/am_4116_kva/product/esc0_node25/product.out"

# load to RAM + run (DSLite loads and exits, leaving the target running):
"$DSLITE" load -c "$CCXML" "$OUT"

# attach, run 3.5s, halt, print the stage-A readout, leave target running:
"$DSS" tools/flash/verify_stagea.js "$CCXML" "$OUT"
```

`verify_stagea.js <ccxml> <product.out>` prints `g_now_ms` twice (confirms the 1 ms tick
increments by ~1000), `flagEnableSys` / `flagEnableOffsetCalc` / `flagRunIdentAndOnLine`,
`faultUse.all`, `VdcBus_V`, and `g_dn.node_id` / `g_dn.armed`.

> DSLite drops a multi-MB trace named `true` in the cwd (its `--log` arg defaults to that string);
> it is gitignored. Pass `-g /tmp/dslite.log` to redirect it.

- `ESC_INDEX=<0..19>` — our slot in the RawCommand array (validated in `build.sh`).
- `NODE_ID=0` — dynamic allocation (DNA). Needs an allocator on the bus (ArduPilot/H7E has one;
  pydronecan can run one). Until allocated, the node sends only DNA requests and — by design —
  ignores RawCommand (no arm, no output).
- `NODE_ID=1..127` — static node id, skips DNA. Use this when driving from a plain CAN tool.

## CCS watch variables

| Symbol | Meaning |
|---|---|
| `motorVars.flagEnableSys` | self-set true after init (no watch-window hand-off) |
| `motorVars.flagEnableOffsetCalc` | true during ADC offset cal; self-clears when done |
| `motorVars.flagRunIdentAndOnLine` | 1 only when armed + throttle + cal done |
| `motorVars.VdcBus_V` / `motorVars.speed_krpm` | bus voltage / estimated speed |
| `Idq_in_A.value[1]` / `IdqSet_A.value[1]` | measured Iq / commanded Iq |
| `g_now_ms` | 1 ms product-tick counter (liveness) |
| `g_dn.node_id` / `g_dn.armed` | effective node id (0 until DNA) / zero-frame handshake passed |
| `g_esc.state` / `g_esc.hard_fault_bits` / `g_esc.status_bits` | control state / latched faults / soft status |

LED2 blinks from `mainISR` — a steady blink means the control ISR is running.

## Stage A — no motor / current-limited smoke
1. Load + run `product.out`.
2. `flagEnableSys` becomes **true automatically** (confirms no watch-window dead-wait).
3. `g_now_ms` increments (1 ms tick alive); LED2 blinks (ISR alive).
4. Offset cal completes: `flagEnableOffsetCalc` → false (~50000 ISR cycles, ~2.5 s @ 20 kHz).
5. With nothing armed, `flagRunIdentAndOnLine` stays 0 and PWM is disabled (no output).
6. On a CAN analyzer: DNA Allocation requests at ~1 Hz (when `NODE_ID=0`).

## Stage B — CAN interop
- **DNA (`NODE_ID=0`)**: with an allocator present, `g_dn.node_id` becomes non-zero, then
  NodeStatus is sent at 1 Hz. Without an allocator it stays 0 — switch to a static `NODE_ID`.
- Send a RawCommand addressed to our `esc_index`:
  - 10 consecutive zero frames → `g_dn.armed = true`.
  - Then a throttle value → `g_esc` sees the throttle; esc.Status at 10 Hz carries our esc_index.
- Wrong `esc_index` → command not updated. RawCommand received **before** allocation → ignored
  (DNA gate; arming starts fresh after allocation).

## Stage C — low-voltage, current-limited, no prop, small Iq
- Arm + small throttle → `IdqSet_A.value[1] = throttle * iq_max_A`; FAST spins up,
  `Idq_in_A.value[1]` tracks the command.
- Drop the CAN link for ≥ `cmd_timeout_s` (0.5 s) → coast: `status_bits` shows
  `ESC_ST_FAILSAFE_COAST`, `IdqSet_A.value[1]` → 0, `flagRunIdentAndOnLine` → 0.
- `arm = false` (disarm) → immediate no output.

## Stage D — record parameters (→ commit 4)
Fill in stable bench values; these become the config-finalization commit.

| Parameter | Source | Bench default | Measured |
|---|---|---|---|
| `iq_max_A` | esc_control_cfg | 5.0 | _tbd_ |
| `iq_slew_A_s` | esc_control_cfg | 50.0 | _tbd_ |
| `cmd_timeout_s` | esc_control_cfg | 0.5 | _tbd_ |
| `vbus_ov_set / clr` | esc_control_cfg | 30 / 28 | _tbd_ |
| `vbus_uv_set / clr` | esc_control_cfg | 9 / 11 | _tbd_ |
| `oc_set_A / clr_A` | esc_control_cfg | 8 / 6 | _tbd_ |
| `iq_cmd_limit_A` | foc_bridge_cfg | 6.0 | _tbd_ |
| pole pairs | `USER_MOTOR_NUM_POLE_PAIRS` | per motor | _tbd_ |

## Power labs (is02+) — DRV8305 gate-enable workaround

Every SDK sensorless lab that drives the power stage (is02 cal, is03 hardware test, is04 signal
chain, is05 motor ID, is06+ control) calls `HAL_enableDRV()` only under `#ifdef DRV8320_SPI`, but
launchxl builds with `DRV8305_SPI`, so the gate is never enabled (and the function is dead-stripped
from the binary). The power stage is dead -> labs read garbage. Bring up the gate over the debugger
(no vendor-source edit) with the lab-agnostic prep script:

```bash
BOARD=launchxl_drv8305evm MOTOR=<motor> LAB=<lab> bash build.sh
"$DSS" tools/flash/prepare_drv8305_gate.js "$CCXML" \
   build/launchxl_drv8305evm/<motor>/<lab>/<lab>.out
```

It runs the lab to its `while(flagEnableSys==false)` wait, asserts EN_GATE directly
(`GPBSET<-0x80` → GPIO39 high), sets `flagEnableSys=true` so offset cal runs, and **hard-fails**
(pulls EN_GATE low, leaves the target halted, exits 1) unless all checks pass: EN_GATE readback
high, offset cal done, `faultUse.all==0`, `VdcBus_V>5`. Positive proof the gate woke: `faultUse.all`
goes **16→0** (gate off → the DRV8305 CSAs float and the CMPSS trips; gate on → CSAs live, zero
current reads clean). On success it leaves the target running; drive the lab's own flow (offset/gain
trim, open-loop test, motor ID, …) from the CCS watch window. The DRV8305 runs on power-on defaults
(CSA gain 10 V/V — matches the 47.14 A scaling); no SPI VDS/dead-time config is applied (fine for
low-current bring-up).

Recommended order on this freshly-ported board: **is02 (offset+gain cal, confirm current/voltage
scaling) → is03 (open-loop spin, confirm phase order + current polarity/magnitude) → is04 (signal
chain) → is05 (motor ID)** — don't trust is05's Rs/Ls/flux until is02/is03 pass.

Per motor, capture the identified `USER_MOTOR_Rs_Ohm`, `Ls_d/Ls_q_H`, `RATED_FLUX_VpHz` and back
them into `motors/<motor>.h` (the select→is05→backfill→tune workflow).

## Out of scope here
esc6288 wiring (schematic / encoder / CMPSS / CAN pins), the is07 speed-PI ISR branch +
real prop-park, active short brake, Flash persistence of node-id / park-ref, DroneCAN GetSet,
and on-bus interop stress testing.
