# ******************************************************************************

# iCEcube Static Timer

# Version:            2020.12.27943

# Build Date:         Dec  9 2020 17:33:20

# File Generated:     Jan 15 2022 06:08:01

# Purpose:            Timing Report with critical paths info

# Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

# ******************************************************************************

Device: iCE40HX8K
Derating factors (Best:Typical:Worst) :-  ( 0.563724 : 0.623363 : 0.701346 )
Derating factor used to generate this timing report:  Worst
Based on the following operating conditions 
Junction Temperature(degree Celsius): 85
Core Voltage(V): 1.14
Process Corner:  Worst
NOTE:
Please check both worst-case and best-case scenarios for "Setup Times" 
and "Hold Times" checks
 #####################################################################
                    Table of Contents
 =====================================================================
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup Times
		3.2::Clock to Out
		3.3::Pad to Pad
		3.4::Hold Times
		3.5::Minimum Clock to Out
		3.6::Minimum Pad To Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for top|mclock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (top|mclock:R vs. top|mclock:R)
	6::Path Details for DataSheet
		6.1::Setup Times Path Details
		6.2::Clock to Out Path Details
			6.2.1::Path details for port: Y[0]
			6.2.2::Path details for port: Y[1]
			6.2.3::Path details for port: Y[2]
			6.2.4::Path details for port: Y[3]
			6.2.5::Path details for port: Y[4]
			6.2.6::Path details for port: Y[5]
			6.2.7::Path details for port: Y[6]
			6.2.8::Path details for port: Y[7]
		6.3::PI to PO Path Details
		6.4::Hold Times Path Details
		6.5::Minimum Clock to Out Path Details
			6.5.1::Path details for port: Y[0]
			6.5.2::Path details for port: Y[1]
			6.5.3::Path details for port: Y[2]
			6.5.4::Path details for port: Y[3]
			6.5.5::Path details for port: Y[4]
			6.5.6::Path details for port: Y[5]
			6.5.7::Path details for port: Y[6]
			6.5.8::Path details for port: Y[7]
		6.6::Minimum Pad To Pad Path Details
 =====================================================================
                    End of Table of Contents
 #####################################################################

 #####################################################################
                    1::Clock Frequency Summary
 =====================================================================
Number of clocks: 1
Clock: top|mclock  | Frequency: 116.49 MHz  | Target: 132.45 MHz  | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock  Capture Clock  Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
------------  -------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
top|mclock    top|mclock     7550             -1034       N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

                        3.1::Setup Times
                        ----------------

Data Port  Clock Port  Setup Times  Clock Reference:Phase  
---------  ----------  -----------  ---------------------  


                       3.2::Clock to Out
                       -----------------

Data Port  Clock Port  Clock to Out  Clock Reference:Phase  
---------  ----------  ------------  ---------------------  
Y[0]       mclock      11125         top|mclock:R           
Y[1]       mclock      10676         top|mclock:R           
Y[2]       mclock      11125         top|mclock:R           
Y[3]       mclock      10837         top|mclock:R           
Y[4]       mclock      10676         top|mclock:R           
Y[5]       mclock      11602         top|mclock:R           
Y[6]       mclock      10970         top|mclock:R           
Y[7]       mclock      11714         top|mclock:R           


                         3.3::Pad to Pad
                         ---------------

Port Name (Input)  Port Name (Output)  Pad to Pad  
-----------------  ------------------  ----------  


                         3.4::Hold Times
                         ---------------

Data Port  Clock Port  Hold Times  Clock Reference:Phase  
---------  ----------  ----------  ---------------------  


               3.5::Minimum Clock to Out
               -------------------------

Data Port  Clock Port  Minimum Clock to Out  Clock Reference:Phase  
---------  ----------  --------------------  ---------------------  
Y[0]       mclock      10144                 top|mclock:R           
Y[1]       mclock      9632                  top|mclock:R           
Y[2]       mclock      10207                 top|mclock:R           
Y[3]       mclock      9730                  top|mclock:R           
Y[4]       mclock      9632                  top|mclock:R           
Y[5]       mclock      10319                 top|mclock:R           
Y[6]       mclock      9632                  top|mclock:R           
Y[7]       mclock      10642                 top|mclock:R           


                 3.6::Minimum Pad To Pad
                 -----------------------

Port Name (Input)  Port Name (Output)  Minimum Pad To Pad  
-----------------  ------------------  ------------------  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for top|mclock
****************************************
Clock: top|mclock
Frequency: 116.49 MHz | Target: 132.45 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_2_LC_22_17_1/lcout
Path End         : counter1.Pre_Q_3_LC_24_21_4/ce
Capture Clock    : counter1.Pre_Q_3_LC_24_21_4/clk
Setup Constraint : 7550p
Path slack       : -1035p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10465

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             8045
------------------------------------------   ----- 
End-of-path arrival time (ps)                11500
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_2_LC_22_17_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_2_LC_22_17_1/lcout                       LogicCell40_SEQ_MODE_1000    540              3455  -1034  RISE       2
I__139/I                                        Odrv12                         0              3455  -1034  RISE       1
I__139/O                                        Odrv12                       491              3946  -1034  RISE       1
I__141/I                                        LocalMux                       0              3946  -1034  RISE       1
I__141/O                                        LocalMux                     330              4276  -1034  RISE       1
I__143/I                                        InMux                          0              4276  -1034  RISE       1
I__143/O                                        InMux                        259              4535  -1034  RISE       1
I__144/I                                        CascadeMux                     0              4535  -1034  RISE       1
I__144/O                                        CascadeMux                     0              4535  -1034  RISE       1
un2_cntdiv_1_cry_2_c_LC_22_20_1/in2             LogicCell40_SEQ_MODE_0000      0              4535  -1034  RISE       1
un2_cntdiv_1_cry_2_c_LC_22_20_1/carryout        LogicCell40_SEQ_MODE_0000    231              4767  -1034  RISE       1
un2_cntdiv_1_cry_3_c_LC_22_20_2/carryin         LogicCell40_SEQ_MODE_0000      0              4767  -1034  RISE       1
un2_cntdiv_1_cry_3_c_LC_22_20_2/carryout        LogicCell40_SEQ_MODE_0000    126              4893  -1034  RISE       1
un2_cntdiv_1_cry_4_c_LC_22_20_3/carryin         LogicCell40_SEQ_MODE_0000      0              4893  -1034  RISE       1
un2_cntdiv_1_cry_4_c_LC_22_20_3/carryout        LogicCell40_SEQ_MODE_0000    126              5019  -1034  RISE       1
un2_cntdiv_1_cry_5_c_LC_22_20_4/carryin         LogicCell40_SEQ_MODE_0000      0              5019  -1034  RISE       1
un2_cntdiv_1_cry_5_c_LC_22_20_4/carryout        LogicCell40_SEQ_MODE_0000    126              5145  -1034  RISE       1
un2_cntdiv_1_cry_6_c_LC_22_20_5/carryin         LogicCell40_SEQ_MODE_0000      0              5145  -1034  RISE       1
un2_cntdiv_1_cry_6_c_LC_22_20_5/carryout        LogicCell40_SEQ_MODE_0000    126              5272  -1034  RISE       1
un2_cntdiv_1_cry_7_c_LC_22_20_6/carryin         LogicCell40_SEQ_MODE_0000      0              5272  -1034  RISE       1
un2_cntdiv_1_cry_7_c_LC_22_20_6/carryout        LogicCell40_SEQ_MODE_0000    126              5398  -1034  RISE       1
un2_cntdiv_1_cry_8_c_LC_22_20_7/carryin         LogicCell40_SEQ_MODE_0000      0              5398  -1034  RISE       1
un2_cntdiv_1_cry_8_c_LC_22_20_7/carryout        LogicCell40_SEQ_MODE_0000    126              5524  -1034  RISE       1
IN_MUX_bfv_22_21_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5524  -1034  RISE       1
IN_MUX_bfv_22_21_0_/carryinitout                ICE_CARRY_IN_MUX             196              5721  -1034  RISE       1
un2_cntdiv_1_cry_9_c_LC_22_21_0/carryin         LogicCell40_SEQ_MODE_0000      0              5721  -1034  RISE       1
un2_cntdiv_1_cry_9_c_LC_22_21_0/carryout        LogicCell40_SEQ_MODE_0000    126              5847  -1034  RISE       1
un2_cntdiv_1_cry_10_c_LC_22_21_1/carryin        LogicCell40_SEQ_MODE_0000      0              5847  -1034  RISE       1
un2_cntdiv_1_cry_10_c_LC_22_21_1/carryout       LogicCell40_SEQ_MODE_0000    126              5973  -1034  RISE       1
un2_cntdiv_1_cry_11_c_LC_22_21_2/carryin        LogicCell40_SEQ_MODE_0000      0              5973  -1034  RISE       1
un2_cntdiv_1_cry_11_c_LC_22_21_2/carryout       LogicCell40_SEQ_MODE_0000    126              6099  -1034  RISE       1
un2_cntdiv_1_cry_12_c_LC_22_21_3/carryin        LogicCell40_SEQ_MODE_0000      0              6099  -1034  RISE       1
un2_cntdiv_1_cry_12_c_LC_22_21_3/carryout       LogicCell40_SEQ_MODE_0000    126              6226  -1034  RISE       1
un2_cntdiv_1_cry_13_c_LC_22_21_4/carryin        LogicCell40_SEQ_MODE_0000      0              6226  -1034  RISE       1
un2_cntdiv_1_cry_13_c_LC_22_21_4/carryout       LogicCell40_SEQ_MODE_0000    126              6352  -1034  RISE       1
un2_cntdiv_1_cry_14_c_LC_22_21_5/carryin        LogicCell40_SEQ_MODE_0000      0              6352  -1034  RISE       1
un2_cntdiv_1_cry_14_c_LC_22_21_5/carryout       LogicCell40_SEQ_MODE_0000    126              6478  -1034  RISE       1
un2_cntdiv_1_cry_15_c_LC_22_21_6/carryin        LogicCell40_SEQ_MODE_0000      0              6478  -1034  RISE       1
un2_cntdiv_1_cry_15_c_LC_22_21_6/carryout       LogicCell40_SEQ_MODE_0000    126              6604  -1034  RISE       1
un2_cntdiv_1_cry_16_c_LC_22_21_7/carryin        LogicCell40_SEQ_MODE_0000      0              6604  -1034  RISE       1
un2_cntdiv_1_cry_16_c_LC_22_21_7/carryout       LogicCell40_SEQ_MODE_0000    126              6730  -1034  RISE       1
IN_MUX_bfv_22_22_0_/carryinitin                 ICE_CARRY_IN_MUX               0              6730  -1034  RISE       1
IN_MUX_bfv_22_22_0_/carryinitout                ICE_CARRY_IN_MUX             196              6927  -1034  RISE       1
un2_cntdiv_1_cry_17_c_LC_22_22_0/carryin        LogicCell40_SEQ_MODE_0000      0              6927  -1034  RISE       1
un2_cntdiv_1_cry_17_c_LC_22_22_0/carryout       LogicCell40_SEQ_MODE_0000    126              7053  -1034  RISE       1
un2_cntdiv_1_cry_18_c_LC_22_22_1/carryin        LogicCell40_SEQ_MODE_0000      0              7053  -1034  RISE       1
un2_cntdiv_1_cry_18_c_LC_22_22_1/carryout       LogicCell40_SEQ_MODE_0000    126              7179  -1034  RISE       1
un2_cntdiv_1_cry_19_c_LC_22_22_2/carryin        LogicCell40_SEQ_MODE_0000      0              7179  -1034  RISE       1
un2_cntdiv_1_cry_19_c_LC_22_22_2/carryout       LogicCell40_SEQ_MODE_0000    126              7306  -1034  RISE       1
un2_cntdiv_1_cry_20_c_LC_22_22_3/carryin        LogicCell40_SEQ_MODE_0000      0              7306  -1034  RISE       1
un2_cntdiv_1_cry_20_c_LC_22_22_3/carryout       LogicCell40_SEQ_MODE_0000    126              7432  -1034  RISE       1
un2_cntdiv_1_cry_21_c_LC_22_22_4/carryin        LogicCell40_SEQ_MODE_0000      0              7432  -1034  RISE       1
un2_cntdiv_1_cry_21_c_LC_22_22_4/carryout       LogicCell40_SEQ_MODE_0000    126              7558  -1034  RISE       1
un2_cntdiv_1_cry_22_c_LC_22_22_5/carryin        LogicCell40_SEQ_MODE_0000      0              7558  -1034  RISE       1
un2_cntdiv_1_cry_22_c_LC_22_22_5/carryout       LogicCell40_SEQ_MODE_0000    126              7684  -1034  RISE       1
un2_cntdiv_1_cry_23_c_LC_22_22_6/carryin        LogicCell40_SEQ_MODE_0000      0              7684  -1034  RISE       1
un2_cntdiv_1_cry_23_c_LC_22_22_6/carryout       LogicCell40_SEQ_MODE_0000    126              7811  -1034  RISE       1
un2_cntdiv_1_cry_24_c_LC_22_22_7/carryin        LogicCell40_SEQ_MODE_0000      0              7811  -1034  RISE       1
un2_cntdiv_1_cry_24_c_LC_22_22_7/carryout       LogicCell40_SEQ_MODE_0000    126              7937  -1034  RISE       1
IN_MUX_bfv_22_23_0_/carryinitin                 ICE_CARRY_IN_MUX               0              7937  -1034  RISE       1
IN_MUX_bfv_22_23_0_/carryinitout                ICE_CARRY_IN_MUX             196              8133  -1034  RISE       1
I__297/I                                        InMux                          0              8133  -1034  RISE       1
I__297/O                                        InMux                        259              8393  -1034  RISE       1
un2_cntdiv_1_cry_24_c_RNI73PB_LC_22_23_0/in3    LogicCell40_SEQ_MODE_0000      0              8393  -1034  RISE       1
un2_cntdiv_1_cry_24_c_RNI73PB_LC_22_23_0/lcout  LogicCell40_SEQ_MODE_0000    316              8708  -1034  RISE       2
I__293/I                                        LocalMux                       0              8708  -1034  RISE       1
I__293/O                                        LocalMux                     330              9038  -1034  RISE       1
I__295/I                                        InMux                          0              9038  -1034  RISE       1
I__295/O                                        InMux                        259              9297  -1034  RISE       1
cntDiv_RNIETOH_25_LC_23_22_4/in3                LogicCell40_SEQ_MODE_0000      0              9297  -1034  RISE       1
cntDiv_RNIETOH_25_LC_23_22_4/lcout              LogicCell40_SEQ_MODE_0000    316              9613  -1034  RISE       4
I__268/I                                        Odrv4                          0              9613  -1034  RISE       1
I__268/O                                        Odrv4                        351              9964  -1034  RISE       1
I__271/I                                        Span4Mux_h                     0              9964  -1034  RISE       1
I__271/O                                        Span4Mux_h                   302             10265  -1034  RISE       1
I__274/I                                        Span4Mux_h                     0             10265  -1034  RISE       1
I__274/O                                        Span4Mux_h                   302             10567  -1034  RISE       1
I__277/I                                        LocalMux                       0             10567  -1034  RISE       1
I__277/O                                        LocalMux                     330             10896  -1034  RISE       1
I__278/I                                        CEMux                          0             10896  -1034  RISE       1
I__278/O                                        CEMux                        603             11500  -1034  RISE       1
counter1.Pre_Q_3_LC_24_21_4/ce                  LogicCell40_SEQ_MODE_1000      0             11500  -1034  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (top|mclock:R vs. top|mclock:R)
*************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_2_LC_22_17_1/lcout
Path End         : counter1.Pre_Q_3_LC_24_21_4/ce
Capture Clock    : counter1.Pre_Q_3_LC_24_21_4/clk
Setup Constraint : 7550p
Path slack       : -1035p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10465

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             8045
------------------------------------------   ----- 
End-of-path arrival time (ps)                11500
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_2_LC_22_17_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_2_LC_22_17_1/lcout                       LogicCell40_SEQ_MODE_1000    540              3455  -1034  RISE       2
I__139/I                                        Odrv12                         0              3455  -1034  RISE       1
I__139/O                                        Odrv12                       491              3946  -1034  RISE       1
I__141/I                                        LocalMux                       0              3946  -1034  RISE       1
I__141/O                                        LocalMux                     330              4276  -1034  RISE       1
I__143/I                                        InMux                          0              4276  -1034  RISE       1
I__143/O                                        InMux                        259              4535  -1034  RISE       1
I__144/I                                        CascadeMux                     0              4535  -1034  RISE       1
I__144/O                                        CascadeMux                     0              4535  -1034  RISE       1
un2_cntdiv_1_cry_2_c_LC_22_20_1/in2             LogicCell40_SEQ_MODE_0000      0              4535  -1034  RISE       1
un2_cntdiv_1_cry_2_c_LC_22_20_1/carryout        LogicCell40_SEQ_MODE_0000    231              4767  -1034  RISE       1
un2_cntdiv_1_cry_3_c_LC_22_20_2/carryin         LogicCell40_SEQ_MODE_0000      0              4767  -1034  RISE       1
un2_cntdiv_1_cry_3_c_LC_22_20_2/carryout        LogicCell40_SEQ_MODE_0000    126              4893  -1034  RISE       1
un2_cntdiv_1_cry_4_c_LC_22_20_3/carryin         LogicCell40_SEQ_MODE_0000      0              4893  -1034  RISE       1
un2_cntdiv_1_cry_4_c_LC_22_20_3/carryout        LogicCell40_SEQ_MODE_0000    126              5019  -1034  RISE       1
un2_cntdiv_1_cry_5_c_LC_22_20_4/carryin         LogicCell40_SEQ_MODE_0000      0              5019  -1034  RISE       1
un2_cntdiv_1_cry_5_c_LC_22_20_4/carryout        LogicCell40_SEQ_MODE_0000    126              5145  -1034  RISE       1
un2_cntdiv_1_cry_6_c_LC_22_20_5/carryin         LogicCell40_SEQ_MODE_0000      0              5145  -1034  RISE       1
un2_cntdiv_1_cry_6_c_LC_22_20_5/carryout        LogicCell40_SEQ_MODE_0000    126              5272  -1034  RISE       1
un2_cntdiv_1_cry_7_c_LC_22_20_6/carryin         LogicCell40_SEQ_MODE_0000      0              5272  -1034  RISE       1
un2_cntdiv_1_cry_7_c_LC_22_20_6/carryout        LogicCell40_SEQ_MODE_0000    126              5398  -1034  RISE       1
un2_cntdiv_1_cry_8_c_LC_22_20_7/carryin         LogicCell40_SEQ_MODE_0000      0              5398  -1034  RISE       1
un2_cntdiv_1_cry_8_c_LC_22_20_7/carryout        LogicCell40_SEQ_MODE_0000    126              5524  -1034  RISE       1
IN_MUX_bfv_22_21_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5524  -1034  RISE       1
IN_MUX_bfv_22_21_0_/carryinitout                ICE_CARRY_IN_MUX             196              5721  -1034  RISE       1
un2_cntdiv_1_cry_9_c_LC_22_21_0/carryin         LogicCell40_SEQ_MODE_0000      0              5721  -1034  RISE       1
un2_cntdiv_1_cry_9_c_LC_22_21_0/carryout        LogicCell40_SEQ_MODE_0000    126              5847  -1034  RISE       1
un2_cntdiv_1_cry_10_c_LC_22_21_1/carryin        LogicCell40_SEQ_MODE_0000      0              5847  -1034  RISE       1
un2_cntdiv_1_cry_10_c_LC_22_21_1/carryout       LogicCell40_SEQ_MODE_0000    126              5973  -1034  RISE       1
un2_cntdiv_1_cry_11_c_LC_22_21_2/carryin        LogicCell40_SEQ_MODE_0000      0              5973  -1034  RISE       1
un2_cntdiv_1_cry_11_c_LC_22_21_2/carryout       LogicCell40_SEQ_MODE_0000    126              6099  -1034  RISE       1
un2_cntdiv_1_cry_12_c_LC_22_21_3/carryin        LogicCell40_SEQ_MODE_0000      0              6099  -1034  RISE       1
un2_cntdiv_1_cry_12_c_LC_22_21_3/carryout       LogicCell40_SEQ_MODE_0000    126              6226  -1034  RISE       1
un2_cntdiv_1_cry_13_c_LC_22_21_4/carryin        LogicCell40_SEQ_MODE_0000      0              6226  -1034  RISE       1
un2_cntdiv_1_cry_13_c_LC_22_21_4/carryout       LogicCell40_SEQ_MODE_0000    126              6352  -1034  RISE       1
un2_cntdiv_1_cry_14_c_LC_22_21_5/carryin        LogicCell40_SEQ_MODE_0000      0              6352  -1034  RISE       1
un2_cntdiv_1_cry_14_c_LC_22_21_5/carryout       LogicCell40_SEQ_MODE_0000    126              6478  -1034  RISE       1
un2_cntdiv_1_cry_15_c_LC_22_21_6/carryin        LogicCell40_SEQ_MODE_0000      0              6478  -1034  RISE       1
un2_cntdiv_1_cry_15_c_LC_22_21_6/carryout       LogicCell40_SEQ_MODE_0000    126              6604  -1034  RISE       1
un2_cntdiv_1_cry_16_c_LC_22_21_7/carryin        LogicCell40_SEQ_MODE_0000      0              6604  -1034  RISE       1
un2_cntdiv_1_cry_16_c_LC_22_21_7/carryout       LogicCell40_SEQ_MODE_0000    126              6730  -1034  RISE       1
IN_MUX_bfv_22_22_0_/carryinitin                 ICE_CARRY_IN_MUX               0              6730  -1034  RISE       1
IN_MUX_bfv_22_22_0_/carryinitout                ICE_CARRY_IN_MUX             196              6927  -1034  RISE       1
un2_cntdiv_1_cry_17_c_LC_22_22_0/carryin        LogicCell40_SEQ_MODE_0000      0              6927  -1034  RISE       1
un2_cntdiv_1_cry_17_c_LC_22_22_0/carryout       LogicCell40_SEQ_MODE_0000    126              7053  -1034  RISE       1
un2_cntdiv_1_cry_18_c_LC_22_22_1/carryin        LogicCell40_SEQ_MODE_0000      0              7053  -1034  RISE       1
un2_cntdiv_1_cry_18_c_LC_22_22_1/carryout       LogicCell40_SEQ_MODE_0000    126              7179  -1034  RISE       1
un2_cntdiv_1_cry_19_c_LC_22_22_2/carryin        LogicCell40_SEQ_MODE_0000      0              7179  -1034  RISE       1
un2_cntdiv_1_cry_19_c_LC_22_22_2/carryout       LogicCell40_SEQ_MODE_0000    126              7306  -1034  RISE       1
un2_cntdiv_1_cry_20_c_LC_22_22_3/carryin        LogicCell40_SEQ_MODE_0000      0              7306  -1034  RISE       1
un2_cntdiv_1_cry_20_c_LC_22_22_3/carryout       LogicCell40_SEQ_MODE_0000    126              7432  -1034  RISE       1
un2_cntdiv_1_cry_21_c_LC_22_22_4/carryin        LogicCell40_SEQ_MODE_0000      0              7432  -1034  RISE       1
un2_cntdiv_1_cry_21_c_LC_22_22_4/carryout       LogicCell40_SEQ_MODE_0000    126              7558  -1034  RISE       1
un2_cntdiv_1_cry_22_c_LC_22_22_5/carryin        LogicCell40_SEQ_MODE_0000      0              7558  -1034  RISE       1
un2_cntdiv_1_cry_22_c_LC_22_22_5/carryout       LogicCell40_SEQ_MODE_0000    126              7684  -1034  RISE       1
un2_cntdiv_1_cry_23_c_LC_22_22_6/carryin        LogicCell40_SEQ_MODE_0000      0              7684  -1034  RISE       1
un2_cntdiv_1_cry_23_c_LC_22_22_6/carryout       LogicCell40_SEQ_MODE_0000    126              7811  -1034  RISE       1
un2_cntdiv_1_cry_24_c_LC_22_22_7/carryin        LogicCell40_SEQ_MODE_0000      0              7811  -1034  RISE       1
un2_cntdiv_1_cry_24_c_LC_22_22_7/carryout       LogicCell40_SEQ_MODE_0000    126              7937  -1034  RISE       1
IN_MUX_bfv_22_23_0_/carryinitin                 ICE_CARRY_IN_MUX               0              7937  -1034  RISE       1
IN_MUX_bfv_22_23_0_/carryinitout                ICE_CARRY_IN_MUX             196              8133  -1034  RISE       1
I__297/I                                        InMux                          0              8133  -1034  RISE       1
I__297/O                                        InMux                        259              8393  -1034  RISE       1
un2_cntdiv_1_cry_24_c_RNI73PB_LC_22_23_0/in3    LogicCell40_SEQ_MODE_0000      0              8393  -1034  RISE       1
un2_cntdiv_1_cry_24_c_RNI73PB_LC_22_23_0/lcout  LogicCell40_SEQ_MODE_0000    316              8708  -1034  RISE       2
I__293/I                                        LocalMux                       0              8708  -1034  RISE       1
I__293/O                                        LocalMux                     330              9038  -1034  RISE       1
I__295/I                                        InMux                          0              9038  -1034  RISE       1
I__295/O                                        InMux                        259              9297  -1034  RISE       1
cntDiv_RNIETOH_25_LC_23_22_4/in3                LogicCell40_SEQ_MODE_0000      0              9297  -1034  RISE       1
cntDiv_RNIETOH_25_LC_23_22_4/lcout              LogicCell40_SEQ_MODE_0000    316              9613  -1034  RISE       4
I__268/I                                        Odrv4                          0              9613  -1034  RISE       1
I__268/O                                        Odrv4                        351              9964  -1034  RISE       1
I__271/I                                        Span4Mux_h                     0              9964  -1034  RISE       1
I__271/O                                        Span4Mux_h                   302             10265  -1034  RISE       1
I__274/I                                        Span4Mux_h                     0             10265  -1034  RISE       1
I__274/O                                        Span4Mux_h                   302             10567  -1034  RISE       1
I__277/I                                        LocalMux                       0             10567  -1034  RISE       1
I__277/O                                        LocalMux                     330             10896  -1034  RISE       1
I__278/I                                        CEMux                          0             10896  -1034  RISE       1
I__278/O                                        CEMux                        603             11500  -1034  RISE       1
counter1.Pre_Q_3_LC_24_21_4/ce                  LogicCell40_SEQ_MODE_1000      0             11500  -1034  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 


##################################################################### 
                    6::Path Details for DataSheet
===================================================================== 


          6.2::Clock to Out Path Details
--------------------------------------------------

      6.2.1::Path details for port: Y[0]
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Y[0]
Clock Port         : mclock
Clock Reference    : top|mclock:R
Clock to Out Delay : 11125


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7670
---------------------------- ------
Clock To Out Delay            11125

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclock                                               top                        0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                             GlobalMux                  0      2452               RISE  1       
I__280/O                                             GlobalMux                  154    2607               RISE  1       
I__288/I                                             ClkMux                     0      2607               RISE  1       
I__288/O                                             ClkMux                     309    2915               RISE  1       
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter1.Pre_Q_2_LC_24_22_2/lcout     LogicCell40_SEQ_MODE_1000  540    3455               RISE  11      
I__335/I                              Odrv4                      0      3455               RISE  1       
I__335/O                              Odrv4                      351    3806               RISE  1       
I__340/I                              Span4Mux_h                 0      3806               RISE  1       
I__340/O                              Span4Mux_h                 302    4107               RISE  1       
I__343/I                              Span4Mux_v                 0      4107               RISE  1       
I__343/O                              Span4Mux_v                 351    4458               RISE  1       
I__348/I                              LocalMux                   0      4458               RISE  1       
I__348/O                              LocalMux                   330    4788               RISE  1       
I__353/I                              InMux                      0      4788               RISE  1       
I__353/O                              InMux                      259    5047               RISE  1       
display.S_1_7_0__m2_LC_32_21_5/in1    LogicCell40_SEQ_MODE_0000  0      5047               RISE  1       
display.S_1_7_0__m2_LC_32_21_5/lcout  LogicCell40_SEQ_MODE_0000  400    5447               RISE  1       
I__414/I                              Odrv4                      0      5447               RISE  1       
I__414/O                              Odrv4                      351    5798               RISE  1       
I__415/I                              Span4Mux_s0_h              0      5798               RISE  1       
I__415/O                              Span4Mux_s0_h              147    5945               RISE  1       
I__416/I                              LocalMux                   0      5945               RISE  1       
I__416/O                              LocalMux                   330    6275               RISE  1       
I__417/I                              IoInMux                    0      6275               RISE  1       
I__417/O                              IoInMux                    259    6534               RISE  1       
Y_obuf_0_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      6534               RISE  1       
Y_obuf_0_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   8771               FALL  1       
Y_obuf_0_iopad/DIN                    IO_PAD                     0      8771               FALL  1       
Y_obuf_0_iopad/PACKAGEPIN:out         IO_PAD                     2353   11125              FALL  1       
Y[0]                                  top                        0      11125              FALL  1       

6.2.2::Path details for port: Y[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Y[1]
Clock Port         : mclock
Clock Reference    : top|mclock:R
Clock to Out Delay : 10676


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7221
---------------------------- ------
Clock To Out Delay            10676

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclock                                               top                        0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                             GlobalMux                  0      2452               RISE  1       
I__280/O                                             GlobalMux                  154    2607               RISE  1       
I__288/I                                             ClkMux                     0      2607               RISE  1       
I__288/O                                             ClkMux                     309    2915               RISE  1       
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter1.Pre_Q_2_LC_24_22_2/lcout     LogicCell40_SEQ_MODE_1000  540    3455               RISE  11      
I__335/I                              Odrv4                      0      3455               RISE  1       
I__335/O                              Odrv4                      351    3806               RISE  1       
I__340/I                              Span4Mux_h                 0      3806               RISE  1       
I__340/O                              Span4Mux_h                 302    4107               RISE  1       
I__343/I                              Span4Mux_v                 0      4107               RISE  1       
I__343/O                              Span4Mux_v                 351    4458               RISE  1       
I__348/I                              LocalMux                   0      4458               RISE  1       
I__348/O                              LocalMux                   330    4788               RISE  1       
I__354/I                              InMux                      0      4788               RISE  1       
I__354/O                              InMux                      259    5047               RISE  1       
display.S_1_7_0__m6_LC_32_21_0/in0    LogicCell40_SEQ_MODE_0000  0      5047               RISE  1       
display.S_1_7_0__m6_LC_32_21_0/lcout  LogicCell40_SEQ_MODE_0000  449    5496               RISE  1       
I__266/I                              LocalMux                   0      5496               RISE  1       
I__266/O                              LocalMux                   330    5826               RISE  1       
I__267/I                              IoInMux                    0      5826               RISE  1       
I__267/O                              IoInMux                    259    6085               RISE  1       
Y_obuf_1_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      6085               RISE  1       
Y_obuf_1_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2237   8323               FALL  1       
Y_obuf_1_iopad/DIN                    IO_PAD                     0      8323               FALL  1       
Y_obuf_1_iopad/PACKAGEPIN:out         IO_PAD                     2353   10676              FALL  1       
Y[1]                                  top                        0      10676              FALL  1       

6.2.3::Path details for port: Y[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Y[2]
Clock Port         : mclock
Clock Reference    : top|mclock:R
Clock to Out Delay : 11125


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7670
---------------------------- ------
Clock To Out Delay            11125

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclock                                               top                        0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                             GlobalMux                  0      2452               RISE  1       
I__280/O                                             GlobalMux                  154    2607               RISE  1       
I__288/I                                             ClkMux                     0      2607               RISE  1       
I__288/O                                             ClkMux                     309    2915               RISE  1       
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter1.Pre_Q_2_LC_24_22_2/lcout      LogicCell40_SEQ_MODE_1000  540    3455               RISE  11      
I__335/I                               Odrv4                      0      3455               RISE  1       
I__335/O                               Odrv4                      351    3806               RISE  1       
I__340/I                               Span4Mux_h                 0      3806               RISE  1       
I__340/O                               Span4Mux_h                 302    4107               RISE  1       
I__343/I                               Span4Mux_v                 0      4107               RISE  1       
I__343/O                               Span4Mux_v                 351    4458               RISE  1       
I__348/I                               LocalMux                   0      4458               RISE  1       
I__348/O                               LocalMux                   330    4788               RISE  1       
I__351/I                               InMux                      0      4788               RISE  1       
I__351/O                               InMux                      259    5047               RISE  1       
display.S_1_7_0__m11_LC_32_21_7/in1    LogicCell40_SEQ_MODE_0000  0      5047               RISE  1       
display.S_1_7_0__m11_LC_32_21_7/lcout  LogicCell40_SEQ_MODE_0000  400    5447               RISE  1       
I__410/I                               Odrv4                      0      5447               RISE  1       
I__410/O                               Odrv4                      351    5798               RISE  1       
I__411/I                               Span4Mux_s0_h              0      5798               RISE  1       
I__411/O                               Span4Mux_s0_h              147    5945               RISE  1       
I__412/I                               LocalMux                   0      5945               RISE  1       
I__412/O                               LocalMux                   330    6275               RISE  1       
I__413/I                               IoInMux                    0      6275               RISE  1       
I__413/O                               IoInMux                    259    6534               RISE  1       
Y_obuf_2_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      6534               RISE  1       
Y_obuf_2_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2237   8771               FALL  1       
Y_obuf_2_iopad/DIN                     IO_PAD                     0      8771               FALL  1       
Y_obuf_2_iopad/PACKAGEPIN:out          IO_PAD                     2353   11125              FALL  1       
Y[2]                                   top                        0      11125              FALL  1       

6.2.4::Path details for port: Y[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Y[3]
Clock Port         : mclock
Clock Reference    : top|mclock:R
Clock to Out Delay : 10837


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7382
---------------------------- ------
Clock To Out Delay            10837

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclock                                               top                        0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                             GlobalMux                  0      2452               RISE  1       
I__280/O                                             GlobalMux                  154    2607               RISE  1       
I__285/I                                             ClkMux                     0      2607               RISE  1       
I__285/O                                             ClkMux                     309    2915               RISE  1       
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter1.Pre_Q_1_LC_23_21_5/lcout      LogicCell40_SEQ_MODE_1000  540    3455               FALL  12      
I__381/I                               Odrv12                     0      3455               FALL  1       
I__381/O                               Odrv12                     540    3995               FALL  1       
I__388/I                               Sp12to4                    0      3995               FALL  1       
I__388/O                               Sp12to4                    449    4444               FALL  1       
I__394/I                               Span4Mux_v                 0      4444               FALL  1       
I__394/O                               Span4Mux_v                 372    4816               FALL  1       
I__396/I                               LocalMux                   0      4816               FALL  1       
I__396/O                               LocalMux                   309    5124               FALL  1       
I__397/I                               InMux                      0      5124               FALL  1       
I__397/O                               InMux                      217    5342               FALL  1       
display.S_1_7_0__m13_LC_32_22_4/in3    LogicCell40_SEQ_MODE_0000  0      5342               FALL  1       
display.S_1_7_0__m13_LC_32_22_4/lcout  LogicCell40_SEQ_MODE_0000  316    5657               RISE  1       
I__401/I                               LocalMux                   0      5657               RISE  1       
I__401/O                               LocalMux                   330    5987               RISE  1       
I__402/I                               IoInMux                    0      5987               RISE  1       
I__402/O                               IoInMux                    259    6247               RISE  1       
Y_obuf_3_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      6247               RISE  1       
Y_obuf_3_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2237   8484               FALL  1       
Y_obuf_3_iopad/DIN                     IO_PAD                     0      8484               FALL  1       
Y_obuf_3_iopad/PACKAGEPIN:out          IO_PAD                     2353   10837              FALL  1       
Y[3]                                   top                        0      10837              FALL  1       

6.2.5::Path details for port: Y[4]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Y[4]
Clock Port         : mclock
Clock Reference    : top|mclock:R
Clock to Out Delay : 10676


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7221
---------------------------- ------
Clock To Out Delay            10676

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclock                                               top                        0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                             GlobalMux                  0      2452               RISE  1       
I__280/O                                             GlobalMux                  154    2607               RISE  1       
I__288/I                                             ClkMux                     0      2607               RISE  1       
I__288/O                                             ClkMux                     309    2915               RISE  1       
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter1.Pre_Q_2_LC_24_22_2/lcout      LogicCell40_SEQ_MODE_1000  540    3455               RISE  11      
I__335/I                               Odrv4                      0      3455               RISE  1       
I__335/O                               Odrv4                      351    3806               RISE  1       
I__340/I                               Span4Mux_h                 0      3806               RISE  1       
I__340/O                               Span4Mux_h                 302    4107               RISE  1       
I__343/I                               Span4Mux_v                 0      4107               RISE  1       
I__343/O                               Span4Mux_v                 351    4458               RISE  1       
I__348/I                               LocalMux                   0      4458               RISE  1       
I__348/O                               LocalMux                   330    4788               RISE  1       
I__352/I                               InMux                      0      4788               RISE  1       
I__352/O                               InMux                      259    5047               RISE  1       
display.S_1_7_0__m15_LC_32_21_4/in0    LogicCell40_SEQ_MODE_0000  0      5047               RISE  1       
display.S_1_7_0__m15_LC_32_21_4/lcout  LogicCell40_SEQ_MODE_0000  449    5496               RISE  1       
I__264/I                               LocalMux                   0      5496               RISE  1       
I__264/O                               LocalMux                   330    5826               RISE  1       
I__265/I                               IoInMux                    0      5826               RISE  1       
I__265/O                               IoInMux                    259    6085               RISE  1       
Y_obuf_4_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      6085               RISE  1       
Y_obuf_4_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2237   8323               FALL  1       
Y_obuf_4_iopad/DIN                     IO_PAD                     0      8323               FALL  1       
Y_obuf_4_iopad/PACKAGEPIN:out          IO_PAD                     2353   10676              FALL  1       
Y[4]                                   top                        0      10676              FALL  1       

6.2.6::Path details for port: Y[5]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Y[5]
Clock Port         : mclock
Clock Reference    : top|mclock:R
Clock to Out Delay : 11602


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              8147
---------------------------- ------
Clock To Out Delay            11602

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclock                                               top                        0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                             GlobalMux                  0      2452               RISE  1       
I__280/O                                             GlobalMux                  154    2607               RISE  1       
I__285/I                                             ClkMux                     0      2607               RISE  1       
I__285/O                                             ClkMux                     309    2915               RISE  1       
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter1.Pre_Q_1_LC_23_21_5/lcout      LogicCell40_SEQ_MODE_1000  540    3455               FALL  12      
I__381/I                               Odrv12                     0      3455               FALL  1       
I__381/O                               Odrv12                     540    3995               FALL  1       
I__388/I                               Sp12to4                    0      3995               FALL  1       
I__388/O                               Sp12to4                    449    4444               FALL  1       
I__394/I                               Span4Mux_v                 0      4444               FALL  1       
I__394/O                               Span4Mux_v                 372    4816               FALL  1       
I__396/I                               LocalMux                   0      4816               FALL  1       
I__396/O                               LocalMux                   309    5124               FALL  1       
I__398/I                               InMux                      0      5124               FALL  1       
I__398/O                               InMux                      217    5342               FALL  1       
display.S_1_7_0__m16_LC_32_22_5/in0    LogicCell40_SEQ_MODE_0000  0      5342               FALL  1       
display.S_1_7_0__m16_LC_32_22_5/lcout  LogicCell40_SEQ_MODE_0000  449    5791               RISE  1       
I__305/I                               Odrv12                     0      5791               RISE  1       
I__305/O                               Odrv12                     491    6282               RISE  1       
I__306/I                               Span12Mux_s0_h             0      6282               RISE  1       
I__306/O                               Span12Mux_s0_h             140    6422               RISE  1       
I__307/I                               LocalMux                   0      6422               RISE  1       
I__307/O                               LocalMux                   330    6752               RISE  1       
I__308/I                               IoInMux                    0      6752               RISE  1       
I__308/O                               IoInMux                    259    7011               RISE  1       
Y_obuf_5_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      7011               RISE  1       
Y_obuf_5_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2237   9248               FALL  1       
Y_obuf_5_iopad/DIN                     IO_PAD                     0      9248               FALL  1       
Y_obuf_5_iopad/PACKAGEPIN:out          IO_PAD                     2353   11602              FALL  1       
Y[5]                                   top                        0      11602              FALL  1       

6.2.7::Path details for port: Y[6]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Y[6]
Clock Port         : mclock
Clock Reference    : top|mclock:R
Clock to Out Delay : 10970


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7515
---------------------------- ------
Clock To Out Delay            10970

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclock                                               top                        0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                             GlobalMux                  0      2452               RISE  1       
I__280/O                                             GlobalMux                  154    2607               RISE  1       
I__285/I                                             ClkMux                     0      2607               RISE  1       
I__285/O                                             ClkMux                     309    2915               RISE  1       
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter1.Pre_Q_1_LC_23_21_5/lcout      LogicCell40_SEQ_MODE_1000  540    3455               FALL  12      
I__381/I                               Odrv12                     0      3455               FALL  1       
I__381/O                               Odrv12                     540    3995               FALL  1       
I__388/I                               Sp12to4                    0      3995               FALL  1       
I__388/O                               Sp12to4                    449    4444               FALL  1       
I__394/I                               Span4Mux_v                 0      4444               FALL  1       
I__394/O                               Span4Mux_v                 372    4816               FALL  1       
I__396/I                               LocalMux                   0      4816               FALL  1       
I__396/O                               LocalMux                   309    5124               FALL  1       
I__399/I                               InMux                      0      5124               FALL  1       
I__399/O                               InMux                      217    5342               FALL  1       
display.S_1_7_0__m18_LC_32_22_3/in0    LogicCell40_SEQ_MODE_0000  0      5342               FALL  1       
display.S_1_7_0__m18_LC_32_22_3/lcout  LogicCell40_SEQ_MODE_0000  449    5791               RISE  1       
I__403/I                               LocalMux                   0      5791               RISE  1       
I__403/O                               LocalMux                   330    6120               RISE  1       
I__404/I                               IoInMux                    0      6120               RISE  1       
I__404/O                               IoInMux                    259    6380               RISE  1       
Y_obuf_6_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      6380               RISE  1       
Y_obuf_6_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2237   8617               FALL  1       
Y_obuf_6_iopad/DIN                     IO_PAD                     0      8617               FALL  1       
Y_obuf_6_iopad/PACKAGEPIN:out          IO_PAD                     2353   10970              FALL  1       
Y[6]                                   top                        0      10970              FALL  1       

6.2.8::Path details for port: Y[7]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Y[7]
Clock Port         : mclock
Clock Reference    : top|mclock:R
Clock to Out Delay : 11714


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              8259
---------------------------- ------
Clock To Out Delay            11714

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclock                                               top                        0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                             GlobalMux                  0      2452               RISE  1       
I__280/O                                             GlobalMux                  154    2607               RISE  1       
I__285/I                                             ClkMux                     0      2607               RISE  1       
I__285/O                                             ClkMux                     309    2915               RISE  1       
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter1.Pre_Q_1_LC_23_21_5/lcout      LogicCell40_SEQ_MODE_1000  540    3455               FALL  12      
I__381/I                               Odrv12                     0      3455               FALL  1       
I__381/O                               Odrv12                     540    3995               FALL  1       
I__388/I                               Sp12to4                    0      3995               FALL  1       
I__388/O                               Sp12to4                    449    4444               FALL  1       
I__394/I                               Span4Mux_v                 0      4444               FALL  1       
I__394/O                               Span4Mux_v                 372    4816               FALL  1       
I__396/I                               LocalMux                   0      4816               FALL  1       
I__396/O                               LocalMux                   309    5124               FALL  1       
I__400/I                               InMux                      0      5124               FALL  1       
I__400/O                               InMux                      217    5342               FALL  1       
display.S_1_7_0__m19_LC_32_22_0/in3    LogicCell40_SEQ_MODE_0000  0      5342               FALL  1       
display.S_1_7_0__m19_LC_32_22_0/lcout  LogicCell40_SEQ_MODE_0000  316    5657               RISE  1       
I__405/I                               Odrv4                      0      5657               RISE  1       
I__405/O                               Odrv4                      351    6008               RISE  1       
I__406/I                               Span4Mux_v                 0      6008               RISE  1       
I__406/O                               Span4Mux_v                 351    6359               RISE  1       
I__407/I                               Span4Mux_s1_h              0      6359               RISE  1       
I__407/O                               Span4Mux_s1_h              175    6534               RISE  1       
I__408/I                               LocalMux                   0      6534               RISE  1       
I__408/O                               LocalMux                   330    6864               RISE  1       
I__409/I                               IoInMux                    0      6864               RISE  1       
I__409/O                               IoInMux                    259    7123               RISE  1       
Y_obuf_7_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      7123               RISE  1       
Y_obuf_7_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2237   9361               FALL  1       
Y_obuf_7_iopad/DIN                     IO_PAD                     0      9361               FALL  1       
Y_obuf_7_iopad/PACKAGEPIN:out          IO_PAD                     2353   11714              FALL  1       
Y[7]                                   top                        0      11714              FALL  1       

6.5::Min Clock to Out Path Details      
--------------------------------------------------

6.5.1::Path details for port: Y[0]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Y[0]
Clock Port         : mclock
Clock Reference    : top|mclock:R
Clock to Out Delay : 10144


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6689
---------------------------- ------
Clock To Out Delay            10144

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclock                                               top                        0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                             GlobalMux                  0      2452               RISE  1       
I__280/O                                             GlobalMux                  154    2607               RISE  1       
I__285/I                                             ClkMux                     0      2607               RISE  1       
I__285/O                                             ClkMux                     309    2915               RISE  1       
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter1.Pre_Q_1_LC_23_21_5/lcout     LogicCell40_SEQ_MODE_1000  540    3455               FALL  12      
I__381/I                              Odrv12                     0      3455               FALL  1       
I__381/O                              Odrv12                     540    3995               FALL  1       
I__387/I                              LocalMux                   0      3995               FALL  1       
I__387/O                              LocalMux                   309    4304               FALL  1       
I__393/I                              InMux                      0      4304               FALL  1       
I__393/O                              InMux                      217    4521               FALL  1       
display.S_1_7_0__m2_LC_32_21_5/in3    LogicCell40_SEQ_MODE_0000  0      4521               FALL  1       
display.S_1_7_0__m2_LC_32_21_5/lcout  LogicCell40_SEQ_MODE_0000  288    4809               FALL  1       
I__414/I                              Odrv4                      0      4809               FALL  1       
I__414/O                              Odrv4                      372    5181               FALL  1       
I__415/I                              Span4Mux_s0_h              0      5181               FALL  1       
I__415/O                              Span4Mux_s0_h              140    5321               FALL  1       
I__416/I                              LocalMux                   0      5321               FALL  1       
I__416/O                              LocalMux                   309    5629               FALL  1       
I__417/I                              IoInMux                    0      5629               FALL  1       
I__417/O                              IoInMux                    217    5847               FALL  1       
Y_obuf_0_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      5847               FALL  1       
Y_obuf_0_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   7853               RISE  1       
Y_obuf_0_iopad/DIN                    IO_PAD                     0      7853               RISE  1       
Y_obuf_0_iopad/PACKAGEPIN:out         IO_PAD                     2292   10144              RISE  1       
Y[0]                                  top                        0      10144              RISE  1       

6.5.2::Path details for port: Y[1]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Y[1]
Clock Port         : mclock
Clock Reference    : top|mclock:R
Clock to Out Delay : 9632


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6177
---------------------------- ------
Clock To Out Delay             9632

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclock                                               top                        0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                             GlobalMux                  0      2452               RISE  1       
I__280/O                                             GlobalMux                  154    2607               RISE  1       
I__285/I                                             ClkMux                     0      2607               RISE  1       
I__285/O                                             ClkMux                     309    2915               RISE  1       
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                              model name                 delay  cummulative delay  edge  Fanout  
------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter1.Pre_Q_1_LC_23_21_5/lcout     LogicCell40_SEQ_MODE_1000  540    3455               FALL  12      
I__381/I                              Odrv12                     0      3455               FALL  1       
I__381/O                              Odrv12                     540    3995               FALL  1       
I__386/I                              LocalMux                   0      3995               FALL  1       
I__386/O                              LocalMux                   309    4304               FALL  1       
I__392/I                              InMux                      0      4304               FALL  1       
I__392/O                              InMux                      217    4521               FALL  1       
display.S_1_7_0__m6_LC_32_21_0/in3    LogicCell40_SEQ_MODE_0000  0      4521               FALL  1       
display.S_1_7_0__m6_LC_32_21_0/lcout  LogicCell40_SEQ_MODE_0000  288    4809               FALL  1       
I__266/I                              LocalMux                   0      4809               FALL  1       
I__266/O                              LocalMux                   309    5117               FALL  1       
I__267/I                              IoInMux                    0      5117               FALL  1       
I__267/O                              IoInMux                    217    5335               FALL  1       
Y_obuf_1_preio/DOUT0                  PRE_IO_PIN_TYPE_011001     0      5335               FALL  1       
Y_obuf_1_preio/PADOUT                 PRE_IO_PIN_TYPE_011001     2006   7341               RISE  1       
Y_obuf_1_iopad/DIN                    IO_PAD                     0      7341               RISE  1       
Y_obuf_1_iopad/PACKAGEPIN:out         IO_PAD                     2292   9632               RISE  1       
Y[1]                                  top                        0      9632               RISE  1       

6.5.3::Path details for port: Y[2]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Y[2]
Clock Port         : mclock
Clock Reference    : top|mclock:R
Clock to Out Delay : 10207


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6752
---------------------------- ------
Clock To Out Delay            10207

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclock                                               top                        0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                             GlobalMux                  0      2452               RISE  1       
I__280/O                                             GlobalMux                  154    2607               RISE  1       
I__285/I                                             ClkMux                     0      2607               RISE  1       
I__285/O                                             ClkMux                     309    2915               RISE  1       
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter1.Pre_Q_1_LC_23_21_5/lcout      LogicCell40_SEQ_MODE_1000  540    3455               FALL  12      
I__381/I                               Odrv12                     0      3455               FALL  1       
I__381/O                               Odrv12                     540    3995               FALL  1       
I__386/I                               LocalMux                   0      3995               FALL  1       
I__386/O                               LocalMux                   309    4304               FALL  1       
I__390/I                               InMux                      0      4304               FALL  1       
I__390/O                               InMux                      217    4521               FALL  1       
I__395/I                               CascadeMux                 0      4521               FALL  1       
I__395/O                               CascadeMux                 0      4521               FALL  1       
display.S_1_7_0__m11_LC_32_21_7/in2    LogicCell40_SEQ_MODE_0000  0      4521               FALL  1       
display.S_1_7_0__m11_LC_32_21_7/lcout  LogicCell40_SEQ_MODE_0000  351    4872               FALL  1       
I__410/I                               Odrv4                      0      4872               FALL  1       
I__410/O                               Odrv4                      372    5244               FALL  1       
I__411/I                               Span4Mux_s0_h              0      5244               FALL  1       
I__411/O                               Span4Mux_s0_h              140    5384               FALL  1       
I__412/I                               LocalMux                   0      5384               FALL  1       
I__412/O                               LocalMux                   309    5693               FALL  1       
I__413/I                               IoInMux                    0      5693               FALL  1       
I__413/O                               IoInMux                    217    5910               FALL  1       
Y_obuf_2_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      5910               FALL  1       
Y_obuf_2_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2006   7916               RISE  1       
Y_obuf_2_iopad/DIN                     IO_PAD                     0      7916               RISE  1       
Y_obuf_2_iopad/PACKAGEPIN:out          IO_PAD                     2292   10207              RISE  1       
Y[2]                                   top                        0      10207              RISE  1       

6.5.4::Path details for port: Y[3]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Y[3]
Clock Port         : mclock
Clock Reference    : top|mclock:R
Clock to Out Delay : 9730


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6275
---------------------------- ------
Clock To Out Delay             9730

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclock                                               top                        0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                             GlobalMux                  0      2452               RISE  1       
I__280/O                                             GlobalMux                  154    2607               RISE  1       
I__288/I                                             ClkMux                     0      2607               RISE  1       
I__288/O                                             ClkMux                     309    2915               RISE  1       
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter1.Pre_Q_0_LC_24_22_7/lcout      LogicCell40_SEQ_MODE_1000  540    3455               FALL  11      
I__312/I                               Odrv12                     0      3455               FALL  1       
I__312/O                               Odrv12                     540    3995               FALL  1       
I__318/I                               LocalMux                   0      3995               FALL  1       
I__318/O                               LocalMux                   309    4304               FALL  1       
I__321/I                               InMux                      0      4304               FALL  1       
I__321/O                               InMux                      217    4521               FALL  1       
display.S_1_7_0__m13_LC_32_22_4/in0    LogicCell40_SEQ_MODE_0000  0      4521               FALL  1       
display.S_1_7_0__m13_LC_32_22_4/lcout  LogicCell40_SEQ_MODE_0000  386    4907               FALL  1       
I__401/I                               LocalMux                   0      4907               FALL  1       
I__401/O                               LocalMux                   309    5216               FALL  1       
I__402/I                               IoInMux                    0      5216               FALL  1       
I__402/O                               IoInMux                    217    5433               FALL  1       
Y_obuf_3_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      5433               FALL  1       
Y_obuf_3_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2006   7439               RISE  1       
Y_obuf_3_iopad/DIN                     IO_PAD                     0      7439               RISE  1       
Y_obuf_3_iopad/PACKAGEPIN:out          IO_PAD                     2292   9730               RISE  1       
Y[3]                                   top                        0      9730               RISE  1       

6.5.5::Path details for port: Y[4]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Y[4]
Clock Port         : mclock
Clock Reference    : top|mclock:R
Clock to Out Delay : 9632


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6177
---------------------------- ------
Clock To Out Delay             9632

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclock                                               top                        0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                             GlobalMux                  0      2452               RISE  1       
I__280/O                                             GlobalMux                  154    2607               RISE  1       
I__285/I                                             ClkMux                     0      2607               RISE  1       
I__285/O                                             ClkMux                     309    2915               RISE  1       
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter1.Pre_Q_1_LC_23_21_5/lcout      LogicCell40_SEQ_MODE_1000  540    3455               FALL  12      
I__381/I                               Odrv12                     0      3455               FALL  1       
I__381/O                               Odrv12                     540    3995               FALL  1       
I__386/I                               LocalMux                   0      3995               FALL  1       
I__386/O                               LocalMux                   309    4304               FALL  1       
I__391/I                               InMux                      0      4304               FALL  1       
I__391/O                               InMux                      217    4521               FALL  1       
display.S_1_7_0__m15_LC_32_21_4/in3    LogicCell40_SEQ_MODE_0000  0      4521               FALL  1       
display.S_1_7_0__m15_LC_32_21_4/lcout  LogicCell40_SEQ_MODE_0000  288    4809               FALL  1       
I__264/I                               LocalMux                   0      4809               FALL  1       
I__264/O                               LocalMux                   309    5117               FALL  1       
I__265/I                               IoInMux                    0      5117               FALL  1       
I__265/O                               IoInMux                    217    5335               FALL  1       
Y_obuf_4_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      5335               FALL  1       
Y_obuf_4_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2006   7341               RISE  1       
Y_obuf_4_iopad/DIN                     IO_PAD                     0      7341               RISE  1       
Y_obuf_4_iopad/PACKAGEPIN:out          IO_PAD                     2292   9632               RISE  1       
Y[4]                                   top                        0      9632               RISE  1       

6.5.6::Path details for port: Y[5]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Y[5]
Clock Port         : mclock
Clock Reference    : top|mclock:R
Clock to Out Delay : 10319


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6864
---------------------------- ------
Clock To Out Delay            10319

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclock                                               top                        0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                             GlobalMux                  0      2452               RISE  1       
I__280/O                                             GlobalMux                  154    2607               RISE  1       
I__288/I                                             ClkMux                     0      2607               RISE  1       
I__288/O                                             ClkMux                     309    2915               RISE  1       
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter1.Pre_Q_0_LC_24_22_7/lcout      LogicCell40_SEQ_MODE_1000  540    3455               FALL  11      
I__312/I                               Odrv12                     0      3455               FALL  1       
I__312/O                               Odrv12                     540    3995               FALL  1       
I__318/I                               LocalMux                   0      3995               FALL  1       
I__318/O                               LocalMux                   309    4304               FALL  1       
I__322/I                               InMux                      0      4304               FALL  1       
I__322/O                               InMux                      217    4521               FALL  1       
display.S_1_7_0__m16_LC_32_22_5/in3    LogicCell40_SEQ_MODE_0000  0      4521               FALL  1       
display.S_1_7_0__m16_LC_32_22_5/lcout  LogicCell40_SEQ_MODE_0000  288    4809               FALL  1       
I__305/I                               Odrv12                     0      4809               FALL  1       
I__305/O                               Odrv12                     540    5349               FALL  1       
I__306/I                               Span12Mux_s0_h             0      5349               FALL  1       
I__306/O                               Span12Mux_s0_h             147    5496               FALL  1       
I__307/I                               LocalMux                   0      5496               FALL  1       
I__307/O                               LocalMux                   309    5805               FALL  1       
I__308/I                               IoInMux                    0      5805               FALL  1       
I__308/O                               IoInMux                    217    6022               FALL  1       
Y_obuf_5_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      6022               FALL  1       
Y_obuf_5_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2006   8028               RISE  1       
Y_obuf_5_iopad/DIN                     IO_PAD                     0      8028               RISE  1       
Y_obuf_5_iopad/PACKAGEPIN:out          IO_PAD                     2292   10319              RISE  1       
Y[5]                                   top                        0      10319              RISE  1       

6.5.7::Path details for port: Y[6]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Y[6]
Clock Port         : mclock
Clock Reference    : top|mclock:R
Clock to Out Delay : 9632


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              6177
---------------------------- ------
Clock To Out Delay             9632

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclock                                               top                        0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                             GlobalMux                  0      2452               RISE  1       
I__280/O                                             GlobalMux                  154    2607               RISE  1       
I__288/I                                             ClkMux                     0      2607               RISE  1       
I__288/O                                             ClkMux                     309    2915               RISE  1       
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter1.Pre_Q_0_LC_24_22_7/lcout      LogicCell40_SEQ_MODE_1000  540    3455               FALL  11      
I__312/I                               Odrv12                     0      3455               FALL  1       
I__312/O                               Odrv12                     540    3995               FALL  1       
I__318/I                               LocalMux                   0      3995               FALL  1       
I__318/O                               LocalMux                   309    4304               FALL  1       
I__323/I                               InMux                      0      4304               FALL  1       
I__323/O                               InMux                      217    4521               FALL  1       
display.S_1_7_0__m18_LC_32_22_3/in3    LogicCell40_SEQ_MODE_0000  0      4521               FALL  1       
display.S_1_7_0__m18_LC_32_22_3/lcout  LogicCell40_SEQ_MODE_0000  288    4809               FALL  1       
I__403/I                               LocalMux                   0      4809               FALL  1       
I__403/O                               LocalMux                   309    5117               FALL  1       
I__404/I                               IoInMux                    0      5117               FALL  1       
I__404/O                               IoInMux                    217    5335               FALL  1       
Y_obuf_6_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      5335               FALL  1       
Y_obuf_6_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2006   7341               RISE  1       
Y_obuf_6_iopad/DIN                     IO_PAD                     0      7341               RISE  1       
Y_obuf_6_iopad/PACKAGEPIN:out          IO_PAD                     2292   9632               RISE  1       
Y[6]                                   top                        0      9632               RISE  1       

6.5.8::Path details for port: Y[7]      
--------------------------------------------------

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

Data Port          : Y[7]
Clock Port         : mclock
Clock Reference    : top|mclock:R
Clock to Out Delay : 10642


Launch Clock Path Delay        2915
+ Clock To Q Delay              540
+ Data Path Delay              7187
---------------------------- ------
Clock To Out Delay            10642

Launch Clock Path
pin name                                             model name                 delay  cummulative delay  edge  Fanout  
---------------------------------------------------  -------------------------  -----  -----------------  ----  ------  
mclock                                               top                        0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                     0      0                  RISE  1       
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                     590    590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                0      590                RISE  1       
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                1862   2452               RISE  1       
I__279/I                                             gio2CtrlBuf                0      2452               RISE  1       
I__279/O                                             gio2CtrlBuf                0      2452               RISE  1       
I__280/I                                             GlobalMux                  0      2452               RISE  1       
I__280/O                                             GlobalMux                  154    2607               RISE  1       
I__288/I                                             ClkMux                     0      2607               RISE  1       
I__288/O                                             ClkMux                     309    2915               RISE  1       
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000  0      2915               RISE  1       

Data Path
pin name                               model name                 delay  cummulative delay  edge  Fanout  
-------------------------------------  -------------------------  -----  -----------------  ----  ------  
counter1.Pre_Q_0_LC_24_22_7/lcout      LogicCell40_SEQ_MODE_1000  540    3455               FALL  11      
I__312/I                               Odrv12                     0      3455               FALL  1       
I__312/O                               Odrv12                     540    3995               FALL  1       
I__318/I                               LocalMux                   0      3995               FALL  1       
I__318/O                               LocalMux                   309    4304               FALL  1       
I__324/I                               InMux                      0      4304               FALL  1       
I__324/O                               InMux                      217    4521               FALL  1       
display.S_1_7_0__m19_LC_32_22_0/in0    LogicCell40_SEQ_MODE_0000  0      4521               FALL  1       
display.S_1_7_0__m19_LC_32_22_0/lcout  LogicCell40_SEQ_MODE_0000  386    4907               FALL  1       
I__405/I                               Odrv4                      0      4907               FALL  1       
I__405/O                               Odrv4                      372    5279               FALL  1       
I__406/I                               Span4Mux_v                 0      5279               FALL  1       
I__406/O                               Span4Mux_v                 372    5650               FALL  1       
I__407/I                               Span4Mux_s1_h              0      5650               FALL  1       
I__407/O                               Span4Mux_s1_h              168    5819               FALL  1       
I__408/I                               LocalMux                   0      5819               FALL  1       
I__408/O                               LocalMux                   309    6127               FALL  1       
I__409/I                               IoInMux                    0      6127               FALL  1       
I__409/O                               IoInMux                    217    6345               FALL  1       
Y_obuf_7_preio/DOUT0                   PRE_IO_PIN_TYPE_011001     0      6345               FALL  1       
Y_obuf_7_preio/PADOUT                  PRE_IO_PIN_TYPE_011001     2006   8351               RISE  1       
Y_obuf_7_iopad/DIN                     IO_PAD                     0      8351               RISE  1       
Y_obuf_7_iopad/PACKAGEPIN:out          IO_PAD                     2292   10642              RISE  1       
Y[7]                                   top                        0      10642              RISE  1       


 =====================================================================
                    End of Path Details for Datasheet
 #####################################################################

##################################################################### 
                    Detailed Setup Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_2_LC_22_17_1/lcout
Path End         : counter1.Pre_Q_3_LC_24_21_4/ce
Capture Clock    : counter1.Pre_Q_3_LC_24_21_4/clk
Setup Constraint : 7550p
Path slack       : -1035p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10465

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             8045
------------------------------------------   ----- 
End-of-path arrival time (ps)                11500
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_2_LC_22_17_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_2_LC_22_17_1/lcout                       LogicCell40_SEQ_MODE_1000    540              3455  -1034  RISE       2
I__139/I                                        Odrv12                         0              3455  -1034  RISE       1
I__139/O                                        Odrv12                       491              3946  -1034  RISE       1
I__141/I                                        LocalMux                       0              3946  -1034  RISE       1
I__141/O                                        LocalMux                     330              4276  -1034  RISE       1
I__143/I                                        InMux                          0              4276  -1034  RISE       1
I__143/O                                        InMux                        259              4535  -1034  RISE       1
I__144/I                                        CascadeMux                     0              4535  -1034  RISE       1
I__144/O                                        CascadeMux                     0              4535  -1034  RISE       1
un2_cntdiv_1_cry_2_c_LC_22_20_1/in2             LogicCell40_SEQ_MODE_0000      0              4535  -1034  RISE       1
un2_cntdiv_1_cry_2_c_LC_22_20_1/carryout        LogicCell40_SEQ_MODE_0000    231              4767  -1034  RISE       1
un2_cntdiv_1_cry_3_c_LC_22_20_2/carryin         LogicCell40_SEQ_MODE_0000      0              4767  -1034  RISE       1
un2_cntdiv_1_cry_3_c_LC_22_20_2/carryout        LogicCell40_SEQ_MODE_0000    126              4893  -1034  RISE       1
un2_cntdiv_1_cry_4_c_LC_22_20_3/carryin         LogicCell40_SEQ_MODE_0000      0              4893  -1034  RISE       1
un2_cntdiv_1_cry_4_c_LC_22_20_3/carryout        LogicCell40_SEQ_MODE_0000    126              5019  -1034  RISE       1
un2_cntdiv_1_cry_5_c_LC_22_20_4/carryin         LogicCell40_SEQ_MODE_0000      0              5019  -1034  RISE       1
un2_cntdiv_1_cry_5_c_LC_22_20_4/carryout        LogicCell40_SEQ_MODE_0000    126              5145  -1034  RISE       1
un2_cntdiv_1_cry_6_c_LC_22_20_5/carryin         LogicCell40_SEQ_MODE_0000      0              5145  -1034  RISE       1
un2_cntdiv_1_cry_6_c_LC_22_20_5/carryout        LogicCell40_SEQ_MODE_0000    126              5272  -1034  RISE       1
un2_cntdiv_1_cry_7_c_LC_22_20_6/carryin         LogicCell40_SEQ_MODE_0000      0              5272  -1034  RISE       1
un2_cntdiv_1_cry_7_c_LC_22_20_6/carryout        LogicCell40_SEQ_MODE_0000    126              5398  -1034  RISE       1
un2_cntdiv_1_cry_8_c_LC_22_20_7/carryin         LogicCell40_SEQ_MODE_0000      0              5398  -1034  RISE       1
un2_cntdiv_1_cry_8_c_LC_22_20_7/carryout        LogicCell40_SEQ_MODE_0000    126              5524  -1034  RISE       1
IN_MUX_bfv_22_21_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5524  -1034  RISE       1
IN_MUX_bfv_22_21_0_/carryinitout                ICE_CARRY_IN_MUX             196              5721  -1034  RISE       1
un2_cntdiv_1_cry_9_c_LC_22_21_0/carryin         LogicCell40_SEQ_MODE_0000      0              5721  -1034  RISE       1
un2_cntdiv_1_cry_9_c_LC_22_21_0/carryout        LogicCell40_SEQ_MODE_0000    126              5847  -1034  RISE       1
un2_cntdiv_1_cry_10_c_LC_22_21_1/carryin        LogicCell40_SEQ_MODE_0000      0              5847  -1034  RISE       1
un2_cntdiv_1_cry_10_c_LC_22_21_1/carryout       LogicCell40_SEQ_MODE_0000    126              5973  -1034  RISE       1
un2_cntdiv_1_cry_11_c_LC_22_21_2/carryin        LogicCell40_SEQ_MODE_0000      0              5973  -1034  RISE       1
un2_cntdiv_1_cry_11_c_LC_22_21_2/carryout       LogicCell40_SEQ_MODE_0000    126              6099  -1034  RISE       1
un2_cntdiv_1_cry_12_c_LC_22_21_3/carryin        LogicCell40_SEQ_MODE_0000      0              6099  -1034  RISE       1
un2_cntdiv_1_cry_12_c_LC_22_21_3/carryout       LogicCell40_SEQ_MODE_0000    126              6226  -1034  RISE       1
un2_cntdiv_1_cry_13_c_LC_22_21_4/carryin        LogicCell40_SEQ_MODE_0000      0              6226  -1034  RISE       1
un2_cntdiv_1_cry_13_c_LC_22_21_4/carryout       LogicCell40_SEQ_MODE_0000    126              6352  -1034  RISE       1
un2_cntdiv_1_cry_14_c_LC_22_21_5/carryin        LogicCell40_SEQ_MODE_0000      0              6352  -1034  RISE       1
un2_cntdiv_1_cry_14_c_LC_22_21_5/carryout       LogicCell40_SEQ_MODE_0000    126              6478  -1034  RISE       1
un2_cntdiv_1_cry_15_c_LC_22_21_6/carryin        LogicCell40_SEQ_MODE_0000      0              6478  -1034  RISE       1
un2_cntdiv_1_cry_15_c_LC_22_21_6/carryout       LogicCell40_SEQ_MODE_0000    126              6604  -1034  RISE       1
un2_cntdiv_1_cry_16_c_LC_22_21_7/carryin        LogicCell40_SEQ_MODE_0000      0              6604  -1034  RISE       1
un2_cntdiv_1_cry_16_c_LC_22_21_7/carryout       LogicCell40_SEQ_MODE_0000    126              6730  -1034  RISE       1
IN_MUX_bfv_22_22_0_/carryinitin                 ICE_CARRY_IN_MUX               0              6730  -1034  RISE       1
IN_MUX_bfv_22_22_0_/carryinitout                ICE_CARRY_IN_MUX             196              6927  -1034  RISE       1
un2_cntdiv_1_cry_17_c_LC_22_22_0/carryin        LogicCell40_SEQ_MODE_0000      0              6927  -1034  RISE       1
un2_cntdiv_1_cry_17_c_LC_22_22_0/carryout       LogicCell40_SEQ_MODE_0000    126              7053  -1034  RISE       1
un2_cntdiv_1_cry_18_c_LC_22_22_1/carryin        LogicCell40_SEQ_MODE_0000      0              7053  -1034  RISE       1
un2_cntdiv_1_cry_18_c_LC_22_22_1/carryout       LogicCell40_SEQ_MODE_0000    126              7179  -1034  RISE       1
un2_cntdiv_1_cry_19_c_LC_22_22_2/carryin        LogicCell40_SEQ_MODE_0000      0              7179  -1034  RISE       1
un2_cntdiv_1_cry_19_c_LC_22_22_2/carryout       LogicCell40_SEQ_MODE_0000    126              7306  -1034  RISE       1
un2_cntdiv_1_cry_20_c_LC_22_22_3/carryin        LogicCell40_SEQ_MODE_0000      0              7306  -1034  RISE       1
un2_cntdiv_1_cry_20_c_LC_22_22_3/carryout       LogicCell40_SEQ_MODE_0000    126              7432  -1034  RISE       1
un2_cntdiv_1_cry_21_c_LC_22_22_4/carryin        LogicCell40_SEQ_MODE_0000      0              7432  -1034  RISE       1
un2_cntdiv_1_cry_21_c_LC_22_22_4/carryout       LogicCell40_SEQ_MODE_0000    126              7558  -1034  RISE       1
un2_cntdiv_1_cry_22_c_LC_22_22_5/carryin        LogicCell40_SEQ_MODE_0000      0              7558  -1034  RISE       1
un2_cntdiv_1_cry_22_c_LC_22_22_5/carryout       LogicCell40_SEQ_MODE_0000    126              7684  -1034  RISE       1
un2_cntdiv_1_cry_23_c_LC_22_22_6/carryin        LogicCell40_SEQ_MODE_0000      0              7684  -1034  RISE       1
un2_cntdiv_1_cry_23_c_LC_22_22_6/carryout       LogicCell40_SEQ_MODE_0000    126              7811  -1034  RISE       1
un2_cntdiv_1_cry_24_c_LC_22_22_7/carryin        LogicCell40_SEQ_MODE_0000      0              7811  -1034  RISE       1
un2_cntdiv_1_cry_24_c_LC_22_22_7/carryout       LogicCell40_SEQ_MODE_0000    126              7937  -1034  RISE       1
IN_MUX_bfv_22_23_0_/carryinitin                 ICE_CARRY_IN_MUX               0              7937  -1034  RISE       1
IN_MUX_bfv_22_23_0_/carryinitout                ICE_CARRY_IN_MUX             196              8133  -1034  RISE       1
I__297/I                                        InMux                          0              8133  -1034  RISE       1
I__297/O                                        InMux                        259              8393  -1034  RISE       1
un2_cntdiv_1_cry_24_c_RNI73PB_LC_22_23_0/in3    LogicCell40_SEQ_MODE_0000      0              8393  -1034  RISE       1
un2_cntdiv_1_cry_24_c_RNI73PB_LC_22_23_0/lcout  LogicCell40_SEQ_MODE_0000    316              8708  -1034  RISE       2
I__293/I                                        LocalMux                       0              8708  -1034  RISE       1
I__293/O                                        LocalMux                     330              9038  -1034  RISE       1
I__295/I                                        InMux                          0              9038  -1034  RISE       1
I__295/O                                        InMux                        259              9297  -1034  RISE       1
cntDiv_RNIETOH_25_LC_23_22_4/in3                LogicCell40_SEQ_MODE_0000      0              9297  -1034  RISE       1
cntDiv_RNIETOH_25_LC_23_22_4/lcout              LogicCell40_SEQ_MODE_0000    316              9613  -1034  RISE       4
I__268/I                                        Odrv4                          0              9613  -1034  RISE       1
I__268/O                                        Odrv4                        351              9964  -1034  RISE       1
I__271/I                                        Span4Mux_h                     0              9964  -1034  RISE       1
I__271/O                                        Span4Mux_h                   302             10265  -1034  RISE       1
I__274/I                                        Span4Mux_h                     0             10265  -1034  RISE       1
I__274/O                                        Span4Mux_h                   302             10567  -1034  RISE       1
I__277/I                                        LocalMux                       0             10567  -1034  RISE       1
I__277/O                                        LocalMux                     330             10896  -1034  RISE       1
I__278/I                                        CEMux                          0             10896  -1034  RISE       1
I__278/O                                        CEMux                        603             11500  -1034  RISE       1
counter1.Pre_Q_3_LC_24_21_4/ce                  LogicCell40_SEQ_MODE_1000      0             11500  -1034  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_2_LC_22_17_1/lcout
Path End         : counter1.Pre_Q_1_LC_23_21_5/ce
Capture Clock    : counter1.Pre_Q_1_LC_23_21_5/clk
Setup Constraint : 7550p
Path slack       : -733p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10465

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             7743
------------------------------------------   ----- 
End-of-path arrival time (ps)                11198
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_2_LC_22_17_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_2_LC_22_17_1/lcout                       LogicCell40_SEQ_MODE_1000    540              3455  -1034  RISE       2
I__139/I                                        Odrv12                         0              3455  -1034  RISE       1
I__139/O                                        Odrv12                       491              3946  -1034  RISE       1
I__141/I                                        LocalMux                       0              3946  -1034  RISE       1
I__141/O                                        LocalMux                     330              4276  -1034  RISE       1
I__143/I                                        InMux                          0              4276  -1034  RISE       1
I__143/O                                        InMux                        259              4535  -1034  RISE       1
I__144/I                                        CascadeMux                     0              4535  -1034  RISE       1
I__144/O                                        CascadeMux                     0              4535  -1034  RISE       1
un2_cntdiv_1_cry_2_c_LC_22_20_1/in2             LogicCell40_SEQ_MODE_0000      0              4535  -1034  RISE       1
un2_cntdiv_1_cry_2_c_LC_22_20_1/carryout        LogicCell40_SEQ_MODE_0000    231              4767  -1034  RISE       1
un2_cntdiv_1_cry_3_c_LC_22_20_2/carryin         LogicCell40_SEQ_MODE_0000      0              4767  -1034  RISE       1
un2_cntdiv_1_cry_3_c_LC_22_20_2/carryout        LogicCell40_SEQ_MODE_0000    126              4893  -1034  RISE       1
un2_cntdiv_1_cry_4_c_LC_22_20_3/carryin         LogicCell40_SEQ_MODE_0000      0              4893  -1034  RISE       1
un2_cntdiv_1_cry_4_c_LC_22_20_3/carryout        LogicCell40_SEQ_MODE_0000    126              5019  -1034  RISE       1
un2_cntdiv_1_cry_5_c_LC_22_20_4/carryin         LogicCell40_SEQ_MODE_0000      0              5019  -1034  RISE       1
un2_cntdiv_1_cry_5_c_LC_22_20_4/carryout        LogicCell40_SEQ_MODE_0000    126              5145  -1034  RISE       1
un2_cntdiv_1_cry_6_c_LC_22_20_5/carryin         LogicCell40_SEQ_MODE_0000      0              5145  -1034  RISE       1
un2_cntdiv_1_cry_6_c_LC_22_20_5/carryout        LogicCell40_SEQ_MODE_0000    126              5272  -1034  RISE       1
un2_cntdiv_1_cry_7_c_LC_22_20_6/carryin         LogicCell40_SEQ_MODE_0000      0              5272  -1034  RISE       1
un2_cntdiv_1_cry_7_c_LC_22_20_6/carryout        LogicCell40_SEQ_MODE_0000    126              5398  -1034  RISE       1
un2_cntdiv_1_cry_8_c_LC_22_20_7/carryin         LogicCell40_SEQ_MODE_0000      0              5398  -1034  RISE       1
un2_cntdiv_1_cry_8_c_LC_22_20_7/carryout        LogicCell40_SEQ_MODE_0000    126              5524  -1034  RISE       1
IN_MUX_bfv_22_21_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5524  -1034  RISE       1
IN_MUX_bfv_22_21_0_/carryinitout                ICE_CARRY_IN_MUX             196              5721  -1034  RISE       1
un2_cntdiv_1_cry_9_c_LC_22_21_0/carryin         LogicCell40_SEQ_MODE_0000      0              5721  -1034  RISE       1
un2_cntdiv_1_cry_9_c_LC_22_21_0/carryout        LogicCell40_SEQ_MODE_0000    126              5847  -1034  RISE       1
un2_cntdiv_1_cry_10_c_LC_22_21_1/carryin        LogicCell40_SEQ_MODE_0000      0              5847  -1034  RISE       1
un2_cntdiv_1_cry_10_c_LC_22_21_1/carryout       LogicCell40_SEQ_MODE_0000    126              5973  -1034  RISE       1
un2_cntdiv_1_cry_11_c_LC_22_21_2/carryin        LogicCell40_SEQ_MODE_0000      0              5973  -1034  RISE       1
un2_cntdiv_1_cry_11_c_LC_22_21_2/carryout       LogicCell40_SEQ_MODE_0000    126              6099  -1034  RISE       1
un2_cntdiv_1_cry_12_c_LC_22_21_3/carryin        LogicCell40_SEQ_MODE_0000      0              6099  -1034  RISE       1
un2_cntdiv_1_cry_12_c_LC_22_21_3/carryout       LogicCell40_SEQ_MODE_0000    126              6226  -1034  RISE       1
un2_cntdiv_1_cry_13_c_LC_22_21_4/carryin        LogicCell40_SEQ_MODE_0000      0              6226  -1034  RISE       1
un2_cntdiv_1_cry_13_c_LC_22_21_4/carryout       LogicCell40_SEQ_MODE_0000    126              6352  -1034  RISE       1
un2_cntdiv_1_cry_14_c_LC_22_21_5/carryin        LogicCell40_SEQ_MODE_0000      0              6352  -1034  RISE       1
un2_cntdiv_1_cry_14_c_LC_22_21_5/carryout       LogicCell40_SEQ_MODE_0000    126              6478  -1034  RISE       1
un2_cntdiv_1_cry_15_c_LC_22_21_6/carryin        LogicCell40_SEQ_MODE_0000      0              6478  -1034  RISE       1
un2_cntdiv_1_cry_15_c_LC_22_21_6/carryout       LogicCell40_SEQ_MODE_0000    126              6604  -1034  RISE       1
un2_cntdiv_1_cry_16_c_LC_22_21_7/carryin        LogicCell40_SEQ_MODE_0000      0              6604  -1034  RISE       1
un2_cntdiv_1_cry_16_c_LC_22_21_7/carryout       LogicCell40_SEQ_MODE_0000    126              6730  -1034  RISE       1
IN_MUX_bfv_22_22_0_/carryinitin                 ICE_CARRY_IN_MUX               0              6730  -1034  RISE       1
IN_MUX_bfv_22_22_0_/carryinitout                ICE_CARRY_IN_MUX             196              6927  -1034  RISE       1
un2_cntdiv_1_cry_17_c_LC_22_22_0/carryin        LogicCell40_SEQ_MODE_0000      0              6927  -1034  RISE       1
un2_cntdiv_1_cry_17_c_LC_22_22_0/carryout       LogicCell40_SEQ_MODE_0000    126              7053  -1034  RISE       1
un2_cntdiv_1_cry_18_c_LC_22_22_1/carryin        LogicCell40_SEQ_MODE_0000      0              7053  -1034  RISE       1
un2_cntdiv_1_cry_18_c_LC_22_22_1/carryout       LogicCell40_SEQ_MODE_0000    126              7179  -1034  RISE       1
un2_cntdiv_1_cry_19_c_LC_22_22_2/carryin        LogicCell40_SEQ_MODE_0000      0              7179  -1034  RISE       1
un2_cntdiv_1_cry_19_c_LC_22_22_2/carryout       LogicCell40_SEQ_MODE_0000    126              7306  -1034  RISE       1
un2_cntdiv_1_cry_20_c_LC_22_22_3/carryin        LogicCell40_SEQ_MODE_0000      0              7306  -1034  RISE       1
un2_cntdiv_1_cry_20_c_LC_22_22_3/carryout       LogicCell40_SEQ_MODE_0000    126              7432  -1034  RISE       1
un2_cntdiv_1_cry_21_c_LC_22_22_4/carryin        LogicCell40_SEQ_MODE_0000      0              7432  -1034  RISE       1
un2_cntdiv_1_cry_21_c_LC_22_22_4/carryout       LogicCell40_SEQ_MODE_0000    126              7558  -1034  RISE       1
un2_cntdiv_1_cry_22_c_LC_22_22_5/carryin        LogicCell40_SEQ_MODE_0000      0              7558  -1034  RISE       1
un2_cntdiv_1_cry_22_c_LC_22_22_5/carryout       LogicCell40_SEQ_MODE_0000    126              7684  -1034  RISE       1
un2_cntdiv_1_cry_23_c_LC_22_22_6/carryin        LogicCell40_SEQ_MODE_0000      0              7684  -1034  RISE       1
un2_cntdiv_1_cry_23_c_LC_22_22_6/carryout       LogicCell40_SEQ_MODE_0000    126              7811  -1034  RISE       1
un2_cntdiv_1_cry_24_c_LC_22_22_7/carryin        LogicCell40_SEQ_MODE_0000      0              7811  -1034  RISE       1
un2_cntdiv_1_cry_24_c_LC_22_22_7/carryout       LogicCell40_SEQ_MODE_0000    126              7937  -1034  RISE       1
IN_MUX_bfv_22_23_0_/carryinitin                 ICE_CARRY_IN_MUX               0              7937  -1034  RISE       1
IN_MUX_bfv_22_23_0_/carryinitout                ICE_CARRY_IN_MUX             196              8133  -1034  RISE       1
I__297/I                                        InMux                          0              8133  -1034  RISE       1
I__297/O                                        InMux                        259              8393  -1034  RISE       1
un2_cntdiv_1_cry_24_c_RNI73PB_LC_22_23_0/in3    LogicCell40_SEQ_MODE_0000      0              8393  -1034  RISE       1
un2_cntdiv_1_cry_24_c_RNI73PB_LC_22_23_0/lcout  LogicCell40_SEQ_MODE_0000    316              8708  -1034  RISE       2
I__293/I                                        LocalMux                       0              8708  -1034  RISE       1
I__293/O                                        LocalMux                     330              9038  -1034  RISE       1
I__295/I                                        InMux                          0              9038  -1034  RISE       1
I__295/O                                        InMux                        259              9297  -1034  RISE       1
cntDiv_RNIETOH_25_LC_23_22_4/in3                LogicCell40_SEQ_MODE_0000      0              9297  -1034  RISE       1
cntDiv_RNIETOH_25_LC_23_22_4/lcout              LogicCell40_SEQ_MODE_0000    316              9613  -1034  RISE       4
I__268/I                                        Odrv4                          0              9613  -1034  RISE       1
I__268/O                                        Odrv4                        351              9964  -1034  RISE       1
I__270/I                                        Span4Mux_h                     0              9964   -733  RISE       1
I__270/O                                        Span4Mux_h                   302             10265   -733  RISE       1
I__273/I                                        LocalMux                       0             10265   -733  RISE       1
I__273/O                                        LocalMux                     330             10595   -733  RISE       1
I__276/I                                        CEMux                          0             10595   -733  RISE       1
I__276/O                                        CEMux                        603             11198   -733  RISE       1
counter1.Pre_Q_1_LC_23_21_5/ce                  LogicCell40_SEQ_MODE_1000      0             11198   -733  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_2_LC_22_17_1/lcout
Path End         : counter1.Pre_Q_0_LC_24_22_7/ce
Capture Clock    : counter1.Pre_Q_0_LC_24_22_7/clk
Setup Constraint : 7550p
Path slack       : -572p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10465

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             7582
------------------------------------------   ----- 
End-of-path arrival time (ps)                11037
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_2_LC_22_17_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_2_LC_22_17_1/lcout                       LogicCell40_SEQ_MODE_1000    540              3455  -1034  RISE       2
I__139/I                                        Odrv12                         0              3455  -1034  RISE       1
I__139/O                                        Odrv12                       491              3946  -1034  RISE       1
I__141/I                                        LocalMux                       0              3946  -1034  RISE       1
I__141/O                                        LocalMux                     330              4276  -1034  RISE       1
I__143/I                                        InMux                          0              4276  -1034  RISE       1
I__143/O                                        InMux                        259              4535  -1034  RISE       1
I__144/I                                        CascadeMux                     0              4535  -1034  RISE       1
I__144/O                                        CascadeMux                     0              4535  -1034  RISE       1
un2_cntdiv_1_cry_2_c_LC_22_20_1/in2             LogicCell40_SEQ_MODE_0000      0              4535  -1034  RISE       1
un2_cntdiv_1_cry_2_c_LC_22_20_1/carryout        LogicCell40_SEQ_MODE_0000    231              4767  -1034  RISE       1
un2_cntdiv_1_cry_3_c_LC_22_20_2/carryin         LogicCell40_SEQ_MODE_0000      0              4767  -1034  RISE       1
un2_cntdiv_1_cry_3_c_LC_22_20_2/carryout        LogicCell40_SEQ_MODE_0000    126              4893  -1034  RISE       1
un2_cntdiv_1_cry_4_c_LC_22_20_3/carryin         LogicCell40_SEQ_MODE_0000      0              4893  -1034  RISE       1
un2_cntdiv_1_cry_4_c_LC_22_20_3/carryout        LogicCell40_SEQ_MODE_0000    126              5019  -1034  RISE       1
un2_cntdiv_1_cry_5_c_LC_22_20_4/carryin         LogicCell40_SEQ_MODE_0000      0              5019  -1034  RISE       1
un2_cntdiv_1_cry_5_c_LC_22_20_4/carryout        LogicCell40_SEQ_MODE_0000    126              5145  -1034  RISE       1
un2_cntdiv_1_cry_6_c_LC_22_20_5/carryin         LogicCell40_SEQ_MODE_0000      0              5145  -1034  RISE       1
un2_cntdiv_1_cry_6_c_LC_22_20_5/carryout        LogicCell40_SEQ_MODE_0000    126              5272  -1034  RISE       1
un2_cntdiv_1_cry_7_c_LC_22_20_6/carryin         LogicCell40_SEQ_MODE_0000      0              5272  -1034  RISE       1
un2_cntdiv_1_cry_7_c_LC_22_20_6/carryout        LogicCell40_SEQ_MODE_0000    126              5398  -1034  RISE       1
un2_cntdiv_1_cry_8_c_LC_22_20_7/carryin         LogicCell40_SEQ_MODE_0000      0              5398  -1034  RISE       1
un2_cntdiv_1_cry_8_c_LC_22_20_7/carryout        LogicCell40_SEQ_MODE_0000    126              5524  -1034  RISE       1
IN_MUX_bfv_22_21_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5524  -1034  RISE       1
IN_MUX_bfv_22_21_0_/carryinitout                ICE_CARRY_IN_MUX             196              5721  -1034  RISE       1
un2_cntdiv_1_cry_9_c_LC_22_21_0/carryin         LogicCell40_SEQ_MODE_0000      0              5721  -1034  RISE       1
un2_cntdiv_1_cry_9_c_LC_22_21_0/carryout        LogicCell40_SEQ_MODE_0000    126              5847  -1034  RISE       1
un2_cntdiv_1_cry_10_c_LC_22_21_1/carryin        LogicCell40_SEQ_MODE_0000      0              5847  -1034  RISE       1
un2_cntdiv_1_cry_10_c_LC_22_21_1/carryout       LogicCell40_SEQ_MODE_0000    126              5973  -1034  RISE       1
un2_cntdiv_1_cry_11_c_LC_22_21_2/carryin        LogicCell40_SEQ_MODE_0000      0              5973  -1034  RISE       1
un2_cntdiv_1_cry_11_c_LC_22_21_2/carryout       LogicCell40_SEQ_MODE_0000    126              6099  -1034  RISE       1
un2_cntdiv_1_cry_12_c_LC_22_21_3/carryin        LogicCell40_SEQ_MODE_0000      0              6099  -1034  RISE       1
un2_cntdiv_1_cry_12_c_LC_22_21_3/carryout       LogicCell40_SEQ_MODE_0000    126              6226  -1034  RISE       1
un2_cntdiv_1_cry_13_c_LC_22_21_4/carryin        LogicCell40_SEQ_MODE_0000      0              6226  -1034  RISE       1
un2_cntdiv_1_cry_13_c_LC_22_21_4/carryout       LogicCell40_SEQ_MODE_0000    126              6352  -1034  RISE       1
un2_cntdiv_1_cry_14_c_LC_22_21_5/carryin        LogicCell40_SEQ_MODE_0000      0              6352  -1034  RISE       1
un2_cntdiv_1_cry_14_c_LC_22_21_5/carryout       LogicCell40_SEQ_MODE_0000    126              6478  -1034  RISE       1
un2_cntdiv_1_cry_15_c_LC_22_21_6/carryin        LogicCell40_SEQ_MODE_0000      0              6478  -1034  RISE       1
un2_cntdiv_1_cry_15_c_LC_22_21_6/carryout       LogicCell40_SEQ_MODE_0000    126              6604  -1034  RISE       1
un2_cntdiv_1_cry_16_c_LC_22_21_7/carryin        LogicCell40_SEQ_MODE_0000      0              6604  -1034  RISE       1
un2_cntdiv_1_cry_16_c_LC_22_21_7/carryout       LogicCell40_SEQ_MODE_0000    126              6730  -1034  RISE       1
IN_MUX_bfv_22_22_0_/carryinitin                 ICE_CARRY_IN_MUX               0              6730  -1034  RISE       1
IN_MUX_bfv_22_22_0_/carryinitout                ICE_CARRY_IN_MUX             196              6927  -1034  RISE       1
un2_cntdiv_1_cry_17_c_LC_22_22_0/carryin        LogicCell40_SEQ_MODE_0000      0              6927  -1034  RISE       1
un2_cntdiv_1_cry_17_c_LC_22_22_0/carryout       LogicCell40_SEQ_MODE_0000    126              7053  -1034  RISE       1
un2_cntdiv_1_cry_18_c_LC_22_22_1/carryin        LogicCell40_SEQ_MODE_0000      0              7053  -1034  RISE       1
un2_cntdiv_1_cry_18_c_LC_22_22_1/carryout       LogicCell40_SEQ_MODE_0000    126              7179  -1034  RISE       1
un2_cntdiv_1_cry_19_c_LC_22_22_2/carryin        LogicCell40_SEQ_MODE_0000      0              7179  -1034  RISE       1
un2_cntdiv_1_cry_19_c_LC_22_22_2/carryout       LogicCell40_SEQ_MODE_0000    126              7306  -1034  RISE       1
un2_cntdiv_1_cry_20_c_LC_22_22_3/carryin        LogicCell40_SEQ_MODE_0000      0              7306  -1034  RISE       1
un2_cntdiv_1_cry_20_c_LC_22_22_3/carryout       LogicCell40_SEQ_MODE_0000    126              7432  -1034  RISE       1
un2_cntdiv_1_cry_21_c_LC_22_22_4/carryin        LogicCell40_SEQ_MODE_0000      0              7432  -1034  RISE       1
un2_cntdiv_1_cry_21_c_LC_22_22_4/carryout       LogicCell40_SEQ_MODE_0000    126              7558  -1034  RISE       1
un2_cntdiv_1_cry_22_c_LC_22_22_5/carryin        LogicCell40_SEQ_MODE_0000      0              7558  -1034  RISE       1
un2_cntdiv_1_cry_22_c_LC_22_22_5/carryout       LogicCell40_SEQ_MODE_0000    126              7684  -1034  RISE       1
un2_cntdiv_1_cry_23_c_LC_22_22_6/carryin        LogicCell40_SEQ_MODE_0000      0              7684  -1034  RISE       1
un2_cntdiv_1_cry_23_c_LC_22_22_6/carryout       LogicCell40_SEQ_MODE_0000    126              7811  -1034  RISE       1
un2_cntdiv_1_cry_24_c_LC_22_22_7/carryin        LogicCell40_SEQ_MODE_0000      0              7811  -1034  RISE       1
un2_cntdiv_1_cry_24_c_LC_22_22_7/carryout       LogicCell40_SEQ_MODE_0000    126              7937  -1034  RISE       1
IN_MUX_bfv_22_23_0_/carryinitin                 ICE_CARRY_IN_MUX               0              7937  -1034  RISE       1
IN_MUX_bfv_22_23_0_/carryinitout                ICE_CARRY_IN_MUX             196              8133  -1034  RISE       1
I__297/I                                        InMux                          0              8133  -1034  RISE       1
I__297/O                                        InMux                        259              8393  -1034  RISE       1
un2_cntdiv_1_cry_24_c_RNI73PB_LC_22_23_0/in3    LogicCell40_SEQ_MODE_0000      0              8393  -1034  RISE       1
un2_cntdiv_1_cry_24_c_RNI73PB_LC_22_23_0/lcout  LogicCell40_SEQ_MODE_0000    316              8708  -1034  RISE       2
I__293/I                                        LocalMux                       0              8708  -1034  RISE       1
I__293/O                                        LocalMux                     330              9038  -1034  RISE       1
I__295/I                                        InMux                          0              9038  -1034  RISE       1
I__295/O                                        InMux                        259              9297  -1034  RISE       1
cntDiv_RNIETOH_25_LC_23_22_4/in3                LogicCell40_SEQ_MODE_0000      0              9297  -1034  RISE       1
cntDiv_RNIETOH_25_LC_23_22_4/lcout              LogicCell40_SEQ_MODE_0000    316              9613  -1034  RISE       4
I__269/I                                        Odrv12                         0              9613   -572  RISE       1
I__269/O                                        Odrv12                       491             10104   -572  RISE       1
I__272/I                                        LocalMux                       0             10104   -572  RISE       1
I__272/O                                        LocalMux                     330             10434   -572  RISE       1
I__275/I                                        CEMux                          0             10434   -572  RISE       1
I__275/O                                        CEMux                        603             11037   -572  RISE       1
counter1.Pre_Q_0_LC_24_22_7/ce                  LogicCell40_SEQ_MODE_1000      0             11037   -572  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_2_LC_22_17_1/lcout
Path End         : counter1.Pre_Q_2_LC_24_22_2/ce
Capture Clock    : counter1.Pre_Q_2_LC_24_22_2/clk
Setup Constraint : 7550p
Path slack       : -572p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                      0
-------------------------------------------   ----- 
End-of-path required time (ps)                10465

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             7582
------------------------------------------   ----- 
End-of-path arrival time (ps)                11037
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_2_LC_22_17_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_2_LC_22_17_1/lcout                       LogicCell40_SEQ_MODE_1000    540              3455  -1034  RISE       2
I__139/I                                        Odrv12                         0              3455  -1034  RISE       1
I__139/O                                        Odrv12                       491              3946  -1034  RISE       1
I__141/I                                        LocalMux                       0              3946  -1034  RISE       1
I__141/O                                        LocalMux                     330              4276  -1034  RISE       1
I__143/I                                        InMux                          0              4276  -1034  RISE       1
I__143/O                                        InMux                        259              4535  -1034  RISE       1
I__144/I                                        CascadeMux                     0              4535  -1034  RISE       1
I__144/O                                        CascadeMux                     0              4535  -1034  RISE       1
un2_cntdiv_1_cry_2_c_LC_22_20_1/in2             LogicCell40_SEQ_MODE_0000      0              4535  -1034  RISE       1
un2_cntdiv_1_cry_2_c_LC_22_20_1/carryout        LogicCell40_SEQ_MODE_0000    231              4767  -1034  RISE       1
un2_cntdiv_1_cry_3_c_LC_22_20_2/carryin         LogicCell40_SEQ_MODE_0000      0              4767  -1034  RISE       1
un2_cntdiv_1_cry_3_c_LC_22_20_2/carryout        LogicCell40_SEQ_MODE_0000    126              4893  -1034  RISE       1
un2_cntdiv_1_cry_4_c_LC_22_20_3/carryin         LogicCell40_SEQ_MODE_0000      0              4893  -1034  RISE       1
un2_cntdiv_1_cry_4_c_LC_22_20_3/carryout        LogicCell40_SEQ_MODE_0000    126              5019  -1034  RISE       1
un2_cntdiv_1_cry_5_c_LC_22_20_4/carryin         LogicCell40_SEQ_MODE_0000      0              5019  -1034  RISE       1
un2_cntdiv_1_cry_5_c_LC_22_20_4/carryout        LogicCell40_SEQ_MODE_0000    126              5145  -1034  RISE       1
un2_cntdiv_1_cry_6_c_LC_22_20_5/carryin         LogicCell40_SEQ_MODE_0000      0              5145  -1034  RISE       1
un2_cntdiv_1_cry_6_c_LC_22_20_5/carryout        LogicCell40_SEQ_MODE_0000    126              5272  -1034  RISE       1
un2_cntdiv_1_cry_7_c_LC_22_20_6/carryin         LogicCell40_SEQ_MODE_0000      0              5272  -1034  RISE       1
un2_cntdiv_1_cry_7_c_LC_22_20_6/carryout        LogicCell40_SEQ_MODE_0000    126              5398  -1034  RISE       1
un2_cntdiv_1_cry_8_c_LC_22_20_7/carryin         LogicCell40_SEQ_MODE_0000      0              5398  -1034  RISE       1
un2_cntdiv_1_cry_8_c_LC_22_20_7/carryout        LogicCell40_SEQ_MODE_0000    126              5524  -1034  RISE       1
IN_MUX_bfv_22_21_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5524  -1034  RISE       1
IN_MUX_bfv_22_21_0_/carryinitout                ICE_CARRY_IN_MUX             196              5721  -1034  RISE       1
un2_cntdiv_1_cry_9_c_LC_22_21_0/carryin         LogicCell40_SEQ_MODE_0000      0              5721  -1034  RISE       1
un2_cntdiv_1_cry_9_c_LC_22_21_0/carryout        LogicCell40_SEQ_MODE_0000    126              5847  -1034  RISE       1
un2_cntdiv_1_cry_10_c_LC_22_21_1/carryin        LogicCell40_SEQ_MODE_0000      0              5847  -1034  RISE       1
un2_cntdiv_1_cry_10_c_LC_22_21_1/carryout       LogicCell40_SEQ_MODE_0000    126              5973  -1034  RISE       1
un2_cntdiv_1_cry_11_c_LC_22_21_2/carryin        LogicCell40_SEQ_MODE_0000      0              5973  -1034  RISE       1
un2_cntdiv_1_cry_11_c_LC_22_21_2/carryout       LogicCell40_SEQ_MODE_0000    126              6099  -1034  RISE       1
un2_cntdiv_1_cry_12_c_LC_22_21_3/carryin        LogicCell40_SEQ_MODE_0000      0              6099  -1034  RISE       1
un2_cntdiv_1_cry_12_c_LC_22_21_3/carryout       LogicCell40_SEQ_MODE_0000    126              6226  -1034  RISE       1
un2_cntdiv_1_cry_13_c_LC_22_21_4/carryin        LogicCell40_SEQ_MODE_0000      0              6226  -1034  RISE       1
un2_cntdiv_1_cry_13_c_LC_22_21_4/carryout       LogicCell40_SEQ_MODE_0000    126              6352  -1034  RISE       1
un2_cntdiv_1_cry_14_c_LC_22_21_5/carryin        LogicCell40_SEQ_MODE_0000      0              6352  -1034  RISE       1
un2_cntdiv_1_cry_14_c_LC_22_21_5/carryout       LogicCell40_SEQ_MODE_0000    126              6478  -1034  RISE       1
un2_cntdiv_1_cry_15_c_LC_22_21_6/carryin        LogicCell40_SEQ_MODE_0000      0              6478  -1034  RISE       1
un2_cntdiv_1_cry_15_c_LC_22_21_6/carryout       LogicCell40_SEQ_MODE_0000    126              6604  -1034  RISE       1
un2_cntdiv_1_cry_16_c_LC_22_21_7/carryin        LogicCell40_SEQ_MODE_0000      0              6604  -1034  RISE       1
un2_cntdiv_1_cry_16_c_LC_22_21_7/carryout       LogicCell40_SEQ_MODE_0000    126              6730  -1034  RISE       1
IN_MUX_bfv_22_22_0_/carryinitin                 ICE_CARRY_IN_MUX               0              6730  -1034  RISE       1
IN_MUX_bfv_22_22_0_/carryinitout                ICE_CARRY_IN_MUX             196              6927  -1034  RISE       1
un2_cntdiv_1_cry_17_c_LC_22_22_0/carryin        LogicCell40_SEQ_MODE_0000      0              6927  -1034  RISE       1
un2_cntdiv_1_cry_17_c_LC_22_22_0/carryout       LogicCell40_SEQ_MODE_0000    126              7053  -1034  RISE       1
un2_cntdiv_1_cry_18_c_LC_22_22_1/carryin        LogicCell40_SEQ_MODE_0000      0              7053  -1034  RISE       1
un2_cntdiv_1_cry_18_c_LC_22_22_1/carryout       LogicCell40_SEQ_MODE_0000    126              7179  -1034  RISE       1
un2_cntdiv_1_cry_19_c_LC_22_22_2/carryin        LogicCell40_SEQ_MODE_0000      0              7179  -1034  RISE       1
un2_cntdiv_1_cry_19_c_LC_22_22_2/carryout       LogicCell40_SEQ_MODE_0000    126              7306  -1034  RISE       1
un2_cntdiv_1_cry_20_c_LC_22_22_3/carryin        LogicCell40_SEQ_MODE_0000      0              7306  -1034  RISE       1
un2_cntdiv_1_cry_20_c_LC_22_22_3/carryout       LogicCell40_SEQ_MODE_0000    126              7432  -1034  RISE       1
un2_cntdiv_1_cry_21_c_LC_22_22_4/carryin        LogicCell40_SEQ_MODE_0000      0              7432  -1034  RISE       1
un2_cntdiv_1_cry_21_c_LC_22_22_4/carryout       LogicCell40_SEQ_MODE_0000    126              7558  -1034  RISE       1
un2_cntdiv_1_cry_22_c_LC_22_22_5/carryin        LogicCell40_SEQ_MODE_0000      0              7558  -1034  RISE       1
un2_cntdiv_1_cry_22_c_LC_22_22_5/carryout       LogicCell40_SEQ_MODE_0000    126              7684  -1034  RISE       1
un2_cntdiv_1_cry_23_c_LC_22_22_6/carryin        LogicCell40_SEQ_MODE_0000      0              7684  -1034  RISE       1
un2_cntdiv_1_cry_23_c_LC_22_22_6/carryout       LogicCell40_SEQ_MODE_0000    126              7811  -1034  RISE       1
un2_cntdiv_1_cry_24_c_LC_22_22_7/carryin        LogicCell40_SEQ_MODE_0000      0              7811  -1034  RISE       1
un2_cntdiv_1_cry_24_c_LC_22_22_7/carryout       LogicCell40_SEQ_MODE_0000    126              7937  -1034  RISE       1
IN_MUX_bfv_22_23_0_/carryinitin                 ICE_CARRY_IN_MUX               0              7937  -1034  RISE       1
IN_MUX_bfv_22_23_0_/carryinitout                ICE_CARRY_IN_MUX             196              8133  -1034  RISE       1
I__297/I                                        InMux                          0              8133  -1034  RISE       1
I__297/O                                        InMux                        259              8393  -1034  RISE       1
un2_cntdiv_1_cry_24_c_RNI73PB_LC_22_23_0/in3    LogicCell40_SEQ_MODE_0000      0              8393  -1034  RISE       1
un2_cntdiv_1_cry_24_c_RNI73PB_LC_22_23_0/lcout  LogicCell40_SEQ_MODE_0000    316              8708  -1034  RISE       2
I__293/I                                        LocalMux                       0              8708  -1034  RISE       1
I__293/O                                        LocalMux                     330              9038  -1034  RISE       1
I__295/I                                        InMux                          0              9038  -1034  RISE       1
I__295/O                                        InMux                        259              9297  -1034  RISE       1
cntDiv_RNIETOH_25_LC_23_22_4/in3                LogicCell40_SEQ_MODE_0000      0              9297  -1034  RISE       1
cntDiv_RNIETOH_25_LC_23_22_4/lcout              LogicCell40_SEQ_MODE_0000    316              9613  -1034  RISE       4
I__269/I                                        Odrv12                         0              9613   -572  RISE       1
I__269/O                                        Odrv12                       491             10104   -572  RISE       1
I__272/I                                        LocalMux                       0             10104   -572  RISE       1
I__272/O                                        LocalMux                     330             10434   -572  RISE       1
I__275/I                                        CEMux                          0             10434   -572  RISE       1
I__275/O                                        CEMux                        603             11037   -572  RISE       1
counter1.Pre_Q_2_LC_24_22_2/ce                  LogicCell40_SEQ_MODE_1000      0             11037   -572  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_2_LC_22_17_1/lcout
Path End         : cntDiv_25_LC_23_23_1/in1
Capture Clock    : cntDiv_25_LC_23_23_1/clk
Setup Constraint : 7550p
Path slack       : 768p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            5842
------------------------------------------   ---- 
End-of-path arrival time (ps)                9297
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_2_LC_22_17_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_2_LC_22_17_1/lcout                       LogicCell40_SEQ_MODE_1000    540              3455  -1034  RISE       2
I__139/I                                        Odrv12                         0              3455  -1034  RISE       1
I__139/O                                        Odrv12                       491              3946  -1034  RISE       1
I__141/I                                        LocalMux                       0              3946  -1034  RISE       1
I__141/O                                        LocalMux                     330              4276  -1034  RISE       1
I__143/I                                        InMux                          0              4276  -1034  RISE       1
I__143/O                                        InMux                        259              4535  -1034  RISE       1
I__144/I                                        CascadeMux                     0              4535  -1034  RISE       1
I__144/O                                        CascadeMux                     0              4535  -1034  RISE       1
un2_cntdiv_1_cry_2_c_LC_22_20_1/in2             LogicCell40_SEQ_MODE_0000      0              4535  -1034  RISE       1
un2_cntdiv_1_cry_2_c_LC_22_20_1/carryout        LogicCell40_SEQ_MODE_0000    231              4767  -1034  RISE       1
un2_cntdiv_1_cry_3_c_LC_22_20_2/carryin         LogicCell40_SEQ_MODE_0000      0              4767  -1034  RISE       1
un2_cntdiv_1_cry_3_c_LC_22_20_2/carryout        LogicCell40_SEQ_MODE_0000    126              4893  -1034  RISE       1
un2_cntdiv_1_cry_4_c_LC_22_20_3/carryin         LogicCell40_SEQ_MODE_0000      0              4893  -1034  RISE       1
un2_cntdiv_1_cry_4_c_LC_22_20_3/carryout        LogicCell40_SEQ_MODE_0000    126              5019  -1034  RISE       1
un2_cntdiv_1_cry_5_c_LC_22_20_4/carryin         LogicCell40_SEQ_MODE_0000      0              5019  -1034  RISE       1
un2_cntdiv_1_cry_5_c_LC_22_20_4/carryout        LogicCell40_SEQ_MODE_0000    126              5145  -1034  RISE       1
un2_cntdiv_1_cry_6_c_LC_22_20_5/carryin         LogicCell40_SEQ_MODE_0000      0              5145  -1034  RISE       1
un2_cntdiv_1_cry_6_c_LC_22_20_5/carryout        LogicCell40_SEQ_MODE_0000    126              5272  -1034  RISE       1
un2_cntdiv_1_cry_7_c_LC_22_20_6/carryin         LogicCell40_SEQ_MODE_0000      0              5272  -1034  RISE       1
un2_cntdiv_1_cry_7_c_LC_22_20_6/carryout        LogicCell40_SEQ_MODE_0000    126              5398  -1034  RISE       1
un2_cntdiv_1_cry_8_c_LC_22_20_7/carryin         LogicCell40_SEQ_MODE_0000      0              5398  -1034  RISE       1
un2_cntdiv_1_cry_8_c_LC_22_20_7/carryout        LogicCell40_SEQ_MODE_0000    126              5524  -1034  RISE       1
IN_MUX_bfv_22_21_0_/carryinitin                 ICE_CARRY_IN_MUX               0              5524  -1034  RISE       1
IN_MUX_bfv_22_21_0_/carryinitout                ICE_CARRY_IN_MUX             196              5721  -1034  RISE       1
un2_cntdiv_1_cry_9_c_LC_22_21_0/carryin         LogicCell40_SEQ_MODE_0000      0              5721  -1034  RISE       1
un2_cntdiv_1_cry_9_c_LC_22_21_0/carryout        LogicCell40_SEQ_MODE_0000    126              5847  -1034  RISE       1
un2_cntdiv_1_cry_10_c_LC_22_21_1/carryin        LogicCell40_SEQ_MODE_0000      0              5847  -1034  RISE       1
un2_cntdiv_1_cry_10_c_LC_22_21_1/carryout       LogicCell40_SEQ_MODE_0000    126              5973  -1034  RISE       1
un2_cntdiv_1_cry_11_c_LC_22_21_2/carryin        LogicCell40_SEQ_MODE_0000      0              5973  -1034  RISE       1
un2_cntdiv_1_cry_11_c_LC_22_21_2/carryout       LogicCell40_SEQ_MODE_0000    126              6099  -1034  RISE       1
un2_cntdiv_1_cry_12_c_LC_22_21_3/carryin        LogicCell40_SEQ_MODE_0000      0              6099  -1034  RISE       1
un2_cntdiv_1_cry_12_c_LC_22_21_3/carryout       LogicCell40_SEQ_MODE_0000    126              6226  -1034  RISE       1
un2_cntdiv_1_cry_13_c_LC_22_21_4/carryin        LogicCell40_SEQ_MODE_0000      0              6226  -1034  RISE       1
un2_cntdiv_1_cry_13_c_LC_22_21_4/carryout       LogicCell40_SEQ_MODE_0000    126              6352  -1034  RISE       1
un2_cntdiv_1_cry_14_c_LC_22_21_5/carryin        LogicCell40_SEQ_MODE_0000      0              6352  -1034  RISE       1
un2_cntdiv_1_cry_14_c_LC_22_21_5/carryout       LogicCell40_SEQ_MODE_0000    126              6478  -1034  RISE       1
un2_cntdiv_1_cry_15_c_LC_22_21_6/carryin        LogicCell40_SEQ_MODE_0000      0              6478  -1034  RISE       1
un2_cntdiv_1_cry_15_c_LC_22_21_6/carryout       LogicCell40_SEQ_MODE_0000    126              6604  -1034  RISE       1
un2_cntdiv_1_cry_16_c_LC_22_21_7/carryin        LogicCell40_SEQ_MODE_0000      0              6604  -1034  RISE       1
un2_cntdiv_1_cry_16_c_LC_22_21_7/carryout       LogicCell40_SEQ_MODE_0000    126              6730  -1034  RISE       1
IN_MUX_bfv_22_22_0_/carryinitin                 ICE_CARRY_IN_MUX               0              6730  -1034  RISE       1
IN_MUX_bfv_22_22_0_/carryinitout                ICE_CARRY_IN_MUX             196              6927  -1034  RISE       1
un2_cntdiv_1_cry_17_c_LC_22_22_0/carryin        LogicCell40_SEQ_MODE_0000      0              6927  -1034  RISE       1
un2_cntdiv_1_cry_17_c_LC_22_22_0/carryout       LogicCell40_SEQ_MODE_0000    126              7053  -1034  RISE       1
un2_cntdiv_1_cry_18_c_LC_22_22_1/carryin        LogicCell40_SEQ_MODE_0000      0              7053  -1034  RISE       1
un2_cntdiv_1_cry_18_c_LC_22_22_1/carryout       LogicCell40_SEQ_MODE_0000    126              7179  -1034  RISE       1
un2_cntdiv_1_cry_19_c_LC_22_22_2/carryin        LogicCell40_SEQ_MODE_0000      0              7179  -1034  RISE       1
un2_cntdiv_1_cry_19_c_LC_22_22_2/carryout       LogicCell40_SEQ_MODE_0000    126              7306  -1034  RISE       1
un2_cntdiv_1_cry_20_c_LC_22_22_3/carryin        LogicCell40_SEQ_MODE_0000      0              7306  -1034  RISE       1
un2_cntdiv_1_cry_20_c_LC_22_22_3/carryout       LogicCell40_SEQ_MODE_0000    126              7432  -1034  RISE       1
un2_cntdiv_1_cry_21_c_LC_22_22_4/carryin        LogicCell40_SEQ_MODE_0000      0              7432  -1034  RISE       1
un2_cntdiv_1_cry_21_c_LC_22_22_4/carryout       LogicCell40_SEQ_MODE_0000    126              7558  -1034  RISE       1
un2_cntdiv_1_cry_22_c_LC_22_22_5/carryin        LogicCell40_SEQ_MODE_0000      0              7558  -1034  RISE       1
un2_cntdiv_1_cry_22_c_LC_22_22_5/carryout       LogicCell40_SEQ_MODE_0000    126              7684  -1034  RISE       1
un2_cntdiv_1_cry_23_c_LC_22_22_6/carryin        LogicCell40_SEQ_MODE_0000      0              7684  -1034  RISE       1
un2_cntdiv_1_cry_23_c_LC_22_22_6/carryout       LogicCell40_SEQ_MODE_0000    126              7811  -1034  RISE       1
un2_cntdiv_1_cry_24_c_LC_22_22_7/carryin        LogicCell40_SEQ_MODE_0000      0              7811  -1034  RISE       1
un2_cntdiv_1_cry_24_c_LC_22_22_7/carryout       LogicCell40_SEQ_MODE_0000    126              7937  -1034  RISE       1
IN_MUX_bfv_22_23_0_/carryinitin                 ICE_CARRY_IN_MUX               0              7937  -1034  RISE       1
IN_MUX_bfv_22_23_0_/carryinitout                ICE_CARRY_IN_MUX             196              8133  -1034  RISE       1
I__297/I                                        InMux                          0              8133  -1034  RISE       1
I__297/O                                        InMux                        259              8393  -1034  RISE       1
un2_cntdiv_1_cry_24_c_RNI73PB_LC_22_23_0/in3    LogicCell40_SEQ_MODE_0000      0              8393  -1034  RISE       1
un2_cntdiv_1_cry_24_c_RNI73PB_LC_22_23_0/lcout  LogicCell40_SEQ_MODE_0000    316              8708  -1034  RISE       2
I__294/I                                        LocalMux                       0              8708    768  RISE       1
I__294/O                                        LocalMux                     330              9038    768  RISE       1
I__296/I                                        InMux                          0              9038    768  RISE       1
I__296/O                                        InMux                        259              9297    768  RISE       1
cntDiv_25_LC_23_23_1/in1                        LogicCell40_SEQ_MODE_1000      0              9297    768  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__287/I                                             ClkMux                         0              2607  RISE       1
I__287/O                                             ClkMux                       309              2915  RISE       1
cntDiv_25_LC_23_23_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_24_LC_22_19_7/in3
Capture Clock    : cntDiv_24_LC_22_19_7/clk
Setup Constraint : 7550p
Path slack       : 2108p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            4629
------------------------------------------   ---- 
End-of-path arrival time (ps)                8084
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
cntDiv_6_LC_22_17_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   2108  RISE       1
cntDiv_6_LC_22_17_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   2108  RISE       2
cntDiv_7_LC_22_17_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   2108  RISE       1
cntDiv_7_LC_22_17_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   2108  RISE       2
cntDiv_8_LC_22_17_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   2108  RISE       1
cntDiv_8_LC_22_17_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitin         ICE_CARRY_IN_MUX               0              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitout        ICE_CARRY_IN_MUX             196              5735   2108  RISE       2
cntDiv_9_LC_22_18_0/carryin             LogicCell40_SEQ_MODE_1000      0              5735   2108  RISE       1
cntDiv_9_LC_22_18_0/carryout            LogicCell40_SEQ_MODE_1000    126              5861   2108  RISE       2
cntDiv_10_LC_22_18_1/carryin            LogicCell40_SEQ_MODE_1000      0              5861   2108  RISE       1
cntDiv_10_LC_22_18_1/carryout           LogicCell40_SEQ_MODE_1000    126              5987   2108  RISE       2
cntDiv_11_LC_22_18_2/carryin            LogicCell40_SEQ_MODE_1000      0              5987   2108  RISE       1
cntDiv_11_LC_22_18_2/carryout           LogicCell40_SEQ_MODE_1000    126              6113   2108  RISE       2
cntDiv_12_LC_22_18_3/carryin            LogicCell40_SEQ_MODE_1000      0              6113   2108  RISE       1
cntDiv_12_LC_22_18_3/carryout           LogicCell40_SEQ_MODE_1000    126              6240   2108  RISE       2
cntDiv_13_LC_22_18_4/carryin            LogicCell40_SEQ_MODE_1000      0              6240   2108  RISE       1
cntDiv_13_LC_22_18_4/carryout           LogicCell40_SEQ_MODE_1000    126              6366   2108  RISE       2
cntDiv_14_LC_22_18_5/carryin            LogicCell40_SEQ_MODE_1000      0              6366   2108  RISE       1
cntDiv_14_LC_22_18_5/carryout           LogicCell40_SEQ_MODE_1000    126              6492   2108  RISE       2
cntDiv_15_LC_22_18_6/carryin            LogicCell40_SEQ_MODE_1000      0              6492   2108  RISE       1
cntDiv_15_LC_22_18_6/carryout           LogicCell40_SEQ_MODE_1000    126              6618   2108  RISE       2
cntDiv_16_LC_22_18_7/carryin            LogicCell40_SEQ_MODE_1000      0              6618   2108  RISE       1
cntDiv_16_LC_22_18_7/carryout           LogicCell40_SEQ_MODE_1000    126              6745   2108  RISE       1
IN_MUX_bfv_22_19_0_/carryinitin         ICE_CARRY_IN_MUX               0              6745   2108  RISE       1
IN_MUX_bfv_22_19_0_/carryinitout        ICE_CARRY_IN_MUX             196              6941   2108  RISE       2
cntDiv_17_LC_22_19_0/carryin            LogicCell40_SEQ_MODE_1000      0              6941   2108  RISE       1
cntDiv_17_LC_22_19_0/carryout           LogicCell40_SEQ_MODE_1000    126              7067   2108  RISE       2
cntDiv_18_LC_22_19_1/carryin            LogicCell40_SEQ_MODE_1000      0              7067   2108  RISE       1
cntDiv_18_LC_22_19_1/carryout           LogicCell40_SEQ_MODE_1000    126              7193   2108  RISE       2
cntDiv_19_LC_22_19_2/carryin            LogicCell40_SEQ_MODE_1000      0              7193   2108  RISE       1
cntDiv_19_LC_22_19_2/carryout           LogicCell40_SEQ_MODE_1000    126              7320   2108  RISE       2
cntDiv_20_LC_22_19_3/carryin            LogicCell40_SEQ_MODE_1000      0              7320   2108  RISE       1
cntDiv_20_LC_22_19_3/carryout           LogicCell40_SEQ_MODE_1000    126              7446   2108  RISE       2
cntDiv_21_LC_22_19_4/carryin            LogicCell40_SEQ_MODE_1000      0              7446   2108  RISE       1
cntDiv_21_LC_22_19_4/carryout           LogicCell40_SEQ_MODE_1000    126              7572   2108  RISE       2
cntDiv_22_LC_22_19_5/carryin            LogicCell40_SEQ_MODE_1000      0              7572   2108  RISE       1
cntDiv_22_LC_22_19_5/carryout           LogicCell40_SEQ_MODE_1000    126              7698   2108  RISE       2
cntDiv_23_LC_22_19_6/carryin            LogicCell40_SEQ_MODE_1000      0              7698   2108  RISE       1
cntDiv_23_LC_22_19_6/carryout           LogicCell40_SEQ_MODE_1000    126              7825   2108  RISE       1
I__162/I                                InMux                          0              7825   2108  RISE       1
I__162/O                                InMux                        259              8084   2108  RISE       1
cntDiv_24_LC_22_19_7/in3                LogicCell40_SEQ_MODE_1000      0              8084   2108  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_24_LC_22_19_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_23_LC_22_19_6/in3
Capture Clock    : cntDiv_23_LC_22_19_6/clk
Setup Constraint : 7550p
Path slack       : 2234p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            4503
------------------------------------------   ---- 
End-of-path arrival time (ps)                7958
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
cntDiv_6_LC_22_17_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   2108  RISE       1
cntDiv_6_LC_22_17_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   2108  RISE       2
cntDiv_7_LC_22_17_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   2108  RISE       1
cntDiv_7_LC_22_17_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   2108  RISE       2
cntDiv_8_LC_22_17_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   2108  RISE       1
cntDiv_8_LC_22_17_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitin         ICE_CARRY_IN_MUX               0              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitout        ICE_CARRY_IN_MUX             196              5735   2108  RISE       2
cntDiv_9_LC_22_18_0/carryin             LogicCell40_SEQ_MODE_1000      0              5735   2108  RISE       1
cntDiv_9_LC_22_18_0/carryout            LogicCell40_SEQ_MODE_1000    126              5861   2108  RISE       2
cntDiv_10_LC_22_18_1/carryin            LogicCell40_SEQ_MODE_1000      0              5861   2108  RISE       1
cntDiv_10_LC_22_18_1/carryout           LogicCell40_SEQ_MODE_1000    126              5987   2108  RISE       2
cntDiv_11_LC_22_18_2/carryin            LogicCell40_SEQ_MODE_1000      0              5987   2108  RISE       1
cntDiv_11_LC_22_18_2/carryout           LogicCell40_SEQ_MODE_1000    126              6113   2108  RISE       2
cntDiv_12_LC_22_18_3/carryin            LogicCell40_SEQ_MODE_1000      0              6113   2108  RISE       1
cntDiv_12_LC_22_18_3/carryout           LogicCell40_SEQ_MODE_1000    126              6240   2108  RISE       2
cntDiv_13_LC_22_18_4/carryin            LogicCell40_SEQ_MODE_1000      0              6240   2108  RISE       1
cntDiv_13_LC_22_18_4/carryout           LogicCell40_SEQ_MODE_1000    126              6366   2108  RISE       2
cntDiv_14_LC_22_18_5/carryin            LogicCell40_SEQ_MODE_1000      0              6366   2108  RISE       1
cntDiv_14_LC_22_18_5/carryout           LogicCell40_SEQ_MODE_1000    126              6492   2108  RISE       2
cntDiv_15_LC_22_18_6/carryin            LogicCell40_SEQ_MODE_1000      0              6492   2108  RISE       1
cntDiv_15_LC_22_18_6/carryout           LogicCell40_SEQ_MODE_1000    126              6618   2108  RISE       2
cntDiv_16_LC_22_18_7/carryin            LogicCell40_SEQ_MODE_1000      0              6618   2108  RISE       1
cntDiv_16_LC_22_18_7/carryout           LogicCell40_SEQ_MODE_1000    126              6745   2108  RISE       1
IN_MUX_bfv_22_19_0_/carryinitin         ICE_CARRY_IN_MUX               0              6745   2108  RISE       1
IN_MUX_bfv_22_19_0_/carryinitout        ICE_CARRY_IN_MUX             196              6941   2108  RISE       2
cntDiv_17_LC_22_19_0/carryin            LogicCell40_SEQ_MODE_1000      0              6941   2108  RISE       1
cntDiv_17_LC_22_19_0/carryout           LogicCell40_SEQ_MODE_1000    126              7067   2108  RISE       2
cntDiv_18_LC_22_19_1/carryin            LogicCell40_SEQ_MODE_1000      0              7067   2108  RISE       1
cntDiv_18_LC_22_19_1/carryout           LogicCell40_SEQ_MODE_1000    126              7193   2108  RISE       2
cntDiv_19_LC_22_19_2/carryin            LogicCell40_SEQ_MODE_1000      0              7193   2108  RISE       1
cntDiv_19_LC_22_19_2/carryout           LogicCell40_SEQ_MODE_1000    126              7320   2108  RISE       2
cntDiv_20_LC_22_19_3/carryin            LogicCell40_SEQ_MODE_1000      0              7320   2108  RISE       1
cntDiv_20_LC_22_19_3/carryout           LogicCell40_SEQ_MODE_1000    126              7446   2108  RISE       2
cntDiv_21_LC_22_19_4/carryin            LogicCell40_SEQ_MODE_1000      0              7446   2108  RISE       1
cntDiv_21_LC_22_19_4/carryout           LogicCell40_SEQ_MODE_1000    126              7572   2108  RISE       2
cntDiv_22_LC_22_19_5/carryin            LogicCell40_SEQ_MODE_1000      0              7572   2108  RISE       1
cntDiv_22_LC_22_19_5/carryout           LogicCell40_SEQ_MODE_1000    126              7698   2108  RISE       2
I__163/I                                InMux                          0              7698   2234  RISE       1
I__163/O                                InMux                        259              7958   2234  RISE       1
cntDiv_23_LC_22_19_6/in3                LogicCell40_SEQ_MODE_1000      0              7958   2234  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_23_LC_22_19_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_22_LC_22_19_5/in3
Capture Clock    : cntDiv_22_LC_22_19_5/clk
Setup Constraint : 7550p
Path slack       : 2360p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            4377
------------------------------------------   ---- 
End-of-path arrival time (ps)                7832
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
cntDiv_6_LC_22_17_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   2108  RISE       1
cntDiv_6_LC_22_17_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   2108  RISE       2
cntDiv_7_LC_22_17_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   2108  RISE       1
cntDiv_7_LC_22_17_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   2108  RISE       2
cntDiv_8_LC_22_17_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   2108  RISE       1
cntDiv_8_LC_22_17_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitin         ICE_CARRY_IN_MUX               0              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitout        ICE_CARRY_IN_MUX             196              5735   2108  RISE       2
cntDiv_9_LC_22_18_0/carryin             LogicCell40_SEQ_MODE_1000      0              5735   2108  RISE       1
cntDiv_9_LC_22_18_0/carryout            LogicCell40_SEQ_MODE_1000    126              5861   2108  RISE       2
cntDiv_10_LC_22_18_1/carryin            LogicCell40_SEQ_MODE_1000      0              5861   2108  RISE       1
cntDiv_10_LC_22_18_1/carryout           LogicCell40_SEQ_MODE_1000    126              5987   2108  RISE       2
cntDiv_11_LC_22_18_2/carryin            LogicCell40_SEQ_MODE_1000      0              5987   2108  RISE       1
cntDiv_11_LC_22_18_2/carryout           LogicCell40_SEQ_MODE_1000    126              6113   2108  RISE       2
cntDiv_12_LC_22_18_3/carryin            LogicCell40_SEQ_MODE_1000      0              6113   2108  RISE       1
cntDiv_12_LC_22_18_3/carryout           LogicCell40_SEQ_MODE_1000    126              6240   2108  RISE       2
cntDiv_13_LC_22_18_4/carryin            LogicCell40_SEQ_MODE_1000      0              6240   2108  RISE       1
cntDiv_13_LC_22_18_4/carryout           LogicCell40_SEQ_MODE_1000    126              6366   2108  RISE       2
cntDiv_14_LC_22_18_5/carryin            LogicCell40_SEQ_MODE_1000      0              6366   2108  RISE       1
cntDiv_14_LC_22_18_5/carryout           LogicCell40_SEQ_MODE_1000    126              6492   2108  RISE       2
cntDiv_15_LC_22_18_6/carryin            LogicCell40_SEQ_MODE_1000      0              6492   2108  RISE       1
cntDiv_15_LC_22_18_6/carryout           LogicCell40_SEQ_MODE_1000    126              6618   2108  RISE       2
cntDiv_16_LC_22_18_7/carryin            LogicCell40_SEQ_MODE_1000      0              6618   2108  RISE       1
cntDiv_16_LC_22_18_7/carryout           LogicCell40_SEQ_MODE_1000    126              6745   2108  RISE       1
IN_MUX_bfv_22_19_0_/carryinitin         ICE_CARRY_IN_MUX               0              6745   2108  RISE       1
IN_MUX_bfv_22_19_0_/carryinitout        ICE_CARRY_IN_MUX             196              6941   2108  RISE       2
cntDiv_17_LC_22_19_0/carryin            LogicCell40_SEQ_MODE_1000      0              6941   2108  RISE       1
cntDiv_17_LC_22_19_0/carryout           LogicCell40_SEQ_MODE_1000    126              7067   2108  RISE       2
cntDiv_18_LC_22_19_1/carryin            LogicCell40_SEQ_MODE_1000      0              7067   2108  RISE       1
cntDiv_18_LC_22_19_1/carryout           LogicCell40_SEQ_MODE_1000    126              7193   2108  RISE       2
cntDiv_19_LC_22_19_2/carryin            LogicCell40_SEQ_MODE_1000      0              7193   2108  RISE       1
cntDiv_19_LC_22_19_2/carryout           LogicCell40_SEQ_MODE_1000    126              7320   2108  RISE       2
cntDiv_20_LC_22_19_3/carryin            LogicCell40_SEQ_MODE_1000      0              7320   2108  RISE       1
cntDiv_20_LC_22_19_3/carryout           LogicCell40_SEQ_MODE_1000    126              7446   2108  RISE       2
cntDiv_21_LC_22_19_4/carryin            LogicCell40_SEQ_MODE_1000      0              7446   2108  RISE       1
cntDiv_21_LC_22_19_4/carryout           LogicCell40_SEQ_MODE_1000    126              7572   2108  RISE       2
I__101/I                                InMux                          0              7572   2360  RISE       1
I__101/O                                InMux                        259              7832   2360  RISE       1
cntDiv_22_LC_22_19_5/in3                LogicCell40_SEQ_MODE_1000      0              7832   2360  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_22_LC_22_19_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_21_LC_22_19_4/in3
Capture Clock    : cntDiv_21_LC_22_19_4/clk
Setup Constraint : 7550p
Path slack       : 2487p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            4250
------------------------------------------   ---- 
End-of-path arrival time (ps)                7705
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
cntDiv_6_LC_22_17_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   2108  RISE       1
cntDiv_6_LC_22_17_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   2108  RISE       2
cntDiv_7_LC_22_17_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   2108  RISE       1
cntDiv_7_LC_22_17_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   2108  RISE       2
cntDiv_8_LC_22_17_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   2108  RISE       1
cntDiv_8_LC_22_17_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitin         ICE_CARRY_IN_MUX               0              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitout        ICE_CARRY_IN_MUX             196              5735   2108  RISE       2
cntDiv_9_LC_22_18_0/carryin             LogicCell40_SEQ_MODE_1000      0              5735   2108  RISE       1
cntDiv_9_LC_22_18_0/carryout            LogicCell40_SEQ_MODE_1000    126              5861   2108  RISE       2
cntDiv_10_LC_22_18_1/carryin            LogicCell40_SEQ_MODE_1000      0              5861   2108  RISE       1
cntDiv_10_LC_22_18_1/carryout           LogicCell40_SEQ_MODE_1000    126              5987   2108  RISE       2
cntDiv_11_LC_22_18_2/carryin            LogicCell40_SEQ_MODE_1000      0              5987   2108  RISE       1
cntDiv_11_LC_22_18_2/carryout           LogicCell40_SEQ_MODE_1000    126              6113   2108  RISE       2
cntDiv_12_LC_22_18_3/carryin            LogicCell40_SEQ_MODE_1000      0              6113   2108  RISE       1
cntDiv_12_LC_22_18_3/carryout           LogicCell40_SEQ_MODE_1000    126              6240   2108  RISE       2
cntDiv_13_LC_22_18_4/carryin            LogicCell40_SEQ_MODE_1000      0              6240   2108  RISE       1
cntDiv_13_LC_22_18_4/carryout           LogicCell40_SEQ_MODE_1000    126              6366   2108  RISE       2
cntDiv_14_LC_22_18_5/carryin            LogicCell40_SEQ_MODE_1000      0              6366   2108  RISE       1
cntDiv_14_LC_22_18_5/carryout           LogicCell40_SEQ_MODE_1000    126              6492   2108  RISE       2
cntDiv_15_LC_22_18_6/carryin            LogicCell40_SEQ_MODE_1000      0              6492   2108  RISE       1
cntDiv_15_LC_22_18_6/carryout           LogicCell40_SEQ_MODE_1000    126              6618   2108  RISE       2
cntDiv_16_LC_22_18_7/carryin            LogicCell40_SEQ_MODE_1000      0              6618   2108  RISE       1
cntDiv_16_LC_22_18_7/carryout           LogicCell40_SEQ_MODE_1000    126              6745   2108  RISE       1
IN_MUX_bfv_22_19_0_/carryinitin         ICE_CARRY_IN_MUX               0              6745   2108  RISE       1
IN_MUX_bfv_22_19_0_/carryinitout        ICE_CARRY_IN_MUX             196              6941   2108  RISE       2
cntDiv_17_LC_22_19_0/carryin            LogicCell40_SEQ_MODE_1000      0              6941   2108  RISE       1
cntDiv_17_LC_22_19_0/carryout           LogicCell40_SEQ_MODE_1000    126              7067   2108  RISE       2
cntDiv_18_LC_22_19_1/carryin            LogicCell40_SEQ_MODE_1000      0              7067   2108  RISE       1
cntDiv_18_LC_22_19_1/carryout           LogicCell40_SEQ_MODE_1000    126              7193   2108  RISE       2
cntDiv_19_LC_22_19_2/carryin            LogicCell40_SEQ_MODE_1000      0              7193   2108  RISE       1
cntDiv_19_LC_22_19_2/carryout           LogicCell40_SEQ_MODE_1000    126              7320   2108  RISE       2
cntDiv_20_LC_22_19_3/carryin            LogicCell40_SEQ_MODE_1000      0              7320   2108  RISE       1
cntDiv_20_LC_22_19_3/carryout           LogicCell40_SEQ_MODE_1000    126              7446   2108  RISE       2
I__102/I                                InMux                          0              7446   2486  RISE       1
I__102/O                                InMux                        259              7705   2486  RISE       1
cntDiv_21_LC_22_19_4/in3                LogicCell40_SEQ_MODE_1000      0              7705   2486  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_21_LC_22_19_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_20_LC_22_19_3/in3
Capture Clock    : cntDiv_20_LC_22_19_3/clk
Setup Constraint : 7550p
Path slack       : 2613p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            4124
------------------------------------------   ---- 
End-of-path arrival time (ps)                7579
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
cntDiv_6_LC_22_17_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   2108  RISE       1
cntDiv_6_LC_22_17_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   2108  RISE       2
cntDiv_7_LC_22_17_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   2108  RISE       1
cntDiv_7_LC_22_17_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   2108  RISE       2
cntDiv_8_LC_22_17_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   2108  RISE       1
cntDiv_8_LC_22_17_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitin         ICE_CARRY_IN_MUX               0              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitout        ICE_CARRY_IN_MUX             196              5735   2108  RISE       2
cntDiv_9_LC_22_18_0/carryin             LogicCell40_SEQ_MODE_1000      0              5735   2108  RISE       1
cntDiv_9_LC_22_18_0/carryout            LogicCell40_SEQ_MODE_1000    126              5861   2108  RISE       2
cntDiv_10_LC_22_18_1/carryin            LogicCell40_SEQ_MODE_1000      0              5861   2108  RISE       1
cntDiv_10_LC_22_18_1/carryout           LogicCell40_SEQ_MODE_1000    126              5987   2108  RISE       2
cntDiv_11_LC_22_18_2/carryin            LogicCell40_SEQ_MODE_1000      0              5987   2108  RISE       1
cntDiv_11_LC_22_18_2/carryout           LogicCell40_SEQ_MODE_1000    126              6113   2108  RISE       2
cntDiv_12_LC_22_18_3/carryin            LogicCell40_SEQ_MODE_1000      0              6113   2108  RISE       1
cntDiv_12_LC_22_18_3/carryout           LogicCell40_SEQ_MODE_1000    126              6240   2108  RISE       2
cntDiv_13_LC_22_18_4/carryin            LogicCell40_SEQ_MODE_1000      0              6240   2108  RISE       1
cntDiv_13_LC_22_18_4/carryout           LogicCell40_SEQ_MODE_1000    126              6366   2108  RISE       2
cntDiv_14_LC_22_18_5/carryin            LogicCell40_SEQ_MODE_1000      0              6366   2108  RISE       1
cntDiv_14_LC_22_18_5/carryout           LogicCell40_SEQ_MODE_1000    126              6492   2108  RISE       2
cntDiv_15_LC_22_18_6/carryin            LogicCell40_SEQ_MODE_1000      0              6492   2108  RISE       1
cntDiv_15_LC_22_18_6/carryout           LogicCell40_SEQ_MODE_1000    126              6618   2108  RISE       2
cntDiv_16_LC_22_18_7/carryin            LogicCell40_SEQ_MODE_1000      0              6618   2108  RISE       1
cntDiv_16_LC_22_18_7/carryout           LogicCell40_SEQ_MODE_1000    126              6745   2108  RISE       1
IN_MUX_bfv_22_19_0_/carryinitin         ICE_CARRY_IN_MUX               0              6745   2108  RISE       1
IN_MUX_bfv_22_19_0_/carryinitout        ICE_CARRY_IN_MUX             196              6941   2108  RISE       2
cntDiv_17_LC_22_19_0/carryin            LogicCell40_SEQ_MODE_1000      0              6941   2108  RISE       1
cntDiv_17_LC_22_19_0/carryout           LogicCell40_SEQ_MODE_1000    126              7067   2108  RISE       2
cntDiv_18_LC_22_19_1/carryin            LogicCell40_SEQ_MODE_1000      0              7067   2108  RISE       1
cntDiv_18_LC_22_19_1/carryout           LogicCell40_SEQ_MODE_1000    126              7193   2108  RISE       2
cntDiv_19_LC_22_19_2/carryin            LogicCell40_SEQ_MODE_1000      0              7193   2108  RISE       1
cntDiv_19_LC_22_19_2/carryout           LogicCell40_SEQ_MODE_1000    126              7320   2108  RISE       2
I__103/I                                InMux                          0              7320   2613  RISE       1
I__103/O                                InMux                        259              7579   2613  RISE       1
cntDiv_20_LC_22_19_3/in3                LogicCell40_SEQ_MODE_1000      0              7579   2613  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_20_LC_22_19_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_19_LC_22_19_2/in3
Capture Clock    : cntDiv_19_LC_22_19_2/clk
Setup Constraint : 7550p
Path slack       : 2739p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            3998
------------------------------------------   ---- 
End-of-path arrival time (ps)                7453
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
cntDiv_6_LC_22_17_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   2108  RISE       1
cntDiv_6_LC_22_17_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   2108  RISE       2
cntDiv_7_LC_22_17_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   2108  RISE       1
cntDiv_7_LC_22_17_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   2108  RISE       2
cntDiv_8_LC_22_17_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   2108  RISE       1
cntDiv_8_LC_22_17_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitin         ICE_CARRY_IN_MUX               0              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitout        ICE_CARRY_IN_MUX             196              5735   2108  RISE       2
cntDiv_9_LC_22_18_0/carryin             LogicCell40_SEQ_MODE_1000      0              5735   2108  RISE       1
cntDiv_9_LC_22_18_0/carryout            LogicCell40_SEQ_MODE_1000    126              5861   2108  RISE       2
cntDiv_10_LC_22_18_1/carryin            LogicCell40_SEQ_MODE_1000      0              5861   2108  RISE       1
cntDiv_10_LC_22_18_1/carryout           LogicCell40_SEQ_MODE_1000    126              5987   2108  RISE       2
cntDiv_11_LC_22_18_2/carryin            LogicCell40_SEQ_MODE_1000      0              5987   2108  RISE       1
cntDiv_11_LC_22_18_2/carryout           LogicCell40_SEQ_MODE_1000    126              6113   2108  RISE       2
cntDiv_12_LC_22_18_3/carryin            LogicCell40_SEQ_MODE_1000      0              6113   2108  RISE       1
cntDiv_12_LC_22_18_3/carryout           LogicCell40_SEQ_MODE_1000    126              6240   2108  RISE       2
cntDiv_13_LC_22_18_4/carryin            LogicCell40_SEQ_MODE_1000      0              6240   2108  RISE       1
cntDiv_13_LC_22_18_4/carryout           LogicCell40_SEQ_MODE_1000    126              6366   2108  RISE       2
cntDiv_14_LC_22_18_5/carryin            LogicCell40_SEQ_MODE_1000      0              6366   2108  RISE       1
cntDiv_14_LC_22_18_5/carryout           LogicCell40_SEQ_MODE_1000    126              6492   2108  RISE       2
cntDiv_15_LC_22_18_6/carryin            LogicCell40_SEQ_MODE_1000      0              6492   2108  RISE       1
cntDiv_15_LC_22_18_6/carryout           LogicCell40_SEQ_MODE_1000    126              6618   2108  RISE       2
cntDiv_16_LC_22_18_7/carryin            LogicCell40_SEQ_MODE_1000      0              6618   2108  RISE       1
cntDiv_16_LC_22_18_7/carryout           LogicCell40_SEQ_MODE_1000    126              6745   2108  RISE       1
IN_MUX_bfv_22_19_0_/carryinitin         ICE_CARRY_IN_MUX               0              6745   2108  RISE       1
IN_MUX_bfv_22_19_0_/carryinitout        ICE_CARRY_IN_MUX             196              6941   2108  RISE       2
cntDiv_17_LC_22_19_0/carryin            LogicCell40_SEQ_MODE_1000      0              6941   2108  RISE       1
cntDiv_17_LC_22_19_0/carryout           LogicCell40_SEQ_MODE_1000    126              7067   2108  RISE       2
cntDiv_18_LC_22_19_1/carryin            LogicCell40_SEQ_MODE_1000      0              7067   2108  RISE       1
cntDiv_18_LC_22_19_1/carryout           LogicCell40_SEQ_MODE_1000    126              7193   2108  RISE       2
I__104/I                                InMux                          0              7193   2739  RISE       1
I__104/O                                InMux                        259              7453   2739  RISE       1
cntDiv_19_LC_22_19_2/in3                LogicCell40_SEQ_MODE_1000      0              7453   2739  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_19_LC_22_19_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_18_LC_22_19_1/in3
Capture Clock    : cntDiv_18_LC_22_19_1/clk
Setup Constraint : 7550p
Path slack       : 2865p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            3872
------------------------------------------   ---- 
End-of-path arrival time (ps)                7327
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
cntDiv_6_LC_22_17_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   2108  RISE       1
cntDiv_6_LC_22_17_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   2108  RISE       2
cntDiv_7_LC_22_17_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   2108  RISE       1
cntDiv_7_LC_22_17_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   2108  RISE       2
cntDiv_8_LC_22_17_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   2108  RISE       1
cntDiv_8_LC_22_17_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitin         ICE_CARRY_IN_MUX               0              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitout        ICE_CARRY_IN_MUX             196              5735   2108  RISE       2
cntDiv_9_LC_22_18_0/carryin             LogicCell40_SEQ_MODE_1000      0              5735   2108  RISE       1
cntDiv_9_LC_22_18_0/carryout            LogicCell40_SEQ_MODE_1000    126              5861   2108  RISE       2
cntDiv_10_LC_22_18_1/carryin            LogicCell40_SEQ_MODE_1000      0              5861   2108  RISE       1
cntDiv_10_LC_22_18_1/carryout           LogicCell40_SEQ_MODE_1000    126              5987   2108  RISE       2
cntDiv_11_LC_22_18_2/carryin            LogicCell40_SEQ_MODE_1000      0              5987   2108  RISE       1
cntDiv_11_LC_22_18_2/carryout           LogicCell40_SEQ_MODE_1000    126              6113   2108  RISE       2
cntDiv_12_LC_22_18_3/carryin            LogicCell40_SEQ_MODE_1000      0              6113   2108  RISE       1
cntDiv_12_LC_22_18_3/carryout           LogicCell40_SEQ_MODE_1000    126              6240   2108  RISE       2
cntDiv_13_LC_22_18_4/carryin            LogicCell40_SEQ_MODE_1000      0              6240   2108  RISE       1
cntDiv_13_LC_22_18_4/carryout           LogicCell40_SEQ_MODE_1000    126              6366   2108  RISE       2
cntDiv_14_LC_22_18_5/carryin            LogicCell40_SEQ_MODE_1000      0              6366   2108  RISE       1
cntDiv_14_LC_22_18_5/carryout           LogicCell40_SEQ_MODE_1000    126              6492   2108  RISE       2
cntDiv_15_LC_22_18_6/carryin            LogicCell40_SEQ_MODE_1000      0              6492   2108  RISE       1
cntDiv_15_LC_22_18_6/carryout           LogicCell40_SEQ_MODE_1000    126              6618   2108  RISE       2
cntDiv_16_LC_22_18_7/carryin            LogicCell40_SEQ_MODE_1000      0              6618   2108  RISE       1
cntDiv_16_LC_22_18_7/carryout           LogicCell40_SEQ_MODE_1000    126              6745   2108  RISE       1
IN_MUX_bfv_22_19_0_/carryinitin         ICE_CARRY_IN_MUX               0              6745   2108  RISE       1
IN_MUX_bfv_22_19_0_/carryinitout        ICE_CARRY_IN_MUX             196              6941   2108  RISE       2
cntDiv_17_LC_22_19_0/carryin            LogicCell40_SEQ_MODE_1000      0              6941   2108  RISE       1
cntDiv_17_LC_22_19_0/carryout           LogicCell40_SEQ_MODE_1000    126              7067   2108  RISE       2
I__105/I                                InMux                          0              7067   2865  RISE       1
I__105/O                                InMux                        259              7327   2865  RISE       1
cntDiv_18_LC_22_19_1/in3                LogicCell40_SEQ_MODE_1000      0              7327   2865  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_18_LC_22_19_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_17_LC_22_19_0/in3
Capture Clock    : cntDiv_17_LC_22_19_0/clk
Setup Constraint : 7550p
Path slack       : 2992p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            3745
------------------------------------------   ---- 
End-of-path arrival time (ps)                7200
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
cntDiv_6_LC_22_17_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   2108  RISE       1
cntDiv_6_LC_22_17_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   2108  RISE       2
cntDiv_7_LC_22_17_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   2108  RISE       1
cntDiv_7_LC_22_17_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   2108  RISE       2
cntDiv_8_LC_22_17_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   2108  RISE       1
cntDiv_8_LC_22_17_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitin         ICE_CARRY_IN_MUX               0              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitout        ICE_CARRY_IN_MUX             196              5735   2108  RISE       2
cntDiv_9_LC_22_18_0/carryin             LogicCell40_SEQ_MODE_1000      0              5735   2108  RISE       1
cntDiv_9_LC_22_18_0/carryout            LogicCell40_SEQ_MODE_1000    126              5861   2108  RISE       2
cntDiv_10_LC_22_18_1/carryin            LogicCell40_SEQ_MODE_1000      0              5861   2108  RISE       1
cntDiv_10_LC_22_18_1/carryout           LogicCell40_SEQ_MODE_1000    126              5987   2108  RISE       2
cntDiv_11_LC_22_18_2/carryin            LogicCell40_SEQ_MODE_1000      0              5987   2108  RISE       1
cntDiv_11_LC_22_18_2/carryout           LogicCell40_SEQ_MODE_1000    126              6113   2108  RISE       2
cntDiv_12_LC_22_18_3/carryin            LogicCell40_SEQ_MODE_1000      0              6113   2108  RISE       1
cntDiv_12_LC_22_18_3/carryout           LogicCell40_SEQ_MODE_1000    126              6240   2108  RISE       2
cntDiv_13_LC_22_18_4/carryin            LogicCell40_SEQ_MODE_1000      0              6240   2108  RISE       1
cntDiv_13_LC_22_18_4/carryout           LogicCell40_SEQ_MODE_1000    126              6366   2108  RISE       2
cntDiv_14_LC_22_18_5/carryin            LogicCell40_SEQ_MODE_1000      0              6366   2108  RISE       1
cntDiv_14_LC_22_18_5/carryout           LogicCell40_SEQ_MODE_1000    126              6492   2108  RISE       2
cntDiv_15_LC_22_18_6/carryin            LogicCell40_SEQ_MODE_1000      0              6492   2108  RISE       1
cntDiv_15_LC_22_18_6/carryout           LogicCell40_SEQ_MODE_1000    126              6618   2108  RISE       2
cntDiv_16_LC_22_18_7/carryin            LogicCell40_SEQ_MODE_1000      0              6618   2108  RISE       1
cntDiv_16_LC_22_18_7/carryout           LogicCell40_SEQ_MODE_1000    126              6745   2108  RISE       1
IN_MUX_bfv_22_19_0_/carryinitin         ICE_CARRY_IN_MUX               0              6745   2108  RISE       1
IN_MUX_bfv_22_19_0_/carryinitout        ICE_CARRY_IN_MUX             196              6941   2108  RISE       2
I__106/I                                InMux                          0              6941   2991  RISE       1
I__106/O                                InMux                        259              7200   2991  RISE       1
cntDiv_17_LC_22_19_0/in3                LogicCell40_SEQ_MODE_1000      0              7200   2991  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_17_LC_22_19_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_16_LC_22_18_7/in3
Capture Clock    : cntDiv_16_LC_22_18_7/clk
Setup Constraint : 7550p
Path slack       : 3314p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            3423
------------------------------------------   ---- 
End-of-path arrival time (ps)                6878
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
cntDiv_6_LC_22_17_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   2108  RISE       1
cntDiv_6_LC_22_17_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   2108  RISE       2
cntDiv_7_LC_22_17_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   2108  RISE       1
cntDiv_7_LC_22_17_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   2108  RISE       2
cntDiv_8_LC_22_17_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   2108  RISE       1
cntDiv_8_LC_22_17_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitin         ICE_CARRY_IN_MUX               0              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitout        ICE_CARRY_IN_MUX             196              5735   2108  RISE       2
cntDiv_9_LC_22_18_0/carryin             LogicCell40_SEQ_MODE_1000      0              5735   2108  RISE       1
cntDiv_9_LC_22_18_0/carryout            LogicCell40_SEQ_MODE_1000    126              5861   2108  RISE       2
cntDiv_10_LC_22_18_1/carryin            LogicCell40_SEQ_MODE_1000      0              5861   2108  RISE       1
cntDiv_10_LC_22_18_1/carryout           LogicCell40_SEQ_MODE_1000    126              5987   2108  RISE       2
cntDiv_11_LC_22_18_2/carryin            LogicCell40_SEQ_MODE_1000      0              5987   2108  RISE       1
cntDiv_11_LC_22_18_2/carryout           LogicCell40_SEQ_MODE_1000    126              6113   2108  RISE       2
cntDiv_12_LC_22_18_3/carryin            LogicCell40_SEQ_MODE_1000      0              6113   2108  RISE       1
cntDiv_12_LC_22_18_3/carryout           LogicCell40_SEQ_MODE_1000    126              6240   2108  RISE       2
cntDiv_13_LC_22_18_4/carryin            LogicCell40_SEQ_MODE_1000      0              6240   2108  RISE       1
cntDiv_13_LC_22_18_4/carryout           LogicCell40_SEQ_MODE_1000    126              6366   2108  RISE       2
cntDiv_14_LC_22_18_5/carryin            LogicCell40_SEQ_MODE_1000      0              6366   2108  RISE       1
cntDiv_14_LC_22_18_5/carryout           LogicCell40_SEQ_MODE_1000    126              6492   2108  RISE       2
cntDiv_15_LC_22_18_6/carryin            LogicCell40_SEQ_MODE_1000      0              6492   2108  RISE       1
cntDiv_15_LC_22_18_6/carryout           LogicCell40_SEQ_MODE_1000    126              6618   2108  RISE       2
I__107/I                                InMux                          0              6618   3314  RISE       1
I__107/O                                InMux                        259              6878   3314  RISE       1
cntDiv_16_LC_22_18_7/in3                LogicCell40_SEQ_MODE_1000      0              6878   3314  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_16_LC_22_18_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_15_LC_22_18_6/in3
Capture Clock    : cntDiv_15_LC_22_18_6/clk
Setup Constraint : 7550p
Path slack       : 3440p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            3297
------------------------------------------   ---- 
End-of-path arrival time (ps)                6752
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
cntDiv_6_LC_22_17_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   2108  RISE       1
cntDiv_6_LC_22_17_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   2108  RISE       2
cntDiv_7_LC_22_17_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   2108  RISE       1
cntDiv_7_LC_22_17_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   2108  RISE       2
cntDiv_8_LC_22_17_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   2108  RISE       1
cntDiv_8_LC_22_17_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitin         ICE_CARRY_IN_MUX               0              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitout        ICE_CARRY_IN_MUX             196              5735   2108  RISE       2
cntDiv_9_LC_22_18_0/carryin             LogicCell40_SEQ_MODE_1000      0              5735   2108  RISE       1
cntDiv_9_LC_22_18_0/carryout            LogicCell40_SEQ_MODE_1000    126              5861   2108  RISE       2
cntDiv_10_LC_22_18_1/carryin            LogicCell40_SEQ_MODE_1000      0              5861   2108  RISE       1
cntDiv_10_LC_22_18_1/carryout           LogicCell40_SEQ_MODE_1000    126              5987   2108  RISE       2
cntDiv_11_LC_22_18_2/carryin            LogicCell40_SEQ_MODE_1000      0              5987   2108  RISE       1
cntDiv_11_LC_22_18_2/carryout           LogicCell40_SEQ_MODE_1000    126              6113   2108  RISE       2
cntDiv_12_LC_22_18_3/carryin            LogicCell40_SEQ_MODE_1000      0              6113   2108  RISE       1
cntDiv_12_LC_22_18_3/carryout           LogicCell40_SEQ_MODE_1000    126              6240   2108  RISE       2
cntDiv_13_LC_22_18_4/carryin            LogicCell40_SEQ_MODE_1000      0              6240   2108  RISE       1
cntDiv_13_LC_22_18_4/carryout           LogicCell40_SEQ_MODE_1000    126              6366   2108  RISE       2
cntDiv_14_LC_22_18_5/carryin            LogicCell40_SEQ_MODE_1000      0              6366   2108  RISE       1
cntDiv_14_LC_22_18_5/carryout           LogicCell40_SEQ_MODE_1000    126              6492   2108  RISE       2
I__108/I                                InMux                          0              6492   3440  RISE       1
I__108/O                                InMux                        259              6752   3440  RISE       1
cntDiv_15_LC_22_18_6/in3                LogicCell40_SEQ_MODE_1000      0              6752   3440  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_15_LC_22_18_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_14_LC_22_18_5/in3
Capture Clock    : cntDiv_14_LC_22_18_5/clk
Setup Constraint : 7550p
Path slack       : 3567p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            3170
------------------------------------------   ---- 
End-of-path arrival time (ps)                6625
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
cntDiv_6_LC_22_17_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   2108  RISE       1
cntDiv_6_LC_22_17_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   2108  RISE       2
cntDiv_7_LC_22_17_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   2108  RISE       1
cntDiv_7_LC_22_17_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   2108  RISE       2
cntDiv_8_LC_22_17_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   2108  RISE       1
cntDiv_8_LC_22_17_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitin         ICE_CARRY_IN_MUX               0              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitout        ICE_CARRY_IN_MUX             196              5735   2108  RISE       2
cntDiv_9_LC_22_18_0/carryin             LogicCell40_SEQ_MODE_1000      0              5735   2108  RISE       1
cntDiv_9_LC_22_18_0/carryout            LogicCell40_SEQ_MODE_1000    126              5861   2108  RISE       2
cntDiv_10_LC_22_18_1/carryin            LogicCell40_SEQ_MODE_1000      0              5861   2108  RISE       1
cntDiv_10_LC_22_18_1/carryout           LogicCell40_SEQ_MODE_1000    126              5987   2108  RISE       2
cntDiv_11_LC_22_18_2/carryin            LogicCell40_SEQ_MODE_1000      0              5987   2108  RISE       1
cntDiv_11_LC_22_18_2/carryout           LogicCell40_SEQ_MODE_1000    126              6113   2108  RISE       2
cntDiv_12_LC_22_18_3/carryin            LogicCell40_SEQ_MODE_1000      0              6113   2108  RISE       1
cntDiv_12_LC_22_18_3/carryout           LogicCell40_SEQ_MODE_1000    126              6240   2108  RISE       2
cntDiv_13_LC_22_18_4/carryin            LogicCell40_SEQ_MODE_1000      0              6240   2108  RISE       1
cntDiv_13_LC_22_18_4/carryout           LogicCell40_SEQ_MODE_1000    126              6366   2108  RISE       2
I__109/I                                InMux                          0              6366   3566  RISE       1
I__109/O                                InMux                        259              6625   3566  RISE       1
cntDiv_14_LC_22_18_5/in3                LogicCell40_SEQ_MODE_1000      0              6625   3566  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_14_LC_22_18_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_13_LC_22_18_4/in3
Capture Clock    : cntDiv_13_LC_22_18_4/clk
Setup Constraint : 7550p
Path slack       : 3693p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            3044
------------------------------------------   ---- 
End-of-path arrival time (ps)                6499
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
cntDiv_6_LC_22_17_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   2108  RISE       1
cntDiv_6_LC_22_17_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   2108  RISE       2
cntDiv_7_LC_22_17_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   2108  RISE       1
cntDiv_7_LC_22_17_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   2108  RISE       2
cntDiv_8_LC_22_17_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   2108  RISE       1
cntDiv_8_LC_22_17_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitin         ICE_CARRY_IN_MUX               0              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitout        ICE_CARRY_IN_MUX             196              5735   2108  RISE       2
cntDiv_9_LC_22_18_0/carryin             LogicCell40_SEQ_MODE_1000      0              5735   2108  RISE       1
cntDiv_9_LC_22_18_0/carryout            LogicCell40_SEQ_MODE_1000    126              5861   2108  RISE       2
cntDiv_10_LC_22_18_1/carryin            LogicCell40_SEQ_MODE_1000      0              5861   2108  RISE       1
cntDiv_10_LC_22_18_1/carryout           LogicCell40_SEQ_MODE_1000    126              5987   2108  RISE       2
cntDiv_11_LC_22_18_2/carryin            LogicCell40_SEQ_MODE_1000      0              5987   2108  RISE       1
cntDiv_11_LC_22_18_2/carryout           LogicCell40_SEQ_MODE_1000    126              6113   2108  RISE       2
cntDiv_12_LC_22_18_3/carryin            LogicCell40_SEQ_MODE_1000      0              6113   2108  RISE       1
cntDiv_12_LC_22_18_3/carryout           LogicCell40_SEQ_MODE_1000    126              6240   2108  RISE       2
I__92/I                                 InMux                          0              6240   3693  RISE       1
I__92/O                                 InMux                        259              6499   3693  RISE       1
cntDiv_13_LC_22_18_4/in3                LogicCell40_SEQ_MODE_1000      0              6499   3693  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_13_LC_22_18_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_12_LC_22_18_3/in3
Capture Clock    : cntDiv_12_LC_22_18_3/clk
Setup Constraint : 7550p
Path slack       : 3819p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            2918
------------------------------------------   ---- 
End-of-path arrival time (ps)                6373
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
cntDiv_6_LC_22_17_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   2108  RISE       1
cntDiv_6_LC_22_17_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   2108  RISE       2
cntDiv_7_LC_22_17_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   2108  RISE       1
cntDiv_7_LC_22_17_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   2108  RISE       2
cntDiv_8_LC_22_17_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   2108  RISE       1
cntDiv_8_LC_22_17_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitin         ICE_CARRY_IN_MUX               0              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitout        ICE_CARRY_IN_MUX             196              5735   2108  RISE       2
cntDiv_9_LC_22_18_0/carryin             LogicCell40_SEQ_MODE_1000      0              5735   2108  RISE       1
cntDiv_9_LC_22_18_0/carryout            LogicCell40_SEQ_MODE_1000    126              5861   2108  RISE       2
cntDiv_10_LC_22_18_1/carryin            LogicCell40_SEQ_MODE_1000      0              5861   2108  RISE       1
cntDiv_10_LC_22_18_1/carryout           LogicCell40_SEQ_MODE_1000    126              5987   2108  RISE       2
cntDiv_11_LC_22_18_2/carryin            LogicCell40_SEQ_MODE_1000      0              5987   2108  RISE       1
cntDiv_11_LC_22_18_2/carryout           LogicCell40_SEQ_MODE_1000    126              6113   2108  RISE       2
I__93/I                                 InMux                          0              6113   3819  RISE       1
I__93/O                                 InMux                        259              6373   3819  RISE       1
cntDiv_12_LC_22_18_3/in3                LogicCell40_SEQ_MODE_1000      0              6373   3819  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_12_LC_22_18_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_11_LC_22_18_2/in3
Capture Clock    : cntDiv_11_LC_22_18_2/clk
Setup Constraint : 7550p
Path slack       : 3945p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            2792
------------------------------------------   ---- 
End-of-path arrival time (ps)                6247
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
cntDiv_6_LC_22_17_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   2108  RISE       1
cntDiv_6_LC_22_17_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   2108  RISE       2
cntDiv_7_LC_22_17_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   2108  RISE       1
cntDiv_7_LC_22_17_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   2108  RISE       2
cntDiv_8_LC_22_17_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   2108  RISE       1
cntDiv_8_LC_22_17_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitin         ICE_CARRY_IN_MUX               0              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitout        ICE_CARRY_IN_MUX             196              5735   2108  RISE       2
cntDiv_9_LC_22_18_0/carryin             LogicCell40_SEQ_MODE_1000      0              5735   2108  RISE       1
cntDiv_9_LC_22_18_0/carryout            LogicCell40_SEQ_MODE_1000    126              5861   2108  RISE       2
cntDiv_10_LC_22_18_1/carryin            LogicCell40_SEQ_MODE_1000      0              5861   2108  RISE       1
cntDiv_10_LC_22_18_1/carryout           LogicCell40_SEQ_MODE_1000    126              5987   2108  RISE       2
I__94/I                                 InMux                          0              5987   3945  RISE       1
I__94/O                                 InMux                        259              6247   3945  RISE       1
cntDiv_11_LC_22_18_2/in3                LogicCell40_SEQ_MODE_1000      0              6247   3945  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_11_LC_22_18_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_10_LC_22_18_1/in3
Capture Clock    : cntDiv_10_LC_22_18_1/clk
Setup Constraint : 7550p
Path slack       : 4072p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            2665
------------------------------------------   ---- 
End-of-path arrival time (ps)                6120
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
cntDiv_6_LC_22_17_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   2108  RISE       1
cntDiv_6_LC_22_17_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   2108  RISE       2
cntDiv_7_LC_22_17_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   2108  RISE       1
cntDiv_7_LC_22_17_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   2108  RISE       2
cntDiv_8_LC_22_17_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   2108  RISE       1
cntDiv_8_LC_22_17_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitin         ICE_CARRY_IN_MUX               0              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitout        ICE_CARRY_IN_MUX             196              5735   2108  RISE       2
cntDiv_9_LC_22_18_0/carryin             LogicCell40_SEQ_MODE_1000      0              5735   2108  RISE       1
cntDiv_9_LC_22_18_0/carryout            LogicCell40_SEQ_MODE_1000    126              5861   2108  RISE       2
I__95/I                                 InMux                          0              5861   4071  RISE       1
I__95/O                                 InMux                        259              6120   4071  RISE       1
cntDiv_10_LC_22_18_1/in3                LogicCell40_SEQ_MODE_1000      0              6120   4071  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_10_LC_22_18_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_9_LC_22_18_0/in3
Capture Clock    : cntDiv_9_LC_22_18_0/clk
Setup Constraint : 7550p
Path slack       : 4198p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            2539
------------------------------------------   ---- 
End-of-path arrival time (ps)                5994
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
cntDiv_6_LC_22_17_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   2108  RISE       1
cntDiv_6_LC_22_17_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   2108  RISE       2
cntDiv_7_LC_22_17_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   2108  RISE       1
cntDiv_7_LC_22_17_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   2108  RISE       2
cntDiv_8_LC_22_17_7/carryin             LogicCell40_SEQ_MODE_1000      0              5412   2108  RISE       1
cntDiv_8_LC_22_17_7/carryout            LogicCell40_SEQ_MODE_1000    126              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitin         ICE_CARRY_IN_MUX               0              5538   2108  RISE       1
IN_MUX_bfv_22_18_0_/carryinitout        ICE_CARRY_IN_MUX             196              5735   2108  RISE       2
I__96/I                                 InMux                          0              5735   4198  RISE       1
I__96/O                                 InMux                        259              5994   4198  RISE       1
cntDiv_9_LC_22_18_0/in3                 LogicCell40_SEQ_MODE_1000      0              5994   4198  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_9_LC_22_18_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_8_LC_22_17_7/in3
Capture Clock    : cntDiv_8_LC_22_17_7/clk
Setup Constraint : 7550p
Path slack       : 4521p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            2216
------------------------------------------   ---- 
End-of-path arrival time (ps)                5671
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
cntDiv_6_LC_22_17_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   2108  RISE       1
cntDiv_6_LC_22_17_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   2108  RISE       2
cntDiv_7_LC_22_17_6/carryin             LogicCell40_SEQ_MODE_1000      0              5286   2108  RISE       1
cntDiv_7_LC_22_17_6/carryout            LogicCell40_SEQ_MODE_1000    126              5412   2108  RISE       2
I__97/I                                 InMux                          0              5412   4520  RISE       1
I__97/O                                 InMux                        259              5671   4520  RISE       1
cntDiv_8_LC_22_17_7/in3                 LogicCell40_SEQ_MODE_1000      0              5671   4520  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_8_LC_22_17_7/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_7_LC_22_17_6/in3
Capture Clock    : cntDiv_7_LC_22_17_6/clk
Setup Constraint : 7550p
Path slack       : 4647p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            2090
------------------------------------------   ---- 
End-of-path arrival time (ps)                5545
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
cntDiv_6_LC_22_17_5/carryin             LogicCell40_SEQ_MODE_1000      0              5159   2108  RISE       1
cntDiv_6_LC_22_17_5/carryout            LogicCell40_SEQ_MODE_1000    126              5286   2108  RISE       2
I__98/I                                 InMux                          0              5286   4646  RISE       1
I__98/O                                 InMux                        259              5545   4646  RISE       1
cntDiv_7_LC_22_17_6/in3                 LogicCell40_SEQ_MODE_1000      0              5545   4646  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_7_LC_22_17_6/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_6_LC_22_17_5/in3
Capture Clock    : cntDiv_6_LC_22_17_5/clk
Setup Constraint : 7550p
Path slack       : 4773p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            1964
------------------------------------------   ---- 
End-of-path arrival time (ps)                5419
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
cntDiv_5_LC_22_17_4/carryin             LogicCell40_SEQ_MODE_1000      0              5033   2108  RISE       1
cntDiv_5_LC_22_17_4/carryout            LogicCell40_SEQ_MODE_1000    126              5159   2108  RISE       2
I__99/I                                 InMux                          0              5159   4773  RISE       1
I__99/O                                 InMux                        259              5419   4773  RISE       1
cntDiv_6_LC_22_17_5/in3                 LogicCell40_SEQ_MODE_1000      0              5419   4773  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_6_LC_22_17_5/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_5_LC_22_17_4/in3
Capture Clock    : cntDiv_5_LC_22_17_4/clk
Setup Constraint : 7550p
Path slack       : 4899p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            1838
------------------------------------------   ---- 
End-of-path arrival time (ps)                5293
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
cntDiv_4_LC_22_17_3/carryin             LogicCell40_SEQ_MODE_1000      0              4907   2108  RISE       1
cntDiv_4_LC_22_17_3/carryout            LogicCell40_SEQ_MODE_1000    126              5033   2108  RISE       2
I__100/I                                InMux                          0              5033   4899  RISE       1
I__100/O                                InMux                        259              5293   4899  RISE       1
cntDiv_5_LC_22_17_4/in3                 LogicCell40_SEQ_MODE_1000      0              5293   4899  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_5_LC_22_17_4/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_4_LC_22_17_3/in3
Capture Clock    : cntDiv_4_LC_22_17_3/clk
Setup Constraint : 7550p
Path slack       : 5026p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            1711
------------------------------------------   ---- 
End-of-path arrival time (ps)                5166
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
cntDiv_3_LC_22_17_2/carryin             LogicCell40_SEQ_MODE_1000      0              4781   2108  RISE       1
cntDiv_3_LC_22_17_2/carryout            LogicCell40_SEQ_MODE_1000    126              4907   2108  RISE       2
I__89/I                                 InMux                          0              4907   5025  RISE       1
I__89/O                                 InMux                        259              5166   5025  RISE       1
cntDiv_4_LC_22_17_3/in3                 LogicCell40_SEQ_MODE_1000      0              5166   5025  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_4_LC_22_17_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_3_LC_22_17_2/in3
Capture Clock    : cntDiv_3_LC_22_17_2/clk
Setup Constraint : 7550p
Path slack       : 5152p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            1585
------------------------------------------   ---- 
End-of-path arrival time (ps)                5040
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
cntDiv_2_LC_22_17_1/carryin             LogicCell40_SEQ_MODE_1000      0              4655   2108  RISE       1
cntDiv_2_LC_22_17_1/carryout            LogicCell40_SEQ_MODE_1000    126              4781   2108  RISE       2
I__90/I                                 InMux                          0              4781   5151  RISE       1
I__90/O                                 InMux                        259              5040   5151  RISE       1
cntDiv_3_LC_22_17_2/in3                 LogicCell40_SEQ_MODE_1000      0              5040   5151  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_3_LC_22_17_2/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_2_LC_22_17_1/in3
Capture Clock    : cntDiv_2_LC_22_17_1/clk
Setup Constraint : 7550p
Path slack       : 5278p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            1459
------------------------------------------   ---- 
End-of-path arrival time (ps)                4914
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout               LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__146/I                                Odrv4                          0              3455   2108  RISE       1
I__146/O                                Odrv4                        351              3806   2108  RISE       1
I__149/I                                LocalMux                       0              3806   2108  RISE       1
I__149/O                                LocalMux                     330              4136   2108  RISE       1
I__152/I                                InMux                          0              4136   2108  RISE       1
I__152/O                                InMux                        259              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/in1       LogicCell40_SEQ_MODE_0000      0              4395   2108  RISE       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    259              4655   2108  RISE       2
I__91/I                                 InMux                          0              4655   5278  RISE       1
I__91/O                                 InMux                        259              4914   5278  RISE       1
cntDiv_2_LC_22_17_1/in3                 LogicCell40_SEQ_MODE_1000      0              4914   5278  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_2_LC_22_17_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_0_LC_24_22_7/lcout
Path End         : counter1.Pre_Q_2_LC_24_22_2/in0
Capture Clock    : counter1.Pre_Q_2_LC_24_22_2/clk
Setup Constraint : 7550p
Path slack       : 5951p

Capture Clock Arrival Time (top|mclock:R#2)   7550
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -470
-------------------------------------------   ---- 
End-of-path required time (ps)                9995

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_0_LC_24_22_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5951  RISE      11
I__309/I                           LocalMux                       0              3455   5951  RISE       1
I__309/O                           LocalMux                     330              3785   5951  RISE       1
I__314/I                           InMux                          0              3785   5951  RISE       1
I__314/O                           InMux                        259              4044   5951  RISE       1
counter1.Pre_Q_2_LC_24_22_2/in0    LogicCell40_SEQ_MODE_1000      0              4044   5951  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_3_LC_24_21_4/lcout
Path End         : counter1.Pre_Q_1_LC_23_21_5/in0
Capture Clock    : counter1.Pre_Q_1_LC_23_21_5/clk
Setup Constraint : 7550p
Path slack       : 5951p

Capture Clock Arrival Time (top|mclock:R#2)   7550
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -470
-------------------------------------------   ---- 
End-of-path required time (ps)                9995

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_3_LC_24_21_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5951  RISE      12
I__355/I                           LocalMux                       0              3455   5951  RISE       1
I__355/O                           LocalMux                     330              3785   5951  RISE       1
I__360/I                           InMux                          0              3785   5951  RISE       1
I__360/O                           InMux                        259              4044   5951  RISE       1
counter1.Pre_Q_1_LC_23_21_5/in0    LogicCell40_SEQ_MODE_1000      0              4044   5951  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_0_LC_21_20_1/lcout
Path End         : cntDiv_0_LC_21_20_1/in0
Capture Clock    : cntDiv_0_LC_21_20_1/clk
Setup Constraint : 7550p
Path slack       : 5951p

Capture Clock Arrival Time (top|mclock:R#2)   7550
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -470
-------------------------------------------   ---- 
End-of-path required time (ps)                9995

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_0_LC_21_20_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_0_LC_21_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   -698  RISE       4
I__155/I                   LocalMux                       0              3455   5951  RISE       1
I__155/O                   LocalMux                     330              3785   5951  RISE       1
I__159/I                   InMux                          0              3785   5951  RISE       1
I__159/O                   InMux                        259              4044   5951  RISE       1
cntDiv_0_LC_21_20_1/in0    LogicCell40_SEQ_MODE_1000      0              4044   5951  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_0_LC_21_20_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_3_LC_24_21_4/lcout
Path End         : counter1.Pre_Q_3_LC_24_21_4/in0
Capture Clock    : counter1.Pre_Q_3_LC_24_21_4/clk
Setup Constraint : 7550p
Path slack       : 5951p

Capture Clock Arrival Time (top|mclock:R#2)   7550
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -470
-------------------------------------------   ---- 
End-of-path required time (ps)                9995

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_3_LC_24_21_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5951  RISE      12
I__356/I                           LocalMux                       0              3455   5951  RISE       1
I__356/O                           LocalMux                     330              3785   5951  RISE       1
I__361/I                           InMux                          0              3785   5951  RISE       1
I__361/O                           InMux                        259              4044   5951  RISE       1
counter1.Pre_Q_3_LC_24_21_4/in0    LogicCell40_SEQ_MODE_1000      0              4044   5951  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_3_LC_24_21_4/lcout
Path End         : counter1.Pre_Q_0_LC_24_22_7/in0
Capture Clock    : counter1.Pre_Q_0_LC_24_22_7/clk
Setup Constraint : 7550p
Path slack       : 5951p

Capture Clock Arrival Time (top|mclock:R#2)   7550
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                  -470
-------------------------------------------   ---- 
End-of-path required time (ps)                9995

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_3_LC_24_21_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5951  RISE      12
I__357/I                           LocalMux                       0              3455   5951  RISE       1
I__357/O                           LocalMux                     330              3785   5951  RISE       1
I__362/I                           InMux                          0              3785   5951  RISE       1
I__362/O                           InMux                        259              4044   5951  RISE       1
counter1.Pre_Q_0_LC_24_22_7/in0    LogicCell40_SEQ_MODE_1000      0              4044   5951  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_1_LC_23_21_5/lcout
Path End         : counter1.Pre_Q_1_LC_23_21_5/in1
Capture Clock    : counter1.Pre_Q_1_LC_23_21_5/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_1_LC_23_21_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6021  RISE      12
I__378/I                           LocalMux                       0              3455   6021  RISE       1
I__378/O                           LocalMux                     330              3785   6021  RISE       1
I__382/I                           InMux                          0              3785   6021  RISE       1
I__382/O                           InMux                        259              4044   6021  RISE       1
counter1.Pre_Q_1_LC_23_21_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_24_LC_22_19_7/lcout
Path End         : cntDiv_24_LC_22_19_7/in1
Capture Clock    : cntDiv_24_LC_22_19_7/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_24_LC_22_19_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_24_LC_22_19_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2248  RISE       2
I__212/I                    LocalMux                       0              3455   6021  RISE       1
I__212/O                    LocalMux                     330              3785   6021  RISE       1
I__214/I                    InMux                          0              3785   6021  RISE       1
I__214/O                    InMux                        259              4044   6021  RISE       1
cntDiv_24_LC_22_19_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_24_LC_22_19_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_23_LC_22_19_6/lcout
Path End         : cntDiv_23_LC_22_19_6/in1
Capture Clock    : cntDiv_23_LC_22_19_6/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_23_LC_22_19_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_23_LC_22_19_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2150  RISE       2
I__217/I                    LocalMux                       0              3455   5628  RISE       1
I__217/O                    LocalMux                     330              3785   5628  RISE       1
I__219/I                    InMux                          0              3785   5628  RISE       1
I__219/O                    InMux                        259              4044   5628  RISE       1
cntDiv_23_LC_22_19_6/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_23_LC_22_19_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_22_LC_22_19_5/lcout
Path End         : cntDiv_22_LC_22_19_5/in1
Capture Clock    : cntDiv_22_LC_22_19_5/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_22_LC_22_19_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_22_LC_22_19_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   2023  RISE       2
I__223/I                    LocalMux                       0              3455   5502  RISE       1
I__223/O                    LocalMux                     330              3785   5502  RISE       1
I__225/I                    InMux                          0              3785   5502  RISE       1
I__225/O                    InMux                        259              4044   5502  RISE       1
cntDiv_22_LC_22_19_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_22_LC_22_19_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_21_LC_22_19_4/lcout
Path End         : cntDiv_21_LC_22_19_4/in1
Capture Clock    : cntDiv_21_LC_22_19_4/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_21_LC_22_19_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_21_LC_22_19_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1897  RISE       2
I__229/I                    LocalMux                       0              3455   5376  RISE       1
I__229/O                    LocalMux                     330              3785   5376  RISE       1
I__231/I                    InMux                          0              3785   5376  RISE       1
I__231/O                    InMux                        259              4044   5376  RISE       1
cntDiv_21_LC_22_19_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_21_LC_22_19_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_20_LC_22_19_3/lcout
Path End         : cntDiv_20_LC_22_19_3/in1
Capture Clock    : cntDiv_20_LC_22_19_3/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_20_LC_22_19_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_20_LC_22_19_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1771  RISE       2
I__235/I                    LocalMux                       0              3455   5250  RISE       1
I__235/O                    LocalMux                     330              3785   5250  RISE       1
I__237/I                    InMux                          0              3785   5250  RISE       1
I__237/O                    InMux                        259              4044   5250  RISE       1
cntDiv_20_LC_22_19_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_20_LC_22_19_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_19_LC_22_19_2/lcout
Path End         : cntDiv_19_LC_22_19_2/in1
Capture Clock    : cntDiv_19_LC_22_19_2/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_19_LC_22_19_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_19_LC_22_19_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1645  RISE       2
I__241/I                    LocalMux                       0              3455   5123  RISE       1
I__241/O                    LocalMux                     330              3785   5123  RISE       1
I__243/I                    InMux                          0              3785   5123  RISE       1
I__243/O                    InMux                        259              4044   5123  RISE       1
cntDiv_19_LC_22_19_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_19_LC_22_19_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_18_LC_22_19_1/lcout
Path End         : cntDiv_18_LC_22_19_1/in1
Capture Clock    : cntDiv_18_LC_22_19_1/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_18_LC_22_19_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_18_LC_22_19_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1378  RISE       2
I__247/I                    LocalMux                       0              3455   4997  RISE       1
I__247/O                    LocalMux                     330              3785   4997  RISE       1
I__249/I                    InMux                          0              3785   4997  RISE       1
I__249/O                    InMux                        259              4044   4997  RISE       1
cntDiv_18_LC_22_19_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_18_LC_22_19_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_17_LC_22_19_0/lcout
Path End         : cntDiv_17_LC_22_19_0/in1
Capture Clock    : cntDiv_17_LC_22_19_0/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_17_LC_22_19_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_17_LC_22_19_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1252  RISE       2
I__253/I                    LocalMux                       0              3455   4871  RISE       1
I__253/O                    LocalMux                     330              3785   4871  RISE       1
I__255/I                    InMux                          0              3785   4871  RISE       1
I__255/O                    InMux                        259              4044   4871  RISE       1
cntDiv_17_LC_22_19_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_17_LC_22_19_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_16_LC_22_18_7/lcout
Path End         : cntDiv_16_LC_22_18_7/in1
Capture Clock    : cntDiv_16_LC_22_18_7/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_16_LC_22_18_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_16_LC_22_18_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1070  RISE       2
I__259/I                    LocalMux                       0              3455   4548  RISE       1
I__259/O                    LocalMux                     330              3785   4548  RISE       1
I__261/I                    InMux                          0              3785   4548  RISE       1
I__261/O                    InMux                        259              4044   4548  RISE       1
cntDiv_16_LC_22_18_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_16_LC_22_18_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_15_LC_22_18_6/lcout
Path End         : cntDiv_15_LC_22_18_6/in1
Capture Clock    : cntDiv_15_LC_22_18_6/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_15_LC_22_18_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_15_LC_22_18_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455    943  RISE       2
I__165/I                    LocalMux                       0              3455   4422  RISE       1
I__165/O                    LocalMux                     330              3785   4422  RISE       1
I__167/I                    InMux                          0              3785   4422  RISE       1
I__167/O                    InMux                        259              4044   4422  RISE       1
cntDiv_15_LC_22_18_6/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_15_LC_22_18_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_14_LC_22_18_5/lcout
Path End         : cntDiv_14_LC_22_18_5/in1
Capture Clock    : cntDiv_14_LC_22_18_5/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_14_LC_22_18_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_14_LC_22_18_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455    817  RISE       2
I__171/I                    LocalMux                       0              3455   4296  RISE       1
I__171/O                    LocalMux                     330              3785   4296  RISE       1
I__173/I                    InMux                          0              3785   4296  RISE       1
I__173/O                    InMux                        259              4044   4296  RISE       1
cntDiv_14_LC_22_18_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_14_LC_22_18_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_13_LC_22_18_4/lcout
Path End         : cntDiv_13_LC_22_18_4/in1
Capture Clock    : cntDiv_13_LC_22_18_4/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_13_LC_22_18_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_13_LC_22_18_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455    691  RISE       2
I__177/I                    LocalMux                       0              3455   4170  RISE       1
I__177/O                    LocalMux                     330              3785   4170  RISE       1
I__179/I                    InMux                          0              3785   4170  RISE       1
I__179/O                    InMux                        259              4044   4170  RISE       1
cntDiv_13_LC_22_18_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_13_LC_22_18_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_12_LC_22_18_3/lcout
Path End         : cntDiv_12_LC_22_18_3/in1
Capture Clock    : cntDiv_12_LC_22_18_3/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_12_LC_22_18_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_12_LC_22_18_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455    537  RISE       2
I__183/I                    LocalMux                       0              3455   4043  RISE       1
I__183/O                    LocalMux                     330              3785   4043  RISE       1
I__185/I                    InMux                          0              3785   4043  RISE       1
I__185/O                    InMux                        259              4044   4043  RISE       1
cntDiv_12_LC_22_18_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_12_LC_22_18_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_11_LC_22_18_2/lcout
Path End         : cntDiv_11_LC_22_18_2/in1
Capture Clock    : cntDiv_11_LC_22_18_2/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_11_LC_22_18_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_11_LC_22_18_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455    438  RISE       2
I__188/I                    LocalMux                       0              3455   3917  RISE       1
I__188/O                    LocalMux                     330              3785   3917  RISE       1
I__190/I                    InMux                          0              3785   3917  RISE       1
I__190/O                    InMux                        259              4044   3917  RISE       1
cntDiv_11_LC_22_18_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_11_LC_22_18_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_10_LC_22_18_1/lcout
Path End         : cntDiv_10_LC_22_18_1/in1
Capture Clock    : cntDiv_10_LC_22_18_1/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_10_LC_22_18_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_10_LC_22_18_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455    172  RISE       2
I__194/I                    LocalMux                       0              3455   3791  RISE       1
I__194/O                    LocalMux                     330              3785   3791  RISE       1
I__196/I                    InMux                          0              3785   3791  RISE       1
I__196/O                    InMux                        259              4044   3791  RISE       1
cntDiv_10_LC_22_18_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_10_LC_22_18_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_9_LC_22_18_0/lcout
Path End         : cntDiv_9_LC_22_18_0/in1
Capture Clock    : cntDiv_9_LC_22_18_0/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_9_LC_22_18_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_9_LC_22_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455     46  RISE       2
I__200/I                   LocalMux                       0              3455   3665  RISE       1
I__200/O                   LocalMux                     330              3785   3665  RISE       1
I__202/I                   InMux                          0              3785   3665  RISE       1
I__202/O                   InMux                        259              4044   3665  RISE       1
cntDiv_9_LC_22_18_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_9_LC_22_18_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_8_LC_22_17_7/lcout
Path End         : cntDiv_8_LC_22_17_7/in1
Capture Clock    : cntDiv_8_LC_22_17_7/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_8_LC_22_17_7/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_8_LC_22_17_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   -137  RISE       2
I__206/I                   LocalMux                       0              3455   3342  RISE       1
I__206/O                   LocalMux                     330              3785   3342  RISE       1
I__208/I                   InMux                          0              3785   3342  RISE       1
I__208/O                   InMux                        259              4044   3342  RISE       1
cntDiv_8_LC_22_17_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_8_LC_22_17_7/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_7_LC_22_17_6/lcout
Path End         : cntDiv_7_LC_22_17_6/in1
Capture Clock    : cntDiv_7_LC_22_17_6/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_7_LC_22_17_6/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_7_LC_22_17_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   -263  RISE       2
I__111/I                   LocalMux                       0              3455   3216  RISE       1
I__111/O                   LocalMux                     330              3785   3216  RISE       1
I__113/I                   InMux                          0              3785   3216  RISE       1
I__113/O                   InMux                        259              4044   3216  RISE       1
cntDiv_7_LC_22_17_6/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_7_LC_22_17_6/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_6_LC_22_17_5/lcout
Path End         : cntDiv_6_LC_22_17_5/in1
Capture Clock    : cntDiv_6_LC_22_17_5/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_6_LC_22_17_5/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_6_LC_22_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   -389  RISE       2
I__117/I                   LocalMux                       0              3455   3089  RISE       1
I__117/O                   LocalMux                     330              3785   3089  RISE       1
I__119/I                   InMux                          0              3785   3089  RISE       1
I__119/O                   InMux                        259              4044   3089  RISE       1
cntDiv_6_LC_22_17_5/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_6_LC_22_17_5/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_5_LC_22_17_4/lcout
Path End         : cntDiv_5_LC_22_17_4/in1
Capture Clock    : cntDiv_5_LC_22_17_4/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_5_LC_22_17_4/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_5_LC_22_17_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   -515  RISE       2
I__123/I                   LocalMux                       0              3455   2963  RISE       1
I__123/O                   LocalMux                     330              3785   2963  RISE       1
I__125/I                   InMux                          0              3785   2963  RISE       1
I__125/O                   InMux                        259              4044   2963  RISE       1
cntDiv_5_LC_22_17_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_5_LC_22_17_4/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_4_LC_22_17_3/lcout
Path End         : cntDiv_4_LC_22_17_3/in1
Capture Clock    : cntDiv_4_LC_22_17_3/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_4_LC_22_17_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_4_LC_22_17_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   -642  RISE       2
I__129/I                   LocalMux                       0              3455   2837  RISE       1
I__129/O                   LocalMux                     330              3785   2837  RISE       1
I__131/I                   InMux                          0              3785   2837  RISE       1
I__131/O                   InMux                        259              4044   2837  RISE       1
cntDiv_4_LC_22_17_3/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_4_LC_22_17_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_3_LC_22_17_2/lcout
Path End         : cntDiv_3_LC_22_17_2/in1
Capture Clock    : cntDiv_3_LC_22_17_2/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_3_LC_22_17_2/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_3_LC_22_17_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   -796  RISE       2
I__135/I                   LocalMux                       0              3455   2711  RISE       1
I__135/O                   LocalMux                     330              3785   2711  RISE       1
I__137/I                   InMux                          0              3785   2711  RISE       1
I__137/O                   InMux                        259              4044   2711  RISE       1
cntDiv_3_LC_22_17_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_3_LC_22_17_2/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_2_LC_22_17_1/lcout
Path End         : cntDiv_2_LC_22_17_1/in1
Capture Clock    : cntDiv_2_LC_22_17_1/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_2_LC_22_17_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_2_LC_22_17_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455  -1034  RISE       2
I__140/I                   LocalMux                       0              3455   2584  RISE       1
I__140/O                   LocalMux                     330              3785   2584  RISE       1
I__142/I                   InMux                          0              3785   2584  RISE       1
I__142/O                   InMux                        259              4044   2584  RISE       1
cntDiv_2_LC_22_17_1/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_2_LC_22_17_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_1_LC_23_21_5/lcout
Path End         : counter1.Pre_Q_3_LC_24_21_4/in1
Capture Clock    : counter1.Pre_Q_3_LC_24_21_4/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_1_LC_23_21_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6021  RISE      12
I__379/I                           LocalMux                       0              3455   6021  RISE       1
I__379/O                           LocalMux                     330              3785   6021  RISE       1
I__383/I                           InMux                          0              3785   6021  RISE       1
I__383/O                           InMux                        259              4044   6021  RISE       1
counter1.Pre_Q_3_LC_24_21_4/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_1_LC_23_21_5/lcout
Path End         : counter1.Pre_Q_0_LC_24_22_7/in1
Capture Clock    : counter1.Pre_Q_0_LC_24_22_7/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_1_LC_23_21_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6021  RISE      12
I__380/I                           LocalMux                       0              3455   6021  RISE       1
I__380/O                           LocalMux                     330              3785   6021  RISE       1
I__384/I                           InMux                          0              3785   6021  RISE       1
I__384/O                           InMux                        259              4044   6021  RISE       1
counter1.Pre_Q_0_LC_24_22_7/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_0_LC_21_20_1/lcout
Path End         : cntDiv_1_LC_21_20_0/in1
Capture Clock    : cntDiv_1_LC_21_20_0/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_0_LC_21_20_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_0_LC_21_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   -698  RISE       4
I__155/I                   LocalMux                       0              3455   5951  RISE       1
I__155/O                   LocalMux                     330              3785   5951  RISE       1
I__158/I                   InMux                          0              3785   6021  RISE       1
I__158/O                   InMux                        259              4044   6021  RISE       1
cntDiv_1_LC_21_20_0/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_3_LC_24_21_4/lcout
Path End         : counter1.Pre_Q_2_LC_24_22_2/in1
Capture Clock    : counter1.Pre_Q_2_LC_24_22_2/clk
Setup Constraint : 7550p
Path slack       : 6021p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -400
-------------------------------------------   ----- 
End-of-path required time (ps)                10065

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_3_LC_24_21_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5951  RISE      12
I__357/I                           LocalMux                       0              3455   5951  RISE       1
I__357/O                           LocalMux                     330              3785   5951  RISE       1
I__363/I                           InMux                          0              3785   6021  RISE       1
I__363/O                           InMux                        259              4044   6021  RISE       1
counter1.Pre_Q_2_LC_24_22_2/in1    LogicCell40_SEQ_MODE_1000      0              4044   6021  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_1_LC_23_21_5/lcout
Path End         : counter1.Pre_Q_2_LC_24_22_2/in2
Capture Clock    : counter1.Pre_Q_2_LC_24_22_2/clk
Setup Constraint : 7550p
Path slack       : 6049p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10093

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_1_LC_23_21_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6021  RISE      12
I__380/I                           LocalMux                       0              3455   6021  RISE       1
I__380/O                           LocalMux                     330              3785   6021  RISE       1
I__385/I                           InMux                          0              3785   6049  RISE       1
I__385/O                           InMux                        259              4044   6049  RISE       1
I__389/I                           CascadeMux                     0              4044   6049  RISE       1
I__389/O                           CascadeMux                     0              4044   6049  RISE       1
counter1.Pre_Q_2_LC_24_22_2/in2    LogicCell40_SEQ_MODE_1000      0              4044   6049  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_2_LC_24_22_2/lcout
Path End         : counter1.Pre_Q_0_LC_24_22_7/in2
Capture Clock    : counter1.Pre_Q_0_LC_24_22_7/clk
Setup Constraint : 7550p
Path slack       : 6049p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10093

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_2_LC_24_22_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6049  RISE      11
I__332/I                           LocalMux                       0              3455   6049  RISE       1
I__332/O                           LocalMux                     330              3785   6049  RISE       1
I__336/I                           InMux                          0              3785   6049  RISE       1
I__336/O                           InMux                        259              4044   6049  RISE       1
I__341/I                           CascadeMux                     0              4044   6049  RISE       1
I__341/O                           CascadeMux                     0              4044   6049  RISE       1
counter1.Pre_Q_0_LC_24_22_7/in2    LogicCell40_SEQ_MODE_1000      0              4044   6049  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_0_LC_24_22_7/lcout
Path End         : counter1.Pre_Q_3_LC_24_21_4/in2
Capture Clock    : counter1.Pre_Q_3_LC_24_21_4/clk
Setup Constraint : 7550p
Path slack       : 6049p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -372
-------------------------------------------   ----- 
End-of-path required time (ps)                10093

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_0_LC_24_22_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5951  RISE      11
I__310/I                           LocalMux                       0              3455   6049  RISE       1
I__310/O                           LocalMux                     330              3785   6049  RISE       1
I__316/I                           InMux                          0              3785   6049  RISE       1
I__316/O                           InMux                        259              4044   6049  RISE       1
I__320/I                           CascadeMux                     0              4044   6049  RISE       1
I__320/O                           CascadeMux                     0              4044   6049  RISE       1
counter1.Pre_Q_3_LC_24_21_4/in2    LogicCell40_SEQ_MODE_1000      0              4044   6049  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_1_LC_21_20_0/in3
Capture Clock    : cntDiv_1_LC_21_20_0/clk
Setup Constraint : 7550p
Path slack       : 6148p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   -670  RISE       3
I__147/I                   LocalMux                       0              3455   6147  RISE       1
I__147/O                   LocalMux                     330              3785   6147  RISE       1
I__150/I                   InMux                          0              3785   6147  RISE       1
I__150/O                   InMux                        259              4044   6147  RISE       1
cntDiv_1_LC_21_20_0/in3    LogicCell40_SEQ_MODE_1000      0              4044   6147  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_0_LC_24_22_7/lcout
Path End         : counter1.Pre_Q_1_LC_23_21_5/in3
Capture Clock    : counter1.Pre_Q_1_LC_23_21_5/clk
Setup Constraint : 7550p
Path slack       : 6148p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_0_LC_24_22_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5951  RISE      11
I__311/I                           LocalMux                       0              3455   6147  RISE       1
I__311/O                           LocalMux                     330              3785   6147  RISE       1
I__317/I                           InMux                          0              3785   6147  RISE       1
I__317/O                           InMux                        259              4044   6147  RISE       1
counter1.Pre_Q_1_LC_23_21_5/in3    LogicCell40_SEQ_MODE_1000      0              4044   6147  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_2_LC_24_22_2/lcout
Path End         : counter1.Pre_Q_3_LC_24_21_4/in3
Capture Clock    : counter1.Pre_Q_3_LC_24_21_4/clk
Setup Constraint : 7550p
Path slack       : 6148p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_2_LC_24_22_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6049  RISE      11
I__333/I                           LocalMux                       0              3455   6147  RISE       1
I__333/O                           LocalMux                     330              3785   6147  RISE       1
I__338/I                           InMux                          0              3785   6147  RISE       1
I__338/O                           InMux                        259              4044   6147  RISE       1
counter1.Pre_Q_3_LC_24_21_4/in3    LogicCell40_SEQ_MODE_1000      0              4044   6147  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_0_LC_24_22_7/lcout
Path End         : counter1.Pre_Q_0_LC_24_22_7/in3
Capture Clock    : counter1.Pre_Q_0_LC_24_22_7/clk
Setup Constraint : 7550p
Path slack       : 6148p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_0_LC_24_22_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   5951  RISE      11
I__309/I                           LocalMux                       0              3455   5951  RISE       1
I__309/O                           LocalMux                     330              3785   5951  RISE       1
I__315/I                           InMux                          0              3785   6147  RISE       1
I__315/O                           InMux                        259              4044   6147  RISE       1
counter1.Pre_Q_0_LC_24_22_7/in3    LogicCell40_SEQ_MODE_1000      0              4044   6147  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_2_LC_24_22_2/lcout
Path End         : counter1.Pre_Q_2_LC_24_22_2/in3
Capture Clock    : counter1.Pre_Q_2_LC_24_22_2/clk
Setup Constraint : 7550p
Path slack       : 6148p

Capture Clock Arrival Time (top|mclock:R#2)    7550
+ Capture Clock Source Latency                    0
+ Capture Clock Path Delay                     2915
- Setup Time                                   -274
-------------------------------------------   ----- 
End-of-path required time (ps)                10192

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             589
------------------------------------------   ---- 
End-of-path arrival time (ps)                4044
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_2_LC_24_22_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   6049  RISE      11
I__332/I                           LocalMux                       0              3455   6049  RISE       1
I__332/O                           LocalMux                     330              3785   6049  RISE       1
I__337/I                           InMux                          0              3785   6147  RISE       1
I__337/O                           InMux                        259              4044   6147  RISE       1
counter1.Pre_Q_2_LC_24_22_2/in3    LogicCell40_SEQ_MODE_1000      0              4044   6147  RISE       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_0_LC_24_22_7/lcout
Path End         : Y[3]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             6583
------------------------------------------   ----- 
End-of-path arrival time (ps)                10038
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_0_LC_24_22_7/lcout      LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE      11
I__312/I                               Odrv12                         0              3455   +INF  RISE       1
I__312/O                               Odrv12                       491              3946   +INF  RISE       1
I__318/I                               LocalMux                       0              3946   +INF  RISE       1
I__318/O                               LocalMux                     330              4276   +INF  RISE       1
I__321/I                               InMux                          0              4276   +INF  RISE       1
I__321/O                               InMux                        259              4535   +INF  RISE       1
display.S_1_7_0__m13_LC_32_22_4/in0    LogicCell40_SEQ_MODE_0000      0              4535   +INF  RISE       1
display.S_1_7_0__m13_LC_32_22_4/lcout  LogicCell40_SEQ_MODE_0000    386              4921   +INF  FALL       1
I__401/I                               LocalMux                       0              4921   +INF  FALL       1
I__401/O                               LocalMux                     309              5230   +INF  FALL       1
I__402/I                               IoInMux                        0              5230   +INF  FALL       1
I__402/O                               IoInMux                      217              5447   +INF  FALL       1
Y_obuf_3_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              5447   +INF  FALL       1
Y_obuf_3_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237              7684   +INF  FALL       1
Y_obuf_3_iopad/DIN                     IO_PAD                         0              7684   +INF  FALL       1
Y_obuf_3_iopad/PACKAGEPIN:out          IO_PAD                      2353             10038   +INF  FALL       1
Y[3]                                   top                            0             10038   +INF  FALL       1


++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_0_LC_24_22_7/lcout
Path End         : Y[5]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             7158
------------------------------------------   ----- 
End-of-path arrival time (ps)                10613
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_0_LC_24_22_7/lcout      LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL      11
I__312/I                               Odrv12                         0              3455   +INF  FALL       1
I__312/O                               Odrv12                       540              3995   +INF  FALL       1
I__318/I                               LocalMux                       0              3995   +INF  FALL       1
I__318/O                               LocalMux                     309              4304   +INF  FALL       1
I__322/I                               InMux                          0              4304   +INF  FALL       1
I__322/O                               InMux                        217              4521   +INF  FALL       1
display.S_1_7_0__m16_LC_32_22_5/in3    LogicCell40_SEQ_MODE_0000      0              4521   +INF  FALL       1
display.S_1_7_0__m16_LC_32_22_5/lcout  LogicCell40_SEQ_MODE_0000    288              4809   +INF  FALL       1
I__305/I                               Odrv12                         0              4809   +INF  FALL       1
I__305/O                               Odrv12                       540              5349   +INF  FALL       1
I__306/I                               Span12Mux_s0_h                 0              5349   +INF  FALL       1
I__306/O                               Span12Mux_s0_h               147              5496   +INF  FALL       1
I__307/I                               LocalMux                       0              5496   +INF  FALL       1
I__307/O                               LocalMux                     309              5805   +INF  FALL       1
I__308/I                               IoInMux                        0              5805   +INF  FALL       1
I__308/O                               IoInMux                      217              6022   +INF  FALL       1
Y_obuf_5_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              6022   +INF  FALL       1
Y_obuf_5_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237              8259   +INF  FALL       1
Y_obuf_5_iopad/DIN                     IO_PAD                         0              8259   +INF  FALL       1
Y_obuf_5_iopad/PACKAGEPIN:out          IO_PAD                      2353             10613   +INF  FALL       1
Y[5]                                   top                            0             10613   +INF  FALL       1


++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_2_LC_24_22_2/lcout
Path End         : Y[6]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             6709
------------------------------------------   ----- 
End-of-path arrival time (ps)                10164
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_2_LC_24_22_2/lcout      LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE      11
I__334/I                               Odrv12                         0              3455   +INF  RISE       1
I__334/O                               Odrv12                       491              3946   +INF  RISE       1
I__339/I                               Span12Mux_s2_h                 0              3946   +INF  RISE       1
I__339/O                               Span12Mux_s2_h               161              4107   +INF  RISE       1
I__342/I                               LocalMux                       0              4107   +INF  RISE       1
I__342/O                               LocalMux                     330              4437   +INF  RISE       1
I__346/I                               InMux                          0              4437   +INF  RISE       1
I__346/O                               InMux                        259              4697   +INF  RISE       1
I__350/I                               CascadeMux                     0              4697   +INF  RISE       1
I__350/O                               CascadeMux                     0              4697   +INF  RISE       1
display.S_1_7_0__m18_LC_32_22_3/in2    LogicCell40_SEQ_MODE_0000      0              4697   +INF  RISE       1
display.S_1_7_0__m18_LC_32_22_3/lcout  LogicCell40_SEQ_MODE_0000    351              5047   +INF  FALL       1
I__403/I                               LocalMux                       0              5047   +INF  FALL       1
I__403/O                               LocalMux                     309              5356   +INF  FALL       1
I__404/I                               IoInMux                        0              5356   +INF  FALL       1
I__404/O                               IoInMux                      217              5573   +INF  FALL       1
Y_obuf_6_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              5573   +INF  FALL       1
Y_obuf_6_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237              7811   +INF  FALL       1
Y_obuf_6_iopad/DIN                     IO_PAD                         0              7811   +INF  FALL       1
Y_obuf_6_iopad/PACKAGEPIN:out          IO_PAD                      2353             10164   +INF  FALL       1
Y[6]                                   top                            0             10164   +INF  FALL       1


++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_2_LC_24_22_2/lcout
Path End         : Y[7]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             7642
------------------------------------------   ----- 
End-of-path arrival time (ps)                11097
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_2_LC_24_22_2/lcout      LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL      11
I__334/I                               Odrv12                         0              3455   +INF  FALL       1
I__334/O                               Odrv12                       540              3995   +INF  FALL       1
I__339/I                               Span12Mux_s2_h                 0              3995   +INF  FALL       1
I__339/O                               Span12Mux_s2_h               168              4164   +INF  FALL       1
I__342/I                               LocalMux                       0              4164   +INF  FALL       1
I__342/O                               LocalMux                     309              4472   +INF  FALL       1
I__347/I                               InMux                          0              4472   +INF  FALL       1
I__347/O                               InMux                        217              4690   +INF  FALL       1
display.S_1_7_0__m19_LC_32_22_0/in1    LogicCell40_SEQ_MODE_0000      0              4690   +INF  FALL       1
display.S_1_7_0__m19_LC_32_22_0/lcout  LogicCell40_SEQ_MODE_0000    379              5068   +INF  FALL       1
I__405/I                               Odrv4                          0              5068   +INF  FALL       1
I__405/O                               Odrv4                        372              5440   +INF  FALL       1
I__406/I                               Span4Mux_v                     0              5440   +INF  FALL       1
I__406/O                               Span4Mux_v                   372              5812   +INF  FALL       1
I__407/I                               Span4Mux_s1_h                  0              5812   +INF  FALL       1
I__407/O                               Span4Mux_s1_h                168              5980   +INF  FALL       1
I__408/I                               LocalMux                       0              5980   +INF  FALL       1
I__408/O                               LocalMux                     309              6289   +INF  FALL       1
I__409/I                               IoInMux                        0              6289   +INF  FALL       1
I__409/O                               IoInMux                      217              6506   +INF  FALL       1
Y_obuf_7_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              6506   +INF  FALL       1
Y_obuf_7_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237              8743   +INF  FALL       1
Y_obuf_7_iopad/DIN                     IO_PAD                         0              8743   +INF  FALL       1
Y_obuf_7_iopad/PACKAGEPIN:out          IO_PAD                      2353             11097   +INF  FALL       1
Y[7]                                   top                            0             11097   +INF  FALL       1


++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_3_LC_24_21_4/lcout
Path End         : Y[2]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             7095
------------------------------------------   ----- 
End-of-path arrival time (ps)                10550
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_3_LC_24_21_4/lcout      LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE      12
I__358/I                               Odrv12                         0              3455   +INF  RISE       1
I__358/O                               Odrv12                       491              3946   +INF  RISE       1
I__364/I                               LocalMux                       0              3946   +INF  RISE       1
I__364/O                               LocalMux                     330              4276   +INF  RISE       1
I__366/I                               InMux                          0              4276   +INF  RISE       1
I__366/O                               InMux                        259              4535   +INF  RISE       1
display.S_1_7_0__m11_LC_32_21_7/in0    LogicCell40_SEQ_MODE_0000      0              4535   +INF  RISE       1
display.S_1_7_0__m11_LC_32_21_7/lcout  LogicCell40_SEQ_MODE_0000    386              4921   +INF  FALL       1
I__410/I                               Odrv4                          0              4921   +INF  FALL       1
I__410/O                               Odrv4                        372              5293   +INF  FALL       1
I__411/I                               Span4Mux_s0_h                  0              5293   +INF  FALL       1
I__411/O                               Span4Mux_s0_h                140              5433   +INF  FALL       1
I__412/I                               LocalMux                       0              5433   +INF  FALL       1
I__412/O                               LocalMux                     309              5742   +INF  FALL       1
I__413/I                               IoInMux                        0              5742   +INF  FALL       1
I__413/O                               IoInMux                      217              5959   +INF  FALL       1
Y_obuf_2_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              5959   +INF  FALL       1
Y_obuf_2_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237              8196   +INF  FALL       1
Y_obuf_2_iopad/DIN                     IO_PAD                         0              8196   +INF  FALL       1
Y_obuf_2_iopad/PACKAGEPIN:out          IO_PAD                      2353             10550   +INF  FALL       1
Y[2]                                   top                            0             10550   +INF  FALL       1


++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_3_LC_24_21_4/lcout
Path End         : Y[4]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             6561
------------------------------------------   ----- 
End-of-path arrival time (ps)                10016
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_3_LC_24_21_4/lcout      LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL      12
I__358/I                               Odrv12                         0              3455   +INF  FALL       1
I__358/O                               Odrv12                       540              3995   +INF  FALL       1
I__364/I                               LocalMux                       0              3995   +INF  FALL       1
I__364/O                               LocalMux                     309              4304   +INF  FALL       1
I__367/I                               InMux                          0              4304   +INF  FALL       1
I__367/O                               InMux                        217              4521   +INF  FALL       1
display.S_1_7_0__m15_LC_32_21_4/in1    LogicCell40_SEQ_MODE_0000      0              4521   +INF  FALL       1
display.S_1_7_0__m15_LC_32_21_4/lcout  LogicCell40_SEQ_MODE_0000    379              4900   +INF  FALL       1
I__264/I                               LocalMux                       0              4900   +INF  FALL       1
I__264/O                               LocalMux                     309              5209   +INF  FALL       1
I__265/I                               IoInMux                        0              5209   +INF  FALL       1
I__265/O                               IoInMux                      217              5426   +INF  FALL       1
Y_obuf_4_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              5426   +INF  FALL       1
Y_obuf_4_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237              7663   +INF  FALL       1
Y_obuf_4_iopad/DIN                     IO_PAD                         0              7663   +INF  FALL       1
Y_obuf_4_iopad/PACKAGEPIN:out          IO_PAD                      2353             10016   +INF  FALL       1
Y[4]                                   top                            0             10016   +INF  FALL       1


++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_1_LC_23_21_5/lcout
Path End         : Y[1]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            6484
------------------------------------------   ---- 
End-of-path arrival time (ps)                9939
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_1_LC_23_21_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE      12
I__381/I                              Odrv12                         0              3455   +INF  RISE       1
I__381/O                              Odrv12                       491              3946   +INF  RISE       1
I__386/I                              LocalMux                       0              3946   +INF  RISE       1
I__386/O                              LocalMux                     330              4276   +INF  RISE       1
I__392/I                              InMux                          0              4276   +INF  RISE       1
I__392/O                              InMux                        259              4535   +INF  RISE       1
display.S_1_7_0__m6_LC_32_21_0/in3    LogicCell40_SEQ_MODE_0000      0              4535   +INF  RISE       1
display.S_1_7_0__m6_LC_32_21_0/lcout  LogicCell40_SEQ_MODE_0000    288              4823   +INF  FALL       1
I__266/I                              LocalMux                       0              4823   +INF  FALL       1
I__266/O                              LocalMux                     309              5131   +INF  FALL       1
I__267/I                              IoInMux                        0              5131   +INF  FALL       1
I__267/O                              IoInMux                      217              5349   +INF  FALL       1
Y_obuf_1_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              5349   +INF  FALL       1
Y_obuf_1_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237              7586   +INF  FALL       1
Y_obuf_1_iopad/DIN                    IO_PAD                         0              7586   +INF  FALL       1
Y_obuf_1_iopad/PACKAGEPIN:out         IO_PAD                      2353              9939   +INF  FALL       1
Y[1]                                  top                            0              9939   +INF  FALL       1


++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_1_LC_23_21_5/lcout
Path End         : Y[0]
Setup Constraint : +INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             6982
------------------------------------------   ----- 
End-of-path arrival time (ps)                10437
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_1_LC_23_21_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL      12
I__381/I                              Odrv12                         0              3455   +INF  FALL       1
I__381/O                              Odrv12                       540              3995   +INF  FALL       1
I__387/I                              LocalMux                       0              3995   +INF  FALL       1
I__387/O                              LocalMux                     309              4304   +INF  FALL       1
I__393/I                              InMux                          0              4304   +INF  FALL       1
I__393/O                              InMux                        217              4521   +INF  FALL       1
display.S_1_7_0__m2_LC_32_21_5/in3    LogicCell40_SEQ_MODE_0000      0              4521   +INF  FALL       1
display.S_1_7_0__m2_LC_32_21_5/lcout  LogicCell40_SEQ_MODE_0000    288              4809   +INF  FALL       1
I__414/I                              Odrv4                          0              4809   +INF  FALL       1
I__414/O                              Odrv4                        372              5181   +INF  FALL       1
I__415/I                              Span4Mux_s0_h                  0              5181   +INF  FALL       1
I__415/O                              Span4Mux_s0_h                140              5321   +INF  FALL       1
I__416/I                              LocalMux                       0              5321   +INF  FALL       1
I__416/O                              LocalMux                     309              5629   +INF  FALL       1
I__417/I                              IoInMux                        0              5629   +INF  FALL       1
I__417/O                              IoInMux                      217              5847   +INF  FALL       1
Y_obuf_0_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              5847   +INF  FALL       1
Y_obuf_0_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237              8084   +INF  FALL       1
Y_obuf_0_iopad/DIN                    IO_PAD                         0              8084   +INF  FALL       1
Y_obuf_0_iopad/PACKAGEPIN:out         IO_PAD                      2353             10437   +INF  FALL       1
Y[0]                                  top                            0             10437   +INF  FALL       1

===================================================================== 
                    End of Detailed Setup Report for all timing paths 
##################################################################### 

##################################################################### 
                    Detailed Hold Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_0_LC_24_22_7/lcout
Path End         : counter1.Pre_Q_2_LC_24_22_2/in0
Capture Clock    : counter1.Pre_Q_2_LC_24_22_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_0_LC_24_22_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      11
I__309/I                           LocalMux                       0              3455   1066  FALL       1
I__309/O                           LocalMux                     309              3764   1066  FALL       1
I__314/I                           InMux                          0              3764   1066  FALL       1
I__314/O                           InMux                        217              3981   1066  FALL       1
counter1.Pre_Q_2_LC_24_22_2/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_2_LC_24_22_2/lcout
Path End         : counter1.Pre_Q_0_LC_24_22_7/in2
Capture Clock    : counter1.Pre_Q_0_LC_24_22_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_2_LC_24_22_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      11
I__332/I                           LocalMux                       0              3455   1066  FALL       1
I__332/O                           LocalMux                     309              3764   1066  FALL       1
I__336/I                           InMux                          0              3764   1066  FALL       1
I__336/O                           InMux                        217              3981   1066  FALL       1
I__341/I                           CascadeMux                     0              3981   1066  FALL       1
I__341/O                           CascadeMux                     0              3981   1066  FALL       1
counter1.Pre_Q_0_LC_24_22_7/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_3_LC_24_21_4/lcout
Path End         : counter1.Pre_Q_1_LC_23_21_5/in0
Capture Clock    : counter1.Pre_Q_1_LC_23_21_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_3_LC_24_21_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__355/I                           LocalMux                       0              3455   1066  FALL       1
I__355/O                           LocalMux                     309              3764   1066  FALL       1
I__360/I                           InMux                          0              3764   1066  FALL       1
I__360/O                           InMux                        217              3981   1066  FALL       1
counter1.Pre_Q_1_LC_23_21_5/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_1_LC_23_21_5/lcout
Path End         : counter1.Pre_Q_1_LC_23_21_5/in1
Capture Clock    : counter1.Pre_Q_1_LC_23_21_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_1_LC_23_21_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__378/I                           LocalMux                       0              3455   1066  FALL       1
I__378/O                           LocalMux                     309              3764   1066  FALL       1
I__382/I                           InMux                          0              3764   1066  FALL       1
I__382/O                           InMux                        217              3981   1066  FALL       1
counter1.Pre_Q_1_LC_23_21_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_24_LC_22_19_7/lcout
Path End         : cntDiv_24_LC_22_19_7/in1
Capture Clock    : cntDiv_24_LC_22_19_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_24_LC_22_19_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_24_LC_22_19_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__212/I                    LocalMux                       0              3455   1066  FALL       1
I__212/O                    LocalMux                     309              3764   1066  FALL       1
I__214/I                    InMux                          0              3764   1066  FALL       1
I__214/O                    InMux                        217              3981   1066  FALL       1
cntDiv_24_LC_22_19_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_24_LC_22_19_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_23_LC_22_19_6/lcout
Path End         : cntDiv_23_LC_22_19_6/in1
Capture Clock    : cntDiv_23_LC_22_19_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_23_LC_22_19_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_23_LC_22_19_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__217/I                    LocalMux                       0              3455   1066  FALL       1
I__217/O                    LocalMux                     309              3764   1066  FALL       1
I__219/I                    InMux                          0              3764   1066  FALL       1
I__219/O                    InMux                        217              3981   1066  FALL       1
cntDiv_23_LC_22_19_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_23_LC_22_19_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_22_LC_22_19_5/lcout
Path End         : cntDiv_22_LC_22_19_5/in1
Capture Clock    : cntDiv_22_LC_22_19_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_22_LC_22_19_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_22_LC_22_19_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__223/I                    LocalMux                       0              3455   1066  FALL       1
I__223/O                    LocalMux                     309              3764   1066  FALL       1
I__225/I                    InMux                          0              3764   1066  FALL       1
I__225/O                    InMux                        217              3981   1066  FALL       1
cntDiv_22_LC_22_19_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_22_LC_22_19_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_21_LC_22_19_4/lcout
Path End         : cntDiv_21_LC_22_19_4/in1
Capture Clock    : cntDiv_21_LC_22_19_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_21_LC_22_19_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_21_LC_22_19_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__229/I                    LocalMux                       0              3455   1066  FALL       1
I__229/O                    LocalMux                     309              3764   1066  FALL       1
I__231/I                    InMux                          0              3764   1066  FALL       1
I__231/O                    InMux                        217              3981   1066  FALL       1
cntDiv_21_LC_22_19_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_21_LC_22_19_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_20_LC_22_19_3/lcout
Path End         : cntDiv_20_LC_22_19_3/in1
Capture Clock    : cntDiv_20_LC_22_19_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_20_LC_22_19_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_20_LC_22_19_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__235/I                    LocalMux                       0              3455   1066  FALL       1
I__235/O                    LocalMux                     309              3764   1066  FALL       1
I__237/I                    InMux                          0              3764   1066  FALL       1
I__237/O                    InMux                        217              3981   1066  FALL       1
cntDiv_20_LC_22_19_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_20_LC_22_19_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_19_LC_22_19_2/lcout
Path End         : cntDiv_19_LC_22_19_2/in1
Capture Clock    : cntDiv_19_LC_22_19_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_19_LC_22_19_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_19_LC_22_19_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__241/I                    LocalMux                       0              3455   1066  FALL       1
I__241/O                    LocalMux                     309              3764   1066  FALL       1
I__243/I                    InMux                          0              3764   1066  FALL       1
I__243/O                    InMux                        217              3981   1066  FALL       1
cntDiv_19_LC_22_19_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_19_LC_22_19_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_18_LC_22_19_1/lcout
Path End         : cntDiv_18_LC_22_19_1/in1
Capture Clock    : cntDiv_18_LC_22_19_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_18_LC_22_19_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_18_LC_22_19_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__247/I                    LocalMux                       0              3455   1066  FALL       1
I__247/O                    LocalMux                     309              3764   1066  FALL       1
I__249/I                    InMux                          0              3764   1066  FALL       1
I__249/O                    InMux                        217              3981   1066  FALL       1
cntDiv_18_LC_22_19_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_18_LC_22_19_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_17_LC_22_19_0/lcout
Path End         : cntDiv_17_LC_22_19_0/in1
Capture Clock    : cntDiv_17_LC_22_19_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_17_LC_22_19_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_17_LC_22_19_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__253/I                    LocalMux                       0              3455   1066  FALL       1
I__253/O                    LocalMux                     309              3764   1066  FALL       1
I__255/I                    InMux                          0              3764   1066  FALL       1
I__255/O                    InMux                        217              3981   1066  FALL       1
cntDiv_17_LC_22_19_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_17_LC_22_19_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_16_LC_22_18_7/lcout
Path End         : cntDiv_16_LC_22_18_7/in1
Capture Clock    : cntDiv_16_LC_22_18_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_16_LC_22_18_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_16_LC_22_18_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__259/I                    LocalMux                       0              3455   1066  FALL       1
I__259/O                    LocalMux                     309              3764   1066  FALL       1
I__261/I                    InMux                          0              3764   1066  FALL       1
I__261/O                    InMux                        217              3981   1066  FALL       1
cntDiv_16_LC_22_18_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_16_LC_22_18_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_15_LC_22_18_6/lcout
Path End         : cntDiv_15_LC_22_18_6/in1
Capture Clock    : cntDiv_15_LC_22_18_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_15_LC_22_18_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_15_LC_22_18_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__165/I                    LocalMux                       0              3455   1066  FALL       1
I__165/O                    LocalMux                     309              3764   1066  FALL       1
I__167/I                    InMux                          0              3764   1066  FALL       1
I__167/O                    InMux                        217              3981   1066  FALL       1
cntDiv_15_LC_22_18_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_15_LC_22_18_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_14_LC_22_18_5/lcout
Path End         : cntDiv_14_LC_22_18_5/in1
Capture Clock    : cntDiv_14_LC_22_18_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_14_LC_22_18_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_14_LC_22_18_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__171/I                    LocalMux                       0              3455   1066  FALL       1
I__171/O                    LocalMux                     309              3764   1066  FALL       1
I__173/I                    InMux                          0              3764   1066  FALL       1
I__173/O                    InMux                        217              3981   1066  FALL       1
cntDiv_14_LC_22_18_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_14_LC_22_18_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_13_LC_22_18_4/lcout
Path End         : cntDiv_13_LC_22_18_4/in1
Capture Clock    : cntDiv_13_LC_22_18_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_13_LC_22_18_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_13_LC_22_18_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__177/I                    LocalMux                       0              3455   1066  FALL       1
I__177/O                    LocalMux                     309              3764   1066  FALL       1
I__179/I                    InMux                          0              3764   1066  FALL       1
I__179/O                    InMux                        217              3981   1066  FALL       1
cntDiv_13_LC_22_18_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_13_LC_22_18_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_12_LC_22_18_3/lcout
Path End         : cntDiv_12_LC_22_18_3/in1
Capture Clock    : cntDiv_12_LC_22_18_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_12_LC_22_18_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_12_LC_22_18_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__183/I                    LocalMux                       0              3455   1066  FALL       1
I__183/O                    LocalMux                     309              3764   1066  FALL       1
I__185/I                    InMux                          0              3764   1066  FALL       1
I__185/O                    InMux                        217              3981   1066  FALL       1
cntDiv_12_LC_22_18_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_12_LC_22_18_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_11_LC_22_18_2/lcout
Path End         : cntDiv_11_LC_22_18_2/in1
Capture Clock    : cntDiv_11_LC_22_18_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_11_LC_22_18_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_11_LC_22_18_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__188/I                    LocalMux                       0              3455   1066  FALL       1
I__188/O                    LocalMux                     309              3764   1066  FALL       1
I__190/I                    InMux                          0              3764   1066  FALL       1
I__190/O                    InMux                        217              3981   1066  FALL       1
cntDiv_11_LC_22_18_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_11_LC_22_18_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_10_LC_22_18_1/lcout
Path End         : cntDiv_10_LC_22_18_1/in1
Capture Clock    : cntDiv_10_LC_22_18_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_10_LC_22_18_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                    model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_10_LC_22_18_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__194/I                    LocalMux                       0              3455   1066  FALL       1
I__194/O                    LocalMux                     309              3764   1066  FALL       1
I__196/I                    InMux                          0              3764   1066  FALL       1
I__196/O                    InMux                        217              3981   1066  FALL       1
cntDiv_10_LC_22_18_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_10_LC_22_18_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_9_LC_22_18_0/lcout
Path End         : cntDiv_9_LC_22_18_0/in1
Capture Clock    : cntDiv_9_LC_22_18_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_9_LC_22_18_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_9_LC_22_18_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__200/I                   LocalMux                       0              3455   1066  FALL       1
I__200/O                   LocalMux                     309              3764   1066  FALL       1
I__202/I                   InMux                          0              3764   1066  FALL       1
I__202/O                   InMux                        217              3981   1066  FALL       1
cntDiv_9_LC_22_18_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_9_LC_22_18_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_8_LC_22_17_7/lcout
Path End         : cntDiv_8_LC_22_17_7/in1
Capture Clock    : cntDiv_8_LC_22_17_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_8_LC_22_17_7/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_8_LC_22_17_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__206/I                   LocalMux                       0              3455   1066  FALL       1
I__206/O                   LocalMux                     309              3764   1066  FALL       1
I__208/I                   InMux                          0              3764   1066  FALL       1
I__208/O                   InMux                        217              3981   1066  FALL       1
cntDiv_8_LC_22_17_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_8_LC_22_17_7/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_7_LC_22_17_6/lcout
Path End         : cntDiv_7_LC_22_17_6/in1
Capture Clock    : cntDiv_7_LC_22_17_6/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_7_LC_22_17_6/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_7_LC_22_17_6/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__111/I                   LocalMux                       0              3455   1066  FALL       1
I__111/O                   LocalMux                     309              3764   1066  FALL       1
I__113/I                   InMux                          0              3764   1066  FALL       1
I__113/O                   InMux                        217              3981   1066  FALL       1
cntDiv_7_LC_22_17_6/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_7_LC_22_17_6/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_6_LC_22_17_5/lcout
Path End         : cntDiv_6_LC_22_17_5/in1
Capture Clock    : cntDiv_6_LC_22_17_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_6_LC_22_17_5/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_6_LC_22_17_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__117/I                   LocalMux                       0              3455   1066  FALL       1
I__117/O                   LocalMux                     309              3764   1066  FALL       1
I__119/I                   InMux                          0              3764   1066  FALL       1
I__119/O                   InMux                        217              3981   1066  FALL       1
cntDiv_6_LC_22_17_5/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_6_LC_22_17_5/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_5_LC_22_17_4/lcout
Path End         : cntDiv_5_LC_22_17_4/in1
Capture Clock    : cntDiv_5_LC_22_17_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_5_LC_22_17_4/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_5_LC_22_17_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__123/I                   LocalMux                       0              3455   1066  FALL       1
I__123/O                   LocalMux                     309              3764   1066  FALL       1
I__125/I                   InMux                          0              3764   1066  FALL       1
I__125/O                   InMux                        217              3981   1066  FALL       1
cntDiv_5_LC_22_17_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_5_LC_22_17_4/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_4_LC_22_17_3/lcout
Path End         : cntDiv_4_LC_22_17_3/in1
Capture Clock    : cntDiv_4_LC_22_17_3/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_4_LC_22_17_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_4_LC_22_17_3/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__129/I                   LocalMux                       0              3455   1066  FALL       1
I__129/O                   LocalMux                     309              3764   1066  FALL       1
I__131/I                   InMux                          0              3764   1066  FALL       1
I__131/O                   InMux                        217              3981   1066  FALL       1
cntDiv_4_LC_22_17_3/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_4_LC_22_17_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_3_LC_22_17_2/lcout
Path End         : cntDiv_3_LC_22_17_2/in1
Capture Clock    : cntDiv_3_LC_22_17_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_3_LC_22_17_2/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_3_LC_22_17_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__135/I                   LocalMux                       0              3455   1066  FALL       1
I__135/O                   LocalMux                     309              3764   1066  FALL       1
I__137/I                   InMux                          0              3764   1066  FALL       1
I__137/O                   InMux                        217              3981   1066  FALL       1
cntDiv_3_LC_22_17_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_3_LC_22_17_2/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_2_LC_22_17_1/lcout
Path End         : cntDiv_2_LC_22_17_1/in1
Capture Clock    : cntDiv_2_LC_22_17_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_2_LC_22_17_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_2_LC_22_17_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__140/I                   LocalMux                       0              3455   1066  FALL       1
I__140/O                   LocalMux                     309              3764   1066  FALL       1
I__142/I                   InMux                          0              3764   1066  FALL       1
I__142/O                   InMux                        217              3981   1066  FALL       1
cntDiv_2_LC_22_17_1/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_2_LC_22_17_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_0_LC_21_20_1/lcout
Path End         : cntDiv_1_LC_21_20_0/in1
Capture Clock    : cntDiv_1_LC_21_20_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_0_LC_21_20_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_0_LC_21_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__155/I                   LocalMux                       0              3455   1066  FALL       1
I__155/O                   LocalMux                     309              3764   1066  FALL       1
I__158/I                   InMux                          0              3764   1066  FALL       1
I__158/O                   InMux                        217              3981   1066  FALL       1
cntDiv_1_LC_21_20_0/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_1_LC_21_20_0/lcout
Path End         : cntDiv_1_LC_21_20_0/in3
Capture Clock    : cntDiv_1_LC_21_20_0/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_1_LC_21_20_0/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       3
I__147/I                   LocalMux                       0              3455   1066  FALL       1
I__147/O                   LocalMux                     309              3764   1066  FALL       1
I__150/I                   InMux                          0              3764   1066  FALL       1
I__150/O                   InMux                        217              3981   1066  FALL       1
cntDiv_1_LC_21_20_0/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_1_LC_21_20_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_0_LC_21_20_1/lcout
Path End         : cntDiv_0_LC_21_20_1/in0
Capture Clock    : cntDiv_0_LC_21_20_1/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_0_LC_21_20_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                   model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_0_LC_21_20_1/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__155/I                   LocalMux                       0              3455   1066  FALL       1
I__155/O                   LocalMux                     309              3764   1066  FALL       1
I__159/I                   InMux                          0              3764   1066  FALL       1
I__159/O                   InMux                        217              3981   1066  FALL       1
cntDiv_0_LC_21_20_1/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_0_LC_21_20_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_0_LC_24_22_7/lcout
Path End         : counter1.Pre_Q_3_LC_24_21_4/in2
Capture Clock    : counter1.Pre_Q_3_LC_24_21_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_0_LC_24_22_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      11
I__310/I                           LocalMux                       0              3455   1066  FALL       1
I__310/O                           LocalMux                     309              3764   1066  FALL       1
I__316/I                           InMux                          0              3764   1066  FALL       1
I__316/O                           InMux                        217              3981   1066  FALL       1
I__320/I                           CascadeMux                     0              3981   1066  FALL       1
I__320/O                           CascadeMux                     0              3981   1066  FALL       1
counter1.Pre_Q_3_LC_24_21_4/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_0_LC_24_22_7/lcout
Path End         : counter1.Pre_Q_1_LC_23_21_5/in3
Capture Clock    : counter1.Pre_Q_1_LC_23_21_5/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_0_LC_24_22_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      11
I__311/I                           LocalMux                       0              3455   1066  FALL       1
I__311/O                           LocalMux                     309              3764   1066  FALL       1
I__317/I                           InMux                          0              3764   1066  FALL       1
I__317/O                           InMux                        217              3981   1066  FALL       1
counter1.Pre_Q_1_LC_23_21_5/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_0_LC_24_22_7/lcout
Path End         : counter1.Pre_Q_0_LC_24_22_7/in3
Capture Clock    : counter1.Pre_Q_0_LC_24_22_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_0_LC_24_22_7/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      11
I__309/I                           LocalMux                       0              3455   1066  FALL       1
I__309/O                           LocalMux                     309              3764   1066  FALL       1
I__315/I                           InMux                          0              3764   1066  FALL       1
I__315/O                           InMux                        217              3981   1066  FALL       1
counter1.Pre_Q_0_LC_24_22_7/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_2_LC_24_22_2/lcout
Path End         : counter1.Pre_Q_3_LC_24_21_4/in3
Capture Clock    : counter1.Pre_Q_3_LC_24_21_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_2_LC_24_22_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      11
I__333/I                           LocalMux                       0              3455   1066  FALL       1
I__333/O                           LocalMux                     309              3764   1066  FALL       1
I__338/I                           InMux                          0              3764   1066  FALL       1
I__338/O                           InMux                        217              3981   1066  FALL       1
counter1.Pre_Q_3_LC_24_21_4/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_2_LC_24_22_2/lcout
Path End         : counter1.Pre_Q_2_LC_24_22_2/in3
Capture Clock    : counter1.Pre_Q_2_LC_24_22_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_2_LC_24_22_2/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      11
I__332/I                           LocalMux                       0              3455   1066  FALL       1
I__332/O                           LocalMux                     309              3764   1066  FALL       1
I__337/I                           InMux                          0              3764   1066  FALL       1
I__337/O                           InMux                        217              3981   1066  FALL       1
counter1.Pre_Q_2_LC_24_22_2/in3    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_3_LC_24_21_4/lcout
Path End         : counter1.Pre_Q_3_LC_24_21_4/in0
Capture Clock    : counter1.Pre_Q_3_LC_24_21_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_3_LC_24_21_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__356/I                           LocalMux                       0              3455   1066  FALL       1
I__356/O                           LocalMux                     309              3764   1066  FALL       1
I__361/I                           InMux                          0              3764   1066  FALL       1
I__361/O                           InMux                        217              3981   1066  FALL       1
counter1.Pre_Q_3_LC_24_21_4/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_3_LC_24_21_4/lcout
Path End         : counter1.Pre_Q_0_LC_24_22_7/in0
Capture Clock    : counter1.Pre_Q_0_LC_24_22_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_3_LC_24_21_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__357/I                           LocalMux                       0              3455   1066  FALL       1
I__357/O                           LocalMux                     309              3764   1066  FALL       1
I__362/I                           InMux                          0              3764   1066  FALL       1
I__362/O                           InMux                        217              3981   1066  FALL       1
counter1.Pre_Q_0_LC_24_22_7/in0    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_3_LC_24_21_4/lcout
Path End         : counter1.Pre_Q_2_LC_24_22_2/in1
Capture Clock    : counter1.Pre_Q_2_LC_24_22_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_3_LC_24_21_4/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__357/I                           LocalMux                       0              3455   1066  FALL       1
I__357/O                           LocalMux                     309              3764   1066  FALL       1
I__363/I                           InMux                          0              3764   1066  FALL       1
I__363/O                           InMux                        217              3981   1066  FALL       1
counter1.Pre_Q_2_LC_24_22_2/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_1_LC_23_21_5/lcout
Path End         : counter1.Pre_Q_3_LC_24_21_4/in1
Capture Clock    : counter1.Pre_Q_3_LC_24_21_4/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_1_LC_23_21_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__379/I                           LocalMux                       0              3455   1066  FALL       1
I__379/O                           LocalMux                     309              3764   1066  FALL       1
I__383/I                           InMux                          0              3764   1066  FALL       1
I__383/O                           InMux                        217              3981   1066  FALL       1
counter1.Pre_Q_3_LC_24_21_4/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_1_LC_23_21_5/lcout
Path End         : counter1.Pre_Q_0_LC_24_22_7/in1
Capture Clock    : counter1.Pre_Q_0_LC_24_22_7/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_1_LC_23_21_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__380/I                           LocalMux                       0              3455   1066  FALL       1
I__380/O                           LocalMux                     309              3764   1066  FALL       1
I__384/I                           InMux                          0              3764   1066  FALL       1
I__384/O                           InMux                        217              3981   1066  FALL       1
counter1.Pre_Q_0_LC_24_22_7/in1    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_1_LC_23_21_5/lcout
Path End         : counter1.Pre_Q_2_LC_24_22_2/in2
Capture Clock    : counter1.Pre_Q_2_LC_24_22_2/clk
Hold Constraint  : 0p
Path slack       : 1066p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             526
------------------------------------------   ---- 
End-of-path arrival time (ps)                3981
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                           model name                 delay  cumulative delay  slack  edge  Fanout
---------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_1_LC_23_21_5/lcout  LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL      12
I__380/I                           LocalMux                       0              3455   1066  FALL       1
I__380/O                           LocalMux                     309              3764   1066  FALL       1
I__385/I                           InMux                          0              3764   1066  FALL       1
I__385/O                           InMux                        217              3981   1066  FALL       1
I__389/I                           CascadeMux                     0              3981   1066  FALL       1
I__389/O                           CascadeMux                     0              3981   1066  FALL       1
counter1.Pre_Q_2_LC_24_22_2/in2    LogicCell40_SEQ_MODE_1000      0              3981   1066  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_23_LC_22_19_6/lcout
Path End         : cntDiv_24_LC_22_19_7/in3
Capture Clock    : cntDiv_24_LC_22_19_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_23_LC_22_19_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_23_LC_22_19_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__217/I                       LocalMux                       0              3455   1066  FALL       1
I__217/O                       LocalMux                     309              3764   1066  FALL       1
I__219/I                       InMux                          0              3764   1066  FALL       1
I__219/O                       InMux                        217              3981   1066  FALL       1
cntDiv_23_LC_22_19_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_23_LC_22_19_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       1
I__162/I                       InMux                          0              4227   1529  FALL       1
I__162/O                       InMux                        217              4444   1529  FALL       1
cntDiv_24_LC_22_19_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_24_LC_22_19_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_22_LC_22_19_5/lcout
Path End         : cntDiv_23_LC_22_19_6/in3
Capture Clock    : cntDiv_23_LC_22_19_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_22_LC_22_19_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_22_LC_22_19_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__223/I                       LocalMux                       0              3455   1066  FALL       1
I__223/O                       LocalMux                     309              3764   1066  FALL       1
I__225/I                       InMux                          0              3764   1066  FALL       1
I__225/O                       InMux                        217              3981   1066  FALL       1
cntDiv_22_LC_22_19_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_22_LC_22_19_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__163/I                       InMux                          0              4227   1529  FALL       1
I__163/O                       InMux                        217              4444   1529  FALL       1
cntDiv_23_LC_22_19_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_23_LC_22_19_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_21_LC_22_19_4/lcout
Path End         : cntDiv_22_LC_22_19_5/in3
Capture Clock    : cntDiv_22_LC_22_19_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_21_LC_22_19_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_21_LC_22_19_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__229/I                       LocalMux                       0              3455   1066  FALL       1
I__229/O                       LocalMux                     309              3764   1066  FALL       1
I__231/I                       InMux                          0              3764   1066  FALL       1
I__231/O                       InMux                        217              3981   1066  FALL       1
cntDiv_21_LC_22_19_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_21_LC_22_19_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__101/I                       InMux                          0              4227   1529  FALL       1
I__101/O                       InMux                        217              4444   1529  FALL       1
cntDiv_22_LC_22_19_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_22_LC_22_19_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_20_LC_22_19_3/lcout
Path End         : cntDiv_21_LC_22_19_4/in3
Capture Clock    : cntDiv_21_LC_22_19_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_20_LC_22_19_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_20_LC_22_19_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__235/I                       LocalMux                       0              3455   1066  FALL       1
I__235/O                       LocalMux                     309              3764   1066  FALL       1
I__237/I                       InMux                          0              3764   1066  FALL       1
I__237/O                       InMux                        217              3981   1066  FALL       1
cntDiv_20_LC_22_19_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_20_LC_22_19_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__102/I                       InMux                          0              4227   1529  FALL       1
I__102/O                       InMux                        217              4444   1529  FALL       1
cntDiv_21_LC_22_19_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_21_LC_22_19_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_19_LC_22_19_2/lcout
Path End         : cntDiv_20_LC_22_19_3/in3
Capture Clock    : cntDiv_20_LC_22_19_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_19_LC_22_19_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_19_LC_22_19_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__241/I                       LocalMux                       0              3455   1066  FALL       1
I__241/O                       LocalMux                     309              3764   1066  FALL       1
I__243/I                       InMux                          0              3764   1066  FALL       1
I__243/O                       InMux                        217              3981   1066  FALL       1
cntDiv_19_LC_22_19_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_19_LC_22_19_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__103/I                       InMux                          0              4227   1529  FALL       1
I__103/O                       InMux                        217              4444   1529  FALL       1
cntDiv_20_LC_22_19_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_20_LC_22_19_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_18_LC_22_19_1/lcout
Path End         : cntDiv_19_LC_22_19_2/in3
Capture Clock    : cntDiv_19_LC_22_19_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_18_LC_22_19_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_18_LC_22_19_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__247/I                       LocalMux                       0              3455   1066  FALL       1
I__247/O                       LocalMux                     309              3764   1066  FALL       1
I__249/I                       InMux                          0              3764   1066  FALL       1
I__249/O                       InMux                        217              3981   1066  FALL       1
cntDiv_18_LC_22_19_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_18_LC_22_19_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__104/I                       InMux                          0              4227   1529  FALL       1
I__104/O                       InMux                        217              4444   1529  FALL       1
cntDiv_19_LC_22_19_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_19_LC_22_19_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_17_LC_22_19_0/lcout
Path End         : cntDiv_18_LC_22_19_1/in3
Capture Clock    : cntDiv_18_LC_22_19_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_17_LC_22_19_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_17_LC_22_19_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__253/I                       LocalMux                       0              3455   1066  FALL       1
I__253/O                       LocalMux                     309              3764   1066  FALL       1
I__255/I                       InMux                          0              3764   1066  FALL       1
I__255/O                       InMux                        217              3981   1066  FALL       1
cntDiv_17_LC_22_19_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_17_LC_22_19_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__105/I                       InMux                          0              4227   1529  FALL       1
I__105/O                       InMux                        217              4444   1529  FALL       1
cntDiv_18_LC_22_19_1/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_18_LC_22_19_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_15_LC_22_18_6/lcout
Path End         : cntDiv_16_LC_22_18_7/in3
Capture Clock    : cntDiv_16_LC_22_18_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_15_LC_22_18_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_15_LC_22_18_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__165/I                       LocalMux                       0              3455   1066  FALL       1
I__165/O                       LocalMux                     309              3764   1066  FALL       1
I__167/I                       InMux                          0              3764   1066  FALL       1
I__167/O                       InMux                        217              3981   1066  FALL       1
cntDiv_15_LC_22_18_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_15_LC_22_18_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__107/I                       InMux                          0              4227   1529  FALL       1
I__107/O                       InMux                        217              4444   1529  FALL       1
cntDiv_16_LC_22_18_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_16_LC_22_18_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_14_LC_22_18_5/lcout
Path End         : cntDiv_15_LC_22_18_6/in3
Capture Clock    : cntDiv_15_LC_22_18_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_14_LC_22_18_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_14_LC_22_18_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__171/I                       LocalMux                       0              3455   1066  FALL       1
I__171/O                       LocalMux                     309              3764   1066  FALL       1
I__173/I                       InMux                          0              3764   1066  FALL       1
I__173/O                       InMux                        217              3981   1066  FALL       1
cntDiv_14_LC_22_18_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_14_LC_22_18_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__108/I                       InMux                          0              4227   1529  FALL       1
I__108/O                       InMux                        217              4444   1529  FALL       1
cntDiv_15_LC_22_18_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_15_LC_22_18_6/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_13_LC_22_18_4/lcout
Path End         : cntDiv_14_LC_22_18_5/in3
Capture Clock    : cntDiv_14_LC_22_18_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_13_LC_22_18_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_13_LC_22_18_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__177/I                       LocalMux                       0              3455   1066  FALL       1
I__177/O                       LocalMux                     309              3764   1066  FALL       1
I__179/I                       InMux                          0              3764   1066  FALL       1
I__179/O                       InMux                        217              3981   1066  FALL       1
cntDiv_13_LC_22_18_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_13_LC_22_18_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__109/I                       InMux                          0              4227   1529  FALL       1
I__109/O                       InMux                        217              4444   1529  FALL       1
cntDiv_14_LC_22_18_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_14_LC_22_18_5/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_12_LC_22_18_3/lcout
Path End         : cntDiv_13_LC_22_18_4/in3
Capture Clock    : cntDiv_13_LC_22_18_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_12_LC_22_18_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_12_LC_22_18_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__183/I                       LocalMux                       0              3455   1066  FALL       1
I__183/O                       LocalMux                     309              3764   1066  FALL       1
I__185/I                       InMux                          0              3764   1066  FALL       1
I__185/O                       InMux                        217              3981   1066  FALL       1
cntDiv_12_LC_22_18_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_12_LC_22_18_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__92/I                        InMux                          0              4227   1529  FALL       1
I__92/O                        InMux                        217              4444   1529  FALL       1
cntDiv_13_LC_22_18_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_13_LC_22_18_4/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_11_LC_22_18_2/lcout
Path End         : cntDiv_12_LC_22_18_3/in3
Capture Clock    : cntDiv_12_LC_22_18_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_11_LC_22_18_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_11_LC_22_18_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__188/I                       LocalMux                       0              3455   1066  FALL       1
I__188/O                       LocalMux                     309              3764   1066  FALL       1
I__190/I                       InMux                          0              3764   1066  FALL       1
I__190/O                       InMux                        217              3981   1066  FALL       1
cntDiv_11_LC_22_18_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_11_LC_22_18_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__93/I                        InMux                          0              4227   1529  FALL       1
I__93/O                        InMux                        217              4444   1529  FALL       1
cntDiv_12_LC_22_18_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_12_LC_22_18_3/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_10_LC_22_18_1/lcout
Path End         : cntDiv_11_LC_22_18_2/in3
Capture Clock    : cntDiv_11_LC_22_18_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_10_LC_22_18_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                       model name                 delay  cumulative delay  slack  edge  Fanout
-----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_10_LC_22_18_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__194/I                       LocalMux                       0              3455   1066  FALL       1
I__194/O                       LocalMux                     309              3764   1066  FALL       1
I__196/I                       InMux                          0              3764   1066  FALL       1
I__196/O                       InMux                        217              3981   1066  FALL       1
cntDiv_10_LC_22_18_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_10_LC_22_18_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__94/I                        InMux                          0              4227   1529  FALL       1
I__94/O                        InMux                        217              4444   1529  FALL       1
cntDiv_11_LC_22_18_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_11_LC_22_18_2/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_9_LC_22_18_0/lcout
Path End         : cntDiv_10_LC_22_18_1/in3
Capture Clock    : cntDiv_10_LC_22_18_1/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_9_LC_22_18_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_9_LC_22_18_0/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__200/I                      LocalMux                       0              3455   1066  FALL       1
I__200/O                      LocalMux                     309              3764   1066  FALL       1
I__202/I                      InMux                          0              3764   1066  FALL       1
I__202/O                      InMux                        217              3981   1066  FALL       1
cntDiv_9_LC_22_18_0/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_9_LC_22_18_0/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__95/I                       InMux                          0              4227   1529  FALL       1
I__95/O                       InMux                        217              4444   1529  FALL       1
cntDiv_10_LC_22_18_1/in3      LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_10_LC_22_18_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_7_LC_22_17_6/lcout
Path End         : cntDiv_8_LC_22_17_7/in3
Capture Clock    : cntDiv_8_LC_22_17_7/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_7_LC_22_17_6/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_7_LC_22_17_6/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__111/I                      LocalMux                       0              3455   1066  FALL       1
I__111/O                      LocalMux                     309              3764   1066  FALL       1
I__113/I                      InMux                          0              3764   1066  FALL       1
I__113/O                      InMux                        217              3981   1066  FALL       1
cntDiv_7_LC_22_17_6/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_7_LC_22_17_6/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__97/I                       InMux                          0              4227   1529  FALL       1
I__97/O                       InMux                        217              4444   1529  FALL       1
cntDiv_8_LC_22_17_7/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_8_LC_22_17_7/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_6_LC_22_17_5/lcout
Path End         : cntDiv_7_LC_22_17_6/in3
Capture Clock    : cntDiv_7_LC_22_17_6/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_6_LC_22_17_5/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_6_LC_22_17_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__117/I                      LocalMux                       0              3455   1066  FALL       1
I__117/O                      LocalMux                     309              3764   1066  FALL       1
I__119/I                      InMux                          0              3764   1066  FALL       1
I__119/O                      InMux                        217              3981   1066  FALL       1
cntDiv_6_LC_22_17_5/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_6_LC_22_17_5/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__98/I                       InMux                          0              4227   1529  FALL       1
I__98/O                       InMux                        217              4444   1529  FALL       1
cntDiv_7_LC_22_17_6/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_7_LC_22_17_6/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_5_LC_22_17_4/lcout
Path End         : cntDiv_6_LC_22_17_5/in3
Capture Clock    : cntDiv_6_LC_22_17_5/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_5_LC_22_17_4/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_5_LC_22_17_4/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__123/I                      LocalMux                       0              3455   1066  FALL       1
I__123/O                      LocalMux                     309              3764   1066  FALL       1
I__125/I                      InMux                          0              3764   1066  FALL       1
I__125/O                      InMux                        217              3981   1066  FALL       1
cntDiv_5_LC_22_17_4/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_5_LC_22_17_4/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__99/I                       InMux                          0              4227   1529  FALL       1
I__99/O                       InMux                        217              4444   1529  FALL       1
cntDiv_6_LC_22_17_5/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_6_LC_22_17_5/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_4_LC_22_17_3/lcout
Path End         : cntDiv_5_LC_22_17_4/in3
Capture Clock    : cntDiv_5_LC_22_17_4/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_4_LC_22_17_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_4_LC_22_17_3/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__129/I                      LocalMux                       0              3455   1066  FALL       1
I__129/O                      LocalMux                     309              3764   1066  FALL       1
I__131/I                      InMux                          0              3764   1066  FALL       1
I__131/O                      InMux                        217              3981   1066  FALL       1
cntDiv_4_LC_22_17_3/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_4_LC_22_17_3/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__100/I                      InMux                          0              4227   1529  FALL       1
I__100/O                      InMux                        217              4444   1529  FALL       1
cntDiv_5_LC_22_17_4/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_5_LC_22_17_4/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_3_LC_22_17_2/lcout
Path End         : cntDiv_4_LC_22_17_3/in3
Capture Clock    : cntDiv_4_LC_22_17_3/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_3_LC_22_17_2/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_3_LC_22_17_2/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__135/I                      LocalMux                       0              3455   1066  FALL       1
I__135/O                      LocalMux                     309              3764   1066  FALL       1
I__137/I                      InMux                          0              3764   1066  FALL       1
I__137/O                      InMux                        217              3981   1066  FALL       1
cntDiv_3_LC_22_17_2/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_3_LC_22_17_2/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__89/I                       InMux                          0              4227   1529  FALL       1
I__89/O                       InMux                        217              4444   1529  FALL       1
cntDiv_4_LC_22_17_3/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_4_LC_22_17_3/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_2_LC_22_17_1/lcout
Path End         : cntDiv_3_LC_22_17_2/in3
Capture Clock    : cntDiv_3_LC_22_17_2/clk
Hold Constraint  : 0p
Path slack       : 1529p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                             989
------------------------------------------   ---- 
End-of-path arrival time (ps)                4444
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_2_LC_22_17_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                      model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_2_LC_22_17_1/lcout     LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__140/I                      LocalMux                       0              3455   1066  FALL       1
I__140/O                      LocalMux                     309              3764   1066  FALL       1
I__142/I                      InMux                          0              3764   1066  FALL       1
I__142/O                      InMux                        217              3981   1066  FALL       1
cntDiv_2_LC_22_17_1/in1       LogicCell40_SEQ_MODE_1000      0              3981   1529  FALL       1
cntDiv_2_LC_22_17_1/carryout  LogicCell40_SEQ_MODE_1000    245              4227   1529  FALL       2
I__90/I                       InMux                          0              4227   1529  FALL       1
I__90/O                       InMux                        217              4444   1529  FALL       1
cntDiv_3_LC_22_17_2/in3       LogicCell40_SEQ_MODE_1000      0              4444   1529  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_3_LC_22_17_2/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_16_LC_22_18_7/lcout
Path End         : cntDiv_17_LC_22_19_0/in3
Capture Clock    : cntDiv_17_LC_22_19_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            1164
------------------------------------------   ---- 
End-of-path arrival time (ps)                4619
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_16_LC_22_18_7/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_16_LC_22_18_7/lcout        LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__259/I                          LocalMux                       0              3455   1066  FALL       1
I__259/O                          LocalMux                     309              3764   1066  FALL       1
I__261/I                          InMux                          0              3764   1066  FALL       1
I__261/O                          InMux                        217              3981   1066  FALL       1
cntDiv_16_LC_22_18_7/in1          LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
cntDiv_16_LC_22_18_7/carryout     LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_22_19_0_/carryinitin   ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_22_19_0_/carryinitout  ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__106/I                          InMux                          0              4402   1704  FALL       1
I__106/O                          InMux                        217              4619   1704  FALL       1
cntDiv_17_LC_22_19_0/in3          LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__284/I                                             ClkMux                         0              2607  RISE       1
I__284/O                                             ClkMux                       309              2915  RISE       1
cntDiv_17_LC_22_19_0/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_8_LC_22_17_7/lcout
Path End         : cntDiv_9_LC_22_18_0/in3
Capture Clock    : cntDiv_9_LC_22_18_0/clk
Hold Constraint  : 0p
Path slack       : 1704p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            1164
------------------------------------------   ---- 
End-of-path arrival time (ps)                4619
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_8_LC_22_17_7/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                          model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_8_LC_22_17_7/lcout         LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       2
I__206/I                          LocalMux                       0              3455   1066  FALL       1
I__206/O                          LocalMux                     309              3764   1066  FALL       1
I__208/I                          InMux                          0              3764   1066  FALL       1
I__208/O                          InMux                        217              3981   1066  FALL       1
cntDiv_8_LC_22_17_7/in1           LogicCell40_SEQ_MODE_1000      0              3981   1704  FALL       1
cntDiv_8_LC_22_17_7/carryout      LogicCell40_SEQ_MODE_1000    245              4227   1704  FALL       1
IN_MUX_bfv_22_18_0_/carryinitin   ICE_CARRY_IN_MUX               0              4227   1704  FALL       1
IN_MUX_bfv_22_18_0_/carryinitout  ICE_CARRY_IN_MUX             175              4402   1704  FALL       2
I__96/I                           InMux                          0              4402   1704  FALL       1
I__96/O                           InMux                        217              4619   1704  FALL       1
cntDiv_9_LC_22_18_0/in3           LogicCell40_SEQ_MODE_1000      0              4619   1704  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__282/I                                             ClkMux                         0              2607  RISE       1
I__282/O                                             ClkMux                       309              2915  RISE       1
cntDiv_9_LC_22_18_0/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_0_LC_21_20_1/lcout
Path End         : cntDiv_2_LC_22_17_1/in3
Capture Clock    : cntDiv_2_LC_22_17_1/clk
Hold Constraint  : 0p
Path slack       : 1789p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            1249
------------------------------------------   ---- 
End-of-path arrival time (ps)                4704
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__283/I                                             ClkMux                         0              2607  RISE       1
I__283/O                                             ClkMux                       309              2915  RISE       1
cntDiv_0_LC_21_20_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                model name                 delay  cumulative delay  slack  edge  Fanout
--------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_0_LC_21_20_1/lcout               LogicCell40_SEQ_MODE_1000    540              3455   1066  FALL       4
I__154/I                                Odrv4                          0              3455   1788  FALL       1
I__154/O                                Odrv4                        372              3827   1788  FALL       1
I__157/I                                LocalMux                       0              3827   1788  FALL       1
I__157/O                                LocalMux                     309              4136   1788  FALL       1
I__160/I                                InMux                          0              4136   1788  FALL       1
I__160/O                                InMux                        217              4353   1788  FALL       1
I__161/I                                CascadeMux                     0              4353   1788  FALL       1
I__161/O                                CascadeMux                     0              4353   1788  FALL       1
un2_cntdiv_cry_1_c_LC_22_17_0/in2       LogicCell40_SEQ_MODE_0000      0              4353   1788  FALL       1
un2_cntdiv_cry_1_c_LC_22_17_0/carryout  LogicCell40_SEQ_MODE_0000    133              4486   1788  FALL       2
I__91/I                                 InMux                          0              4486   1788  FALL       1
I__91/O                                 InMux                        217              4704   1788  FALL       1
cntDiv_2_LC_22_17_1/in3                 LogicCell40_SEQ_MODE_1000      0              4704   1788  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__281/I                                             ClkMux                         0              2607  RISE       1
I__281/O                                             ClkMux                       309              2915  RISE       1
cntDiv_2_LC_22_17_1/clk                              LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_25_LC_23_23_1/lcout
Path End         : cntDiv_25_LC_23_23_1/in1
Capture Clock    : cntDiv_25_LC_23_23_1/clk
Hold Constraint  : 0p
Path slack       : 1971p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            1431
------------------------------------------   ---- 
End-of-path arrival time (ps)                4886
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__287/I                                             ClkMux                         0              2607  RISE       1
I__287/O                                             ClkMux                       309              2915  RISE       1
cntDiv_25_LC_23_23_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                                        model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_25_LC_23_23_1/lcout                      LogicCell40_SEQ_MODE_1000    540              3455   1971  FALL       2
I__289/I                                        LocalMux                       0              3455   1971  FALL       1
I__289/O                                        LocalMux                     309              3764   1971  FALL       1
I__291/I                                        InMux                          0              3764   1971  FALL       1
I__291/O                                        InMux                        217              3981   1971  FALL       1
un2_cntdiv_1_cry_24_c_RNI73PB_LC_22_23_0/in1    LogicCell40_SEQ_MODE_0000      0              3981   1971  FALL       1
un2_cntdiv_1_cry_24_c_RNI73PB_LC_22_23_0/lcout  LogicCell40_SEQ_MODE_0000    379              4360   1971  FALL       2
I__294/I                                        LocalMux                       0              4360   1971  FALL       1
I__294/O                                        LocalMux                     309              4669   1971  FALL       1
I__296/I                                        InMux                          0              4669   1971  FALL       1
I__296/O                                        InMux                        217              4886   1971  FALL       1
cntDiv_25_LC_23_23_1/in1                        LogicCell40_SEQ_MODE_1000      0              4886   1971  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__287/I                                             ClkMux                         0              2607  RISE       1
I__287/O                                             ClkMux                       309              2915  RISE       1
cntDiv_25_LC_23_23_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_25_LC_23_23_1/lcout
Path End         : counter1.Pre_Q_0_LC_24_22_7/ce
Capture Clock    : counter1.Pre_Q_0_LC_24_22_7/clk
Hold Constraint  : 0p
Path slack       : 2848p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            2308
------------------------------------------   ---- 
End-of-path arrival time (ps)                5763
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__287/I                                             ClkMux                         0              2607  RISE       1
I__287/O                                             ClkMux                       309              2915  RISE       1
cntDiv_25_LC_23_23_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_25_LC_23_23_1/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1971  FALL       2
I__290/I                            LocalMux                       0              3455   2847  FALL       1
I__290/O                            LocalMux                     309              3764   2847  FALL       1
I__292/I                            InMux                          0              3764   2847  FALL       1
I__292/O                            InMux                        217              3981   2847  FALL       1
cntDiv_RNIETOH_25_LC_23_22_4/in1    LogicCell40_SEQ_MODE_0000      0              3981   2847  FALL       1
cntDiv_RNIETOH_25_LC_23_22_4/lcout  LogicCell40_SEQ_MODE_0000    379              4360   2847  FALL       4
I__269/I                            Odrv12                         0              4360   2847  FALL       1
I__269/O                            Odrv12                       540              4900   2847  FALL       1
I__272/I                            LocalMux                       0              4900   2847  FALL       1
I__272/O                            LocalMux                     309              5209   2847  FALL       1
I__275/I                            CEMux                          0              5209   2847  FALL       1
I__275/O                            CEMux                        554              5763   2847  FALL       1
counter1.Pre_Q_0_LC_24_22_7/ce      LogicCell40_SEQ_MODE_1000      0              5763   2847  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_25_LC_23_23_1/lcout
Path End         : counter1.Pre_Q_2_LC_24_22_2/ce
Capture Clock    : counter1.Pre_Q_2_LC_24_22_2/clk
Hold Constraint  : 0p
Path slack       : 2848p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            2308
------------------------------------------   ---- 
End-of-path arrival time (ps)                5763
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__287/I                                             ClkMux                         0              2607  RISE       1
I__287/O                                             ClkMux                       309              2915  RISE       1
cntDiv_25_LC_23_23_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_25_LC_23_23_1/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1971  FALL       2
I__290/I                            LocalMux                       0              3455   2847  FALL       1
I__290/O                            LocalMux                     309              3764   2847  FALL       1
I__292/I                            InMux                          0              3764   2847  FALL       1
I__292/O                            InMux                        217              3981   2847  FALL       1
cntDiv_RNIETOH_25_LC_23_22_4/in1    LogicCell40_SEQ_MODE_0000      0              3981   2847  FALL       1
cntDiv_RNIETOH_25_LC_23_22_4/lcout  LogicCell40_SEQ_MODE_0000    379              4360   2847  FALL       4
I__269/I                            Odrv12                         0              4360   2847  FALL       1
I__269/O                            Odrv12                       540              4900   2847  FALL       1
I__272/I                            LocalMux                       0              4900   2847  FALL       1
I__272/O                            LocalMux                     309              5209   2847  FALL       1
I__275/I                            CEMux                          0              5209   2847  FALL       1
I__275/O                            CEMux                        554              5763   2847  FALL       1
counter1.Pre_Q_2_LC_24_22_2/ce      LogicCell40_SEQ_MODE_1000      0              5763   2847  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_25_LC_23_23_1/lcout
Path End         : counter1.Pre_Q_1_LC_23_21_5/ce
Capture Clock    : counter1.Pre_Q_1_LC_23_21_5/clk
Hold Constraint  : 0p
Path slack       : 2995p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            2455
------------------------------------------   ---- 
End-of-path arrival time (ps)                5910
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__287/I                                             ClkMux                         0              2607  RISE       1
I__287/O                                             ClkMux                       309              2915  RISE       1
cntDiv_25_LC_23_23_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_25_LC_23_23_1/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1971  FALL       2
I__290/I                            LocalMux                       0              3455   2847  FALL       1
I__290/O                            LocalMux                     309              3764   2847  FALL       1
I__292/I                            InMux                          0              3764   2847  FALL       1
I__292/O                            InMux                        217              3981   2847  FALL       1
cntDiv_RNIETOH_25_LC_23_22_4/in1    LogicCell40_SEQ_MODE_0000      0              3981   2847  FALL       1
cntDiv_RNIETOH_25_LC_23_22_4/lcout  LogicCell40_SEQ_MODE_0000    379              4360   2847  FALL       4
I__268/I                            Odrv4                          0              4360   2995  FALL       1
I__268/O                            Odrv4                        372              4732   2995  FALL       1
I__270/I                            Span4Mux_h                     0              4732   2995  FALL       1
I__270/O                            Span4Mux_h                   316              5047   2995  FALL       1
I__273/I                            LocalMux                       0              5047   2995  FALL       1
I__273/O                            LocalMux                     309              5356   2995  FALL       1
I__276/I                            CEMux                          0              5356   2995  FALL       1
I__276/O                            CEMux                        554              5910   2995  FALL       1
counter1.Pre_Q_1_LC_23_21_5/ce      LogicCell40_SEQ_MODE_1000      0              5910   2995  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : cntDiv_25_LC_23_23_1/lcout
Path End         : counter1.Pre_Q_3_LC_24_21_4/ce
Capture Clock    : counter1.Pre_Q_3_LC_24_21_4/clk
Hold Constraint  : 0p
Path slack       : 3311p

Capture Clock Arrival Time (top|mclock:R#1)      0
+ Capture Clock Source Latency                   0
+ Capture Clock Path Delay                    2915
- Setup Time                                     0
-------------------------------------------   ---- 
End-of-path required time (ps)                2915

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            2771
------------------------------------------   ---- 
End-of-path arrival time (ps)                6226
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__287/I                                             ClkMux                         0              2607  RISE       1
I__287/O                                             ClkMux                       309              2915  RISE       1
cntDiv_25_LC_23_23_1/clk                             LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                            model name                 delay  cumulative delay  slack  edge  Fanout
----------------------------------  -------------------------  -----  ----------------  -----  ----  ------
cntDiv_25_LC_23_23_1/lcout          LogicCell40_SEQ_MODE_1000    540              3455   1971  FALL       2
I__290/I                            LocalMux                       0              3455   2847  FALL       1
I__290/O                            LocalMux                     309              3764   2847  FALL       1
I__292/I                            InMux                          0              3764   2847  FALL       1
I__292/O                            InMux                        217              3981   2847  FALL       1
cntDiv_RNIETOH_25_LC_23_22_4/in1    LogicCell40_SEQ_MODE_0000      0              3981   2847  FALL       1
cntDiv_RNIETOH_25_LC_23_22_4/lcout  LogicCell40_SEQ_MODE_0000    379              4360   2847  FALL       4
I__268/I                            Odrv4                          0              4360   2995  FALL       1
I__268/O                            Odrv4                        372              4732   2995  FALL       1
I__271/I                            Span4Mux_h                     0              4732   3310  FALL       1
I__271/O                            Span4Mux_h                   316              5047   3310  FALL       1
I__274/I                            Span4Mux_h                     0              5047   3310  FALL       1
I__274/O                            Span4Mux_h                   316              5363   3310  FALL       1
I__277/I                            LocalMux                       0              5363   3310  FALL       1
I__277/O                            LocalMux                     309              5671   3310  FALL       1
I__278/I                            CEMux                          0              5671   3310  FALL       1
I__278/O                            CEMux                        554              6226   3310  FALL       1
counter1.Pre_Q_3_LC_24_21_4/ce      LogicCell40_SEQ_MODE_1000      0              6226   3310  FALL       1

Capture Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_0_LC_24_22_7/lcout
Path End         : Y[3]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             6583
------------------------------------------   ----- 
End-of-path arrival time (ps)                10038
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_0_LC_24_22_7/lcout      LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE      11
I__312/I                               Odrv12                         0              3455   +INF  RISE       1
I__312/O                               Odrv12                       491              3946   +INF  RISE       1
I__318/I                               LocalMux                       0              3946   +INF  RISE       1
I__318/O                               LocalMux                     330              4276   +INF  RISE       1
I__321/I                               InMux                          0              4276   +INF  RISE       1
I__321/O                               InMux                        259              4535   +INF  RISE       1
display.S_1_7_0__m13_LC_32_22_4/in0    LogicCell40_SEQ_MODE_0000      0              4535   +INF  RISE       1
display.S_1_7_0__m13_LC_32_22_4/lcout  LogicCell40_SEQ_MODE_0000    386              4921   +INF  FALL       1
I__401/I                               LocalMux                       0              4921   +INF  FALL       1
I__401/O                               LocalMux                     309              5230   +INF  FALL       1
I__402/I                               IoInMux                        0              5230   +INF  FALL       1
I__402/O                               IoInMux                      217              5447   +INF  FALL       1
Y_obuf_3_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              5447   +INF  FALL       1
Y_obuf_3_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237              7684   +INF  FALL       1
Y_obuf_3_iopad/DIN                     IO_PAD                         0              7684   +INF  FALL       1
Y_obuf_3_iopad/PACKAGEPIN:out          IO_PAD                      2353             10038   +INF  FALL       1
Y[3]                                   top                            0             10038   +INF  FALL       1


++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_0_LC_24_22_7/lcout
Path End         : Y[5]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             7158
------------------------------------------   ----- 
End-of-path arrival time (ps)                10613
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_0_LC_24_22_7/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_0_LC_24_22_7/lcout      LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL      11
I__312/I                               Odrv12                         0              3455   +INF  FALL       1
I__312/O                               Odrv12                       540              3995   +INF  FALL       1
I__318/I                               LocalMux                       0              3995   +INF  FALL       1
I__318/O                               LocalMux                     309              4304   +INF  FALL       1
I__322/I                               InMux                          0              4304   +INF  FALL       1
I__322/O                               InMux                        217              4521   +INF  FALL       1
display.S_1_7_0__m16_LC_32_22_5/in3    LogicCell40_SEQ_MODE_0000      0              4521   +INF  FALL       1
display.S_1_7_0__m16_LC_32_22_5/lcout  LogicCell40_SEQ_MODE_0000    288              4809   +INF  FALL       1
I__305/I                               Odrv12                         0              4809   +INF  FALL       1
I__305/O                               Odrv12                       540              5349   +INF  FALL       1
I__306/I                               Span12Mux_s0_h                 0              5349   +INF  FALL       1
I__306/O                               Span12Mux_s0_h               147              5496   +INF  FALL       1
I__307/I                               LocalMux                       0              5496   +INF  FALL       1
I__307/O                               LocalMux                     309              5805   +INF  FALL       1
I__308/I                               IoInMux                        0              5805   +INF  FALL       1
I__308/O                               IoInMux                      217              6022   +INF  FALL       1
Y_obuf_5_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              6022   +INF  FALL       1
Y_obuf_5_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237              8259   +INF  FALL       1
Y_obuf_5_iopad/DIN                     IO_PAD                         0              8259   +INF  FALL       1
Y_obuf_5_iopad/PACKAGEPIN:out          IO_PAD                      2353             10613   +INF  FALL       1
Y[5]                                   top                            0             10613   +INF  FALL       1


++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_2_LC_24_22_2/lcout
Path End         : Y[6]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             6709
------------------------------------------   ----- 
End-of-path arrival time (ps)                10164
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_2_LC_24_22_2/lcout      LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE      11
I__334/I                               Odrv12                         0              3455   +INF  RISE       1
I__334/O                               Odrv12                       491              3946   +INF  RISE       1
I__339/I                               Span12Mux_s2_h                 0              3946   +INF  RISE       1
I__339/O                               Span12Mux_s2_h               161              4107   +INF  RISE       1
I__342/I                               LocalMux                       0              4107   +INF  RISE       1
I__342/O                               LocalMux                     330              4437   +INF  RISE       1
I__346/I                               InMux                          0              4437   +INF  RISE       1
I__346/O                               InMux                        259              4697   +INF  RISE       1
I__350/I                               CascadeMux                     0              4697   +INF  RISE       1
I__350/O                               CascadeMux                     0              4697   +INF  RISE       1
display.S_1_7_0__m18_LC_32_22_3/in2    LogicCell40_SEQ_MODE_0000      0              4697   +INF  RISE       1
display.S_1_7_0__m18_LC_32_22_3/lcout  LogicCell40_SEQ_MODE_0000    351              5047   +INF  FALL       1
I__403/I                               LocalMux                       0              5047   +INF  FALL       1
I__403/O                               LocalMux                     309              5356   +INF  FALL       1
I__404/I                               IoInMux                        0              5356   +INF  FALL       1
I__404/O                               IoInMux                      217              5573   +INF  FALL       1
Y_obuf_6_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              5573   +INF  FALL       1
Y_obuf_6_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237              7811   +INF  FALL       1
Y_obuf_6_iopad/DIN                     IO_PAD                         0              7811   +INF  FALL       1
Y_obuf_6_iopad/PACKAGEPIN:out          IO_PAD                      2353             10164   +INF  FALL       1
Y[6]                                   top                            0             10164   +INF  FALL       1


++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_2_LC_24_22_2/lcout
Path End         : Y[7]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             7642
------------------------------------------   ----- 
End-of-path arrival time (ps)                11097
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__288/I                                             ClkMux                         0              2607  RISE       1
I__288/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_2_LC_24_22_2/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_2_LC_24_22_2/lcout      LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL      11
I__334/I                               Odrv12                         0              3455   +INF  FALL       1
I__334/O                               Odrv12                       540              3995   +INF  FALL       1
I__339/I                               Span12Mux_s2_h                 0              3995   +INF  FALL       1
I__339/O                               Span12Mux_s2_h               168              4164   +INF  FALL       1
I__342/I                               LocalMux                       0              4164   +INF  FALL       1
I__342/O                               LocalMux                     309              4472   +INF  FALL       1
I__347/I                               InMux                          0              4472   +INF  FALL       1
I__347/O                               InMux                        217              4690   +INF  FALL       1
display.S_1_7_0__m19_LC_32_22_0/in1    LogicCell40_SEQ_MODE_0000      0              4690   +INF  FALL       1
display.S_1_7_0__m19_LC_32_22_0/lcout  LogicCell40_SEQ_MODE_0000    379              5068   +INF  FALL       1
I__405/I                               Odrv4                          0              5068   +INF  FALL       1
I__405/O                               Odrv4                        372              5440   +INF  FALL       1
I__406/I                               Span4Mux_v                     0              5440   +INF  FALL       1
I__406/O                               Span4Mux_v                   372              5812   +INF  FALL       1
I__407/I                               Span4Mux_s1_h                  0              5812   +INF  FALL       1
I__407/O                               Span4Mux_s1_h                168              5980   +INF  FALL       1
I__408/I                               LocalMux                       0              5980   +INF  FALL       1
I__408/O                               LocalMux                     309              6289   +INF  FALL       1
I__409/I                               IoInMux                        0              6289   +INF  FALL       1
I__409/O                               IoInMux                      217              6506   +INF  FALL       1
Y_obuf_7_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              6506   +INF  FALL       1
Y_obuf_7_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237              8743   +INF  FALL       1
Y_obuf_7_iopad/DIN                     IO_PAD                         0              8743   +INF  FALL       1
Y_obuf_7_iopad/PACKAGEPIN:out          IO_PAD                      2353             11097   +INF  FALL       1
Y[7]                                   top                            0             11097   +INF  FALL       1


++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_3_LC_24_21_4/lcout
Path End         : Y[2]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             7095
------------------------------------------   ----- 
End-of-path arrival time (ps)                10550
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_3_LC_24_21_4/lcout      LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE      12
I__358/I                               Odrv12                         0              3455   +INF  RISE       1
I__358/O                               Odrv12                       491              3946   +INF  RISE       1
I__364/I                               LocalMux                       0              3946   +INF  RISE       1
I__364/O                               LocalMux                     330              4276   +INF  RISE       1
I__366/I                               InMux                          0              4276   +INF  RISE       1
I__366/O                               InMux                        259              4535   +INF  RISE       1
display.S_1_7_0__m11_LC_32_21_7/in0    LogicCell40_SEQ_MODE_0000      0              4535   +INF  RISE       1
display.S_1_7_0__m11_LC_32_21_7/lcout  LogicCell40_SEQ_MODE_0000    386              4921   +INF  FALL       1
I__410/I                               Odrv4                          0              4921   +INF  FALL       1
I__410/O                               Odrv4                        372              5293   +INF  FALL       1
I__411/I                               Span4Mux_s0_h                  0              5293   +INF  FALL       1
I__411/O                               Span4Mux_s0_h                140              5433   +INF  FALL       1
I__412/I                               LocalMux                       0              5433   +INF  FALL       1
I__412/O                               LocalMux                     309              5742   +INF  FALL       1
I__413/I                               IoInMux                        0              5742   +INF  FALL       1
I__413/O                               IoInMux                      217              5959   +INF  FALL       1
Y_obuf_2_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              5959   +INF  FALL       1
Y_obuf_2_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237              8196   +INF  FALL       1
Y_obuf_2_iopad/DIN                     IO_PAD                         0              8196   +INF  FALL       1
Y_obuf_2_iopad/PACKAGEPIN:out          IO_PAD                      2353             10550   +INF  FALL       1
Y[2]                                   top                            0             10550   +INF  FALL       1


++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_3_LC_24_21_4/lcout
Path End         : Y[4]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             6561
------------------------------------------   ----- 
End-of-path arrival time (ps)                10016
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__286/I                                             ClkMux                         0              2607  RISE       1
I__286/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_3_LC_24_21_4/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                               model name                 delay  cumulative delay  slack  edge  Fanout
-------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_3_LC_24_21_4/lcout      LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL      12
I__358/I                               Odrv12                         0              3455   +INF  FALL       1
I__358/O                               Odrv12                       540              3995   +INF  FALL       1
I__364/I                               LocalMux                       0              3995   +INF  FALL       1
I__364/O                               LocalMux                     309              4304   +INF  FALL       1
I__367/I                               InMux                          0              4304   +INF  FALL       1
I__367/O                               InMux                        217              4521   +INF  FALL       1
display.S_1_7_0__m15_LC_32_21_4/in1    LogicCell40_SEQ_MODE_0000      0              4521   +INF  FALL       1
display.S_1_7_0__m15_LC_32_21_4/lcout  LogicCell40_SEQ_MODE_0000    379              4900   +INF  FALL       1
I__264/I                               LocalMux                       0              4900   +INF  FALL       1
I__264/O                               LocalMux                     309              5209   +INF  FALL       1
I__265/I                               IoInMux                        0              5209   +INF  FALL       1
I__265/O                               IoInMux                      217              5426   +INF  FALL       1
Y_obuf_4_preio/DOUT0                   PRE_IO_PIN_TYPE_011001         0              5426   +INF  FALL       1
Y_obuf_4_preio/PADOUT                  PRE_IO_PIN_TYPE_011001      2237              7663   +INF  FALL       1
Y_obuf_4_iopad/DIN                     IO_PAD                         0              7663   +INF  FALL       1
Y_obuf_4_iopad/PACKAGEPIN:out          IO_PAD                      2353             10016   +INF  FALL       1
Y[4]                                   top                            0             10016   +INF  FALL       1


++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_1_LC_23_21_5/lcout
Path End         : Y[1]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|mclock:R#1)      0
+ Launch Clock Source Latency                   0
+ Launch Clock Path Delay                    2915
+ Clock To Q                                  540
+ Data Path Delay                            6484
------------------------------------------   ---- 
End-of-path arrival time (ps)                9939
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_1_LC_23_21_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  RISE      12
I__381/I                              Odrv12                         0              3455   +INF  RISE       1
I__381/O                              Odrv12                       491              3946   +INF  RISE       1
I__386/I                              LocalMux                       0              3946   +INF  RISE       1
I__386/O                              LocalMux                     330              4276   +INF  RISE       1
I__392/I                              InMux                          0              4276   +INF  RISE       1
I__392/O                              InMux                        259              4535   +INF  RISE       1
display.S_1_7_0__m6_LC_32_21_0/in3    LogicCell40_SEQ_MODE_0000      0              4535   +INF  RISE       1
display.S_1_7_0__m6_LC_32_21_0/lcout  LogicCell40_SEQ_MODE_0000    288              4823   +INF  FALL       1
I__266/I                              LocalMux                       0              4823   +INF  FALL       1
I__266/O                              LocalMux                     309              5131   +INF  FALL       1
I__267/I                              IoInMux                        0              5131   +INF  FALL       1
I__267/O                              IoInMux                      217              5349   +INF  FALL       1
Y_obuf_1_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              5349   +INF  FALL       1
Y_obuf_1_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237              7586   +INF  FALL       1
Y_obuf_1_iopad/DIN                    IO_PAD                         0              7586   +INF  FALL       1
Y_obuf_1_iopad/PACKAGEPIN:out         IO_PAD                      2353              9939   +INF  FALL       1
Y[1]                                  top                            0              9939   +INF  FALL       1


++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : counter1.Pre_Q_1_LC_23_21_5/lcout
Path End         : Y[0]
Hold Constraint  : -INF
Path slack       : +INF

End-of-path required time (ps)           +INF

Launch Clock Arrival Time (top|mclock:R#1)       0
+ Launch Clock Source Latency                    0
+ Launch Clock Path Delay                     2915
+ Clock To Q                                   540
+ Data Path Delay                             6982
------------------------------------------   ----- 
End-of-path arrival time (ps)                10437
 
Launch Clock Path
pin name                                             model name                 delay  cumulative delay  edge  Fanout
---------------------------------------------------  -------------------------  -----  ----------------  ----  ------
mclock                                               top                            0                 0  RISE       1
mclock_ibuf_gb_io_iopad/PACKAGEPIN:in                IO_PAD                         0                 0  RISE       1
mclock_ibuf_gb_io_iopad/DOUT                         IO_PAD                       590               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/PADSIGNALTOGLOBALBUFFER  PRE_IO_GBUF                    0               590  RISE       1
mclock_ibuf_gb_io_preiogbuf/GLOBALBUFFEROUTPUT       PRE_IO_GBUF                 1862              2452  RISE       1
I__279/I                                             gio2CtrlBuf                    0              2452  RISE       1
I__279/O                                             gio2CtrlBuf                    0              2452  RISE       1
I__280/I                                             GlobalMux                      0              2452  RISE       1
I__280/O                                             GlobalMux                    154              2607  RISE       1
I__285/I                                             ClkMux                         0              2607  RISE       1
I__285/O                                             ClkMux                       309              2915  RISE       1
counter1.Pre_Q_1_LC_23_21_5/clk                      LogicCell40_SEQ_MODE_1000      0              2915  RISE       1

Data path
pin name                              model name                 delay  cumulative delay  slack  edge  Fanout
------------------------------------  -------------------------  -----  ----------------  -----  ----  ------
counter1.Pre_Q_1_LC_23_21_5/lcout     LogicCell40_SEQ_MODE_1000    540              3455   +INF  FALL      12
I__381/I                              Odrv12                         0              3455   +INF  FALL       1
I__381/O                              Odrv12                       540              3995   +INF  FALL       1
I__387/I                              LocalMux                       0              3995   +INF  FALL       1
I__387/O                              LocalMux                     309              4304   +INF  FALL       1
I__393/I                              InMux                          0              4304   +INF  FALL       1
I__393/O                              InMux                        217              4521   +INF  FALL       1
display.S_1_7_0__m2_LC_32_21_5/in3    LogicCell40_SEQ_MODE_0000      0              4521   +INF  FALL       1
display.S_1_7_0__m2_LC_32_21_5/lcout  LogicCell40_SEQ_MODE_0000    288              4809   +INF  FALL       1
I__414/I                              Odrv4                          0              4809   +INF  FALL       1
I__414/O                              Odrv4                        372              5181   +INF  FALL       1
I__415/I                              Span4Mux_s0_h                  0              5181   +INF  FALL       1
I__415/O                              Span4Mux_s0_h                140              5321   +INF  FALL       1
I__416/I                              LocalMux                       0              5321   +INF  FALL       1
I__416/O                              LocalMux                     309              5629   +INF  FALL       1
I__417/I                              IoInMux                        0              5629   +INF  FALL       1
I__417/O                              IoInMux                      217              5847   +INF  FALL       1
Y_obuf_0_preio/DOUT0                  PRE_IO_PIN_TYPE_011001         0              5847   +INF  FALL       1
Y_obuf_0_preio/PADOUT                 PRE_IO_PIN_TYPE_011001      2237              8084   +INF  FALL       1
Y_obuf_0_iopad/DIN                    IO_PAD                         0              8084   +INF  FALL       1
Y_obuf_0_iopad/PACKAGEPIN:out         IO_PAD                      2353             10437   +INF  FALL       1
Y[0]                                  top                            0             10437   +INF  FALL       1

===================================================================== 
                    End of Detailed Hold Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

