Warning (10268): Verilog HDL information at uart_tx.v(90): always construct contains both blocking and non-blocking assignments File: I:/FPGA/fpga_pro/AHT10/rtl/uart_tx.v Line: 90
Warning (10268): Verilog HDL information at AHT10_rw.v(148): always construct contains both blocking and non-blocking assignments File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 148
Warning (10268): Verilog HDL information at AHT10_rw.v(158): always construct contains both blocking and non-blocking assignments File: I:/FPGA/fpga_pro/AHT10/rtl/AHT10_rw.v Line: 158
