# two_fifo
A HDL Design with a hierarhcical block containing a Direct Memory Access (DMA), two FIFOs, and the necessary interconnects. Insert modules in between the FIFOs

Bitstream file is in two_fifo/two_fifo/two_fifo.runs/*.tcl (depending on which version/how many fifos is needed)
