// Seed: 3814220255
module module_0 (
    input wor id_0,
    input tri1 id_1,
    input tri1 id_2,
    output wor id_3,
    input uwire id_4,
    input tri1 id_5,
    input supply1 id_6,
    input wor id_7,
    input supply1 id_8,
    input wire id_9,
    output wire id_10
);
  tri1 id_12 = id_1 - 1;
endmodule
module module_1 (
    input  wor   id_0,
    output wor   id_1,
    output uwire id_2,
    output wire  id_3,
    input  tri   id_4,
    output tri   id_5,
    input  wand  id_6,
    output tri   id_7
);
  id_9(
      1
  ); module_0(
      id_0, id_6, id_4, id_3, id_4, id_4, id_6, id_6, id_0, id_0, id_1
  );
  wire id_10, id_11;
endmodule
