{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system.qsys soc_system.BAK.qsys " "Backing up file \"soc_system.qsys\" to \"soc_system.BAK.qsys\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1712552605233 ""}
{ "Info" "IIPMAN_IPRGEN_BACKUP_FILE" "soc_system/synthesis/soc_system.vhd soc_system.BAK.vhd " "Backing up file \"soc_system/synthesis/soc_system.vhd\" to \"soc_system.BAK.vhd\"" {  } {  } 0 11902 "Backing up file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1712552605252 ""}
{ "Info" "IIPMAN_IPRGEN_START" "Qsys soc_system.qsys " "Started upgrading IP component Qsys with file \"soc_system.qsys\"" {  } {  } 0 11837 "Started upgrading IP component %1!s! with file \"%2!s!\"" 0 0 "Shell" 0 -1 1712552605253 ""}
{ "Info" "" "" "2024.04.08.08:03:44 Info: Starting to upgrade the IP cores in the Platform Designer system" {  } {  } 0 0 "2024.04.08.08:03:44 Info: Starting to upgrade the IP cores in the Platform Designer system" 0 0 "Shell" 0 -1 1712552624017 ""}
{ "Info" "" "" "2024.04.08.08:03:44 Info: Finished upgrading the ip cores" {  } {  } 0 0 "2024.04.08.08:03:44 Info: Finished upgrading the ip cores" 0 0 "Shell" 0 -1 1712552624023 ""}
{ "Info" "soc_system_generation.rpt" "" "2024.04.08.08:04:03 Info: Saving generation log to D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system" {  } {  } 0 0 "2024.04.08.08:04:03 Info: Saving generation log to D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system" 0 0 "Shell" 0 -1 1712552643890 ""}
{ "Info" "" "" "2024.04.08.08:04:03 Info: Starting: Create simulation model" {  } {  } 0 0 "2024.04.08.08:04:03 Info: Starting: Create simulation model" 0 0 "Shell" 0 -1 1712552643890 ""}
{ "Info" "" "" "2024.04.08.08:04:03 Info: qsys-generate D:\\dev\\FPGA-Drone\\my_first_hps-fpga\\Soc_system_clean\\soc_system.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=D:\\dev\\FPGA-Drone\\my_first_hps-fpga\\Soc_system_clean\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEMA4U23C6" {  } {  } 0 0 "2024.04.08.08:04:03 Info: qsys-generate D:\\dev\\FPGA-Drone\\my_first_hps-fpga\\Soc_system_clean\\soc_system.qsys --simulation=VHDL --allow-mixed-language-simulation --output-directory=D:\\dev\\FPGA-Drone\\my_first_hps-fpga\\Soc_system_clean\\soc_system\\simulation --family=\"Cyclone V\" --part=5CSEMA4U23C6" 0 0 "Shell" 0 -1 1712552643895 ""}
{ "Info" "soc_system.qsys" "" "2024.04.08.08:04:03 Info: Loading Soc_system_clean" {  } {  } 0 0 "2024.04.08.08:04:03 Info: Loading Soc_system_clean" 0 0 "Shell" 0 -1 1712552643949 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Reading input file" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Reading input file" 0 0 "Shell" 0 -1 1712552644431 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Adding MemoryDMA \[altera_avalon_sgdma 18.1\]" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Adding MemoryDMA \[altera_avalon_sgdma 18.1\]" 0 0 "Shell" 0 -1 1712552644433 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing module MemoryDMA" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing module MemoryDMA" 0 0 "Shell" 0 -1 1712552644433 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1712552644434 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing module clk_0" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1712552644434 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Adding dma_0 \[altera_avalon_dma 18.1\]" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Adding dma_0 \[altera_avalon_dma 18.1\]" 0 0 "Shell" 0 -1 1712552644434 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing module dma_0" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing module dma_0" 0 0 "Shell" 0 -1 1712552644435 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1712552644435 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1712552644435 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1712552644436 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing module hps_0" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1712552644438 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1712552644441 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1712552644441 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Adding intr_capturer_0 \[intr_capturer 1.0\]" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Adding intr_capturer_0 \[intr_capturer 1.0\]" 0 0 "Shell" 0 -1 1712552644442 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1712552644442 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1712552644442 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1712552644443 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Adding mm_clock_crossing_bridge_0 \[altera_avalon_mm_clock_crossing_bridge 18.1\]" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Adding mm_clock_crossing_bridge_0 \[altera_avalon_mm_clock_crossing_bridge 18.1\]" 0 0 "Shell" 0 -1 1712552644443 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing module mm_clock_crossing_bridge_0" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing module mm_clock_crossing_bridge_0" 0 0 "Shell" 0 -1 1712552644443 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Adding myBus \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Adding myBus \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1712552644444 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing module myBus" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing module myBus" 0 0 "Shell" 0 -1 1712552644444 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1712552644445 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1712552644445 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1712552644446 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing module onchip_memory2_1" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing module onchip_memory2_1" 0 0 "Shell" 0 -1 1712552644446 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Adding pio_led \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Adding pio_led \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1712552644447 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing module pio_led" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1712552644447 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Adding pio_reg1 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Adding pio_reg1 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1712552644448 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing module pio_reg1" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing module pio_reg1" 0 0 "Shell" 0 -1 1712552644448 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Adding pio_reg2 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Adding pio_reg2 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1712552644449 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing module pio_reg2" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing module pio_reg2" 0 0 "Shell" 0 -1 1712552644449 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Adding pio_reg3 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Adding pio_reg3 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1712552644450 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing module pio_reg3" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing module pio_reg3" 0 0 "Shell" 0 -1 1712552644450 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Adding pll_0 \[altera_pll 18.1\]" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Adding pll_0 \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1712552644450 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing module pll_0" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing module pll_0" 0 0 "Shell" 0 -1 1712552644451 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1712552644452 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1712552644453 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Building connections" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Building connections" 0 0 "Shell" 0 -1 1712552644453 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Parameterizing connections" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1712552644455 ""}
{ "Info" "" "" "2024.04.08.08:04:04 Info: Validating" {  } {  } 0 0 "2024.04.08.08:04:04 Info: Validating" 0 0 "Shell" 0 -1 1712552644471 ""}
{ "Info" "" "" "2024.04.08.08:04:12 Info: Done reading input file" {  } {  } 0 0 "2024.04.08.08:04:12 Info: Done reading input file" 0 0 "Shell" 0 -1 1712552652039 ""}
{ "Info" "" "" "2024.04.08.08:04:15 Info: soc_system.MemoryDMA: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2024.04.08.08:04:15 Info: soc_system.MemoryDMA: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1712552655828 ""}
{ "Info" "" "" "2024.04.08.08:04:15 Info: soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2024.04.08.08:04:15 Info: soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1712552655828 ""}
{ "Info" "" "" "2024.04.08.08:04:15 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2024.04.08.08:04:15 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1712552655828 ""}
{ "Info" "" "" "2024.04.08.08:04:15 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2024.04.08.08:04:15 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1712552655828 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2024.04.08.08:04:15 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2024.04.08.08:04:15 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1712552655829 ""}
{ "Warning" "" "" "2024.04.08.08:04:15 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2024.04.08.08:04:15 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1712552655829 ""}
{ "Info" "" "" "2024.04.08.08:04:15 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.04.08.08:04:15 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1712552655831 ""}
{ "Info" "" "" "2024.04.08.08:04:15 Info: soc_system.pio_reg3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.04.08.08:04:15 Info: soc_system.pio_reg3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1712552655832 ""}
{ "Info" "" "" "2024.04.08.08:04:15 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2024.04.08.08:04:15 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1712552655832 ""}
{ "Info" "" "" "2024.04.08.08:04:15 Info: soc_system.pll_0: Able to implement PLL with user settings" {  } {  } 0 0 "2024.04.08.08:04:15 Info: soc_system.pll_0: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1712552655832 ""}
{ "Info" "" "" "2024.04.08.08:04:15 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2024.04.08.08:04:15 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1712552655833 ""}
{ "Info" "" "" "2024.04.08.08:04:15 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2024.04.08.08:04:15 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1712552655833 ""}
{ "Warning" "" "" "2024.04.08.08:04:15 Warning: soc_system.pll_0: pll_0.locked must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.04.08.08:04:15 Warning: soc_system.pll_0: pll_0.locked must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1712552655834 ""}
{ "Warning" "" "" "2024.04.08.08:04:15 Warning: soc_system.MemoryDMA: Interrupt sender MemoryDMA.csr_irq is not connected to an interrupt receiver" {  } {  } 0 0 "2024.04.08.08:04:15 Warning: soc_system.MemoryDMA: Interrupt sender MemoryDMA.csr_irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1712552655834 ""}
{ "Warning" "" "" "2024.04.08.08:04:15 Warning: soc_system.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver" {  } {  } 0 0 "2024.04.08.08:04:15 Warning: soc_system.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1712552655834 ""}
{ "Info" "" "" "2024.04.08.08:04:16 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VHDL" {  } {  } 0 0 "2024.04.08.08:04:16 Info: soc_system: Generating soc_system \"soc_system\" for SIM_VHDL" 0 0 "Shell" 0 -1 1712552656995 ""}
{ "Info" "" "" "2024.04.08.08:04:26 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2024.04.08.08:04:26 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1712552666560 ""}
{ "Info" "" "" "2024.04.08.08:04:26 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2024.04.08.08:04:26 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1712552666560 ""}
{ "Info" "" "" "2024.04.08.08:04:26 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2024.04.08.08:04:26 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1712552666560 ""}
{ "Info" "" "" "2024.04.08.08:04:26 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has address signal 4 bit wide, but the slave is 2 bit wide." {  } {  } 0 0 "2024.04.08.08:04:26 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has address signal 4 bit wide, but the slave is 2 bit wide." 0 0 "Shell" 0 -1 1712552666560 ""}
{ "Info" "" "" "2024.04.08.08:04:26 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2024.04.08.08:04:26 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1712552666573 ""}
{ "Info" "" "" "2024.04.08.08:04:26 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2024.04.08.08:04:26 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1712552666573 ""}
{ "Info" "" "" "2024.04.08.08:04:26 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2024.04.08.08:04:26 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1712552666573 ""}
{ "Warning" "" "" "2024.04.08.08:04:27 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2024.04.08.08:04:27 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1712552667123 ""}
{ "Warning" "" "" "2024.04.08.08:04:27 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2024.04.08.08:04:27 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1712552667123 ""}
{ "Warning" "" "" "2024.04.08.08:04:27 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2024.04.08.08:04:27 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1712552667124 ""}
{ "Warning" "" "" "2024.04.08.08:04:27 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2024.04.08.08:04:27 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1712552667124 ""}
{ "Info" "" "" "2024.04.08.08:04:34 Info: MemoryDMA: Starting RTL generation for module 'soc_system_MemoryDMA'" {  } {  } 0 0 "2024.04.08.08:04:34 Info: MemoryDMA: Starting RTL generation for module 'soc_system_MemoryDMA'" 0 0 "Shell" 0 -1 1712552674089 ""}
{ "Info" "  ]" "" "2024.04.08.08:04:34 Info: MemoryDMA:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=soc_system_MemoryDMA --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0002_MemoryDMA_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0002_MemoryDMA_gen//soc_system_MemoryDMA_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0002_MemoryDMA_gen" {  } {  } 0 0 "2024.04.08.08:04:34 Info: MemoryDMA:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=soc_system_MemoryDMA --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0002_MemoryDMA_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0002_MemoryDMA_gen//soc_system_MemoryDMA_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0002_MemoryDMA_gen" 0 0 "Shell" 0 -1 1712552674090 ""}
{ "Info" "" "" "2024.04.08.08:04:36 Info: MemoryDMA: Done RTL generation for module 'soc_system_MemoryDMA'" {  } {  } 0 0 "2024.04.08.08:04:36 Info: MemoryDMA: Done RTL generation for module 'soc_system_MemoryDMA'" 0 0 "Shell" 0 -1 1712552676766 ""}
{ "Info" "" "" "2024.04.08.08:04:36 Info: MemoryDMA: \"soc_system\" instantiated altera_avalon_sgdma \"MemoryDMA\"" {  } {  } 0 0 "2024.04.08.08:04:36 Info: MemoryDMA: \"soc_system\" instantiated altera_avalon_sgdma \"MemoryDMA\"" 0 0 "Shell" 0 -1 1712552676776 ""}
{ "Info" "" "" "2024.04.08.08:04:36 Info: dma_0: softresetEnable = 1" {  } {  } 0 0 "2024.04.08.08:04:36 Info: dma_0: softresetEnable = 1" 0 0 "Shell" 0 -1 1712552676779 ""}
{ "Info" "" "" "2024.04.08.08:04:36 Info: dma_0: Starting RTL generation for module 'soc_system_dma_0'" {  } {  } 0 0 "2024.04.08.08:04:36 Info: dma_0: Starting RTL generation for module 'soc_system_dma_0'" 0 0 "Shell" 0 -1 1712552676785 ""}
{ "Info" "  ]" "" "2024.04.08.08:04:36 Info: dma_0:   Generation command is \[exec D:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=soc_system_dma_0 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0003_dma_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0003_dma_0_gen//soc_system_dma_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0003_dma_0_gen" {  } {  } 0 0 "2024.04.08.08:04:36 Info: dma_0:   Generation command is \[exec D:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=soc_system_dma_0 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0003_dma_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0003_dma_0_gen//soc_system_dma_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0003_dma_0_gen" 0 0 "Shell" 0 -1 1712552676785 ""}
{ "Info" "" "" "2024.04.08.08:04:37 Info: dma_0: # 2024.04.08 08:04:37 (*)   soc_system_dma_0: allowing these transactions: doubleword, word, hw, byte_access" {  } {  } 0 0 "2024.04.08.08:04:37 Info: dma_0: # 2024.04.08 08:04:37 (*)   soc_system_dma_0: allowing these transactions: doubleword, word, hw, byte_access" 0 0 "Shell" 0 -1 1712552677628 ""}
{ "Info" "" "" "2024.04.08.08:04:37 Info: dma_0: Done RTL generation for module 'soc_system_dma_0'" {  } {  } 0 0 "2024.04.08.08:04:37 Info: dma_0: Done RTL generation for module 'soc_system_dma_0'" 0 0 "Shell" 0 -1 1712552677629 ""}
{ "Info" "" "" "2024.04.08.08:04:37 Info: dma_0: \"soc_system\" instantiated altera_avalon_dma \"dma_0\"" {  } {  } 0 0 "2024.04.08.08:04:37 Info: dma_0: \"soc_system\" instantiated altera_avalon_dma \"dma_0\"" 0 0 "Shell" 0 -1 1712552677641 ""}
{ "Info" "" "" "2024.04.08.08:04:38 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2024.04.08.08:04:38 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1712552678557 ""}
{ "Info" "" "" "2024.04.08.08:04:38 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2024.04.08.08:04:38 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1712552678559 ""}
{ "Info" "" "" "2024.04.08.08:04:39 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2024.04.08.08:04:39 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1712552679061 ""}
{ "Info" "" "" "2024.04.08.08:04:39 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2024.04.08.08:04:39 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1712552679428 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2024.04.08.08:04:39 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2024.04.08.08:04:39 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1712552679430 ""}
{ "Warning" "" "" "2024.04.08.08:04:39 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2024.04.08.08:04:39 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1712552679431 ""}
{ "Info" "" "" "2024.04.08.08:04:42 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2024.04.08.08:04:42 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1712552682285 ""}
{ "Info" "" "" "2024.04.08.08:04:42 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2024.04.08.08:04:42 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1712552682314 ""}
{ "Info" "" "" "2024.04.08.08:04:42 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2024.04.08.08:04:42 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1712552682318 ""}
{ "Info" "  ]" "" "2024.04.08.08:04:42 Info: jtag_uart:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0005_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0005_jtag_uart_gen" {  } {  } 0 0 "2024.04.08.08:04:42 Info: jtag_uart:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0005_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0005_jtag_uart_gen//soc_system_jtag_uart_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0005_jtag_uart_gen" 0 0 "Shell" 0 -1 1712552682319 ""}
{ "Info" "" "" "2024.04.08.08:04:42 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2024.04.08.08:04:42 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1712552682761 ""}
{ "Info" "" "" "2024.04.08.08:04:42 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2024.04.08.08:04:42 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1712552682770 ""}
{ "Info" "" "" "2024.04.08.08:04:42 Info: mm_clock_crossing_bridge_0: \"soc_system\" instantiated altera_avalon_mm_clock_crossing_bridge \"mm_clock_crossing_bridge_0\"" {  } {  } 0 0 "2024.04.08.08:04:42 Info: mm_clock_crossing_bridge_0: \"soc_system\" instantiated altera_avalon_mm_clock_crossing_bridge \"mm_clock_crossing_bridge_0\"" 0 0 "Shell" 0 -1 1712552682899 ""}
{ "Info" "" "" "2024.04.08.08:04:42 Info: myBus: Starting RTL generation for module 'soc_system_myBus'" {  } {  } 0 0 "2024.04.08.08:04:42 Info: myBus: Starting RTL generation for module 'soc_system_myBus'" 0 0 "Shell" 0 -1 1712552682903 ""}
{ "Info" "  ]" "" "2024.04.08.08:04:42 Info: myBus:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_myBus --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0007_myBus_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0007_myBus_gen//soc_system_myBus_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0007_myBus_gen" {  } {  } 0 0 "2024.04.08.08:04:42 Info: myBus:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_myBus --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0007_myBus_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0007_myBus_gen//soc_system_myBus_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0007_myBus_gen" 0 0 "Shell" 0 -1 1712552682903 ""}
{ "Info" "" "" "2024.04.08.08:04:43 Info: myBus: Done RTL generation for module 'soc_system_myBus'" {  } {  } 0 0 "2024.04.08.08:04:43 Info: myBus: Done RTL generation for module 'soc_system_myBus'" 0 0 "Shell" 0 -1 1712552683139 ""}
{ "Info" "" "" "2024.04.08.08:04:43 Info: myBus: \"soc_system\" instantiated altera_avalon_pio \"myBus\"" {  } {  } 0 0 "2024.04.08.08:04:43 Info: myBus: \"soc_system\" instantiated altera_avalon_pio \"myBus\"" 0 0 "Shell" 0 -1 1712552683146 ""}
{ "Info" "" "" "2024.04.08.08:04:43 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2024.04.08.08:04:43 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1712552683150 ""}
{ "Info" "  ]" "" "2024.04.08.08:04:43 Info: onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0008_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0008_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0008_onchip_memory2_0_gen" {  } {  } 0 0 "2024.04.08.08:04:43 Info: onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0008_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0008_onchip_memory2_0_gen//soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0008_onchip_memory2_0_gen" 0 0 "Shell" 0 -1 1712552683150 ""}
{ "Info" "" "" "2024.04.08.08:04:43 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2024.04.08.08:04:43 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1712552683581 ""}
{ "Info" "" "" "2024.04.08.08:04:43 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2024.04.08.08:04:43 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1712552683610 ""}
{ "Info" "" "" "2024.04.08.08:04:43 Info: onchip_memory2_1: Starting RTL generation for module 'soc_system_onchip_memory2_1'" {  } {  } 0 0 "2024.04.08.08:04:43 Info: onchip_memory2_1: Starting RTL generation for module 'soc_system_onchip_memory2_1'" 0 0 "Shell" 0 -1 1712552683614 ""}
{ "Info" "  ]" "" "2024.04.08.08:04:43 Info: onchip_memory2_1:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_1 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0009_onchip_memory2_1_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0009_onchip_memory2_1_gen//soc_system_onchip_memory2_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0009_onchip_memory2_1_gen" {  } {  } 0 0 "2024.04.08.08:04:43 Info: onchip_memory2_1:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_1 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0009_onchip_memory2_1_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0009_onchip_memory2_1_gen//soc_system_onchip_memory2_1_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0009_onchip_memory2_1_gen" 0 0 "Shell" 0 -1 1712552683614 ""}
{ "Info" "" "" "2024.04.08.08:04:43 Info: onchip_memory2_1: Done RTL generation for module 'soc_system_onchip_memory2_1'" {  } {  } 0 0 "2024.04.08.08:04:43 Info: onchip_memory2_1: Done RTL generation for module 'soc_system_onchip_memory2_1'" 0 0 "Shell" 0 -1 1712552683964 ""}
{ "Info" "" "" "2024.04.08.08:04:43 Info: onchip_memory2_1: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\"" {  } {  } 0 0 "2024.04.08.08:04:43 Info: onchip_memory2_1: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\"" 0 0 "Shell" 0 -1 1712552683987 ""}
{ "Info" "" "" "2024.04.08.08:04:43 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2024.04.08.08:04:43 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1712552683991 ""}
{ "Info" "  ]" "" "2024.04.08.08:04:43 Info: pio_led:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0010_pio_led_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0010_pio_led_gen//soc_system_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0010_pio_led_gen" {  } {  } 0 0 "2024.04.08.08:04:43 Info: pio_led:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0010_pio_led_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0010_pio_led_gen//soc_system_pio_led_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0010_pio_led_gen" 0 0 "Shell" 0 -1 1712552683992 ""}
{ "Info" "" "" "2024.04.08.08:04:44 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2024.04.08.08:04:44 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1712552684228 ""}
{ "Info" "" "" "2024.04.08.08:04:44 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 0 "2024.04.08.08:04:44 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" 0 0 "Shell" 0 -1 1712552684236 ""}
{ "Info" "" "" "2024.04.08.08:04:44 Info: pio_reg3: Starting RTL generation for module 'soc_system_pio_reg3'" {  } {  } 0 0 "2024.04.08.08:04:44 Info: pio_reg3: Starting RTL generation for module 'soc_system_pio_reg3'" 0 0 "Shell" 0 -1 1712552684239 ""}
{ "Info" "  ]" "" "2024.04.08.08:04:44 Info: pio_reg3:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_reg3 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0011_pio_reg3_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0011_pio_reg3_gen//soc_system_pio_reg3_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0011_pio_reg3_gen" {  } {  } 0 0 "2024.04.08.08:04:44 Info: pio_reg3:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_reg3 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0011_pio_reg3_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --vhdl --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0011_pio_reg3_gen//soc_system_pio_reg3_component_configuration.pl  --do_build_sim=1    --sim_dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0011_pio_reg3_gen" 0 0 "Shell" 0 -1 1712552684239 ""}
{ "Info" "" "" "2024.04.08.08:04:44 Info: pio_reg3: Done RTL generation for module 'soc_system_pio_reg3'" {  } {  } 0 0 "2024.04.08.08:04:44 Info: pio_reg3: Done RTL generation for module 'soc_system_pio_reg3'" 0 0 "Shell" 0 -1 1712552684478 ""}
{ "Info" "" "" "2024.04.08.08:04:44 Info: pio_reg3: \"soc_system\" instantiated altera_avalon_pio \"pio_reg3\"" {  } {  } 0 0 "2024.04.08.08:04:44 Info: pio_reg3: \"soc_system\" instantiated altera_avalon_pio \"pio_reg3\"" 0 0 "Shell" 0 -1 1712552684485 ""}
{ "Info" "" "" "2024.04.08.08:04:44 Info: pll_0: Generating simgen model" {  } {  } 0 0 "2024.04.08.08:04:44 Info: pll_0: Generating simgen model" 0 0 "Shell" 0 -1 1712552684512 ""}
{ "Info" "soc_system_pll_0.v Line: 85\n    Info (12134): Parameter "fractional_vco_multiplier" = "false"\n    Info (12134): Parameter "reference_clock_frequency" = "100.0 MHz"\n    Info (12134): Parameter "operation_mode" = "direct"\n    Info (12134): Parameter "number_of_clocks" = "1"\n    Info (12134): Parameter "output_clock_frequency0" = "2.000000 MHz"\n    Info (12134): Parameter "phase_shift0" = "0 ps"\n    Info (12134): Parameter "duty_cycle0" = "50"\n    Info (12134): Parameter "output_clock_frequency1" = "0 MHz"\n    Info (12134): Parameter "phase_shift1" = "0 ps"\n    Info (12134): Parameter "duty_cycle1" = "50"\n    Info (12134): Parameter "output_clock_frequency2" = "0 MHz"\n    Info (12134): Parameter "phase_shift2" = "0 ps"\n    Info (12134): Parameter "duty_cycle2" = "50"\n    Info (12134): Parameter "output_clock_frequency3" = "0 MHz"\n    Info (12134): Parameter "phase_shift3" = "0 ps"\n    Info (12134): Parameter "duty_cycle3" = "50"\n    Info (12134): Parameter "output_clock_frequency4" = "0 MHz"\n    Info (12134): Parameter "phase_shift4" = "0 ps"\n    Info (12134): Parameter "duty_cycle4" = "50"\n    Info (12134): Parameter "output_clock_frequency5" = "0 MHz"\n    Info (12134): Parameter "phase_shift5" = "0 ps"\n    Info (12134): Parameter "duty_cycle5" = "50"\n    Info (12134): Parameter "output_clock_frequency6" = "0 MHz"\n    Info (12134): Parameter "phase_shift6" = "0 ps"\n    Info (12134): Parameter "duty_cycle6" = "50"\n    Info (12134): Parameter "output_clock_frequency7" = "0 MHz"\n    Info (12134): Parameter "phase_shift7" = "0 ps"\n    Info (12134): Parameter "duty_cycle7" = "50"\n    Info (12134): Parameter "output_clock_frequency8" = "0 MHz"\n    Info (12134): Parameter "phase_shift8" = "0 ps"\n    Info (12134): Parameter "duty_cycle8" = "50"\n    Info (12134): Parameter "output_clock_frequency9" = "0 MHz"\n    Info (12134): Parameter "phase_shift9" = "0 ps"\n    Info (12134): Parameter "duty_cycle9" = "50"\n    Info (12134): Parameter "output_clock_frequency10" = "0 MHz"\n    Info (12134): Parameter "phase_shift10" = "0 ps"\n    Info (12134): Parameter "duty_cycle10" = "50"\n    Info (12134): Parameter "output_clock_frequency11" = "0 MHz"\n    Info (12134): Parameter "phase_shift11" = "0 ps"\n    Info (12134): Parameter "duty_cycle11" = "50"\n    Info (12134): Parameter "output_clock_frequency12" = "0 MHz"\n    Info (12134): Parameter "phase_shift12" = "0 ps"\n    Info (12134): Parameter "duty_cycle12" = "50"\n    Info (12134): Parameter "output_clock_frequency13" = "0 MHz"\n    Info (12134): Parameter "phase_shift13" = "0 ps"\n    Info (12134): Parameter "duty_cycle13" = "50"\n    Info (12134): Parameter "output_clock_frequency14" = "0 MHz"\n    Info (12134): Parameter "phase_shift14" = "0 ps"\n    Info (12134): Parameter "duty_cycle14" = "50"\n    Info (12134): Parameter "output_clock_frequency15" = "0 MHz"\n    Info (12134): Parameter "phase_shift15" = "0 ps"\n    Info (12134): Parameter "duty_cycle15" = "50"\n    Info (12134): Parameter "output_clock_frequency16" = "0 MHz"\n    Info (12134): Parameter "phase_shift16" = "0 ps"\n    Info (12134): Parameter "duty_cycle16" = "50"\n    Info (12134): Parameter "output_clock_frequency17" = "0 MHz"\n    Info (12134): Parameter "phase_shift17" = "0 ps"\n    Info (12134): Parameter "duty_cycle17" = "50"\n    Info (12134): Parameter "pll_type" = "General"\n    Info (12134): Parameter "pll_subtype" = "General"\nInfo (281010): Generating sgate simulator netlist using Simgen\nSIMGEN_PROGRESS Start of Model generation -- 0% complete\nSIMGEN_PROGRESS Phase 1 : Internal Objects created -- 25% complete\nSIMGEN_PROGRESS Phase 2 : Connections between internal objects made -- 60% complete\nSIMGEN_PROGRESS Phase 3 : Netlist generated -- 100% complete\nInfo: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning\n    Info: Peak virtual memory: 4776 megabytes\n    Info: Processing ended: Mon Apr 08 08:04:59 2024\n    Info: Elapsed time: 00:00:12\n    Info: Total CPU time (on all processors): 00:00:01\nInfo (23030): Evaluation of Tcl script run_simgen_cmd.tcl was successful\nInfo: Quartus Prime Shell was successful. 0 errors, 0 warnings\n    Info: Peak virtual memory: 4647 megabytes\n    Info: Processing ended: Mon Apr 08 08:05:00 2024\n    Info: Elapsed time: 00:00:14\n    Info: Total CPU time (on all processors): 00:00:02" "" "2024.04.08.08:05:02 Info: pll_0: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon Apr 08 08:04:46 2024\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon Apr 08 08:04:47 2024\nInfo: Command: quartus_map soc_system_pll_0.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VHDL\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file soc_system_pll_0.v\n    Info (12023): Found entity 1: soc_system_pll_0 File: C:/Users/ìéøï/AppData/Local/Temp/alt9821_298242698873137608.dir/0012_pll_0_gen/soc_system_pll_0.v Line: 2\nInfo (12127): Elaborating entity \"soc_system_pll_0\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/ìéøï/AppData/Local/Temp/alt9821_298242698873137608.dir/0012_pll_0_gen/soc_system_pll_0.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/ìéøï/AppData/Local/Temp/alt9821_298242698873137608.dir/0012_pll_0_gen/soc_system_pll_0.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/ìéøï/AppData/Local/Temp/alt9821_298242698873137608.dir/0012_pll_0_gen" {  } {  } 0 0 "2024.04.08.08:05:02 Info: pll_0: Info: *******************************************************************\nInfo: Running Quartus Prime Shell\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon Apr 08 08:04:46 2024\nInfo: Command: quartus_sh -t run_simgen_cmd.tcl\nInfo: *******************************************************************\nInfo: Running Quartus Prime Analysis & Synthesis\n    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition\n    Info: Copyright (C) 2018  Intel Corporation. All rights reserved.\n    Info: Your use of Intel Corporation's design tools, logic functions \n    Info: and other software and tools, and its AMPP partner logic \n    Info: functions, and any output files from any of the foregoing \n    Info: (including device programming or simulation files), and any \n    Info: associated documentation or information are expressly subject \n    Info: to the terms and conditions of the Intel Program License \n    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,\n    Info: the Intel FPGA IP License Agreement, or other applicable license\n    Info: agreement, including, without limitation, that your use is for\n    Info: the sole purpose of programming logic devices manufactured by\n    Info: Intel and sold by Intel or its authorized distributors.  Please\n    Info: refer to the applicable agreement for further details.\n    Info: Processing started: Mon Apr 08 08:04:47 2024\nInfo: Command: quartus_map soc_system_pll_0.qpf --simgen --ini=disable_check_quartus_compatibility_qsys_only=on --simgen_parameter=CBX_HDL_LANGUAGE=VHDL\nInfo (20034): Auto device selection is not supported for Cyclone V device family. The default device, 5CGXFC7C7F23C8, is set.\nWarning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.\nInfo (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected\nInfo (12021): Found 1 design units, including 1 entities, in source file soc_system_pll_0.v\n    Info (12023): Found entity 1: soc_system_pll_0 File: C:/Users/ìéøï/AppData/Local/Temp/alt9821_298242698873137608.dir/0012_pll_0_gen/soc_system_pll_0.v Line: 2\nInfo (12127): Elaborating entity \"soc_system_pll_0\" for the top level hierarchy\nInfo (12128): Elaborating entity \"altera_pll\" for hierarchy \"altera_pll:altera_pll_i\" File: C:/Users/ìéøï/AppData/Local/Temp/alt9821_298242698873137608.dir/0012_pll_0_gen/soc_system_pll_0.v Line: 85\nInfo (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus\nInfo (12130): Elaborated megafunction instantiation \"altera_pll:altera_pll_i\" File: C:/Users/ìéøï/AppData/Local/Temp/alt9821_298242698873137608.dir/0012_pll_0_gen/soc_system_pll_0.v Line: 85\nInfo (12133): Instantiated megafunction \"altera_pll:altera_pll_i\" with the following parameter: File: C:/Users/ìéøï/AppData/Local/Temp/alt9821_298242698873137608.dir/0012_pll_0_gen" 0 0 "Shell" 0 -1 1712552702292 ""}
{ "Info" "" "" "2024.04.08.08:05:02 Info: pll_0: Simgen was successful" {  } {  } 0 0 "2024.04.08.08:05:02 Info: pll_0: Simgen was successful" 0 0 "Shell" 0 -1 1712552702293 ""}
{ "Info" "" "" "2024.04.08.08:05:02 Info: pll_0: \"soc_system\" instantiated altera_pll \"pll_0\"" {  } {  } 0 0 "2024.04.08.08:05:02 Info: pll_0: \"soc_system\" instantiated altera_pll \"pll_0\"" 0 0 "Shell" 0 -1 1712552702300 ""}
{ "Info" "" "" "2024.04.08.08:05:02 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2024.04.08.08:05:02 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1712552702321 ""}
{ "Info" "" "" "2024.04.08.08:05:05 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2024.04.08.08:05:05 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1712552705062 ""}
{ "Info" "" "" "2024.04.08.08:05:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:05:13 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552713532 ""}
{ "Info" "" "" "2024.04.08.08:05:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:05:13 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552713990 ""}
{ "Info" "" "" "2024.04.08.08:05:14 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:05:14 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552714425 ""}
{ "Info" "" "" "2024.04.08.08:05:14 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:05:14 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552714853 ""}
{ "Info" "" "" "2024.04.08.08:05:15 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:05:15 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552715294 ""}
{ "Info" "" "" "2024.04.08.08:05:15 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:05:15 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552715738 ""}
{ "Info" "" "" "2024.04.08.08:05:16 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:05:16 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552716180 ""}
{ "Info" "" "" "2024.04.08.08:05:16 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:05:16 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552716618 ""}
{ "Info" "" "" "2024.04.08.08:05:17 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:05:17 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552717079 ""}
{ "Info" "" "" "2024.04.08.08:05:17 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:05:17 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552717539 ""}
{ "Info" "" "" "2024.04.08.08:05:18 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:05:18 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552718002 ""}
{ "Info" "" "" "2024.04.08.08:05:18 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:05:18 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552718437 ""}
{ "Info" "" "" "2024.04.08.08:05:24 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2024.04.08.08:05:24 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1712552724492 ""}
{ "Info" "" "" "2024.04.08.08:05:25 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2024.04.08.08:05:25 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1712552725788 ""}
{ "Info" "" "" "2024.04.08.08:05:25 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2024.04.08.08:05:25 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1712552725809 ""}
{ "Info" "" "" "2024.04.08.08:05:25 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2024.04.08.08:05:25 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1712552725811 ""}
{ "Info" "" "" "2024.04.08.08:05:25 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2024.04.08.08:05:25 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1712552725845 ""}
{ "Info" "" "" "2024.04.08.08:05:25 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2024.04.08.08:05:25 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1712552725944 ""}
{ "Info" "altera_std_synchronizer_nocut.v" "" "2024.04.08.08:05:25 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation/submodules" {  } {  } 0 0 "2024.04.08.08:05:25 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation/submodules" 0 0 "Shell" 0 -1 1712552725947 ""}
{ "Info" "" "" "2024.04.08.08:05:25 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2024.04.08.08:05:25 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1712552725989 ""}
{ "Info" "" "" "2024.04.08.08:05:26 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2024.04.08.08:05:26 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1712552726009 ""}
{ "Info" "" "" "2024.04.08.08:05:26 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2024.04.08.08:05:26 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1712552726019 ""}
{ "Info" "" "" "2024.04.08.08:05:26 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2024.04.08.08:05:26 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1712552726030 ""}
{ "Info" "" "" "2024.04.08.08:05:26 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2024.04.08.08:05:26 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1712552726037 ""}
{ "Info" "" "" "2024.04.08.08:05:26 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2024.04.08.08:05:26 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1712552726056 ""}
{ "Info" "" "" "2024.04.08.08:05:26 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2024.04.08.08:05:26 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1712552726060 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"\{D:/intelfpga_lite/18.1/quartus/../nios2eds" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Error during execution of \"\{D:/intelfpga_lite/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1712552751938 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Execution of command \"\{D:/intelfpga_lite/18.1/quartus/../nios2eds" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Execution of command \"\{D:/intelfpga_lite/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1712552751939 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Authorized application D:\\intelFPGA_lite\\18.1\\quartus\\bin64\\jtagserver.exe is enabled in the firewall." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Authorized application D:\\intelFPGA_lite\\18.1\\quartus\\bin64\\jtagserver.exe is enabled in the firewall." 0 0 "Shell" 0 -1 1712552751939 ""}
{ "Error" "sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010000110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010100110000 -DAC_ROM_MR1=0000001000100 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0000000010000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001001001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011001000 -DAC_ROM_MR1_MIRR=0000000100100 -DAC_ROM_MR2_MIRR=0000000001000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1" "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \]2;Altera Nios II EDS 18.1 \[gcc4\]D:/intelfpga_lite/18.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: \]2;Altera Nios II EDS 18.1 \[gcc4\]D:/intelfpga_lite/18.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" 0 0 "Shell" 0 -1 1712552751939 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: UniPHY Sequencer Microcode Compiler" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: UniPHY Sequencer Microcode Compiler" 0 0 "Shell" 0 -1 1712552751939 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Copyright (C) 2018  Intel Corporation. All rights reserved." 0 0 "Shell" 0 -1 1712552751939 ""}
{ "Error" "ac_rom.s ..." "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1712552751940 ""}
{ "Error" "inst_rom.s ..." "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1712552751940 ""}
{ "Error" "hps_AC_ROM.hex ..." "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1712552751940 ""}
{ "Error" "hps_inst_ROM.hex ..." "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1712552751940 ""}
{ "Error" "sequencer_auto_ac_init.c ..." "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1712552751940 ""}
{ "Error" "sequencer_auto_inst_init.c ..." "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1712552751941 ""}
{ "Error" "sequencer_auto.h ..." "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1712552751941 ""}
{ "Error" "sequencer_auto.h ..." "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1712552751941 ""}
{ "Error" "sequencer_auto_h.sv ..." "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Writing .." 0 0 "Shell" 0 -1 1712552751941 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Microcode compilation successful" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Info: Microcode compilation successful" 0 0 "Shell" 0 -1 1712552751941 ""}
{ "Error" "nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE" "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: D:/intelfpga_lite/18.1/quartus/../nios2eds/sdk2/bin" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: D:/intelfpga_lite/18.1/quartus/../nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1712552751942 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Please enable the Virtual Machine Platform Windows feature and ensure virtualization is enabled in the BIOS." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: Please enable the Virtual Machine Platform Windows feature and ensure virtualization is enabled in the BIOS." 0 0 "Shell" 0 -1 1712552751942 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0:" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0:" 0 0 "Shell" 0 -1 1712552751942 ""}
{ "Error" "wsl2-install" "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: For information please visit https://aka.ms" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: For information please visit https://aka.ms" 0 0 "Shell" 0 -1 1712552751953 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0:" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0:" 0 0 "Shell" 0 -1 1712552751953 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: child process exited abnormally" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: child process exited abnormally" 0 0 "Shell" 0 -1 1712552751953 ""}
{ "Error" "hps_sequencer_mem.hex" "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file C:/Users/45EB~1/AppData/Local/Temp/alt9821_5908465927160317650.dir/0006_s0_gen" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: s0: add_fileset_file: No such file C:/Users/45EB~1/AppData/Local/Temp/alt9821_5908465927160317650.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1712552751954 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Error during execution of script generate_hps_sdram.tcl: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1712552751954 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Execution of script generate_hps_sdram.tcl failed" 0 0 "Shell" 0 -1 1712552751954 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:26 Info:" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:26 Info:" 0 0 "Shell" 0 -1 1712552751955 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: ********************************************************************************************************************" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1712552751955 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces:" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1712552751955 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Use qsys-generate for a simpler command-line interface for generating IP." 0 0 "Shell" 0 -1 1712552751955 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces:" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1712552751955 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: Run ip-generate with switch --remove-qsys-generate-warning to prevent this notice from appearing in subsequent runs." 0 0 "Shell" 0 -1 1712552751956 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces:" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces:" 0 0 "Shell" 0 -1 1712552751956 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: ********************************************************************************************************************" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: ********************************************************************************************************************" 0 0 "Shell" 0 -1 1712552751956 ""}
{ "Warning" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:30 Warning: Ignored parameter assignment device=5CSEMA4U23C6" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:30 Warning: Ignored parameter assignment device=5CSEMA4U23C6" 0 0 "Shell" 0 -1 1712552751956 ""}
{ "Warning" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:30 Warning: Ignored parameter assignment extended_family_support=true" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:30 Warning: Ignored parameter assignment extended_family_support=true" 0 0 "Shell" 0 -1 1712552751956 ""}
{ "Warning" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Warning: hps_sdram: 'Quick' simulation modes are NOT timing accurate. Some simulation memory models may issue warnings or errors" 0 0 "Shell" 0 -1 1712552751956 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.pll_ref_clk: Elaborate: altera_clock_source" 0 0 "Shell" 0 -1 1712552751956 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.pll_ref_clk:            \$Revision: #1 \$" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.pll_ref_clk:            \$Revision: #1 \$" 0 0 "Shell" 0 -1 1712552751956 ""}
{ "Error" "18 $" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.pll_ref_clk:            \$Date: 2018/07" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.pll_ref_clk:            \$Date: 2018/07" 0 0 "Shell" 0 -1 1712552751956 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.global_reset: Elaborate: altera_reset_source" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.global_reset: Elaborate: altera_reset_source" 0 0 "Shell" 0 -1 1712552751957 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.global_reset:            \$Revision: #1 \$" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.global_reset:            \$Revision: #1 \$" 0 0 "Shell" 0 -1 1712552751957 ""}
{ "Error" "18 $" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.global_reset:            \$Date: 2018/07" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.global_reset:            \$Date: 2018/07" 0 0 "Shell" 0 -1 1712552751957 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.global_reset: Reset is negatively asserted." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram.global_reset: Reset is negatively asserted." 0 0 "Shell" 0 -1 1712552751958 ""}
{ "Warning" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Warning: hps_sdram.p0: p0.oct_sharing must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1712552751958 ""}
{ "Warning" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Warning: hps_sdram.p0: p0.io_int must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1712552751958 ""}
{ "Warning" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Warning: hps_sdram.sequencer_mem: sequencer_mem.clken1 must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1712552751958 ""}
{ "Warning" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Warning: hps_sdram.oct: oct.oct must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1712552751959 ""}
{ "Warning" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Warning: hps_sdram.oct: oct.oct_sharing must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1712552751959 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for SIM_VERILOG" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:36 Info: hps_sdram: Generating altera_mem_if_hps_emif \"hps_sdram\" for SIM_VERILOG" 0 0 "Shell" 0 -1 1712552751959 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:39 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:39 Info: Interconnect is inserted between master s0.mmr_avl and slave c0.csr because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1712552751959 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:42 Info: pll_ref_clk: \"hps_sdram\" instantiated altera_avalon_clock_source \"pll_ref_clk\"" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:42 Info: pll_ref_clk: \"hps_sdram\" instantiated altera_avalon_clock_source \"pll_ref_clk\"" 0 0 "Shell" 0 -1 1712552751959 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:42 Info: global_reset: \"hps_sdram\" instantiated altera_avalon_reset_source \"global_reset\"" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:42 Info: global_reset: \"hps_sdram\" instantiated altera_avalon_reset_source \"global_reset\"" 0 0 "Shell" 0 -1 1712552751960 ""}
{ "Error" "verbosity_pkg.sv" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:42 Info: Reusing file C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0025_fpga_interfaces_gen/submodules" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:42 Info: Reusing file C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0025_fpga_interfaces_gen/submodules" 0 0 "Shell" 0 -1 1712552751960 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:42 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:42 Info: pll: \"hps_sdram\" instantiated altera_mem_if_hps_pll \"pll\"" 0 0 "Shell" 0 -1 1712552751960 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:42 Info: p0: Generating clock pair generator" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:42 Info: p0: Generating clock pair generator" 0 0 "Shell" 0 -1 1712552751960 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:43 Info: p0: Generating hps_sdram_p0_altdqdqs" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:43 Info: p0: Generating hps_sdram_p0_altdqdqs" 0 0 "Shell" 0 -1 1712552751961 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:48 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:48 Info: p0: \"hps_sdram\" instantiated altera_mem_if_ddr3_hard_phy_core \"p0\"" 0 0 "Shell" 0 -1 1712552751961 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt": child process exited abnormally" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Error during execution of \"\{D:/intelfpga_lite/18.1/quartus/../nios2eds" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Error during execution of \"\{D:/intelfpga_lite/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1712552751961 ""}
{ "Error" "Nios II Command Shell.bat} make all 2>> stderr.txt" failed" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Execution of command \"\{D:/intelfpga_lite/18.1/quartus/../nios2eds" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Execution of command \"\{D:/intelfpga_lite/18.1/quartus/../nios2eds" 0 0 "Shell" 0 -1 1712552751961 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Authorized application D:\\intelFPGA_lite\\18.1\\quartus\\bin64\\jtagserver.exe is enabled in the firewall." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Authorized application D:\\intelFPGA_lite\\18.1\\quartus\\bin64\\jtagserver.exe is enabled in the firewall." 0 0 "Shell" 0 -1 1712552751962 ""}
{ "Error" "sequencer_auto_inst_init.c -DAC_ROM_USER_ADD_0=0_0000_0000_0000 -DAC_ROM_USER_ADD_1=0_0000_0000_1000 -DAC_ROM_MR0=0010000110001 -DAC_ROM_MR0_CALIB= -DAC_ROM_MR0_DLL_RESET=0010100110000 -DAC_ROM_MR1=0000001000100 -DAC_ROM_MR1_OCD_ENABLE= -DAC_ROM_MR2=0000000010000 -DAC_ROM_MR3=0000000000000 -DAC_ROM_MR0_MIRR=0010001001001 -DAC_ROM_MR0_DLL_RESET_MIRR=0010011001000 -DAC_ROM_MR1_MIRR=0000000100100 -DAC_ROM_MR2_MIRR=0000000001000 -DAC_ROM_MR3_MIRR=0000000000000 -DQUARTER_RATE=0 -DHALF_RATE=0 -DFULL_RATE=1 -DNON_DES_CAL=0 -DAP_MODE=0 -DGUARANTEED_READ_BRINGUP_TEST=0 -DMEM_ADDR_WIDTH=13 -DHARD_PHY=1" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: \]2;Altera Nios II EDS 18.1 \[gcc4\]D:/intelfpga_lite/18.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: \]2;Altera Nios II EDS 18.1 \[gcc4\]D:/intelfpga_lite/18.1/quartus/bin64/uniphy_mcc -ac_code sequencer_mc/ac_rom.s -inst_code sequencer_mc/inst_rom.s -ac_rom ../hps_AC_ROM.hex -inst_rom ../hps_inst_ROM.hex -header sequencer/sequencer_auto.h -vheader ../sequencer_auto_h.sv -ac_rom_init sequencer/sequencer_auto_ac_init.c -inst_rom_init sequencer" 0 0 "Shell" 0 -1 1712552751962 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: UniPHY Sequencer Microcode Compiler" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: UniPHY Sequencer Microcode Compiler" 0 0 "Shell" 0 -1 1712552751962 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Copyright (C) 2018  Intel Corporation. All rights reserved." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Copyright (C) 2018  Intel Corporation. All rights reserved." 0 0 "Shell" 0 -1 1712552751962 ""}
{ "Error" "ac_rom.s ..." "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1712552751963 ""}
{ "Error" "inst_rom.s ..." "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Reading sequencer_mc" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Reading sequencer_mc" 0 0 "Shell" 0 -1 1712552751963 ""}
{ "Error" "hps_AC_ROM.hex ..." "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing .." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1712552751963 ""}
{ "Error" "hps_inst_ROM.hex ..." "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing .." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1712552751963 ""}
{ "Error" "sequencer_auto_ac_init.c ..." "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1712552751963 ""}
{ "Error" "sequencer_auto_inst_init.c ..." "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1712552751963 ""}
{ "Error" "sequencer_auto.h ..." "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1712552751964 ""}
{ "Error" "sequencer_auto.h ..." "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing sequencer" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing sequencer" 0 0 "Shell" 0 -1 1712552751964 ""}
{ "Error" "sequencer_auto_h.sv ..." "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing .." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Writing .." 0 0 "Shell" 0 -1 1712552751964 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Microcode compilation successful" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Info: Microcode compilation successful" 0 0 "Shell" 0 -1 1712552751964 ""}
{ "Error" "nios2-bsp hal sequencer_bsp .. --default_sections_mapping sequencer_mem --use_bootloader DONT_CHANGE" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: D:/intelfpga_lite/18.1/quartus/../nios2eds/sdk2/bin" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: D:/intelfpga_lite/18.1/quartus/../nios2eds/sdk2/bin" 0 0 "Shell" 0 -1 1712552751964 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Please enable the Virtual Machine Platform Windows feature and ensure virtualization is enabled in the BIOS." {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: Please enable the Virtual Machine Platform Windows feature and ensure virtualization is enabled in the BIOS." 0 0 "Shell" 0 -1 1712552751965 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0:" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0:" 0 0 "Shell" 0 -1 1712552751965 ""}
{ "Error" "wsl2-install" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: For information please visit https://aka.ms" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: For information please visit https://aka.ms" 0 0 "Shell" 0 -1 1712552751965 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0:" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0:" 0 0 "Shell" 0 -1 1712552751965 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: child process exited abnormally" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: child process exited abnormally" 0 0 "Shell" 0 -1 1712552751965 ""}
{ "Error" "hps_sequencer_mem.hex" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: add_fileset_file: No such file C:/Users/45EB~1/AppData/Local/Temp/alt9821_5908465927160317650.dir/0006_s0_gen" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: s0: add_fileset_file: No such file C:/Users/45EB~1/AppData/Local/Temp/alt9821_5908465927160317650.dir/0006_s0_gen" 0 0 "Shell" 0 -1 1712552751965 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: while executing" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: while executing" 0 0 "Shell" 0 -1 1712552751966 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: \"add_fileset_file \$file_name \[::alt_mem_if::util::hwtcl_utils::get_file_type \$file_name 0\] PATH \$file_pathname\"" 0 0 "Shell" 0 -1 1712552751966 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: (\"foreach\" body line 4)" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: (\"foreach\" body line 4)" 0 0 "Shell" 0 -1 1712552751966 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1712552751966 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: \"foreach file_pathname \$return_files_sw \{" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: \"foreach file_pathname \$return_files_sw \{" 0 0 "Shell" 0 -1 1712552751966 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces:         _dprint 1 \"Preparing to add \$file_pathname\"" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces:         _dprint 1 \"Preparing to add \$file_pathname\"" 0 0 "Shell" 0 -1 1712552751967 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces:         set file_name \[file tail \$file_pathname\]" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces:         set file_name \[file tail \$file_pathname\]" 0 0 "Shell" 0 -1 1712552751967 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces:         add_fileset_file \$...\"" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces:         add_fileset_file \$...\"" 0 0 "Shell" 0 -1 1712552751967 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: (procedure \"generate_sw\" line 18)" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: (procedure \"generate_sw\" line 18)" 0 0 "Shell" 0 -1 1712552751967 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1712552751967 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: \"generate_sw \$name \$fileset\"" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: \"generate_sw \$name \$fileset\"" 0 0 "Shell" 0 -1 1712552751967 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: (procedure \"generate_files\" line 37)" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: (procedure \"generate_files\" line 37)" 0 0 "Shell" 0 -1 1712552751968 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1712552751968 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: \"generate_files \$name SIM_VERILOG\"" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: \"generate_files \$name SIM_VERILOG\"" 0 0 "Shell" 0 -1 1712552751968 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: (procedure \"generate_verilog_sim\" line 3)" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: (procedure \"generate_verilog_sim\" line 3)" 0 0 "Shell" 0 -1 1712552751968 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: invoked from within" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: invoked from within" 0 0 "Shell" 0 -1 1712552751968 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: \"generate_verilog_sim altera_mem_if_hhp_qseq_top\"" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: \"generate_verilog_sim altera_mem_if_hhp_qseq_top\"" 0 0 "Shell" 0 -1 1712552751968 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Info: s0: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"s0\"" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Info: s0: \"hps_sdram\" instantiated altera_mem_if_hhp_ddr3_qseq \"s0\"" 0 0 "Shell" 0 -1 1712552751969 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: Generation stopped, 10 or more modules remaining" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Error: Generation stopped, 10 or more modules remaining" 0 0 "Shell" 0 -1 1712552751969 ""}
{ "Error" "" "" "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Info: hps_sdram: Done \"hps_sdram\" with 16 modules, 61 files" {  } {  } 0 0 "2024.04.08.08:05:51 Error: fpga_interfaces: 2024.04.08.08:05:51 Info: hps_sdram: Done \"hps_sdram\" with 16 modules, 61 files" 0 0 "Shell" 0 -1 1712552751969 ""}
{ "Info" "" "" "2024.04.08.08:05:52 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2024.04.08.08:05:52 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1712552752615 ""}
{ "Error" "" "" "2024.04.08.08:05:52 Error: Generation stopped, 196 or more modules remaining" {  } {  } 0 0 "2024.04.08.08:05:52 Error: Generation stopped, 196 or more modules remaining" 0 0 "Shell" 0 -1 1712552752640 ""}
{ "Info" "" "" "2024.04.08.08:05:52 Info: soc_system: Done \"soc_system\" with 79 modules, 121 files" {  } {  } 0 0 "2024.04.08.08:05:52 Info: soc_system: Done \"soc_system\" with 79 modules, 121 files" 0 0 "Shell" 0 -1 1712552752640 ""}
{ "Error" "" "" "2024.04.08.08:05:52 Error: qsys-generate failed with exit code 1: 101 Errors, 11 Warnings" {  } {  } 0 0 "2024.04.08.08:05:52 Error: qsys-generate failed with exit code 1: 101 Errors, 11 Warnings" 0 0 "Shell" 0 -1 1712552752704 ""}
{ "Info" "" "" "2024.04.08.08:05:52 Info: Finished: Create simulation model" {  } {  } 0 0 "2024.04.08.08:05:52 Info: Finished: Create simulation model" 0 0 "Shell" 0 -1 1712552752704 ""}
{ "Info" "" "" "2024.04.08.08:05:52 Info: Starting: Create Modelsim Project." {  } {  } 0 0 "2024.04.08.08:05:52 Info: Starting: Create Modelsim Project." 0 0 "Shell" 0 -1 1712552752704 ""}
{ "Info" " --use-relative-paths=true" "" "2024.04.08.08:05:52 Info: sim-script-gen --spd=D:\\dev\\FPGA-Drone\\my_first_hps-fpga\\Soc_system_clean\\soc_system\\soc_system.spd --output-directory=D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation" {  } {  } 0 0 "2024.04.08.08:05:52 Info: sim-script-gen --spd=D:\\dev\\FPGA-Drone\\my_first_hps-fpga\\Soc_system_clean\\soc_system\\soc_system.spd --output-directory=D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation" 0 0 "Shell" 0 -1 1712552752704 ""}
{ "Info" " --use-relative-paths=true" "" "2024.04.08.08:05:52 Info: Doing: ip-make-simscript --spd=D:\\dev\\FPGA-Drone\\my_first_hps-fpga\\Soc_system_clean\\soc_system\\soc_system.spd --output-directory=D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation" {  } {  } 0 0 "2024.04.08.08:05:52 Info: Doing: ip-make-simscript --spd=D:\\dev\\FPGA-Drone\\my_first_hps-fpga\\Soc_system_clean\\soc_system\\soc_system.spd --output-directory=D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation" 0 0 "Shell" 0 -1 1712552752707 ""}
{ "Info" " directory:" "" "2024.04.08.08:05:54 Info: Generating the following file(s) for MODELSIM simulator in D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation" {  } {  } 0 0 "2024.04.08.08:05:54 Info: Generating the following file(s) for MODELSIM simulator in D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation" 0 0 "Shell" 0 -1 1712552754969 ""}
{ "Info" "msim_setup.tcl" "" "2024.04.08.08:05:54 Info:     mentor" {  } {  } 0 0 "2024.04.08.08:05:54 Info:     mentor" 0 0 "Shell" 0 -1 1712552754997 ""}
{ "Info" "altera_syn_attributes.vhd is required for simulation" "" "2024.04.08.08:05:55 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Skipping VCS script generation since VHDL file \$QUARTUS_INSTALL_DIR/eda/sim_lib" 0 0 "Shell" 0 -1 1712552755000 ""}
{ "Info" " directory:" "" "2024.04.08.08:05:55 Info: Generating the following file(s) for VCSMX simulator in D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Generating the following file(s) for VCSMX simulator in D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation" 0 0 "Shell" 0 -1 1712552755013 ""}
{ "Info" "synopsys_sim.setup" "" "2024.04.08.08:05:55 Info:     synopsys/vcsmx" {  } {  } 0 0 "2024.04.08.08:05:55 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1712552755015 ""}
{ "Info" "vcsmx_setup.sh" "" "2024.04.08.08:05:55 Info:     synopsys/vcsmx" {  } {  } 0 0 "2024.04.08.08:05:55 Info:     synopsys/vcsmx" 0 0 "Shell" 0 -1 1712552755015 ""}
{ "Info" " directory:" "" "2024.04.08.08:05:55 Info: Generating the following file(s) for NCSIM simulator in D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Generating the following file(s) for NCSIM simulator in D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation" 0 0 "Shell" 0 -1 1712552755064 ""}
{ "Info" "cds.lib" "" "2024.04.08.08:05:55 Info:     cadence" {  } {  } 0 0 "2024.04.08.08:05:55 Info:     cadence" 0 0 "Shell" 0 -1 1712552755065 ""}
{ "Info" "hdl.var" "" "2024.04.08.08:05:55 Info:     cadence" {  } {  } 0 0 "2024.04.08.08:05:55 Info:     cadence" 0 0 "Shell" 0 -1 1712552755077 ""}
{ "Info" "ncsim_setup.sh" "" "2024.04.08.08:05:55 Info:     cadence" {  } {  } 0 0 "2024.04.08.08:05:55 Info:     cadence" 0 0 "Shell" 0 -1 1712552755078 ""}
{ "Info" " directory" "" "2024.04.08.08:05:55 Info:     30 .cds.lib files in cadence/cds_libs" {  } {  } 0 0 "2024.04.08.08:05:55 Info:     30 .cds.lib files in cadence/cds_libs" 0 0 "Shell" 0 -1 1712552755078 ""}
{ "Info" " directory:" "" "2024.04.08.08:05:55 Info: Generating the following file(s) for RIVIERA simulator in D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Generating the following file(s) for RIVIERA simulator in D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation" 0 0 "Shell" 0 -1 1712552755082 ""}
{ "Info" "rivierapro_setup.tcl" "" "2024.04.08.08:05:55 Info:     aldec" {  } {  } 0 0 "2024.04.08.08:05:55 Info:     aldec" 0 0 "Shell" 0 -1 1712552755083 ""}
{ "Info" "." "" "2024.04.08.08:05:55 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation" {  } {  } 0 0 "2024.04.08.08:05:55 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/simulation" 0 0 "Shell" 0 -1 1712552755083 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." {  } {  } 0 0 "2024.04.08.08:05:55 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project." 0 0 "Shell" 0 -1 1712552755083 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Finished: Create Modelsim Project." {  } {  } 0 0 "2024.04.08.08:05:55 Info: Finished: Create Modelsim Project." 0 0 "Shell" 0 -1 1712552755083 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Starting: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Starting: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1712552755083 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: qsys-generate D:\\dev\\FPGA-Drone\\my_first_hps-fpga\\Soc_system_clean\\soc_system.qsys --block-symbol-file --output-directory=D:\\dev\\FPGA-Drone\\my_first_hps-fpga\\Soc_system_clean\\soc_system --family=\"Cyclone V\" --part=5CSEMA4U23C6" {  } {  } 0 0 "2024.04.08.08:05:55 Info: qsys-generate D:\\dev\\FPGA-Drone\\my_first_hps-fpga\\Soc_system_clean\\soc_system.qsys --block-symbol-file --output-directory=D:\\dev\\FPGA-Drone\\my_first_hps-fpga\\Soc_system_clean\\soc_system --family=\"Cyclone V\" --part=5CSEMA4U23C6" 0 0 "Shell" 0 -1 1712552755084 ""}
{ "Info" "soc_system.qsys" "" "2024.04.08.08:05:55 Info: Loading Soc_system_clean" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Loading Soc_system_clean" 0 0 "Shell" 0 -1 1712552755085 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Reading input file" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Reading input file" 0 0 "Shell" 0 -1 1712552755537 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Adding MemoryDMA \[altera_avalon_sgdma 18.1\]" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Adding MemoryDMA \[altera_avalon_sgdma 18.1\]" 0 0 "Shell" 0 -1 1712552755539 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing module MemoryDMA" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing module MemoryDMA" 0 0 "Shell" 0 -1 1712552755539 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1712552755539 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing module clk_0" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1712552755539 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Adding dma_0 \[altera_avalon_dma 18.1\]" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Adding dma_0 \[altera_avalon_dma 18.1\]" 0 0 "Shell" 0 -1 1712552755539 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing module dma_0" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing module dma_0" 0 0 "Shell" 0 -1 1712552755539 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1712552755540 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1712552755540 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1712552755540 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing module hps_0" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1712552755541 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1712552755545 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1712552755545 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Adding intr_capturer_0 \[intr_capturer 1.0\]" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Adding intr_capturer_0 \[intr_capturer 1.0\]" 0 0 "Shell" 0 -1 1712552755545 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1712552755545 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1712552755545 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1712552755545 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Adding mm_clock_crossing_bridge_0 \[altera_avalon_mm_clock_crossing_bridge 18.1\]" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Adding mm_clock_crossing_bridge_0 \[altera_avalon_mm_clock_crossing_bridge 18.1\]" 0 0 "Shell" 0 -1 1712552755546 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing module mm_clock_crossing_bridge_0" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing module mm_clock_crossing_bridge_0" 0 0 "Shell" 0 -1 1712552755546 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Adding myBus \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Adding myBus \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1712552755546 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing module myBus" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing module myBus" 0 0 "Shell" 0 -1 1712552755546 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1712552755546 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1712552755547 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1712552755547 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing module onchip_memory2_1" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing module onchip_memory2_1" 0 0 "Shell" 0 -1 1712552755547 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Adding pio_led \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Adding pio_led \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1712552755547 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing module pio_led" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1712552755548 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Adding pio_reg1 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Adding pio_reg1 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1712552755548 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing module pio_reg1" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing module pio_reg1" 0 0 "Shell" 0 -1 1712552755548 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Adding pio_reg2 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Adding pio_reg2 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1712552755548 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing module pio_reg2" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing module pio_reg2" 0 0 "Shell" 0 -1 1712552755548 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Adding pio_reg3 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Adding pio_reg3 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1712552755548 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing module pio_reg3" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing module pio_reg3" 0 0 "Shell" 0 -1 1712552755549 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Adding pll_0 \[altera_pll 18.1\]" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Adding pll_0 \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1712552755549 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing module pll_0" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing module pll_0" 0 0 "Shell" 0 -1 1712552755549 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1712552755550 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1712552755550 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Building connections" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Building connections" 0 0 "Shell" 0 -1 1712552755550 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Parameterizing connections" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1712552755551 ""}
{ "Info" "" "" "2024.04.08.08:05:55 Info: Validating" {  } {  } 0 0 "2024.04.08.08:05:55 Info: Validating" 0 0 "Shell" 0 -1 1712552755552 ""}
{ "Info" "" "" "2024.04.08.08:06:02 Info: Done reading input file" {  } {  } 0 0 "2024.04.08.08:06:02 Info: Done reading input file" 0 0 "Shell" 0 -1 1712552762783 ""}
{ "Info" "" "" "2024.04.08.08:06:06 Info: soc_system.MemoryDMA: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2024.04.08.08:06:06 Info: soc_system.MemoryDMA: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1712552766430 ""}
{ "Info" "" "" "2024.04.08.08:06:06 Info: soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2024.04.08.08:06:06 Info: soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1712552766430 ""}
{ "Info" "" "" "2024.04.08.08:06:06 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2024.04.08.08:06:06 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1712552766430 ""}
{ "Info" "" "" "2024.04.08.08:06:06 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2024.04.08.08:06:06 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1712552766430 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2024.04.08.08:06:06 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2024.04.08.08:06:06 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1712552766431 ""}
{ "Warning" "" "" "2024.04.08.08:06:06 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2024.04.08.08:06:06 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1712552766431 ""}
{ "Info" "" "" "2024.04.08.08:06:06 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.04.08.08:06:06 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1712552766432 ""}
{ "Info" "" "" "2024.04.08.08:06:06 Info: soc_system.pio_reg3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.04.08.08:06:06 Info: soc_system.pio_reg3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1712552766432 ""}
{ "Info" "" "" "2024.04.08.08:06:06 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2024.04.08.08:06:06 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1712552766432 ""}
{ "Info" "" "" "2024.04.08.08:06:06 Info: soc_system.pll_0: Able to implement PLL with user settings" {  } {  } 0 0 "2024.04.08.08:06:06 Info: soc_system.pll_0: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1712552766432 ""}
{ "Info" "" "" "2024.04.08.08:06:06 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2024.04.08.08:06:06 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1712552766432 ""}
{ "Info" "" "" "2024.04.08.08:06:06 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2024.04.08.08:06:06 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1712552766432 ""}
{ "Warning" "" "" "2024.04.08.08:06:06 Warning: soc_system.pll_0: pll_0.locked must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.04.08.08:06:06 Warning: soc_system.pll_0: pll_0.locked must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1712552766433 ""}
{ "Warning" "" "" "2024.04.08.08:06:06 Warning: soc_system.MemoryDMA: Interrupt sender MemoryDMA.csr_irq is not connected to an interrupt receiver" {  } {  } 0 0 "2024.04.08.08:06:06 Warning: soc_system.MemoryDMA: Interrupt sender MemoryDMA.csr_irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1712552766433 ""}
{ "Warning" "" "" "2024.04.08.08:06:06 Warning: soc_system.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver" {  } {  } 0 0 "2024.04.08.08:06:06 Warning: soc_system.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1712552766433 ""}
{ "Info" "" "" "2024.04.08.08:06:06 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.04.08.08:06:06 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1712552766892 ""}
{ "Info" "" "" "2024.04.08.08:06:06 Info: Finished: Create block symbol file (.bsf)" {  } {  } 0 0 "2024.04.08.08:06:06 Info: Finished: Create block symbol file (.bsf)" 0 0 "Shell" 0 -1 1712552766892 ""}
{ "Info" "" "" "2024.04.08.08:06:06 Info:" {  } {  } 0 0 "2024.04.08.08:06:06 Info:" 0 0 "Shell" 0 -1 1712552766892 ""}
{ "Info" "" "" "2024.04.08.08:06:06 Info: Starting: Create HDL design files for synthesis" {  } {  } 0 0 "2024.04.08.08:06:06 Info: Starting: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1712552766892 ""}
{ "Info" "" "" "2024.04.08.08:06:06 Info: qsys-generate D:\\dev\\FPGA-Drone\\my_first_hps-fpga\\Soc_system_clean\\soc_system.qsys --synthesis=VHDL --output-directory=D:\\dev\\FPGA-Drone\\my_first_hps-fpga\\Soc_system_clean\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEMA4U23C6" {  } {  } 0 0 "2024.04.08.08:06:06 Info: qsys-generate D:\\dev\\FPGA-Drone\\my_first_hps-fpga\\Soc_system_clean\\soc_system.qsys --synthesis=VHDL --output-directory=D:\\dev\\FPGA-Drone\\my_first_hps-fpga\\Soc_system_clean\\soc_system\\synthesis --family=\"Cyclone V\" --part=5CSEMA4U23C6" 0 0 "Shell" 0 -1 1712552766892 ""}
{ "Info" "soc_system.qsys" "" "2024.04.08.08:06:06 Info: Loading Soc_system_clean" {  } {  } 0 0 "2024.04.08.08:06:06 Info: Loading Soc_system_clean" 0 0 "Shell" 0 -1 1712552766894 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Reading input file" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Reading input file" 0 0 "Shell" 0 -1 1712552767312 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Adding MemoryDMA \[altera_avalon_sgdma 18.1\]" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Adding MemoryDMA \[altera_avalon_sgdma 18.1\]" 0 0 "Shell" 0 -1 1712552767313 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing module MemoryDMA" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing module MemoryDMA" 0 0 "Shell" 0 -1 1712552767313 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Adding clk_0 \[clock_source 18.1\]" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Adding clk_0 \[clock_source 18.1\]" 0 0 "Shell" 0 -1 1712552767314 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing module clk_0" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing module clk_0" 0 0 "Shell" 0 -1 1712552767314 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Adding dma_0 \[altera_avalon_dma 18.1\]" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Adding dma_0 \[altera_avalon_dma 18.1\]" 0 0 "Shell" 0 -1 1712552767314 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing module dma_0" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing module dma_0" 0 0 "Shell" 0 -1 1712552767314 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Adding fpga_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1712552767314 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing module fpga_only_master" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing module fpga_only_master" 0 0 "Shell" 0 -1 1712552767314 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Adding hps_0 \[altera_hps 18.1\]" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Adding hps_0 \[altera_hps 18.1\]" 0 0 "Shell" 0 -1 1712552767314 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing module hps_0" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing module hps_0" 0 0 "Shell" 0 -1 1712552767316 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Adding hps_only_master \[altera_jtag_avalon_master 18.1\]" 0 0 "Shell" 0 -1 1712552767318 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing module hps_only_master" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing module hps_only_master" 0 0 "Shell" 0 -1 1712552767318 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Adding intr_capturer_0 \[intr_capturer 1.0\]" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Adding intr_capturer_0 \[intr_capturer 1.0\]" 0 0 "Shell" 0 -1 1712552767318 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing module intr_capturer_0" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing module intr_capturer_0" 0 0 "Shell" 0 -1 1712552767318 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Adding jtag_uart \[altera_avalon_jtag_uart 18.1\]" 0 0 "Shell" 0 -1 1712552767318 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing module jtag_uart" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing module jtag_uart" 0 0 "Shell" 0 -1 1712552767318 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Adding mm_clock_crossing_bridge_0 \[altera_avalon_mm_clock_crossing_bridge 18.1\]" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Adding mm_clock_crossing_bridge_0 \[altera_avalon_mm_clock_crossing_bridge 18.1\]" 0 0 "Shell" 0 -1 1712552767319 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing module mm_clock_crossing_bridge_0" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing module mm_clock_crossing_bridge_0" 0 0 "Shell" 0 -1 1712552767319 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Adding myBus \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Adding myBus \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1712552767319 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing module myBus" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing module myBus" 0 0 "Shell" 0 -1 1712552767319 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Adding onchip_memory2_0 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1712552767319 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing module onchip_memory2_0" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing module onchip_memory2_0" 0 0 "Shell" 0 -1 1712552767319 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 18.1\]" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Adding onchip_memory2_1 \[altera_avalon_onchip_memory2 18.1\]" 0 0 "Shell" 0 -1 1712552767319 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing module onchip_memory2_1" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing module onchip_memory2_1" 0 0 "Shell" 0 -1 1712552767319 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Adding pio_led \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Adding pio_led \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1712552767320 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing module pio_led" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing module pio_led" 0 0 "Shell" 0 -1 1712552767320 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Adding pio_reg1 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Adding pio_reg1 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1712552767320 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing module pio_reg1" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing module pio_reg1" 0 0 "Shell" 0 -1 1712552767320 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Adding pio_reg2 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Adding pio_reg2 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1712552767320 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing module pio_reg2" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing module pio_reg2" 0 0 "Shell" 0 -1 1712552767320 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Adding pio_reg3 \[altera_avalon_pio 18.1\]" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Adding pio_reg3 \[altera_avalon_pio 18.1\]" 0 0 "Shell" 0 -1 1712552767320 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing module pio_reg3" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing module pio_reg3" 0 0 "Shell" 0 -1 1712552767320 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Adding pll_0 \[altera_pll 18.1\]" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Adding pll_0 \[altera_pll 18.1\]" 0 0 "Shell" 0 -1 1712552767321 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing module pll_0" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing module pll_0" 0 0 "Shell" 0 -1 1712552767321 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Adding sysid_qsys \[altera_avalon_sysid_qsys 18.1\]" 0 0 "Shell" 0 -1 1712552767322 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing module sysid_qsys" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing module sysid_qsys" 0 0 "Shell" 0 -1 1712552767322 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Building connections" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Building connections" 0 0 "Shell" 0 -1 1712552767322 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Parameterizing connections" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Parameterizing connections" 0 0 "Shell" 0 -1 1712552767323 ""}
{ "Info" "" "" "2024.04.08.08:06:07 Info: Validating" {  } {  } 0 0 "2024.04.08.08:06:07 Info: Validating" 0 0 "Shell" 0 -1 1712552767324 ""}
{ "Info" "" "" "2024.04.08.08:06:14 Info: Done reading input file" {  } {  } 0 0 "2024.04.08.08:06:14 Info: Done reading input file" 0 0 "Shell" 0 -1 1712552774491 ""}
{ "Info" "" "" "2024.04.08.08:06:18 Info: soc_system.MemoryDMA: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2024.04.08.08:06:18 Info: soc_system.MemoryDMA: Scatter-Gather DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1712552778072 ""}
{ "Info" "" "" "2024.04.08.08:06:18 Info: soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." {  } {  } 0 0 "2024.04.08.08:06:18 Info: soc_system.dma_0: DMA Controller will only be supported in Quartus Prime Standard Edition in the future release." 0 0 "Shell" 0 -1 1712552778072 ""}
{ "Info" "" "" "2024.04.08.08:06:18 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2024.04.08.08:06:18 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1712552778072 ""}
{ "Info" "" "" "2024.04.08.08:06:18 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2024.04.08.08:06:18 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1712552778073 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2024.04.08.08:06:18 Warning: soc_system.hps_0: \"Configuration" {  } {  } 0 0 "2024.04.08.08:06:18 Warning: soc_system.hps_0: \"Configuration" 0 0 "Shell" 0 -1 1712552778073 ""}
{ "Warning" "" "" "2024.04.08.08:06:18 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2024.04.08.08:06:18 Warning: soc_system.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1712552778073 ""}
{ "Info" "" "" "2024.04.08.08:06:18 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" {  } {  } 0 0 "2024.04.08.08:06:18 Info: soc_system.jtag_uart: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board" 0 0 "Shell" 0 -1 1712552778074 ""}
{ "Info" "" "" "2024.04.08.08:06:18 Info: soc_system.pio_reg3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." {  } {  } 0 0 "2024.04.08.08:06:18 Info: soc_system.pio_reg3: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation." 0 0 "Shell" 0 -1 1712552778074 ""}
{ "Info" "" "" "2024.04.08.08:06:18 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" {  } {  } 0 0 "2024.04.08.08:06:18 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..800.0 MHz" 0 0 "Shell" 0 -1 1712552778074 ""}
{ "Info" "" "" "2024.04.08.08:06:18 Info: soc_system.pll_0: Able to implement PLL with user settings" {  } {  } 0 0 "2024.04.08.08:06:18 Info: soc_system.pll_0: Able to implement PLL with user settings" 0 0 "Shell" 0 -1 1712552778074 ""}
{ "Info" "" "" "2024.04.08.08:06:18 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" {  } {  } 0 0 "2024.04.08.08:06:18 Info: soc_system.sysid_qsys: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID" 0 0 "Shell" 0 -1 1712552778074 ""}
{ "Info" "" "" "2024.04.08.08:06:18 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." {  } {  } 0 0 "2024.04.08.08:06:18 Info: soc_system.sysid_qsys: Time stamp will be automatically updated when this component is generated." 0 0 "Shell" 0 -1 1712552778074 ""}
{ "Warning" "" "" "2024.04.08.08:06:18 Warning: soc_system.pll_0: pll_0.locked must be exported, or connected to a matching conduit." {  } {  } 0 0 "2024.04.08.08:06:18 Warning: soc_system.pll_0: pll_0.locked must be exported, or connected to a matching conduit." 0 0 "Shell" 0 -1 1712552778075 ""}
{ "Warning" "" "" "2024.04.08.08:06:18 Warning: soc_system.MemoryDMA: Interrupt sender MemoryDMA.csr_irq is not connected to an interrupt receiver" {  } {  } 0 0 "2024.04.08.08:06:18 Warning: soc_system.MemoryDMA: Interrupt sender MemoryDMA.csr_irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1712552778075 ""}
{ "Warning" "" "" "2024.04.08.08:06:18 Warning: soc_system.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver" {  } {  } 0 0 "2024.04.08.08:06:18 Warning: soc_system.dma_0: Interrupt sender dma_0.irq is not connected to an interrupt receiver" 0 0 "Shell" 0 -1 1712552778075 ""}
{ "Info" "" "" "2024.04.08.08:06:20 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" {  } {  } 0 0 "2024.04.08.08:06:20 Info: soc_system: Generating soc_system \"soc_system\" for QUARTUS_SYNTH" 0 0 "Shell" 0 -1 1712552780178 ""}
{ "Info" "" "" "2024.04.08.08:06:27 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2024.04.08.08:06:27 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has waitrequest signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1712552787694 ""}
{ "Info" "" "" "2024.04.08.08:06:27 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2024.04.08.08:06:27 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has readdatavalid signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1712552787694 ""}
{ "Info" "" "" "2024.04.08.08:06:27 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2024.04.08.08:06:27 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has burstcount signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1712552787694 ""}
{ "Info" "" "" "2024.04.08.08:06:27 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has address signal 4 bit wide, but the slave is 2 bit wide." {  } {  } 0 0 "2024.04.08.08:06:27 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has address signal 4 bit wide, but the slave is 2 bit wide." 0 0 "Shell" 0 -1 1712552787694 ""}
{ "Info" "" "" "2024.04.08.08:06:27 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2024.04.08.08:06:27 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has read signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1712552787694 ""}
{ "Info" "" "" "2024.04.08.08:06:27 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2024.04.08.08:06:27 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has byteenable signal 4 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1712552787694 ""}
{ "Info" "" "" "2024.04.08.08:06:27 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide." {  } {  } 0 0 "2024.04.08.08:06:27 Info: Interconnect is inserted between master mm_clock_crossing_bridge_0.m0 and slave myBus.s1 because the master has debugaccess signal 1 bit wide, but the slave is 0 bit wide." 0 0 "Shell" 0 -1 1712552787694 ""}
{ "Warning" "" "" "2024.04.08.08:06:28 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" {  } {  } 0 0 "2024.04.08.08:06:28 Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender" 0 0 "Shell" 0 -1 1712552788183 ""}
{ "Warning" "" "" "2024.04.08.08:06:28 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" {  } {  } 0 0 "2024.04.08.08:06:28 Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender" 0 0 "Shell" 0 -1 1712552788183 ""}
{ "Warning" "" "" "2024.04.08.08:06:28 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" {  } {  } 0 0 "2024.04.08.08:06:28 Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1712552788184 ""}
{ "Warning" "" "" "2024.04.08.08:06:28 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" {  } {  } 0 0 "2024.04.08.08:06:28 Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender" 0 0 "Shell" 0 -1 1712552788184 ""}
{ "Info" "" "" "2024.04.08.08:06:34 Info: MemoryDMA: Starting RTL generation for module 'soc_system_MemoryDMA'" {  } {  } 0 0 "2024.04.08.08:06:34 Info: MemoryDMA: Starting RTL generation for module 'soc_system_MemoryDMA'" 0 0 "Shell" 0 -1 1712552794496 ""}
{ "Info" "soc_system_MemoryDMA_component_configuration.pl  --do_build_sim=0  ]" "" "2024.04.08.08:06:34 Info: MemoryDMA:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=soc_system_MemoryDMA --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0027_MemoryDMA_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0027_MemoryDMA_gen/" {  } {  } 0 0 "2024.04.08.08:06:34 Info: MemoryDMA:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_sgdma/generate_rtl.pl --name=soc_system_MemoryDMA --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0027_MemoryDMA_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0027_MemoryDMA_gen/" 0 0 "Shell" 0 -1 1712552794496 ""}
{ "Info" "" "" "2024.04.08.08:06:35 Info: MemoryDMA: Done RTL generation for module 'soc_system_MemoryDMA'" {  } {  } 0 0 "2024.04.08.08:06:35 Info: MemoryDMA: Done RTL generation for module 'soc_system_MemoryDMA'" 0 0 "Shell" 0 -1 1712552795531 ""}
{ "Info" "" "" "2024.04.08.08:06:35 Info: MemoryDMA: \"soc_system\" instantiated altera_avalon_sgdma \"MemoryDMA\"" {  } {  } 0 0 "2024.04.08.08:06:35 Info: MemoryDMA: \"soc_system\" instantiated altera_avalon_sgdma \"MemoryDMA\"" 0 0 "Shell" 0 -1 1712552795552 ""}
{ "Info" "" "" "2024.04.08.08:06:35 Info: dma_0: softresetEnable = 1" {  } {  } 0 0 "2024.04.08.08:06:35 Info: dma_0: softresetEnable = 1" 0 0 "Shell" 0 -1 1712552795563 ""}
{ "Info" "" "" "2024.04.08.08:06:35 Info: dma_0: Starting RTL generation for module 'soc_system_dma_0'" {  } {  } 0 0 "2024.04.08.08:06:35 Info: dma_0: Starting RTL generation for module 'soc_system_dma_0'" 0 0 "Shell" 0 -1 1712552795566 ""}
{ "Info" "soc_system_dma_0_component_configuration.pl  --do_build_sim=0  ]" "" "2024.04.08.08:06:35 Info: dma_0:   Generation command is \[exec D:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=soc_system_dma_0 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0028_dma_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0028_dma_0_gen/" {  } {  } 0 0 "2024.04.08.08:06:35 Info: dma_0:   Generation command is \[exec D:/intelFPGA_lite/18.1/quartus/bin64//perl/bin/perl.exe -I D:/intelFPGA_lite/18.1/quartus/bin64//perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_dma/generate_rtl.pl --name=soc_system_dma_0 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0028_dma_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0028_dma_0_gen/" 0 0 "Shell" 0 -1 1712552795566 ""}
{ "Info" "" "" "2024.04.08.08:06:36 Info: dma_0: # 2024.04.08 08:06:35 (*)   soc_system_dma_0: allowing these transactions: doubleword, word, hw, byte_access" {  } {  } 0 0 "2024.04.08.08:06:36 Info: dma_0: # 2024.04.08 08:06:35 (*)   soc_system_dma_0: allowing these transactions: doubleword, word, hw, byte_access" 0 0 "Shell" 0 -1 1712552796036 ""}
{ "Info" "" "" "2024.04.08.08:06:36 Info: dma_0: Done RTL generation for module 'soc_system_dma_0'" {  } {  } 0 0 "2024.04.08.08:06:36 Info: dma_0: Done RTL generation for module 'soc_system_dma_0'" 0 0 "Shell" 0 -1 1712552796036 ""}
{ "Info" "" "" "2024.04.08.08:06:36 Info: dma_0: \"soc_system\" instantiated altera_avalon_dma \"dma_0\"" {  } {  } 0 0 "2024.04.08.08:06:36 Info: dma_0: \"soc_system\" instantiated altera_avalon_dma \"dma_0\"" 0 0 "Shell" 0 -1 1712552796049 ""}
{ "Info" "" "" "2024.04.08.08:06:36 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" {  } {  } 0 0 "2024.04.08.08:06:36 Info: fpga_only_master: \"soc_system\" instantiated altera_jtag_avalon_master \"fpga_only_master\"" 0 0 "Shell" 0 -1 1712552796917 ""}
{ "Info" "" "" "2024.04.08.08:06:36 Info: hps_0: \"Running  for module: hps_0\"" {  } {  } 0 0 "2024.04.08.08:06:36 Info: hps_0: \"Running  for module: hps_0\"" 0 0 "Shell" 0 -1 1712552796918 ""}
{ "Info" "" "" "2024.04.08.08:06:37 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" {  } {  } 0 0 "2024.04.08.08:06:37 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73" 0 0 "Shell" 0 -1 1712552797411 ""}
{ "Info" "" "" "2024.04.08.08:06:37 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" {  } {  } 0 0 "2024.04.08.08:06:37 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39" 0 0 "Shell" 0 -1 1712552797788 ""}
{ "Warning" "HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz" "" "2024.04.08.08:06:37 Warning: hps_0: \"Configuration" {  } {  } 0 0 "2024.04.08.08:06:37 Warning: hps_0: \"Configuration" 0 0 "Shell" 0 -1 1712552797790 ""}
{ "Warning" "" "" "2024.04.08.08:06:37 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." {  } {  } 0 0 "2024.04.08.08:06:37 Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies." 0 0 "Shell" 0 -1 1712552797791 ""}
{ "Info" "" "" "2024.04.08.08:06:40 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" {  } {  } 0 0 "2024.04.08.08:06:40 Info: hps_0: \"soc_system\" instantiated altera_hps \"hps_0\"" 0 0 "Shell" 0 -1 1712552800148 ""}
{ "Info" "" "" "2024.04.08.08:06:40 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" {  } {  } 0 0 "2024.04.08.08:06:40 Info: intr_capturer_0: \"soc_system\" instantiated intr_capturer \"intr_capturer_0\"" 0 0 "Shell" 0 -1 1712552800162 ""}
{ "Info" "" "" "2024.04.08.08:06:40 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2024.04.08.08:06:40 Info: jtag_uart: Starting RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1712552800165 ""}
{ "Info" "soc_system_jtag_uart_component_configuration.pl  --do_build_sim=0  ]" "" "2024.04.08.08:06:40 Info: jtag_uart:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0030_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0030_jtag_uart_gen/" {  } {  } 0 0 "2024.04.08.08:06:40 Info: jtag_uart:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=soc_system_jtag_uart --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0030_jtag_uart_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0030_jtag_uart_gen/" 0 0 "Shell" 0 -1 1712552800165 ""}
{ "Info" "" "" "2024.04.08.08:06:40 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" {  } {  } 0 0 "2024.04.08.08:06:40 Info: jtag_uart: Done RTL generation for module 'soc_system_jtag_uart'" 0 0 "Shell" 0 -1 1712552800497 ""}
{ "Info" "" "" "2024.04.08.08:06:40 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" {  } {  } 0 0 "2024.04.08.08:06:40 Info: jtag_uart: \"soc_system\" instantiated altera_avalon_jtag_uart \"jtag_uart\"" 0 0 "Shell" 0 -1 1712552800509 ""}
{ "Info" "" "" "2024.04.08.08:06:40 Info: mm_clock_crossing_bridge_0: \"soc_system\" instantiated altera_avalon_mm_clock_crossing_bridge \"mm_clock_crossing_bridge_0\"" {  } {  } 0 0 "2024.04.08.08:06:40 Info: mm_clock_crossing_bridge_0: \"soc_system\" instantiated altera_avalon_mm_clock_crossing_bridge \"mm_clock_crossing_bridge_0\"" 0 0 "Shell" 0 -1 1712552800552 ""}
{ "Info" "" "" "2024.04.08.08:06:40 Info: myBus: Starting RTL generation for module 'soc_system_myBus'" {  } {  } 0 0 "2024.04.08.08:06:40 Info: myBus: Starting RTL generation for module 'soc_system_myBus'" 0 0 "Shell" 0 -1 1712552800563 ""}
{ "Info" "soc_system_myBus_component_configuration.pl  --do_build_sim=0  ]" "" "2024.04.08.08:06:40 Info: myBus:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_myBus --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0032_myBus_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0032_myBus_gen/" {  } {  } 0 0 "2024.04.08.08:06:40 Info: myBus:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_myBus --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0032_myBus_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0032_myBus_gen/" 0 0 "Shell" 0 -1 1712552800563 ""}
{ "Info" "" "" "2024.04.08.08:06:40 Info: myBus: Done RTL generation for module 'soc_system_myBus'" {  } {  } 0 0 "2024.04.08.08:06:40 Info: myBus: Done RTL generation for module 'soc_system_myBus'" 0 0 "Shell" 0 -1 1712552800776 ""}
{ "Info" "" "" "2024.04.08.08:06:40 Info: myBus: \"soc_system\" instantiated altera_avalon_pio \"myBus\"" {  } {  } 0 0 "2024.04.08.08:06:40 Info: myBus: \"soc_system\" instantiated altera_avalon_pio \"myBus\"" 0 0 "Shell" 0 -1 1712552800785 ""}
{ "Info" "" "" "2024.04.08.08:06:40 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2024.04.08.08:06:40 Info: onchip_memory2_0: Starting RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1712552800788 ""}
{ "Info" "soc_system_onchip_memory2_0_component_configuration.pl  --do_build_sim=0  ]" "" "2024.04.08.08:06:40 Info: onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0033_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0033_onchip_memory2_0_gen/" {  } {  } 0 0 "2024.04.08.08:06:40 Info: onchip_memory2_0:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_0 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0033_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0033_onchip_memory2_0_gen/" 0 0 "Shell" 0 -1 1712552800788 ""}
{ "Info" "" "" "2024.04.08.08:06:41 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" {  } {  } 0 0 "2024.04.08.08:06:41 Info: onchip_memory2_0: Done RTL generation for module 'soc_system_onchip_memory2_0'" 0 0 "Shell" 0 -1 1712552801122 ""}
{ "Info" "" "" "2024.04.08.08:06:41 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" {  } {  } 0 0 "2024.04.08.08:06:41 Info: onchip_memory2_0: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_0\"" 0 0 "Shell" 0 -1 1712552801147 ""}
{ "Info" "" "" "2024.04.08.08:06:41 Info: onchip_memory2_1: Starting RTL generation for module 'soc_system_onchip_memory2_1'" {  } {  } 0 0 "2024.04.08.08:06:41 Info: onchip_memory2_1: Starting RTL generation for module 'soc_system_onchip_memory2_1'" 0 0 "Shell" 0 -1 1712552801151 ""}
{ "Info" "soc_system_onchip_memory2_1_component_configuration.pl  --do_build_sim=0  ]" "" "2024.04.08.08:06:41 Info: onchip_memory2_1:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_1 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0034_onchip_memory2_1_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0034_onchip_memory2_1_gen/" {  } {  } 0 0 "2024.04.08.08:06:41 Info: onchip_memory2_1:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=soc_system_onchip_memory2_1 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0034_onchip_memory2_1_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0034_onchip_memory2_1_gen/" 0 0 "Shell" 0 -1 1712552801151 ""}
{ "Info" "" "" "2024.04.08.08:06:41 Info: onchip_memory2_1: Done RTL generation for module 'soc_system_onchip_memory2_1'" {  } {  } 0 0 "2024.04.08.08:06:41 Info: onchip_memory2_1: Done RTL generation for module 'soc_system_onchip_memory2_1'" 0 0 "Shell" 0 -1 1712552801501 ""}
{ "Info" "" "" "2024.04.08.08:06:41 Info: onchip_memory2_1: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\"" {  } {  } 0 0 "2024.04.08.08:06:41 Info: onchip_memory2_1: \"soc_system\" instantiated altera_avalon_onchip_memory2 \"onchip_memory2_1\"" 0 0 "Shell" 0 -1 1712552801524 ""}
{ "Info" "" "" "2024.04.08.08:06:41 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2024.04.08.08:06:41 Info: pio_led: Starting RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1712552801536 ""}
{ "Info" "soc_system_pio_led_component_configuration.pl  --do_build_sim=0  ]" "" "2024.04.08.08:06:41 Info: pio_led:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0035_pio_led_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0035_pio_led_gen/" {  } {  } 0 0 "2024.04.08.08:06:41 Info: pio_led:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_led --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0035_pio_led_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0035_pio_led_gen/" 0 0 "Shell" 0 -1 1712552801536 ""}
{ "Info" "" "" "2024.04.08.08:06:41 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" {  } {  } 0 0 "2024.04.08.08:06:41 Info: pio_led: Done RTL generation for module 'soc_system_pio_led'" 0 0 "Shell" 0 -1 1712552801746 ""}
{ "Info" "" "" "2024.04.08.08:06:41 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" {  } {  } 0 0 "2024.04.08.08:06:41 Info: pio_led: \"soc_system\" instantiated altera_avalon_pio \"pio_led\"" 0 0 "Shell" 0 -1 1712552801755 ""}
{ "Info" "" "" "2024.04.08.08:06:41 Info: pio_reg3: Starting RTL generation for module 'soc_system_pio_reg3'" {  } {  } 0 0 "2024.04.08.08:06:41 Info: pio_reg3: Starting RTL generation for module 'soc_system_pio_reg3'" 0 0 "Shell" 0 -1 1712552801759 ""}
{ "Info" "soc_system_pio_reg3_component_configuration.pl  --do_build_sim=0  ]" "" "2024.04.08.08:06:41 Info: pio_reg3:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_reg3 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0036_pio_reg3_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0036_pio_reg3_gen/" {  } {  } 0 0 "2024.04.08.08:06:41 Info: pio_reg3:   Generation command is \[exec D:/intelfpga_lite/18.1/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_lite/18.1/quartus/bin64/perl/lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/europa -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin/perl_lib -I D:/intelfpga_lite/18.1/quartus/sopc_builder/bin -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- D:/intelfpga_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=soc_system_pio_reg3 --dir=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0036_pio_reg3_gen/ --quartus_dir=D:/intelfpga_lite/18.1/quartus --verilog --config=C:/Users/45EB~1/AppData/Local/Temp/alt9821_298242698873137608.dir/0036_pio_reg3_gen/" 0 0 "Shell" 0 -1 1712552801759 ""}
{ "Info" "" "" "2024.04.08.08:06:41 Info: pio_reg3: Done RTL generation for module 'soc_system_pio_reg3'" {  } {  } 0 0 "2024.04.08.08:06:41 Info: pio_reg3: Done RTL generation for module 'soc_system_pio_reg3'" 0 0 "Shell" 0 -1 1712552801965 ""}
{ "Info" "" "" "2024.04.08.08:06:41 Info: pio_reg3: \"soc_system\" instantiated altera_avalon_pio \"pio_reg3\"" {  } {  } 0 0 "2024.04.08.08:06:41 Info: pio_reg3: \"soc_system\" instantiated altera_avalon_pio \"pio_reg3\"" 0 0 "Shell" 0 -1 1712552801976 ""}
{ "Info" "" "" "2024.04.08.08:06:42 Info: pll_0: \"soc_system\" instantiated altera_pll \"pll_0\"" {  } {  } 0 0 "2024.04.08.08:06:42 Info: pll_0: \"soc_system\" instantiated altera_pll \"pll_0\"" 0 0 "Shell" 0 -1 1712552802004 ""}
{ "Info" "" "" "2024.04.08.08:06:42 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" {  } {  } 0 0 "2024.04.08.08:06:42 Info: sysid_qsys: \"soc_system\" instantiated altera_avalon_sysid_qsys \"sysid_qsys\"" 0 0 "Shell" 0 -1 1712552802006 ""}
{ "Info" "" "" "2024.04.08.08:06:44 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" {  } {  } 0 0 "2024.04.08.08:06:44 Info: mm_interconnect_0: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_0\"" 0 0 "Shell" 0 -1 1712552804725 ""}
{ "Info" "" "" "2024.04.08.08:06:52 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:06:52 Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552812941 ""}
{ "Info" "" "" "2024.04.08.08:06:53 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:06:53 Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552813388 ""}
{ "Info" "" "" "2024.04.08.08:06:53 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:06:53 Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552813827 ""}
{ "Info" "" "" "2024.04.08.08:06:54 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:06:54 Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552814265 ""}
{ "Info" "" "" "2024.04.08.08:06:54 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:06:54 Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552814699 ""}
{ "Info" "" "" "2024.04.08.08:06:55 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:06:55 Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552815155 ""}
{ "Info" "" "" "2024.04.08.08:06:55 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:06:55 Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552815594 ""}
{ "Info" "" "" "2024.04.08.08:06:56 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:06:56 Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552816027 ""}
{ "Info" "" "" "2024.04.08.08:06:56 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:06:56 Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552816472 ""}
{ "Info" "" "" "2024.04.08.08:06:56 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:06:56 Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552816898 ""}
{ "Info" "" "" "2024.04.08.08:06:57 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:06:57 Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552817343 ""}
{ "Info" "" "" "2024.04.08.08:06:57 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" {  } {  } 0 0 "2024.04.08.08:06:57 Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0" 0 0 "Shell" 0 -1 1712552817780 ""}
{ "Info" "" "" "2024.04.08.08:07:03 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" {  } {  } 0 0 "2024.04.08.08:07:03 Info: mm_interconnect_1: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_1\"" 0 0 "Shell" 0 -1 1712552823648 ""}
{ "Info" "" "" "2024.04.08.08:07:04 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" {  } {  } 0 0 "2024.04.08.08:07:04 Info: mm_interconnect_2: \"soc_system\" instantiated altera_mm_interconnect \"mm_interconnect_2\"" 0 0 "Shell" 0 -1 1712552824948 ""}
{ "Info" "" "" "2024.04.08.08:07:04 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" {  } {  } 0 0 "2024.04.08.08:07:04 Info: irq_mapper: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper\"" 0 0 "Shell" 0 -1 1712552824951 ""}
{ "Info" "" "" "2024.04.08.08:07:04 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" {  } {  } 0 0 "2024.04.08.08:07:04 Info: irq_mapper_001: \"soc_system\" instantiated altera_irq_mapper \"irq_mapper_001\"" 0 0 "Shell" 0 -1 1712552824959 ""}
{ "Info" "" "" "2024.04.08.08:07:04 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" {  } {  } 0 0 "2024.04.08.08:07:04 Info: rst_controller: \"soc_system\" instantiated altera_reset_controller \"rst_controller\"" 0 0 "Shell" 0 -1 1712552824961 ""}
{ "Info" "" "" "2024.04.08.08:07:04 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" {  } {  } 0 0 "2024.04.08.08:07:04 Info: jtag_phy_embedded_in_jtag_master: \"fpga_only_master\" instantiated altera_jtag_dc_streaming \"jtag_phy_embedded_in_jtag_master\"" 0 0 "Shell" 0 -1 1712552824965 ""}
{ "Info" "altera_std_synchronizer_nocut.v" "" "2024.04.08.08:07:04 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:04 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552824982 ""}
{ "Info" "" "" "2024.04.08.08:07:04 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" {  } {  } 0 0 "2024.04.08.08:07:04 Info: timing_adt: \"fpga_only_master\" instantiated timing_adapter \"timing_adt\"" 0 0 "Shell" 0 -1 1712552824987 ""}
{ "Info" "" "" "2024.04.08.08:07:04 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" {  } {  } 0 0 "2024.04.08.08:07:04 Info: fifo: \"fpga_only_master\" instantiated altera_avalon_sc_fifo \"fifo\"" 0 0 "Shell" 0 -1 1712552824990 ""}
{ "Info" "" "" "2024.04.08.08:07:04 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" {  } {  } 0 0 "2024.04.08.08:07:04 Info: b2p: \"fpga_only_master\" instantiated altera_avalon_st_bytes_to_packets \"b2p\"" 0 0 "Shell" 0 -1 1712552824991 ""}
{ "Info" "" "" "2024.04.08.08:07:04 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" {  } {  } 0 0 "2024.04.08.08:07:04 Info: p2b: \"fpga_only_master\" instantiated altera_avalon_st_packets_to_bytes \"p2b\"" 0 0 "Shell" 0 -1 1712552824992 ""}
{ "Info" "" "" "2024.04.08.08:07:04 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" {  } {  } 0 0 "2024.04.08.08:07:04 Info: transacto: \"fpga_only_master\" instantiated altera_avalon_packets_to_master \"transacto\"" 0 0 "Shell" 0 -1 1712552824994 ""}
{ "Info" "" "" "2024.04.08.08:07:04 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" {  } {  } 0 0 "2024.04.08.08:07:04 Info: b2p_adapter: \"fpga_only_master\" instantiated channel_adapter \"b2p_adapter\"" 0 0 "Shell" 0 -1 1712552824997 ""}
{ "Info" "" "" "2024.04.08.08:07:05 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" {  } {  } 0 0 "2024.04.08.08:07:05 Info: p2b_adapter: \"fpga_only_master\" instantiated channel_adapter \"p2b_adapter\"" 0 0 "Shell" 0 -1 1712552825000 ""}
{ "Info" "" "" "2024.04.08.08:07:05 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" {  } {  } 0 0 "2024.04.08.08:07:05 Info: fpga_interfaces: \"hps_0\" instantiated altera_interface_generator \"fpga_interfaces\"" 0 0 "Shell" 0 -1 1712552825067 ""}
{ "Info" "" "" "2024.04.08.08:07:05 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" {  } {  } 0 0 "2024.04.08.08:07:05 Info: hps_io: \"hps_0\" instantiated altera_hps_io \"hps_io\"" 0 0 "Shell" 0 -1 1712552825948 ""}
{ "Info" "" "" "2024.04.08.08:07:05 Info: MemoryDMA_descriptor_read_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"MemoryDMA_descriptor_read_translator\"" {  } {  } 0 0 "2024.04.08.08:07:05 Info: MemoryDMA_descriptor_read_translator: \"mm_interconnect_0\" instantiated altera_merlin_master_translator \"MemoryDMA_descriptor_read_translator\"" 0 0 "Shell" 0 -1 1712552825985 ""}
{ "Info" "" "" "2024.04.08.08:07:05 Info: MemoryDMA_descriptor_read_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"MemoryDMA_descriptor_read_agent\"" {  } {  } 0 0 "2024.04.08.08:07:05 Info: MemoryDMA_descriptor_read_agent: \"mm_interconnect_0\" instantiated altera_merlin_master_agent \"MemoryDMA_descriptor_read_agent\"" 0 0 "Shell" 0 -1 1712552825995 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: hps_0_f2h_axi_slave_agent: \"mm_interconnect_0\" instantiated altera_merlin_axi_slave_ni \"hps_0_f2h_axi_slave_agent\"" 0 0 "Shell" 0 -1 1712552826031 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826043 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: router: \"mm_interconnect_0\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1712552826084 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: router_004: \"mm_interconnect_0\" instantiated altera_merlin_router \"router_004\"" 0 0 "Shell" 0 -1 1712552826100 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: MemoryDMA_descriptor_read_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"MemoryDMA_descriptor_read_limiter\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: MemoryDMA_descriptor_read_limiter: \"mm_interconnect_0\" instantiated altera_merlin_traffic_limiter \"MemoryDMA_descriptor_read_limiter\"" 0 0 "Shell" 0 -1 1712552826182 ""}
{ "Info" "altera_avalon_sc_fifo.v" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826183 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826184 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: cmd_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1712552826195 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: cmd_demux_001: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"cmd_demux_001\"" 0 0 "Shell" 0 -1 1712552826198 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: cmd_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1712552826224 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: rsp_demux: \"mm_interconnect_0\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1712552826228 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: rsp_mux: \"mm_interconnect_0\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1712552826236 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826245 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: hps_0_f2h_axi_slave_wr_cmd_width_adapter: \"mm_interconnect_0\" instantiated altera_merlin_width_adapter \"hps_0_f2h_axi_slave_wr_cmd_width_adapter\"" 0 0 "Shell" 0 -1 1712552826257 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826266 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826276 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: onchip_memory2_0_s1_translator: \"mm_interconnect_1\" instantiated altera_merlin_slave_translator \"onchip_memory2_0_s1_translator\"" 0 0 "Shell" 0 -1 1712552826288 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: hps_0_h2f_axi_master_agent: \"mm_interconnect_1\" instantiated altera_merlin_axi_master_ni \"hps_0_h2f_axi_master_agent\"" 0 0 "Shell" 0 -1 1712552826300 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826308 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: onchip_memory2_0_s1_agent: \"mm_interconnect_1\" instantiated altera_merlin_slave_agent \"onchip_memory2_0_s1_agent\"" 0 0 "Shell" 0 -1 1712552826315 ""}
{ "Info" "altera_merlin_burst_uncompressor.sv" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826316 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: router: \"mm_interconnect_1\" instantiated altera_merlin_router \"router\"" 0 0 "Shell" 0 -1 1712552826331 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: router_002: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_002\"" 0 0 "Shell" 0 -1 1712552826347 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: router_003: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_003\"" 0 0 "Shell" 0 -1 1712552826363 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: router_005: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_005\"" 0 0 "Shell" 0 -1 1712552826380 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: router_007: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_007\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: router_007: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_007\"" 0 0 "Shell" 0 -1 1712552826397 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: router_008: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_008\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: router_008: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_008\"" 0 0 "Shell" 0 -1 1712552826414 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: router_009: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_009\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: router_009: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_009\"" 0 0 "Shell" 0 -1 1712552826430 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: router_010: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_010\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: router_010: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_010\"" 0 0 "Shell" 0 -1 1712552826447 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: router_011: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_011\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: router_011: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_011\"" 0 0 "Shell" 0 -1 1712552826462 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: router_012: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_012\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: router_012: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_012\"" 0 0 "Shell" 0 -1 1712552826480 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: router_013: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_013\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: router_013: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_013\"" 0 0 "Shell" 0 -1 1712552826496 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: router_019: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_019\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: router_019: \"mm_interconnect_1\" instantiated altera_merlin_router \"router_019\"" 0 0 "Shell" 0 -1 1712552826512 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: onchip_memory2_0_s1_burst_adapter: \"mm_interconnect_1\" instantiated altera_merlin_burst_adapter \"onchip_memory2_0_s1_burst_adapter\"" 0 0 "Shell" 0 -1 1712552826601 ""}
{ "Info" "altera_merlin_address_alignment.sv" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826603 ""}
{ "Info" "altera_avalon_st_pipeline_stage.sv" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826605 ""}
{ "Info" "altera_avalon_st_pipeline_base.v" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826605 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: cmd_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux\"" 0 0 "Shell" 0 -1 1712552826608 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: cmd_demux_002: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_002\"" 0 0 "Shell" 0 -1 1712552826611 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: cmd_demux_004: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: cmd_demux_004: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_004\"" 0 0 "Shell" 0 -1 1712552826613 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: cmd_demux_005: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_005\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: cmd_demux_005: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_005\"" 0 0 "Shell" 0 -1 1712552826616 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: cmd_demux_007: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_007\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: cmd_demux_007: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"cmd_demux_007\"" 0 0 "Shell" 0 -1 1712552826619 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: cmd_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux\"" 0 0 "Shell" 0 -1 1712552826627 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826628 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: cmd_mux_001: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_001\"" 0 0 "Shell" 0 -1 1712552826634 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826635 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: cmd_mux_003: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: cmd_mux_003: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_003\"" 0 0 "Shell" 0 -1 1712552826642 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826643 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: cmd_mux_004: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: cmd_mux_004: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_004\"" 0 0 "Shell" 0 -1 1712552826651 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826652 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: cmd_mux_011: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_011\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: cmd_mux_011: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"cmd_mux_011\"" 0 0 "Shell" 0 -1 1712552826925 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826926 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: rsp_demux: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux\"" 0 0 "Shell" 0 -1 1712552826929 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: rsp_demux_003: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: rsp_demux_003: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_003\"" 0 0 "Shell" 0 -1 1712552826932 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: rsp_demux_004: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: rsp_demux_004: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_004\"" 0 0 "Shell" 0 -1 1712552826935 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: rsp_demux_011: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_011\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: rsp_demux_011: \"mm_interconnect_1\" instantiated altera_merlin_demultiplexer \"rsp_demux_011\"" 0 0 "Shell" 0 -1 1712552826938 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: rsp_mux: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux\"" 0 0 "Shell" 0 -1 1712552826945 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826946 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: rsp_mux_002: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_002\"" 0 0 "Shell" 0 -1 1712552826954 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826954 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: rsp_mux_005: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_005\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: rsp_mux_005: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_005\"" 0 0 "Shell" 0 -1 1712552826962 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826963 ""}
{ "Info" "" "" "2024.04.08.08:07:06 Info: rsp_mux_007: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_007\"" {  } {  } 0 0 "2024.04.08.08:07:06 Info: rsp_mux_007: \"mm_interconnect_1\" instantiated altera_merlin_multiplexer \"rsp_mux_007\"" 0 0 "Shell" 0 -1 1712552826970 ""}
{ "Info" "altera_merlin_arbitrator.sv" "" "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" {  } {  } 0 0 "2024.04.08.08:07:06 Info: Reusing file D:/dev/FPGA-Drone/my_first_hps-fpga/Soc_system_clean/soc_system/synthesis/submodules" 0 0 "Shell" 0 -1 1712552826971 ""}
{ "Info" "" "" "2024.04.08.08:07:07 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" {  } {  } 0 0 "2024.04.08.08:07:07 Info: avalon_st_adapter: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter\"" 0 0 "Shell" 0 -1 1712552827790 ""}
{ "Info" "" "" "2024.04.08.08:07:08 Info: avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" {  } {  } 0 0 "2024.04.08.08:07:08 Info: avalon_st_adapter_001: \"mm_interconnect_1\" instantiated altera_avalon_st_adapter \"avalon_st_adapter_001\"" 0 0 "Shell" 0 -1 1712552828621 ""}
{ "Info" "" "" "2024.04.08.08:07:27 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" {  } {  } 0 0 "2024.04.08.08:07:27 Info: border: \"hps_io\" instantiated altera_interface_generator \"border\"" 0 0 "Shell" 0 -1 1712552847215 ""}
{ "Info" "" "" "2024.04.08.08:07:27 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2024.04.08.08:07:27 Info: error_adapter_0: \"avalon_st_adapter\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1712552847289 ""}
{ "Info" "" "" "2024.04.08.08:07:27 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" {  } {  } 0 0 "2024.04.08.08:07:27 Info: error_adapter_0: \"avalon_st_adapter_001\" instantiated error_adapter \"error_adapter_0\"" 0 0 "Shell" 0 -1 1712552847293 ""}
{ "Info" "" "" "2024.04.08.08:07:27 Info: soc_system: Done \"soc_system\" with 82 modules, 156 files" {  } {  } 0 0 "2024.04.08.08:07:27 Info: soc_system: Done \"soc_system\" with 82 modules, 156 files" 0 0 "Shell" 0 -1 1712552847294 ""}
{ "Info" "" "" "2024.04.08.08:07:28 Info: qsys-generate succeeded." {  } {  } 0 0 "2024.04.08.08:07:28 Info: qsys-generate succeeded." 0 0 "Shell" 0 -1 1712552848077 ""}
{ "Info" "" "" "2024.04.08.08:07:28 Info: Finished: Create HDL design files for synthesis" {  } {  } 0 0 "2024.04.08.08:07:28 Info: Finished: Create HDL design files for synthesis" 0 0 "Shell" 0 -1 1712552848077 ""}
{ "Info" "IIPMAN_IPRGEN_RESTORE_FILE" "soc_system.BAK.qsys soc_system.qsys " "Restoring file \"soc_system.BAK.qsys\" to \"soc_system.qsys\"" {  } {  } 0 11904 "Restoring file \"%1!s!\" to \"%2!s!\"" 0 0 "Shell" 0 -1 1712552855645 ""}
{ "Error" "EIPMAN_IPRGEN_QSYS_UPGRADE_IP_CORES_FAILED" "soc_system.qsys " "Error upgrading Platform Designer file \"soc_system.qsys\"" {  } {  } 0 14923 "Error upgrading Platform Designer file \"%1!s!\"" 0 0 "Shell" 0 -1 1712552855645 ""}
{ "Error" "EIPMAN_IPRGEN_MANUAL_REGEN_QSYS_SYSTEM" "soc_system.qsys " "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"soc_system.qsys\" in Platform Designer" {  } {  } 0 11890 "Unable to automatically upgrade Platform Designer component. Please manually upgrade \"%1!s!\" in Platform Designer" 0 0 "Shell" 0 -1 1712552855660 ""}
{ "Error" "EQEXE_TCL_SCRIPT_STATUS" "d:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl " "Evaluation of Tcl script d:/intelfpga_lite/18.1/quartus/common/tcl/internal/ip_regen/ip_regen.tcl unsuccessful" {  } {  } 0 23031 "Evaluation of Tcl script %1!s! unsuccessful" 0 0 "Shell" 0 -1 1712552862987 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Shell 97 s 35 s Quartus Prime " "Quartus Prime Shell was unsuccessful. 97 errors, 35 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4893 " "Peak virtual memory: 4893 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1712552862987 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 08 08:07:42 2024 " "Processing ended: Mon Apr 08 08:07:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1712552862987 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:04:29 " "Elapsed time: 00:04:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1712552862987 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:05:14 " "Total CPU time (on all processors): 00:05:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1712552862987 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1712552862987 ""}
