Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Fri Aug 29 10:32:59 2025
| Host         : marko-b450aorusm running 64-bit EndeavourOS Linux
| Command      : report_control_sets -verbose -file IM_control_sets_placed.rpt
| Design       : IM
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    14 |
|    Minimum number of control sets                        |    14 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    60 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    14 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |    12 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     0 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               5 |            3 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |              39 |           22 |
| Yes          | Yes                   | No                     |               4 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------+---------------------------------------------+--------------------+------------------+----------------+
|    Clock Signal    |                Enable Signal                |  Set/Reset Signal  | Slice Load Count | Bel Load Count |
+--------------------+---------------------------------------------+--------------------+------------------+----------------+
|  imblk/dtpth/rdy_s |                                             |                    |                1 |              1 |
|  clk_IBUF_BUFG     | imblk/cntrlU/FSM_onehot_pr_state[2]_i_1_n_0 | rst_IBUF           |                1 |              3 |
|  clk_IBUF_BUFG     |                                             |                    |                2 |              4 |
|  clk_IBUF_BUFG     | regf/E[0]                                   |                    |                1 |              4 |
|  clk_IBUF_BUFG     | regf/array_reg[6]_4                         | rst_IBUF           |                2 |              4 |
|  clk_IBUF_BUFG     | regf/array_reg[4]_6                         | rst_IBUF           |                3 |              4 |
|  clk_IBUF_BUFG     | regf/array_reg[7]_3                         | rst_IBUF           |                3 |              4 |
|  clk_IBUF_BUFG     | regf/array_reg[2]_0                         | rst_IBUF           |                2 |              4 |
|  clk_IBUF_BUFG     | regf/array_reg[3]_7                         | rst_IBUF           |                2 |              4 |
|  clk_IBUF_BUFG     | regf/array_reg[1]_1                         | rst_IBUF           |                2 |              4 |
|  clk_IBUF_BUFG     | regf/array_reg[0]_2                         | rst_IBUF           |                3 |              4 |
|  clk_IBUF_BUFG     | regf/array_reg[5]_5                         | rst_IBUF           |                3 |              4 |
|  clk_IBUF_BUFG     | imblk/cntrlU/E[0]                           | imblk/cntrlU/SR[0] |                1 |              4 |
|  clk_IBUF_BUFG     | rf_count[3]_i_1_n_0                         | rst_IBUF           |                1 |              4 |
+--------------------+---------------------------------------------+--------------------+------------------+----------------+


