
*** Running vivado
    with args -log sintesis_div.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sintesis_div.tcl


ECHO est  desactivado.
ECHO est  desactivado.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source sintesis_div.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Users/Catalina/Documents/Universidad/2-1/TC/p4/project_1/project_1.srcs/utils_1/imports/synth_1/sintesis_div.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/Catalina/Documents/Universidad/2-1/TC/p4/project_1/project_1.srcs/utils_1/imports/synth_1/sintesis_div.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top sintesis_div -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 19648
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1266.465 ; gain = 411.867
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'sintesis_div' [C:/Users/Catalina/Documents/Universidad/2-1/TC/p4/project_1/project_1.srcs/sources_1/imports/p4/sintesis_div.vhd:25]
INFO: [Synth 8-3491] module 'divisor_ent' declared at 'C:/Users/Catalina/Documents/Universidad/2-1/TC/p4/project_1/project_1.srcs/sources_1/new/divisor_ent.vhd:5' bound to instance 'divInstance' of component 'divisor_ent' [C:/Users/Catalina/Documents/Universidad/2-1/TC/p4/project_1/project_1.srcs/sources_1/imports/p4/sintesis_div.vhd:55]
ERROR: [Synth 8-3493] module 'divisor_ent' declared at 'C:/Users/Catalina/Documents/Universidad/2-1/TC/p4/project_1/project_1.srcs/sources_1/new/divisor_ent.vhd:5' does not have matching formal port for component port 'fin' [C:/Users/Catalina/Documents/Universidad/2-1/TC/p4/project_1/project_1.srcs/sources_1/imports/p4/sintesis_div.vhd:55]
ERROR: [Synth 8-3493] module 'divisor_ent' declared at 'C:/Users/Catalina/Documents/Universidad/2-1/TC/p4/project_1/project_1.srcs/sources_1/new/divisor_ent.vhd:5' does not have matching formal port for component port 'cociente' [C:/Users/Catalina/Documents/Universidad/2-1/TC/p4/project_1/project_1.srcs/sources_1/imports/p4/sintesis_div.vhd:55]
ERROR: [Synth 8-285] failed synthesizing module 'sintesis_div' [C:/Users/Catalina/Documents/Universidad/2-1/TC/p4/project_1/project_1.srcs/sources_1/imports/p4/sintesis_div.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1356.168 ; gain = 501.570
---------------------------------------------------------------------------------
RTL Elaboration failed
INFO: [Common 17-83] Releasing license: Synthesis
12 Infos, 0 Warnings, 0 Critical Warnings and 4 Errors encountered.
synth_design failed
ERROR: [Common 17-69] Command failed: Synthesis failed - please see the console or run log file for details
INFO: [Common 17-206] Exiting Vivado at Sun Nov 19 23:09:02 2023...
