<stg><name>depthwise_conv2d_fix.1</name>


<trans_list>

<trans id="106" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="107" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="123" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="122" from="5" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="6" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="121" from="6" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="114" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="8" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="120" from="8" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="117" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="118" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="119" from="11" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:0  %output_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_width)

]]></Node>
<StgValue><ssdm name="output_width_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:1  %output_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_height)

]]></Node>
<StgValue><ssdm name="output_height_read"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:2  %output_depth_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %output_depth)

]]></Node>
<StgValue><ssdm name="output_depth_read"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %input_width_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_width)

]]></Node>
<StgValue><ssdm name="input_width_read"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:4  %input_height_read = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %input_height)

]]></Node>
<StgValue><ssdm name="input_height_read"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="16">
<![CDATA[
:5  %tmp_s = zext i16 %output_height_read to i32

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="16">
<![CDATA[
:6  %tmp_131 = zext i16 %output_width_read to i32

]]></Node>
<StgValue><ssdm name="tmp_131"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="16">
<![CDATA[
:7  %tmp_132 = zext i16 %input_height_read to i32

]]></Node>
<StgValue><ssdm name="tmp_132"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="16">
<![CDATA[
:8  %tmp_133 = zext i16 %input_width_read to i32

]]></Node>
<StgValue><ssdm name="tmp_133"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.loopexit9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.loopexit9:0  %out_d = phi i16 [ 0, %0 ], [ %out_d_4, %.loopexit9.loopexit ]

]]></Node>
<StgValue><ssdm name="out_d"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit9:1  %phi_mul = phi i32 [ 0, %0 ], [ %next_mul, %.loopexit9.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
.loopexit9:2  %phi_mul2 = phi i32 [ 0, %0 ], [ %next_mul3, %.loopexit9.loopexit ]

]]></Node>
<StgValue><ssdm name="phi_mul2"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit9:3  %next_mul3 = add i32 %phi_mul2, %tmp_132

]]></Node>
<StgValue><ssdm name="next_mul3"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.loopexit9:4  %next_mul = add i32 %phi_mul, %tmp_s

]]></Node>
<StgValue><ssdm name="next_mul"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit9:5  %exitcond4 = icmp eq i16 %out_d, %output_depth_read

]]></Node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.loopexit9:6  %out_d_4 = add i16 %out_d, 1

]]></Node>
<StgValue><ssdm name="out_d_4"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit9:7  br i1 %exitcond4, label %3, label %.preheader6.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="17" op_0_bw="16">
<![CDATA[
.preheader6.preheader:0  %tmp_134_cast2 = zext i16 %out_d to i17

]]></Node>
<StgValue><ssdm name="tmp_134_cast2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="19" op_0_bw="19" op_1_bw="16" op_2_bw="3">
<![CDATA[
.preheader6.preheader:1  %p_shl = call i19 @_ssdm_op_BitConcatenate.i19.i16.i3(i16 %out_d, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="21" op_0_bw="19">
<![CDATA[
.preheader6.preheader:2  %p_shl_cast = zext i19 %p_shl to i21

]]></Node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader:3  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader6:0  %out_h = phi i16 [ 0, %.preheader6.preheader ], [ %out_h_4, %.preheader6.loopexit ]

]]></Node>
<StgValue><ssdm name="out_h"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader6:1  %exitcond3 = icmp eq i16 %out_h, %output_height_read

]]></Node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader6:2  %out_h_4 = add i16 %out_h, 1

]]></Node>
<StgValue><ssdm name="out_h_4"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6:3  br i1 %exitcond3, label %.loopexit9.loopexit, label %.preheader5.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="16">
<![CDATA[
.preheader5.preheader:0  %tmp_139 = zext i16 %out_h to i32

]]></Node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:2  %tmp = add i32 %phi_mul, %tmp_139

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
.loopexit9.loopexit:0  br label %.loopexit9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="17" op_0_bw="16">
<![CDATA[
.preheader5.preheader:1  %tmp_139_cast = zext i16 %out_h to i17

]]></Node>
<StgValue><ssdm name="tmp_139_cast"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader5.preheader:3  %tmp1 = mul i32 %tmp, %tmp_131

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader:4  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="0">
<![CDATA[
.preheader5:0  %out_w = phi i16 [ 0, %.preheader5.preheader ], [ %out_w_4, %.preheader5.loopexit ]

]]></Node>
<StgValue><ssdm name="out_w"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5:1  %exitcond2 = icmp eq i16 %out_w, %output_width_read

]]></Node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader5:2  %out_w_4 = add i16 %out_w, 1

]]></Node>
<StgValue><ssdm name="out_w_4"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5:3  br i1 %exitcond2, label %.preheader6.loopexit, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="16">
<![CDATA[
:0  %tmp_140 = zext i16 %out_w to i32

]]></Node>
<StgValue><ssdm name="tmp_140"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="17" op_0_bw="16">
<![CDATA[
:1  %tmp_140_cast = zext i16 %out_w to i17

]]></Node>
<StgValue><ssdm name="tmp_140_cast"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_141 = add i32 %tmp1, %tmp_140

]]></Node>
<StgValue><ssdm name="tmp_141"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_142 = sext i32 %tmp_141 to i64

]]></Node>
<StgValue><ssdm name="tmp_142"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %output_addr11 = getelementptr [12544 x i16]* %output_r, i64 0, i64 %tmp_142

]]></Node>
<StgValue><ssdm name="output_addr11"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:5  store i16 0, i16* %output_addr11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.loopexit:0  br label %.preheader6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="57" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.loopexit:0  %k_h = phi i2 [ 0, %1 ], [ %k_h_1, %.loopexit.loopexit ]

]]></Node>
<StgValue><ssdm name="k_h"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:1  %exitcond1 = icmp eq i2 %k_h, -1

]]></Node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="60" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit:3  %k_h_1 = add i2 %k_h, 1

]]></Node>
<StgValue><ssdm name="k_h_1"/></StgValue>
</operation>

<operation id="61" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit:4  br i1 %exitcond1, label %.preheader5.loopexit, label %.preheader.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="62" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="17" op_0_bw="2">
<![CDATA[
.preheader.preheader:0  %tmp_144_cast1 = zext i2 %k_h to i17

]]></Node>
<StgValue><ssdm name="tmp_144_cast1"/></StgValue>
</operation>

<operation id="63" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="2">
<![CDATA[
.preheader.preheader:1  %tmp_144_cast9 = zext i2 %k_h to i5

]]></Node>
<StgValue><ssdm name="tmp_144_cast9"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="4" op_0_bw="4" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader.preheader:2  %p_shl2 = call i4 @_ssdm_op_BitConcatenate.i4.i2.i2(i2 %k_h, i2 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="4">
<![CDATA[
.preheader.preheader:3  %p_shl2_cast = zext i4 %p_shl2 to i5

]]></Node>
<StgValue><ssdm name="p_shl2_cast"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader.preheader:4  %tmp_145 = sub i5 %p_shl2_cast, %tmp_144_cast9

]]></Node>
<StgValue><ssdm name="tmp_145"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="21" op_0_bw="5">
<![CDATA[
.preheader.preheader:5  %tmp_145_cast = sext i5 %tmp_145 to i21

]]></Node>
<StgValue><ssdm name="tmp_145_cast"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
.preheader.preheader:6  %tmp4 = add i17 %tmp_144_cast1, %tmp_139_cast

]]></Node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="17">
<![CDATA[
.preheader.preheader:7  %tmp4_cast = zext i17 %tmp4 to i32

]]></Node>
<StgValue><ssdm name="tmp4_cast"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:8  %tmp2 = add i32 %phi_mul2, %tmp4_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
.preheader.preheader:10  %tmp6 = add i21 %tmp_145_cast, %p_shl_cast

]]></Node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="72" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.loopexit:0  br label %.preheader5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="73" st_id="7" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader.preheader:9  %tmp3 = mul i32 %tmp_133, %tmp2

]]></Node>
<StgValue><ssdm name="tmp3"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:11  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="75" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
.preheader:0  %k_w = phi i2 [ %k_w_1, %2 ], [ 0, %.preheader.preheader ]

]]></Node>
<StgValue><ssdm name="k_w"/></StgValue>
</operation>

<operation id="76" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:1  %exitcond = icmp eq i2 %k_w, -1

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="77" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_35 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></Node>
<StgValue><ssdm name="empty_35"/></StgValue>
</operation>

<operation id="78" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:3  %k_w_1 = add i2 %k_w, 1

]]></Node>
<StgValue><ssdm name="k_w_1"/></StgValue>
</operation>

<operation id="79" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %.loopexit.loopexit, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="17" op_0_bw="2">
<![CDATA[
:0  %tmp_146_cast = zext i2 %k_w to i17

]]></Node>
<StgValue><ssdm name="tmp_146_cast"/></StgValue>
</operation>

<operation id="81" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:1  %tmp5 = add i17 %tmp_140_cast, %tmp_146_cast

]]></Node>
<StgValue><ssdm name="tmp5"/></StgValue>
</operation>

<operation id="82" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="17">
<![CDATA[
:2  %tmp5_cast = zext i17 %tmp5 to i32

]]></Node>
<StgValue><ssdm name="tmp5_cast"/></StgValue>
</operation>

<operation id="83" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_149 = add i32 %tmp5_cast, %tmp3

]]></Node>
<StgValue><ssdm name="tmp_149"/></StgValue>
</operation>

<operation id="84" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="32">
<![CDATA[
:4  %tmp_150 = sext i32 %tmp_149 to i64

]]></Node>
<StgValue><ssdm name="tmp_150"/></StgValue>
</operation>

<operation id="85" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="14" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %Padding2D_4_array_ad = getelementptr [14400 x i16]* @Padding2D_4_array, i64 0, i64 %tmp_150

]]></Node>
<StgValue><ssdm name="Padding2D_4_array_ad"/></StgValue>
</operation>

<operation id="86" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="14">
<![CDATA[
:6  %Padding2D_4_array_lo = load i16* %Padding2D_4_array_ad, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_4_array_lo"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
:8  %tmp7 = add i17 %tmp_134_cast2, %tmp_146_cast

]]></Node>
<StgValue><ssdm name="tmp7"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="21" op_0_bw="17">
<![CDATA[
:9  %tmp7_cast = zext i17 %tmp7 to i21

]]></Node>
<StgValue><ssdm name="tmp7_cast"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="21" op_0_bw="21" op_1_bw="21">
<![CDATA[
:10  %tmp_151 = add i21 %tmp7_cast, %tmp6

]]></Node>
<StgValue><ssdm name="tmp_151"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="21">
<![CDATA[
:11  %tmp_153_cast = sext i21 %tmp_151 to i32

]]></Node>
<StgValue><ssdm name="tmp_153_cast"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="64" op_0_bw="32">
<![CDATA[
:12  %tmp_152 = zext i32 %tmp_153_cast to i64

]]></Node>
<StgValue><ssdm name="tmp_152"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="14" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %SeparableConv2D_4_w_1 = getelementptr [144 x i14]* @SeparableConv2D_4_w_s, i64 0, i64 %tmp_152

]]></Node>
<StgValue><ssdm name="SeparableConv2D_4_w_1"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="8">
<![CDATA[
:14  %SeparableConv2D_4_w_2 = load i14* %SeparableConv2D_4_w_1, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_4_w_2"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="0">
<![CDATA[
.loopexit.loopexit:0  br label %.loopexit

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="95" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="16" op_0_bw="14">
<![CDATA[
:6  %Padding2D_4_array_lo = load i16* %Padding2D_4_array_ad, align 2

]]></Node>
<StgValue><ssdm name="Padding2D_4_array_lo"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="14" op_0_bw="8">
<![CDATA[
:14  %SeparableConv2D_4_w_2 = load i14* %SeparableConv2D_4_w_1, align 2

]]></Node>
<StgValue><ssdm name="SeparableConv2D_4_w_2"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="97" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="30" op_0_bw="16">
<![CDATA[
:7  %tmp_151_cast = sext i16 %Padding2D_4_array_lo to i30

]]></Node>
<StgValue><ssdm name="tmp_151_cast"/></StgValue>
</operation>

<operation id="98" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="30" op_0_bw="14">
<![CDATA[
:15  %tmp_155_cast = sext i14 %SeparableConv2D_4_w_2 to i30

]]></Node>
<StgValue><ssdm name="tmp_155_cast"/></StgValue>
</operation>

<operation id="99" st_id="10" stage="1" lat="1">
<core>DSP48</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
:16  %tmp_153 = mul i30 %tmp_151_cast, %tmp_155_cast

]]></Node>
<StgValue><ssdm name="tmp_153"/></StgValue>
</operation>

<operation id="100" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="16" op_1_bw="30" op_2_bw="32" op_3_bw="32">
<![CDATA[
:17  %tmp_155 = call i16 @_ssdm_op_PartSelect.i16.i30.i32.i32(i30 %tmp_153, i32 14, i32 29)

]]></Node>
<StgValue><ssdm name="tmp_155"/></StgValue>
</operation>

<operation id="101" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="14">
<![CDATA[
:18  %output_load = load i16* %output_addr11, align 2

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="102" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="14">
<![CDATA[
:18  %output_load = load i16* %output_addr11, align 2

]]></Node>
<StgValue><ssdm name="output_load"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:19  %tmp_156 = add i16 %output_load, %tmp_155

]]></Node>
<StgValue><ssdm name="tmp_156"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="16" op_1_bw="14">
<![CDATA[
:20  store i16 %tmp_156, i16* %output_addr11, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="124" name="input_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_height"/></StgValue>
</port>
<port id="125" name="input_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="input_width"/></StgValue>
</port>
<port id="126" name="output_depth" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_depth"/></StgValue>
</port>
<port id="127" name="output_height" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_height"/></StgValue>
</port>
<port id="128" name="output_width" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="output_width"/></StgValue>
</port>
<port id="129" name="output_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="130" name="Padding2D_4_array" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="Padding2D_4_array"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="131" name="SeparableConv2D_4_w_s" dir="0" iftype="1">
<core>ROM_nP</core><StgValue><ssdm name="SeparableConv2D_4_w_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="133" from="_ssdm_op_Read.ap_auto.i16" to="output_width_read" fromId="132" toId="12">
</dataflow>
<dataflow id="134" from="output_width" to="output_width_read" fromId="128" toId="12">
</dataflow>
<dataflow id="135" from="_ssdm_op_Read.ap_auto.i16" to="output_height_read" fromId="132" toId="13">
</dataflow>
<dataflow id="136" from="output_height" to="output_height_read" fromId="127" toId="13">
</dataflow>
<dataflow id="137" from="_ssdm_op_Read.ap_auto.i16" to="output_depth_read" fromId="132" toId="14">
</dataflow>
<dataflow id="138" from="output_depth" to="output_depth_read" fromId="126" toId="14">
</dataflow>
<dataflow id="139" from="_ssdm_op_Read.ap_auto.i16" to="input_width_read" fromId="132" toId="15">
</dataflow>
<dataflow id="140" from="input_width" to="input_width_read" fromId="125" toId="15">
</dataflow>
<dataflow id="141" from="_ssdm_op_Read.ap_auto.i16" to="input_height_read" fromId="132" toId="16">
</dataflow>
<dataflow id="142" from="input_height" to="input_height_read" fromId="124" toId="16">
</dataflow>
<dataflow id="143" from="output_height_read" to="tmp_s" fromId="13" toId="17">
</dataflow>
<dataflow id="144" from="output_width_read" to="tmp_131" fromId="12" toId="18">
</dataflow>
<dataflow id="145" from="input_height_read" to="tmp_132" fromId="16" toId="19">
</dataflow>
<dataflow id="146" from="input_width_read" to="tmp_133" fromId="15" toId="20">
</dataflow>
<dataflow id="148" from="StgValue_147" to="out_d" fromId="147" toId="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="149" from="StgValue_21" to="out_d" fromId="21" toId="22">
</dataflow>
<dataflow id="150" from="out_d_4" to="out_d" fromId="28" toId="22">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="151" from="StgValue_41" to="out_d" fromId="41" toId="22">
<BackEdge/>
</dataflow>
<dataflow id="153" from="StgValue_152" to="phi_mul" fromId="152" toId="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="154" from="StgValue_21" to="phi_mul" fromId="21" toId="23">
</dataflow>
<dataflow id="155" from="next_mul" to="phi_mul" fromId="26" toId="23">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="156" from="StgValue_41" to="phi_mul" fromId="41" toId="23">
<BackEdge/>
</dataflow>
<dataflow id="157" from="StgValue_152" to="phi_mul2" fromId="152" toId="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="158" from="StgValue_21" to="phi_mul2" fromId="21" toId="24">
</dataflow>
<dataflow id="159" from="next_mul3" to="phi_mul2" fromId="25" toId="24">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="160" from="StgValue_41" to="phi_mul2" fromId="41" toId="24">
<BackEdge/>
</dataflow>
<dataflow id="161" from="phi_mul2" to="next_mul3" fromId="24" toId="25">
</dataflow>
<dataflow id="162" from="tmp_132" to="next_mul3" fromId="19" toId="25">
</dataflow>
<dataflow id="163" from="phi_mul" to="next_mul" fromId="23" toId="26">
</dataflow>
<dataflow id="164" from="tmp_s" to="next_mul" fromId="17" toId="26">
</dataflow>
<dataflow id="165" from="out_d" to="exitcond4" fromId="22" toId="27">
</dataflow>
<dataflow id="166" from="output_depth_read" to="exitcond4" fromId="14" toId="27">
</dataflow>
<dataflow id="167" from="out_d" to="out_d_4" fromId="22" toId="28">
</dataflow>
<dataflow id="169" from="StgValue_168" to="out_d_4" fromId="168" toId="28">
</dataflow>
<dataflow id="170" from="exitcond4" to="StgValue_29" fromId="27" toId="29">
</dataflow>
<dataflow id="171" from="out_d" to="tmp_134_cast2" fromId="22" toId="30">
</dataflow>
<dataflow id="173" from="_ssdm_op_BitConcatenate.i19.i16.i3" to="p_shl" fromId="172" toId="31">
</dataflow>
<dataflow id="174" from="out_d" to="p_shl" fromId="22" toId="31">
</dataflow>
<dataflow id="176" from="StgValue_175" to="p_shl" fromId="175" toId="31">
</dataflow>
<dataflow id="177" from="p_shl" to="p_shl_cast" fromId="31" toId="32">
</dataflow>
<dataflow id="178" from="StgValue_147" to="out_h" fromId="147" toId="35">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="179" from="StgValue_33" to="out_h" fromId="33" toId="35">
</dataflow>
<dataflow id="180" from="out_h_4" to="out_h" fromId="37" toId="35">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="181" from="StgValue_56" to="out_h" fromId="56" toId="35">
<BackEdge/>
</dataflow>
<dataflow id="182" from="out_h" to="exitcond3" fromId="35" toId="36">
</dataflow>
<dataflow id="183" from="output_height_read" to="exitcond3" fromId="13" toId="36">
</dataflow>
<dataflow id="184" from="out_h" to="out_h_4" fromId="35" toId="37">
</dataflow>
<dataflow id="185" from="StgValue_168" to="out_h_4" fromId="168" toId="37">
</dataflow>
<dataflow id="186" from="exitcond3" to="StgValue_38" fromId="36" toId="38">
</dataflow>
<dataflow id="187" from="out_h" to="tmp_139" fromId="35" toId="39">
</dataflow>
<dataflow id="188" from="phi_mul" to="tmp" fromId="23" toId="40">
</dataflow>
<dataflow id="189" from="tmp_139" to="tmp" fromId="39" toId="40">
</dataflow>
<dataflow id="190" from="out_h" to="tmp_139_cast" fromId="35" toId="42">
</dataflow>
<dataflow id="191" from="tmp" to="tmp1" fromId="40" toId="43">
</dataflow>
<dataflow id="192" from="tmp_131" to="tmp1" fromId="18" toId="43">
</dataflow>
<dataflow id="193" from="StgValue_147" to="out_w" fromId="147" toId="45">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="194" from="StgValue_44" to="out_w" fromId="44" toId="45">
</dataflow>
<dataflow id="195" from="out_w_4" to="out_w" fromId="47" toId="45">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="StgValue_72" to="out_w" fromId="72" toId="45">
<BackEdge/>
</dataflow>
<dataflow id="197" from="out_w" to="exitcond2" fromId="45" toId="46">
</dataflow>
<dataflow id="198" from="output_width_read" to="exitcond2" fromId="12" toId="46">
</dataflow>
<dataflow id="199" from="out_w" to="out_w_4" fromId="45" toId="47">
</dataflow>
<dataflow id="200" from="StgValue_168" to="out_w_4" fromId="168" toId="47">
</dataflow>
<dataflow id="201" from="exitcond2" to="StgValue_48" fromId="46" toId="48">
</dataflow>
<dataflow id="202" from="out_w" to="tmp_140" fromId="45" toId="49">
</dataflow>
<dataflow id="203" from="out_w" to="tmp_140_cast" fromId="45" toId="50">
</dataflow>
<dataflow id="204" from="tmp1" to="tmp_141" fromId="43" toId="51">
</dataflow>
<dataflow id="205" from="tmp_140" to="tmp_141" fromId="49" toId="51">
</dataflow>
<dataflow id="206" from="tmp_141" to="tmp_142" fromId="51" toId="52">
</dataflow>
<dataflow id="207" from="output_r" to="output_addr11" fromId="129" toId="53">
</dataflow>
<dataflow id="209" from="StgValue_208" to="output_addr11" fromId="208" toId="53">
</dataflow>
<dataflow id="210" from="tmp_142" to="output_addr11" fromId="52" toId="53">
</dataflow>
<dataflow id="211" from="StgValue_147" to="StgValue_54" fromId="147" toId="54">
</dataflow>
<dataflow id="212" from="output_addr11" to="StgValue_54" fromId="53" toId="54">
</dataflow>
<dataflow id="214" from="StgValue_213" to="k_h" fromId="213" toId="57">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="215" from="StgValue_55" to="k_h" fromId="55" toId="57">
</dataflow>
<dataflow id="216" from="k_h_1" to="k_h" fromId="60" toId="57">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="217" from="StgValue_94" to="k_h" fromId="94" toId="57">
<BackEdge/>
</dataflow>
<dataflow id="218" from="k_h" to="exitcond1" fromId="57" toId="58">
</dataflow>
<dataflow id="220" from="StgValue_219" to="exitcond1" fromId="219" toId="58">
</dataflow>
<dataflow id="222" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="221" toId="59">
</dataflow>
<dataflow id="224" from="StgValue_223" to="empty" fromId="223" toId="59">
</dataflow>
<dataflow id="225" from="StgValue_223" to="empty" fromId="223" toId="59">
</dataflow>
<dataflow id="226" from="StgValue_223" to="empty" fromId="223" toId="59">
</dataflow>
<dataflow id="227" from="k_h" to="k_h_1" fromId="57" toId="60">
</dataflow>
<dataflow id="229" from="StgValue_228" to="k_h_1" fromId="228" toId="60">
</dataflow>
<dataflow id="230" from="exitcond1" to="StgValue_61" fromId="58" toId="61">
</dataflow>
<dataflow id="231" from="k_h" to="tmp_144_cast1" fromId="57" toId="62">
</dataflow>
<dataflow id="232" from="k_h" to="tmp_144_cast9" fromId="57" toId="63">
</dataflow>
<dataflow id="234" from="_ssdm_op_BitConcatenate.i4.i2.i2" to="p_shl2" fromId="233" toId="64">
</dataflow>
<dataflow id="235" from="k_h" to="p_shl2" fromId="57" toId="64">
</dataflow>
<dataflow id="236" from="StgValue_213" to="p_shl2" fromId="213" toId="64">
</dataflow>
<dataflow id="237" from="p_shl2" to="p_shl2_cast" fromId="64" toId="65">
</dataflow>
<dataflow id="238" from="p_shl2_cast" to="tmp_145" fromId="65" toId="66">
</dataflow>
<dataflow id="239" from="tmp_144_cast9" to="tmp_145" fromId="63" toId="66">
</dataflow>
<dataflow id="240" from="tmp_145" to="tmp_145_cast" fromId="66" toId="67">
</dataflow>
<dataflow id="241" from="tmp_144_cast1" to="tmp4" fromId="62" toId="68">
</dataflow>
<dataflow id="242" from="tmp_139_cast" to="tmp4" fromId="42" toId="68">
</dataflow>
<dataflow id="243" from="tmp4" to="tmp4_cast" fromId="68" toId="69">
</dataflow>
<dataflow id="244" from="phi_mul2" to="tmp2" fromId="24" toId="70">
</dataflow>
<dataflow id="245" from="tmp4_cast" to="tmp2" fromId="69" toId="70">
</dataflow>
<dataflow id="246" from="tmp_145_cast" to="tmp6" fromId="67" toId="71">
</dataflow>
<dataflow id="247" from="p_shl_cast" to="tmp6" fromId="32" toId="71">
</dataflow>
<dataflow id="248" from="tmp_133" to="tmp3" fromId="20" toId="73">
</dataflow>
<dataflow id="249" from="tmp2" to="tmp3" fromId="70" toId="73">
</dataflow>
<dataflow id="250" from="k_w_1" to="k_w" fromId="78" toId="75">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="251" from="StgValue_105" to="k_w" fromId="105" toId="75">
<BackEdge/>
</dataflow>
<dataflow id="252" from="StgValue_213" to="k_w" fromId="213" toId="75">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="253" from="StgValue_74" to="k_w" fromId="74" toId="75">
</dataflow>
<dataflow id="254" from="k_w" to="exitcond" fromId="75" toId="76">
</dataflow>
<dataflow id="255" from="StgValue_219" to="exitcond" fromId="219" toId="76">
</dataflow>
<dataflow id="256" from="_ssdm_op_SpecLoopTripCount" to="empty_35" fromId="221" toId="77">
</dataflow>
<dataflow id="257" from="StgValue_223" to="empty_35" fromId="223" toId="77">
</dataflow>
<dataflow id="258" from="StgValue_223" to="empty_35" fromId="223" toId="77">
</dataflow>
<dataflow id="259" from="StgValue_223" to="empty_35" fromId="223" toId="77">
</dataflow>
<dataflow id="260" from="k_w" to="k_w_1" fromId="75" toId="78">
</dataflow>
<dataflow id="261" from="StgValue_228" to="k_w_1" fromId="228" toId="78">
</dataflow>
<dataflow id="262" from="exitcond" to="StgValue_79" fromId="76" toId="79">
</dataflow>
<dataflow id="263" from="k_w" to="tmp_146_cast" fromId="75" toId="80">
</dataflow>
<dataflow id="264" from="tmp_140_cast" to="tmp5" fromId="50" toId="81">
</dataflow>
<dataflow id="265" from="tmp_146_cast" to="tmp5" fromId="80" toId="81">
</dataflow>
<dataflow id="266" from="tmp5" to="tmp5_cast" fromId="81" toId="82">
</dataflow>
<dataflow id="267" from="tmp5_cast" to="tmp_149" fromId="82" toId="83">
</dataflow>
<dataflow id="268" from="tmp3" to="tmp_149" fromId="73" toId="83">
</dataflow>
<dataflow id="269" from="tmp_149" to="tmp_150" fromId="83" toId="84">
</dataflow>
<dataflow id="270" from="Padding2D_4_array" to="Padding2D_4_array_ad" fromId="130" toId="85">
</dataflow>
<dataflow id="271" from="StgValue_208" to="Padding2D_4_array_ad" fromId="208" toId="85">
</dataflow>
<dataflow id="272" from="tmp_150" to="Padding2D_4_array_ad" fromId="84" toId="85">
</dataflow>
<dataflow id="273" from="Padding2D_4_array_ad" to="Padding2D_4_array_lo" fromId="85" toId="86">
</dataflow>
<dataflow id="274" from="tmp_134_cast2" to="tmp7" fromId="30" toId="87">
</dataflow>
<dataflow id="275" from="tmp_146_cast" to="tmp7" fromId="80" toId="87">
</dataflow>
<dataflow id="276" from="tmp7" to="tmp7_cast" fromId="87" toId="88">
</dataflow>
<dataflow id="277" from="tmp7_cast" to="tmp_151" fromId="88" toId="89">
</dataflow>
<dataflow id="278" from="tmp6" to="tmp_151" fromId="71" toId="89">
</dataflow>
<dataflow id="279" from="tmp_151" to="tmp_153_cast" fromId="89" toId="90">
</dataflow>
<dataflow id="280" from="tmp_153_cast" to="tmp_152" fromId="90" toId="91">
</dataflow>
<dataflow id="281" from="SeparableConv2D_4_w_s" to="SeparableConv2D_4_w_1" fromId="131" toId="92">
</dataflow>
<dataflow id="282" from="StgValue_208" to="SeparableConv2D_4_w_1" fromId="208" toId="92">
</dataflow>
<dataflow id="283" from="tmp_152" to="SeparableConv2D_4_w_1" fromId="91" toId="92">
</dataflow>
<dataflow id="284" from="SeparableConv2D_4_w_1" to="SeparableConv2D_4_w_2" fromId="92" toId="93">
</dataflow>
<dataflow id="285" from="Padding2D_4_array_ad" to="Padding2D_4_array_lo" fromId="85" toId="95">
</dataflow>
<dataflow id="286" from="SeparableConv2D_4_w_1" to="SeparableConv2D_4_w_2" fromId="92" toId="96">
</dataflow>
<dataflow id="287" from="Padding2D_4_array_lo" to="tmp_151_cast" fromId="95" toId="97">
</dataflow>
<dataflow id="288" from="SeparableConv2D_4_w_2" to="tmp_155_cast" fromId="96" toId="98">
</dataflow>
<dataflow id="289" from="tmp_151_cast" to="tmp_153" fromId="97" toId="99">
</dataflow>
<dataflow id="290" from="tmp_155_cast" to="tmp_153" fromId="98" toId="99">
</dataflow>
<dataflow id="292" from="_ssdm_op_PartSelect.i16.i30.i32.i32" to="tmp_155" fromId="291" toId="100">
</dataflow>
<dataflow id="293" from="tmp_153" to="tmp_155" fromId="99" toId="100">
</dataflow>
<dataflow id="295" from="StgValue_294" to="tmp_155" fromId="294" toId="100">
</dataflow>
<dataflow id="297" from="StgValue_296" to="tmp_155" fromId="296" toId="100">
</dataflow>
<dataflow id="298" from="output_addr11" to="output_load" fromId="53" toId="101">
</dataflow>
<dataflow id="299" from="output_addr11" to="output_load" fromId="53" toId="102">
</dataflow>
<dataflow id="300" from="output_load" to="tmp_156" fromId="102" toId="103">
</dataflow>
<dataflow id="301" from="tmp_155" to="tmp_156" fromId="100" toId="103">
</dataflow>
<dataflow id="302" from="tmp_156" to="StgValue_104" fromId="103" toId="104">
</dataflow>
<dataflow id="303" from="output_addr11" to="StgValue_104" fromId="53" toId="104">
</dataflow>
<dataflow id="304" from="exitcond4" to="StgValue_2" fromId="27" toId="2">
</dataflow>
<dataflow id="305" from="exitcond3" to="StgValue_3" fromId="36" toId="3">
</dataflow>
<dataflow id="306" from="exitcond2" to="StgValue_5" fromId="46" toId="5">
</dataflow>
<dataflow id="307" from="exitcond1" to="StgValue_6" fromId="58" toId="6">
</dataflow>
<dataflow id="308" from="exitcond" to="StgValue_8" fromId="76" toId="8">
</dataflow>
</dataflows>


</stg>
