// Seed: 970439820
module module_0;
  type_4(
      id_0, 1 - id_0
  );
  reg id_1;
  reg id_2;
  assign id_0 = 1;
  always @(posedge id_2 < id_1 or posedge id_1) begin
    id_1 = id_3;
    id_2 <= id_1;
  end
endmodule
