

Implementation tool: Xilinx Vivado v.2024.2
Project:             fir2
Solution:            hls
Device target:       xczu48dr-ffvg1517-2-e
Report date:         Tue Feb 04 17:24:57 EST 2025

#=== Post-Implementation Resource usage ===
SLICE:            0
LUT:            693
FF:            1270
DSP:              6
BRAM:             0
URAM:             0
LATCH:            0
SRL:              0
CLB:            194

#=== Final timing ===
CP required:                     5.000
CP achieved post-synthesis:      3.983
CP achieved post-implementation: 4.659
Timing met
