
Gate_Projects.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002d5c  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         0000001a  00800060  00002d5c  00002df0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000002c  0080007a  0080007a  00002e0a  2**0
                  ALLOC
  3 .stab         00002a24  00000000  00000000  00002e0c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      00001969  00000000  00000000  00005830  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000140  00000000  00000000  00007199  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000170  00000000  00000000  000072d9  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00001c49  00000000  00000000  00007449  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00000eeb  00000000  00000000  00009092  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000dad  00000000  00000000  00009f7d  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000160  00000000  00000000  0000ad2c  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    0000028d  00000000  00000000  0000ae8c  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    000007ce  00000000  00000000  0000b119  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000b8e7  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 d4 06 	jmp	0xda8	; 0xda8 <__vector_7>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      2c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d8 e0       	ldi	r29, 0x08	; 8
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	ec e5       	ldi	r30, 0x5C	; 92
      68:	fd e2       	ldi	r31, 0x2D	; 45
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	aa 37       	cpi	r26, 0x7A	; 122
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	aa e7       	ldi	r26, 0x7A	; 122
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	a6 3a       	cpi	r26, 0xA6	; 166
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 75 15 	call	0x2aea	; 0x2aea <main>
      8a:	0c 94 ac 16 	jmp	0x2d58	; 0x2d58 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 49 03 	call	0x692	; 0x692 <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 a9 03 	call	0x752	; 0x752 <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 75 16 	jmp	0x2cea	; 0x2cea <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a0 e6       	ldi	r26, 0x60	; 96
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 91 16 	jmp	0x2d22	; 0x2d22 <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 81 16 	jmp	0x2d02	; 0x2d02 <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 9d 16 	jmp	0x2d3a	; 0x2d3a <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 81 16 	jmp	0x2d02	; 0x2d02 <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 9d 16 	jmp	0x2d3a	; 0x2d3a <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 75 16 	jmp	0x2cea	; 0x2cea <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__mulsf3+0x60>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__mulsf3+0x76>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__mulsf3+0x4e>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__mulsf3+0x60>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__mulsf3+0x56>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__mulsf3+0x5c>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__mulsf3+0x76>
     494:	80 e6       	ldi	r24, 0x60	; 96
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__mulsf3+0x1e8>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__mulsf3+0x72>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__mulsf3+0x1e8>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__mulsf3+0x88>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__mulsf3+0x1e8>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__mulsf3+0xf4>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__mulsf3+0xe8>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__mulsf3+0x110>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__mulsf3+0x12a>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__mulsf3+0xb0>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__mulsf3+0x16e>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__mulsf3+0x162>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__mulsf3+0x140>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__mulsf3+0x18c>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__mulsf3+0x174>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__mulsf3+0x1ce>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__mulsf3+0x1ce>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__mulsf3+0x1ce>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__mulsf3+0x1d8>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 fd 03 	call	0x7fa	; 0x7fa <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 91 16 	jmp	0x2d22	; 0x2d22 <__epilogue_restores__>

00000632 <__gtsf2>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 81 16 	jmp	0x2d02	; 0x2d02 <__prologue_saves__+0x18>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	89 e0       	ldi	r24, 0x09	; 9
     650:	e8 2e       	mov	r14, r24
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     672:	89 85       	ldd	r24, Y+9	; 0x09
     674:	82 30       	cpi	r24, 0x02	; 2
     676:	40 f0       	brcs	.+16     	; 0x688 <__gtsf2+0x56>
     678:	89 89       	ldd	r24, Y+17	; 0x11
     67a:	82 30       	cpi	r24, 0x02	; 2
     67c:	28 f0       	brcs	.+10     	; 0x688 <__gtsf2+0x56>
     67e:	c7 01       	movw	r24, r14
     680:	b8 01       	movw	r22, r16
     682:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     686:	01 c0       	rjmp	.+2      	; 0x68a <__gtsf2+0x58>
     688:	8f ef       	ldi	r24, 0xFF	; 255
     68a:	68 96       	adiw	r28, 0x18	; 24
     68c:	e6 e0       	ldi	r30, 0x06	; 6
     68e:	0c 94 9d 16 	jmp	0x2d3a	; 0x2d3a <__epilogue_restores__+0x18>

00000692 <__gesf2>:
     692:	a8 e1       	ldi	r26, 0x18	; 24
     694:	b0 e0       	ldi	r27, 0x00	; 0
     696:	ef e4       	ldi	r30, 0x4F	; 79
     698:	f3 e0       	ldi	r31, 0x03	; 3
     69a:	0c 94 81 16 	jmp	0x2d02	; 0x2d02 <__prologue_saves__+0x18>
     69e:	69 83       	std	Y+1, r22	; 0x01
     6a0:	7a 83       	std	Y+2, r23	; 0x02
     6a2:	8b 83       	std	Y+3, r24	; 0x03
     6a4:	9c 83       	std	Y+4, r25	; 0x04
     6a6:	2d 83       	std	Y+5, r18	; 0x05
     6a8:	3e 83       	std	Y+6, r19	; 0x06
     6aa:	4f 83       	std	Y+7, r20	; 0x07
     6ac:	58 87       	std	Y+8, r21	; 0x08
     6ae:	89 e0       	ldi	r24, 0x09	; 9
     6b0:	e8 2e       	mov	r14, r24
     6b2:	f1 2c       	mov	r15, r1
     6b4:	ec 0e       	add	r14, r28
     6b6:	fd 1e       	adc	r15, r29
     6b8:	ce 01       	movw	r24, r28
     6ba:	01 96       	adiw	r24, 0x01	; 1
     6bc:	b7 01       	movw	r22, r14
     6be:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6c2:	8e 01       	movw	r16, r28
     6c4:	0f 5e       	subi	r16, 0xEF	; 239
     6c6:	1f 4f       	sbci	r17, 0xFF	; 255
     6c8:	ce 01       	movw	r24, r28
     6ca:	05 96       	adiw	r24, 0x05	; 5
     6cc:	b8 01       	movw	r22, r16
     6ce:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     6d2:	89 85       	ldd	r24, Y+9	; 0x09
     6d4:	82 30       	cpi	r24, 0x02	; 2
     6d6:	40 f0       	brcs	.+16     	; 0x6e8 <__gesf2+0x56>
     6d8:	89 89       	ldd	r24, Y+17	; 0x11
     6da:	82 30       	cpi	r24, 0x02	; 2
     6dc:	28 f0       	brcs	.+10     	; 0x6e8 <__gesf2+0x56>
     6de:	c7 01       	movw	r24, r14
     6e0:	b8 01       	movw	r22, r16
     6e2:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     6e6:	01 c0       	rjmp	.+2      	; 0x6ea <__gesf2+0x58>
     6e8:	8f ef       	ldi	r24, 0xFF	; 255
     6ea:	68 96       	adiw	r28, 0x18	; 24
     6ec:	e6 e0       	ldi	r30, 0x06	; 6
     6ee:	0c 94 9d 16 	jmp	0x2d3a	; 0x2d3a <__epilogue_restores__+0x18>

000006f2 <__ltsf2>:
     6f2:	a8 e1       	ldi	r26, 0x18	; 24
     6f4:	b0 e0       	ldi	r27, 0x00	; 0
     6f6:	ef e7       	ldi	r30, 0x7F	; 127
     6f8:	f3 e0       	ldi	r31, 0x03	; 3
     6fa:	0c 94 81 16 	jmp	0x2d02	; 0x2d02 <__prologue_saves__+0x18>
     6fe:	69 83       	std	Y+1, r22	; 0x01
     700:	7a 83       	std	Y+2, r23	; 0x02
     702:	8b 83       	std	Y+3, r24	; 0x03
     704:	9c 83       	std	Y+4, r25	; 0x04
     706:	2d 83       	std	Y+5, r18	; 0x05
     708:	3e 83       	std	Y+6, r19	; 0x06
     70a:	4f 83       	std	Y+7, r20	; 0x07
     70c:	58 87       	std	Y+8, r21	; 0x08
     70e:	89 e0       	ldi	r24, 0x09	; 9
     710:	e8 2e       	mov	r14, r24
     712:	f1 2c       	mov	r15, r1
     714:	ec 0e       	add	r14, r28
     716:	fd 1e       	adc	r15, r29
     718:	ce 01       	movw	r24, r28
     71a:	01 96       	adiw	r24, 0x01	; 1
     71c:	b7 01       	movw	r22, r14
     71e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     722:	8e 01       	movw	r16, r28
     724:	0f 5e       	subi	r16, 0xEF	; 239
     726:	1f 4f       	sbci	r17, 0xFF	; 255
     728:	ce 01       	movw	r24, r28
     72a:	05 96       	adiw	r24, 0x05	; 5
     72c:	b8 01       	movw	r22, r16
     72e:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     732:	89 85       	ldd	r24, Y+9	; 0x09
     734:	82 30       	cpi	r24, 0x02	; 2
     736:	40 f0       	brcs	.+16     	; 0x748 <__ltsf2+0x56>
     738:	89 89       	ldd	r24, Y+17	; 0x11
     73a:	82 30       	cpi	r24, 0x02	; 2
     73c:	28 f0       	brcs	.+10     	; 0x748 <__ltsf2+0x56>
     73e:	c7 01       	movw	r24, r14
     740:	b8 01       	movw	r22, r16
     742:	0e 94 4a 05 	call	0xa94	; 0xa94 <__fpcmp_parts_f>
     746:	01 c0       	rjmp	.+2      	; 0x74a <__ltsf2+0x58>
     748:	81 e0       	ldi	r24, 0x01	; 1
     74a:	68 96       	adiw	r28, 0x18	; 24
     74c:	e6 e0       	ldi	r30, 0x06	; 6
     74e:	0c 94 9d 16 	jmp	0x2d3a	; 0x2d3a <__epilogue_restores__+0x18>

00000752 <__fixsfsi>:
     752:	ac e0       	ldi	r26, 0x0C	; 12
     754:	b0 e0       	ldi	r27, 0x00	; 0
     756:	ef ea       	ldi	r30, 0xAF	; 175
     758:	f3 e0       	ldi	r31, 0x03	; 3
     75a:	0c 94 85 16 	jmp	0x2d0a	; 0x2d0a <__prologue_saves__+0x20>
     75e:	69 83       	std	Y+1, r22	; 0x01
     760:	7a 83       	std	Y+2, r23	; 0x02
     762:	8b 83       	std	Y+3, r24	; 0x03
     764:	9c 83       	std	Y+4, r25	; 0x04
     766:	ce 01       	movw	r24, r28
     768:	01 96       	adiw	r24, 0x01	; 1
     76a:	be 01       	movw	r22, r28
     76c:	6b 5f       	subi	r22, 0xFB	; 251
     76e:	7f 4f       	sbci	r23, 0xFF	; 255
     770:	0e 94 d2 04 	call	0x9a4	; 0x9a4 <__unpack_f>
     774:	8d 81       	ldd	r24, Y+5	; 0x05
     776:	82 30       	cpi	r24, 0x02	; 2
     778:	61 f1       	breq	.+88     	; 0x7d2 <__fixsfsi+0x80>
     77a:	82 30       	cpi	r24, 0x02	; 2
     77c:	50 f1       	brcs	.+84     	; 0x7d2 <__fixsfsi+0x80>
     77e:	84 30       	cpi	r24, 0x04	; 4
     780:	21 f4       	brne	.+8      	; 0x78a <__fixsfsi+0x38>
     782:	8e 81       	ldd	r24, Y+6	; 0x06
     784:	88 23       	and	r24, r24
     786:	51 f1       	breq	.+84     	; 0x7dc <__fixsfsi+0x8a>
     788:	2e c0       	rjmp	.+92     	; 0x7e6 <__fixsfsi+0x94>
     78a:	2f 81       	ldd	r18, Y+7	; 0x07
     78c:	38 85       	ldd	r19, Y+8	; 0x08
     78e:	37 fd       	sbrc	r19, 7
     790:	20 c0       	rjmp	.+64     	; 0x7d2 <__fixsfsi+0x80>
     792:	6e 81       	ldd	r22, Y+6	; 0x06
     794:	2f 31       	cpi	r18, 0x1F	; 31
     796:	31 05       	cpc	r19, r1
     798:	1c f0       	brlt	.+6      	; 0x7a0 <__fixsfsi+0x4e>
     79a:	66 23       	and	r22, r22
     79c:	f9 f0       	breq	.+62     	; 0x7dc <__fixsfsi+0x8a>
     79e:	23 c0       	rjmp	.+70     	; 0x7e6 <__fixsfsi+0x94>
     7a0:	8e e1       	ldi	r24, 0x1E	; 30
     7a2:	90 e0       	ldi	r25, 0x00	; 0
     7a4:	82 1b       	sub	r24, r18
     7a6:	93 0b       	sbc	r25, r19
     7a8:	29 85       	ldd	r18, Y+9	; 0x09
     7aa:	3a 85       	ldd	r19, Y+10	; 0x0a
     7ac:	4b 85       	ldd	r20, Y+11	; 0x0b
     7ae:	5c 85       	ldd	r21, Y+12	; 0x0c
     7b0:	04 c0       	rjmp	.+8      	; 0x7ba <__fixsfsi+0x68>
     7b2:	56 95       	lsr	r21
     7b4:	47 95       	ror	r20
     7b6:	37 95       	ror	r19
     7b8:	27 95       	ror	r18
     7ba:	8a 95       	dec	r24
     7bc:	d2 f7       	brpl	.-12     	; 0x7b2 <__fixsfsi+0x60>
     7be:	66 23       	and	r22, r22
     7c0:	b1 f0       	breq	.+44     	; 0x7ee <__fixsfsi+0x9c>
     7c2:	50 95       	com	r21
     7c4:	40 95       	com	r20
     7c6:	30 95       	com	r19
     7c8:	21 95       	neg	r18
     7ca:	3f 4f       	sbci	r19, 0xFF	; 255
     7cc:	4f 4f       	sbci	r20, 0xFF	; 255
     7ce:	5f 4f       	sbci	r21, 0xFF	; 255
     7d0:	0e c0       	rjmp	.+28     	; 0x7ee <__fixsfsi+0x9c>
     7d2:	20 e0       	ldi	r18, 0x00	; 0
     7d4:	30 e0       	ldi	r19, 0x00	; 0
     7d6:	40 e0       	ldi	r20, 0x00	; 0
     7d8:	50 e0       	ldi	r21, 0x00	; 0
     7da:	09 c0       	rjmp	.+18     	; 0x7ee <__fixsfsi+0x9c>
     7dc:	2f ef       	ldi	r18, 0xFF	; 255
     7de:	3f ef       	ldi	r19, 0xFF	; 255
     7e0:	4f ef       	ldi	r20, 0xFF	; 255
     7e2:	5f e7       	ldi	r21, 0x7F	; 127
     7e4:	04 c0       	rjmp	.+8      	; 0x7ee <__fixsfsi+0x9c>
     7e6:	20 e0       	ldi	r18, 0x00	; 0
     7e8:	30 e0       	ldi	r19, 0x00	; 0
     7ea:	40 e0       	ldi	r20, 0x00	; 0
     7ec:	50 e8       	ldi	r21, 0x80	; 128
     7ee:	b9 01       	movw	r22, r18
     7f0:	ca 01       	movw	r24, r20
     7f2:	2c 96       	adiw	r28, 0x0c	; 12
     7f4:	e2 e0       	ldi	r30, 0x02	; 2
     7f6:	0c 94 a1 16 	jmp	0x2d42	; 0x2d42 <__epilogue_restores__+0x20>

000007fa <__pack_f>:
     7fa:	df 92       	push	r13
     7fc:	ef 92       	push	r14
     7fe:	ff 92       	push	r15
     800:	0f 93       	push	r16
     802:	1f 93       	push	r17
     804:	fc 01       	movw	r30, r24
     806:	e4 80       	ldd	r14, Z+4	; 0x04
     808:	f5 80       	ldd	r15, Z+5	; 0x05
     80a:	06 81       	ldd	r16, Z+6	; 0x06
     80c:	17 81       	ldd	r17, Z+7	; 0x07
     80e:	d1 80       	ldd	r13, Z+1	; 0x01
     810:	80 81       	ld	r24, Z
     812:	82 30       	cpi	r24, 0x02	; 2
     814:	48 f4       	brcc	.+18     	; 0x828 <__pack_f+0x2e>
     816:	80 e0       	ldi	r24, 0x00	; 0
     818:	90 e0       	ldi	r25, 0x00	; 0
     81a:	a0 e1       	ldi	r26, 0x10	; 16
     81c:	b0 e0       	ldi	r27, 0x00	; 0
     81e:	e8 2a       	or	r14, r24
     820:	f9 2a       	or	r15, r25
     822:	0a 2b       	or	r16, r26
     824:	1b 2b       	or	r17, r27
     826:	a5 c0       	rjmp	.+330    	; 0x972 <__stack+0x113>
     828:	84 30       	cpi	r24, 0x04	; 4
     82a:	09 f4       	brne	.+2      	; 0x82e <__pack_f+0x34>
     82c:	9f c0       	rjmp	.+318    	; 0x96c <__stack+0x10d>
     82e:	82 30       	cpi	r24, 0x02	; 2
     830:	21 f4       	brne	.+8      	; 0x83a <__pack_f+0x40>
     832:	ee 24       	eor	r14, r14
     834:	ff 24       	eor	r15, r15
     836:	87 01       	movw	r16, r14
     838:	05 c0       	rjmp	.+10     	; 0x844 <__pack_f+0x4a>
     83a:	e1 14       	cp	r14, r1
     83c:	f1 04       	cpc	r15, r1
     83e:	01 05       	cpc	r16, r1
     840:	11 05       	cpc	r17, r1
     842:	19 f4       	brne	.+6      	; 0x84a <__pack_f+0x50>
     844:	e0 e0       	ldi	r30, 0x00	; 0
     846:	f0 e0       	ldi	r31, 0x00	; 0
     848:	96 c0       	rjmp	.+300    	; 0x976 <__stack+0x117>
     84a:	62 81       	ldd	r22, Z+2	; 0x02
     84c:	73 81       	ldd	r23, Z+3	; 0x03
     84e:	9f ef       	ldi	r25, 0xFF	; 255
     850:	62 38       	cpi	r22, 0x82	; 130
     852:	79 07       	cpc	r23, r25
     854:	0c f0       	brlt	.+2      	; 0x858 <__pack_f+0x5e>
     856:	5b c0       	rjmp	.+182    	; 0x90e <__stack+0xaf>
     858:	22 e8       	ldi	r18, 0x82	; 130
     85a:	3f ef       	ldi	r19, 0xFF	; 255
     85c:	26 1b       	sub	r18, r22
     85e:	37 0b       	sbc	r19, r23
     860:	2a 31       	cpi	r18, 0x1A	; 26
     862:	31 05       	cpc	r19, r1
     864:	2c f0       	brlt	.+10     	; 0x870 <__stack+0x11>
     866:	20 e0       	ldi	r18, 0x00	; 0
     868:	30 e0       	ldi	r19, 0x00	; 0
     86a:	40 e0       	ldi	r20, 0x00	; 0
     86c:	50 e0       	ldi	r21, 0x00	; 0
     86e:	2a c0       	rjmp	.+84     	; 0x8c4 <__stack+0x65>
     870:	b8 01       	movw	r22, r16
     872:	a7 01       	movw	r20, r14
     874:	02 2e       	mov	r0, r18
     876:	04 c0       	rjmp	.+8      	; 0x880 <__stack+0x21>
     878:	76 95       	lsr	r23
     87a:	67 95       	ror	r22
     87c:	57 95       	ror	r21
     87e:	47 95       	ror	r20
     880:	0a 94       	dec	r0
     882:	d2 f7       	brpl	.-12     	; 0x878 <__stack+0x19>
     884:	81 e0       	ldi	r24, 0x01	; 1
     886:	90 e0       	ldi	r25, 0x00	; 0
     888:	a0 e0       	ldi	r26, 0x00	; 0
     88a:	b0 e0       	ldi	r27, 0x00	; 0
     88c:	04 c0       	rjmp	.+8      	; 0x896 <__stack+0x37>
     88e:	88 0f       	add	r24, r24
     890:	99 1f       	adc	r25, r25
     892:	aa 1f       	adc	r26, r26
     894:	bb 1f       	adc	r27, r27
     896:	2a 95       	dec	r18
     898:	d2 f7       	brpl	.-12     	; 0x88e <__stack+0x2f>
     89a:	01 97       	sbiw	r24, 0x01	; 1
     89c:	a1 09       	sbc	r26, r1
     89e:	b1 09       	sbc	r27, r1
     8a0:	8e 21       	and	r24, r14
     8a2:	9f 21       	and	r25, r15
     8a4:	a0 23       	and	r26, r16
     8a6:	b1 23       	and	r27, r17
     8a8:	00 97       	sbiw	r24, 0x00	; 0
     8aa:	a1 05       	cpc	r26, r1
     8ac:	b1 05       	cpc	r27, r1
     8ae:	21 f0       	breq	.+8      	; 0x8b8 <__stack+0x59>
     8b0:	81 e0       	ldi	r24, 0x01	; 1
     8b2:	90 e0       	ldi	r25, 0x00	; 0
     8b4:	a0 e0       	ldi	r26, 0x00	; 0
     8b6:	b0 e0       	ldi	r27, 0x00	; 0
     8b8:	9a 01       	movw	r18, r20
     8ba:	ab 01       	movw	r20, r22
     8bc:	28 2b       	or	r18, r24
     8be:	39 2b       	or	r19, r25
     8c0:	4a 2b       	or	r20, r26
     8c2:	5b 2b       	or	r21, r27
     8c4:	da 01       	movw	r26, r20
     8c6:	c9 01       	movw	r24, r18
     8c8:	8f 77       	andi	r24, 0x7F	; 127
     8ca:	90 70       	andi	r25, 0x00	; 0
     8cc:	a0 70       	andi	r26, 0x00	; 0
     8ce:	b0 70       	andi	r27, 0x00	; 0
     8d0:	80 34       	cpi	r24, 0x40	; 64
     8d2:	91 05       	cpc	r25, r1
     8d4:	a1 05       	cpc	r26, r1
     8d6:	b1 05       	cpc	r27, r1
     8d8:	39 f4       	brne	.+14     	; 0x8e8 <__stack+0x89>
     8da:	27 ff       	sbrs	r18, 7
     8dc:	09 c0       	rjmp	.+18     	; 0x8f0 <__stack+0x91>
     8de:	20 5c       	subi	r18, 0xC0	; 192
     8e0:	3f 4f       	sbci	r19, 0xFF	; 255
     8e2:	4f 4f       	sbci	r20, 0xFF	; 255
     8e4:	5f 4f       	sbci	r21, 0xFF	; 255
     8e6:	04 c0       	rjmp	.+8      	; 0x8f0 <__stack+0x91>
     8e8:	21 5c       	subi	r18, 0xC1	; 193
     8ea:	3f 4f       	sbci	r19, 0xFF	; 255
     8ec:	4f 4f       	sbci	r20, 0xFF	; 255
     8ee:	5f 4f       	sbci	r21, 0xFF	; 255
     8f0:	e0 e0       	ldi	r30, 0x00	; 0
     8f2:	f0 e0       	ldi	r31, 0x00	; 0
     8f4:	20 30       	cpi	r18, 0x00	; 0
     8f6:	a0 e0       	ldi	r26, 0x00	; 0
     8f8:	3a 07       	cpc	r19, r26
     8fa:	a0 e0       	ldi	r26, 0x00	; 0
     8fc:	4a 07       	cpc	r20, r26
     8fe:	a0 e4       	ldi	r26, 0x40	; 64
     900:	5a 07       	cpc	r21, r26
     902:	10 f0       	brcs	.+4      	; 0x908 <__stack+0xa9>
     904:	e1 e0       	ldi	r30, 0x01	; 1
     906:	f0 e0       	ldi	r31, 0x00	; 0
     908:	79 01       	movw	r14, r18
     90a:	8a 01       	movw	r16, r20
     90c:	27 c0       	rjmp	.+78     	; 0x95c <__stack+0xfd>
     90e:	60 38       	cpi	r22, 0x80	; 128
     910:	71 05       	cpc	r23, r1
     912:	64 f5       	brge	.+88     	; 0x96c <__stack+0x10d>
     914:	fb 01       	movw	r30, r22
     916:	e1 58       	subi	r30, 0x81	; 129
     918:	ff 4f       	sbci	r31, 0xFF	; 255
     91a:	d8 01       	movw	r26, r16
     91c:	c7 01       	movw	r24, r14
     91e:	8f 77       	andi	r24, 0x7F	; 127
     920:	90 70       	andi	r25, 0x00	; 0
     922:	a0 70       	andi	r26, 0x00	; 0
     924:	b0 70       	andi	r27, 0x00	; 0
     926:	80 34       	cpi	r24, 0x40	; 64
     928:	91 05       	cpc	r25, r1
     92a:	a1 05       	cpc	r26, r1
     92c:	b1 05       	cpc	r27, r1
     92e:	39 f4       	brne	.+14     	; 0x93e <__stack+0xdf>
     930:	e7 fe       	sbrs	r14, 7
     932:	0d c0       	rjmp	.+26     	; 0x94e <__stack+0xef>
     934:	80 e4       	ldi	r24, 0x40	; 64
     936:	90 e0       	ldi	r25, 0x00	; 0
     938:	a0 e0       	ldi	r26, 0x00	; 0
     93a:	b0 e0       	ldi	r27, 0x00	; 0
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__stack+0xe7>
     93e:	8f e3       	ldi	r24, 0x3F	; 63
     940:	90 e0       	ldi	r25, 0x00	; 0
     942:	a0 e0       	ldi	r26, 0x00	; 0
     944:	b0 e0       	ldi	r27, 0x00	; 0
     946:	e8 0e       	add	r14, r24
     948:	f9 1e       	adc	r15, r25
     94a:	0a 1f       	adc	r16, r26
     94c:	1b 1f       	adc	r17, r27
     94e:	17 ff       	sbrs	r17, 7
     950:	05 c0       	rjmp	.+10     	; 0x95c <__stack+0xfd>
     952:	16 95       	lsr	r17
     954:	07 95       	ror	r16
     956:	f7 94       	ror	r15
     958:	e7 94       	ror	r14
     95a:	31 96       	adiw	r30, 0x01	; 1
     95c:	87 e0       	ldi	r24, 0x07	; 7
     95e:	16 95       	lsr	r17
     960:	07 95       	ror	r16
     962:	f7 94       	ror	r15
     964:	e7 94       	ror	r14
     966:	8a 95       	dec	r24
     968:	d1 f7       	brne	.-12     	; 0x95e <__stack+0xff>
     96a:	05 c0       	rjmp	.+10     	; 0x976 <__stack+0x117>
     96c:	ee 24       	eor	r14, r14
     96e:	ff 24       	eor	r15, r15
     970:	87 01       	movw	r16, r14
     972:	ef ef       	ldi	r30, 0xFF	; 255
     974:	f0 e0       	ldi	r31, 0x00	; 0
     976:	6e 2f       	mov	r22, r30
     978:	67 95       	ror	r22
     97a:	66 27       	eor	r22, r22
     97c:	67 95       	ror	r22
     97e:	90 2f       	mov	r25, r16
     980:	9f 77       	andi	r25, 0x7F	; 127
     982:	d7 94       	ror	r13
     984:	dd 24       	eor	r13, r13
     986:	d7 94       	ror	r13
     988:	8e 2f       	mov	r24, r30
     98a:	86 95       	lsr	r24
     98c:	49 2f       	mov	r20, r25
     98e:	46 2b       	or	r20, r22
     990:	58 2f       	mov	r21, r24
     992:	5d 29       	or	r21, r13
     994:	b7 01       	movw	r22, r14
     996:	ca 01       	movw	r24, r20
     998:	1f 91       	pop	r17
     99a:	0f 91       	pop	r16
     99c:	ff 90       	pop	r15
     99e:	ef 90       	pop	r14
     9a0:	df 90       	pop	r13
     9a2:	08 95       	ret

000009a4 <__unpack_f>:
     9a4:	fc 01       	movw	r30, r24
     9a6:	db 01       	movw	r26, r22
     9a8:	40 81       	ld	r20, Z
     9aa:	51 81       	ldd	r21, Z+1	; 0x01
     9ac:	22 81       	ldd	r18, Z+2	; 0x02
     9ae:	62 2f       	mov	r22, r18
     9b0:	6f 77       	andi	r22, 0x7F	; 127
     9b2:	70 e0       	ldi	r23, 0x00	; 0
     9b4:	22 1f       	adc	r18, r18
     9b6:	22 27       	eor	r18, r18
     9b8:	22 1f       	adc	r18, r18
     9ba:	93 81       	ldd	r25, Z+3	; 0x03
     9bc:	89 2f       	mov	r24, r25
     9be:	88 0f       	add	r24, r24
     9c0:	82 2b       	or	r24, r18
     9c2:	28 2f       	mov	r18, r24
     9c4:	30 e0       	ldi	r19, 0x00	; 0
     9c6:	99 1f       	adc	r25, r25
     9c8:	99 27       	eor	r25, r25
     9ca:	99 1f       	adc	r25, r25
     9cc:	11 96       	adiw	r26, 0x01	; 1
     9ce:	9c 93       	st	X, r25
     9d0:	11 97       	sbiw	r26, 0x01	; 1
     9d2:	21 15       	cp	r18, r1
     9d4:	31 05       	cpc	r19, r1
     9d6:	a9 f5       	brne	.+106    	; 0xa42 <__unpack_f+0x9e>
     9d8:	41 15       	cp	r20, r1
     9da:	51 05       	cpc	r21, r1
     9dc:	61 05       	cpc	r22, r1
     9de:	71 05       	cpc	r23, r1
     9e0:	11 f4       	brne	.+4      	; 0x9e6 <__unpack_f+0x42>
     9e2:	82 e0       	ldi	r24, 0x02	; 2
     9e4:	37 c0       	rjmp	.+110    	; 0xa54 <__unpack_f+0xb0>
     9e6:	82 e8       	ldi	r24, 0x82	; 130
     9e8:	9f ef       	ldi	r25, 0xFF	; 255
     9ea:	13 96       	adiw	r26, 0x03	; 3
     9ec:	9c 93       	st	X, r25
     9ee:	8e 93       	st	-X, r24
     9f0:	12 97       	sbiw	r26, 0x02	; 2
     9f2:	9a 01       	movw	r18, r20
     9f4:	ab 01       	movw	r20, r22
     9f6:	67 e0       	ldi	r22, 0x07	; 7
     9f8:	22 0f       	add	r18, r18
     9fa:	33 1f       	adc	r19, r19
     9fc:	44 1f       	adc	r20, r20
     9fe:	55 1f       	adc	r21, r21
     a00:	6a 95       	dec	r22
     a02:	d1 f7       	brne	.-12     	; 0x9f8 <__unpack_f+0x54>
     a04:	83 e0       	ldi	r24, 0x03	; 3
     a06:	8c 93       	st	X, r24
     a08:	0d c0       	rjmp	.+26     	; 0xa24 <__unpack_f+0x80>
     a0a:	22 0f       	add	r18, r18
     a0c:	33 1f       	adc	r19, r19
     a0e:	44 1f       	adc	r20, r20
     a10:	55 1f       	adc	r21, r21
     a12:	12 96       	adiw	r26, 0x02	; 2
     a14:	8d 91       	ld	r24, X+
     a16:	9c 91       	ld	r25, X
     a18:	13 97       	sbiw	r26, 0x03	; 3
     a1a:	01 97       	sbiw	r24, 0x01	; 1
     a1c:	13 96       	adiw	r26, 0x03	; 3
     a1e:	9c 93       	st	X, r25
     a20:	8e 93       	st	-X, r24
     a22:	12 97       	sbiw	r26, 0x02	; 2
     a24:	20 30       	cpi	r18, 0x00	; 0
     a26:	80 e0       	ldi	r24, 0x00	; 0
     a28:	38 07       	cpc	r19, r24
     a2a:	80 e0       	ldi	r24, 0x00	; 0
     a2c:	48 07       	cpc	r20, r24
     a2e:	80 e4       	ldi	r24, 0x40	; 64
     a30:	58 07       	cpc	r21, r24
     a32:	58 f3       	brcs	.-42     	; 0xa0a <__unpack_f+0x66>
     a34:	14 96       	adiw	r26, 0x04	; 4
     a36:	2d 93       	st	X+, r18
     a38:	3d 93       	st	X+, r19
     a3a:	4d 93       	st	X+, r20
     a3c:	5c 93       	st	X, r21
     a3e:	17 97       	sbiw	r26, 0x07	; 7
     a40:	08 95       	ret
     a42:	2f 3f       	cpi	r18, 0xFF	; 255
     a44:	31 05       	cpc	r19, r1
     a46:	79 f4       	brne	.+30     	; 0xa66 <__unpack_f+0xc2>
     a48:	41 15       	cp	r20, r1
     a4a:	51 05       	cpc	r21, r1
     a4c:	61 05       	cpc	r22, r1
     a4e:	71 05       	cpc	r23, r1
     a50:	19 f4       	brne	.+6      	; 0xa58 <__unpack_f+0xb4>
     a52:	84 e0       	ldi	r24, 0x04	; 4
     a54:	8c 93       	st	X, r24
     a56:	08 95       	ret
     a58:	64 ff       	sbrs	r22, 4
     a5a:	03 c0       	rjmp	.+6      	; 0xa62 <__unpack_f+0xbe>
     a5c:	81 e0       	ldi	r24, 0x01	; 1
     a5e:	8c 93       	st	X, r24
     a60:	12 c0       	rjmp	.+36     	; 0xa86 <__unpack_f+0xe2>
     a62:	1c 92       	st	X, r1
     a64:	10 c0       	rjmp	.+32     	; 0xa86 <__unpack_f+0xe2>
     a66:	2f 57       	subi	r18, 0x7F	; 127
     a68:	30 40       	sbci	r19, 0x00	; 0
     a6a:	13 96       	adiw	r26, 0x03	; 3
     a6c:	3c 93       	st	X, r19
     a6e:	2e 93       	st	-X, r18
     a70:	12 97       	sbiw	r26, 0x02	; 2
     a72:	83 e0       	ldi	r24, 0x03	; 3
     a74:	8c 93       	st	X, r24
     a76:	87 e0       	ldi	r24, 0x07	; 7
     a78:	44 0f       	add	r20, r20
     a7a:	55 1f       	adc	r21, r21
     a7c:	66 1f       	adc	r22, r22
     a7e:	77 1f       	adc	r23, r23
     a80:	8a 95       	dec	r24
     a82:	d1 f7       	brne	.-12     	; 0xa78 <__unpack_f+0xd4>
     a84:	70 64       	ori	r23, 0x40	; 64
     a86:	14 96       	adiw	r26, 0x04	; 4
     a88:	4d 93       	st	X+, r20
     a8a:	5d 93       	st	X+, r21
     a8c:	6d 93       	st	X+, r22
     a8e:	7c 93       	st	X, r23
     a90:	17 97       	sbiw	r26, 0x07	; 7
     a92:	08 95       	ret

00000a94 <__fpcmp_parts_f>:
     a94:	1f 93       	push	r17
     a96:	dc 01       	movw	r26, r24
     a98:	fb 01       	movw	r30, r22
     a9a:	9c 91       	ld	r25, X
     a9c:	92 30       	cpi	r25, 0x02	; 2
     a9e:	08 f4       	brcc	.+2      	; 0xaa2 <__fpcmp_parts_f+0xe>
     aa0:	47 c0       	rjmp	.+142    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aa2:	80 81       	ld	r24, Z
     aa4:	82 30       	cpi	r24, 0x02	; 2
     aa6:	08 f4       	brcc	.+2      	; 0xaaa <__fpcmp_parts_f+0x16>
     aa8:	43 c0       	rjmp	.+134    	; 0xb30 <__fpcmp_parts_f+0x9c>
     aaa:	94 30       	cpi	r25, 0x04	; 4
     aac:	51 f4       	brne	.+20     	; 0xac2 <__fpcmp_parts_f+0x2e>
     aae:	11 96       	adiw	r26, 0x01	; 1
     ab0:	1c 91       	ld	r17, X
     ab2:	84 30       	cpi	r24, 0x04	; 4
     ab4:	99 f5       	brne	.+102    	; 0xb1c <__fpcmp_parts_f+0x88>
     ab6:	81 81       	ldd	r24, Z+1	; 0x01
     ab8:	68 2f       	mov	r22, r24
     aba:	70 e0       	ldi	r23, 0x00	; 0
     abc:	61 1b       	sub	r22, r17
     abe:	71 09       	sbc	r23, r1
     ac0:	3f c0       	rjmp	.+126    	; 0xb40 <__fpcmp_parts_f+0xac>
     ac2:	84 30       	cpi	r24, 0x04	; 4
     ac4:	21 f0       	breq	.+8      	; 0xace <__fpcmp_parts_f+0x3a>
     ac6:	92 30       	cpi	r25, 0x02	; 2
     ac8:	31 f4       	brne	.+12     	; 0xad6 <__fpcmp_parts_f+0x42>
     aca:	82 30       	cpi	r24, 0x02	; 2
     acc:	b9 f1       	breq	.+110    	; 0xb3c <__fpcmp_parts_f+0xa8>
     ace:	81 81       	ldd	r24, Z+1	; 0x01
     ad0:	88 23       	and	r24, r24
     ad2:	89 f1       	breq	.+98     	; 0xb36 <__fpcmp_parts_f+0xa2>
     ad4:	2d c0       	rjmp	.+90     	; 0xb30 <__fpcmp_parts_f+0x9c>
     ad6:	11 96       	adiw	r26, 0x01	; 1
     ad8:	1c 91       	ld	r17, X
     ada:	11 97       	sbiw	r26, 0x01	; 1
     adc:	82 30       	cpi	r24, 0x02	; 2
     ade:	f1 f0       	breq	.+60     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae0:	81 81       	ldd	r24, Z+1	; 0x01
     ae2:	18 17       	cp	r17, r24
     ae4:	d9 f4       	brne	.+54     	; 0xb1c <__fpcmp_parts_f+0x88>
     ae6:	12 96       	adiw	r26, 0x02	; 2
     ae8:	2d 91       	ld	r18, X+
     aea:	3c 91       	ld	r19, X
     aec:	13 97       	sbiw	r26, 0x03	; 3
     aee:	82 81       	ldd	r24, Z+2	; 0x02
     af0:	93 81       	ldd	r25, Z+3	; 0x03
     af2:	82 17       	cp	r24, r18
     af4:	93 07       	cpc	r25, r19
     af6:	94 f0       	brlt	.+36     	; 0xb1c <__fpcmp_parts_f+0x88>
     af8:	28 17       	cp	r18, r24
     afa:	39 07       	cpc	r19, r25
     afc:	bc f0       	brlt	.+46     	; 0xb2c <__fpcmp_parts_f+0x98>
     afe:	14 96       	adiw	r26, 0x04	; 4
     b00:	8d 91       	ld	r24, X+
     b02:	9d 91       	ld	r25, X+
     b04:	0d 90       	ld	r0, X+
     b06:	bc 91       	ld	r27, X
     b08:	a0 2d       	mov	r26, r0
     b0a:	24 81       	ldd	r18, Z+4	; 0x04
     b0c:	35 81       	ldd	r19, Z+5	; 0x05
     b0e:	46 81       	ldd	r20, Z+6	; 0x06
     b10:	57 81       	ldd	r21, Z+7	; 0x07
     b12:	28 17       	cp	r18, r24
     b14:	39 07       	cpc	r19, r25
     b16:	4a 07       	cpc	r20, r26
     b18:	5b 07       	cpc	r21, r27
     b1a:	18 f4       	brcc	.+6      	; 0xb22 <__fpcmp_parts_f+0x8e>
     b1c:	11 23       	and	r17, r17
     b1e:	41 f0       	breq	.+16     	; 0xb30 <__fpcmp_parts_f+0x9c>
     b20:	0a c0       	rjmp	.+20     	; 0xb36 <__fpcmp_parts_f+0xa2>
     b22:	82 17       	cp	r24, r18
     b24:	93 07       	cpc	r25, r19
     b26:	a4 07       	cpc	r26, r20
     b28:	b5 07       	cpc	r27, r21
     b2a:	40 f4       	brcc	.+16     	; 0xb3c <__fpcmp_parts_f+0xa8>
     b2c:	11 23       	and	r17, r17
     b2e:	19 f0       	breq	.+6      	; 0xb36 <__fpcmp_parts_f+0xa2>
     b30:	61 e0       	ldi	r22, 0x01	; 1
     b32:	70 e0       	ldi	r23, 0x00	; 0
     b34:	05 c0       	rjmp	.+10     	; 0xb40 <__fpcmp_parts_f+0xac>
     b36:	6f ef       	ldi	r22, 0xFF	; 255
     b38:	7f ef       	ldi	r23, 0xFF	; 255
     b3a:	02 c0       	rjmp	.+4      	; 0xb40 <__fpcmp_parts_f+0xac>
     b3c:	60 e0       	ldi	r22, 0x00	; 0
     b3e:	70 e0       	ldi	r23, 0x00	; 0
     b40:	cb 01       	movw	r24, r22
     b42:	1f 91       	pop	r17
     b44:	08 95       	ret

00000b46 <RTO_voidStartScheduler>:

Task_TCB  TASKS[RTO_NUMBER_OF_TASKS];


void RTO_voidStartScheduler(void)
{
     b46:	df 93       	push	r29
     b48:	cf 93       	push	r28
     b4a:	cd b7       	in	r28, 0x3d	; 61
     b4c:	de b7       	in	r29, 0x3e	; 62
	Timer_VidInt();
     b4e:	0e 94 7d 06 	call	0xcfa	; 0xcfa <Timer_VidInt>
}
     b52:	cf 91       	pop	r28
     b54:	df 91       	pop	r29
     b56:	08 95       	ret

00000b58 <RTO_voidInit>:

void RTO_voidInit(void)
{
     b58:	df 93       	push	r29
     b5a:	cf 93       	push	r28
     b5c:	cd b7       	in	r28, 0x3d	; 61
     b5e:	de b7       	in	r29, 0x3e	; 62
	Timer_set_callback(&RTO_voidScheduler);
     b60:	85 e0       	ldi	r24, 0x05	; 5
     b62:	96 e0       	ldi	r25, 0x06	; 6
     b64:	0e 94 c2 06 	call	0xd84	; 0xd84 <Timer_set_callback>
}
     b68:	cf 91       	pop	r28
     b6a:	df 91       	pop	r29
     b6c:	08 95       	ret

00000b6e <RTO_voidCreateTask>:

void RTO_voidCreateTask(u8 Copy_u8Priority, u16 Copy_u16Periodicity , u16 Copy_u16Firstdelay , void(*Copy_ptrtofun)(void) )
{
     b6e:	df 93       	push	r29
     b70:	cf 93       	push	r28
     b72:	cd b7       	in	r28, 0x3d	; 61
     b74:	de b7       	in	r29, 0x3e	; 62
     b76:	27 97       	sbiw	r28, 0x07	; 7
     b78:	0f b6       	in	r0, 0x3f	; 63
     b7a:	f8 94       	cli
     b7c:	de bf       	out	0x3e, r29	; 62
     b7e:	0f be       	out	0x3f, r0	; 63
     b80:	cd bf       	out	0x3d, r28	; 61
     b82:	89 83       	std	Y+1, r24	; 0x01
     b84:	7b 83       	std	Y+3, r23	; 0x03
     b86:	6a 83       	std	Y+2, r22	; 0x02
     b88:	5d 83       	std	Y+5, r21	; 0x05
     b8a:	4c 83       	std	Y+4, r20	; 0x04
     b8c:	3f 83       	std	Y+7, r19	; 0x07
     b8e:	2e 83       	std	Y+6, r18	; 0x06
	TASKS[Copy_u8Priority].u16Periodicity = Copy_u16Periodicity;
     b90:	89 81       	ldd	r24, Y+1	; 0x01
     b92:	28 2f       	mov	r18, r24
     b94:	30 e0       	ldi	r19, 0x00	; 0
     b96:	c9 01       	movw	r24, r18
     b98:	88 0f       	add	r24, r24
     b9a:	99 1f       	adc	r25, r25
     b9c:	82 0f       	add	r24, r18
     b9e:	93 1f       	adc	r25, r19
     ba0:	88 0f       	add	r24, r24
     ba2:	99 1f       	adc	r25, r25
     ba4:	fc 01       	movw	r30, r24
     ba6:	ee 57       	subi	r30, 0x7E	; 126
     ba8:	ff 4f       	sbci	r31, 0xFF	; 255
     baa:	8a 81       	ldd	r24, Y+2	; 0x02
     bac:	9b 81       	ldd	r25, Y+3	; 0x03
     bae:	91 83       	std	Z+1, r25	; 0x01
     bb0:	80 83       	st	Z, r24
	TASKS[Copy_u8Priority].u16FirstDelay  = Copy_u16Firstdelay;
     bb2:	89 81       	ldd	r24, Y+1	; 0x01
     bb4:	28 2f       	mov	r18, r24
     bb6:	30 e0       	ldi	r19, 0x00	; 0
     bb8:	c9 01       	movw	r24, r18
     bba:	88 0f       	add	r24, r24
     bbc:	99 1f       	adc	r25, r25
     bbe:	82 0f       	add	r24, r18
     bc0:	93 1f       	adc	r25, r19
     bc2:	01 96       	adiw	r24, 0x01	; 1
     bc4:	88 0f       	add	r24, r24
     bc6:	99 1f       	adc	r25, r25
     bc8:	fc 01       	movw	r30, r24
     bca:	ee 57       	subi	r30, 0x7E	; 126
     bcc:	ff 4f       	sbci	r31, 0xFF	; 255
     bce:	8c 81       	ldd	r24, Y+4	; 0x04
     bd0:	9d 81       	ldd	r25, Y+5	; 0x05
     bd2:	91 83       	std	Z+1, r25	; 0x01
     bd4:	80 83       	st	Z, r24
	TASKS[Copy_u8Priority].pfunTask           = Copy_ptrtofun;
     bd6:	89 81       	ldd	r24, Y+1	; 0x01
     bd8:	28 2f       	mov	r18, r24
     bda:	30 e0       	ldi	r19, 0x00	; 0
     bdc:	c9 01       	movw	r24, r18
     bde:	88 0f       	add	r24, r24
     be0:	99 1f       	adc	r25, r25
     be2:	82 0f       	add	r24, r18
     be4:	93 1f       	adc	r25, r19
     be6:	88 0f       	add	r24, r24
     be8:	99 1f       	adc	r25, r25
     bea:	fc 01       	movw	r30, r24
     bec:	ea 57       	subi	r30, 0x7A	; 122
     bee:	ff 4f       	sbci	r31, 0xFF	; 255
     bf0:	8e 81       	ldd	r24, Y+6	; 0x06
     bf2:	9f 81       	ldd	r25, Y+7	; 0x07
     bf4:	91 83       	std	Z+1, r25	; 0x01
     bf6:	80 83       	st	Z, r24

}
     bf8:	27 96       	adiw	r28, 0x07	; 7
     bfa:	0f b6       	in	r0, 0x3f	; 63
     bfc:	f8 94       	cli
     bfe:	de bf       	out	0x3e, r29	; 62
     c00:	0f be       	out	0x3f, r0	; 63
     c02:	cd bf       	out	0x3d, r28	; 61
     c04:	cf 91       	pop	r28
     c06:	df 91       	pop	r29
     c08:	08 95       	ret

00000c0a <RTO_voidScheduler>:

static void RTO_voidScheduler(void)
{
     c0a:	df 93       	push	r29
     c0c:	cf 93       	push	r28
     c0e:	0f 92       	push	r0
     c10:	cd b7       	in	r28, 0x3d	; 61
     c12:	de b7       	in	r29, 0x3e	; 62
	/* for loop to check on every TCB */
	u8 counter;
	for(counter = 0; counter < RTO_NUMBER_OF_TASKS ; counter++)
     c14:	19 82       	std	Y+1, r1	; 0x01
     c16:	69 c0       	rjmp	.+210    	; 0xcea <RTO_voidScheduler+0xe0>
	{
		if(TASKS[counter].u16FirstDelay == 0)
     c18:	89 81       	ldd	r24, Y+1	; 0x01
     c1a:	28 2f       	mov	r18, r24
     c1c:	30 e0       	ldi	r19, 0x00	; 0
     c1e:	c9 01       	movw	r24, r18
     c20:	88 0f       	add	r24, r24
     c22:	99 1f       	adc	r25, r25
     c24:	82 0f       	add	r24, r18
     c26:	93 1f       	adc	r25, r19
     c28:	01 96       	adiw	r24, 0x01	; 1
     c2a:	88 0f       	add	r24, r24
     c2c:	99 1f       	adc	r25, r25
     c2e:	fc 01       	movw	r30, r24
     c30:	ee 57       	subi	r30, 0x7E	; 126
     c32:	ff 4f       	sbci	r31, 0xFF	; 255
     c34:	80 81       	ld	r24, Z
     c36:	91 81       	ldd	r25, Z+1	; 0x01
     c38:	00 97       	sbiw	r24, 0x00	; 0
     c3a:	a1 f5       	brne	.+104    	; 0xca4 <RTO_voidScheduler+0x9a>
		{
			//Call function
			TASKS[counter].pfunTask();
     c3c:	89 81       	ldd	r24, Y+1	; 0x01
     c3e:	28 2f       	mov	r18, r24
     c40:	30 e0       	ldi	r19, 0x00	; 0
     c42:	c9 01       	movw	r24, r18
     c44:	88 0f       	add	r24, r24
     c46:	99 1f       	adc	r25, r25
     c48:	82 0f       	add	r24, r18
     c4a:	93 1f       	adc	r25, r19
     c4c:	88 0f       	add	r24, r24
     c4e:	99 1f       	adc	r25, r25
     c50:	fc 01       	movw	r30, r24
     c52:	ea 57       	subi	r30, 0x7A	; 122
     c54:	ff 4f       	sbci	r31, 0xFF	; 255
     c56:	01 90       	ld	r0, Z+
     c58:	f0 81       	ld	r31, Z
     c5a:	e0 2d       	mov	r30, r0
     c5c:	09 95       	icall
			//Periodicity => firstdelay
			TASKS[counter].u16FirstDelay = TASKS[counter].u16Periodicity - 1;
     c5e:	89 81       	ldd	r24, Y+1	; 0x01
     c60:	48 2f       	mov	r20, r24
     c62:	50 e0       	ldi	r21, 0x00	; 0
     c64:	89 81       	ldd	r24, Y+1	; 0x01
     c66:	28 2f       	mov	r18, r24
     c68:	30 e0       	ldi	r19, 0x00	; 0
     c6a:	c9 01       	movw	r24, r18
     c6c:	88 0f       	add	r24, r24
     c6e:	99 1f       	adc	r25, r25
     c70:	82 0f       	add	r24, r18
     c72:	93 1f       	adc	r25, r19
     c74:	88 0f       	add	r24, r24
     c76:	99 1f       	adc	r25, r25
     c78:	fc 01       	movw	r30, r24
     c7a:	ee 57       	subi	r30, 0x7E	; 126
     c7c:	ff 4f       	sbci	r31, 0xFF	; 255
     c7e:	80 81       	ld	r24, Z
     c80:	91 81       	ldd	r25, Z+1	; 0x01
     c82:	9c 01       	movw	r18, r24
     c84:	21 50       	subi	r18, 0x01	; 1
     c86:	30 40       	sbci	r19, 0x00	; 0
     c88:	ca 01       	movw	r24, r20
     c8a:	88 0f       	add	r24, r24
     c8c:	99 1f       	adc	r25, r25
     c8e:	84 0f       	add	r24, r20
     c90:	95 1f       	adc	r25, r21
     c92:	01 96       	adiw	r24, 0x01	; 1
     c94:	88 0f       	add	r24, r24
     c96:	99 1f       	adc	r25, r25
     c98:	fc 01       	movw	r30, r24
     c9a:	ee 57       	subi	r30, 0x7E	; 126
     c9c:	ff 4f       	sbci	r31, 0xFF	; 255
     c9e:	31 83       	std	Z+1, r19	; 0x01
     ca0:	20 83       	st	Z, r18
     ca2:	20 c0       	rjmp	.+64     	; 0xce4 <RTO_voidScheduler+0xda>
		}
		else
		{
			TASKS[counter].u16FirstDelay--;
     ca4:	89 81       	ldd	r24, Y+1	; 0x01
     ca6:	28 2f       	mov	r18, r24
     ca8:	30 e0       	ldi	r19, 0x00	; 0
     caa:	c9 01       	movw	r24, r18
     cac:	88 0f       	add	r24, r24
     cae:	99 1f       	adc	r25, r25
     cb0:	82 0f       	add	r24, r18
     cb2:	93 1f       	adc	r25, r19
     cb4:	01 96       	adiw	r24, 0x01	; 1
     cb6:	88 0f       	add	r24, r24
     cb8:	99 1f       	adc	r25, r25
     cba:	fc 01       	movw	r30, r24
     cbc:	ee 57       	subi	r30, 0x7E	; 126
     cbe:	ff 4f       	sbci	r31, 0xFF	; 255
     cc0:	80 81       	ld	r24, Z
     cc2:	91 81       	ldd	r25, Z+1	; 0x01
     cc4:	ac 01       	movw	r20, r24
     cc6:	41 50       	subi	r20, 0x01	; 1
     cc8:	50 40       	sbci	r21, 0x00	; 0
     cca:	c9 01       	movw	r24, r18
     ccc:	88 0f       	add	r24, r24
     cce:	99 1f       	adc	r25, r25
     cd0:	82 0f       	add	r24, r18
     cd2:	93 1f       	adc	r25, r19
     cd4:	01 96       	adiw	r24, 0x01	; 1
     cd6:	88 0f       	add	r24, r24
     cd8:	99 1f       	adc	r25, r25
     cda:	fc 01       	movw	r30, r24
     cdc:	ee 57       	subi	r30, 0x7E	; 126
     cde:	ff 4f       	sbci	r31, 0xFF	; 255
     ce0:	51 83       	std	Z+1, r21	; 0x01
     ce2:	40 83       	st	Z, r20

static void RTO_voidScheduler(void)
{
	/* for loop to check on every TCB */
	u8 counter;
	for(counter = 0; counter < RTO_NUMBER_OF_TASKS ; counter++)
     ce4:	89 81       	ldd	r24, Y+1	; 0x01
     ce6:	8f 5f       	subi	r24, 0xFF	; 255
     ce8:	89 83       	std	Y+1, r24	; 0x01
     cea:	89 81       	ldd	r24, Y+1	; 0x01
     cec:	86 30       	cpi	r24, 0x06	; 6
     cee:	08 f4       	brcc	.+2      	; 0xcf2 <RTO_voidScheduler+0xe8>
     cf0:	93 cf       	rjmp	.-218    	; 0xc18 <RTO_voidScheduler+0xe>
		{
			TASKS[counter].u16FirstDelay--;
		}
	}

}
     cf2:	0f 90       	pop	r0
     cf4:	cf 91       	pop	r28
     cf6:	df 91       	pop	r29
     cf8:	08 95       	ret

00000cfa <Timer_VidInt>:
static void(*Gptrtofunc)(void);

void __vector_7(void)        __attribute__((signal));

void Timer_VidInt()
{
     cfa:	df 93       	push	r29
     cfc:	cf 93       	push	r28
     cfe:	cd b7       	in	r28, 0x3d	; 61
     d00:	de b7       	in	r29, 0x3e	; 62

	//CTC MODE , Enable INT of compare match for channel A
		TCCR1A = 0x00;
     d02:	ef e4       	ldi	r30, 0x4F	; 79
     d04:	f0 e0       	ldi	r31, 0x00	; 0
     d06:	10 82       	st	Z, r1
	//Output Compare Register 1 A  OCR1AH and OCR1AL
		OCR1A = 1000;
     d08:	ea e4       	ldi	r30, 0x4A	; 74
     d0a:	f0 e0       	ldi	r31, 0x00	; 0
     d0c:	88 ee       	ldi	r24, 0xE8	; 232
     d0e:	93 e0       	ldi	r25, 0x03	; 3
     d10:	91 83       	std	Z+1, r25	; 0x01
     d12:	80 83       	st	Z, r24
	//Timer/Counter1  TCNT1H and TCNT1L
		TCNT1 = 0;
     d14:	ec e4       	ldi	r30, 0x4C	; 76
     d16:	f0 e0       	ldi	r31, 0x00	; 0
     d18:	11 82       	std	Z+1, r1	; 0x01
     d1a:	10 82       	st	Z, r1
	// Bit 4  OCIE1A: Timer/Counter1, Output Compare A Match Interrupt Enable
		SET_BIT(TIMSK,OCIE1A) ;
     d1c:	a9 e5       	ldi	r26, 0x59	; 89
     d1e:	b0 e0       	ldi	r27, 0x00	; 0
     d20:	e9 e5       	ldi	r30, 0x59	; 89
     d22:	f0 e0       	ldi	r31, 0x00	; 0
     d24:	80 81       	ld	r24, Z
     d26:	80 61       	ori	r24, 0x10	; 16
     d28:	8c 93       	st	X, r24
	case NO_PRS : SET_BIT(TCCR1B,CS10);
	              CLR_BIT(TCCR1B,CS11);
	              CLR_BIT(TCCR1B,CS12);
	              break;

	case CLK_8  : CLR_BIT(TCCR1B,CS10);
     d2a:	ae e4       	ldi	r26, 0x4E	; 78
     d2c:	b0 e0       	ldi	r27, 0x00	; 0
     d2e:	ee e4       	ldi	r30, 0x4E	; 78
     d30:	f0 e0       	ldi	r31, 0x00	; 0
     d32:	80 81       	ld	r24, Z
     d34:	8e 7f       	andi	r24, 0xFE	; 254
     d36:	8c 93       	st	X, r24
		          SET_BIT(TCCR1B,CS11);
     d38:	ae e4       	ldi	r26, 0x4E	; 78
     d3a:	b0 e0       	ldi	r27, 0x00	; 0
     d3c:	ee e4       	ldi	r30, 0x4E	; 78
     d3e:	f0 e0       	ldi	r31, 0x00	; 0
     d40:	80 81       	ld	r24, Z
     d42:	82 60       	ori	r24, 0x02	; 2
     d44:	8c 93       	st	X, r24
		          CLR_BIT(TCCR1B,CS12);
     d46:	ae e4       	ldi	r26, 0x4E	; 78
     d48:	b0 e0       	ldi	r27, 0x00	; 0
     d4a:	ee e4       	ldi	r30, 0x4E	; 78
     d4c:	f0 e0       	ldi	r31, 0x00	; 0
     d4e:	80 81       	ld	r24, Z
     d50:	8b 7f       	andi	r24, 0xFB	; 251
     d52:	8c 93       	st	X, r24
		                  break;

	}
    // Waveform Generation Mode :these bits control the counting sequence of the counter, the source for maximum (TOP) counter value
	//CTC Mode Waveform Generation
	CLR_BIT(TCCR1B,WGM13);
     d54:	ae e4       	ldi	r26, 0x4E	; 78
     d56:	b0 e0       	ldi	r27, 0x00	; 0
     d58:	ee e4       	ldi	r30, 0x4E	; 78
     d5a:	f0 e0       	ldi	r31, 0x00	; 0
     d5c:	80 81       	ld	r24, Z
     d5e:	8f 7e       	andi	r24, 0xEF	; 239
     d60:	8c 93       	st	X, r24
	SET_BIT(TCCR1B,WGM12);
     d62:	ae e4       	ldi	r26, 0x4E	; 78
     d64:	b0 e0       	ldi	r27, 0x00	; 0
     d66:	ee e4       	ldi	r30, 0x4E	; 78
     d68:	f0 e0       	ldi	r31, 0x00	; 0
     d6a:	80 81       	ld	r24, Z
     d6c:	88 60       	ori	r24, 0x08	; 8
     d6e:	8c 93       	st	X, r24

	// Enable global interrupt
	    SET_BIT(SREG, I) ;
     d70:	af e5       	ldi	r26, 0x5F	; 95
     d72:	b0 e0       	ldi	r27, 0x00	; 0
     d74:	ef e5       	ldi	r30, 0x5F	; 95
     d76:	f0 e0       	ldi	r31, 0x00	; 0
     d78:	80 81       	ld	r24, Z
     d7a:	80 68       	ori	r24, 0x80	; 128
     d7c:	8c 93       	st	X, r24

}
     d7e:	cf 91       	pop	r28
     d80:	df 91       	pop	r29
     d82:	08 95       	ret

00000d84 <Timer_set_callback>:
void Timer_set_callback( void(*localPfunc)(void))
{
     d84:	df 93       	push	r29
     d86:	cf 93       	push	r28
     d88:	00 d0       	rcall	.+0      	; 0xd8a <Timer_set_callback+0x6>
     d8a:	cd b7       	in	r28, 0x3d	; 61
     d8c:	de b7       	in	r29, 0x3e	; 62
     d8e:	9a 83       	std	Y+2, r25	; 0x02
     d90:	89 83       	std	Y+1, r24	; 0x01
	//set global pointer to function
	Gptrtofunc = localPfunc;
     d92:	89 81       	ldd	r24, Y+1	; 0x01
     d94:	9a 81       	ldd	r25, Y+2	; 0x02
     d96:	90 93 7b 00 	sts	0x007B, r25
     d9a:	80 93 7a 00 	sts	0x007A, r24
}
     d9e:	0f 90       	pop	r0
     da0:	0f 90       	pop	r0
     da2:	cf 91       	pop	r28
     da4:	df 91       	pop	r29
     da6:	08 95       	ret

00000da8 <__vector_7>:



void __vector_7(void)
{
     da8:	1f 92       	push	r1
     daa:	0f 92       	push	r0
     dac:	0f b6       	in	r0, 0x3f	; 63
     dae:	0f 92       	push	r0
     db0:	11 24       	eor	r1, r1
     db2:	2f 93       	push	r18
     db4:	3f 93       	push	r19
     db6:	4f 93       	push	r20
     db8:	5f 93       	push	r21
     dba:	6f 93       	push	r22
     dbc:	7f 93       	push	r23
     dbe:	8f 93       	push	r24
     dc0:	9f 93       	push	r25
     dc2:	af 93       	push	r26
     dc4:	bf 93       	push	r27
     dc6:	ef 93       	push	r30
     dc8:	ff 93       	push	r31
     dca:	df 93       	push	r29
     dcc:	cf 93       	push	r28
     dce:	cd b7       	in	r28, 0x3d	; 61
     dd0:	de b7       	in	r29, 0x3e	; 62
	Gptrtofunc();
     dd2:	e0 91 7a 00 	lds	r30, 0x007A
     dd6:	f0 91 7b 00 	lds	r31, 0x007B
     dda:	09 95       	icall
}
     ddc:	cf 91       	pop	r28
     dde:	df 91       	pop	r29
     de0:	ff 91       	pop	r31
     de2:	ef 91       	pop	r30
     de4:	bf 91       	pop	r27
     de6:	af 91       	pop	r26
     de8:	9f 91       	pop	r25
     dea:	8f 91       	pop	r24
     dec:	7f 91       	pop	r23
     dee:	6f 91       	pop	r22
     df0:	5f 91       	pop	r21
     df2:	4f 91       	pop	r20
     df4:	3f 91       	pop	r19
     df6:	2f 91       	pop	r18
     df8:	0f 90       	pop	r0
     dfa:	0f be       	out	0x3f, r0	; 63
     dfc:	0f 90       	pop	r0
     dfe:	1f 90       	pop	r1
     e00:	18 95       	reti

00000e02 <PWM_vidSelectPrescaler>:




void PWM_vidSelectPrescaler(u8 prescaler)
{
     e02:	df 93       	push	r29
     e04:	cf 93       	push	r28
     e06:	00 d0       	rcall	.+0      	; 0xe08 <PWM_vidSelectPrescaler+0x6>
     e08:	0f 92       	push	r0
     e0a:	cd b7       	in	r28, 0x3d	; 61
     e0c:	de b7       	in	r29, 0x3e	; 62
     e0e:	89 83       	std	Y+1, r24	; 0x01
	// Select the Prescaler
	switch(prescaler)
     e10:	89 81       	ldd	r24, Y+1	; 0x01
     e12:	28 2f       	mov	r18, r24
     e14:	30 e0       	ldi	r19, 0x00	; 0
     e16:	3b 83       	std	Y+3, r19	; 0x03
     e18:	2a 83       	std	Y+2, r18	; 0x02
     e1a:	8a 81       	ldd	r24, Y+2	; 0x02
     e1c:	9b 81       	ldd	r25, Y+3	; 0x03
     e1e:	83 30       	cpi	r24, 0x03	; 3
     e20:	91 05       	cpc	r25, r1
     e22:	09 f4       	brne	.+2      	; 0xe26 <PWM_vidSelectPrescaler+0x24>
     e24:	6a c0       	rjmp	.+212    	; 0xefa <PWM_vidSelectPrescaler+0xf8>
     e26:	2a 81       	ldd	r18, Y+2	; 0x02
     e28:	3b 81       	ldd	r19, Y+3	; 0x03
     e2a:	24 30       	cpi	r18, 0x04	; 4
     e2c:	31 05       	cpc	r19, r1
     e2e:	84 f4       	brge	.+32     	; 0xe50 <PWM_vidSelectPrescaler+0x4e>
     e30:	8a 81       	ldd	r24, Y+2	; 0x02
     e32:	9b 81       	ldd	r25, Y+3	; 0x03
     e34:	81 30       	cpi	r24, 0x01	; 1
     e36:	91 05       	cpc	r25, r1
     e38:	a1 f1       	breq	.+104    	; 0xea2 <PWM_vidSelectPrescaler+0xa0>
     e3a:	2a 81       	ldd	r18, Y+2	; 0x02
     e3c:	3b 81       	ldd	r19, Y+3	; 0x03
     e3e:	22 30       	cpi	r18, 0x02	; 2
     e40:	31 05       	cpc	r19, r1
     e42:	0c f0       	brlt	.+2      	; 0xe46 <PWM_vidSelectPrescaler+0x44>
     e44:	44 c0       	rjmp	.+136    	; 0xece <PWM_vidSelectPrescaler+0xcc>
     e46:	8a 81       	ldd	r24, Y+2	; 0x02
     e48:	9b 81       	ldd	r25, Y+3	; 0x03
     e4a:	00 97       	sbiw	r24, 0x00	; 0
     e4c:	a1 f0       	breq	.+40     	; 0xe76 <PWM_vidSelectPrescaler+0x74>
     e4e:	ac c0       	rjmp	.+344    	; 0xfa8 <PWM_vidSelectPrescaler+0x1a6>
     e50:	2a 81       	ldd	r18, Y+2	; 0x02
     e52:	3b 81       	ldd	r19, Y+3	; 0x03
     e54:	25 30       	cpi	r18, 0x05	; 5
     e56:	31 05       	cpc	r19, r1
     e58:	09 f4       	brne	.+2      	; 0xe5c <PWM_vidSelectPrescaler+0x5a>
     e5a:	7b c0       	rjmp	.+246    	; 0xf52 <PWM_vidSelectPrescaler+0x150>
     e5c:	8a 81       	ldd	r24, Y+2	; 0x02
     e5e:	9b 81       	ldd	r25, Y+3	; 0x03
     e60:	85 30       	cpi	r24, 0x05	; 5
     e62:	91 05       	cpc	r25, r1
     e64:	0c f4       	brge	.+2      	; 0xe68 <PWM_vidSelectPrescaler+0x66>
     e66:	5f c0       	rjmp	.+190    	; 0xf26 <PWM_vidSelectPrescaler+0x124>
     e68:	2a 81       	ldd	r18, Y+2	; 0x02
     e6a:	3b 81       	ldd	r19, Y+3	; 0x03
     e6c:	26 30       	cpi	r18, 0x06	; 6
     e6e:	31 05       	cpc	r19, r1
     e70:	09 f4       	brne	.+2      	; 0xe74 <PWM_vidSelectPrescaler+0x72>
     e72:	85 c0       	rjmp	.+266    	; 0xf7e <PWM_vidSelectPrescaler+0x17c>
     e74:	99 c0       	rjmp	.+306    	; 0xfa8 <PWM_vidSelectPrescaler+0x1a6>
	{
	case 0 : SET_BIT(TCCR0,CS00);
     e76:	a3 e5       	ldi	r26, 0x53	; 83
     e78:	b0 e0       	ldi	r27, 0x00	; 0
     e7a:	e3 e5       	ldi	r30, 0x53	; 83
     e7c:	f0 e0       	ldi	r31, 0x00	; 0
     e7e:	80 81       	ld	r24, Z
     e80:	81 60       	ori	r24, 0x01	; 1
     e82:	8c 93       	st	X, r24
	         CLR_BIT(TCCR0,CS01);
     e84:	a3 e5       	ldi	r26, 0x53	; 83
     e86:	b0 e0       	ldi	r27, 0x00	; 0
     e88:	e3 e5       	ldi	r30, 0x53	; 83
     e8a:	f0 e0       	ldi	r31, 0x00	; 0
     e8c:	80 81       	ld	r24, Z
     e8e:	8d 7f       	andi	r24, 0xFD	; 253
     e90:	8c 93       	st	X, r24
	         CLR_BIT(TCCR0,CS02);
     e92:	a3 e5       	ldi	r26, 0x53	; 83
     e94:	b0 e0       	ldi	r27, 0x00	; 0
     e96:	e3 e5       	ldi	r30, 0x53	; 83
     e98:	f0 e0       	ldi	r31, 0x00	; 0
     e9a:	80 81       	ld	r24, Z
     e9c:	8b 7f       	andi	r24, 0xFB	; 251
     e9e:	8c 93       	st	X, r24
     ea0:	83 c0       	rjmp	.+262    	; 0xfa8 <PWM_vidSelectPrescaler+0x1a6>
	         break;
	case 1 : SET_BIT(TCCR0,CS01);
     ea2:	a3 e5       	ldi	r26, 0x53	; 83
     ea4:	b0 e0       	ldi	r27, 0x00	; 0
     ea6:	e3 e5       	ldi	r30, 0x53	; 83
     ea8:	f0 e0       	ldi	r31, 0x00	; 0
     eaa:	80 81       	ld	r24, Z
     eac:	82 60       	ori	r24, 0x02	; 2
     eae:	8c 93       	st	X, r24
		     CLR_BIT(TCCR0,CS00);
     eb0:	a3 e5       	ldi	r26, 0x53	; 83
     eb2:	b0 e0       	ldi	r27, 0x00	; 0
     eb4:	e3 e5       	ldi	r30, 0x53	; 83
     eb6:	f0 e0       	ldi	r31, 0x00	; 0
     eb8:	80 81       	ld	r24, Z
     eba:	8e 7f       	andi	r24, 0xFE	; 254
     ebc:	8c 93       	st	X, r24
		     CLR_BIT(TCCR0,CS02);
     ebe:	a3 e5       	ldi	r26, 0x53	; 83
     ec0:	b0 e0       	ldi	r27, 0x00	; 0
     ec2:	e3 e5       	ldi	r30, 0x53	; 83
     ec4:	f0 e0       	ldi	r31, 0x00	; 0
     ec6:	80 81       	ld	r24, Z
     ec8:	8b 7f       	andi	r24, 0xFB	; 251
     eca:	8c 93       	st	X, r24
     ecc:	6d c0       	rjmp	.+218    	; 0xfa8 <PWM_vidSelectPrescaler+0x1a6>
		     break;
	case 2 : SET_BIT(TCCR0,CS00);
     ece:	a3 e5       	ldi	r26, 0x53	; 83
     ed0:	b0 e0       	ldi	r27, 0x00	; 0
     ed2:	e3 e5       	ldi	r30, 0x53	; 83
     ed4:	f0 e0       	ldi	r31, 0x00	; 0
     ed6:	80 81       	ld	r24, Z
     ed8:	81 60       	ori	r24, 0x01	; 1
     eda:	8c 93       	st	X, r24
	         SET_BIT(TCCR0,CS01);
     edc:	a3 e5       	ldi	r26, 0x53	; 83
     ede:	b0 e0       	ldi	r27, 0x00	; 0
     ee0:	e3 e5       	ldi	r30, 0x53	; 83
     ee2:	f0 e0       	ldi	r31, 0x00	; 0
     ee4:	80 81       	ld	r24, Z
     ee6:	82 60       	ori	r24, 0x02	; 2
     ee8:	8c 93       	st	X, r24
		     CLR_BIT(TCCR0,CS02);
     eea:	a3 e5       	ldi	r26, 0x53	; 83
     eec:	b0 e0       	ldi	r27, 0x00	; 0
     eee:	e3 e5       	ldi	r30, 0x53	; 83
     ef0:	f0 e0       	ldi	r31, 0x00	; 0
     ef2:	80 81       	ld	r24, Z
     ef4:	8b 7f       	andi	r24, 0xFB	; 251
     ef6:	8c 93       	st	X, r24
     ef8:	57 c0       	rjmp	.+174    	; 0xfa8 <PWM_vidSelectPrescaler+0x1a6>
		     break;
	case 3 : CLR_BIT(TCCR0,CS00);
     efa:	a3 e5       	ldi	r26, 0x53	; 83
     efc:	b0 e0       	ldi	r27, 0x00	; 0
     efe:	e3 e5       	ldi	r30, 0x53	; 83
     f00:	f0 e0       	ldi	r31, 0x00	; 0
     f02:	80 81       	ld	r24, Z
     f04:	8e 7f       	andi	r24, 0xFE	; 254
     f06:	8c 93       	st	X, r24
	         CLR_BIT(TCCR0,CS01);
     f08:	a3 e5       	ldi	r26, 0x53	; 83
     f0a:	b0 e0       	ldi	r27, 0x00	; 0
     f0c:	e3 e5       	ldi	r30, 0x53	; 83
     f0e:	f0 e0       	ldi	r31, 0x00	; 0
     f10:	80 81       	ld	r24, Z
     f12:	8d 7f       	andi	r24, 0xFD	; 253
     f14:	8c 93       	st	X, r24
	         SET_BIT(TCCR0,CS02);
     f16:	a3 e5       	ldi	r26, 0x53	; 83
     f18:	b0 e0       	ldi	r27, 0x00	; 0
     f1a:	e3 e5       	ldi	r30, 0x53	; 83
     f1c:	f0 e0       	ldi	r31, 0x00	; 0
     f1e:	80 81       	ld	r24, Z
     f20:	84 60       	ori	r24, 0x04	; 4
     f22:	8c 93       	st	X, r24
     f24:	41 c0       	rjmp	.+130    	; 0xfa8 <PWM_vidSelectPrescaler+0x1a6>
		     break;
	case 4 : SET_BIT(TCCR0,CS00);
     f26:	a3 e5       	ldi	r26, 0x53	; 83
     f28:	b0 e0       	ldi	r27, 0x00	; 0
     f2a:	e3 e5       	ldi	r30, 0x53	; 83
     f2c:	f0 e0       	ldi	r31, 0x00	; 0
     f2e:	80 81       	ld	r24, Z
     f30:	81 60       	ori	r24, 0x01	; 1
     f32:	8c 93       	st	X, r24
		     CLR_BIT(TCCR0,CS01);
     f34:	a3 e5       	ldi	r26, 0x53	; 83
     f36:	b0 e0       	ldi	r27, 0x00	; 0
     f38:	e3 e5       	ldi	r30, 0x53	; 83
     f3a:	f0 e0       	ldi	r31, 0x00	; 0
     f3c:	80 81       	ld	r24, Z
     f3e:	8d 7f       	andi	r24, 0xFD	; 253
     f40:	8c 93       	st	X, r24
		     SET_BIT(TCCR0,CS02);
     f42:	a3 e5       	ldi	r26, 0x53	; 83
     f44:	b0 e0       	ldi	r27, 0x00	; 0
     f46:	e3 e5       	ldi	r30, 0x53	; 83
     f48:	f0 e0       	ldi	r31, 0x00	; 0
     f4a:	80 81       	ld	r24, Z
     f4c:	84 60       	ori	r24, 0x04	; 4
     f4e:	8c 93       	st	X, r24
     f50:	2b c0       	rjmp	.+86     	; 0xfa8 <PWM_vidSelectPrescaler+0x1a6>
			 break;
	case 5 : CLR_BIT(TCCR0,CS00);
     f52:	a3 e5       	ldi	r26, 0x53	; 83
     f54:	b0 e0       	ldi	r27, 0x00	; 0
     f56:	e3 e5       	ldi	r30, 0x53	; 83
     f58:	f0 e0       	ldi	r31, 0x00	; 0
     f5a:	80 81       	ld	r24, Z
     f5c:	8e 7f       	andi	r24, 0xFE	; 254
     f5e:	8c 93       	st	X, r24
	         SET_BIT(TCCR0,CS01);
     f60:	a3 e5       	ldi	r26, 0x53	; 83
     f62:	b0 e0       	ldi	r27, 0x00	; 0
     f64:	e3 e5       	ldi	r30, 0x53	; 83
     f66:	f0 e0       	ldi	r31, 0x00	; 0
     f68:	80 81       	ld	r24, Z
     f6a:	82 60       	ori	r24, 0x02	; 2
     f6c:	8c 93       	st	X, r24
	         SET_BIT(TCCR0,CS02);
     f6e:	a3 e5       	ldi	r26, 0x53	; 83
     f70:	b0 e0       	ldi	r27, 0x00	; 0
     f72:	e3 e5       	ldi	r30, 0x53	; 83
     f74:	f0 e0       	ldi	r31, 0x00	; 0
     f76:	80 81       	ld	r24, Z
     f78:	84 60       	ori	r24, 0x04	; 4
     f7a:	8c 93       	st	X, r24
     f7c:	15 c0       	rjmp	.+42     	; 0xfa8 <PWM_vidSelectPrescaler+0x1a6>
		     break;
	case 6 : SET_BIT(TCCR0,CS00);
     f7e:	a3 e5       	ldi	r26, 0x53	; 83
     f80:	b0 e0       	ldi	r27, 0x00	; 0
     f82:	e3 e5       	ldi	r30, 0x53	; 83
     f84:	f0 e0       	ldi	r31, 0x00	; 0
     f86:	80 81       	ld	r24, Z
     f88:	81 60       	ori	r24, 0x01	; 1
     f8a:	8c 93       	st	X, r24
	         SET_BIT(TCCR0,CS01);
     f8c:	a3 e5       	ldi	r26, 0x53	; 83
     f8e:	b0 e0       	ldi	r27, 0x00	; 0
     f90:	e3 e5       	ldi	r30, 0x53	; 83
     f92:	f0 e0       	ldi	r31, 0x00	; 0
     f94:	80 81       	ld	r24, Z
     f96:	82 60       	ori	r24, 0x02	; 2
     f98:	8c 93       	st	X, r24
		     SET_BIT(TCCR0,CS02);
     f9a:	a3 e5       	ldi	r26, 0x53	; 83
     f9c:	b0 e0       	ldi	r27, 0x00	; 0
     f9e:	e3 e5       	ldi	r30, 0x53	; 83
     fa0:	f0 e0       	ldi	r31, 0x00	; 0
     fa2:	80 81       	ld	r24, Z
     fa4:	84 60       	ori	r24, 0x04	; 4
     fa6:	8c 93       	st	X, r24
			 break;

	}
}
     fa8:	0f 90       	pop	r0
     faa:	0f 90       	pop	r0
     fac:	0f 90       	pop	r0
     fae:	cf 91       	pop	r28
     fb0:	df 91       	pop	r29
     fb2:	08 95       	ret

00000fb4 <PWM_VidInit>:
void PWM_VidInit()
{
     fb4:	df 93       	push	r29
     fb6:	cf 93       	push	r28
     fb8:	cd b7       	in	r28, 0x3d	; 61
     fba:	de b7       	in	r29, 0x3e	; 62
	  //Select PWM Mode
      SET_BIT(TCCR0,WGM00);
     fbc:	a3 e5       	ldi	r26, 0x53	; 83
     fbe:	b0 e0       	ldi	r27, 0x00	; 0
     fc0:	e3 e5       	ldi	r30, 0x53	; 83
     fc2:	f0 e0       	ldi	r31, 0x00	; 0
     fc4:	80 81       	ld	r24, Z
     fc6:	80 64       	ori	r24, 0x40	; 64
     fc8:	8c 93       	st	X, r24
	  SET_BIT(TCCR0,WGM01);
     fca:	a3 e5       	ldi	r26, 0x53	; 83
     fcc:	b0 e0       	ldi	r27, 0x00	; 0
     fce:	e3 e5       	ldi	r30, 0x53	; 83
     fd0:	f0 e0       	ldi	r31, 0x00	; 0
     fd2:	80 81       	ld	r24, Z
     fd4:	88 60       	ori	r24, 0x08	; 8
     fd6:	8c 93       	st	X, r24
	  switch(PWM_MODE)
	   {
 	    case NORMAL :CLR_BIT(TCCR0,COM00);
 	                 CLR_BIT(TCCR0,COM01);
	                 break;
 	    case NON_INVERTER :CLR_BIT(TCCR0,COM00);
     fd8:	a3 e5       	ldi	r26, 0x53	; 83
     fda:	b0 e0       	ldi	r27, 0x00	; 0
     fdc:	e3 e5       	ldi	r30, 0x53	; 83
     fde:	f0 e0       	ldi	r31, 0x00	; 0
     fe0:	80 81       	ld	r24, Z
     fe2:	8f 7e       	andi	r24, 0xEF	; 239
     fe4:	8c 93       	st	X, r24
	                       SET_BIT(TCCR0,COM01);
     fe6:	a3 e5       	ldi	r26, 0x53	; 83
     fe8:	b0 e0       	ldi	r27, 0x00	; 0
     fea:	e3 e5       	ldi	r30, 0x53	; 83
     fec:	f0 e0       	ldi	r31, 0x00	; 0
     fee:	80 81       	ld	r24, Z
     ff0:	80 62       	ori	r24, 0x20	; 32
     ff2:	8c 93       	st	X, r24
 	    case INVERTER :SET_BIT(TCCR0,COM00);
 	           	       SET_BIT(TCCR0,COM01);
 	           	       break;
	   }
	  //to select the prescaler
	  PWM_vidSelectPrescaler(TIMER_PRS_MODE);
     ff4:	81 e0       	ldi	r24, 0x01	; 1
     ff6:	0e 94 01 07 	call	0xe02	; 0xe02 <PWM_vidSelectPrescaler>

}
     ffa:	cf 91       	pop	r28
     ffc:	df 91       	pop	r29
     ffe:	08 95       	ret

00001000 <PWM_VidStopPWM>:
void PWM_VidStopPWM()
{
    1000:	df 93       	push	r29
    1002:	cf 93       	push	r28
    1004:	cd b7       	in	r28, 0x3d	; 61
    1006:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(TCCR0,CS00);
    1008:	a3 e5       	ldi	r26, 0x53	; 83
    100a:	b0 e0       	ldi	r27, 0x00	; 0
    100c:	e3 e5       	ldi	r30, 0x53	; 83
    100e:	f0 e0       	ldi	r31, 0x00	; 0
    1010:	80 81       	ld	r24, Z
    1012:	8e 7f       	andi	r24, 0xFE	; 254
    1014:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,CS01);
    1016:	a3 e5       	ldi	r26, 0x53	; 83
    1018:	b0 e0       	ldi	r27, 0x00	; 0
    101a:	e3 e5       	ldi	r30, 0x53	; 83
    101c:	f0 e0       	ldi	r31, 0x00	; 0
    101e:	80 81       	ld	r24, Z
    1020:	8d 7f       	andi	r24, 0xFD	; 253
    1022:	8c 93       	st	X, r24
	CLR_BIT(TCCR0,CS02);
    1024:	a3 e5       	ldi	r26, 0x53	; 83
    1026:	b0 e0       	ldi	r27, 0x00	; 0
    1028:	e3 e5       	ldi	r30, 0x53	; 83
    102a:	f0 e0       	ldi	r31, 0x00	; 0
    102c:	80 81       	ld	r24, Z
    102e:	8b 7f       	andi	r24, 0xFB	; 251
    1030:	8c 93       	st	X, r24
}
    1032:	cf 91       	pop	r28
    1034:	df 91       	pop	r29
    1036:	08 95       	ret

00001038 <PWM_VidSetVal>:
void  PWM_VidSetVal(u8 u8Duty)
{
    1038:	df 93       	push	r29
    103a:	cf 93       	push	r28
    103c:	0f 92       	push	r0
    103e:	cd b7       	in	r28, 0x3d	; 61
    1040:	de b7       	in	r29, 0x3e	; 62
    1042:	89 83       	std	Y+1, r24	; 0x01
	OCR0 = u8Duty ;
    1044:	ec e5       	ldi	r30, 0x5C	; 92
    1046:	f0 e0       	ldi	r31, 0x00	; 0
    1048:	89 81       	ldd	r24, Y+1	; 0x01
    104a:	80 83       	st	Z, r24
}
    104c:	0f 90       	pop	r0
    104e:	cf 91       	pop	r28
    1050:	df 91       	pop	r29
    1052:	08 95       	ret

00001054 <EXINT_vidConfig>:
#include "INT_confg.h"



void EXINT_vidConfig(void)
{
    1054:	df 93       	push	r29
    1056:	cf 93       	push	r28
    1058:	cd b7       	in	r28, 0x3d	; 61
    105a:	de b7       	in	r29, 0x3e	; 62
	switch(EXINT0_MODE)
	{
	case LOW_LEVEL :CLR_BIT(MCUCR , ISC00);
					CLR_BIT(MCUCR , ISC01);
					break;
	case ANY_DIGIT :SET_BIT(MCUCR , ISC00);
    105c:	a5 e5       	ldi	r26, 0x55	; 85
    105e:	b0 e0       	ldi	r27, 0x00	; 0
    1060:	e5 e5       	ldi	r30, 0x55	; 85
    1062:	f0 e0       	ldi	r31, 0x00	; 0
    1064:	80 81       	ld	r24, Z
    1066:	81 60       	ori	r24, 0x01	; 1
    1068:	8c 93       	st	X, r24
					CLR_BIT(MCUCR , ISC01);
    106a:	a5 e5       	ldi	r26, 0x55	; 85
    106c:	b0 e0       	ldi	r27, 0x00	; 0
    106e:	e5 e5       	ldi	r30, 0x55	; 85
    1070:	f0 e0       	ldi	r31, 0x00	; 0
    1072:	80 81       	ld	r24, Z
    1074:	8d 7f       	andi	r24, 0xFD	; 253
    1076:	8c 93       	st	X, r24
					   break;
	case RISING_EDGE :SET_BIT(MCUCR , ISC01);
					  SET_BIT(MCUCR , ISC00);
					break;
	}
	SET_BIT(GICR,INT0);
    1078:	ab e5       	ldi	r26, 0x5B	; 91
    107a:	b0 e0       	ldi	r27, 0x00	; 0
    107c:	eb e5       	ldi	r30, 0x5B	; 91
    107e:	f0 e0       	ldi	r31, 0x00	; 0
    1080:	80 81       	ld	r24, Z
    1082:	80 64       	ori	r24, 0x40	; 64
    1084:	8c 93       	st	X, r24
	switch(EXINT1_MODE)
	{
	case LOW_LEVEL :CLR_BIT(MCUCR , ISC10);
					CLR_BIT(MCUCR , ISC11);
					break;
	case ANY_DIGIT :SET_BIT(MCUCR , ISC10);
    1086:	a5 e5       	ldi	r26, 0x55	; 85
    1088:	b0 e0       	ldi	r27, 0x00	; 0
    108a:	e5 e5       	ldi	r30, 0x55	; 85
    108c:	f0 e0       	ldi	r31, 0x00	; 0
    108e:	80 81       	ld	r24, Z
    1090:	84 60       	ori	r24, 0x04	; 4
    1092:	8c 93       	st	X, r24
					CLR_BIT(MCUCR , ISC11);
    1094:	a5 e5       	ldi	r26, 0x55	; 85
    1096:	b0 e0       	ldi	r27, 0x00	; 0
    1098:	e5 e5       	ldi	r30, 0x55	; 85
    109a:	f0 e0       	ldi	r31, 0x00	; 0
    109c:	80 81       	ld	r24, Z
    109e:	87 7f       	andi	r24, 0xF7	; 247
    10a0:	8c 93       	st	X, r24
					   break;
	case RISING_EDGE :SET_BIT(MCUCR , ISC10);
					  SET_BIT(MCUCR , ISC11);
					break;
	}
   SET_BIT(GICR,INT1);
    10a2:	ab e5       	ldi	r26, 0x5B	; 91
    10a4:	b0 e0       	ldi	r27, 0x00	; 0
    10a6:	eb e5       	ldi	r30, 0x5B	; 91
    10a8:	f0 e0       	ldi	r31, 0x00	; 0
    10aa:	80 81       	ld	r24, Z
    10ac:	80 68       	ori	r24, 0x80	; 128
    10ae:	8c 93       	st	X, r24
	case FALLING_EDGE :CLR_BIT(MCUCSR , ISC2);
					   break;
	case RISING_EDGE :SET_BIT(MCUCSR , ISC2);
					break;
	}
    SET_BIT(GICR,INT2);
    10b0:	ab e5       	ldi	r26, 0x5B	; 91
    10b2:	b0 e0       	ldi	r27, 0x00	; 0
    10b4:	eb e5       	ldi	r30, 0x5B	; 91
    10b6:	f0 e0       	ldi	r31, 0x00	; 0
    10b8:	80 81       	ld	r24, Z
    10ba:	80 62       	ori	r24, 0x20	; 32
    10bc:	8c 93       	st	X, r24
#endif
/*************************************/

	// Enable global interrupt
    SET_BIT(SREG, I) ;
    10be:	af e5       	ldi	r26, 0x5F	; 95
    10c0:	b0 e0       	ldi	r27, 0x00	; 0
    10c2:	ef e5       	ldi	r30, 0x5F	; 95
    10c4:	f0 e0       	ldi	r31, 0x00	; 0
    10c6:	80 81       	ld	r24, Z
    10c8:	80 68       	ori	r24, 0x80	; 128
    10ca:	8c 93       	st	X, r24


}
    10cc:	cf 91       	pop	r28
    10ce:	df 91       	pop	r29
    10d0:	08 95       	ret

000010d2 <Pin_vidInitializeDIO>:



/*************************PINS Functions ********************************/
void Pin_vidInitializeDIO( port_num _port_num , pin_num _pin_num , dir_state_pin _dir_state_pin , pin_state _pin_state )
{
    10d2:	df 93       	push	r29
    10d4:	cf 93       	push	r28
    10d6:	00 d0       	rcall	.+0      	; 0x10d8 <Pin_vidInitializeDIO+0x6>
    10d8:	00 d0       	rcall	.+0      	; 0x10da <Pin_vidInitializeDIO+0x8>
    10da:	cd b7       	in	r28, 0x3d	; 61
    10dc:	de b7       	in	r29, 0x3e	; 62
    10de:	89 83       	std	Y+1, r24	; 0x01
    10e0:	6a 83       	std	Y+2, r22	; 0x02
    10e2:	4b 83       	std	Y+3, r20	; 0x03
    10e4:	2c 83       	std	Y+4, r18	; 0x04

	if(_port_num <= DIO_PORTD &&_pin_num <= DIO_PIN7)
    10e6:	89 81       	ldd	r24, Y+1	; 0x01
    10e8:	84 30       	cpi	r24, 0x04	; 4
    10ea:	b0 f4       	brcc	.+44     	; 0x1118 <Pin_vidInitializeDIO+0x46>
    10ec:	8a 81       	ldd	r24, Y+2	; 0x02
    10ee:	88 30       	cpi	r24, 0x08	; 8
    10f0:	98 f4       	brcc	.+38     	; 0x1118 <Pin_vidInitializeDIO+0x46>
	{
		if(_dir_state_pin == INPUT_PULLUP)
    10f2:	8b 81       	ldd	r24, Y+3	; 0x03
    10f4:	82 30       	cpi	r24, 0x02	; 2
    10f6:	31 f4       	brne	.+12     	; 0x1104 <Pin_vidInitializeDIO+0x32>
		{
			Pin_vidSetDirDIO(_port_num,_pin_num,_dir_state_pin);
    10f8:	89 81       	ldd	r24, Y+1	; 0x01
    10fa:	6a 81       	ldd	r22, Y+2	; 0x02
    10fc:	4b 81       	ldd	r20, Y+3	; 0x03
    10fe:	0e 94 9b 09 	call	0x1336	; 0x1336 <Pin_vidSetDirDIO>
    1102:	0a c0       	rjmp	.+20     	; 0x1118 <Pin_vidInitializeDIO+0x46>
		}else
		{
			Pin_vidSetDirDIO(_port_num,_pin_num,_dir_state_pin);
    1104:	89 81       	ldd	r24, Y+1	; 0x01
    1106:	6a 81       	ldd	r22, Y+2	; 0x02
    1108:	4b 81       	ldd	r20, Y+3	; 0x03
    110a:	0e 94 9b 09 	call	0x1336	; 0x1336 <Pin_vidSetDirDIO>
			Pin_vidSetValDIO(_port_num,_pin_num,_pin_state);
    110e:	89 81       	ldd	r24, Y+1	; 0x01
    1110:	6a 81       	ldd	r22, Y+2	; 0x02
    1112:	4c 81       	ldd	r20, Y+4	; 0x04
    1114:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
		}
	}
}
    1118:	0f 90       	pop	r0
    111a:	0f 90       	pop	r0
    111c:	0f 90       	pop	r0
    111e:	0f 90       	pop	r0
    1120:	cf 91       	pop	r28
    1122:	df 91       	pop	r29
    1124:	08 95       	ret

00001126 <Pin_vidSetValDIO>:

void Pin_vidSetValDIO( port_num _port_num , u8 _pin_num  , pin_state _pin_state )
{
    1126:	df 93       	push	r29
    1128:	cf 93       	push	r28
    112a:	cd b7       	in	r28, 0x3d	; 61
    112c:	de b7       	in	r29, 0x3e	; 62
    112e:	27 97       	sbiw	r28, 0x07	; 7
    1130:	0f b6       	in	r0, 0x3f	; 63
    1132:	f8 94       	cli
    1134:	de bf       	out	0x3e, r29	; 62
    1136:	0f be       	out	0x3f, r0	; 63
    1138:	cd bf       	out	0x3d, r28	; 61
    113a:	89 83       	std	Y+1, r24	; 0x01
    113c:	6a 83       	std	Y+2, r22	; 0x02
    113e:	4b 83       	std	Y+3, r20	; 0x03
	if(_port_num <= DIO_PORTD && _pin_num <= DIO_PIN7)
    1140:	89 81       	ldd	r24, Y+1	; 0x01
    1142:	84 30       	cpi	r24, 0x04	; 4
    1144:	08 f0       	brcs	.+2      	; 0x1148 <Pin_vidSetValDIO+0x22>
    1146:	ee c0       	rjmp	.+476    	; 0x1324 <Pin_vidSetValDIO+0x1fe>
    1148:	8a 81       	ldd	r24, Y+2	; 0x02
    114a:	88 30       	cpi	r24, 0x08	; 8
    114c:	08 f0       	brcs	.+2      	; 0x1150 <Pin_vidSetValDIO+0x2a>
    114e:	ea c0       	rjmp	.+468    	; 0x1324 <Pin_vidSetValDIO+0x1fe>
	{
		if(_pin_state == LOW)
    1150:	8b 81       	ldd	r24, Y+3	; 0x03
    1152:	88 23       	and	r24, r24
    1154:	09 f0       	breq	.+2      	; 0x1158 <Pin_vidSetValDIO+0x32>
    1156:	74 c0       	rjmp	.+232    	; 0x1240 <Pin_vidSetValDIO+0x11a>
		{
			switch(_port_num)
    1158:	89 81       	ldd	r24, Y+1	; 0x01
    115a:	28 2f       	mov	r18, r24
    115c:	30 e0       	ldi	r19, 0x00	; 0
    115e:	3f 83       	std	Y+7, r19	; 0x07
    1160:	2e 83       	std	Y+6, r18	; 0x06
    1162:	8e 81       	ldd	r24, Y+6	; 0x06
    1164:	9f 81       	ldd	r25, Y+7	; 0x07
    1166:	81 30       	cpi	r24, 0x01	; 1
    1168:	91 05       	cpc	r25, r1
    116a:	59 f1       	breq	.+86     	; 0x11c2 <Pin_vidSetValDIO+0x9c>
    116c:	2e 81       	ldd	r18, Y+6	; 0x06
    116e:	3f 81       	ldd	r19, Y+7	; 0x07
    1170:	22 30       	cpi	r18, 0x02	; 2
    1172:	31 05       	cpc	r19, r1
    1174:	2c f4       	brge	.+10     	; 0x1180 <Pin_vidSetValDIO+0x5a>
    1176:	8e 81       	ldd	r24, Y+6	; 0x06
    1178:	9f 81       	ldd	r25, Y+7	; 0x07
    117a:	00 97       	sbiw	r24, 0x00	; 0
    117c:	69 f0       	breq	.+26     	; 0x1198 <Pin_vidSetValDIO+0x72>
    117e:	d2 c0       	rjmp	.+420    	; 0x1324 <Pin_vidSetValDIO+0x1fe>
    1180:	2e 81       	ldd	r18, Y+6	; 0x06
    1182:	3f 81       	ldd	r19, Y+7	; 0x07
    1184:	22 30       	cpi	r18, 0x02	; 2
    1186:	31 05       	cpc	r19, r1
    1188:	89 f1       	breq	.+98     	; 0x11ec <Pin_vidSetValDIO+0xc6>
    118a:	8e 81       	ldd	r24, Y+6	; 0x06
    118c:	9f 81       	ldd	r25, Y+7	; 0x07
    118e:	83 30       	cpi	r24, 0x03	; 3
    1190:	91 05       	cpc	r25, r1
    1192:	09 f4       	brne	.+2      	; 0x1196 <Pin_vidSetValDIO+0x70>
    1194:	40 c0       	rjmp	.+128    	; 0x1216 <Pin_vidSetValDIO+0xf0>
    1196:	c6 c0       	rjmp	.+396    	; 0x1324 <Pin_vidSetValDIO+0x1fe>
			 {
				 case DIO_PORTA : CLR_BIT(PORTA_REG,_pin_num); break;
    1198:	ab e3       	ldi	r26, 0x3B	; 59
    119a:	b0 e0       	ldi	r27, 0x00	; 0
    119c:	eb e3       	ldi	r30, 0x3B	; 59
    119e:	f0 e0       	ldi	r31, 0x00	; 0
    11a0:	80 81       	ld	r24, Z
    11a2:	48 2f       	mov	r20, r24
    11a4:	8a 81       	ldd	r24, Y+2	; 0x02
    11a6:	28 2f       	mov	r18, r24
    11a8:	30 e0       	ldi	r19, 0x00	; 0
    11aa:	81 e0       	ldi	r24, 0x01	; 1
    11ac:	90 e0       	ldi	r25, 0x00	; 0
    11ae:	02 2e       	mov	r0, r18
    11b0:	02 c0       	rjmp	.+4      	; 0x11b6 <Pin_vidSetValDIO+0x90>
    11b2:	88 0f       	add	r24, r24
    11b4:	99 1f       	adc	r25, r25
    11b6:	0a 94       	dec	r0
    11b8:	e2 f7       	brpl	.-8      	; 0x11b2 <Pin_vidSetValDIO+0x8c>
    11ba:	80 95       	com	r24
    11bc:	84 23       	and	r24, r20
    11be:	8c 93       	st	X, r24
    11c0:	b1 c0       	rjmp	.+354    	; 0x1324 <Pin_vidSetValDIO+0x1fe>
				 case DIO_PORTB : CLR_BIT(PORTB_REG,_pin_num); break;
    11c2:	a8 e3       	ldi	r26, 0x38	; 56
    11c4:	b0 e0       	ldi	r27, 0x00	; 0
    11c6:	e8 e3       	ldi	r30, 0x38	; 56
    11c8:	f0 e0       	ldi	r31, 0x00	; 0
    11ca:	80 81       	ld	r24, Z
    11cc:	48 2f       	mov	r20, r24
    11ce:	8a 81       	ldd	r24, Y+2	; 0x02
    11d0:	28 2f       	mov	r18, r24
    11d2:	30 e0       	ldi	r19, 0x00	; 0
    11d4:	81 e0       	ldi	r24, 0x01	; 1
    11d6:	90 e0       	ldi	r25, 0x00	; 0
    11d8:	02 2e       	mov	r0, r18
    11da:	02 c0       	rjmp	.+4      	; 0x11e0 <Pin_vidSetValDIO+0xba>
    11dc:	88 0f       	add	r24, r24
    11de:	99 1f       	adc	r25, r25
    11e0:	0a 94       	dec	r0
    11e2:	e2 f7       	brpl	.-8      	; 0x11dc <Pin_vidSetValDIO+0xb6>
    11e4:	80 95       	com	r24
    11e6:	84 23       	and	r24, r20
    11e8:	8c 93       	st	X, r24
    11ea:	9c c0       	rjmp	.+312    	; 0x1324 <Pin_vidSetValDIO+0x1fe>
				 case DIO_PORTC : CLR_BIT(PORTC_REG,_pin_num); break;
    11ec:	a5 e3       	ldi	r26, 0x35	; 53
    11ee:	b0 e0       	ldi	r27, 0x00	; 0
    11f0:	e5 e3       	ldi	r30, 0x35	; 53
    11f2:	f0 e0       	ldi	r31, 0x00	; 0
    11f4:	80 81       	ld	r24, Z
    11f6:	48 2f       	mov	r20, r24
    11f8:	8a 81       	ldd	r24, Y+2	; 0x02
    11fa:	28 2f       	mov	r18, r24
    11fc:	30 e0       	ldi	r19, 0x00	; 0
    11fe:	81 e0       	ldi	r24, 0x01	; 1
    1200:	90 e0       	ldi	r25, 0x00	; 0
    1202:	02 2e       	mov	r0, r18
    1204:	02 c0       	rjmp	.+4      	; 0x120a <Pin_vidSetValDIO+0xe4>
    1206:	88 0f       	add	r24, r24
    1208:	99 1f       	adc	r25, r25
    120a:	0a 94       	dec	r0
    120c:	e2 f7       	brpl	.-8      	; 0x1206 <Pin_vidSetValDIO+0xe0>
    120e:	80 95       	com	r24
    1210:	84 23       	and	r24, r20
    1212:	8c 93       	st	X, r24
    1214:	87 c0       	rjmp	.+270    	; 0x1324 <Pin_vidSetValDIO+0x1fe>
				 case DIO_PORTD : CLR_BIT(PORTD_REG,_pin_num); break;
    1216:	a2 e3       	ldi	r26, 0x32	; 50
    1218:	b0 e0       	ldi	r27, 0x00	; 0
    121a:	e2 e3       	ldi	r30, 0x32	; 50
    121c:	f0 e0       	ldi	r31, 0x00	; 0
    121e:	80 81       	ld	r24, Z
    1220:	48 2f       	mov	r20, r24
    1222:	8a 81       	ldd	r24, Y+2	; 0x02
    1224:	28 2f       	mov	r18, r24
    1226:	30 e0       	ldi	r19, 0x00	; 0
    1228:	81 e0       	ldi	r24, 0x01	; 1
    122a:	90 e0       	ldi	r25, 0x00	; 0
    122c:	02 2e       	mov	r0, r18
    122e:	02 c0       	rjmp	.+4      	; 0x1234 <Pin_vidSetValDIO+0x10e>
    1230:	88 0f       	add	r24, r24
    1232:	99 1f       	adc	r25, r25
    1234:	0a 94       	dec	r0
    1236:	e2 f7       	brpl	.-8      	; 0x1230 <Pin_vidSetValDIO+0x10a>
    1238:	80 95       	com	r24
    123a:	84 23       	and	r24, r20
    123c:	8c 93       	st	X, r24
    123e:	72 c0       	rjmp	.+228    	; 0x1324 <Pin_vidSetValDIO+0x1fe>

				 	 	 	 }
		}
		else if (_pin_state == HIGH)
    1240:	8b 81       	ldd	r24, Y+3	; 0x03
    1242:	81 30       	cpi	r24, 0x01	; 1
    1244:	09 f0       	breq	.+2      	; 0x1248 <Pin_vidSetValDIO+0x122>
    1246:	6e c0       	rjmp	.+220    	; 0x1324 <Pin_vidSetValDIO+0x1fe>
		{
			switch(_port_num)
    1248:	89 81       	ldd	r24, Y+1	; 0x01
    124a:	28 2f       	mov	r18, r24
    124c:	30 e0       	ldi	r19, 0x00	; 0
    124e:	3d 83       	std	Y+5, r19	; 0x05
    1250:	2c 83       	std	Y+4, r18	; 0x04
    1252:	8c 81       	ldd	r24, Y+4	; 0x04
    1254:	9d 81       	ldd	r25, Y+5	; 0x05
    1256:	81 30       	cpi	r24, 0x01	; 1
    1258:	91 05       	cpc	r25, r1
    125a:	49 f1       	breq	.+82     	; 0x12ae <Pin_vidSetValDIO+0x188>
    125c:	2c 81       	ldd	r18, Y+4	; 0x04
    125e:	3d 81       	ldd	r19, Y+5	; 0x05
    1260:	22 30       	cpi	r18, 0x02	; 2
    1262:	31 05       	cpc	r19, r1
    1264:	2c f4       	brge	.+10     	; 0x1270 <Pin_vidSetValDIO+0x14a>
    1266:	8c 81       	ldd	r24, Y+4	; 0x04
    1268:	9d 81       	ldd	r25, Y+5	; 0x05
    126a:	00 97       	sbiw	r24, 0x00	; 0
    126c:	61 f0       	breq	.+24     	; 0x1286 <Pin_vidSetValDIO+0x160>
    126e:	5a c0       	rjmp	.+180    	; 0x1324 <Pin_vidSetValDIO+0x1fe>
    1270:	2c 81       	ldd	r18, Y+4	; 0x04
    1272:	3d 81       	ldd	r19, Y+5	; 0x05
    1274:	22 30       	cpi	r18, 0x02	; 2
    1276:	31 05       	cpc	r19, r1
    1278:	71 f1       	breq	.+92     	; 0x12d6 <Pin_vidSetValDIO+0x1b0>
    127a:	8c 81       	ldd	r24, Y+4	; 0x04
    127c:	9d 81       	ldd	r25, Y+5	; 0x05
    127e:	83 30       	cpi	r24, 0x03	; 3
    1280:	91 05       	cpc	r25, r1
    1282:	e9 f1       	breq	.+122    	; 0x12fe <Pin_vidSetValDIO+0x1d8>
    1284:	4f c0       	rjmp	.+158    	; 0x1324 <Pin_vidSetValDIO+0x1fe>
			{
				case DIO_PORTA : SET_BIT(PORTA_REG,_pin_num); break;
    1286:	ab e3       	ldi	r26, 0x3B	; 59
    1288:	b0 e0       	ldi	r27, 0x00	; 0
    128a:	eb e3       	ldi	r30, 0x3B	; 59
    128c:	f0 e0       	ldi	r31, 0x00	; 0
    128e:	80 81       	ld	r24, Z
    1290:	48 2f       	mov	r20, r24
    1292:	8a 81       	ldd	r24, Y+2	; 0x02
    1294:	28 2f       	mov	r18, r24
    1296:	30 e0       	ldi	r19, 0x00	; 0
    1298:	81 e0       	ldi	r24, 0x01	; 1
    129a:	90 e0       	ldi	r25, 0x00	; 0
    129c:	02 2e       	mov	r0, r18
    129e:	02 c0       	rjmp	.+4      	; 0x12a4 <Pin_vidSetValDIO+0x17e>
    12a0:	88 0f       	add	r24, r24
    12a2:	99 1f       	adc	r25, r25
    12a4:	0a 94       	dec	r0
    12a6:	e2 f7       	brpl	.-8      	; 0x12a0 <Pin_vidSetValDIO+0x17a>
    12a8:	84 2b       	or	r24, r20
    12aa:	8c 93       	st	X, r24
    12ac:	3b c0       	rjmp	.+118    	; 0x1324 <Pin_vidSetValDIO+0x1fe>
				case DIO_PORTB : SET_BIT(PORTB_REG,_pin_num); break;
    12ae:	a8 e3       	ldi	r26, 0x38	; 56
    12b0:	b0 e0       	ldi	r27, 0x00	; 0
    12b2:	e8 e3       	ldi	r30, 0x38	; 56
    12b4:	f0 e0       	ldi	r31, 0x00	; 0
    12b6:	80 81       	ld	r24, Z
    12b8:	48 2f       	mov	r20, r24
    12ba:	8a 81       	ldd	r24, Y+2	; 0x02
    12bc:	28 2f       	mov	r18, r24
    12be:	30 e0       	ldi	r19, 0x00	; 0
    12c0:	81 e0       	ldi	r24, 0x01	; 1
    12c2:	90 e0       	ldi	r25, 0x00	; 0
    12c4:	02 2e       	mov	r0, r18
    12c6:	02 c0       	rjmp	.+4      	; 0x12cc <Pin_vidSetValDIO+0x1a6>
    12c8:	88 0f       	add	r24, r24
    12ca:	99 1f       	adc	r25, r25
    12cc:	0a 94       	dec	r0
    12ce:	e2 f7       	brpl	.-8      	; 0x12c8 <Pin_vidSetValDIO+0x1a2>
    12d0:	84 2b       	or	r24, r20
    12d2:	8c 93       	st	X, r24
    12d4:	27 c0       	rjmp	.+78     	; 0x1324 <Pin_vidSetValDIO+0x1fe>
				case DIO_PORTC : SET_BIT(PORTC_REG,_pin_num); break;
    12d6:	a5 e3       	ldi	r26, 0x35	; 53
    12d8:	b0 e0       	ldi	r27, 0x00	; 0
    12da:	e5 e3       	ldi	r30, 0x35	; 53
    12dc:	f0 e0       	ldi	r31, 0x00	; 0
    12de:	80 81       	ld	r24, Z
    12e0:	48 2f       	mov	r20, r24
    12e2:	8a 81       	ldd	r24, Y+2	; 0x02
    12e4:	28 2f       	mov	r18, r24
    12e6:	30 e0       	ldi	r19, 0x00	; 0
    12e8:	81 e0       	ldi	r24, 0x01	; 1
    12ea:	90 e0       	ldi	r25, 0x00	; 0
    12ec:	02 2e       	mov	r0, r18
    12ee:	02 c0       	rjmp	.+4      	; 0x12f4 <Pin_vidSetValDIO+0x1ce>
    12f0:	88 0f       	add	r24, r24
    12f2:	99 1f       	adc	r25, r25
    12f4:	0a 94       	dec	r0
    12f6:	e2 f7       	brpl	.-8      	; 0x12f0 <Pin_vidSetValDIO+0x1ca>
    12f8:	84 2b       	or	r24, r20
    12fa:	8c 93       	st	X, r24
    12fc:	13 c0       	rjmp	.+38     	; 0x1324 <Pin_vidSetValDIO+0x1fe>
				case DIO_PORTD : SET_BIT(PORTD_REG,_pin_num); break;
    12fe:	a2 e3       	ldi	r26, 0x32	; 50
    1300:	b0 e0       	ldi	r27, 0x00	; 0
    1302:	e2 e3       	ldi	r30, 0x32	; 50
    1304:	f0 e0       	ldi	r31, 0x00	; 0
    1306:	80 81       	ld	r24, Z
    1308:	48 2f       	mov	r20, r24
    130a:	8a 81       	ldd	r24, Y+2	; 0x02
    130c:	28 2f       	mov	r18, r24
    130e:	30 e0       	ldi	r19, 0x00	; 0
    1310:	81 e0       	ldi	r24, 0x01	; 1
    1312:	90 e0       	ldi	r25, 0x00	; 0
    1314:	02 2e       	mov	r0, r18
    1316:	02 c0       	rjmp	.+4      	; 0x131c <Pin_vidSetValDIO+0x1f6>
    1318:	88 0f       	add	r24, r24
    131a:	99 1f       	adc	r25, r25
    131c:	0a 94       	dec	r0
    131e:	e2 f7       	brpl	.-8      	; 0x1318 <Pin_vidSetValDIO+0x1f2>
    1320:	84 2b       	or	r24, r20
    1322:	8c 93       	st	X, r24

	}



}
    1324:	27 96       	adiw	r28, 0x07	; 7
    1326:	0f b6       	in	r0, 0x3f	; 63
    1328:	f8 94       	cli
    132a:	de bf       	out	0x3e, r29	; 62
    132c:	0f be       	out	0x3f, r0	; 63
    132e:	cd bf       	out	0x3d, r28	; 61
    1330:	cf 91       	pop	r28
    1332:	df 91       	pop	r29
    1334:	08 95       	ret

00001336 <Pin_vidSetDirDIO>:
void Pin_vidSetDirDIO( port_num _port_num , pin_num _pin_num  , dir_state_pin _dir_state_pin  )
{
    1336:	df 93       	push	r29
    1338:	cf 93       	push	r28
    133a:	cd b7       	in	r28, 0x3d	; 61
    133c:	de b7       	in	r29, 0x3e	; 62
    133e:	2b 97       	sbiw	r28, 0x0b	; 11
    1340:	0f b6       	in	r0, 0x3f	; 63
    1342:	f8 94       	cli
    1344:	de bf       	out	0x3e, r29	; 62
    1346:	0f be       	out	0x3f, r0	; 63
    1348:	cd bf       	out	0x3d, r28	; 61
    134a:	89 83       	std	Y+1, r24	; 0x01
    134c:	6a 83       	std	Y+2, r22	; 0x02
    134e:	4b 83       	std	Y+3, r20	; 0x03


	switch(_dir_state_pin)
    1350:	8b 81       	ldd	r24, Y+3	; 0x03
    1352:	28 2f       	mov	r18, r24
    1354:	30 e0       	ldi	r19, 0x00	; 0
    1356:	3b 87       	std	Y+11, r19	; 0x0b
    1358:	2a 87       	std	Y+10, r18	; 0x0a
    135a:	8a 85       	ldd	r24, Y+10	; 0x0a
    135c:	9b 85       	ldd	r25, Y+11	; 0x0b
    135e:	81 30       	cpi	r24, 0x01	; 1
    1360:	91 05       	cpc	r25, r1
    1362:	09 f4       	brne	.+2      	; 0x1366 <Pin_vidSetDirDIO+0x30>
    1364:	7f c0       	rjmp	.+254    	; 0x1464 <Pin_vidSetDirDIO+0x12e>
    1366:	2a 85       	ldd	r18, Y+10	; 0x0a
    1368:	3b 85       	ldd	r19, Y+11	; 0x0b
    136a:	22 30       	cpi	r18, 0x02	; 2
    136c:	31 05       	cpc	r19, r1
    136e:	09 f4       	brne	.+2      	; 0x1372 <Pin_vidSetDirDIO+0x3c>
    1370:	e8 c0       	rjmp	.+464    	; 0x1542 <Pin_vidSetDirDIO+0x20c>
    1372:	8a 85       	ldd	r24, Y+10	; 0x0a
    1374:	9b 85       	ldd	r25, Y+11	; 0x0b
    1376:	00 97       	sbiw	r24, 0x00	; 0
    1378:	09 f0       	breq	.+2      	; 0x137c <Pin_vidSetDirDIO+0x46>
    137a:	a0 c1       	rjmp	.+832    	; 0x16bc <Pin_vidSetDirDIO+0x386>
	{
	case INPUT: switch(_port_num)
    137c:	89 81       	ldd	r24, Y+1	; 0x01
    137e:	28 2f       	mov	r18, r24
    1380:	30 e0       	ldi	r19, 0x00	; 0
    1382:	39 87       	std	Y+9, r19	; 0x09
    1384:	28 87       	std	Y+8, r18	; 0x08
    1386:	88 85       	ldd	r24, Y+8	; 0x08
    1388:	99 85       	ldd	r25, Y+9	; 0x09
    138a:	81 30       	cpi	r24, 0x01	; 1
    138c:	91 05       	cpc	r25, r1
    138e:	59 f1       	breq	.+86     	; 0x13e6 <Pin_vidSetDirDIO+0xb0>
    1390:	28 85       	ldd	r18, Y+8	; 0x08
    1392:	39 85       	ldd	r19, Y+9	; 0x09
    1394:	22 30       	cpi	r18, 0x02	; 2
    1396:	31 05       	cpc	r19, r1
    1398:	2c f4       	brge	.+10     	; 0x13a4 <Pin_vidSetDirDIO+0x6e>
    139a:	88 85       	ldd	r24, Y+8	; 0x08
    139c:	99 85       	ldd	r25, Y+9	; 0x09
    139e:	00 97       	sbiw	r24, 0x00	; 0
    13a0:	69 f0       	breq	.+26     	; 0x13bc <Pin_vidSetDirDIO+0x86>
    13a2:	8c c1       	rjmp	.+792    	; 0x16bc <Pin_vidSetDirDIO+0x386>
    13a4:	28 85       	ldd	r18, Y+8	; 0x08
    13a6:	39 85       	ldd	r19, Y+9	; 0x09
    13a8:	22 30       	cpi	r18, 0x02	; 2
    13aa:	31 05       	cpc	r19, r1
    13ac:	89 f1       	breq	.+98     	; 0x1410 <Pin_vidSetDirDIO+0xda>
    13ae:	88 85       	ldd	r24, Y+8	; 0x08
    13b0:	99 85       	ldd	r25, Y+9	; 0x09
    13b2:	83 30       	cpi	r24, 0x03	; 3
    13b4:	91 05       	cpc	r25, r1
    13b6:	09 f4       	brne	.+2      	; 0x13ba <Pin_vidSetDirDIO+0x84>
    13b8:	40 c0       	rjmp	.+128    	; 0x143a <Pin_vidSetDirDIO+0x104>
    13ba:	80 c1       	rjmp	.+768    	; 0x16bc <Pin_vidSetDirDIO+0x386>
				{
					case DIO_PORTA :CLR_BIT(DDRA_REG,_pin_num);break ;
    13bc:	aa e3       	ldi	r26, 0x3A	; 58
    13be:	b0 e0       	ldi	r27, 0x00	; 0
    13c0:	ea e3       	ldi	r30, 0x3A	; 58
    13c2:	f0 e0       	ldi	r31, 0x00	; 0
    13c4:	80 81       	ld	r24, Z
    13c6:	48 2f       	mov	r20, r24
    13c8:	8a 81       	ldd	r24, Y+2	; 0x02
    13ca:	28 2f       	mov	r18, r24
    13cc:	30 e0       	ldi	r19, 0x00	; 0
    13ce:	81 e0       	ldi	r24, 0x01	; 1
    13d0:	90 e0       	ldi	r25, 0x00	; 0
    13d2:	02 2e       	mov	r0, r18
    13d4:	02 c0       	rjmp	.+4      	; 0x13da <Pin_vidSetDirDIO+0xa4>
    13d6:	88 0f       	add	r24, r24
    13d8:	99 1f       	adc	r25, r25
    13da:	0a 94       	dec	r0
    13dc:	e2 f7       	brpl	.-8      	; 0x13d6 <Pin_vidSetDirDIO+0xa0>
    13de:	80 95       	com	r24
    13e0:	84 23       	and	r24, r20
    13e2:	8c 93       	st	X, r24
    13e4:	6b c1       	rjmp	.+726    	; 0x16bc <Pin_vidSetDirDIO+0x386>
					case DIO_PORTB :CLR_BIT(DDRB_REG,_pin_num);break ;
    13e6:	a7 e3       	ldi	r26, 0x37	; 55
    13e8:	b0 e0       	ldi	r27, 0x00	; 0
    13ea:	e7 e3       	ldi	r30, 0x37	; 55
    13ec:	f0 e0       	ldi	r31, 0x00	; 0
    13ee:	80 81       	ld	r24, Z
    13f0:	48 2f       	mov	r20, r24
    13f2:	8a 81       	ldd	r24, Y+2	; 0x02
    13f4:	28 2f       	mov	r18, r24
    13f6:	30 e0       	ldi	r19, 0x00	; 0
    13f8:	81 e0       	ldi	r24, 0x01	; 1
    13fa:	90 e0       	ldi	r25, 0x00	; 0
    13fc:	02 2e       	mov	r0, r18
    13fe:	02 c0       	rjmp	.+4      	; 0x1404 <Pin_vidSetDirDIO+0xce>
    1400:	88 0f       	add	r24, r24
    1402:	99 1f       	adc	r25, r25
    1404:	0a 94       	dec	r0
    1406:	e2 f7       	brpl	.-8      	; 0x1400 <Pin_vidSetDirDIO+0xca>
    1408:	80 95       	com	r24
    140a:	84 23       	and	r24, r20
    140c:	8c 93       	st	X, r24
    140e:	56 c1       	rjmp	.+684    	; 0x16bc <Pin_vidSetDirDIO+0x386>
					case DIO_PORTC :CLR_BIT(DDRC_REG,_pin_num);break ;
    1410:	a4 e3       	ldi	r26, 0x34	; 52
    1412:	b0 e0       	ldi	r27, 0x00	; 0
    1414:	e4 e3       	ldi	r30, 0x34	; 52
    1416:	f0 e0       	ldi	r31, 0x00	; 0
    1418:	80 81       	ld	r24, Z
    141a:	48 2f       	mov	r20, r24
    141c:	8a 81       	ldd	r24, Y+2	; 0x02
    141e:	28 2f       	mov	r18, r24
    1420:	30 e0       	ldi	r19, 0x00	; 0
    1422:	81 e0       	ldi	r24, 0x01	; 1
    1424:	90 e0       	ldi	r25, 0x00	; 0
    1426:	02 2e       	mov	r0, r18
    1428:	02 c0       	rjmp	.+4      	; 0x142e <Pin_vidSetDirDIO+0xf8>
    142a:	88 0f       	add	r24, r24
    142c:	99 1f       	adc	r25, r25
    142e:	0a 94       	dec	r0
    1430:	e2 f7       	brpl	.-8      	; 0x142a <Pin_vidSetDirDIO+0xf4>
    1432:	80 95       	com	r24
    1434:	84 23       	and	r24, r20
    1436:	8c 93       	st	X, r24
    1438:	41 c1       	rjmp	.+642    	; 0x16bc <Pin_vidSetDirDIO+0x386>
					case DIO_PORTD :CLR_BIT(DDRD_REG,_pin_num);break ;
    143a:	a1 e3       	ldi	r26, 0x31	; 49
    143c:	b0 e0       	ldi	r27, 0x00	; 0
    143e:	e1 e3       	ldi	r30, 0x31	; 49
    1440:	f0 e0       	ldi	r31, 0x00	; 0
    1442:	80 81       	ld	r24, Z
    1444:	48 2f       	mov	r20, r24
    1446:	8a 81       	ldd	r24, Y+2	; 0x02
    1448:	28 2f       	mov	r18, r24
    144a:	30 e0       	ldi	r19, 0x00	; 0
    144c:	81 e0       	ldi	r24, 0x01	; 1
    144e:	90 e0       	ldi	r25, 0x00	; 0
    1450:	02 2e       	mov	r0, r18
    1452:	02 c0       	rjmp	.+4      	; 0x1458 <Pin_vidSetDirDIO+0x122>
    1454:	88 0f       	add	r24, r24
    1456:	99 1f       	adc	r25, r25
    1458:	0a 94       	dec	r0
    145a:	e2 f7       	brpl	.-8      	; 0x1454 <Pin_vidSetDirDIO+0x11e>
    145c:	80 95       	com	r24
    145e:	84 23       	and	r24, r20
    1460:	8c 93       	st	X, r24
    1462:	2c c1       	rjmp	.+600    	; 0x16bc <Pin_vidSetDirDIO+0x386>
				}break;
	case OUTPUT: switch(_port_num)
    1464:	89 81       	ldd	r24, Y+1	; 0x01
    1466:	28 2f       	mov	r18, r24
    1468:	30 e0       	ldi	r19, 0x00	; 0
    146a:	3f 83       	std	Y+7, r19	; 0x07
    146c:	2e 83       	std	Y+6, r18	; 0x06
    146e:	8e 81       	ldd	r24, Y+6	; 0x06
    1470:	9f 81       	ldd	r25, Y+7	; 0x07
    1472:	81 30       	cpi	r24, 0x01	; 1
    1474:	91 05       	cpc	r25, r1
    1476:	49 f1       	breq	.+82     	; 0x14ca <Pin_vidSetDirDIO+0x194>
    1478:	2e 81       	ldd	r18, Y+6	; 0x06
    147a:	3f 81       	ldd	r19, Y+7	; 0x07
    147c:	22 30       	cpi	r18, 0x02	; 2
    147e:	31 05       	cpc	r19, r1
    1480:	2c f4       	brge	.+10     	; 0x148c <Pin_vidSetDirDIO+0x156>
    1482:	8e 81       	ldd	r24, Y+6	; 0x06
    1484:	9f 81       	ldd	r25, Y+7	; 0x07
    1486:	00 97       	sbiw	r24, 0x00	; 0
    1488:	61 f0       	breq	.+24     	; 0x14a2 <Pin_vidSetDirDIO+0x16c>
    148a:	18 c1       	rjmp	.+560    	; 0x16bc <Pin_vidSetDirDIO+0x386>
    148c:	2e 81       	ldd	r18, Y+6	; 0x06
    148e:	3f 81       	ldd	r19, Y+7	; 0x07
    1490:	22 30       	cpi	r18, 0x02	; 2
    1492:	31 05       	cpc	r19, r1
    1494:	71 f1       	breq	.+92     	; 0x14f2 <Pin_vidSetDirDIO+0x1bc>
    1496:	8e 81       	ldd	r24, Y+6	; 0x06
    1498:	9f 81       	ldd	r25, Y+7	; 0x07
    149a:	83 30       	cpi	r24, 0x03	; 3
    149c:	91 05       	cpc	r25, r1
    149e:	e9 f1       	breq	.+122    	; 0x151a <Pin_vidSetDirDIO+0x1e4>
    14a0:	0d c1       	rjmp	.+538    	; 0x16bc <Pin_vidSetDirDIO+0x386>
				{
					case DIO_PORTA :SET_BIT(DDRA_REG,_pin_num);break ;
    14a2:	aa e3       	ldi	r26, 0x3A	; 58
    14a4:	b0 e0       	ldi	r27, 0x00	; 0
    14a6:	ea e3       	ldi	r30, 0x3A	; 58
    14a8:	f0 e0       	ldi	r31, 0x00	; 0
    14aa:	80 81       	ld	r24, Z
    14ac:	48 2f       	mov	r20, r24
    14ae:	8a 81       	ldd	r24, Y+2	; 0x02
    14b0:	28 2f       	mov	r18, r24
    14b2:	30 e0       	ldi	r19, 0x00	; 0
    14b4:	81 e0       	ldi	r24, 0x01	; 1
    14b6:	90 e0       	ldi	r25, 0x00	; 0
    14b8:	02 2e       	mov	r0, r18
    14ba:	02 c0       	rjmp	.+4      	; 0x14c0 <Pin_vidSetDirDIO+0x18a>
    14bc:	88 0f       	add	r24, r24
    14be:	99 1f       	adc	r25, r25
    14c0:	0a 94       	dec	r0
    14c2:	e2 f7       	brpl	.-8      	; 0x14bc <Pin_vidSetDirDIO+0x186>
    14c4:	84 2b       	or	r24, r20
    14c6:	8c 93       	st	X, r24
    14c8:	f9 c0       	rjmp	.+498    	; 0x16bc <Pin_vidSetDirDIO+0x386>
					case DIO_PORTB :SET_BIT(DDRB_REG,_pin_num);break ;
    14ca:	a7 e3       	ldi	r26, 0x37	; 55
    14cc:	b0 e0       	ldi	r27, 0x00	; 0
    14ce:	e7 e3       	ldi	r30, 0x37	; 55
    14d0:	f0 e0       	ldi	r31, 0x00	; 0
    14d2:	80 81       	ld	r24, Z
    14d4:	48 2f       	mov	r20, r24
    14d6:	8a 81       	ldd	r24, Y+2	; 0x02
    14d8:	28 2f       	mov	r18, r24
    14da:	30 e0       	ldi	r19, 0x00	; 0
    14dc:	81 e0       	ldi	r24, 0x01	; 1
    14de:	90 e0       	ldi	r25, 0x00	; 0
    14e0:	02 2e       	mov	r0, r18
    14e2:	02 c0       	rjmp	.+4      	; 0x14e8 <Pin_vidSetDirDIO+0x1b2>
    14e4:	88 0f       	add	r24, r24
    14e6:	99 1f       	adc	r25, r25
    14e8:	0a 94       	dec	r0
    14ea:	e2 f7       	brpl	.-8      	; 0x14e4 <Pin_vidSetDirDIO+0x1ae>
    14ec:	84 2b       	or	r24, r20
    14ee:	8c 93       	st	X, r24
    14f0:	e5 c0       	rjmp	.+458    	; 0x16bc <Pin_vidSetDirDIO+0x386>
					case DIO_PORTC :SET_BIT(DDRC_REG,_pin_num);break ;
    14f2:	a4 e3       	ldi	r26, 0x34	; 52
    14f4:	b0 e0       	ldi	r27, 0x00	; 0
    14f6:	e4 e3       	ldi	r30, 0x34	; 52
    14f8:	f0 e0       	ldi	r31, 0x00	; 0
    14fa:	80 81       	ld	r24, Z
    14fc:	48 2f       	mov	r20, r24
    14fe:	8a 81       	ldd	r24, Y+2	; 0x02
    1500:	28 2f       	mov	r18, r24
    1502:	30 e0       	ldi	r19, 0x00	; 0
    1504:	81 e0       	ldi	r24, 0x01	; 1
    1506:	90 e0       	ldi	r25, 0x00	; 0
    1508:	02 2e       	mov	r0, r18
    150a:	02 c0       	rjmp	.+4      	; 0x1510 <Pin_vidSetDirDIO+0x1da>
    150c:	88 0f       	add	r24, r24
    150e:	99 1f       	adc	r25, r25
    1510:	0a 94       	dec	r0
    1512:	e2 f7       	brpl	.-8      	; 0x150c <Pin_vidSetDirDIO+0x1d6>
    1514:	84 2b       	or	r24, r20
    1516:	8c 93       	st	X, r24
    1518:	d1 c0       	rjmp	.+418    	; 0x16bc <Pin_vidSetDirDIO+0x386>
					case DIO_PORTD :SET_BIT(DDRD_REG,_pin_num);break ;
    151a:	a1 e3       	ldi	r26, 0x31	; 49
    151c:	b0 e0       	ldi	r27, 0x00	; 0
    151e:	e1 e3       	ldi	r30, 0x31	; 49
    1520:	f0 e0       	ldi	r31, 0x00	; 0
    1522:	80 81       	ld	r24, Z
    1524:	48 2f       	mov	r20, r24
    1526:	8a 81       	ldd	r24, Y+2	; 0x02
    1528:	28 2f       	mov	r18, r24
    152a:	30 e0       	ldi	r19, 0x00	; 0
    152c:	81 e0       	ldi	r24, 0x01	; 1
    152e:	90 e0       	ldi	r25, 0x00	; 0
    1530:	02 2e       	mov	r0, r18
    1532:	02 c0       	rjmp	.+4      	; 0x1538 <Pin_vidSetDirDIO+0x202>
    1534:	88 0f       	add	r24, r24
    1536:	99 1f       	adc	r25, r25
    1538:	0a 94       	dec	r0
    153a:	e2 f7       	brpl	.-8      	; 0x1534 <Pin_vidSetDirDIO+0x1fe>
    153c:	84 2b       	or	r24, r20
    153e:	8c 93       	st	X, r24
    1540:	bd c0       	rjmp	.+378    	; 0x16bc <Pin_vidSetDirDIO+0x386>
				}break;
	case INPUT_PULLUP: switch(_port_num)
    1542:	89 81       	ldd	r24, Y+1	; 0x01
    1544:	28 2f       	mov	r18, r24
    1546:	30 e0       	ldi	r19, 0x00	; 0
    1548:	3d 83       	std	Y+5, r19	; 0x05
    154a:	2c 83       	std	Y+4, r18	; 0x04
    154c:	8c 81       	ldd	r24, Y+4	; 0x04
    154e:	9d 81       	ldd	r25, Y+5	; 0x05
    1550:	81 30       	cpi	r24, 0x01	; 1
    1552:	91 05       	cpc	r25, r1
    1554:	09 f4       	brne	.+2      	; 0x1558 <Pin_vidSetDirDIO+0x222>
    1556:	3e c0       	rjmp	.+124    	; 0x15d4 <Pin_vidSetDirDIO+0x29e>
    1558:	2c 81       	ldd	r18, Y+4	; 0x04
    155a:	3d 81       	ldd	r19, Y+5	; 0x05
    155c:	22 30       	cpi	r18, 0x02	; 2
    155e:	31 05       	cpc	r19, r1
    1560:	2c f4       	brge	.+10     	; 0x156c <Pin_vidSetDirDIO+0x236>
    1562:	8c 81       	ldd	r24, Y+4	; 0x04
    1564:	9d 81       	ldd	r25, Y+5	; 0x05
    1566:	00 97       	sbiw	r24, 0x00	; 0
    1568:	71 f0       	breq	.+28     	; 0x1586 <Pin_vidSetDirDIO+0x250>
    156a:	a8 c0       	rjmp	.+336    	; 0x16bc <Pin_vidSetDirDIO+0x386>
    156c:	2c 81       	ldd	r18, Y+4	; 0x04
    156e:	3d 81       	ldd	r19, Y+5	; 0x05
    1570:	22 30       	cpi	r18, 0x02	; 2
    1572:	31 05       	cpc	r19, r1
    1574:	09 f4       	brne	.+2      	; 0x1578 <Pin_vidSetDirDIO+0x242>
    1576:	55 c0       	rjmp	.+170    	; 0x1622 <Pin_vidSetDirDIO+0x2ec>
    1578:	8c 81       	ldd	r24, Y+4	; 0x04
    157a:	9d 81       	ldd	r25, Y+5	; 0x05
    157c:	83 30       	cpi	r24, 0x03	; 3
    157e:	91 05       	cpc	r25, r1
    1580:	09 f4       	brne	.+2      	; 0x1584 <Pin_vidSetDirDIO+0x24e>
    1582:	76 c0       	rjmp	.+236    	; 0x1670 <Pin_vidSetDirDIO+0x33a>
    1584:	9b c0       	rjmp	.+310    	; 0x16bc <Pin_vidSetDirDIO+0x386>
				{
					case DIO_PORTA :CLR_BIT(DDRA_REG,_pin_num);
    1586:	aa e3       	ldi	r26, 0x3A	; 58
    1588:	b0 e0       	ldi	r27, 0x00	; 0
    158a:	ea e3       	ldi	r30, 0x3A	; 58
    158c:	f0 e0       	ldi	r31, 0x00	; 0
    158e:	80 81       	ld	r24, Z
    1590:	48 2f       	mov	r20, r24
    1592:	8a 81       	ldd	r24, Y+2	; 0x02
    1594:	28 2f       	mov	r18, r24
    1596:	30 e0       	ldi	r19, 0x00	; 0
    1598:	81 e0       	ldi	r24, 0x01	; 1
    159a:	90 e0       	ldi	r25, 0x00	; 0
    159c:	02 c0       	rjmp	.+4      	; 0x15a2 <Pin_vidSetDirDIO+0x26c>
    159e:	88 0f       	add	r24, r24
    15a0:	99 1f       	adc	r25, r25
    15a2:	2a 95       	dec	r18
    15a4:	e2 f7       	brpl	.-8      	; 0x159e <Pin_vidSetDirDIO+0x268>
    15a6:	80 95       	com	r24
    15a8:	84 23       	and	r24, r20
    15aa:	8c 93       	st	X, r24
								SET_BIT(PORTA_REG,_pin_num);
    15ac:	ab e3       	ldi	r26, 0x3B	; 59
    15ae:	b0 e0       	ldi	r27, 0x00	; 0
    15b0:	eb e3       	ldi	r30, 0x3B	; 59
    15b2:	f0 e0       	ldi	r31, 0x00	; 0
    15b4:	80 81       	ld	r24, Z
    15b6:	48 2f       	mov	r20, r24
    15b8:	8a 81       	ldd	r24, Y+2	; 0x02
    15ba:	28 2f       	mov	r18, r24
    15bc:	30 e0       	ldi	r19, 0x00	; 0
    15be:	81 e0       	ldi	r24, 0x01	; 1
    15c0:	90 e0       	ldi	r25, 0x00	; 0
    15c2:	02 2e       	mov	r0, r18
    15c4:	02 c0       	rjmp	.+4      	; 0x15ca <Pin_vidSetDirDIO+0x294>
    15c6:	88 0f       	add	r24, r24
    15c8:	99 1f       	adc	r25, r25
    15ca:	0a 94       	dec	r0
    15cc:	e2 f7       	brpl	.-8      	; 0x15c6 <Pin_vidSetDirDIO+0x290>
    15ce:	84 2b       	or	r24, r20
    15d0:	8c 93       	st	X, r24
    15d2:	74 c0       	rjmp	.+232    	; 0x16bc <Pin_vidSetDirDIO+0x386>
								break ;
					case DIO_PORTB :CLR_BIT(DDRB_REG,_pin_num);
    15d4:	a7 e3       	ldi	r26, 0x37	; 55
    15d6:	b0 e0       	ldi	r27, 0x00	; 0
    15d8:	e7 e3       	ldi	r30, 0x37	; 55
    15da:	f0 e0       	ldi	r31, 0x00	; 0
    15dc:	80 81       	ld	r24, Z
    15de:	48 2f       	mov	r20, r24
    15e0:	8a 81       	ldd	r24, Y+2	; 0x02
    15e2:	28 2f       	mov	r18, r24
    15e4:	30 e0       	ldi	r19, 0x00	; 0
    15e6:	81 e0       	ldi	r24, 0x01	; 1
    15e8:	90 e0       	ldi	r25, 0x00	; 0
    15ea:	02 c0       	rjmp	.+4      	; 0x15f0 <Pin_vidSetDirDIO+0x2ba>
    15ec:	88 0f       	add	r24, r24
    15ee:	99 1f       	adc	r25, r25
    15f0:	2a 95       	dec	r18
    15f2:	e2 f7       	brpl	.-8      	; 0x15ec <Pin_vidSetDirDIO+0x2b6>
    15f4:	80 95       	com	r24
    15f6:	84 23       	and	r24, r20
    15f8:	8c 93       	st	X, r24
								SET_BIT(PORTB_REG,_pin_num);
    15fa:	a8 e3       	ldi	r26, 0x38	; 56
    15fc:	b0 e0       	ldi	r27, 0x00	; 0
    15fe:	e8 e3       	ldi	r30, 0x38	; 56
    1600:	f0 e0       	ldi	r31, 0x00	; 0
    1602:	80 81       	ld	r24, Z
    1604:	48 2f       	mov	r20, r24
    1606:	8a 81       	ldd	r24, Y+2	; 0x02
    1608:	28 2f       	mov	r18, r24
    160a:	30 e0       	ldi	r19, 0x00	; 0
    160c:	81 e0       	ldi	r24, 0x01	; 1
    160e:	90 e0       	ldi	r25, 0x00	; 0
    1610:	02 2e       	mov	r0, r18
    1612:	02 c0       	rjmp	.+4      	; 0x1618 <Pin_vidSetDirDIO+0x2e2>
    1614:	88 0f       	add	r24, r24
    1616:	99 1f       	adc	r25, r25
    1618:	0a 94       	dec	r0
    161a:	e2 f7       	brpl	.-8      	; 0x1614 <Pin_vidSetDirDIO+0x2de>
    161c:	84 2b       	or	r24, r20
    161e:	8c 93       	st	X, r24
    1620:	4d c0       	rjmp	.+154    	; 0x16bc <Pin_vidSetDirDIO+0x386>
								break ;
					case DIO_PORTC :CLR_BIT(DDRC_REG,_pin_num);
    1622:	a4 e3       	ldi	r26, 0x34	; 52
    1624:	b0 e0       	ldi	r27, 0x00	; 0
    1626:	e4 e3       	ldi	r30, 0x34	; 52
    1628:	f0 e0       	ldi	r31, 0x00	; 0
    162a:	80 81       	ld	r24, Z
    162c:	48 2f       	mov	r20, r24
    162e:	8a 81       	ldd	r24, Y+2	; 0x02
    1630:	28 2f       	mov	r18, r24
    1632:	30 e0       	ldi	r19, 0x00	; 0
    1634:	81 e0       	ldi	r24, 0x01	; 1
    1636:	90 e0       	ldi	r25, 0x00	; 0
    1638:	02 c0       	rjmp	.+4      	; 0x163e <Pin_vidSetDirDIO+0x308>
    163a:	88 0f       	add	r24, r24
    163c:	99 1f       	adc	r25, r25
    163e:	2a 95       	dec	r18
    1640:	e2 f7       	brpl	.-8      	; 0x163a <Pin_vidSetDirDIO+0x304>
    1642:	80 95       	com	r24
    1644:	84 23       	and	r24, r20
    1646:	8c 93       	st	X, r24
								SET_BIT(PORTC_REG,_pin_num);
    1648:	a5 e3       	ldi	r26, 0x35	; 53
    164a:	b0 e0       	ldi	r27, 0x00	; 0
    164c:	e5 e3       	ldi	r30, 0x35	; 53
    164e:	f0 e0       	ldi	r31, 0x00	; 0
    1650:	80 81       	ld	r24, Z
    1652:	48 2f       	mov	r20, r24
    1654:	8a 81       	ldd	r24, Y+2	; 0x02
    1656:	28 2f       	mov	r18, r24
    1658:	30 e0       	ldi	r19, 0x00	; 0
    165a:	81 e0       	ldi	r24, 0x01	; 1
    165c:	90 e0       	ldi	r25, 0x00	; 0
    165e:	02 2e       	mov	r0, r18
    1660:	02 c0       	rjmp	.+4      	; 0x1666 <Pin_vidSetDirDIO+0x330>
    1662:	88 0f       	add	r24, r24
    1664:	99 1f       	adc	r25, r25
    1666:	0a 94       	dec	r0
    1668:	e2 f7       	brpl	.-8      	; 0x1662 <Pin_vidSetDirDIO+0x32c>
    166a:	84 2b       	or	r24, r20
    166c:	8c 93       	st	X, r24
    166e:	26 c0       	rjmp	.+76     	; 0x16bc <Pin_vidSetDirDIO+0x386>
								break ;
					case DIO_PORTD :CLR_BIT(DDRD_REG,_pin_num);
    1670:	a1 e3       	ldi	r26, 0x31	; 49
    1672:	b0 e0       	ldi	r27, 0x00	; 0
    1674:	e1 e3       	ldi	r30, 0x31	; 49
    1676:	f0 e0       	ldi	r31, 0x00	; 0
    1678:	80 81       	ld	r24, Z
    167a:	48 2f       	mov	r20, r24
    167c:	8a 81       	ldd	r24, Y+2	; 0x02
    167e:	28 2f       	mov	r18, r24
    1680:	30 e0       	ldi	r19, 0x00	; 0
    1682:	81 e0       	ldi	r24, 0x01	; 1
    1684:	90 e0       	ldi	r25, 0x00	; 0
    1686:	02 c0       	rjmp	.+4      	; 0x168c <Pin_vidSetDirDIO+0x356>
    1688:	88 0f       	add	r24, r24
    168a:	99 1f       	adc	r25, r25
    168c:	2a 95       	dec	r18
    168e:	e2 f7       	brpl	.-8      	; 0x1688 <Pin_vidSetDirDIO+0x352>
    1690:	80 95       	com	r24
    1692:	84 23       	and	r24, r20
    1694:	8c 93       	st	X, r24
								SET_BIT(PORTD_REG,_pin_num);
    1696:	a2 e3       	ldi	r26, 0x32	; 50
    1698:	b0 e0       	ldi	r27, 0x00	; 0
    169a:	e2 e3       	ldi	r30, 0x32	; 50
    169c:	f0 e0       	ldi	r31, 0x00	; 0
    169e:	80 81       	ld	r24, Z
    16a0:	48 2f       	mov	r20, r24
    16a2:	8a 81       	ldd	r24, Y+2	; 0x02
    16a4:	28 2f       	mov	r18, r24
    16a6:	30 e0       	ldi	r19, 0x00	; 0
    16a8:	81 e0       	ldi	r24, 0x01	; 1
    16aa:	90 e0       	ldi	r25, 0x00	; 0
    16ac:	02 2e       	mov	r0, r18
    16ae:	02 c0       	rjmp	.+4      	; 0x16b4 <Pin_vidSetDirDIO+0x37e>
    16b0:	88 0f       	add	r24, r24
    16b2:	99 1f       	adc	r25, r25
    16b4:	0a 94       	dec	r0
    16b6:	e2 f7       	brpl	.-8      	; 0x16b0 <Pin_vidSetDirDIO+0x37a>
    16b8:	84 2b       	or	r24, r20
    16ba:	8c 93       	st	X, r24
								break ;
				}break;
	}


}
    16bc:	2b 96       	adiw	r28, 0x0b	; 11
    16be:	0f b6       	in	r0, 0x3f	; 63
    16c0:	f8 94       	cli
    16c2:	de bf       	out	0x3e, r29	; 62
    16c4:	0f be       	out	0x3f, r0	; 63
    16c6:	cd bf       	out	0x3d, r28	; 61
    16c8:	cf 91       	pop	r28
    16ca:	df 91       	pop	r29
    16cc:	08 95       	ret

000016ce <Pin_u8GetValDIO>:
u8 Pin_u8GetValDIO(port_num _port_num , pin_num _pin_num)
{
    16ce:	df 93       	push	r29
    16d0:	cf 93       	push	r28
    16d2:	00 d0       	rcall	.+0      	; 0x16d4 <Pin_u8GetValDIO+0x6>
    16d4:	00 d0       	rcall	.+0      	; 0x16d6 <Pin_u8GetValDIO+0x8>
    16d6:	0f 92       	push	r0
    16d8:	cd b7       	in	r28, 0x3d	; 61
    16da:	de b7       	in	r29, 0x3e	; 62
    16dc:	8a 83       	std	Y+2, r24	; 0x02
    16de:	6b 83       	std	Y+3, r22	; 0x03
	u8 Result = 0 ;
    16e0:	19 82       	std	Y+1, r1	; 0x01

	if(_port_num <= DIO_PORTD && _pin_num <= DIO_PIN7)
    16e2:	8a 81       	ldd	r24, Y+2	; 0x02
    16e4:	84 30       	cpi	r24, 0x04	; 4
    16e6:	08 f0       	brcs	.+2      	; 0x16ea <Pin_u8GetValDIO+0x1c>
    16e8:	6b c0       	rjmp	.+214    	; 0x17c0 <Pin_u8GetValDIO+0xf2>
    16ea:	8b 81       	ldd	r24, Y+3	; 0x03
    16ec:	88 30       	cpi	r24, 0x08	; 8
    16ee:	08 f0       	brcs	.+2      	; 0x16f2 <Pin_u8GetValDIO+0x24>
    16f0:	67 c0       	rjmp	.+206    	; 0x17c0 <Pin_u8GetValDIO+0xf2>
	{
		switch(_port_num)
    16f2:	8a 81       	ldd	r24, Y+2	; 0x02
    16f4:	28 2f       	mov	r18, r24
    16f6:	30 e0       	ldi	r19, 0x00	; 0
    16f8:	3d 83       	std	Y+5, r19	; 0x05
    16fa:	2c 83       	std	Y+4, r18	; 0x04
    16fc:	4c 81       	ldd	r20, Y+4	; 0x04
    16fe:	5d 81       	ldd	r21, Y+5	; 0x05
    1700:	41 30       	cpi	r20, 0x01	; 1
    1702:	51 05       	cpc	r21, r1
    1704:	41 f1       	breq	.+80     	; 0x1756 <Pin_u8GetValDIO+0x88>
    1706:	8c 81       	ldd	r24, Y+4	; 0x04
    1708:	9d 81       	ldd	r25, Y+5	; 0x05
    170a:	82 30       	cpi	r24, 0x02	; 2
    170c:	91 05       	cpc	r25, r1
    170e:	34 f4       	brge	.+12     	; 0x171c <Pin_u8GetValDIO+0x4e>
    1710:	2c 81       	ldd	r18, Y+4	; 0x04
    1712:	3d 81       	ldd	r19, Y+5	; 0x05
    1714:	21 15       	cp	r18, r1
    1716:	31 05       	cpc	r19, r1
    1718:	61 f0       	breq	.+24     	; 0x1732 <Pin_u8GetValDIO+0x64>
    171a:	52 c0       	rjmp	.+164    	; 0x17c0 <Pin_u8GetValDIO+0xf2>
    171c:	4c 81       	ldd	r20, Y+4	; 0x04
    171e:	5d 81       	ldd	r21, Y+5	; 0x05
    1720:	42 30       	cpi	r20, 0x02	; 2
    1722:	51 05       	cpc	r21, r1
    1724:	51 f1       	breq	.+84     	; 0x177a <Pin_u8GetValDIO+0xac>
    1726:	8c 81       	ldd	r24, Y+4	; 0x04
    1728:	9d 81       	ldd	r25, Y+5	; 0x05
    172a:	83 30       	cpi	r24, 0x03	; 3
    172c:	91 05       	cpc	r25, r1
    172e:	b9 f1       	breq	.+110    	; 0x179e <Pin_u8GetValDIO+0xd0>
    1730:	47 c0       	rjmp	.+142    	; 0x17c0 <Pin_u8GetValDIO+0xf2>
		{
		case DIO_PORTA : Result = GET_BIT(PINA_REG,_pin_num);break ;
    1732:	e9 e3       	ldi	r30, 0x39	; 57
    1734:	f0 e0       	ldi	r31, 0x00	; 0
    1736:	80 81       	ld	r24, Z
    1738:	28 2f       	mov	r18, r24
    173a:	30 e0       	ldi	r19, 0x00	; 0
    173c:	8b 81       	ldd	r24, Y+3	; 0x03
    173e:	88 2f       	mov	r24, r24
    1740:	90 e0       	ldi	r25, 0x00	; 0
    1742:	a9 01       	movw	r20, r18
    1744:	02 c0       	rjmp	.+4      	; 0x174a <Pin_u8GetValDIO+0x7c>
    1746:	55 95       	asr	r21
    1748:	47 95       	ror	r20
    174a:	8a 95       	dec	r24
    174c:	e2 f7       	brpl	.-8      	; 0x1746 <Pin_u8GetValDIO+0x78>
    174e:	ca 01       	movw	r24, r20
    1750:	81 70       	andi	r24, 0x01	; 1
    1752:	89 83       	std	Y+1, r24	; 0x01
    1754:	35 c0       	rjmp	.+106    	; 0x17c0 <Pin_u8GetValDIO+0xf2>
		case DIO_PORTB : Result = GET_BIT(PINB_REG,_pin_num);break ;
    1756:	e6 e3       	ldi	r30, 0x36	; 54
    1758:	f0 e0       	ldi	r31, 0x00	; 0
    175a:	80 81       	ld	r24, Z
    175c:	28 2f       	mov	r18, r24
    175e:	30 e0       	ldi	r19, 0x00	; 0
    1760:	8b 81       	ldd	r24, Y+3	; 0x03
    1762:	88 2f       	mov	r24, r24
    1764:	90 e0       	ldi	r25, 0x00	; 0
    1766:	a9 01       	movw	r20, r18
    1768:	02 c0       	rjmp	.+4      	; 0x176e <Pin_u8GetValDIO+0xa0>
    176a:	55 95       	asr	r21
    176c:	47 95       	ror	r20
    176e:	8a 95       	dec	r24
    1770:	e2 f7       	brpl	.-8      	; 0x176a <Pin_u8GetValDIO+0x9c>
    1772:	ca 01       	movw	r24, r20
    1774:	81 70       	andi	r24, 0x01	; 1
    1776:	89 83       	std	Y+1, r24	; 0x01
    1778:	23 c0       	rjmp	.+70     	; 0x17c0 <Pin_u8GetValDIO+0xf2>
		case DIO_PORTC : Result = GET_BIT(PINC_REG,_pin_num);break ;
    177a:	e3 e3       	ldi	r30, 0x33	; 51
    177c:	f0 e0       	ldi	r31, 0x00	; 0
    177e:	80 81       	ld	r24, Z
    1780:	28 2f       	mov	r18, r24
    1782:	30 e0       	ldi	r19, 0x00	; 0
    1784:	8b 81       	ldd	r24, Y+3	; 0x03
    1786:	88 2f       	mov	r24, r24
    1788:	90 e0       	ldi	r25, 0x00	; 0
    178a:	a9 01       	movw	r20, r18
    178c:	02 c0       	rjmp	.+4      	; 0x1792 <Pin_u8GetValDIO+0xc4>
    178e:	55 95       	asr	r21
    1790:	47 95       	ror	r20
    1792:	8a 95       	dec	r24
    1794:	e2 f7       	brpl	.-8      	; 0x178e <Pin_u8GetValDIO+0xc0>
    1796:	ca 01       	movw	r24, r20
    1798:	81 70       	andi	r24, 0x01	; 1
    179a:	89 83       	std	Y+1, r24	; 0x01
    179c:	11 c0       	rjmp	.+34     	; 0x17c0 <Pin_u8GetValDIO+0xf2>
		case DIO_PORTD : Result = GET_BIT(PIND_REG,_pin_num);break ;
    179e:	e0 e3       	ldi	r30, 0x30	; 48
    17a0:	f0 e0       	ldi	r31, 0x00	; 0
    17a2:	80 81       	ld	r24, Z
    17a4:	28 2f       	mov	r18, r24
    17a6:	30 e0       	ldi	r19, 0x00	; 0
    17a8:	8b 81       	ldd	r24, Y+3	; 0x03
    17aa:	88 2f       	mov	r24, r24
    17ac:	90 e0       	ldi	r25, 0x00	; 0
    17ae:	a9 01       	movw	r20, r18
    17b0:	02 c0       	rjmp	.+4      	; 0x17b6 <Pin_u8GetValDIO+0xe8>
    17b2:	55 95       	asr	r21
    17b4:	47 95       	ror	r20
    17b6:	8a 95       	dec	r24
    17b8:	e2 f7       	brpl	.-8      	; 0x17b2 <Pin_u8GetValDIO+0xe4>
    17ba:	ca 01       	movw	r24, r20
    17bc:	81 70       	andi	r24, 0x01	; 1
    17be:	89 83       	std	Y+1, r24	; 0x01
	}
	else
	{

	}
	return Result ;
    17c0:	89 81       	ldd	r24, Y+1	; 0x01



}
    17c2:	0f 90       	pop	r0
    17c4:	0f 90       	pop	r0
    17c6:	0f 90       	pop	r0
    17c8:	0f 90       	pop	r0
    17ca:	0f 90       	pop	r0
    17cc:	cf 91       	pop	r28
    17ce:	df 91       	pop	r29
    17d0:	08 95       	ret

000017d2 <Pin_vidTogelDIO>:

void Pin_vidTogelDIO(port_num _port_num , pin_num _pin_num)
{
    17d2:	df 93       	push	r29
    17d4:	cf 93       	push	r28
    17d6:	00 d0       	rcall	.+0      	; 0x17d8 <Pin_vidTogelDIO+0x6>
    17d8:	00 d0       	rcall	.+0      	; 0x17da <Pin_vidTogelDIO+0x8>
    17da:	cd b7       	in	r28, 0x3d	; 61
    17dc:	de b7       	in	r29, 0x3e	; 62
    17de:	89 83       	std	Y+1, r24	; 0x01
    17e0:	6a 83       	std	Y+2, r22	; 0x02
	if(_port_num <= DIO_PORTD&& _pin_num <= DIO_PIN7)
    17e2:	89 81       	ldd	r24, Y+1	; 0x01
    17e4:	84 30       	cpi	r24, 0x04	; 4
    17e6:	08 f0       	brcs	.+2      	; 0x17ea <Pin_vidTogelDIO+0x18>
    17e8:	72 c0       	rjmp	.+228    	; 0x18ce <Pin_vidTogelDIO+0xfc>
    17ea:	8a 81       	ldd	r24, Y+2	; 0x02
    17ec:	88 30       	cpi	r24, 0x08	; 8
    17ee:	08 f0       	brcs	.+2      	; 0x17f2 <Pin_vidTogelDIO+0x20>
    17f0:	6e c0       	rjmp	.+220    	; 0x18ce <Pin_vidTogelDIO+0xfc>
	{
        switch(_port_num)
    17f2:	89 81       	ldd	r24, Y+1	; 0x01
    17f4:	28 2f       	mov	r18, r24
    17f6:	30 e0       	ldi	r19, 0x00	; 0
    17f8:	3c 83       	std	Y+4, r19	; 0x04
    17fa:	2b 83       	std	Y+3, r18	; 0x03
    17fc:	8b 81       	ldd	r24, Y+3	; 0x03
    17fe:	9c 81       	ldd	r25, Y+4	; 0x04
    1800:	81 30       	cpi	r24, 0x01	; 1
    1802:	91 05       	cpc	r25, r1
    1804:	49 f1       	breq	.+82     	; 0x1858 <Pin_vidTogelDIO+0x86>
    1806:	2b 81       	ldd	r18, Y+3	; 0x03
    1808:	3c 81       	ldd	r19, Y+4	; 0x04
    180a:	22 30       	cpi	r18, 0x02	; 2
    180c:	31 05       	cpc	r19, r1
    180e:	2c f4       	brge	.+10     	; 0x181a <Pin_vidTogelDIO+0x48>
    1810:	8b 81       	ldd	r24, Y+3	; 0x03
    1812:	9c 81       	ldd	r25, Y+4	; 0x04
    1814:	00 97       	sbiw	r24, 0x00	; 0
    1816:	61 f0       	breq	.+24     	; 0x1830 <Pin_vidTogelDIO+0x5e>
    1818:	5a c0       	rjmp	.+180    	; 0x18ce <Pin_vidTogelDIO+0xfc>
    181a:	2b 81       	ldd	r18, Y+3	; 0x03
    181c:	3c 81       	ldd	r19, Y+4	; 0x04
    181e:	22 30       	cpi	r18, 0x02	; 2
    1820:	31 05       	cpc	r19, r1
    1822:	71 f1       	breq	.+92     	; 0x1880 <Pin_vidTogelDIO+0xae>
    1824:	8b 81       	ldd	r24, Y+3	; 0x03
    1826:	9c 81       	ldd	r25, Y+4	; 0x04
    1828:	83 30       	cpi	r24, 0x03	; 3
    182a:	91 05       	cpc	r25, r1
    182c:	e9 f1       	breq	.+122    	; 0x18a8 <Pin_vidTogelDIO+0xd6>
    182e:	4f c0       	rjmp	.+158    	; 0x18ce <Pin_vidTogelDIO+0xfc>
	 	  {
	 	 	 	case DIO_PORTA : TOG_BIT(PORTA_REG,_pin_num); break;
    1830:	ab e3       	ldi	r26, 0x3B	; 59
    1832:	b0 e0       	ldi	r27, 0x00	; 0
    1834:	eb e3       	ldi	r30, 0x3B	; 59
    1836:	f0 e0       	ldi	r31, 0x00	; 0
    1838:	80 81       	ld	r24, Z
    183a:	48 2f       	mov	r20, r24
    183c:	8a 81       	ldd	r24, Y+2	; 0x02
    183e:	28 2f       	mov	r18, r24
    1840:	30 e0       	ldi	r19, 0x00	; 0
    1842:	81 e0       	ldi	r24, 0x01	; 1
    1844:	90 e0       	ldi	r25, 0x00	; 0
    1846:	02 2e       	mov	r0, r18
    1848:	02 c0       	rjmp	.+4      	; 0x184e <Pin_vidTogelDIO+0x7c>
    184a:	88 0f       	add	r24, r24
    184c:	99 1f       	adc	r25, r25
    184e:	0a 94       	dec	r0
    1850:	e2 f7       	brpl	.-8      	; 0x184a <Pin_vidTogelDIO+0x78>
    1852:	84 27       	eor	r24, r20
    1854:	8c 93       	st	X, r24
    1856:	3b c0       	rjmp	.+118    	; 0x18ce <Pin_vidTogelDIO+0xfc>
	 	 	 	case DIO_PORTB : TOG_BIT(PORTB_REG,_pin_num);break;
    1858:	a8 e3       	ldi	r26, 0x38	; 56
    185a:	b0 e0       	ldi	r27, 0x00	; 0
    185c:	e8 e3       	ldi	r30, 0x38	; 56
    185e:	f0 e0       	ldi	r31, 0x00	; 0
    1860:	80 81       	ld	r24, Z
    1862:	48 2f       	mov	r20, r24
    1864:	8a 81       	ldd	r24, Y+2	; 0x02
    1866:	28 2f       	mov	r18, r24
    1868:	30 e0       	ldi	r19, 0x00	; 0
    186a:	81 e0       	ldi	r24, 0x01	; 1
    186c:	90 e0       	ldi	r25, 0x00	; 0
    186e:	02 2e       	mov	r0, r18
    1870:	02 c0       	rjmp	.+4      	; 0x1876 <Pin_vidTogelDIO+0xa4>
    1872:	88 0f       	add	r24, r24
    1874:	99 1f       	adc	r25, r25
    1876:	0a 94       	dec	r0
    1878:	e2 f7       	brpl	.-8      	; 0x1872 <Pin_vidTogelDIO+0xa0>
    187a:	84 27       	eor	r24, r20
    187c:	8c 93       	st	X, r24
    187e:	27 c0       	rjmp	.+78     	; 0x18ce <Pin_vidTogelDIO+0xfc>
	 	 	 	case DIO_PORTC : TOG_BIT(PORTC_REG,_pin_num); break;
    1880:	a5 e3       	ldi	r26, 0x35	; 53
    1882:	b0 e0       	ldi	r27, 0x00	; 0
    1884:	e5 e3       	ldi	r30, 0x35	; 53
    1886:	f0 e0       	ldi	r31, 0x00	; 0
    1888:	80 81       	ld	r24, Z
    188a:	48 2f       	mov	r20, r24
    188c:	8a 81       	ldd	r24, Y+2	; 0x02
    188e:	28 2f       	mov	r18, r24
    1890:	30 e0       	ldi	r19, 0x00	; 0
    1892:	81 e0       	ldi	r24, 0x01	; 1
    1894:	90 e0       	ldi	r25, 0x00	; 0
    1896:	02 2e       	mov	r0, r18
    1898:	02 c0       	rjmp	.+4      	; 0x189e <Pin_vidTogelDIO+0xcc>
    189a:	88 0f       	add	r24, r24
    189c:	99 1f       	adc	r25, r25
    189e:	0a 94       	dec	r0
    18a0:	e2 f7       	brpl	.-8      	; 0x189a <Pin_vidTogelDIO+0xc8>
    18a2:	84 27       	eor	r24, r20
    18a4:	8c 93       	st	X, r24
    18a6:	13 c0       	rjmp	.+38     	; 0x18ce <Pin_vidTogelDIO+0xfc>
	 	 	 	case DIO_PORTD : TOG_BIT(PORTD_REG,_pin_num); break;
    18a8:	a2 e3       	ldi	r26, 0x32	; 50
    18aa:	b0 e0       	ldi	r27, 0x00	; 0
    18ac:	e2 e3       	ldi	r30, 0x32	; 50
    18ae:	f0 e0       	ldi	r31, 0x00	; 0
    18b0:	80 81       	ld	r24, Z
    18b2:	48 2f       	mov	r20, r24
    18b4:	8a 81       	ldd	r24, Y+2	; 0x02
    18b6:	28 2f       	mov	r18, r24
    18b8:	30 e0       	ldi	r19, 0x00	; 0
    18ba:	81 e0       	ldi	r24, 0x01	; 1
    18bc:	90 e0       	ldi	r25, 0x00	; 0
    18be:	02 2e       	mov	r0, r18
    18c0:	02 c0       	rjmp	.+4      	; 0x18c6 <Pin_vidTogelDIO+0xf4>
    18c2:	88 0f       	add	r24, r24
    18c4:	99 1f       	adc	r25, r25
    18c6:	0a 94       	dec	r0
    18c8:	e2 f7       	brpl	.-8      	; 0x18c2 <Pin_vidTogelDIO+0xf0>
    18ca:	84 27       	eor	r24, r20
    18cc:	8c 93       	st	X, r24

	}



}
    18ce:	0f 90       	pop	r0
    18d0:	0f 90       	pop	r0
    18d2:	0f 90       	pop	r0
    18d4:	0f 90       	pop	r0
    18d6:	cf 91       	pop	r28
    18d8:	df 91       	pop	r29
    18da:	08 95       	ret

000018dc <Port_vidSetValDIO>:



/*************************PORTS Functions ********************************/
void Port_vidSetValDIO(port_num _port_num , u8 PortVal)
{
    18dc:	df 93       	push	r29
    18de:	cf 93       	push	r28
    18e0:	00 d0       	rcall	.+0      	; 0x18e2 <Port_vidSetValDIO+0x6>
    18e2:	00 d0       	rcall	.+0      	; 0x18e4 <Port_vidSetValDIO+0x8>
    18e4:	cd b7       	in	r28, 0x3d	; 61
    18e6:	de b7       	in	r29, 0x3e	; 62
    18e8:	89 83       	std	Y+1, r24	; 0x01
    18ea:	6a 83       	std	Y+2, r22	; 0x02
	if(_port_num <= DIO_PORTD)
    18ec:	89 81       	ldd	r24, Y+1	; 0x01
    18ee:	84 30       	cpi	r24, 0x04	; 4
    18f0:	90 f5       	brcc	.+100    	; 0x1956 <Port_vidSetValDIO+0x7a>
		{
		switch(_port_num)
    18f2:	89 81       	ldd	r24, Y+1	; 0x01
    18f4:	28 2f       	mov	r18, r24
    18f6:	30 e0       	ldi	r19, 0x00	; 0
    18f8:	3c 83       	std	Y+4, r19	; 0x04
    18fa:	2b 83       	std	Y+3, r18	; 0x03
    18fc:	8b 81       	ldd	r24, Y+3	; 0x03
    18fe:	9c 81       	ldd	r25, Y+4	; 0x04
    1900:	81 30       	cpi	r24, 0x01	; 1
    1902:	91 05       	cpc	r25, r1
    1904:	d1 f0       	breq	.+52     	; 0x193a <Port_vidSetValDIO+0x5e>
    1906:	2b 81       	ldd	r18, Y+3	; 0x03
    1908:	3c 81       	ldd	r19, Y+4	; 0x04
    190a:	22 30       	cpi	r18, 0x02	; 2
    190c:	31 05       	cpc	r19, r1
    190e:	2c f4       	brge	.+10     	; 0x191a <Port_vidSetValDIO+0x3e>
    1910:	8b 81       	ldd	r24, Y+3	; 0x03
    1912:	9c 81       	ldd	r25, Y+4	; 0x04
    1914:	00 97       	sbiw	r24, 0x00	; 0
    1916:	61 f0       	breq	.+24     	; 0x1930 <Port_vidSetValDIO+0x54>
    1918:	1e c0       	rjmp	.+60     	; 0x1956 <Port_vidSetValDIO+0x7a>
    191a:	2b 81       	ldd	r18, Y+3	; 0x03
    191c:	3c 81       	ldd	r19, Y+4	; 0x04
    191e:	22 30       	cpi	r18, 0x02	; 2
    1920:	31 05       	cpc	r19, r1
    1922:	81 f0       	breq	.+32     	; 0x1944 <Port_vidSetValDIO+0x68>
    1924:	8b 81       	ldd	r24, Y+3	; 0x03
    1926:	9c 81       	ldd	r25, Y+4	; 0x04
    1928:	83 30       	cpi	r24, 0x03	; 3
    192a:	91 05       	cpc	r25, r1
    192c:	81 f0       	breq	.+32     	; 0x194e <Port_vidSetValDIO+0x72>
    192e:	13 c0       	rjmp	.+38     	; 0x1956 <Port_vidSetValDIO+0x7a>
		{
		case DIO_PORTA : PORTA_REG = PortVal ;break ;
    1930:	eb e3       	ldi	r30, 0x3B	; 59
    1932:	f0 e0       	ldi	r31, 0x00	; 0
    1934:	8a 81       	ldd	r24, Y+2	; 0x02
    1936:	80 83       	st	Z, r24
    1938:	0e c0       	rjmp	.+28     	; 0x1956 <Port_vidSetValDIO+0x7a>
		case DIO_PORTB : PORTB_REG = PortVal ;break ;
    193a:	e8 e3       	ldi	r30, 0x38	; 56
    193c:	f0 e0       	ldi	r31, 0x00	; 0
    193e:	8a 81       	ldd	r24, Y+2	; 0x02
    1940:	80 83       	st	Z, r24
    1942:	09 c0       	rjmp	.+18     	; 0x1956 <Port_vidSetValDIO+0x7a>
		case DIO_PORTC : PORTC_REG = PortVal ;break ;
    1944:	e5 e3       	ldi	r30, 0x35	; 53
    1946:	f0 e0       	ldi	r31, 0x00	; 0
    1948:	8a 81       	ldd	r24, Y+2	; 0x02
    194a:	80 83       	st	Z, r24
    194c:	04 c0       	rjmp	.+8      	; 0x1956 <Port_vidSetValDIO+0x7a>
		case DIO_PORTD : PORTD_REG = PortVal ;break ;
    194e:	e2 e3       	ldi	r30, 0x32	; 50
    1950:	f0 e0       	ldi	r31, 0x00	; 0
    1952:	8a 81       	ldd	r24, Y+2	; 0x02
    1954:	80 83       	st	Z, r24
	else
	{

	}

}
    1956:	0f 90       	pop	r0
    1958:	0f 90       	pop	r0
    195a:	0f 90       	pop	r0
    195c:	0f 90       	pop	r0
    195e:	cf 91       	pop	r28
    1960:	df 91       	pop	r29
    1962:	08 95       	ret

00001964 <Port_vidSetDirDIO>:
void Port_vidSetDirDIO(port_num _port_num , u8 PortDir)
{
    1964:	df 93       	push	r29
    1966:	cf 93       	push	r28
    1968:	00 d0       	rcall	.+0      	; 0x196a <Port_vidSetDirDIO+0x6>
    196a:	00 d0       	rcall	.+0      	; 0x196c <Port_vidSetDirDIO+0x8>
    196c:	00 d0       	rcall	.+0      	; 0x196e <Port_vidSetDirDIO+0xa>
    196e:	cd b7       	in	r28, 0x3d	; 61
    1970:	de b7       	in	r29, 0x3e	; 62
    1972:	89 83       	std	Y+1, r24	; 0x01
    1974:	6a 83       	std	Y+2, r22	; 0x02

	if(_port_num <= DIO_PORTD)
    1976:	89 81       	ldd	r24, Y+1	; 0x01
    1978:	84 30       	cpi	r24, 0x04	; 4
    197a:	08 f0       	brcs	.+2      	; 0x197e <Port_vidSetDirDIO+0x1a>
    197c:	78 c0       	rjmp	.+240    	; 0x1a6e <Port_vidSetDirDIO+0x10a>
	{
		if(PortDir != DIO_PORT_INPUT_PULLUP)
    197e:	8a 81       	ldd	r24, Y+2	; 0x02
    1980:	81 35       	cpi	r24, 0x51	; 81
    1982:	99 f1       	breq	.+102    	; 0x19ea <Port_vidSetDirDIO+0x86>
		{
			switch(_port_num)
    1984:	89 81       	ldd	r24, Y+1	; 0x01
    1986:	28 2f       	mov	r18, r24
    1988:	30 e0       	ldi	r19, 0x00	; 0
    198a:	3e 83       	std	Y+6, r19	; 0x06
    198c:	2d 83       	std	Y+5, r18	; 0x05
    198e:	8d 81       	ldd	r24, Y+5	; 0x05
    1990:	9e 81       	ldd	r25, Y+6	; 0x06
    1992:	81 30       	cpi	r24, 0x01	; 1
    1994:	91 05       	cpc	r25, r1
    1996:	d1 f0       	breq	.+52     	; 0x19cc <Port_vidSetDirDIO+0x68>
    1998:	2d 81       	ldd	r18, Y+5	; 0x05
    199a:	3e 81       	ldd	r19, Y+6	; 0x06
    199c:	22 30       	cpi	r18, 0x02	; 2
    199e:	31 05       	cpc	r19, r1
    19a0:	2c f4       	brge	.+10     	; 0x19ac <Port_vidSetDirDIO+0x48>
    19a2:	8d 81       	ldd	r24, Y+5	; 0x05
    19a4:	9e 81       	ldd	r25, Y+6	; 0x06
    19a6:	00 97       	sbiw	r24, 0x00	; 0
    19a8:	61 f0       	breq	.+24     	; 0x19c2 <Port_vidSetDirDIO+0x5e>
    19aa:	61 c0       	rjmp	.+194    	; 0x1a6e <Port_vidSetDirDIO+0x10a>
    19ac:	2d 81       	ldd	r18, Y+5	; 0x05
    19ae:	3e 81       	ldd	r19, Y+6	; 0x06
    19b0:	22 30       	cpi	r18, 0x02	; 2
    19b2:	31 05       	cpc	r19, r1
    19b4:	81 f0       	breq	.+32     	; 0x19d6 <Port_vidSetDirDIO+0x72>
    19b6:	8d 81       	ldd	r24, Y+5	; 0x05
    19b8:	9e 81       	ldd	r25, Y+6	; 0x06
    19ba:	83 30       	cpi	r24, 0x03	; 3
    19bc:	91 05       	cpc	r25, r1
    19be:	81 f0       	breq	.+32     	; 0x19e0 <Port_vidSetDirDIO+0x7c>
    19c0:	56 c0       	rjmp	.+172    	; 0x1a6e <Port_vidSetDirDIO+0x10a>
			{
			case DIO_PORTA :DDRA_REG = PortDir ;break ;
    19c2:	ea e3       	ldi	r30, 0x3A	; 58
    19c4:	f0 e0       	ldi	r31, 0x00	; 0
    19c6:	8a 81       	ldd	r24, Y+2	; 0x02
    19c8:	80 83       	st	Z, r24
    19ca:	51 c0       	rjmp	.+162    	; 0x1a6e <Port_vidSetDirDIO+0x10a>
			case DIO_PORTB :DDRB_REG = PortDir ;break ;
    19cc:	e7 e3       	ldi	r30, 0x37	; 55
    19ce:	f0 e0       	ldi	r31, 0x00	; 0
    19d0:	8a 81       	ldd	r24, Y+2	; 0x02
    19d2:	80 83       	st	Z, r24
    19d4:	4c c0       	rjmp	.+152    	; 0x1a6e <Port_vidSetDirDIO+0x10a>
			case DIO_PORTC :DDRC_REG = PortDir ;break ;
    19d6:	e4 e3       	ldi	r30, 0x34	; 52
    19d8:	f0 e0       	ldi	r31, 0x00	; 0
    19da:	8a 81       	ldd	r24, Y+2	; 0x02
    19dc:	80 83       	st	Z, r24
    19de:	47 c0       	rjmp	.+142    	; 0x1a6e <Port_vidSetDirDIO+0x10a>
			case DIO_PORTD :DDRD_REG = PortDir ;break ;
    19e0:	e1 e3       	ldi	r30, 0x31	; 49
    19e2:	f0 e0       	ldi	r31, 0x00	; 0
    19e4:	8a 81       	ldd	r24, Y+2	; 0x02
    19e6:	80 83       	st	Z, r24
    19e8:	42 c0       	rjmp	.+132    	; 0x1a6e <Port_vidSetDirDIO+0x10a>
			}
		}
		else
		{
			switch(_port_num)
    19ea:	89 81       	ldd	r24, Y+1	; 0x01
    19ec:	28 2f       	mov	r18, r24
    19ee:	30 e0       	ldi	r19, 0x00	; 0
    19f0:	3c 83       	std	Y+4, r19	; 0x04
    19f2:	2b 83       	std	Y+3, r18	; 0x03
    19f4:	8b 81       	ldd	r24, Y+3	; 0x03
    19f6:	9c 81       	ldd	r25, Y+4	; 0x04
    19f8:	81 30       	cpi	r24, 0x01	; 1
    19fa:	91 05       	cpc	r25, r1
    19fc:	f1 f0       	breq	.+60     	; 0x1a3a <Port_vidSetDirDIO+0xd6>
    19fe:	2b 81       	ldd	r18, Y+3	; 0x03
    1a00:	3c 81       	ldd	r19, Y+4	; 0x04
    1a02:	22 30       	cpi	r18, 0x02	; 2
    1a04:	31 05       	cpc	r19, r1
    1a06:	2c f4       	brge	.+10     	; 0x1a12 <Port_vidSetDirDIO+0xae>
    1a08:	8b 81       	ldd	r24, Y+3	; 0x03
    1a0a:	9c 81       	ldd	r25, Y+4	; 0x04
    1a0c:	00 97       	sbiw	r24, 0x00	; 0
    1a0e:	61 f0       	breq	.+24     	; 0x1a28 <Port_vidSetDirDIO+0xc4>
    1a10:	2e c0       	rjmp	.+92     	; 0x1a6e <Port_vidSetDirDIO+0x10a>
    1a12:	2b 81       	ldd	r18, Y+3	; 0x03
    1a14:	3c 81       	ldd	r19, Y+4	; 0x04
    1a16:	22 30       	cpi	r18, 0x02	; 2
    1a18:	31 05       	cpc	r19, r1
    1a1a:	c1 f0       	breq	.+48     	; 0x1a4c <Port_vidSetDirDIO+0xe8>
    1a1c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a1e:	9c 81       	ldd	r25, Y+4	; 0x04
    1a20:	83 30       	cpi	r24, 0x03	; 3
    1a22:	91 05       	cpc	r25, r1
    1a24:	e1 f0       	breq	.+56     	; 0x1a5e <Port_vidSetDirDIO+0xfa>
    1a26:	23 c0       	rjmp	.+70     	; 0x1a6e <Port_vidSetDirDIO+0x10a>
			{
			case DIO_PORTA :DDRA_REG = PortDir ;
    1a28:	ea e3       	ldi	r30, 0x3A	; 58
    1a2a:	f0 e0       	ldi	r31, 0x00	; 0
    1a2c:	8a 81       	ldd	r24, Y+2	; 0x02
    1a2e:	80 83       	st	Z, r24
						PORTA_REG = 0xff ;
    1a30:	eb e3       	ldi	r30, 0x3B	; 59
    1a32:	f0 e0       	ldi	r31, 0x00	; 0
    1a34:	8f ef       	ldi	r24, 0xFF	; 255
    1a36:	80 83       	st	Z, r24
    1a38:	1a c0       	rjmp	.+52     	; 0x1a6e <Port_vidSetDirDIO+0x10a>
						break ;
			case DIO_PORTB :DDRB_REG = PortDir ;
    1a3a:	e7 e3       	ldi	r30, 0x37	; 55
    1a3c:	f0 e0       	ldi	r31, 0x00	; 0
    1a3e:	8a 81       	ldd	r24, Y+2	; 0x02
    1a40:	80 83       	st	Z, r24
						PORTB_REG = 0xff ;
    1a42:	e8 e3       	ldi	r30, 0x38	; 56
    1a44:	f0 e0       	ldi	r31, 0x00	; 0
    1a46:	8f ef       	ldi	r24, 0xFF	; 255
    1a48:	80 83       	st	Z, r24
    1a4a:	11 c0       	rjmp	.+34     	; 0x1a6e <Port_vidSetDirDIO+0x10a>
						break ;
			case DIO_PORTC :DDRC_REG = PortDir ;
    1a4c:	e4 e3       	ldi	r30, 0x34	; 52
    1a4e:	f0 e0       	ldi	r31, 0x00	; 0
    1a50:	8a 81       	ldd	r24, Y+2	; 0x02
    1a52:	80 83       	st	Z, r24
						PORTC_REG = 0xff ;
    1a54:	e5 e3       	ldi	r30, 0x35	; 53
    1a56:	f0 e0       	ldi	r31, 0x00	; 0
    1a58:	8f ef       	ldi	r24, 0xFF	; 255
    1a5a:	80 83       	st	Z, r24
    1a5c:	08 c0       	rjmp	.+16     	; 0x1a6e <Port_vidSetDirDIO+0x10a>
						break ;
			case DIO_PORTD :DDRD_REG = PortDir ;
    1a5e:	e1 e3       	ldi	r30, 0x31	; 49
    1a60:	f0 e0       	ldi	r31, 0x00	; 0
    1a62:	8a 81       	ldd	r24, Y+2	; 0x02
    1a64:	80 83       	st	Z, r24
						PORTD_REG = 0xff ;
    1a66:	e2 e3       	ldi	r30, 0x32	; 50
    1a68:	f0 e0       	ldi	r31, 0x00	; 0
    1a6a:	8f ef       	ldi	r24, 0xFF	; 255
    1a6c:	80 83       	st	Z, r24
	}
	else
	{

	}
}
    1a6e:	26 96       	adiw	r28, 0x06	; 6
    1a70:	0f b6       	in	r0, 0x3f	; 63
    1a72:	f8 94       	cli
    1a74:	de bf       	out	0x3e, r29	; 62
    1a76:	0f be       	out	0x3f, r0	; 63
    1a78:	cd bf       	out	0x3d, r28	; 61
    1a7a:	cf 91       	pop	r28
    1a7c:	df 91       	pop	r29
    1a7e:	08 95       	ret

00001a80 <Port_vidTogelDIO>:
void Port_vidTogelDIO(port_num _port_num )
{
    1a80:	df 93       	push	r29
    1a82:	cf 93       	push	r28
    1a84:	00 d0       	rcall	.+0      	; 0x1a86 <Port_vidTogelDIO+0x6>
    1a86:	0f 92       	push	r0
    1a88:	cd b7       	in	r28, 0x3d	; 61
    1a8a:	de b7       	in	r29, 0x3e	; 62
    1a8c:	89 83       	std	Y+1, r24	; 0x01
	if(_port_num <= DIO_PORTD)
    1a8e:	89 81       	ldd	r24, Y+1	; 0x01
    1a90:	84 30       	cpi	r24, 0x04	; 4
    1a92:	08 f0       	brcs	.+2      	; 0x1a96 <Port_vidTogelDIO+0x16>
    1a94:	3e c0       	rjmp	.+124    	; 0x1b12 <Port_vidTogelDIO+0x92>
		{
		switch(_port_num)
    1a96:	89 81       	ldd	r24, Y+1	; 0x01
    1a98:	28 2f       	mov	r18, r24
    1a9a:	30 e0       	ldi	r19, 0x00	; 0
    1a9c:	3b 83       	std	Y+3, r19	; 0x03
    1a9e:	2a 83       	std	Y+2, r18	; 0x02
    1aa0:	8a 81       	ldd	r24, Y+2	; 0x02
    1aa2:	9b 81       	ldd	r25, Y+3	; 0x03
    1aa4:	81 30       	cpi	r24, 0x01	; 1
    1aa6:	91 05       	cpc	r25, r1
    1aa8:	e9 f0       	breq	.+58     	; 0x1ae4 <Port_vidTogelDIO+0x64>
    1aaa:	2a 81       	ldd	r18, Y+2	; 0x02
    1aac:	3b 81       	ldd	r19, Y+3	; 0x03
    1aae:	22 30       	cpi	r18, 0x02	; 2
    1ab0:	31 05       	cpc	r19, r1
    1ab2:	2c f4       	brge	.+10     	; 0x1abe <Port_vidTogelDIO+0x3e>
    1ab4:	8a 81       	ldd	r24, Y+2	; 0x02
    1ab6:	9b 81       	ldd	r25, Y+3	; 0x03
    1ab8:	00 97       	sbiw	r24, 0x00	; 0
    1aba:	61 f0       	breq	.+24     	; 0x1ad4 <Port_vidTogelDIO+0x54>
    1abc:	2a c0       	rjmp	.+84     	; 0x1b12 <Port_vidTogelDIO+0x92>
    1abe:	2a 81       	ldd	r18, Y+2	; 0x02
    1ac0:	3b 81       	ldd	r19, Y+3	; 0x03
    1ac2:	22 30       	cpi	r18, 0x02	; 2
    1ac4:	31 05       	cpc	r19, r1
    1ac6:	b1 f0       	breq	.+44     	; 0x1af4 <Port_vidTogelDIO+0x74>
    1ac8:	8a 81       	ldd	r24, Y+2	; 0x02
    1aca:	9b 81       	ldd	r25, Y+3	; 0x03
    1acc:	83 30       	cpi	r24, 0x03	; 3
    1ace:	91 05       	cpc	r25, r1
    1ad0:	c9 f0       	breq	.+50     	; 0x1b04 <Port_vidTogelDIO+0x84>
    1ad2:	1f c0       	rjmp	.+62     	; 0x1b12 <Port_vidTogelDIO+0x92>
		{
		case DIO_PORTA : PORTA_REG = PORTA_REG ^ 0xff ;break ;
    1ad4:	ab e3       	ldi	r26, 0x3B	; 59
    1ad6:	b0 e0       	ldi	r27, 0x00	; 0
    1ad8:	eb e3       	ldi	r30, 0x3B	; 59
    1ada:	f0 e0       	ldi	r31, 0x00	; 0
    1adc:	80 81       	ld	r24, Z
    1ade:	80 95       	com	r24
    1ae0:	8c 93       	st	X, r24
    1ae2:	17 c0       	rjmp	.+46     	; 0x1b12 <Port_vidTogelDIO+0x92>
		case DIO_PORTB : PORTB_REG = PORTB_REG ^ 0xff ;break ;
    1ae4:	a8 e3       	ldi	r26, 0x38	; 56
    1ae6:	b0 e0       	ldi	r27, 0x00	; 0
    1ae8:	e8 e3       	ldi	r30, 0x38	; 56
    1aea:	f0 e0       	ldi	r31, 0x00	; 0
    1aec:	80 81       	ld	r24, Z
    1aee:	80 95       	com	r24
    1af0:	8c 93       	st	X, r24
    1af2:	0f c0       	rjmp	.+30     	; 0x1b12 <Port_vidTogelDIO+0x92>
		case DIO_PORTC : PORTC_REG = PORTC_REG ^ 0xff ;break ;
    1af4:	a5 e3       	ldi	r26, 0x35	; 53
    1af6:	b0 e0       	ldi	r27, 0x00	; 0
    1af8:	e5 e3       	ldi	r30, 0x35	; 53
    1afa:	f0 e0       	ldi	r31, 0x00	; 0
    1afc:	80 81       	ld	r24, Z
    1afe:	80 95       	com	r24
    1b00:	8c 93       	st	X, r24
    1b02:	07 c0       	rjmp	.+14     	; 0x1b12 <Port_vidTogelDIO+0x92>
		case DIO_PORTD : PORTD_REG = PORTD_REG ^ 0xff ;break ;
    1b04:	a2 e3       	ldi	r26, 0x32	; 50
    1b06:	b0 e0       	ldi	r27, 0x00	; 0
    1b08:	e2 e3       	ldi	r30, 0x32	; 50
    1b0a:	f0 e0       	ldi	r31, 0x00	; 0
    1b0c:	80 81       	ld	r24, Z
    1b0e:	80 95       	com	r24
    1b10:	8c 93       	st	X, r24
		}
	else
	{

	}
}
    1b12:	0f 90       	pop	r0
    1b14:	0f 90       	pop	r0
    1b16:	0f 90       	pop	r0
    1b18:	cf 91       	pop	r28
    1b1a:	df 91       	pop	r29
    1b1c:	08 95       	ret

00001b1e <Stepper_vidIntialize>:
#include "D:\AVR\Gate_Projects\LIB/BIT_MATH.h"
#include "D:\AVR\Gate_Projects\MCAL/DIO_DRIVE/DIO_Interface.h"
#include "Stepper_Header.h"

void Stepper_vidIntialize(const STEPPER * _STEPPER )
{
    1b1e:	df 93       	push	r29
    1b20:	cf 93       	push	r28
    1b22:	00 d0       	rcall	.+0      	; 0x1b24 <Stepper_vidIntialize+0x6>
    1b24:	cd b7       	in	r28, 0x3d	; 61
    1b26:	de b7       	in	r29, 0x3e	; 62
    1b28:	9a 83       	std	Y+2, r25	; 0x02
    1b2a:	89 83       	std	Y+1, r24	; 0x01

}
    1b2c:	0f 90       	pop	r0
    1b2e:	0f 90       	pop	r0
    1b30:	cf 91       	pop	r28
    1b32:	df 91       	pop	r29
    1b34:	08 95       	ret

00001b36 <Stepper_vidFullDrive>:
void Stepper_vidFullDrive (stepper_direction direction)
{
    1b36:	df 93       	push	r29
    1b38:	cf 93       	push	r28
    1b3a:	0f 92       	push	r0
    1b3c:	cd b7       	in	r28, 0x3d	; 61
    1b3e:	de b7       	in	r29, 0x3e	; 62
    1b40:	89 83       	std	Y+1, r24	; 0x01

}
    1b42:	0f 90       	pop	r0
    1b44:	cf 91       	pop	r28
    1b46:	df 91       	pop	r29
    1b48:	08 95       	ret

00001b4a <Stepper_vidHalfDrive>:
void Stepper_vidHalfDrive (stepper_direction direction)
{
    1b4a:	df 93       	push	r29
    1b4c:	cf 93       	push	r28
    1b4e:	0f 92       	push	r0
    1b50:	cd b7       	in	r28, 0x3d	; 61
    1b52:	de b7       	in	r29, 0x3e	; 62
    1b54:	89 83       	std	Y+1, r24	; 0x01

}
    1b56:	0f 90       	pop	r0
    1b58:	cf 91       	pop	r28
    1b5a:	df 91       	pop	r29
    1b5c:	08 95       	ret

00001b5e <Stepper_vidWaveDrive>:
void  Stepper_vidWaveDrive (stepper_direction direction)
{
    1b5e:	df 93       	push	r29
    1b60:	cf 93       	push	r28
    1b62:	0f 92       	push	r0
    1b64:	cd b7       	in	r28, 0x3d	; 61
    1b66:	de b7       	in	r29, 0x3e	; 62
    1b68:	89 83       	std	Y+1, r24	; 0x01

}
    1b6a:	0f 90       	pop	r0
    1b6c:	cf 91       	pop	r28
    1b6e:	df 91       	pop	r29
    1b70:	08 95       	ret

00001b72 <RGB_VidIntialize>:
{.port = RGB1_CONFIG_PORT, .pin_Green = RGB1_CONFIG_GREEN, .pin_Red = RGB1_CONFIG_RED, .pin_Blue = RGB1_CONFIG_BLUE, .comman_Types = RGB_COMMAN_TYPE, .first_State = RGB1_INIT_STATE,},//rgb1
{.port = RGB2_CONFIG_PORT, .pin_Green = RGB2_CONFIG_GREEN, .pin_Red = RGB2_CONFIG_RED, .pin_Blue = RGB2_CONFIG_BLUE, .comman_Types = RGB_COMMAN_TYPE, .first_State = RGB2_INIT_STATE,} //rgb2
		        };

void RGB_VidIntialize(void)
{
    1b72:	df 93       	push	r29
    1b74:	cf 93       	push	r28
    1b76:	00 d0       	rcall	.+0      	; 0x1b78 <RGB_VidIntialize+0x6>
    1b78:	00 d0       	rcall	.+0      	; 0x1b7a <RGB_VidIntialize+0x8>
    1b7a:	0f 92       	push	r0
    1b7c:	cd b7       	in	r28, 0x3d	; 61
    1b7e:	de b7       	in	r29, 0x3e	; 62

	for(u8 r_count =0; r_count<N_RGB ; r_count++)
    1b80:	19 82       	std	Y+1, r1	; 0x01
    1b82:	b0 c2       	rjmp	.+1376   	; 0x20e4 <RGB_VidIntialize+0x572>
	{
		 if(RGBs[r_count].comman_Types == CATHODE)
    1b84:	89 81       	ldd	r24, Y+1	; 0x01
    1b86:	88 2f       	mov	r24, r24
    1b88:	90 e0       	ldi	r25, 0x00	; 0
    1b8a:	88 0f       	add	r24, r24
    1b8c:	99 1f       	adc	r25, r25
    1b8e:	fc 01       	movw	r30, r24
    1b90:	e7 59       	subi	r30, 0x97	; 151
    1b92:	ff 4f       	sbci	r31, 0xFF	; 255
    1b94:	80 81       	ld	r24, Z
    1b96:	82 95       	swap	r24
    1b98:	8f 70       	andi	r24, 0x0F	; 15
    1b9a:	81 70       	andi	r24, 0x01	; 1
    1b9c:	88 23       	and	r24, r24
    1b9e:	09 f0       	breq	.+2      	; 0x1ba2 <RGB_VidIntialize+0x30>
    1ba0:	48 c1       	rjmp	.+656    	; 0x1e32 <RGB_VidIntialize+0x2c0>
		  {
			    switch(RGBs[r_count].first_State)
    1ba2:	89 81       	ldd	r24, Y+1	; 0x01
    1ba4:	88 2f       	mov	r24, r24
    1ba6:	90 e0       	ldi	r25, 0x00	; 0
    1ba8:	88 0f       	add	r24, r24
    1baa:	99 1f       	adc	r25, r25
    1bac:	fc 01       	movw	r30, r24
    1bae:	e7 59       	subi	r30, 0x97	; 151
    1bb0:	ff 4f       	sbci	r31, 0xFF	; 255
    1bb2:	80 81       	ld	r24, Z
    1bb4:	82 95       	swap	r24
    1bb6:	86 95       	lsr	r24
    1bb8:	87 70       	andi	r24, 0x07	; 7
    1bba:	83 70       	andi	r24, 0x03	; 3
    1bbc:	28 2f       	mov	r18, r24
    1bbe:	30 e0       	ldi	r19, 0x00	; 0
    1bc0:	3d 83       	std	Y+5, r19	; 0x05
    1bc2:	2c 83       	std	Y+4, r18	; 0x04
    1bc4:	8c 81       	ldd	r24, Y+4	; 0x04
    1bc6:	9d 81       	ldd	r25, Y+5	; 0x05
    1bc8:	81 30       	cpi	r24, 0x01	; 1
    1bca:	91 05       	cpc	r25, r1
    1bcc:	09 f4       	brne	.+2      	; 0x1bd0 <RGB_VidIntialize+0x5e>
    1bce:	6d c0       	rjmp	.+218    	; 0x1caa <RGB_VidIntialize+0x138>
    1bd0:	2c 81       	ldd	r18, Y+4	; 0x04
    1bd2:	3d 81       	ldd	r19, Y+5	; 0x05
    1bd4:	22 30       	cpi	r18, 0x02	; 2
    1bd6:	31 05       	cpc	r19, r1
    1bd8:	09 f4       	brne	.+2      	; 0x1bdc <RGB_VidIntialize+0x6a>
    1bda:	c9 c0       	rjmp	.+402    	; 0x1d6e <RGB_VidIntialize+0x1fc>
    1bdc:	8c 81       	ldd	r24, Y+4	; 0x04
    1bde:	9d 81       	ldd	r25, Y+5	; 0x05
    1be0:	00 97       	sbiw	r24, 0x00	; 0
    1be2:	09 f0       	breq	.+2      	; 0x1be6 <RGB_VidIntialize+0x74>
    1be4:	7c c2       	rjmp	.+1272   	; 0x20de <RGB_VidIntialize+0x56c>
			    {
			    case RED   :Pin_vidInitializeDIO(RGBs[r_count].port, RGBs[r_count].pin_Red,OUTPUT,HIGH);
    1be6:	89 81       	ldd	r24, Y+1	; 0x01
    1be8:	88 2f       	mov	r24, r24
    1bea:	90 e0       	ldi	r25, 0x00	; 0
    1bec:	88 0f       	add	r24, r24
    1bee:	99 1f       	adc	r25, r25
    1bf0:	fc 01       	movw	r30, r24
    1bf2:	e8 59       	subi	r30, 0x98	; 152
    1bf4:	ff 4f       	sbci	r31, 0xFF	; 255
    1bf6:	80 81       	ld	r24, Z
    1bf8:	87 70       	andi	r24, 0x07	; 7
    1bfa:	28 2f       	mov	r18, r24
    1bfc:	89 81       	ldd	r24, Y+1	; 0x01
    1bfe:	88 2f       	mov	r24, r24
    1c00:	90 e0       	ldi	r25, 0x00	; 0
    1c02:	88 0f       	add	r24, r24
    1c04:	99 1f       	adc	r25, r25
    1c06:	fc 01       	movw	r30, r24
    1c08:	e8 59       	subi	r30, 0x98	; 152
    1c0a:	ff 4f       	sbci	r31, 0xFF	; 255
    1c0c:	80 81       	ld	r24, Z
    1c0e:	98 2f       	mov	r25, r24
    1c10:	92 95       	swap	r25
    1c12:	96 95       	lsr	r25
    1c14:	96 95       	lsr	r25
    1c16:	93 70       	andi	r25, 0x03	; 3
    1c18:	81 81       	ldd	r24, Z+1	; 0x01
    1c1a:	81 70       	andi	r24, 0x01	; 1
    1c1c:	88 0f       	add	r24, r24
    1c1e:	88 0f       	add	r24, r24
    1c20:	89 2b       	or	r24, r25
    1c22:	98 2f       	mov	r25, r24
    1c24:	82 2f       	mov	r24, r18
    1c26:	69 2f       	mov	r22, r25
    1c28:	41 e0       	ldi	r20, 0x01	; 1
    1c2a:	21 e0       	ldi	r18, 0x01	; 1
    1c2c:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
			    			Pin_vidInitializeDIO(RGBs[r_count].port, RGBs[r_count].pin_Green,OUTPUT,LOW);
    1c30:	89 81       	ldd	r24, Y+1	; 0x01
    1c32:	88 2f       	mov	r24, r24
    1c34:	90 e0       	ldi	r25, 0x00	; 0
    1c36:	88 0f       	add	r24, r24
    1c38:	99 1f       	adc	r25, r25
    1c3a:	fc 01       	movw	r30, r24
    1c3c:	e8 59       	subi	r30, 0x98	; 152
    1c3e:	ff 4f       	sbci	r31, 0xFF	; 255
    1c40:	80 81       	ld	r24, Z
    1c42:	87 70       	andi	r24, 0x07	; 7
    1c44:	28 2f       	mov	r18, r24
    1c46:	89 81       	ldd	r24, Y+1	; 0x01
    1c48:	88 2f       	mov	r24, r24
    1c4a:	90 e0       	ldi	r25, 0x00	; 0
    1c4c:	88 0f       	add	r24, r24
    1c4e:	99 1f       	adc	r25, r25
    1c50:	fc 01       	movw	r30, r24
    1c52:	e8 59       	subi	r30, 0x98	; 152
    1c54:	ff 4f       	sbci	r31, 0xFF	; 255
    1c56:	80 81       	ld	r24, Z
    1c58:	86 95       	lsr	r24
    1c5a:	86 95       	lsr	r24
    1c5c:	86 95       	lsr	r24
    1c5e:	87 70       	andi	r24, 0x07	; 7
    1c60:	98 2f       	mov	r25, r24
    1c62:	82 2f       	mov	r24, r18
    1c64:	69 2f       	mov	r22, r25
    1c66:	41 e0       	ldi	r20, 0x01	; 1
    1c68:	20 e0       	ldi	r18, 0x00	; 0
    1c6a:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
			    			Pin_vidInitializeDIO(RGBs[r_count].port, RGBs[r_count].pin_Blue,OUTPUT,LOW);
    1c6e:	89 81       	ldd	r24, Y+1	; 0x01
    1c70:	88 2f       	mov	r24, r24
    1c72:	90 e0       	ldi	r25, 0x00	; 0
    1c74:	88 0f       	add	r24, r24
    1c76:	99 1f       	adc	r25, r25
    1c78:	fc 01       	movw	r30, r24
    1c7a:	e8 59       	subi	r30, 0x98	; 152
    1c7c:	ff 4f       	sbci	r31, 0xFF	; 255
    1c7e:	80 81       	ld	r24, Z
    1c80:	87 70       	andi	r24, 0x07	; 7
    1c82:	28 2f       	mov	r18, r24
    1c84:	89 81       	ldd	r24, Y+1	; 0x01
    1c86:	88 2f       	mov	r24, r24
    1c88:	90 e0       	ldi	r25, 0x00	; 0
    1c8a:	88 0f       	add	r24, r24
    1c8c:	99 1f       	adc	r25, r25
    1c8e:	fc 01       	movw	r30, r24
    1c90:	e7 59       	subi	r30, 0x97	; 151
    1c92:	ff 4f       	sbci	r31, 0xFF	; 255
    1c94:	80 81       	ld	r24, Z
    1c96:	86 95       	lsr	r24
    1c98:	87 70       	andi	r24, 0x07	; 7
    1c9a:	98 2f       	mov	r25, r24
    1c9c:	82 2f       	mov	r24, r18
    1c9e:	69 2f       	mov	r22, r25
    1ca0:	41 e0       	ldi	r20, 0x01	; 1
    1ca2:	20 e0       	ldi	r18, 0x00	; 0
    1ca4:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
    1ca8:	1a c2       	rjmp	.+1076   	; 0x20de <RGB_VidIntialize+0x56c>
			                break ;
			    case GREEN :Pin_vidInitializeDIO(RGBs[r_count].port, RGBs[r_count].pin_Red,OUTPUT,LOW);
    1caa:	89 81       	ldd	r24, Y+1	; 0x01
    1cac:	88 2f       	mov	r24, r24
    1cae:	90 e0       	ldi	r25, 0x00	; 0
    1cb0:	88 0f       	add	r24, r24
    1cb2:	99 1f       	adc	r25, r25
    1cb4:	fc 01       	movw	r30, r24
    1cb6:	e8 59       	subi	r30, 0x98	; 152
    1cb8:	ff 4f       	sbci	r31, 0xFF	; 255
    1cba:	80 81       	ld	r24, Z
    1cbc:	87 70       	andi	r24, 0x07	; 7
    1cbe:	28 2f       	mov	r18, r24
    1cc0:	89 81       	ldd	r24, Y+1	; 0x01
    1cc2:	88 2f       	mov	r24, r24
    1cc4:	90 e0       	ldi	r25, 0x00	; 0
    1cc6:	88 0f       	add	r24, r24
    1cc8:	99 1f       	adc	r25, r25
    1cca:	fc 01       	movw	r30, r24
    1ccc:	e8 59       	subi	r30, 0x98	; 152
    1cce:	ff 4f       	sbci	r31, 0xFF	; 255
    1cd0:	80 81       	ld	r24, Z
    1cd2:	98 2f       	mov	r25, r24
    1cd4:	92 95       	swap	r25
    1cd6:	96 95       	lsr	r25
    1cd8:	96 95       	lsr	r25
    1cda:	93 70       	andi	r25, 0x03	; 3
    1cdc:	81 81       	ldd	r24, Z+1	; 0x01
    1cde:	81 70       	andi	r24, 0x01	; 1
    1ce0:	88 0f       	add	r24, r24
    1ce2:	88 0f       	add	r24, r24
    1ce4:	89 2b       	or	r24, r25
    1ce6:	98 2f       	mov	r25, r24
    1ce8:	82 2f       	mov	r24, r18
    1cea:	69 2f       	mov	r22, r25
    1cec:	41 e0       	ldi	r20, 0x01	; 1
    1cee:	20 e0       	ldi	r18, 0x00	; 0
    1cf0:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
			    			Pin_vidInitializeDIO(RGBs[r_count].port, RGBs[r_count].pin_Green,OUTPUT,HIGH);
    1cf4:	89 81       	ldd	r24, Y+1	; 0x01
    1cf6:	88 2f       	mov	r24, r24
    1cf8:	90 e0       	ldi	r25, 0x00	; 0
    1cfa:	88 0f       	add	r24, r24
    1cfc:	99 1f       	adc	r25, r25
    1cfe:	fc 01       	movw	r30, r24
    1d00:	e8 59       	subi	r30, 0x98	; 152
    1d02:	ff 4f       	sbci	r31, 0xFF	; 255
    1d04:	80 81       	ld	r24, Z
    1d06:	87 70       	andi	r24, 0x07	; 7
    1d08:	28 2f       	mov	r18, r24
    1d0a:	89 81       	ldd	r24, Y+1	; 0x01
    1d0c:	88 2f       	mov	r24, r24
    1d0e:	90 e0       	ldi	r25, 0x00	; 0
    1d10:	88 0f       	add	r24, r24
    1d12:	99 1f       	adc	r25, r25
    1d14:	fc 01       	movw	r30, r24
    1d16:	e8 59       	subi	r30, 0x98	; 152
    1d18:	ff 4f       	sbci	r31, 0xFF	; 255
    1d1a:	80 81       	ld	r24, Z
    1d1c:	86 95       	lsr	r24
    1d1e:	86 95       	lsr	r24
    1d20:	86 95       	lsr	r24
    1d22:	87 70       	andi	r24, 0x07	; 7
    1d24:	98 2f       	mov	r25, r24
    1d26:	82 2f       	mov	r24, r18
    1d28:	69 2f       	mov	r22, r25
    1d2a:	41 e0       	ldi	r20, 0x01	; 1
    1d2c:	21 e0       	ldi	r18, 0x01	; 1
    1d2e:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
			    			Pin_vidInitializeDIO(RGBs[r_count].port, RGBs[r_count].pin_Blue,OUTPUT,LOW);
    1d32:	89 81       	ldd	r24, Y+1	; 0x01
    1d34:	88 2f       	mov	r24, r24
    1d36:	90 e0       	ldi	r25, 0x00	; 0
    1d38:	88 0f       	add	r24, r24
    1d3a:	99 1f       	adc	r25, r25
    1d3c:	fc 01       	movw	r30, r24
    1d3e:	e8 59       	subi	r30, 0x98	; 152
    1d40:	ff 4f       	sbci	r31, 0xFF	; 255
    1d42:	80 81       	ld	r24, Z
    1d44:	87 70       	andi	r24, 0x07	; 7
    1d46:	28 2f       	mov	r18, r24
    1d48:	89 81       	ldd	r24, Y+1	; 0x01
    1d4a:	88 2f       	mov	r24, r24
    1d4c:	90 e0       	ldi	r25, 0x00	; 0
    1d4e:	88 0f       	add	r24, r24
    1d50:	99 1f       	adc	r25, r25
    1d52:	fc 01       	movw	r30, r24
    1d54:	e7 59       	subi	r30, 0x97	; 151
    1d56:	ff 4f       	sbci	r31, 0xFF	; 255
    1d58:	80 81       	ld	r24, Z
    1d5a:	86 95       	lsr	r24
    1d5c:	87 70       	andi	r24, 0x07	; 7
    1d5e:	98 2f       	mov	r25, r24
    1d60:	82 2f       	mov	r24, r18
    1d62:	69 2f       	mov	r22, r25
    1d64:	41 e0       	ldi	r20, 0x01	; 1
    1d66:	20 e0       	ldi	r18, 0x00	; 0
    1d68:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
    1d6c:	b8 c1       	rjmp	.+880    	; 0x20de <RGB_VidIntialize+0x56c>
			                break ;
			    case BLUE : Pin_vidInitializeDIO(RGBs[r_count].port, RGBs[r_count].pin_Red,OUTPUT,LOW);
    1d6e:	89 81       	ldd	r24, Y+1	; 0x01
    1d70:	88 2f       	mov	r24, r24
    1d72:	90 e0       	ldi	r25, 0x00	; 0
    1d74:	88 0f       	add	r24, r24
    1d76:	99 1f       	adc	r25, r25
    1d78:	fc 01       	movw	r30, r24
    1d7a:	e8 59       	subi	r30, 0x98	; 152
    1d7c:	ff 4f       	sbci	r31, 0xFF	; 255
    1d7e:	80 81       	ld	r24, Z
    1d80:	87 70       	andi	r24, 0x07	; 7
    1d82:	28 2f       	mov	r18, r24
    1d84:	89 81       	ldd	r24, Y+1	; 0x01
    1d86:	88 2f       	mov	r24, r24
    1d88:	90 e0       	ldi	r25, 0x00	; 0
    1d8a:	88 0f       	add	r24, r24
    1d8c:	99 1f       	adc	r25, r25
    1d8e:	fc 01       	movw	r30, r24
    1d90:	e8 59       	subi	r30, 0x98	; 152
    1d92:	ff 4f       	sbci	r31, 0xFF	; 255
    1d94:	80 81       	ld	r24, Z
    1d96:	98 2f       	mov	r25, r24
    1d98:	92 95       	swap	r25
    1d9a:	96 95       	lsr	r25
    1d9c:	96 95       	lsr	r25
    1d9e:	93 70       	andi	r25, 0x03	; 3
    1da0:	81 81       	ldd	r24, Z+1	; 0x01
    1da2:	81 70       	andi	r24, 0x01	; 1
    1da4:	88 0f       	add	r24, r24
    1da6:	88 0f       	add	r24, r24
    1da8:	89 2b       	or	r24, r25
    1daa:	98 2f       	mov	r25, r24
    1dac:	82 2f       	mov	r24, r18
    1dae:	69 2f       	mov	r22, r25
    1db0:	41 e0       	ldi	r20, 0x01	; 1
    1db2:	20 e0       	ldi	r18, 0x00	; 0
    1db4:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
			    			Pin_vidInitializeDIO(RGBs[r_count].port, RGBs[r_count].pin_Green,OUTPUT,LOW);
    1db8:	89 81       	ldd	r24, Y+1	; 0x01
    1dba:	88 2f       	mov	r24, r24
    1dbc:	90 e0       	ldi	r25, 0x00	; 0
    1dbe:	88 0f       	add	r24, r24
    1dc0:	99 1f       	adc	r25, r25
    1dc2:	fc 01       	movw	r30, r24
    1dc4:	e8 59       	subi	r30, 0x98	; 152
    1dc6:	ff 4f       	sbci	r31, 0xFF	; 255
    1dc8:	80 81       	ld	r24, Z
    1dca:	87 70       	andi	r24, 0x07	; 7
    1dcc:	28 2f       	mov	r18, r24
    1dce:	89 81       	ldd	r24, Y+1	; 0x01
    1dd0:	88 2f       	mov	r24, r24
    1dd2:	90 e0       	ldi	r25, 0x00	; 0
    1dd4:	88 0f       	add	r24, r24
    1dd6:	99 1f       	adc	r25, r25
    1dd8:	fc 01       	movw	r30, r24
    1dda:	e8 59       	subi	r30, 0x98	; 152
    1ddc:	ff 4f       	sbci	r31, 0xFF	; 255
    1dde:	80 81       	ld	r24, Z
    1de0:	86 95       	lsr	r24
    1de2:	86 95       	lsr	r24
    1de4:	86 95       	lsr	r24
    1de6:	87 70       	andi	r24, 0x07	; 7
    1de8:	98 2f       	mov	r25, r24
    1dea:	82 2f       	mov	r24, r18
    1dec:	69 2f       	mov	r22, r25
    1dee:	41 e0       	ldi	r20, 0x01	; 1
    1df0:	20 e0       	ldi	r18, 0x00	; 0
    1df2:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
			    			Pin_vidInitializeDIO(RGBs[r_count].port, RGBs[r_count].pin_Blue,OUTPUT,HIGH);
    1df6:	89 81       	ldd	r24, Y+1	; 0x01
    1df8:	88 2f       	mov	r24, r24
    1dfa:	90 e0       	ldi	r25, 0x00	; 0
    1dfc:	88 0f       	add	r24, r24
    1dfe:	99 1f       	adc	r25, r25
    1e00:	fc 01       	movw	r30, r24
    1e02:	e8 59       	subi	r30, 0x98	; 152
    1e04:	ff 4f       	sbci	r31, 0xFF	; 255
    1e06:	80 81       	ld	r24, Z
    1e08:	87 70       	andi	r24, 0x07	; 7
    1e0a:	28 2f       	mov	r18, r24
    1e0c:	89 81       	ldd	r24, Y+1	; 0x01
    1e0e:	88 2f       	mov	r24, r24
    1e10:	90 e0       	ldi	r25, 0x00	; 0
    1e12:	88 0f       	add	r24, r24
    1e14:	99 1f       	adc	r25, r25
    1e16:	fc 01       	movw	r30, r24
    1e18:	e7 59       	subi	r30, 0x97	; 151
    1e1a:	ff 4f       	sbci	r31, 0xFF	; 255
    1e1c:	80 81       	ld	r24, Z
    1e1e:	86 95       	lsr	r24
    1e20:	87 70       	andi	r24, 0x07	; 7
    1e22:	98 2f       	mov	r25, r24
    1e24:	82 2f       	mov	r24, r18
    1e26:	69 2f       	mov	r22, r25
    1e28:	41 e0       	ldi	r20, 0x01	; 1
    1e2a:	21 e0       	ldi	r18, 0x01	; 1
    1e2c:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
    1e30:	56 c1       	rjmp	.+684    	; 0x20de <RGB_VidIntialize+0x56c>
			                break ;
			    }
		  }else if (RGBs[r_count].comman_Types == ANODE)
    1e32:	89 81       	ldd	r24, Y+1	; 0x01
    1e34:	88 2f       	mov	r24, r24
    1e36:	90 e0       	ldi	r25, 0x00	; 0
    1e38:	88 0f       	add	r24, r24
    1e3a:	99 1f       	adc	r25, r25
    1e3c:	fc 01       	movw	r30, r24
    1e3e:	e7 59       	subi	r30, 0x97	; 151
    1e40:	ff 4f       	sbci	r31, 0xFF	; 255
    1e42:	80 81       	ld	r24, Z
    1e44:	82 95       	swap	r24
    1e46:	8f 70       	andi	r24, 0x0F	; 15
    1e48:	81 70       	andi	r24, 0x01	; 1
    1e4a:	81 30       	cpi	r24, 0x01	; 1
    1e4c:	09 f0       	breq	.+2      	; 0x1e50 <RGB_VidIntialize+0x2de>
    1e4e:	47 c1       	rjmp	.+654    	; 0x20de <RGB_VidIntialize+0x56c>
		  {
			    switch(RGBs[r_count].first_State)
    1e50:	89 81       	ldd	r24, Y+1	; 0x01
    1e52:	88 2f       	mov	r24, r24
    1e54:	90 e0       	ldi	r25, 0x00	; 0
    1e56:	88 0f       	add	r24, r24
    1e58:	99 1f       	adc	r25, r25
    1e5a:	fc 01       	movw	r30, r24
    1e5c:	e7 59       	subi	r30, 0x97	; 151
    1e5e:	ff 4f       	sbci	r31, 0xFF	; 255
    1e60:	80 81       	ld	r24, Z
    1e62:	82 95       	swap	r24
    1e64:	86 95       	lsr	r24
    1e66:	87 70       	andi	r24, 0x07	; 7
    1e68:	83 70       	andi	r24, 0x03	; 3
    1e6a:	28 2f       	mov	r18, r24
    1e6c:	30 e0       	ldi	r19, 0x00	; 0
    1e6e:	3b 83       	std	Y+3, r19	; 0x03
    1e70:	2a 83       	std	Y+2, r18	; 0x02
    1e72:	8a 81       	ldd	r24, Y+2	; 0x02
    1e74:	9b 81       	ldd	r25, Y+3	; 0x03
    1e76:	81 30       	cpi	r24, 0x01	; 1
    1e78:	91 05       	cpc	r25, r1
    1e7a:	09 f4       	brne	.+2      	; 0x1e7e <RGB_VidIntialize+0x30c>
    1e7c:	6d c0       	rjmp	.+218    	; 0x1f58 <RGB_VidIntialize+0x3e6>
    1e7e:	2a 81       	ldd	r18, Y+2	; 0x02
    1e80:	3b 81       	ldd	r19, Y+3	; 0x03
    1e82:	22 30       	cpi	r18, 0x02	; 2
    1e84:	31 05       	cpc	r19, r1
    1e86:	09 f4       	brne	.+2      	; 0x1e8a <RGB_VidIntialize+0x318>
    1e88:	c9 c0       	rjmp	.+402    	; 0x201c <RGB_VidIntialize+0x4aa>
    1e8a:	8a 81       	ldd	r24, Y+2	; 0x02
    1e8c:	9b 81       	ldd	r25, Y+3	; 0x03
    1e8e:	00 97       	sbiw	r24, 0x00	; 0
    1e90:	09 f0       	breq	.+2      	; 0x1e94 <RGB_VidIntialize+0x322>
    1e92:	25 c1       	rjmp	.+586    	; 0x20de <RGB_VidIntialize+0x56c>
			    {
			    case RED   :Pin_vidInitializeDIO(RGBs[r_count].port, RGBs[r_count].pin_Red,OUTPUT,LOW);
    1e94:	89 81       	ldd	r24, Y+1	; 0x01
    1e96:	88 2f       	mov	r24, r24
    1e98:	90 e0       	ldi	r25, 0x00	; 0
    1e9a:	88 0f       	add	r24, r24
    1e9c:	99 1f       	adc	r25, r25
    1e9e:	fc 01       	movw	r30, r24
    1ea0:	e8 59       	subi	r30, 0x98	; 152
    1ea2:	ff 4f       	sbci	r31, 0xFF	; 255
    1ea4:	80 81       	ld	r24, Z
    1ea6:	87 70       	andi	r24, 0x07	; 7
    1ea8:	28 2f       	mov	r18, r24
    1eaa:	89 81       	ldd	r24, Y+1	; 0x01
    1eac:	88 2f       	mov	r24, r24
    1eae:	90 e0       	ldi	r25, 0x00	; 0
    1eb0:	88 0f       	add	r24, r24
    1eb2:	99 1f       	adc	r25, r25
    1eb4:	fc 01       	movw	r30, r24
    1eb6:	e8 59       	subi	r30, 0x98	; 152
    1eb8:	ff 4f       	sbci	r31, 0xFF	; 255
    1eba:	80 81       	ld	r24, Z
    1ebc:	98 2f       	mov	r25, r24
    1ebe:	92 95       	swap	r25
    1ec0:	96 95       	lsr	r25
    1ec2:	96 95       	lsr	r25
    1ec4:	93 70       	andi	r25, 0x03	; 3
    1ec6:	81 81       	ldd	r24, Z+1	; 0x01
    1ec8:	81 70       	andi	r24, 0x01	; 1
    1eca:	88 0f       	add	r24, r24
    1ecc:	88 0f       	add	r24, r24
    1ece:	89 2b       	or	r24, r25
    1ed0:	98 2f       	mov	r25, r24
    1ed2:	82 2f       	mov	r24, r18
    1ed4:	69 2f       	mov	r22, r25
    1ed6:	41 e0       	ldi	r20, 0x01	; 1
    1ed8:	20 e0       	ldi	r18, 0x00	; 0
    1eda:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
			    			Pin_vidInitializeDIO(RGBs[r_count].port, RGBs[r_count].pin_Green,OUTPUT,HIGH);
    1ede:	89 81       	ldd	r24, Y+1	; 0x01
    1ee0:	88 2f       	mov	r24, r24
    1ee2:	90 e0       	ldi	r25, 0x00	; 0
    1ee4:	88 0f       	add	r24, r24
    1ee6:	99 1f       	adc	r25, r25
    1ee8:	fc 01       	movw	r30, r24
    1eea:	e8 59       	subi	r30, 0x98	; 152
    1eec:	ff 4f       	sbci	r31, 0xFF	; 255
    1eee:	80 81       	ld	r24, Z
    1ef0:	87 70       	andi	r24, 0x07	; 7
    1ef2:	28 2f       	mov	r18, r24
    1ef4:	89 81       	ldd	r24, Y+1	; 0x01
    1ef6:	88 2f       	mov	r24, r24
    1ef8:	90 e0       	ldi	r25, 0x00	; 0
    1efa:	88 0f       	add	r24, r24
    1efc:	99 1f       	adc	r25, r25
    1efe:	fc 01       	movw	r30, r24
    1f00:	e8 59       	subi	r30, 0x98	; 152
    1f02:	ff 4f       	sbci	r31, 0xFF	; 255
    1f04:	80 81       	ld	r24, Z
    1f06:	86 95       	lsr	r24
    1f08:	86 95       	lsr	r24
    1f0a:	86 95       	lsr	r24
    1f0c:	87 70       	andi	r24, 0x07	; 7
    1f0e:	98 2f       	mov	r25, r24
    1f10:	82 2f       	mov	r24, r18
    1f12:	69 2f       	mov	r22, r25
    1f14:	41 e0       	ldi	r20, 0x01	; 1
    1f16:	21 e0       	ldi	r18, 0x01	; 1
    1f18:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
			    			Pin_vidInitializeDIO(RGBs[r_count].port, RGBs[r_count].pin_Blue,OUTPUT,HIGH);
    1f1c:	89 81       	ldd	r24, Y+1	; 0x01
    1f1e:	88 2f       	mov	r24, r24
    1f20:	90 e0       	ldi	r25, 0x00	; 0
    1f22:	88 0f       	add	r24, r24
    1f24:	99 1f       	adc	r25, r25
    1f26:	fc 01       	movw	r30, r24
    1f28:	e8 59       	subi	r30, 0x98	; 152
    1f2a:	ff 4f       	sbci	r31, 0xFF	; 255
    1f2c:	80 81       	ld	r24, Z
    1f2e:	87 70       	andi	r24, 0x07	; 7
    1f30:	28 2f       	mov	r18, r24
    1f32:	89 81       	ldd	r24, Y+1	; 0x01
    1f34:	88 2f       	mov	r24, r24
    1f36:	90 e0       	ldi	r25, 0x00	; 0
    1f38:	88 0f       	add	r24, r24
    1f3a:	99 1f       	adc	r25, r25
    1f3c:	fc 01       	movw	r30, r24
    1f3e:	e7 59       	subi	r30, 0x97	; 151
    1f40:	ff 4f       	sbci	r31, 0xFF	; 255
    1f42:	80 81       	ld	r24, Z
    1f44:	86 95       	lsr	r24
    1f46:	87 70       	andi	r24, 0x07	; 7
    1f48:	98 2f       	mov	r25, r24
    1f4a:	82 2f       	mov	r24, r18
    1f4c:	69 2f       	mov	r22, r25
    1f4e:	41 e0       	ldi	r20, 0x01	; 1
    1f50:	21 e0       	ldi	r18, 0x01	; 1
    1f52:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
    1f56:	c3 c0       	rjmp	.+390    	; 0x20de <RGB_VidIntialize+0x56c>
			                break ;
			    case GREEN :Pin_vidInitializeDIO(RGBs[r_count].port, RGBs[r_count].pin_Red,OUTPUT,HIGH);
    1f58:	89 81       	ldd	r24, Y+1	; 0x01
    1f5a:	88 2f       	mov	r24, r24
    1f5c:	90 e0       	ldi	r25, 0x00	; 0
    1f5e:	88 0f       	add	r24, r24
    1f60:	99 1f       	adc	r25, r25
    1f62:	fc 01       	movw	r30, r24
    1f64:	e8 59       	subi	r30, 0x98	; 152
    1f66:	ff 4f       	sbci	r31, 0xFF	; 255
    1f68:	80 81       	ld	r24, Z
    1f6a:	87 70       	andi	r24, 0x07	; 7
    1f6c:	28 2f       	mov	r18, r24
    1f6e:	89 81       	ldd	r24, Y+1	; 0x01
    1f70:	88 2f       	mov	r24, r24
    1f72:	90 e0       	ldi	r25, 0x00	; 0
    1f74:	88 0f       	add	r24, r24
    1f76:	99 1f       	adc	r25, r25
    1f78:	fc 01       	movw	r30, r24
    1f7a:	e8 59       	subi	r30, 0x98	; 152
    1f7c:	ff 4f       	sbci	r31, 0xFF	; 255
    1f7e:	80 81       	ld	r24, Z
    1f80:	98 2f       	mov	r25, r24
    1f82:	92 95       	swap	r25
    1f84:	96 95       	lsr	r25
    1f86:	96 95       	lsr	r25
    1f88:	93 70       	andi	r25, 0x03	; 3
    1f8a:	81 81       	ldd	r24, Z+1	; 0x01
    1f8c:	81 70       	andi	r24, 0x01	; 1
    1f8e:	88 0f       	add	r24, r24
    1f90:	88 0f       	add	r24, r24
    1f92:	89 2b       	or	r24, r25
    1f94:	98 2f       	mov	r25, r24
    1f96:	82 2f       	mov	r24, r18
    1f98:	69 2f       	mov	r22, r25
    1f9a:	41 e0       	ldi	r20, 0x01	; 1
    1f9c:	21 e0       	ldi	r18, 0x01	; 1
    1f9e:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
			    			Pin_vidInitializeDIO(RGBs[r_count].port, RGBs[r_count].pin_Green,OUTPUT,LOW);
    1fa2:	89 81       	ldd	r24, Y+1	; 0x01
    1fa4:	88 2f       	mov	r24, r24
    1fa6:	90 e0       	ldi	r25, 0x00	; 0
    1fa8:	88 0f       	add	r24, r24
    1faa:	99 1f       	adc	r25, r25
    1fac:	fc 01       	movw	r30, r24
    1fae:	e8 59       	subi	r30, 0x98	; 152
    1fb0:	ff 4f       	sbci	r31, 0xFF	; 255
    1fb2:	80 81       	ld	r24, Z
    1fb4:	87 70       	andi	r24, 0x07	; 7
    1fb6:	28 2f       	mov	r18, r24
    1fb8:	89 81       	ldd	r24, Y+1	; 0x01
    1fba:	88 2f       	mov	r24, r24
    1fbc:	90 e0       	ldi	r25, 0x00	; 0
    1fbe:	88 0f       	add	r24, r24
    1fc0:	99 1f       	adc	r25, r25
    1fc2:	fc 01       	movw	r30, r24
    1fc4:	e8 59       	subi	r30, 0x98	; 152
    1fc6:	ff 4f       	sbci	r31, 0xFF	; 255
    1fc8:	80 81       	ld	r24, Z
    1fca:	86 95       	lsr	r24
    1fcc:	86 95       	lsr	r24
    1fce:	86 95       	lsr	r24
    1fd0:	87 70       	andi	r24, 0x07	; 7
    1fd2:	98 2f       	mov	r25, r24
    1fd4:	82 2f       	mov	r24, r18
    1fd6:	69 2f       	mov	r22, r25
    1fd8:	41 e0       	ldi	r20, 0x01	; 1
    1fda:	20 e0       	ldi	r18, 0x00	; 0
    1fdc:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
			    			Pin_vidInitializeDIO(RGBs[r_count].port, RGBs[r_count].pin_Blue,OUTPUT,HIGH);
    1fe0:	89 81       	ldd	r24, Y+1	; 0x01
    1fe2:	88 2f       	mov	r24, r24
    1fe4:	90 e0       	ldi	r25, 0x00	; 0
    1fe6:	88 0f       	add	r24, r24
    1fe8:	99 1f       	adc	r25, r25
    1fea:	fc 01       	movw	r30, r24
    1fec:	e8 59       	subi	r30, 0x98	; 152
    1fee:	ff 4f       	sbci	r31, 0xFF	; 255
    1ff0:	80 81       	ld	r24, Z
    1ff2:	87 70       	andi	r24, 0x07	; 7
    1ff4:	28 2f       	mov	r18, r24
    1ff6:	89 81       	ldd	r24, Y+1	; 0x01
    1ff8:	88 2f       	mov	r24, r24
    1ffa:	90 e0       	ldi	r25, 0x00	; 0
    1ffc:	88 0f       	add	r24, r24
    1ffe:	99 1f       	adc	r25, r25
    2000:	fc 01       	movw	r30, r24
    2002:	e7 59       	subi	r30, 0x97	; 151
    2004:	ff 4f       	sbci	r31, 0xFF	; 255
    2006:	80 81       	ld	r24, Z
    2008:	86 95       	lsr	r24
    200a:	87 70       	andi	r24, 0x07	; 7
    200c:	98 2f       	mov	r25, r24
    200e:	82 2f       	mov	r24, r18
    2010:	69 2f       	mov	r22, r25
    2012:	41 e0       	ldi	r20, 0x01	; 1
    2014:	21 e0       	ldi	r18, 0x01	; 1
    2016:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
    201a:	61 c0       	rjmp	.+194    	; 0x20de <RGB_VidIntialize+0x56c>
			                break ;
			    case BLUE : Pin_vidInitializeDIO(RGBs[r_count].port, RGBs[r_count].pin_Red,OUTPUT,HIGH);
    201c:	89 81       	ldd	r24, Y+1	; 0x01
    201e:	88 2f       	mov	r24, r24
    2020:	90 e0       	ldi	r25, 0x00	; 0
    2022:	88 0f       	add	r24, r24
    2024:	99 1f       	adc	r25, r25
    2026:	fc 01       	movw	r30, r24
    2028:	e8 59       	subi	r30, 0x98	; 152
    202a:	ff 4f       	sbci	r31, 0xFF	; 255
    202c:	80 81       	ld	r24, Z
    202e:	87 70       	andi	r24, 0x07	; 7
    2030:	28 2f       	mov	r18, r24
    2032:	89 81       	ldd	r24, Y+1	; 0x01
    2034:	88 2f       	mov	r24, r24
    2036:	90 e0       	ldi	r25, 0x00	; 0
    2038:	88 0f       	add	r24, r24
    203a:	99 1f       	adc	r25, r25
    203c:	fc 01       	movw	r30, r24
    203e:	e8 59       	subi	r30, 0x98	; 152
    2040:	ff 4f       	sbci	r31, 0xFF	; 255
    2042:	80 81       	ld	r24, Z
    2044:	98 2f       	mov	r25, r24
    2046:	92 95       	swap	r25
    2048:	96 95       	lsr	r25
    204a:	96 95       	lsr	r25
    204c:	93 70       	andi	r25, 0x03	; 3
    204e:	81 81       	ldd	r24, Z+1	; 0x01
    2050:	81 70       	andi	r24, 0x01	; 1
    2052:	88 0f       	add	r24, r24
    2054:	88 0f       	add	r24, r24
    2056:	89 2b       	or	r24, r25
    2058:	98 2f       	mov	r25, r24
    205a:	82 2f       	mov	r24, r18
    205c:	69 2f       	mov	r22, r25
    205e:	41 e0       	ldi	r20, 0x01	; 1
    2060:	21 e0       	ldi	r18, 0x01	; 1
    2062:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
			    			Pin_vidInitializeDIO(RGBs[r_count].port, RGBs[r_count].pin_Green,OUTPUT,HIGH);
    2066:	89 81       	ldd	r24, Y+1	; 0x01
    2068:	88 2f       	mov	r24, r24
    206a:	90 e0       	ldi	r25, 0x00	; 0
    206c:	88 0f       	add	r24, r24
    206e:	99 1f       	adc	r25, r25
    2070:	fc 01       	movw	r30, r24
    2072:	e8 59       	subi	r30, 0x98	; 152
    2074:	ff 4f       	sbci	r31, 0xFF	; 255
    2076:	80 81       	ld	r24, Z
    2078:	87 70       	andi	r24, 0x07	; 7
    207a:	28 2f       	mov	r18, r24
    207c:	89 81       	ldd	r24, Y+1	; 0x01
    207e:	88 2f       	mov	r24, r24
    2080:	90 e0       	ldi	r25, 0x00	; 0
    2082:	88 0f       	add	r24, r24
    2084:	99 1f       	adc	r25, r25
    2086:	fc 01       	movw	r30, r24
    2088:	e8 59       	subi	r30, 0x98	; 152
    208a:	ff 4f       	sbci	r31, 0xFF	; 255
    208c:	80 81       	ld	r24, Z
    208e:	86 95       	lsr	r24
    2090:	86 95       	lsr	r24
    2092:	86 95       	lsr	r24
    2094:	87 70       	andi	r24, 0x07	; 7
    2096:	98 2f       	mov	r25, r24
    2098:	82 2f       	mov	r24, r18
    209a:	69 2f       	mov	r22, r25
    209c:	41 e0       	ldi	r20, 0x01	; 1
    209e:	21 e0       	ldi	r18, 0x01	; 1
    20a0:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
			    			Pin_vidInitializeDIO(RGBs[r_count].port, RGBs[r_count].pin_Blue,OUTPUT,LOW);
    20a4:	89 81       	ldd	r24, Y+1	; 0x01
    20a6:	88 2f       	mov	r24, r24
    20a8:	90 e0       	ldi	r25, 0x00	; 0
    20aa:	88 0f       	add	r24, r24
    20ac:	99 1f       	adc	r25, r25
    20ae:	fc 01       	movw	r30, r24
    20b0:	e8 59       	subi	r30, 0x98	; 152
    20b2:	ff 4f       	sbci	r31, 0xFF	; 255
    20b4:	80 81       	ld	r24, Z
    20b6:	87 70       	andi	r24, 0x07	; 7
    20b8:	28 2f       	mov	r18, r24
    20ba:	89 81       	ldd	r24, Y+1	; 0x01
    20bc:	88 2f       	mov	r24, r24
    20be:	90 e0       	ldi	r25, 0x00	; 0
    20c0:	88 0f       	add	r24, r24
    20c2:	99 1f       	adc	r25, r25
    20c4:	fc 01       	movw	r30, r24
    20c6:	e7 59       	subi	r30, 0x97	; 151
    20c8:	ff 4f       	sbci	r31, 0xFF	; 255
    20ca:	80 81       	ld	r24, Z
    20cc:	86 95       	lsr	r24
    20ce:	87 70       	andi	r24, 0x07	; 7
    20d0:	98 2f       	mov	r25, r24
    20d2:	82 2f       	mov	r24, r18
    20d4:	69 2f       	mov	r22, r25
    20d6:	41 e0       	ldi	r20, 0x01	; 1
    20d8:	20 e0       	ldi	r18, 0x00	; 0
    20da:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
		        };

void RGB_VidIntialize(void)
{

	for(u8 r_count =0; r_count<N_RGB ; r_count++)
    20de:	89 81       	ldd	r24, Y+1	; 0x01
    20e0:	8f 5f       	subi	r24, 0xFF	; 255
    20e2:	89 83       	std	Y+1, r24	; 0x01
    20e4:	89 81       	ldd	r24, Y+1	; 0x01
    20e6:	82 30       	cpi	r24, 0x02	; 2
    20e8:	08 f4       	brcc	.+2      	; 0x20ec <RGB_VidIntialize+0x57a>
    20ea:	4c cd       	rjmp	.-1384   	; 0x1b84 <RGB_VidIntialize+0x12>
			    }
		  }

	}

}
    20ec:	0f 90       	pop	r0
    20ee:	0f 90       	pop	r0
    20f0:	0f 90       	pop	r0
    20f2:	0f 90       	pop	r0
    20f4:	0f 90       	pop	r0
    20f6:	cf 91       	pop	r28
    20f8:	df 91       	pop	r29
    20fa:	08 95       	ret

000020fc <RGB1_VidSetBLUE>:


void RGB1_VidSetBLUE()
{
    20fc:	df 93       	push	r29
    20fe:	cf 93       	push	r28
    2100:	cd b7       	in	r28, 0x3d	; 61
    2102:	de b7       	in	r29, 0x3e	; 62
	if(RGBs[RGB1].comman_Types == CATHODE)
    2104:	80 91 69 00 	lds	r24, 0x0069
    2108:	80 71       	andi	r24, 0x10	; 16
    210a:	88 23       	and	r24, r24
    210c:	b1 f5       	brne	.+108    	; 0x217a <RGB1_VidSetBLUE+0x7e>
	{

	    Pin_vidSetValDIO(RGBs[RGB1].port, RGBs[RGB1].pin_Red, LOW);
    210e:	80 91 68 00 	lds	r24, 0x0068
    2112:	87 70       	andi	r24, 0x07	; 7
    2114:	28 2f       	mov	r18, r24
    2116:	80 91 68 00 	lds	r24, 0x0068
    211a:	98 2f       	mov	r25, r24
    211c:	92 95       	swap	r25
    211e:	96 95       	lsr	r25
    2120:	96 95       	lsr	r25
    2122:	93 70       	andi	r25, 0x03	; 3
    2124:	80 91 69 00 	lds	r24, 0x0069
    2128:	81 70       	andi	r24, 0x01	; 1
    212a:	88 0f       	add	r24, r24
    212c:	88 0f       	add	r24, r24
    212e:	89 2b       	or	r24, r25
    2130:	98 2f       	mov	r25, r24
    2132:	82 2f       	mov	r24, r18
    2134:	69 2f       	mov	r22, r25
    2136:	40 e0       	ldi	r20, 0x00	; 0
    2138:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	    Pin_vidSetValDIO(RGBs[RGB1].port, RGBs[RGB1].pin_Green,LOW);
    213c:	80 91 68 00 	lds	r24, 0x0068
    2140:	87 70       	andi	r24, 0x07	; 7
    2142:	28 2f       	mov	r18, r24
    2144:	80 91 68 00 	lds	r24, 0x0068
    2148:	86 95       	lsr	r24
    214a:	86 95       	lsr	r24
    214c:	86 95       	lsr	r24
    214e:	87 70       	andi	r24, 0x07	; 7
    2150:	98 2f       	mov	r25, r24
    2152:	82 2f       	mov	r24, r18
    2154:	69 2f       	mov	r22, r25
    2156:	40 e0       	ldi	r20, 0x00	; 0
    2158:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	    Pin_vidSetValDIO(RGBs[RGB1].port, RGBs[RGB1].pin_Blue, HIGH);
    215c:	80 91 68 00 	lds	r24, 0x0068
    2160:	87 70       	andi	r24, 0x07	; 7
    2162:	28 2f       	mov	r18, r24
    2164:	80 91 69 00 	lds	r24, 0x0069
    2168:	86 95       	lsr	r24
    216a:	87 70       	andi	r24, 0x07	; 7
    216c:	98 2f       	mov	r25, r24
    216e:	82 2f       	mov	r24, r18
    2170:	69 2f       	mov	r22, r25
    2172:	41 e0       	ldi	r20, 0x01	; 1
    2174:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
    2178:	3a c0       	rjmp	.+116    	; 0x21ee <RGB1_VidSetBLUE+0xf2>

    }
	else if (RGBs[RGB1].comman_Types == ANODE)
    217a:	80 91 69 00 	lds	r24, 0x0069
    217e:	80 71       	andi	r24, 0x10	; 16
    2180:	88 23       	and	r24, r24
    2182:	a9 f1       	breq	.+106    	; 0x21ee <RGB1_VidSetBLUE+0xf2>
	{
		Pin_vidSetValDIO(RGBs[RGB1].port, RGBs[RGB1].pin_Red,HIGH);
    2184:	80 91 68 00 	lds	r24, 0x0068
    2188:	87 70       	andi	r24, 0x07	; 7
    218a:	28 2f       	mov	r18, r24
    218c:	80 91 68 00 	lds	r24, 0x0068
    2190:	98 2f       	mov	r25, r24
    2192:	92 95       	swap	r25
    2194:	96 95       	lsr	r25
    2196:	96 95       	lsr	r25
    2198:	93 70       	andi	r25, 0x03	; 3
    219a:	80 91 69 00 	lds	r24, 0x0069
    219e:	81 70       	andi	r24, 0x01	; 1
    21a0:	88 0f       	add	r24, r24
    21a2:	88 0f       	add	r24, r24
    21a4:	89 2b       	or	r24, r25
    21a6:	98 2f       	mov	r25, r24
    21a8:	82 2f       	mov	r24, r18
    21aa:	69 2f       	mov	r22, r25
    21ac:	41 e0       	ldi	r20, 0x01	; 1
    21ae:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
		Pin_vidSetValDIO(RGBs[RGB1].port, RGBs[RGB1].pin_Green,HIGH);
    21b2:	80 91 68 00 	lds	r24, 0x0068
    21b6:	87 70       	andi	r24, 0x07	; 7
    21b8:	28 2f       	mov	r18, r24
    21ba:	80 91 68 00 	lds	r24, 0x0068
    21be:	86 95       	lsr	r24
    21c0:	86 95       	lsr	r24
    21c2:	86 95       	lsr	r24
    21c4:	87 70       	andi	r24, 0x07	; 7
    21c6:	98 2f       	mov	r25, r24
    21c8:	82 2f       	mov	r24, r18
    21ca:	69 2f       	mov	r22, r25
    21cc:	41 e0       	ldi	r20, 0x01	; 1
    21ce:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	    Pin_vidSetValDIO(RGBs[RGB1].port, RGBs[RGB1].pin_Blue,LOW);
    21d2:	80 91 68 00 	lds	r24, 0x0068
    21d6:	87 70       	andi	r24, 0x07	; 7
    21d8:	28 2f       	mov	r18, r24
    21da:	80 91 69 00 	lds	r24, 0x0069
    21de:	86 95       	lsr	r24
    21e0:	87 70       	andi	r24, 0x07	; 7
    21e2:	98 2f       	mov	r25, r24
    21e4:	82 2f       	mov	r24, r18
    21e6:	69 2f       	mov	r22, r25
    21e8:	40 e0       	ldi	r20, 0x00	; 0
    21ea:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>

	}
}
    21ee:	cf 91       	pop	r28
    21f0:	df 91       	pop	r29
    21f2:	08 95       	ret

000021f4 <RGB1_VidSetRED>:
void RGB1_VidSetRED()
{
    21f4:	df 93       	push	r29
    21f6:	cf 93       	push	r28
    21f8:	cd b7       	in	r28, 0x3d	; 61
    21fa:	de b7       	in	r29, 0x3e	; 62
	if(RGBs[RGB1].comman_Types == CATHODE)
    21fc:	80 91 69 00 	lds	r24, 0x0069
    2200:	80 71       	andi	r24, 0x10	; 16
    2202:	88 23       	and	r24, r24
    2204:	b1 f5       	brne	.+108    	; 0x2272 <RGB1_VidSetRED+0x7e>
	{

	    Pin_vidSetValDIO(RGBs[RGB1].port, RGBs[RGB1].pin_Red, HIGH);
    2206:	80 91 68 00 	lds	r24, 0x0068
    220a:	87 70       	andi	r24, 0x07	; 7
    220c:	28 2f       	mov	r18, r24
    220e:	80 91 68 00 	lds	r24, 0x0068
    2212:	98 2f       	mov	r25, r24
    2214:	92 95       	swap	r25
    2216:	96 95       	lsr	r25
    2218:	96 95       	lsr	r25
    221a:	93 70       	andi	r25, 0x03	; 3
    221c:	80 91 69 00 	lds	r24, 0x0069
    2220:	81 70       	andi	r24, 0x01	; 1
    2222:	88 0f       	add	r24, r24
    2224:	88 0f       	add	r24, r24
    2226:	89 2b       	or	r24, r25
    2228:	98 2f       	mov	r25, r24
    222a:	82 2f       	mov	r24, r18
    222c:	69 2f       	mov	r22, r25
    222e:	41 e0       	ldi	r20, 0x01	; 1
    2230:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	    Pin_vidSetValDIO(RGBs[RGB1].port, RGBs[RGB1].pin_Green,LOW);
    2234:	80 91 68 00 	lds	r24, 0x0068
    2238:	87 70       	andi	r24, 0x07	; 7
    223a:	28 2f       	mov	r18, r24
    223c:	80 91 68 00 	lds	r24, 0x0068
    2240:	86 95       	lsr	r24
    2242:	86 95       	lsr	r24
    2244:	86 95       	lsr	r24
    2246:	87 70       	andi	r24, 0x07	; 7
    2248:	98 2f       	mov	r25, r24
    224a:	82 2f       	mov	r24, r18
    224c:	69 2f       	mov	r22, r25
    224e:	40 e0       	ldi	r20, 0x00	; 0
    2250:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	    Pin_vidSetValDIO(RGBs[RGB1].port, RGBs[RGB1].pin_Blue, LOW);
    2254:	80 91 68 00 	lds	r24, 0x0068
    2258:	87 70       	andi	r24, 0x07	; 7
    225a:	28 2f       	mov	r18, r24
    225c:	80 91 69 00 	lds	r24, 0x0069
    2260:	86 95       	lsr	r24
    2262:	87 70       	andi	r24, 0x07	; 7
    2264:	98 2f       	mov	r25, r24
    2266:	82 2f       	mov	r24, r18
    2268:	69 2f       	mov	r22, r25
    226a:	40 e0       	ldi	r20, 0x00	; 0
    226c:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
    2270:	3a c0       	rjmp	.+116    	; 0x22e6 <RGB1_VidSetRED+0xf2>

    }
	else if (RGBs[RGB1].comman_Types == ANODE)
    2272:	80 91 69 00 	lds	r24, 0x0069
    2276:	80 71       	andi	r24, 0x10	; 16
    2278:	88 23       	and	r24, r24
    227a:	a9 f1       	breq	.+106    	; 0x22e6 <RGB1_VidSetRED+0xf2>
	{
		Pin_vidSetValDIO(RGBs[RGB1].port, RGBs[RGB1].pin_Red,LOW);
    227c:	80 91 68 00 	lds	r24, 0x0068
    2280:	87 70       	andi	r24, 0x07	; 7
    2282:	28 2f       	mov	r18, r24
    2284:	80 91 68 00 	lds	r24, 0x0068
    2288:	98 2f       	mov	r25, r24
    228a:	92 95       	swap	r25
    228c:	96 95       	lsr	r25
    228e:	96 95       	lsr	r25
    2290:	93 70       	andi	r25, 0x03	; 3
    2292:	80 91 69 00 	lds	r24, 0x0069
    2296:	81 70       	andi	r24, 0x01	; 1
    2298:	88 0f       	add	r24, r24
    229a:	88 0f       	add	r24, r24
    229c:	89 2b       	or	r24, r25
    229e:	98 2f       	mov	r25, r24
    22a0:	82 2f       	mov	r24, r18
    22a2:	69 2f       	mov	r22, r25
    22a4:	40 e0       	ldi	r20, 0x00	; 0
    22a6:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
		Pin_vidSetValDIO(RGBs[RGB1].port, RGBs[RGB1].pin_Green,HIGH);
    22aa:	80 91 68 00 	lds	r24, 0x0068
    22ae:	87 70       	andi	r24, 0x07	; 7
    22b0:	28 2f       	mov	r18, r24
    22b2:	80 91 68 00 	lds	r24, 0x0068
    22b6:	86 95       	lsr	r24
    22b8:	86 95       	lsr	r24
    22ba:	86 95       	lsr	r24
    22bc:	87 70       	andi	r24, 0x07	; 7
    22be:	98 2f       	mov	r25, r24
    22c0:	82 2f       	mov	r24, r18
    22c2:	69 2f       	mov	r22, r25
    22c4:	41 e0       	ldi	r20, 0x01	; 1
    22c6:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	    Pin_vidSetValDIO(RGBs[RGB1].port, RGBs[RGB1].pin_Blue,HIGH);
    22ca:	80 91 68 00 	lds	r24, 0x0068
    22ce:	87 70       	andi	r24, 0x07	; 7
    22d0:	28 2f       	mov	r18, r24
    22d2:	80 91 69 00 	lds	r24, 0x0069
    22d6:	86 95       	lsr	r24
    22d8:	87 70       	andi	r24, 0x07	; 7
    22da:	98 2f       	mov	r25, r24
    22dc:	82 2f       	mov	r24, r18
    22de:	69 2f       	mov	r22, r25
    22e0:	41 e0       	ldi	r20, 0x01	; 1
    22e2:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>

	}
}
    22e6:	cf 91       	pop	r28
    22e8:	df 91       	pop	r29
    22ea:	08 95       	ret

000022ec <RGB1_VidSetGREEN>:
void RGB1_VidSetGREEN()
{
    22ec:	df 93       	push	r29
    22ee:	cf 93       	push	r28
    22f0:	cd b7       	in	r28, 0x3d	; 61
    22f2:	de b7       	in	r29, 0x3e	; 62
	if(RGBs[RGB1].comman_Types == CATHODE)
    22f4:	80 91 69 00 	lds	r24, 0x0069
    22f8:	80 71       	andi	r24, 0x10	; 16
    22fa:	88 23       	and	r24, r24
    22fc:	b1 f5       	brne	.+108    	; 0x236a <RGB1_VidSetGREEN+0x7e>
	{

	    Pin_vidSetValDIO(RGBs[RGB1].port, RGBs[RGB1].pin_Red, LOW);
    22fe:	80 91 68 00 	lds	r24, 0x0068
    2302:	87 70       	andi	r24, 0x07	; 7
    2304:	28 2f       	mov	r18, r24
    2306:	80 91 68 00 	lds	r24, 0x0068
    230a:	98 2f       	mov	r25, r24
    230c:	92 95       	swap	r25
    230e:	96 95       	lsr	r25
    2310:	96 95       	lsr	r25
    2312:	93 70       	andi	r25, 0x03	; 3
    2314:	80 91 69 00 	lds	r24, 0x0069
    2318:	81 70       	andi	r24, 0x01	; 1
    231a:	88 0f       	add	r24, r24
    231c:	88 0f       	add	r24, r24
    231e:	89 2b       	or	r24, r25
    2320:	98 2f       	mov	r25, r24
    2322:	82 2f       	mov	r24, r18
    2324:	69 2f       	mov	r22, r25
    2326:	40 e0       	ldi	r20, 0x00	; 0
    2328:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	    Pin_vidSetValDIO(RGBs[RGB1].port, RGBs[RGB1].pin_Green,HIGH);
    232c:	80 91 68 00 	lds	r24, 0x0068
    2330:	87 70       	andi	r24, 0x07	; 7
    2332:	28 2f       	mov	r18, r24
    2334:	80 91 68 00 	lds	r24, 0x0068
    2338:	86 95       	lsr	r24
    233a:	86 95       	lsr	r24
    233c:	86 95       	lsr	r24
    233e:	87 70       	andi	r24, 0x07	; 7
    2340:	98 2f       	mov	r25, r24
    2342:	82 2f       	mov	r24, r18
    2344:	69 2f       	mov	r22, r25
    2346:	41 e0       	ldi	r20, 0x01	; 1
    2348:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	    Pin_vidSetValDIO(RGBs[RGB1].port, RGBs[RGB1].pin_Blue, LOW);
    234c:	80 91 68 00 	lds	r24, 0x0068
    2350:	87 70       	andi	r24, 0x07	; 7
    2352:	28 2f       	mov	r18, r24
    2354:	80 91 69 00 	lds	r24, 0x0069
    2358:	86 95       	lsr	r24
    235a:	87 70       	andi	r24, 0x07	; 7
    235c:	98 2f       	mov	r25, r24
    235e:	82 2f       	mov	r24, r18
    2360:	69 2f       	mov	r22, r25
    2362:	40 e0       	ldi	r20, 0x00	; 0
    2364:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
    2368:	3a c0       	rjmp	.+116    	; 0x23de <RGB1_VidSetGREEN+0xf2>

    }
	else if (RGBs[RGB1].comman_Types == ANODE)
    236a:	80 91 69 00 	lds	r24, 0x0069
    236e:	80 71       	andi	r24, 0x10	; 16
    2370:	88 23       	and	r24, r24
    2372:	a9 f1       	breq	.+106    	; 0x23de <RGB1_VidSetGREEN+0xf2>
	{
		Pin_vidSetValDIO(RGBs[RGB1].port, RGBs[RGB1].pin_Red,HIGH);
    2374:	80 91 68 00 	lds	r24, 0x0068
    2378:	87 70       	andi	r24, 0x07	; 7
    237a:	28 2f       	mov	r18, r24
    237c:	80 91 68 00 	lds	r24, 0x0068
    2380:	98 2f       	mov	r25, r24
    2382:	92 95       	swap	r25
    2384:	96 95       	lsr	r25
    2386:	96 95       	lsr	r25
    2388:	93 70       	andi	r25, 0x03	; 3
    238a:	80 91 69 00 	lds	r24, 0x0069
    238e:	81 70       	andi	r24, 0x01	; 1
    2390:	88 0f       	add	r24, r24
    2392:	88 0f       	add	r24, r24
    2394:	89 2b       	or	r24, r25
    2396:	98 2f       	mov	r25, r24
    2398:	82 2f       	mov	r24, r18
    239a:	69 2f       	mov	r22, r25
    239c:	41 e0       	ldi	r20, 0x01	; 1
    239e:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
		Pin_vidSetValDIO(RGBs[RGB1].port, RGBs[RGB1].pin_Green,LOW);
    23a2:	80 91 68 00 	lds	r24, 0x0068
    23a6:	87 70       	andi	r24, 0x07	; 7
    23a8:	28 2f       	mov	r18, r24
    23aa:	80 91 68 00 	lds	r24, 0x0068
    23ae:	86 95       	lsr	r24
    23b0:	86 95       	lsr	r24
    23b2:	86 95       	lsr	r24
    23b4:	87 70       	andi	r24, 0x07	; 7
    23b6:	98 2f       	mov	r25, r24
    23b8:	82 2f       	mov	r24, r18
    23ba:	69 2f       	mov	r22, r25
    23bc:	40 e0       	ldi	r20, 0x00	; 0
    23be:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	    Pin_vidSetValDIO(RGBs[RGB1].port, RGBs[RGB1].pin_Blue,HIGH);
    23c2:	80 91 68 00 	lds	r24, 0x0068
    23c6:	87 70       	andi	r24, 0x07	; 7
    23c8:	28 2f       	mov	r18, r24
    23ca:	80 91 69 00 	lds	r24, 0x0069
    23ce:	86 95       	lsr	r24
    23d0:	87 70       	andi	r24, 0x07	; 7
    23d2:	98 2f       	mov	r25, r24
    23d4:	82 2f       	mov	r24, r18
    23d6:	69 2f       	mov	r22, r25
    23d8:	41 e0       	ldi	r20, 0x01	; 1
    23da:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>

	}
}
    23de:	cf 91       	pop	r28
    23e0:	df 91       	pop	r29
    23e2:	08 95       	ret

000023e4 <RGB2_VidSetBLUE>:



void RGB2_VidSetBLUE()
{
    23e4:	df 93       	push	r29
    23e6:	cf 93       	push	r28
    23e8:	cd b7       	in	r28, 0x3d	; 61
    23ea:	de b7       	in	r29, 0x3e	; 62
	if(RGBs[RGB2].comman_Types == CATHODE)
    23ec:	80 91 6b 00 	lds	r24, 0x006B
    23f0:	80 71       	andi	r24, 0x10	; 16
    23f2:	88 23       	and	r24, r24
    23f4:	b1 f5       	brne	.+108    	; 0x2462 <RGB2_VidSetBLUE+0x7e>
	{

	    Pin_vidSetValDIO(RGBs[RGB2].port, RGBs[RGB2].pin_Red, LOW);
    23f6:	80 91 6a 00 	lds	r24, 0x006A
    23fa:	87 70       	andi	r24, 0x07	; 7
    23fc:	28 2f       	mov	r18, r24
    23fe:	80 91 6a 00 	lds	r24, 0x006A
    2402:	98 2f       	mov	r25, r24
    2404:	92 95       	swap	r25
    2406:	96 95       	lsr	r25
    2408:	96 95       	lsr	r25
    240a:	93 70       	andi	r25, 0x03	; 3
    240c:	80 91 6b 00 	lds	r24, 0x006B
    2410:	81 70       	andi	r24, 0x01	; 1
    2412:	88 0f       	add	r24, r24
    2414:	88 0f       	add	r24, r24
    2416:	89 2b       	or	r24, r25
    2418:	98 2f       	mov	r25, r24
    241a:	82 2f       	mov	r24, r18
    241c:	69 2f       	mov	r22, r25
    241e:	40 e0       	ldi	r20, 0x00	; 0
    2420:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	    Pin_vidSetValDIO(RGBs[RGB2].port, RGBs[RGB2].pin_Green,LOW);
    2424:	80 91 6a 00 	lds	r24, 0x006A
    2428:	87 70       	andi	r24, 0x07	; 7
    242a:	28 2f       	mov	r18, r24
    242c:	80 91 6a 00 	lds	r24, 0x006A
    2430:	86 95       	lsr	r24
    2432:	86 95       	lsr	r24
    2434:	86 95       	lsr	r24
    2436:	87 70       	andi	r24, 0x07	; 7
    2438:	98 2f       	mov	r25, r24
    243a:	82 2f       	mov	r24, r18
    243c:	69 2f       	mov	r22, r25
    243e:	40 e0       	ldi	r20, 0x00	; 0
    2440:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	    Pin_vidSetValDIO(RGBs[RGB2].port, RGBs[RGB2].pin_Blue, HIGH);
    2444:	80 91 6a 00 	lds	r24, 0x006A
    2448:	87 70       	andi	r24, 0x07	; 7
    244a:	28 2f       	mov	r18, r24
    244c:	80 91 6b 00 	lds	r24, 0x006B
    2450:	86 95       	lsr	r24
    2452:	87 70       	andi	r24, 0x07	; 7
    2454:	98 2f       	mov	r25, r24
    2456:	82 2f       	mov	r24, r18
    2458:	69 2f       	mov	r22, r25
    245a:	41 e0       	ldi	r20, 0x01	; 1
    245c:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
    2460:	3a c0       	rjmp	.+116    	; 0x24d6 <RGB2_VidSetBLUE+0xf2>

    }
	else if (RGBs[RGB2].comman_Types == ANODE)
    2462:	80 91 6b 00 	lds	r24, 0x006B
    2466:	80 71       	andi	r24, 0x10	; 16
    2468:	88 23       	and	r24, r24
    246a:	a9 f1       	breq	.+106    	; 0x24d6 <RGB2_VidSetBLUE+0xf2>
	{
		Pin_vidSetValDIO(RGBs[RGB2].port, RGBs[RGB2].pin_Red,HIGH);
    246c:	80 91 6a 00 	lds	r24, 0x006A
    2470:	87 70       	andi	r24, 0x07	; 7
    2472:	28 2f       	mov	r18, r24
    2474:	80 91 6a 00 	lds	r24, 0x006A
    2478:	98 2f       	mov	r25, r24
    247a:	92 95       	swap	r25
    247c:	96 95       	lsr	r25
    247e:	96 95       	lsr	r25
    2480:	93 70       	andi	r25, 0x03	; 3
    2482:	80 91 6b 00 	lds	r24, 0x006B
    2486:	81 70       	andi	r24, 0x01	; 1
    2488:	88 0f       	add	r24, r24
    248a:	88 0f       	add	r24, r24
    248c:	89 2b       	or	r24, r25
    248e:	98 2f       	mov	r25, r24
    2490:	82 2f       	mov	r24, r18
    2492:	69 2f       	mov	r22, r25
    2494:	41 e0       	ldi	r20, 0x01	; 1
    2496:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
		Pin_vidSetValDIO(RGBs[RGB2].port, RGBs[RGB2].pin_Green,HIGH);
    249a:	80 91 6a 00 	lds	r24, 0x006A
    249e:	87 70       	andi	r24, 0x07	; 7
    24a0:	28 2f       	mov	r18, r24
    24a2:	80 91 6a 00 	lds	r24, 0x006A
    24a6:	86 95       	lsr	r24
    24a8:	86 95       	lsr	r24
    24aa:	86 95       	lsr	r24
    24ac:	87 70       	andi	r24, 0x07	; 7
    24ae:	98 2f       	mov	r25, r24
    24b0:	82 2f       	mov	r24, r18
    24b2:	69 2f       	mov	r22, r25
    24b4:	41 e0       	ldi	r20, 0x01	; 1
    24b6:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	    Pin_vidSetValDIO(RGBs[RGB2].port, RGBs[RGB2].pin_Blue,LOW);
    24ba:	80 91 6a 00 	lds	r24, 0x006A
    24be:	87 70       	andi	r24, 0x07	; 7
    24c0:	28 2f       	mov	r18, r24
    24c2:	80 91 6b 00 	lds	r24, 0x006B
    24c6:	86 95       	lsr	r24
    24c8:	87 70       	andi	r24, 0x07	; 7
    24ca:	98 2f       	mov	r25, r24
    24cc:	82 2f       	mov	r24, r18
    24ce:	69 2f       	mov	r22, r25
    24d0:	40 e0       	ldi	r20, 0x00	; 0
    24d2:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>

	}
}
    24d6:	cf 91       	pop	r28
    24d8:	df 91       	pop	r29
    24da:	08 95       	ret

000024dc <RGB2_VidSetRED>:
void RGB2_VidSetRED()
{
    24dc:	df 93       	push	r29
    24de:	cf 93       	push	r28
    24e0:	cd b7       	in	r28, 0x3d	; 61
    24e2:	de b7       	in	r29, 0x3e	; 62
	if(RGBs[RGB2].comman_Types == CATHODE)
    24e4:	80 91 6b 00 	lds	r24, 0x006B
    24e8:	80 71       	andi	r24, 0x10	; 16
    24ea:	88 23       	and	r24, r24
    24ec:	b1 f5       	brne	.+108    	; 0x255a <RGB2_VidSetRED+0x7e>
	{

	    Pin_vidSetValDIO(RGBs[RGB2].port, RGBs[RGB2].pin_Red, HIGH);
    24ee:	80 91 6a 00 	lds	r24, 0x006A
    24f2:	87 70       	andi	r24, 0x07	; 7
    24f4:	28 2f       	mov	r18, r24
    24f6:	80 91 6a 00 	lds	r24, 0x006A
    24fa:	98 2f       	mov	r25, r24
    24fc:	92 95       	swap	r25
    24fe:	96 95       	lsr	r25
    2500:	96 95       	lsr	r25
    2502:	93 70       	andi	r25, 0x03	; 3
    2504:	80 91 6b 00 	lds	r24, 0x006B
    2508:	81 70       	andi	r24, 0x01	; 1
    250a:	88 0f       	add	r24, r24
    250c:	88 0f       	add	r24, r24
    250e:	89 2b       	or	r24, r25
    2510:	98 2f       	mov	r25, r24
    2512:	82 2f       	mov	r24, r18
    2514:	69 2f       	mov	r22, r25
    2516:	41 e0       	ldi	r20, 0x01	; 1
    2518:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	    Pin_vidSetValDIO(RGBs[RGB2].port, RGBs[RGB2].pin_Green,LOW);
    251c:	80 91 6a 00 	lds	r24, 0x006A
    2520:	87 70       	andi	r24, 0x07	; 7
    2522:	28 2f       	mov	r18, r24
    2524:	80 91 6a 00 	lds	r24, 0x006A
    2528:	86 95       	lsr	r24
    252a:	86 95       	lsr	r24
    252c:	86 95       	lsr	r24
    252e:	87 70       	andi	r24, 0x07	; 7
    2530:	98 2f       	mov	r25, r24
    2532:	82 2f       	mov	r24, r18
    2534:	69 2f       	mov	r22, r25
    2536:	40 e0       	ldi	r20, 0x00	; 0
    2538:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	    Pin_vidSetValDIO(RGBs[RGB2].port, RGBs[RGB2].pin_Blue, LOW);
    253c:	80 91 6a 00 	lds	r24, 0x006A
    2540:	87 70       	andi	r24, 0x07	; 7
    2542:	28 2f       	mov	r18, r24
    2544:	80 91 6b 00 	lds	r24, 0x006B
    2548:	86 95       	lsr	r24
    254a:	87 70       	andi	r24, 0x07	; 7
    254c:	98 2f       	mov	r25, r24
    254e:	82 2f       	mov	r24, r18
    2550:	69 2f       	mov	r22, r25
    2552:	40 e0       	ldi	r20, 0x00	; 0
    2554:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
    2558:	3a c0       	rjmp	.+116    	; 0x25ce <RGB2_VidSetRED+0xf2>

    }
	else if (RGBs[RGB2].comman_Types == ANODE)
    255a:	80 91 6b 00 	lds	r24, 0x006B
    255e:	80 71       	andi	r24, 0x10	; 16
    2560:	88 23       	and	r24, r24
    2562:	a9 f1       	breq	.+106    	; 0x25ce <RGB2_VidSetRED+0xf2>
	{
		Pin_vidSetValDIO(RGBs[RGB2].port, RGBs[RGB2].pin_Red,LOW);
    2564:	80 91 6a 00 	lds	r24, 0x006A
    2568:	87 70       	andi	r24, 0x07	; 7
    256a:	28 2f       	mov	r18, r24
    256c:	80 91 6a 00 	lds	r24, 0x006A
    2570:	98 2f       	mov	r25, r24
    2572:	92 95       	swap	r25
    2574:	96 95       	lsr	r25
    2576:	96 95       	lsr	r25
    2578:	93 70       	andi	r25, 0x03	; 3
    257a:	80 91 6b 00 	lds	r24, 0x006B
    257e:	81 70       	andi	r24, 0x01	; 1
    2580:	88 0f       	add	r24, r24
    2582:	88 0f       	add	r24, r24
    2584:	89 2b       	or	r24, r25
    2586:	98 2f       	mov	r25, r24
    2588:	82 2f       	mov	r24, r18
    258a:	69 2f       	mov	r22, r25
    258c:	40 e0       	ldi	r20, 0x00	; 0
    258e:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
		Pin_vidSetValDIO(RGBs[RGB2].port, RGBs[RGB2].pin_Green,HIGH);
    2592:	80 91 6a 00 	lds	r24, 0x006A
    2596:	87 70       	andi	r24, 0x07	; 7
    2598:	28 2f       	mov	r18, r24
    259a:	80 91 6a 00 	lds	r24, 0x006A
    259e:	86 95       	lsr	r24
    25a0:	86 95       	lsr	r24
    25a2:	86 95       	lsr	r24
    25a4:	87 70       	andi	r24, 0x07	; 7
    25a6:	98 2f       	mov	r25, r24
    25a8:	82 2f       	mov	r24, r18
    25aa:	69 2f       	mov	r22, r25
    25ac:	41 e0       	ldi	r20, 0x01	; 1
    25ae:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	    Pin_vidSetValDIO(RGBs[RGB2].port, RGBs[RGB2].pin_Blue,HIGH);
    25b2:	80 91 6a 00 	lds	r24, 0x006A
    25b6:	87 70       	andi	r24, 0x07	; 7
    25b8:	28 2f       	mov	r18, r24
    25ba:	80 91 6b 00 	lds	r24, 0x006B
    25be:	86 95       	lsr	r24
    25c0:	87 70       	andi	r24, 0x07	; 7
    25c2:	98 2f       	mov	r25, r24
    25c4:	82 2f       	mov	r24, r18
    25c6:	69 2f       	mov	r22, r25
    25c8:	41 e0       	ldi	r20, 0x01	; 1
    25ca:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>

	}
}
    25ce:	cf 91       	pop	r28
    25d0:	df 91       	pop	r29
    25d2:	08 95       	ret

000025d4 <RGB2_VidSetGREEN>:
void RGB2_VidSetGREEN()
{
    25d4:	df 93       	push	r29
    25d6:	cf 93       	push	r28
    25d8:	cd b7       	in	r28, 0x3d	; 61
    25da:	de b7       	in	r29, 0x3e	; 62
	if(RGBs[RGB2].comman_Types == CATHODE)
    25dc:	80 91 6b 00 	lds	r24, 0x006B
    25e0:	80 71       	andi	r24, 0x10	; 16
    25e2:	88 23       	and	r24, r24
    25e4:	b1 f5       	brne	.+108    	; 0x2652 <RGB2_VidSetGREEN+0x7e>
	{

	    Pin_vidSetValDIO(RGBs[RGB2].port, RGBs[RGB2].pin_Red, LOW);
    25e6:	80 91 6a 00 	lds	r24, 0x006A
    25ea:	87 70       	andi	r24, 0x07	; 7
    25ec:	28 2f       	mov	r18, r24
    25ee:	80 91 6a 00 	lds	r24, 0x006A
    25f2:	98 2f       	mov	r25, r24
    25f4:	92 95       	swap	r25
    25f6:	96 95       	lsr	r25
    25f8:	96 95       	lsr	r25
    25fa:	93 70       	andi	r25, 0x03	; 3
    25fc:	80 91 6b 00 	lds	r24, 0x006B
    2600:	81 70       	andi	r24, 0x01	; 1
    2602:	88 0f       	add	r24, r24
    2604:	88 0f       	add	r24, r24
    2606:	89 2b       	or	r24, r25
    2608:	98 2f       	mov	r25, r24
    260a:	82 2f       	mov	r24, r18
    260c:	69 2f       	mov	r22, r25
    260e:	40 e0       	ldi	r20, 0x00	; 0
    2610:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	    Pin_vidSetValDIO(RGBs[RGB2].port, RGBs[RGB2].pin_Green,HIGH);
    2614:	80 91 6a 00 	lds	r24, 0x006A
    2618:	87 70       	andi	r24, 0x07	; 7
    261a:	28 2f       	mov	r18, r24
    261c:	80 91 6a 00 	lds	r24, 0x006A
    2620:	86 95       	lsr	r24
    2622:	86 95       	lsr	r24
    2624:	86 95       	lsr	r24
    2626:	87 70       	andi	r24, 0x07	; 7
    2628:	98 2f       	mov	r25, r24
    262a:	82 2f       	mov	r24, r18
    262c:	69 2f       	mov	r22, r25
    262e:	41 e0       	ldi	r20, 0x01	; 1
    2630:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	    Pin_vidSetValDIO(RGBs[RGB2].port, RGBs[RGB2].pin_Blue, LOW);
    2634:	80 91 6a 00 	lds	r24, 0x006A
    2638:	87 70       	andi	r24, 0x07	; 7
    263a:	28 2f       	mov	r18, r24
    263c:	80 91 6b 00 	lds	r24, 0x006B
    2640:	86 95       	lsr	r24
    2642:	87 70       	andi	r24, 0x07	; 7
    2644:	98 2f       	mov	r25, r24
    2646:	82 2f       	mov	r24, r18
    2648:	69 2f       	mov	r22, r25
    264a:	40 e0       	ldi	r20, 0x00	; 0
    264c:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
    2650:	3a c0       	rjmp	.+116    	; 0x26c6 <RGB2_VidSetGREEN+0xf2>

    }
	else if (RGBs[RGB2].comman_Types == ANODE)
    2652:	80 91 6b 00 	lds	r24, 0x006B
    2656:	80 71       	andi	r24, 0x10	; 16
    2658:	88 23       	and	r24, r24
    265a:	a9 f1       	breq	.+106    	; 0x26c6 <RGB2_VidSetGREEN+0xf2>
	{
		Pin_vidSetValDIO(RGBs[RGB2].port, RGBs[RGB2].pin_Red,HIGH);
    265c:	80 91 6a 00 	lds	r24, 0x006A
    2660:	87 70       	andi	r24, 0x07	; 7
    2662:	28 2f       	mov	r18, r24
    2664:	80 91 6a 00 	lds	r24, 0x006A
    2668:	98 2f       	mov	r25, r24
    266a:	92 95       	swap	r25
    266c:	96 95       	lsr	r25
    266e:	96 95       	lsr	r25
    2670:	93 70       	andi	r25, 0x03	; 3
    2672:	80 91 6b 00 	lds	r24, 0x006B
    2676:	81 70       	andi	r24, 0x01	; 1
    2678:	88 0f       	add	r24, r24
    267a:	88 0f       	add	r24, r24
    267c:	89 2b       	or	r24, r25
    267e:	98 2f       	mov	r25, r24
    2680:	82 2f       	mov	r24, r18
    2682:	69 2f       	mov	r22, r25
    2684:	41 e0       	ldi	r20, 0x01	; 1
    2686:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
		Pin_vidSetValDIO(RGBs[RGB2].port, RGBs[RGB2].pin_Green,LOW);
    268a:	80 91 6a 00 	lds	r24, 0x006A
    268e:	87 70       	andi	r24, 0x07	; 7
    2690:	28 2f       	mov	r18, r24
    2692:	80 91 6a 00 	lds	r24, 0x006A
    2696:	86 95       	lsr	r24
    2698:	86 95       	lsr	r24
    269a:	86 95       	lsr	r24
    269c:	87 70       	andi	r24, 0x07	; 7
    269e:	98 2f       	mov	r25, r24
    26a0:	82 2f       	mov	r24, r18
    26a2:	69 2f       	mov	r22, r25
    26a4:	40 e0       	ldi	r20, 0x00	; 0
    26a6:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	    Pin_vidSetValDIO(RGBs[RGB2].port, RGBs[RGB2].pin_Blue,HIGH);
    26aa:	80 91 6a 00 	lds	r24, 0x006A
    26ae:	87 70       	andi	r24, 0x07	; 7
    26b0:	28 2f       	mov	r18, r24
    26b2:	80 91 6b 00 	lds	r24, 0x006B
    26b6:	86 95       	lsr	r24
    26b8:	87 70       	andi	r24, 0x07	; 7
    26ba:	98 2f       	mov	r25, r24
    26bc:	82 2f       	mov	r24, r18
    26be:	69 2f       	mov	r22, r25
    26c0:	41 e0       	ldi	r20, 0x01	; 1
    26c2:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>

	}
}
    26c6:	cf 91       	pop	r28
    26c8:	df 91       	pop	r29
    26ca:	08 95       	ret

000026cc <IR_VidIntialize>:
		   { .port = SENSOR5_CONFIG_PIN ,.pin = SENSOR5_CONFIG_PIN ,.state = IR_ACTIVE ,.direction = SENSOR5_CONFIG_DIRECTION,},   //sensor5
		   { .port = SENSOR6_CONFIG_PIN ,.pin = SENSOR6_CONFIG_PIN ,.state = IR_ACTIVE ,.direction = SENSOR6_CONFIG_DIRECTION,},}; //sensor6


void IR_VidIntialize()
{
    26cc:	df 93       	push	r29
    26ce:	cf 93       	push	r28
    26d0:	0f 92       	push	r0
    26d2:	cd b7       	in	r28, 0x3d	; 61
    26d4:	de b7       	in	r29, 0x3e	; 62
	for(u8 i_count = 0 ;i_count<N_SENSOR;i_count++ )
    26d6:	19 82       	std	Y+1, r1	; 0x01
    26d8:	42 c0       	rjmp	.+132    	; 0x275e <IR_VidIntialize+0x92>
	{
		Pin_vidInitializeDIO(IRs[i_count].port,IRs[i_count].pin,IRs[i_count].direction,IRs[i_count].state);
    26da:	89 81       	ldd	r24, Y+1	; 0x01
    26dc:	88 2f       	mov	r24, r24
    26de:	90 e0       	ldi	r25, 0x00	; 0
    26e0:	88 0f       	add	r24, r24
    26e2:	99 1f       	adc	r25, r25
    26e4:	fc 01       	movw	r30, r24
    26e6:	e4 59       	subi	r30, 0x94	; 148
    26e8:	ff 4f       	sbci	r31, 0xFF	; 255
    26ea:	80 81       	ld	r24, Z
    26ec:	87 70       	andi	r24, 0x07	; 7
    26ee:	28 2f       	mov	r18, r24
    26f0:	89 81       	ldd	r24, Y+1	; 0x01
    26f2:	88 2f       	mov	r24, r24
    26f4:	90 e0       	ldi	r25, 0x00	; 0
    26f6:	88 0f       	add	r24, r24
    26f8:	99 1f       	adc	r25, r25
    26fa:	fc 01       	movw	r30, r24
    26fc:	e4 59       	subi	r30, 0x94	; 148
    26fe:	ff 4f       	sbci	r31, 0xFF	; 255
    2700:	80 81       	ld	r24, Z
    2702:	86 95       	lsr	r24
    2704:	86 95       	lsr	r24
    2706:	86 95       	lsr	r24
    2708:	87 70       	andi	r24, 0x07	; 7
    270a:	38 2f       	mov	r19, r24
    270c:	89 81       	ldd	r24, Y+1	; 0x01
    270e:	88 2f       	mov	r24, r24
    2710:	90 e0       	ldi	r25, 0x00	; 0
    2712:	88 0f       	add	r24, r24
    2714:	99 1f       	adc	r25, r25
    2716:	fc 01       	movw	r30, r24
    2718:	e4 59       	subi	r30, 0x94	; 148
    271a:	ff 4f       	sbci	r31, 0xFF	; 255
    271c:	80 81       	ld	r24, Z
    271e:	98 2f       	mov	r25, r24
    2720:	99 1f       	adc	r25, r25
    2722:	99 27       	eor	r25, r25
    2724:	99 1f       	adc	r25, r25
    2726:	81 81       	ldd	r24, Z+1	; 0x01
    2728:	81 70       	andi	r24, 0x01	; 1
    272a:	88 0f       	add	r24, r24
    272c:	89 2b       	or	r24, r25
    272e:	48 2f       	mov	r20, r24
    2730:	89 81       	ldd	r24, Y+1	; 0x01
    2732:	88 2f       	mov	r24, r24
    2734:	90 e0       	ldi	r25, 0x00	; 0
    2736:	88 0f       	add	r24, r24
    2738:	99 1f       	adc	r25, r25
    273a:	fc 01       	movw	r30, r24
    273c:	e4 59       	subi	r30, 0x94	; 148
    273e:	ff 4f       	sbci	r31, 0xFF	; 255
    2740:	80 81       	ld	r24, Z
    2742:	82 95       	swap	r24
    2744:	86 95       	lsr	r24
    2746:	86 95       	lsr	r24
    2748:	83 70       	andi	r24, 0x03	; 3
    274a:	81 70       	andi	r24, 0x01	; 1
    274c:	98 2f       	mov	r25, r24
    274e:	82 2f       	mov	r24, r18
    2750:	63 2f       	mov	r22, r19
    2752:	29 2f       	mov	r18, r25
    2754:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
		   { .port = SENSOR6_CONFIG_PIN ,.pin = SENSOR6_CONFIG_PIN ,.state = IR_ACTIVE ,.direction = SENSOR6_CONFIG_DIRECTION,},}; //sensor6


void IR_VidIntialize()
{
	for(u8 i_count = 0 ;i_count<N_SENSOR;i_count++ )
    2758:	89 81       	ldd	r24, Y+1	; 0x01
    275a:	8f 5f       	subi	r24, 0xFF	; 255
    275c:	89 83       	std	Y+1, r24	; 0x01
    275e:	89 81       	ldd	r24, Y+1	; 0x01
    2760:	86 30       	cpi	r24, 0x06	; 6
    2762:	08 f4       	brcc	.+2      	; 0x2766 <IR_VidIntialize+0x9a>
    2764:	ba cf       	rjmp	.-140    	; 0x26da <IR_VidIntialize+0xe>
	{
		Pin_vidInitializeDIO(IRs[i_count].port,IRs[i_count].pin,IRs[i_count].direction,IRs[i_count].state);
	}

}
    2766:	0f 90       	pop	r0
    2768:	cf 91       	pop	r28
    276a:	df 91       	pop	r29
    276c:	08 95       	ret

0000276e <IRS_u8GetRead>:

u8 * IRS_u8GetRead()
{
    276e:	0f 93       	push	r16
    2770:	1f 93       	push	r17
    2772:	df 93       	push	r29
    2774:	cf 93       	push	r28
    2776:	0f 92       	push	r0
    2778:	cd b7       	in	r28, 0x3d	; 61
    277a:	de b7       	in	r29, 0x3e	; 62
	static u8 result [N_SENSOR] = {0} ;
	for(u8 count = 0 ; count <N_SENSOR;count ++ )
    277c:	19 82       	std	Y+1, r1	; 0x01
    277e:	27 c0       	rjmp	.+78     	; 0x27ce <IRS_u8GetRead+0x60>
	{
		result[count] = Pin_u8GetValDIO(IRs[count].port,IRs[count].pin) ;
    2780:	89 81       	ldd	r24, Y+1	; 0x01
    2782:	08 2f       	mov	r16, r24
    2784:	10 e0       	ldi	r17, 0x00	; 0
    2786:	89 81       	ldd	r24, Y+1	; 0x01
    2788:	88 2f       	mov	r24, r24
    278a:	90 e0       	ldi	r25, 0x00	; 0
    278c:	88 0f       	add	r24, r24
    278e:	99 1f       	adc	r25, r25
    2790:	fc 01       	movw	r30, r24
    2792:	e4 59       	subi	r30, 0x94	; 148
    2794:	ff 4f       	sbci	r31, 0xFF	; 255
    2796:	80 81       	ld	r24, Z
    2798:	87 70       	andi	r24, 0x07	; 7
    279a:	28 2f       	mov	r18, r24
    279c:	89 81       	ldd	r24, Y+1	; 0x01
    279e:	88 2f       	mov	r24, r24
    27a0:	90 e0       	ldi	r25, 0x00	; 0
    27a2:	88 0f       	add	r24, r24
    27a4:	99 1f       	adc	r25, r25
    27a6:	fc 01       	movw	r30, r24
    27a8:	e4 59       	subi	r30, 0x94	; 148
    27aa:	ff 4f       	sbci	r31, 0xFF	; 255
    27ac:	80 81       	ld	r24, Z
    27ae:	86 95       	lsr	r24
    27b0:	86 95       	lsr	r24
    27b2:	86 95       	lsr	r24
    27b4:	87 70       	andi	r24, 0x07	; 7
    27b6:	98 2f       	mov	r25, r24
    27b8:	82 2f       	mov	r24, r18
    27ba:	69 2f       	mov	r22, r25
    27bc:	0e 94 67 0b 	call	0x16ce	; 0x16ce <Pin_u8GetValDIO>
    27c0:	f8 01       	movw	r30, r16
    27c2:	e4 58       	subi	r30, 0x84	; 132
    27c4:	ff 4f       	sbci	r31, 0xFF	; 255
    27c6:	80 83       	st	Z, r24
}

u8 * IRS_u8GetRead()
{
	static u8 result [N_SENSOR] = {0} ;
	for(u8 count = 0 ; count <N_SENSOR;count ++ )
    27c8:	89 81       	ldd	r24, Y+1	; 0x01
    27ca:	8f 5f       	subi	r24, 0xFF	; 255
    27cc:	89 83       	std	Y+1, r24	; 0x01
    27ce:	89 81       	ldd	r24, Y+1	; 0x01
    27d0:	86 30       	cpi	r24, 0x06	; 6
    27d2:	b0 f2       	brcs	.-84     	; 0x2780 <IRS_u8GetRead+0x12>
	{
		result[count] = Pin_u8GetValDIO(IRs[count].port,IRs[count].pin) ;
	}
	return result ;
    27d4:	8c e7       	ldi	r24, 0x7C	; 124
    27d6:	90 e0       	ldi	r25, 0x00	; 0
}
    27d8:	0f 90       	pop	r0
    27da:	cf 91       	pop	r28
    27dc:	df 91       	pop	r29
    27de:	1f 91       	pop	r17
    27e0:	0f 91       	pop	r16
    27e2:	08 95       	ret

000027e4 <IR1_u8GetRead>:

IR_state IR1_u8GetRead()
{
    27e4:	df 93       	push	r29
    27e6:	cf 93       	push	r28
    27e8:	cd b7       	in	r28, 0x3d	; 61
    27ea:	de b7       	in	r29, 0x3e	; 62
	return Pin_u8GetValDIO(IRs[IR1].port,IRs[IR1].pin) ;
    27ec:	80 91 6c 00 	lds	r24, 0x006C
    27f0:	87 70       	andi	r24, 0x07	; 7
    27f2:	28 2f       	mov	r18, r24
    27f4:	80 91 6c 00 	lds	r24, 0x006C
    27f8:	86 95       	lsr	r24
    27fa:	86 95       	lsr	r24
    27fc:	86 95       	lsr	r24
    27fe:	87 70       	andi	r24, 0x07	; 7
    2800:	98 2f       	mov	r25, r24
    2802:	82 2f       	mov	r24, r18
    2804:	69 2f       	mov	r22, r25
    2806:	0e 94 67 0b 	call	0x16ce	; 0x16ce <Pin_u8GetValDIO>
}
    280a:	cf 91       	pop	r28
    280c:	df 91       	pop	r29
    280e:	08 95       	ret

00002810 <IR2_u8GetRead>:
IR_state IR2_u8GetRead()
{
    2810:	df 93       	push	r29
    2812:	cf 93       	push	r28
    2814:	cd b7       	in	r28, 0x3d	; 61
    2816:	de b7       	in	r29, 0x3e	; 62
	return Pin_u8GetValDIO(IRs[IR2].port,IRs[IR2].pin) ;
    2818:	80 91 6e 00 	lds	r24, 0x006E
    281c:	87 70       	andi	r24, 0x07	; 7
    281e:	28 2f       	mov	r18, r24
    2820:	80 91 6e 00 	lds	r24, 0x006E
    2824:	86 95       	lsr	r24
    2826:	86 95       	lsr	r24
    2828:	86 95       	lsr	r24
    282a:	87 70       	andi	r24, 0x07	; 7
    282c:	98 2f       	mov	r25, r24
    282e:	82 2f       	mov	r24, r18
    2830:	69 2f       	mov	r22, r25
    2832:	0e 94 67 0b 	call	0x16ce	; 0x16ce <Pin_u8GetValDIO>
}
    2836:	cf 91       	pop	r28
    2838:	df 91       	pop	r29
    283a:	08 95       	ret

0000283c <IR3_u8GetRead>:
IR_state IR3_u8GetRead()
{
    283c:	df 93       	push	r29
    283e:	cf 93       	push	r28
    2840:	cd b7       	in	r28, 0x3d	; 61
    2842:	de b7       	in	r29, 0x3e	; 62
	return Pin_u8GetValDIO(IRs[IR3].port,IRs[IR3].pin) ;
    2844:	80 91 70 00 	lds	r24, 0x0070
    2848:	87 70       	andi	r24, 0x07	; 7
    284a:	28 2f       	mov	r18, r24
    284c:	80 91 70 00 	lds	r24, 0x0070
    2850:	86 95       	lsr	r24
    2852:	86 95       	lsr	r24
    2854:	86 95       	lsr	r24
    2856:	87 70       	andi	r24, 0x07	; 7
    2858:	98 2f       	mov	r25, r24
    285a:	82 2f       	mov	r24, r18
    285c:	69 2f       	mov	r22, r25
    285e:	0e 94 67 0b 	call	0x16ce	; 0x16ce <Pin_u8GetValDIO>
}
    2862:	cf 91       	pop	r28
    2864:	df 91       	pop	r29
    2866:	08 95       	ret

00002868 <IR4_u8GetRead>:
IR_state IR4_u8GetRead()
{
    2868:	df 93       	push	r29
    286a:	cf 93       	push	r28
    286c:	cd b7       	in	r28, 0x3d	; 61
    286e:	de b7       	in	r29, 0x3e	; 62
	return Pin_u8GetValDIO(IRs[IR4].port,IRs[IR4].pin) ;
    2870:	80 91 72 00 	lds	r24, 0x0072
    2874:	87 70       	andi	r24, 0x07	; 7
    2876:	28 2f       	mov	r18, r24
    2878:	80 91 72 00 	lds	r24, 0x0072
    287c:	86 95       	lsr	r24
    287e:	86 95       	lsr	r24
    2880:	86 95       	lsr	r24
    2882:	87 70       	andi	r24, 0x07	; 7
    2884:	98 2f       	mov	r25, r24
    2886:	82 2f       	mov	r24, r18
    2888:	69 2f       	mov	r22, r25
    288a:	0e 94 67 0b 	call	0x16ce	; 0x16ce <Pin_u8GetValDIO>
}
    288e:	cf 91       	pop	r28
    2890:	df 91       	pop	r29
    2892:	08 95       	ret

00002894 <IR5_u8GetRead>:
IR_state IR5_u8GetRead()
{
    2894:	df 93       	push	r29
    2896:	cf 93       	push	r28
    2898:	cd b7       	in	r28, 0x3d	; 61
    289a:	de b7       	in	r29, 0x3e	; 62
	return Pin_u8GetValDIO(IRs[IR5].port,IRs[IR5].pin) ;
    289c:	80 91 74 00 	lds	r24, 0x0074
    28a0:	87 70       	andi	r24, 0x07	; 7
    28a2:	28 2f       	mov	r18, r24
    28a4:	80 91 74 00 	lds	r24, 0x0074
    28a8:	86 95       	lsr	r24
    28aa:	86 95       	lsr	r24
    28ac:	86 95       	lsr	r24
    28ae:	87 70       	andi	r24, 0x07	; 7
    28b0:	98 2f       	mov	r25, r24
    28b2:	82 2f       	mov	r24, r18
    28b4:	69 2f       	mov	r22, r25
    28b6:	0e 94 67 0b 	call	0x16ce	; 0x16ce <Pin_u8GetValDIO>
}
    28ba:	cf 91       	pop	r28
    28bc:	df 91       	pop	r29
    28be:	08 95       	ret

000028c0 <IR6_u8GetRead>:
IR_state IR6_u8GetRead()
{
    28c0:	df 93       	push	r29
    28c2:	cf 93       	push	r28
    28c4:	cd b7       	in	r28, 0x3d	; 61
    28c6:	de b7       	in	r29, 0x3e	; 62
	return Pin_u8GetValDIO(IRs[IR6].port,IRs[IR6].pin) ;
    28c8:	80 91 76 00 	lds	r24, 0x0076
    28cc:	87 70       	andi	r24, 0x07	; 7
    28ce:	28 2f       	mov	r18, r24
    28d0:	80 91 76 00 	lds	r24, 0x0076
    28d4:	86 95       	lsr	r24
    28d6:	86 95       	lsr	r24
    28d8:	86 95       	lsr	r24
    28da:	87 70       	andi	r24, 0x07	; 7
    28dc:	98 2f       	mov	r25, r24
    28de:	82 2f       	mov	r24, r18
    28e0:	69 2f       	mov	r22, r25
    28e2:	0e 94 67 0b 	call	0x16ce	; 0x16ce <Pin_u8GetValDIO>
}
    28e6:	cf 91       	pop	r28
    28e8:	df 91       	pop	r29
    28ea:	08 95       	ret

000028ec <Motor_vidInit>:
#include "Motor_Interface.h"
#include "Motor_Config.h"
#include "Motor_Priv.h"
/********************/
void Motor_vidInit(void)
{
    28ec:	df 93       	push	r29
    28ee:	cf 93       	push	r28
    28f0:	cd b7       	in	r28, 0x3d	; 61
    28f2:	de b7       	in	r29, 0x3e	; 62
	/******Init PWM *****/
	PWM_VidInit();
    28f4:	0e 94 da 07 	call	0xfb4	; 0xfb4 <PWM_VidInit>
	/******Init Motor *****/
	Pin_vidInitializeDIO(MOTOR_CONFIG_PORT,MOTOR_CONFIG_PIN_R,OUTPUT,LOW);
    28f8:	81 e0       	ldi	r24, 0x01	; 1
    28fa:	60 e0       	ldi	r22, 0x00	; 0
    28fc:	41 e0       	ldi	r20, 0x01	; 1
    28fe:	20 e0       	ldi	r18, 0x00	; 0
    2900:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
	Pin_vidInitializeDIO(MOTOR_CONFIG_PORT,MOTOR_CONFIG_PIN_L,OUTPUT,LOW);
    2904:	81 e0       	ldi	r24, 0x01	; 1
    2906:	61 e0       	ldi	r22, 0x01	; 1
    2908:	41 e0       	ldi	r20, 0x01	; 1
    290a:	20 e0       	ldi	r18, 0x00	; 0
    290c:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
	Pin_vidSetDirDIO(MOTOR_CONFIG_PORT,MOTOR_CONFIG_PIN_ENABLE,OUTPUT);
    2910:	81 e0       	ldi	r24, 0x01	; 1
    2912:	63 e0       	ldi	r22, 0x03	; 3
    2914:	41 e0       	ldi	r20, 0x01	; 1
    2916:	0e 94 9b 09 	call	0x1336	; 0x1336 <Pin_vidSetDirDIO>

}
    291a:	cf 91       	pop	r28
    291c:	df 91       	pop	r29
    291e:	08 95       	ret

00002920 <Motor_vidGoRight>:
void Motor_vidGoRight()
{
    2920:	df 93       	push	r29
    2922:	cf 93       	push	r28
    2924:	cd b7       	in	r28, 0x3d	; 61
    2926:	de b7       	in	r29, 0x3e	; 62
  Pin_vidSetValDIO(MOTOR_CONFIG_PORT,MOTOR_CONFIG_PIN_R,HIGH);
    2928:	81 e0       	ldi	r24, 0x01	; 1
    292a:	60 e0       	ldi	r22, 0x00	; 0
    292c:	41 e0       	ldi	r20, 0x01	; 1
    292e:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
  Pin_vidSetValDIO(MOTOR_CONFIG_PORT,MOTOR_CONFIG_PIN_L,LOW);
    2932:	81 e0       	ldi	r24, 0x01	; 1
    2934:	61 e0       	ldi	r22, 0x01	; 1
    2936:	40 e0       	ldi	r20, 0x00	; 0
    2938:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
}
    293c:	cf 91       	pop	r28
    293e:	df 91       	pop	r29
    2940:	08 95       	ret

00002942 <Motor_vidGoLeft>:
void Motor_vidGoLeft()
{
    2942:	df 93       	push	r29
    2944:	cf 93       	push	r28
    2946:	cd b7       	in	r28, 0x3d	; 61
    2948:	de b7       	in	r29, 0x3e	; 62
  Pin_vidSetValDIO(MOTOR_CONFIG_PORT,MOTOR_CONFIG_PIN_L,HIGH);
    294a:	81 e0       	ldi	r24, 0x01	; 1
    294c:	61 e0       	ldi	r22, 0x01	; 1
    294e:	41 e0       	ldi	r20, 0x01	; 1
    2950:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
  Pin_vidSetValDIO(MOTOR_CONFIG_PORT,MOTOR_CONFIG_PIN_R,LOW);
    2954:	81 e0       	ldi	r24, 0x01	; 1
    2956:	60 e0       	ldi	r22, 0x00	; 0
    2958:	40 e0       	ldi	r20, 0x00	; 0
    295a:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
}
    295e:	cf 91       	pop	r28
    2960:	df 91       	pop	r29
    2962:	08 95       	ret

00002964 <Motor_vidSetSpeed>:
void Motor_vidSetSpeed(u8 speed)
{
    2964:	df 93       	push	r29
    2966:	cf 93       	push	r28
    2968:	0f 92       	push	r0
    296a:	cd b7       	in	r28, 0x3d	; 61
    296c:	de b7       	in	r29, 0x3e	; 62
    296e:	89 83       	std	Y+1, r24	; 0x01
	if(speed != 0 )
    2970:	89 81       	ldd	r24, Y+1	; 0x01
    2972:	88 23       	and	r24, r24
    2974:	21 f0       	breq	.+8      	; 0x297e <Motor_vidSetSpeed+0x1a>
	{
		  PWM_VidSetVal(speed) ;
    2976:	89 81       	ldd	r24, Y+1	; 0x01
    2978:	0e 94 1c 08 	call	0x1038	; 0x1038 <PWM_VidSetVal>
    297c:	03 c0       	rjmp	.+6      	; 0x2984 <Motor_vidSetSpeed+0x20>
	}
	else
	{
		PWM_VidSetVal(speed) ;
    297e:	89 81       	ldd	r24, Y+1	; 0x01
    2980:	0e 94 1c 08 	call	0x1038	; 0x1038 <PWM_VidSetVal>
	}

}
    2984:	0f 90       	pop	r0
    2986:	cf 91       	pop	r28
    2988:	df 91       	pop	r29
    298a:	08 95       	ret

0000298c <Card_VidInit>:




void Card_VidInit()
{
    298c:	df 93       	push	r29
    298e:	cf 93       	push	r28
    2990:	cd b7       	in	r28, 0x3d	; 61
    2992:	de b7       	in	r29, 0x3e	; 62
	Pin_vidInitializeDIO(CARD1_CONFIG_PORT,CARD1_CONFIG_PIN,CARD1_CONFIG_DIRECTION,LOW);
    2994:	80 e0       	ldi	r24, 0x00	; 0
    2996:	66 e0       	ldi	r22, 0x06	; 6
    2998:	42 e0       	ldi	r20, 0x02	; 2
    299a:	20 e0       	ldi	r18, 0x00	; 0
    299c:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
	Pin_vidInitializeDIO(CARD2_CONFIG_PORT,CARD2_CONFIG_PIN,CARD2_CONFIG_DIRECTION,LOW);
    29a0:	80 e0       	ldi	r24, 0x00	; 0
    29a2:	67 e0       	ldi	r22, 0x07	; 7
    29a4:	42 e0       	ldi	r20, 0x02	; 2
    29a6:	20 e0       	ldi	r18, 0x00	; 0
    29a8:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>
}
    29ac:	cf 91       	pop	r28
    29ae:	df 91       	pop	r29
    29b0:	08 95       	ret

000029b2 <Card1_GetRead>:
card_state Card1_GetRead()
{
    29b2:	df 93       	push	r29
    29b4:	cf 93       	push	r28
    29b6:	0f 92       	push	r0
    29b8:	cd b7       	in	r28, 0x3d	; 61
    29ba:	de b7       	in	r29, 0x3e	; 62
	if(Pin_u8GetValDIO(CARD1_CONFIG_PORT,CARD1_CONFIG_PIN) == CARD_PASS )
    29bc:	80 e0       	ldi	r24, 0x00	; 0
    29be:	66 e0       	ldi	r22, 0x06	; 6
    29c0:	0e 94 67 0b 	call	0x16ce	; 0x16ce <Pin_u8GetValDIO>
    29c4:	88 23       	and	r24, r24
    29c6:	11 f4       	brne	.+4      	; 0x29cc <Card1_GetRead+0x1a>
	{
		return CARD_PASS ;
    29c8:	19 82       	std	Y+1, r1	; 0x01
    29ca:	02 c0       	rjmp	.+4      	; 0x29d0 <Card1_GetRead+0x1e>
	}
	else
	{
		return CARD_NORMAL ;
    29cc:	81 e0       	ldi	r24, 0x01	; 1
    29ce:	89 83       	std	Y+1, r24	; 0x01
    29d0:	89 81       	ldd	r24, Y+1	; 0x01
	}

}
    29d2:	0f 90       	pop	r0
    29d4:	cf 91       	pop	r28
    29d6:	df 91       	pop	r29
    29d8:	08 95       	ret

000029da <Card2_GetRead>:
card_state Card2_GetRead()
{
    29da:	df 93       	push	r29
    29dc:	cf 93       	push	r28
    29de:	0f 92       	push	r0
    29e0:	cd b7       	in	r28, 0x3d	; 61
    29e2:	de b7       	in	r29, 0x3e	; 62
	if(Pin_u8GetValDIO(CARD2_CONFIG_PORT,CARD2_CONFIG_PIN) == CARD_PASS )
    29e4:	80 e0       	ldi	r24, 0x00	; 0
    29e6:	67 e0       	ldi	r22, 0x07	; 7
    29e8:	0e 94 67 0b 	call	0x16ce	; 0x16ce <Pin_u8GetValDIO>
    29ec:	88 23       	and	r24, r24
    29ee:	11 f4       	brne	.+4      	; 0x29f4 <Card2_GetRead+0x1a>
	{
		return CARD_PASS ;
    29f0:	19 82       	std	Y+1, r1	; 0x01
    29f2:	02 c0       	rjmp	.+4      	; 0x29f8 <Card2_GetRead+0x1e>
	}
	else
	{
		return CARD_NORMAL ;
    29f4:	81 e0       	ldi	r24, 0x01	; 1
    29f6:	89 83       	std	Y+1, r24	; 0x01
    29f8:	89 81       	ldd	r24, Y+1	; 0x01
	}

}
    29fa:	0f 90       	pop	r0
    29fc:	cf 91       	pop	r28
    29fe:	df 91       	pop	r29
    2a00:	08 95       	ret

00002a02 <BUZZER_VidIntialize>:
#include "BUZZER_Priv.h"

BUZZER BUZZERs[N_BUZZER] = {{.port = BUZZER_PORT, .pin = DIO_PIN6, .state = BUZZER_NONACTIVE,},}; //buzzer1

void BUZZER_VidIntialize(void)
{
    2a02:	df 93       	push	r29
    2a04:	cf 93       	push	r28
    2a06:	0f 92       	push	r0
    2a08:	cd b7       	in	r28, 0x3d	; 61
    2a0a:	de b7       	in	r29, 0x3e	; 62
	for(u8 b_count = 0 ; b_count < N_BUZZER ; b_count++ )
    2a0c:	19 82       	std	Y+1, r1	; 0x01
    2a0e:	2b c0       	rjmp	.+86     	; 0x2a66 <BUZZER_VidIntialize+0x64>
	{
		Pin_vidInitializeDIO(BUZZERs[b_count].port,BUZZERs[b_count].pin,OUTPUT,BUZZERs[b_count].state);
    2a10:	89 81       	ldd	r24, Y+1	; 0x01
    2a12:	88 2f       	mov	r24, r24
    2a14:	90 e0       	ldi	r25, 0x00	; 0
    2a16:	fc 01       	movw	r30, r24
    2a18:	e8 58       	subi	r30, 0x88	; 136
    2a1a:	ff 4f       	sbci	r31, 0xFF	; 255
    2a1c:	80 81       	ld	r24, Z
    2a1e:	87 70       	andi	r24, 0x07	; 7
    2a20:	38 2f       	mov	r19, r24
    2a22:	89 81       	ldd	r24, Y+1	; 0x01
    2a24:	88 2f       	mov	r24, r24
    2a26:	90 e0       	ldi	r25, 0x00	; 0
    2a28:	fc 01       	movw	r30, r24
    2a2a:	e8 58       	subi	r30, 0x88	; 136
    2a2c:	ff 4f       	sbci	r31, 0xFF	; 255
    2a2e:	80 81       	ld	r24, Z
    2a30:	86 95       	lsr	r24
    2a32:	86 95       	lsr	r24
    2a34:	86 95       	lsr	r24
    2a36:	87 70       	andi	r24, 0x07	; 7
    2a38:	28 2f       	mov	r18, r24
    2a3a:	89 81       	ldd	r24, Y+1	; 0x01
    2a3c:	88 2f       	mov	r24, r24
    2a3e:	90 e0       	ldi	r25, 0x00	; 0
    2a40:	fc 01       	movw	r30, r24
    2a42:	e8 58       	subi	r30, 0x88	; 136
    2a44:	ff 4f       	sbci	r31, 0xFF	; 255
    2a46:	80 81       	ld	r24, Z
    2a48:	82 95       	swap	r24
    2a4a:	86 95       	lsr	r24
    2a4c:	86 95       	lsr	r24
    2a4e:	83 70       	andi	r24, 0x03	; 3
    2a50:	81 70       	andi	r24, 0x01	; 1
    2a52:	98 2f       	mov	r25, r24
    2a54:	83 2f       	mov	r24, r19
    2a56:	62 2f       	mov	r22, r18
    2a58:	41 e0       	ldi	r20, 0x01	; 1
    2a5a:	29 2f       	mov	r18, r25
    2a5c:	0e 94 69 08 	call	0x10d2	; 0x10d2 <Pin_vidInitializeDIO>

BUZZER BUZZERs[N_BUZZER] = {{.port = BUZZER_PORT, .pin = DIO_PIN6, .state = BUZZER_NONACTIVE,},}; //buzzer1

void BUZZER_VidIntialize(void)
{
	for(u8 b_count = 0 ; b_count < N_BUZZER ; b_count++ )
    2a60:	89 81       	ldd	r24, Y+1	; 0x01
    2a62:	8f 5f       	subi	r24, 0xFF	; 255
    2a64:	89 83       	std	Y+1, r24	; 0x01
    2a66:	89 81       	ldd	r24, Y+1	; 0x01
    2a68:	88 23       	and	r24, r24
    2a6a:	91 f2       	breq	.-92     	; 0x2a10 <BUZZER_VidIntialize+0xe>
	{
		Pin_vidInitializeDIO(BUZZERs[b_count].port,BUZZERs[b_count].pin,OUTPUT,BUZZERs[b_count].state);
	}

}
    2a6c:	0f 90       	pop	r0
    2a6e:	cf 91       	pop	r28
    2a70:	df 91       	pop	r29
    2a72:	08 95       	ret

00002a74 <BUZZER1_VidActivate>:
void BUZZER1_VidActivate(void)
{
    2a74:	df 93       	push	r29
    2a76:	cf 93       	push	r28
    2a78:	cd b7       	in	r28, 0x3d	; 61
    2a7a:	de b7       	in	r29, 0x3e	; 62
	Pin_vidSetValDIO(BUZZERs[BUZZER1].port,BUZZERs[BUZZER1].pin,BUZZER_ACTIVE);
    2a7c:	80 91 78 00 	lds	r24, 0x0078
    2a80:	87 70       	andi	r24, 0x07	; 7
    2a82:	28 2f       	mov	r18, r24
    2a84:	80 91 78 00 	lds	r24, 0x0078
    2a88:	86 95       	lsr	r24
    2a8a:	86 95       	lsr	r24
    2a8c:	86 95       	lsr	r24
    2a8e:	87 70       	andi	r24, 0x07	; 7
    2a90:	98 2f       	mov	r25, r24
    2a92:	82 2f       	mov	r24, r18
    2a94:	69 2f       	mov	r22, r25
    2a96:	41 e0       	ldi	r20, 0x01	; 1
    2a98:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
}
    2a9c:	cf 91       	pop	r28
    2a9e:	df 91       	pop	r29
    2aa0:	08 95       	ret

00002aa2 <BUZZER1_VidDeactivate>:
void BUZZER1_VidDeactivate(void)
{
    2aa2:	df 93       	push	r29
    2aa4:	cf 93       	push	r28
    2aa6:	cd b7       	in	r28, 0x3d	; 61
    2aa8:	de b7       	in	r29, 0x3e	; 62
	Pin_vidSetValDIO(BUZZERs[BUZZER1].port,BUZZERs[BUZZER1].pin,BUZZER_NONACTIVE);
    2aaa:	80 91 78 00 	lds	r24, 0x0078
    2aae:	87 70       	andi	r24, 0x07	; 7
    2ab0:	28 2f       	mov	r18, r24
    2ab2:	80 91 78 00 	lds	r24, 0x0078
    2ab6:	86 95       	lsr	r24
    2ab8:	86 95       	lsr	r24
    2aba:	86 95       	lsr	r24
    2abc:	87 70       	andi	r24, 0x07	; 7
    2abe:	98 2f       	mov	r25, r24
    2ac0:	82 2f       	mov	r24, r18
    2ac2:	69 2f       	mov	r22, r25
    2ac4:	40 e0       	ldi	r20, 0x00	; 0
    2ac6:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
}
    2aca:	cf 91       	pop	r28
    2acc:	df 91       	pop	r29
    2ace:	08 95       	ret

00002ad0 <APP_vidInit>:
#include "application_priv.h"



void APP_vidInit(void)
{
    2ad0:	df 93       	push	r29
    2ad2:	cf 93       	push	r28
    2ad4:	cd b7       	in	r28, 0x3d	; 61
    2ad6:	de b7       	in	r29, 0x3e	; 62
	/********RGB Init *******/
	RGB_VidIntialize();
    2ad8:	0e 94 b9 0d 	call	0x1b72	; 0x1b72 <RGB_VidIntialize>
	/********IR Init *******/
	IR_VidIntialize();
    2adc:	0e 94 66 13 	call	0x26cc	; 0x26cc <IR_VidIntialize>
	/********BUZZER Init *******/
	BUZZER_VidIntialize();
    2ae0:	0e 94 01 15 	call	0x2a02	; 0x2a02 <BUZZER_VidIntialize>
	/********LED_Matrix Init *******/

	/********Stepper_Motor Init *******/
}
    2ae4:	cf 91       	pop	r28
    2ae6:	df 91       	pop	r29
    2ae8:	08 95       	ret

00002aea <main>:
#include<avr/interrupt.h>

#define  F_CPU 8000000
#include "avr/delay.h"

int main(void) {
    2aea:	df 93       	push	r29
    2aec:	cf 93       	push	r28
    2aee:	cd b7       	in	r28, 0x3d	; 61
    2af0:	de b7       	in	r29, 0x3e	; 62
    2af2:	6c 97       	sbiw	r28, 0x1c	; 28
    2af4:	0f b6       	in	r0, 0x3f	; 63
    2af6:	f8 94       	cli
    2af8:	de bf       	out	0x3e, r29	; 62
    2afa:	0f be       	out	0x3f, r0	; 63
    2afc:	cd bf       	out	0x3d, r28	; 61
	Pin_vidSetDirDIO(DIO_PORTD,DIO_PIN2,INPUT_PULLUP); // INT0
	Pin_vidSetDirDIO(DIO_PORTD,DIO_PIN3,INPUT_PULLUP); // INT1
	Pin_vidSetDirDIO(DIO_PORTB,DIO_PIN2,INPUT_PULLUP); // INT2*/

	//EXINT_vidConfig();
	Motor_vidInit();
    2afe:	0e 94 76 14 	call	0x28ec	; 0x28ec <Motor_vidInit>
	Pin_vidSetValDIO(DIO_PORTC,DIO_PIN7,HIGH);
    2b02:	82 e0       	ldi	r24, 0x02	; 2
    2b04:	67 e0       	ldi	r22, 0x07	; 7
    2b06:	41 e0       	ldi	r20, 0x01	; 1
    2b08:	0e 94 93 08 	call	0x1126	; 0x1126 <Pin_vidSetValDIO>
	while(1)
	{

			Motor_vidGoLeft();
    2b0c:	0e 94 a1 14 	call	0x2942	; 0x2942 <Motor_vidGoLeft>
			Motor_vidSetSpeed(150);
    2b10:	86 e9       	ldi	r24, 0x96	; 150
    2b12:	0e 94 b2 14 	call	0x2964	; 0x2964 <Motor_vidSetSpeed>
    2b16:	80 e0       	ldi	r24, 0x00	; 0
    2b18:	90 e0       	ldi	r25, 0x00	; 0
    2b1a:	aa ef       	ldi	r26, 0xFA	; 250
    2b1c:	b4 e4       	ldi	r27, 0x44	; 68
    2b1e:	89 8f       	std	Y+25, r24	; 0x19
    2b20:	9a 8f       	std	Y+26, r25	; 0x1a
    2b22:	ab 8f       	std	Y+27, r26	; 0x1b
    2b24:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2b26:	69 8d       	ldd	r22, Y+25	; 0x19
    2b28:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2b2a:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2b2c:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2b2e:	20 e0       	ldi	r18, 0x00	; 0
    2b30:	30 e0       	ldi	r19, 0x00	; 0
    2b32:	4a ef       	ldi	r20, 0xFA	; 250
    2b34:	54 e4       	ldi	r21, 0x44	; 68
    2b36:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b3a:	dc 01       	movw	r26, r24
    2b3c:	cb 01       	movw	r24, r22
    2b3e:	8d 8b       	std	Y+21, r24	; 0x15
    2b40:	9e 8b       	std	Y+22, r25	; 0x16
    2b42:	af 8b       	std	Y+23, r26	; 0x17
    2b44:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    2b46:	6d 89       	ldd	r22, Y+21	; 0x15
    2b48:	7e 89       	ldd	r23, Y+22	; 0x16
    2b4a:	8f 89       	ldd	r24, Y+23	; 0x17
    2b4c:	98 8d       	ldd	r25, Y+24	; 0x18
    2b4e:	20 e0       	ldi	r18, 0x00	; 0
    2b50:	30 e0       	ldi	r19, 0x00	; 0
    2b52:	40 e8       	ldi	r20, 0x80	; 128
    2b54:	5f e3       	ldi	r21, 0x3F	; 63
    2b56:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2b5a:	88 23       	and	r24, r24
    2b5c:	2c f4       	brge	.+10     	; 0x2b68 <main+0x7e>
		__ticks = 1;
    2b5e:	81 e0       	ldi	r24, 0x01	; 1
    2b60:	90 e0       	ldi	r25, 0x00	; 0
    2b62:	9c 8b       	std	Y+20, r25	; 0x14
    2b64:	8b 8b       	std	Y+19, r24	; 0x13
    2b66:	3f c0       	rjmp	.+126    	; 0x2be6 <main+0xfc>
	else if (__tmp > 65535)
    2b68:	6d 89       	ldd	r22, Y+21	; 0x15
    2b6a:	7e 89       	ldd	r23, Y+22	; 0x16
    2b6c:	8f 89       	ldd	r24, Y+23	; 0x17
    2b6e:	98 8d       	ldd	r25, Y+24	; 0x18
    2b70:	20 e0       	ldi	r18, 0x00	; 0
    2b72:	3f ef       	ldi	r19, 0xFF	; 255
    2b74:	4f e7       	ldi	r20, 0x7F	; 127
    2b76:	57 e4       	ldi	r21, 0x47	; 71
    2b78:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2b7c:	18 16       	cp	r1, r24
    2b7e:	4c f5       	brge	.+82     	; 0x2bd2 <main+0xe8>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2b80:	69 8d       	ldd	r22, Y+25	; 0x19
    2b82:	7a 8d       	ldd	r23, Y+26	; 0x1a
    2b84:	8b 8d       	ldd	r24, Y+27	; 0x1b
    2b86:	9c 8d       	ldd	r25, Y+28	; 0x1c
    2b88:	20 e0       	ldi	r18, 0x00	; 0
    2b8a:	30 e0       	ldi	r19, 0x00	; 0
    2b8c:	40 e2       	ldi	r20, 0x20	; 32
    2b8e:	51 e4       	ldi	r21, 0x41	; 65
    2b90:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2b94:	dc 01       	movw	r26, r24
    2b96:	cb 01       	movw	r24, r22
    2b98:	bc 01       	movw	r22, r24
    2b9a:	cd 01       	movw	r24, r26
    2b9c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ba0:	dc 01       	movw	r26, r24
    2ba2:	cb 01       	movw	r24, r22
    2ba4:	9c 8b       	std	Y+20, r25	; 0x14
    2ba6:	8b 8b       	std	Y+19, r24	; 0x13
    2ba8:	0f c0       	rjmp	.+30     	; 0x2bc8 <main+0xde>
    2baa:	88 ec       	ldi	r24, 0xC8	; 200
    2bac:	90 e0       	ldi	r25, 0x00	; 0
    2bae:	9a 8b       	std	Y+18, r25	; 0x12
    2bb0:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2bb2:	89 89       	ldd	r24, Y+17	; 0x11
    2bb4:	9a 89       	ldd	r25, Y+18	; 0x12
    2bb6:	01 97       	sbiw	r24, 0x01	; 1
    2bb8:	f1 f7       	brne	.-4      	; 0x2bb6 <main+0xcc>
    2bba:	9a 8b       	std	Y+18, r25	; 0x12
    2bbc:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2bbe:	8b 89       	ldd	r24, Y+19	; 0x13
    2bc0:	9c 89       	ldd	r25, Y+20	; 0x14
    2bc2:	01 97       	sbiw	r24, 0x01	; 1
    2bc4:	9c 8b       	std	Y+20, r25	; 0x14
    2bc6:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2bc8:	8b 89       	ldd	r24, Y+19	; 0x13
    2bca:	9c 89       	ldd	r25, Y+20	; 0x14
    2bcc:	00 97       	sbiw	r24, 0x00	; 0
    2bce:	69 f7       	brne	.-38     	; 0x2baa <main+0xc0>
    2bd0:	14 c0       	rjmp	.+40     	; 0x2bfa <main+0x110>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2bd2:	6d 89       	ldd	r22, Y+21	; 0x15
    2bd4:	7e 89       	ldd	r23, Y+22	; 0x16
    2bd6:	8f 89       	ldd	r24, Y+23	; 0x17
    2bd8:	98 8d       	ldd	r25, Y+24	; 0x18
    2bda:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2bde:	dc 01       	movw	r26, r24
    2be0:	cb 01       	movw	r24, r22
    2be2:	9c 8b       	std	Y+20, r25	; 0x14
    2be4:	8b 8b       	std	Y+19, r24	; 0x13
    2be6:	8b 89       	ldd	r24, Y+19	; 0x13
    2be8:	9c 89       	ldd	r25, Y+20	; 0x14
    2bea:	98 8b       	std	Y+16, r25	; 0x10
    2bec:	8f 87       	std	Y+15, r24	; 0x0f
    2bee:	8f 85       	ldd	r24, Y+15	; 0x0f
    2bf0:	98 89       	ldd	r25, Y+16	; 0x10
    2bf2:	01 97       	sbiw	r24, 0x01	; 1
    2bf4:	f1 f7       	brne	.-4      	; 0x2bf2 <main+0x108>
    2bf6:	98 8b       	std	Y+16, r25	; 0x10
    2bf8:	8f 87       	std	Y+15, r24	; 0x0f

		_delay_ms(2000);

			Motor_vidGoRight();
    2bfa:	0e 94 90 14 	call	0x2920	; 0x2920 <Motor_vidGoRight>
			Motor_vidSetSpeed(150);
    2bfe:	86 e9       	ldi	r24, 0x96	; 150
    2c00:	0e 94 b2 14 	call	0x2964	; 0x2964 <Motor_vidSetSpeed>
    2c04:	80 e0       	ldi	r24, 0x00	; 0
    2c06:	90 e0       	ldi	r25, 0x00	; 0
    2c08:	aa ef       	ldi	r26, 0xFA	; 250
    2c0a:	b4 e4       	ldi	r27, 0x44	; 68
    2c0c:	8b 87       	std	Y+11, r24	; 0x0b
    2c0e:	9c 87       	std	Y+12, r25	; 0x0c
    2c10:	ad 87       	std	Y+13, r26	; 0x0d
    2c12:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2c14:	6b 85       	ldd	r22, Y+11	; 0x0b
    2c16:	7c 85       	ldd	r23, Y+12	; 0x0c
    2c18:	8d 85       	ldd	r24, Y+13	; 0x0d
    2c1a:	9e 85       	ldd	r25, Y+14	; 0x0e
    2c1c:	20 e0       	ldi	r18, 0x00	; 0
    2c1e:	30 e0       	ldi	r19, 0x00	; 0
    2c20:	4a ef       	ldi	r20, 0xFA	; 250
    2c22:	54 e4       	ldi	r21, 0x44	; 68
    2c24:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c28:	dc 01       	movw	r26, r24
    2c2a:	cb 01       	movw	r24, r22
    2c2c:	8f 83       	std	Y+7, r24	; 0x07
    2c2e:	98 87       	std	Y+8, r25	; 0x08
    2c30:	a9 87       	std	Y+9, r26	; 0x09
    2c32:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2c34:	6f 81       	ldd	r22, Y+7	; 0x07
    2c36:	78 85       	ldd	r23, Y+8	; 0x08
    2c38:	89 85       	ldd	r24, Y+9	; 0x09
    2c3a:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c3c:	20 e0       	ldi	r18, 0x00	; 0
    2c3e:	30 e0       	ldi	r19, 0x00	; 0
    2c40:	40 e8       	ldi	r20, 0x80	; 128
    2c42:	5f e3       	ldi	r21, 0x3F	; 63
    2c44:	0e 94 79 03 	call	0x6f2	; 0x6f2 <__ltsf2>
    2c48:	88 23       	and	r24, r24
    2c4a:	2c f4       	brge	.+10     	; 0x2c56 <main+0x16c>
		__ticks = 1;
    2c4c:	81 e0       	ldi	r24, 0x01	; 1
    2c4e:	90 e0       	ldi	r25, 0x00	; 0
    2c50:	9e 83       	std	Y+6, r25	; 0x06
    2c52:	8d 83       	std	Y+5, r24	; 0x05
    2c54:	3f c0       	rjmp	.+126    	; 0x2cd4 <main+0x1ea>
	else if (__tmp > 65535)
    2c56:	6f 81       	ldd	r22, Y+7	; 0x07
    2c58:	78 85       	ldd	r23, Y+8	; 0x08
    2c5a:	89 85       	ldd	r24, Y+9	; 0x09
    2c5c:	9a 85       	ldd	r25, Y+10	; 0x0a
    2c5e:	20 e0       	ldi	r18, 0x00	; 0
    2c60:	3f ef       	ldi	r19, 0xFF	; 255
    2c62:	4f e7       	ldi	r20, 0x7F	; 127
    2c64:	57 e4       	ldi	r21, 0x47	; 71
    2c66:	0e 94 19 03 	call	0x632	; 0x632 <__gtsf2>
    2c6a:	18 16       	cp	r1, r24
    2c6c:	4c f5       	brge	.+82     	; 0x2cc0 <main+0x1d6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2c6e:	6b 85       	ldd	r22, Y+11	; 0x0b
    2c70:	7c 85       	ldd	r23, Y+12	; 0x0c
    2c72:	8d 85       	ldd	r24, Y+13	; 0x0d
    2c74:	9e 85       	ldd	r25, Y+14	; 0x0e
    2c76:	20 e0       	ldi	r18, 0x00	; 0
    2c78:	30 e0       	ldi	r19, 0x00	; 0
    2c7a:	40 e2       	ldi	r20, 0x20	; 32
    2c7c:	51 e4       	ldi	r21, 0x41	; 65
    2c7e:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2c82:	dc 01       	movw	r26, r24
    2c84:	cb 01       	movw	r24, r22
    2c86:	bc 01       	movw	r22, r24
    2c88:	cd 01       	movw	r24, r26
    2c8a:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2c8e:	dc 01       	movw	r26, r24
    2c90:	cb 01       	movw	r24, r22
    2c92:	9e 83       	std	Y+6, r25	; 0x06
    2c94:	8d 83       	std	Y+5, r24	; 0x05
    2c96:	0f c0       	rjmp	.+30     	; 0x2cb6 <main+0x1cc>
    2c98:	88 ec       	ldi	r24, 0xC8	; 200
    2c9a:	90 e0       	ldi	r25, 0x00	; 0
    2c9c:	9c 83       	std	Y+4, r25	; 0x04
    2c9e:	8b 83       	std	Y+3, r24	; 0x03
    2ca0:	8b 81       	ldd	r24, Y+3	; 0x03
    2ca2:	9c 81       	ldd	r25, Y+4	; 0x04
    2ca4:	01 97       	sbiw	r24, 0x01	; 1
    2ca6:	f1 f7       	brne	.-4      	; 0x2ca4 <main+0x1ba>
    2ca8:	9c 83       	std	Y+4, r25	; 0x04
    2caa:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2cac:	8d 81       	ldd	r24, Y+5	; 0x05
    2cae:	9e 81       	ldd	r25, Y+6	; 0x06
    2cb0:	01 97       	sbiw	r24, 0x01	; 1
    2cb2:	9e 83       	std	Y+6, r25	; 0x06
    2cb4:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2cb6:	8d 81       	ldd	r24, Y+5	; 0x05
    2cb8:	9e 81       	ldd	r25, Y+6	; 0x06
    2cba:	00 97       	sbiw	r24, 0x00	; 0
    2cbc:	69 f7       	brne	.-38     	; 0x2c98 <main+0x1ae>
    2cbe:	26 cf       	rjmp	.-436    	; 0x2b0c <main+0x22>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2cc0:	6f 81       	ldd	r22, Y+7	; 0x07
    2cc2:	78 85       	ldd	r23, Y+8	; 0x08
    2cc4:	89 85       	ldd	r24, Y+9	; 0x09
    2cc6:	9a 85       	ldd	r25, Y+10	; 0x0a
    2cc8:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2ccc:	dc 01       	movw	r26, r24
    2cce:	cb 01       	movw	r24, r22
    2cd0:	9e 83       	std	Y+6, r25	; 0x06
    2cd2:	8d 83       	std	Y+5, r24	; 0x05
    2cd4:	8d 81       	ldd	r24, Y+5	; 0x05
    2cd6:	9e 81       	ldd	r25, Y+6	; 0x06
    2cd8:	9a 83       	std	Y+2, r25	; 0x02
    2cda:	89 83       	std	Y+1, r24	; 0x01
    2cdc:	89 81       	ldd	r24, Y+1	; 0x01
    2cde:	9a 81       	ldd	r25, Y+2	; 0x02
    2ce0:	01 97       	sbiw	r24, 0x01	; 1
    2ce2:	f1 f7       	brne	.-4      	; 0x2ce0 <main+0x1f6>
    2ce4:	9a 83       	std	Y+2, r25	; 0x02
    2ce6:	89 83       	std	Y+1, r24	; 0x01
    2ce8:	11 cf       	rjmp	.-478    	; 0x2b0c <main+0x22>

00002cea <__prologue_saves__>:
    2cea:	2f 92       	push	r2
    2cec:	3f 92       	push	r3
    2cee:	4f 92       	push	r4
    2cf0:	5f 92       	push	r5
    2cf2:	6f 92       	push	r6
    2cf4:	7f 92       	push	r7
    2cf6:	8f 92       	push	r8
    2cf8:	9f 92       	push	r9
    2cfa:	af 92       	push	r10
    2cfc:	bf 92       	push	r11
    2cfe:	cf 92       	push	r12
    2d00:	df 92       	push	r13
    2d02:	ef 92       	push	r14
    2d04:	ff 92       	push	r15
    2d06:	0f 93       	push	r16
    2d08:	1f 93       	push	r17
    2d0a:	cf 93       	push	r28
    2d0c:	df 93       	push	r29
    2d0e:	cd b7       	in	r28, 0x3d	; 61
    2d10:	de b7       	in	r29, 0x3e	; 62
    2d12:	ca 1b       	sub	r28, r26
    2d14:	db 0b       	sbc	r29, r27
    2d16:	0f b6       	in	r0, 0x3f	; 63
    2d18:	f8 94       	cli
    2d1a:	de bf       	out	0x3e, r29	; 62
    2d1c:	0f be       	out	0x3f, r0	; 63
    2d1e:	cd bf       	out	0x3d, r28	; 61
    2d20:	09 94       	ijmp

00002d22 <__epilogue_restores__>:
    2d22:	2a 88       	ldd	r2, Y+18	; 0x12
    2d24:	39 88       	ldd	r3, Y+17	; 0x11
    2d26:	48 88       	ldd	r4, Y+16	; 0x10
    2d28:	5f 84       	ldd	r5, Y+15	; 0x0f
    2d2a:	6e 84       	ldd	r6, Y+14	; 0x0e
    2d2c:	7d 84       	ldd	r7, Y+13	; 0x0d
    2d2e:	8c 84       	ldd	r8, Y+12	; 0x0c
    2d30:	9b 84       	ldd	r9, Y+11	; 0x0b
    2d32:	aa 84       	ldd	r10, Y+10	; 0x0a
    2d34:	b9 84       	ldd	r11, Y+9	; 0x09
    2d36:	c8 84       	ldd	r12, Y+8	; 0x08
    2d38:	df 80       	ldd	r13, Y+7	; 0x07
    2d3a:	ee 80       	ldd	r14, Y+6	; 0x06
    2d3c:	fd 80       	ldd	r15, Y+5	; 0x05
    2d3e:	0c 81       	ldd	r16, Y+4	; 0x04
    2d40:	1b 81       	ldd	r17, Y+3	; 0x03
    2d42:	aa 81       	ldd	r26, Y+2	; 0x02
    2d44:	b9 81       	ldd	r27, Y+1	; 0x01
    2d46:	ce 0f       	add	r28, r30
    2d48:	d1 1d       	adc	r29, r1
    2d4a:	0f b6       	in	r0, 0x3f	; 63
    2d4c:	f8 94       	cli
    2d4e:	de bf       	out	0x3e, r29	; 62
    2d50:	0f be       	out	0x3f, r0	; 63
    2d52:	cd bf       	out	0x3d, r28	; 61
    2d54:	ed 01       	movw	r28, r26
    2d56:	08 95       	ret

00002d58 <_exit>:
    2d58:	f8 94       	cli

00002d5a <__stop_program>:
    2d5a:	ff cf       	rjmp	.-2      	; 0x2d5a <__stop_program>
