<profile>

<section name = "Vitis HLS Report for 'inter'" level="0">
<item name = "Date">Sun Nov 10 15:13:25 2024
</item>
<item name = "Version">2024.1 (Build 5069499 on May 21 2024)</item>
<item name = "Project">hls_component</item>
<item name = "Solution">hls (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-2</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">4.17 ns, 2.817 ns, 1.13 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">10, 10, 41.670 ns, 41.670 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_round_fixed_29_24_s_fu_74">round_fixed_29_24_s, 2, 2, 8.334 ns, 8.334 ns, 1, 1, yes</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 81, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, 1, 211, 149, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, -, -</column>
<column name="Register">-, -, 285, 64, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="mul_24s_6ns_29_5_1_U2">mul_24s_6ns_29_5_1, 0, 1, 119, 1, 0</column>
<column name="grp_round_fixed_29_24_s_fu_74">round_fixed_29_24_s, 0, 0, 92, 148, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mac_muladd_24s_5ns_29s_29_4_1_U3">mac_muladd_24s_5ns_29s_29_4_1, i0 + i1 * i2</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln13_fu_125_p2">+, 0, 0, 24, 24, 1</column>
<column name="icmp_ln13_fu_120_p2">icmp, 0, 0, 7, 5, 1</column>
<column name="ap_return">select, 0, 0, 24, 1, 24</column>
<column name="select_ln13_fu_130_p3">select, 0, 0, 24, 1, 24</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter10">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter2">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter3">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter4">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter5">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter6">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter7">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter8">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter9">1, 0, 1, 0</column>
<column name="data_left_read_reg_156">24, 0, 24, 0</column>
<column name="grp_round_fixed_29_24_s_fu_74_ap_start_reg">1, 0, 1, 0</column>
<column name="rate_left_read_reg_151">5, 0, 5, 0</column>
<column name="ref_tmp7_reg_191">29, 0, 29, 0</column>
<column name="right_reg_181">29, 0, 29, 0</column>
<column name="tmp1_reg_196">24, 0, 24, 0</column>
<column name="tmp2_reg_186">29, 0, 29, 0</column>
<column name="trunc_ln13_reg_203">5, 0, 5, 0</column>
<column name="data_left_read_reg_156">64, 32, 24, 0</column>
<column name="rate_left_read_reg_151">64, 32, 5, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_none, inter, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_none, inter, return value</column>
<column name="ap_return">out, 24, ap_ctrl_none, inter, return value</column>
<column name="data_left">in, 24, ap_none, data_left, scalar</column>
<column name="rate_left">in, 5, ap_none, rate_left, scalar</column>
<column name="data_right">in, 24, ap_none, data_right, scalar</column>
<column name="rate_right">in, 6, ap_none, rate_right, scalar</column>
</table>
</item>
</section>
</profile>
