/*
This is slave side AXI5 based synchronous FIFO code
So, here we are writingbasic code of AXI5 based, and we need to write logic of AXI5 based VALID and READY signals here then
*/

