Fitter report for CPU16
Wed Jun 29 12:52:18 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Input Pins
 13. Output Pins
 14. I/O Bank Usage
 15. All Package Pins
 16. Output Pin Default Load For Reported TCO
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Fitter RAM Summary
 24. Interconnect Usage Summary
 25. LAB Logic Elements
 26. LAB-wide Signals
 27. LAB Signals Sourced
 28. LAB Signals Sourced Out
 29. LAB Distinct Inputs
 30. Fitter Device Options
 31. Operating Settings and Conditions
 32. Estimated Delay Added for Hold Timing
 33. Fitter Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------+
; Fitter Summary                                                                    ;
+------------------------------------+----------------------------------------------+
; Fitter Status                      ; Successful - Wed Jun 29 12:52:18 2011        ;
; Quartus II Version                 ; 9.1 Build 350 03/24/2010 SP 2 SJ Web Edition ;
; Revision Name                      ; CPU16                                        ;
; Top-level Entity Name              ; fibo_circ                                    ;
; Family                             ; Cyclone II                                   ;
; Device                             ; EP2C20F484C7                                 ;
; Timing Models                      ; Final                                        ;
; Total logic elements               ; 1,496 / 18,752 ( 8 % )                       ;
;     Total combinational functions  ; 1,496 / 18,752 ( 8 % )                       ;
;     Dedicated logic registers      ; 156 / 18,752 ( < 1 % )                       ;
; Total registers                    ; 156                                          ;
; Total pins                         ; 30 / 315 ( 10 % )                            ;
; Total virtual pins                 ; 0                                            ;
; Total memory bits                  ; 8,192 / 239,616 ( 3 % )                      ;
; Embedded Multiplier 9-bit elements ; 0 / 52 ( 0 % )                               ;
; Total PLLs                         ; 0 / 4 ( 0 % )                                ;
+------------------------------------+----------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                              ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Option                                                                     ; Setting                        ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+
; Device                                                                     ; EP2C20F484C7                   ;                                ;
; Minimum Core Junction Temperature                                          ; 0                              ;                                ;
; Maximum Core Junction Temperature                                          ; 85                             ;                                ;
; Fit Attempts to Skip                                                       ; 0                              ; 0.0                            ;
; Use smart compilation                                                      ; Off                            ; Off                            ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                             ; On                             ;
; Enable compact report table                                                ; Off                            ; Off                            ;
; Use TimeQuest Timing Analyzer                                              ; Off                            ; Off                            ;
; Router Timing Optimization Level                                           ; Normal                         ; Normal                         ;
; Placement Effort Multiplier                                                ; 1.0                            ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                            ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                            ; Off                            ;
; Optimize Hold Timing                                                       ; IO Paths and Minimum TPD Paths ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; Off                            ; Off                            ;
; PowerPlay Power Optimization                                               ; Normal compilation             ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation             ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                            ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                            ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; On                             ; On                             ;
; Limit to One Fitting Attempt                                               ; Off                            ; Off                            ;
; Final Placement Optimizations                                              ; Automatically                  ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                  ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                              ; 1                              ;
; PCI I/O                                                                    ; Off                            ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                            ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                            ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                            ; Off                            ;
; Auto Packed Registers                                                      ; Auto                           ; Auto                           ;
; Auto Delay Chains                                                          ; On                             ; On                             ;
; Auto Merge PLLs                                                            ; On                             ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                            ; Off                            ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                            ; Off                            ;
; Perform Register Duplication for Performance                               ; Off                            ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                            ; Off                            ;
; Perform Register Retiming for Performance                                  ; Off                            ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                            ; Off                            ;
; Fitter Effort                                                              ; Auto Fit                       ; Auto Fit                       ;
; Physical Synthesis Effort Level                                            ; Normal                         ; Normal                         ;
; Auto Global Clock                                                          ; On                             ; On                             ;
; Auto Global Register Control Signals                                       ; On                             ; On                             ;
; Stop After Congestion Map Generation                                       ; Off                            ; Off                            ;
; Save Intermediate Fitting Results                                          ; Off                            ; Off                            ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                            ; Off                            ;
; Use Best Effort Settings for Compilation                                   ; Off                            ; Off                            ;
+----------------------------------------------------------------------------+--------------------------------+--------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                  ;
+------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                     ; Action          ; Operation        ; Reason              ; Node Port ; Node Port Name ; Destination Node                                                                ; Destination Port ; Destination Port Name ;
+------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------+------------------+-----------------------+
; CPU16_Fibo:inst|instruction_register[0]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|q_a[0]  ; PORTADATAOUT     ;                       ;
; CPU16_Fibo:inst|instruction_register[1]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|q_a[1]  ; PORTADATAOUT     ;                       ;
; CPU16_Fibo:inst|instruction_register[2]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|q_a[2]  ; PORTADATAOUT     ;                       ;
; CPU16_Fibo:inst|instruction_register[3]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|q_a[3]  ; PORTADATAOUT     ;                       ;
; CPU16_Fibo:inst|instruction_register[4]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|q_a[4]  ; PORTADATAOUT     ;                       ;
; CPU16_Fibo:inst|instruction_register[5]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|q_a[5]  ; PORTADATAOUT     ;                       ;
; CPU16_Fibo:inst|instruction_register[6]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|q_a[6]  ; PORTADATAOUT     ;                       ;
; CPU16_Fibo:inst|instruction_register[7]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|q_a[7]  ; PORTADATAOUT     ;                       ;
; CPU16_Fibo:inst|instruction_register[8]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|q_a[8]  ; PORTADATAOUT     ;                       ;
; CPU16_Fibo:inst|instruction_register[9]  ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|q_a[9]  ; PORTADATAOUT     ;                       ;
; CPU16_Fibo:inst|instruction_register[10] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|q_a[10] ; PORTADATAOUT     ;                       ;
; CPU16_Fibo:inst|instruction_register[11] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|q_a[11] ; PORTADATAOUT     ;                       ;
; CPU16_Fibo:inst|instruction_register[12] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|q_a[12] ; PORTADATAOUT     ;                       ;
; CPU16_Fibo:inst|instruction_register[13] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|q_a[13] ; PORTADATAOUT     ;                       ;
; CPU16_Fibo:inst|instruction_register[14] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|q_a[14] ; PORTADATAOUT     ;                       ;
; CPU16_Fibo:inst|instruction_register[15] ; Packed Register ; Register Packing ; Timing optimization ; REGOUT    ;                ; CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|q_a[15] ; PORTADATAOUT     ;                       ;
+------------------------------------------+-----------------+------------------+---------------------+-----------+----------------+---------------------------------------------------------------------------------+------------------+-----------------------+


+-------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                       ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Name     ; Ignored Entity ; Ignored From ; Ignored To    ; Ignored Value ; Ignored Source ;
+----------+----------------+--------------+---------------+---------------+----------------+
; Location ;                ;              ; AUD_ADCDAT    ; PIN_B6        ; QSF Assignment ;
; Location ;                ;              ; AUD_ADCLRCK   ; PIN_A6        ; QSF Assignment ;
; Location ;                ;              ; AUD_BCLK      ; PIN_A4        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACDAT    ; PIN_B5        ; QSF Assignment ;
; Location ;                ;              ; AUD_DACLRCK   ; PIN_A5        ; QSF Assignment ;
; Location ;                ;              ; AUD_XCK       ; PIN_B4        ; QSF Assignment ;
; Location ;                ;              ; CLOCK_24[0]   ; PIN_B12       ; QSF Assignment ;
; Location ;                ;              ; CLOCK_24[1]   ; PIN_A12       ; QSF Assignment ;
; Location ;                ;              ; CLOCK_27[0]   ; PIN_D12       ; QSF Assignment ;
; Location ;                ;              ; CLOCK_27[1]   ; PIN_E12       ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[0]  ; PIN_W4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[10] ; PIN_W3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[11] ; PIN_N6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[1]  ; PIN_W5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[2]  ; PIN_Y3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[3]  ; PIN_Y4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[4]  ; PIN_R6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[5]  ; PIN_R5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[6]  ; PIN_P6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[7]  ; PIN_P5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[8]  ; PIN_P3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_ADDR[9]  ; PIN_N4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_0     ; PIN_U3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_BA_1     ; PIN_V4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CAS_N    ; PIN_T3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CKE      ; PIN_N3        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CLK      ; PIN_U4        ; QSF Assignment ;
; Location ;                ;              ; DRAM_CS_N     ; PIN_T6        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[0]    ; PIN_U1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[10]   ; PIN_P1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[11]   ; PIN_P2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[12]   ; PIN_R1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[13]   ; PIN_R2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[14]   ; PIN_T1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[15]   ; PIN_T2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[1]    ; PIN_U2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[2]    ; PIN_V1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[3]    ; PIN_V2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[4]    ; PIN_W1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[5]    ; PIN_W2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[6]    ; PIN_Y1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[7]    ; PIN_Y2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[8]    ; PIN_N1        ; QSF Assignment ;
; Location ;                ;              ; DRAM_DQ[9]    ; PIN_N2        ; QSF Assignment ;
; Location ;                ;              ; DRAM_LDQM     ; PIN_R7        ; QSF Assignment ;
; Location ;                ;              ; DRAM_RAS_N    ; PIN_T5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_UDQM     ; PIN_M5        ; QSF Assignment ;
; Location ;                ;              ; DRAM_WE_N     ; PIN_R8        ; QSF Assignment ;
; Location ;                ;              ; EXT_CLOCK     ; PIN_M21       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[0]    ; PIN_AB20      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[10]   ; PIN_R12       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[11]   ; PIN_T12       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[12]   ; PIN_AB14      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[13]   ; PIN_AA13      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[14]   ; PIN_AB13      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[15]   ; PIN_AA12      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[16]   ; PIN_AB12      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[17]   ; PIN_AA20      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[18]   ; PIN_U14       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[19]   ; PIN_V14       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[1]    ; PIN_AA14      ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[20]   ; PIN_U13       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[21]   ; PIN_R13       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[2]    ; PIN_Y16       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[3]    ; PIN_R15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[4]    ; PIN_T15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[5]    ; PIN_U15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[6]    ; PIN_V15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[7]    ; PIN_W15       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[8]    ; PIN_R14       ; QSF Assignment ;
; Location ;                ;              ; FL_ADDR[9]    ; PIN_Y13       ; QSF Assignment ;
; Location ;                ;              ; FL_CE_N       ; PIN_AB15      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[0]      ; PIN_AB16      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[1]      ; PIN_AA16      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[2]      ; PIN_AB17      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[3]      ; PIN_AA17      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[4]      ; PIN_AB18      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[5]      ; PIN_AA18      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[6]      ; PIN_AB19      ; QSF Assignment ;
; Location ;                ;              ; FL_DQ[7]      ; PIN_AA19      ; QSF Assignment ;
; Location ;                ;              ; FL_OE_N       ; PIN_AA15      ; QSF Assignment ;
; Location ;                ;              ; FL_RST_N      ; PIN_W14       ; QSF Assignment ;
; Location ;                ;              ; FL_WE_N       ; PIN_Y14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[0]     ; PIN_A13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[10]    ; PIN_A18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[11]    ; PIN_B18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[12]    ; PIN_A19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[13]    ; PIN_B19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[14]    ; PIN_A20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[15]    ; PIN_B20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[16]    ; PIN_C21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[17]    ; PIN_C22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[18]    ; PIN_D21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[19]    ; PIN_D22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[1]     ; PIN_B13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[20]    ; PIN_E21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[21]    ; PIN_E22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[22]    ; PIN_F21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[23]    ; PIN_F22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[24]    ; PIN_G21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[25]    ; PIN_G22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[26]    ; PIN_J21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[27]    ; PIN_J22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[28]    ; PIN_K21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[29]    ; PIN_K22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[2]     ; PIN_A14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[30]    ; PIN_J19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[31]    ; PIN_J20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[32]    ; PIN_J18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[33]    ; PIN_K20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[34]    ; PIN_L19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[35]    ; PIN_L18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[3]     ; PIN_B14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[4]     ; PIN_A15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[5]     ; PIN_B15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[6]     ; PIN_A16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[7]     ; PIN_B16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[8]     ; PIN_A17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_0[9]     ; PIN_B17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[0]     ; PIN_H12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[10]    ; PIN_C14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[11]    ; PIN_D14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[12]    ; PIN_D15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[13]    ; PIN_D16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[14]    ; PIN_C17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[15]    ; PIN_C18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[16]    ; PIN_C19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[17]    ; PIN_C20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[18]    ; PIN_D19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[19]    ; PIN_D20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[1]     ; PIN_H13       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[20]    ; PIN_E20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[21]    ; PIN_F20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[22]    ; PIN_E19       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[23]    ; PIN_E18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[24]    ; PIN_G20       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[25]    ; PIN_G18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[26]    ; PIN_G17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[27]    ; PIN_H17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[28]    ; PIN_J15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[29]    ; PIN_H18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[2]     ; PIN_H14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[30]    ; PIN_N22       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[31]    ; PIN_N21       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[32]    ; PIN_P15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[33]    ; PIN_N15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[34]    ; PIN_P17       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[35]    ; PIN_P18       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[3]     ; PIN_G15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[4]     ; PIN_E14       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[5]     ; PIN_E15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[6]     ; PIN_F15       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[7]     ; PIN_G16       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[8]     ; PIN_F12       ; QSF Assignment ;
; Location ;                ;              ; GPIO_1[9]     ; PIN_F13       ; QSF Assignment ;
; Location ;                ;              ; I2C_SCLK      ; PIN_A3        ; QSF Assignment ;
; Location ;                ;              ; I2C_SDAT      ; PIN_B3        ; QSF Assignment ;
; Location ;                ;              ; KEY[1]        ; PIN_R21       ; QSF Assignment ;
; Location ;                ;              ; KEY[2]        ; PIN_T22       ; QSF Assignment ;
; Location ;                ;              ; KEY[3]        ; PIN_T21       ; QSF Assignment ;
; Location ;                ;              ; LEDG[0]       ; PIN_U22       ; QSF Assignment ;
; Location ;                ;              ; LEDG[1]       ; PIN_U21       ; QSF Assignment ;
; Location ;                ;              ; LEDG[2]       ; PIN_V22       ; QSF Assignment ;
; Location ;                ;              ; LEDG[3]       ; PIN_V21       ; QSF Assignment ;
; Location ;                ;              ; LEDG[4]       ; PIN_W22       ; QSF Assignment ;
; Location ;                ;              ; LEDG[5]       ; PIN_W21       ; QSF Assignment ;
; Location ;                ;              ; LEDG[6]       ; PIN_Y22       ; QSF Assignment ;
; Location ;                ;              ; LEDG[7]       ; PIN_Y21       ; QSF Assignment ;
; Location ;                ;              ; LEDR[0]       ; PIN_R20       ; QSF Assignment ;
; Location ;                ;              ; LEDR[1]       ; PIN_R19       ; QSF Assignment ;
; Location ;                ;              ; LEDR[2]       ; PIN_U19       ; QSF Assignment ;
; Location ;                ;              ; LEDR[3]       ; PIN_Y19       ; QSF Assignment ;
; Location ;                ;              ; LEDR[4]       ; PIN_T18       ; QSF Assignment ;
; Location ;                ;              ; LEDR[5]       ; PIN_V19       ; QSF Assignment ;
; Location ;                ;              ; LEDR[6]       ; PIN_Y18       ; QSF Assignment ;
; Location ;                ;              ; LEDR[7]       ; PIN_U18       ; QSF Assignment ;
; Location ;                ;              ; LEDR[8]       ; PIN_R18       ; QSF Assignment ;
; Location ;                ;              ; LEDR[9]       ; PIN_R17       ; QSF Assignment ;
; Location ;                ;              ; PS2_CLK       ; PIN_H15       ; QSF Assignment ;
; Location ;                ;              ; PS2_DAT       ; PIN_J14       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[0]  ; PIN_AA3       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[10] ; PIN_R11       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[11] ; PIN_T11       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[12] ; PIN_Y10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[13] ; PIN_U10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[14] ; PIN_R10       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[15] ; PIN_T7        ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[16] ; PIN_Y6        ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[17] ; PIN_Y5        ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[1]  ; PIN_AB3       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[2]  ; PIN_AA4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[3]  ; PIN_AB4       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[4]  ; PIN_AA5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[5]  ; PIN_AB10      ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[6]  ; PIN_AA11      ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[7]  ; PIN_AB11      ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[8]  ; PIN_V11       ; QSF Assignment ;
; Location ;                ;              ; SRAM_ADDR[9]  ; PIN_W11       ; QSF Assignment ;
; Location ;                ;              ; SRAM_CE_N     ; PIN_AB5       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[0]    ; PIN_AA6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[10]   ; PIN_V9        ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[11]   ; PIN_U9        ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[12]   ; PIN_R9        ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[13]   ; PIN_W8        ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[14]   ; PIN_V8        ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[15]   ; PIN_U8        ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[1]    ; PIN_AB6       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[2]    ; PIN_AA7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[3]    ; PIN_AB7       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[4]    ; PIN_AA8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[5]    ; PIN_AB8       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[6]    ; PIN_AA9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[7]    ; PIN_AB9       ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[8]    ; PIN_Y9        ; QSF Assignment ;
; Location ;                ;              ; SRAM_DQ[9]    ; PIN_W9        ; QSF Assignment ;
; Location ;                ;              ; SRAM_LB_N     ; PIN_Y7        ; QSF Assignment ;
; Location ;                ;              ; SRAM_OE_N     ; PIN_T8        ; QSF Assignment ;
; Location ;                ;              ; SRAM_UB_N     ; PIN_W7        ; QSF Assignment ;
; Location ;                ;              ; SRAM_WE_N     ; PIN_AA10      ; QSF Assignment ;
; Location ;                ;              ; SW[0]         ; PIN_L22       ; QSF Assignment ;
; Location ;                ;              ; SW[1]         ; PIN_L21       ; QSF Assignment ;
; Location ;                ;              ; SW[2]         ; PIN_M22       ; QSF Assignment ;
; Location ;                ;              ; SW[3]         ; PIN_V12       ; QSF Assignment ;
; Location ;                ;              ; SW[4]         ; PIN_W12       ; QSF Assignment ;
; Location ;                ;              ; SW[5]         ; PIN_U12       ; QSF Assignment ;
; Location ;                ;              ; SW[6]         ; PIN_U11       ; QSF Assignment ;
; Location ;                ;              ; SW[7]         ; PIN_M2        ; QSF Assignment ;
; Location ;                ;              ; SW[8]         ; PIN_M1        ; QSF Assignment ;
; Location ;                ;              ; SW[9]         ; PIN_L2        ; QSF Assignment ;
; Location ;                ;              ; TCK           ; PIN_C7        ; QSF Assignment ;
; Location ;                ;              ; TCS           ; PIN_D8        ; QSF Assignment ;
; Location ;                ;              ; TDI           ; PIN_E8        ; QSF Assignment ;
; Location ;                ;              ; TDO           ; PIN_D7        ; QSF Assignment ;
; Location ;                ;              ; UART_RXD      ; PIN_F14       ; QSF Assignment ;
; Location ;                ;              ; UART_TXD      ; PIN_G12       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[0]      ; PIN_A9        ; QSF Assignment ;
; Location ;                ;              ; VGA_B[1]      ; PIN_D11       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[2]      ; PIN_A10       ; QSF Assignment ;
; Location ;                ;              ; VGA_B[3]      ; PIN_B10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[0]      ; PIN_B8        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[1]      ; PIN_C10       ; QSF Assignment ;
; Location ;                ;              ; VGA_G[2]      ; PIN_B9        ; QSF Assignment ;
; Location ;                ;              ; VGA_G[3]      ; PIN_A8        ; QSF Assignment ;
; Location ;                ;              ; VGA_HS        ; PIN_A11       ; QSF Assignment ;
; Location ;                ;              ; VGA_R[0]      ; PIN_D9        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[1]      ; PIN_C9        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[2]      ; PIN_A7        ; QSF Assignment ;
; Location ;                ;              ; VGA_R[3]      ; PIN_B7        ; QSF Assignment ;
; Location ;                ;              ; VGA_VS        ; PIN_B11       ; QSF Assignment ;
+----------+----------------+--------------+---------------+---------------+----------------+


+-----------------------------------------------+
; Incremental Compilation Preservation Summary  ;
+-------------------------+---------------------+
; Type                    ; Value               ;
+-------------------------+---------------------+
; Placement               ;                     ;
;     -- Requested        ; 0 / 1722 ( 0.00 % ) ;
;     -- Achieved         ; 0 / 1722 ( 0.00 % ) ;
;                         ;                     ;
; Routing (by Connection) ;                     ;
;     -- Requested        ; 0 / 0 ( 0.00 % )    ;
;     -- Achieved         ; 0 / 0 ( 0.00 % )    ;
+-------------------------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                       ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Partition Name ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+
; Top            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;          ;
+----------------+----------------+-------------------+-------------------------+------------------------+------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                             ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Partition Name ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+----------------+---------+-------------------+-------------------------+-------------------+
; Top            ; 1722    ; 0                 ; N/A                     ; Source File       ;
+----------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in E:/labArq1/CPU16g/trunk/CPU itself/output/CPU16.pin.


+---------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                         ;
+---------------------------------------------+-----------------------------------------+
; Resource                                    ; Usage                                   ;
+---------------------------------------------+-----------------------------------------+
; Total logic elements                        ; 1,496 / 18,752 ( 8 % )                  ;
;     -- Combinational with no register       ; 1340                                    ;
;     -- Register only                        ; 0                                       ;
;     -- Combinational with a register        ; 156                                     ;
;                                             ;                                         ;
; Logic element usage by number of LUT inputs ;                                         ;
;     -- 4 input functions                    ; 850                                     ;
;     -- 3 input functions                    ; 482                                     ;
;     -- <=2 input functions                  ; 164                                     ;
;     -- Register only                        ; 0                                       ;
;                                             ;                                         ;
; Logic elements by mode                      ;                                         ;
;     -- normal mode                          ; 1201                                    ;
;     -- arithmetic mode                      ; 295                                     ;
;                                             ;                                         ;
; Total registers*                            ; 156 / 19,649 ( < 1 % )                  ;
;     -- Dedicated logic registers            ; 156 / 18,752 ( < 1 % )                  ;
;     -- I/O registers                        ; 0 / 897 ( 0 % )                         ;
;                                             ;                                         ;
; Total LABs:  partially or completely used   ; 118 / 1,172 ( 10 % )                    ;
; User inserted logic elements                ; 0                                       ;
; Virtual pins                                ; 0                                       ;
; I/O pins                                    ; 30 / 315 ( 10 % )                       ;
;     -- Clock pins                           ; 1 / 8 ( 13 % )                          ;
; Global signals                              ; 5                                       ;
; M4Ks                                        ; 2 / 52 ( 4 % )                          ;
; Total block memory bits                     ; 8,192 / 239,616 ( 3 % )                 ;
; Total block memory implementation bits      ; 9,216 / 239,616 ( 4 % )                 ;
; Embedded Multiplier 9-bit elements          ; 0 / 52 ( 0 % )                          ;
; PLLs                                        ; 0 / 4 ( 0 % )                           ;
; Global clocks                               ; 5 / 16 ( 31 % )                         ;
; JTAGs                                       ; 0 / 1 ( 0 % )                           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                           ;
; Average interconnect usage (total/H/V)      ; 4% / 4% / 4%                            ;
; Peak interconnect usage (total/H/V)         ; 23% / 22% / 24%                         ;
; Maximum fan-out node                        ; CPU16_Fibo:inst|instruction_register[0] ;
; Maximum fan-out                             ; 837                                     ;
; Highest non-global fan-out signal           ; CPU16_Fibo:inst|instruction_register[1] ;
; Highest non-global fan-out                  ; 181                                     ;
; Total fan-out                               ; 5471                                    ;
; Average fan-out                             ; 3.23                                    ;
+---------------------------------------------+-----------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                     ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; CLOCK_50 ; L1    ; 2        ; 0            ; 13           ; 0           ; 2                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[0]   ; R22   ; 6        ; 50           ; 10           ; 1           ; 55                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+----------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name    ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; HEX0[0] ; J2    ; 2        ; 0            ; 18           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[1] ; J1    ; 2        ; 0            ; 18           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[2] ; H2    ; 2        ; 0            ; 19           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[3] ; H1    ; 2        ; 0            ; 19           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[4] ; F2    ; 2        ; 0            ; 20           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[5] ; F1    ; 2        ; 0            ; 20           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[6] ; E2    ; 2        ; 0            ; 20           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[0] ; E1    ; 2        ; 0            ; 20           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[1] ; H6    ; 2        ; 0            ; 21           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[2] ; H5    ; 2        ; 0            ; 21           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[3] ; H4    ; 2        ; 0            ; 21           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[4] ; G3    ; 2        ; 0            ; 21           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[5] ; D2    ; 2        ; 0            ; 22           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[6] ; D1    ; 2        ; 0            ; 22           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[0] ; G5    ; 2        ; 0            ; 22           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[1] ; G6    ; 2        ; 0            ; 23           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[2] ; C2    ; 2        ; 0            ; 23           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[3] ; C1    ; 2        ; 0            ; 23           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[4] ; E3    ; 2        ; 0            ; 24           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[5] ; E4    ; 2        ; 0            ; 24           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[6] ; D3    ; 2        ; 0            ; 25           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[0] ; F4    ; 2        ; 0            ; 23           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[1] ; D5    ; 2        ; 0            ; 24           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[2] ; D6    ; 2        ; 0            ; 24           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[3] ; J4    ; 2        ; 0            ; 18           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[4] ; L8    ; 2        ; 0            ; 19           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[5] ; F3    ; 2        ; 0            ; 22           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[6] ; D4    ; 2        ; 0            ; 25           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+---------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+------------------------------------------------------------+
; I/O Bank Usage                                             ;
+----------+------------------+---------------+--------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ;
+----------+------------------+---------------+--------------+
; 1        ; 0 / 41 ( 0 % )   ; 3.3V          ; --           ;
; 2        ; 31 / 33 ( 94 % ) ; 3.3V          ; --           ;
; 3        ; 0 / 43 ( 0 % )   ; 3.3V          ; --           ;
; 4        ; 0 / 40 ( 0 % )   ; 3.3V          ; --           ;
; 5        ; 0 / 39 ( 0 % )   ; 3.3V          ; --           ;
; 6        ; 2 / 36 ( 6 % )   ; 3.3V          ; --           ;
; 7        ; 0 / 40 ( 0 % )   ; 3.3V          ; --           ;
; 8        ; 0 / 43 ( 0 % )   ; 3.3V          ; --           ;
+----------+------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A2       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A3       ; 325        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A4       ; 324        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A5       ; 322        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A6       ; 320        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A7       ; 306        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A8       ; 304        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A9       ; 298        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A10      ; 293        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A11      ; 287        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A12      ; 283        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; A13      ; 281        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A14      ; 279        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A15      ; 273        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A16      ; 271        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A17      ; 265        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A18      ; 251        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A19      ; 249        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A20      ; 247        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; A21      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA3      ; 82         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA4      ; 85         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA5      ; 89         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA6      ; 97         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA7      ; 103        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA8      ; 111        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA9      ; 114        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA10     ; 120        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA11     ; 122        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA12     ; 128        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 130        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA14     ; 136        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA15     ; 138        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA16     ; 140        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA17     ; 144        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA18     ; 153        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA19     ; 162        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA20     ; 164        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA21     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB2      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB3      ; 83         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB4      ; 84         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB5      ; 88         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB6      ; 96         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB7      ; 102        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB8      ; 110        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB9      ; 113        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB10     ; 119        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB11     ; 121        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB12     ; 127        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB13     ; 129        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB14     ; 135        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB15     ; 137        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB16     ; 139        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB17     ; 143        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB18     ; 152        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB19     ; 161        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB20     ; 163        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AB21     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB22     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; B2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B3       ; 326        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B4       ; 323        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B5       ; 321        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B6       ; 319        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B7       ; 305        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B8       ; 303        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B9       ; 297        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B10      ; 292        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B11      ; 286        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B12      ; 282        ; 4        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; B13      ; 280        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B14      ; 278        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B15      ; 272        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B16      ; 270        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B17      ; 264        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B18      ; 250        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B19      ; 248        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B20      ; 246        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; B21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C1       ; 8          ; 2        ; HEX2[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C2       ; 9          ; 2        ; HEX2[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C4       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; C5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C7       ; 315        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C9       ; 310        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C10      ; 296        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C12      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C13      ; 275        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C14      ; 260        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C16      ; 254        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 245        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C18      ; 244        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C19      ; 238        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C20      ; 239        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C21      ; 236        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; C22      ; 237        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D1       ; 14         ; 2        ; HEX1[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 15         ; 2        ; HEX1[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ; 2          ; 2        ; HEX2[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D4       ; 3          ; 2        ; HEX3[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D5       ; 4          ; 2        ; HEX3[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D6       ; 5          ; 2        ; HEX3[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D7       ; 311        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D8       ; 309        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D9       ; 302        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D11      ; 289        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D12      ; 284        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; D13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D14      ; 267        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D15      ; 259        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 255        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D19      ; 240        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D20      ; 241        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D21      ; 229        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D22      ; 230        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E1       ; 20         ; 2        ; HEX1[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 21         ; 2        ; HEX0[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E3       ; 6          ; 2        ; HEX2[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E4       ; 7          ; 2        ; HEX2[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E5       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E6       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; E7       ; 316        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E8       ; 308        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E9       ; 301        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E10      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E11      ; 288        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E12      ; 285        ; 3        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; E13      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ; 266        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E15      ; 256        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E18      ; 243        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E19      ; 242        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E20      ; 234        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E21      ; 227        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E22      ; 228        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F1       ; 22         ; 2        ; HEX0[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 23         ; 2        ; HEX0[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 13         ; 2        ; HEX3[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 10         ; 2        ; HEX3[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F5       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F6       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F7       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F8       ; 312        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F9       ; 307        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F10      ; 295        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F11      ; 294        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F12      ; 276        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F13      ; 269        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 268        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F15      ; 262        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F17      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; F18      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 235        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 223        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ; 224        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G1       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; G3       ; 16         ; 2        ; HEX1[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G5       ; 12         ; 2        ; HEX2[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ; 11         ; 2        ; HEX2[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G7       ; 317        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G8       ; 313        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G11      ; 291        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G12      ; 277        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G15      ; 261        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 252        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 231        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G18      ; 232        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; G20      ; 233        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G21      ; 221        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 222        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H1       ; 24         ; 2        ; HEX0[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 25         ; 2        ; HEX0[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ; 27         ; 2        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H4       ; 17         ; 2        ; HEX1[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H5       ; 18         ; 2        ; HEX1[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H6       ; 19         ; 2        ; HEX1[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ; 318        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H8       ; 314        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H9       ; 300        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H10      ; 299        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H11      ; 290        ; 3        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H12      ; 274        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H13      ; 263        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H14      ; 257        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H15      ; 253        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 219        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H17      ; 226        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H18      ; 225        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H19      ; 214        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; H22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J1       ; 29         ; 2        ; HEX0[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 30         ; 2        ; HEX0[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J4       ; 28         ; 2        ; HEX3[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J6       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J7       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J9       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; J10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; J14      ; 258        ; 4        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J15      ; 220        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J16      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J17      ; 218        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J18      ; 217        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J19      ; 216        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J20      ; 213        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J21      ; 211        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; J22      ; 212        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K1       ; 37         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K2       ; 32         ; 2        ; #TCK                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K4       ; 36         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K5       ; 31         ; 2        ; #TDI                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K6       ; 33         ; 2        ; #TMS                                     ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; K7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; K19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K20      ; 215        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K21      ; 209        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; K22      ; 210        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L1       ; 38         ; 2        ; CLOCK_50                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L2       ; 39         ; 2        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L3       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L4       ; 40         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L5       ; 34         ; 2        ; #TDO                                     ; output ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 35         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L8       ; 26         ; 2        ; HEX3[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; L18      ; 208        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L19      ; 207        ; 5        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L20      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L21      ; 205        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; L22      ; 206        ; 5        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M1       ; 41         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M2       ; 42         ; 1        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M3       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M5       ; 43         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M6       ; 44         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M7       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M17      ; 198        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; M18      ; 202        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M19      ; 201        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; M20      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M21      ; 203        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; M22      ; 204        ; 6        ; GND+                                     ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; N1       ; 45         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N2       ; 46         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N3       ; 51         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N4       ; 52         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N5       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N6       ; 49         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N15      ; 194        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ; 197        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N18      ; 196        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 195        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N21      ; 199        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; N22      ; 200        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P1       ; 47         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P2       ; 48         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P3       ; 50         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P5       ; 55         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P6       ; 56         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P7       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P8       ; 95         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P9       ; 94         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ; 193        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P16      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P17      ; 186        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 187        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P19      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R1       ; 57         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R2       ; 58         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R4       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R5       ; 63         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R6       ; 64         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R7       ; 54         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R8       ; 53         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R9       ; 109        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R10      ; 108        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R11      ; 116        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R12      ; 134        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R13      ; 145        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R14      ; 150        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R15      ; 151        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R16      ; 155        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; R17      ; 177        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ; 184        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R19      ; 185        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R20      ; 192        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R21      ; 190        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R22      ; 191        ; 6        ; KEY[0]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T1       ; 59         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T2       ; 60         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T3       ; 69         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T4       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T5       ; 67         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T6       ; 68         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T7       ; 91         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T8       ; 90         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T11      ; 115        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T12      ; 131        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T15      ; 147        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T16      ; 156        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; T17      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T18      ; 171        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T21      ; 188        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T22      ; 189        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U1       ; 61         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U2       ; 62         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U3       ; 70         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U4       ; 80         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U6       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U7       ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U8       ; 92         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U9       ; 106        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U10      ; 107        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U11      ; 123        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U12      ; 124        ; 8        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; U13      ; 132        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U14      ; 146        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U15      ; 157        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U16      ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U18      ; 170        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U19      ; 172        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U20      ; 176        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U21      ; 182        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U22      ; 183        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V1       ; 65         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V2       ; 66         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V3       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V4       ; 81         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V5       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V6       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V7       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V8       ; 98         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V9       ; 101        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V10      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V11      ; 118        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ; 126        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; V13      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V14      ; 142        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V15      ; 158        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V16      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V18      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; V19      ; 166        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V20      ; 173        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V21      ; 180        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; V22      ; 181        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W1       ; 71         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W2       ; 72         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W3       ; 75         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W4       ; 76         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W5       ; 79         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W6       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W7       ; 99         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W8       ; 100        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W9       ; 105        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W10      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W11      ; 117        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W12      ; 125        ; 7        ; GND+                                     ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ; 141        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W15      ; 149        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W16      ; 160        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; W17      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W18      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; W19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W20      ; 167        ; 6        ; ~LVDS91p/nCEO~                           ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; Off          ;
; W21      ; 174        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; W22      ; 175        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y1       ; 73         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y2       ; 74         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y3       ; 77         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y4       ; 78         ; 1        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y5       ; 86         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y6       ; 87         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y7       ; 93         ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ; 104        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y10      ; 112        ; 8        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y11      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y12      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; Y13      ; 133        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y14      ; 148        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y16      ; 154        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y17      ; 159        ; 7        ; RESERVED_INPUT                           ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; Y18      ; 165        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y19      ; 168        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y20      ; 169        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y21      ; 178        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; Y22      ; 179        ; 6        ; RESERVED_INPUT                           ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                         ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                ; Library Name ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------+--------------+
; |fibo_circ                                ; 1496 (0)    ; 156 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 30   ; 0            ; 1340 (0)     ; 0 (0)             ; 156 (0)          ; |fibo_circ                                                                         ; work         ;
;    |7449:inst1|                           ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |fibo_circ|7449:inst1                                                              ;              ;
;    |7449:inst2|                           ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |fibo_circ|7449:inst2                                                              ;              ;
;    |7449:inst3|                           ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |fibo_circ|7449:inst3                                                              ;              ;
;    |7449:inst4|                           ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |fibo_circ|7449:inst4                                                              ;              ;
;    |CPU16_Fibo:inst|                      ; 1447 (1447) ; 135 (135)                 ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1312 (1312)  ; 0 (0)             ; 135 (135)        ; |fibo_circ|CPU16_Fibo:inst                                                         ;              ;
;       |altsyncram:mem_dados|              ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fibo_circ|CPU16_Fibo:inst|altsyncram:mem_dados                                    ;              ;
;          |altsyncram_0os:auto_generated|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fibo_circ|CPU16_Fibo:inst|altsyncram:mem_dados|altsyncram_0os:auto_generated      ;              ;
;       |altsyncram:mem_instrucoes|         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fibo_circ|CPU16_Fibo:inst|altsyncram:mem_instrucoes                               ;              ;
;          |altsyncram_8js:auto_generated|  ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 4096        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |fibo_circ|CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated ;              ;
;    |ct:inst6|                             ; 21 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (0)           ; |fibo_circ|ct:inst6                                                                ;              ;
;       |lpm_counter:lpm_counter_component| ; 21 (0)      ; 21 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (0)           ; |fibo_circ|ct:inst6|lpm_counter:lpm_counter_component                              ;              ;
;          |cntr_8mh:auto_generated|        ; 21 (21)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 21 (21)          ; |fibo_circ|ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated      ;              ;
+-------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------+
; Delay Chain Summary                                                               ;
+----------+----------+---------------+---------------+-----------------------+-----+
; Name     ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+----------+----------+---------------+---------------+-----------------------+-----+
; HEX0[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; KEY[0]   ; Input    ; (6) 4358 ps   ; (6) 4358 ps   ; --                    ; --  ;
; CLOCK_50 ; Input    ; (0) 325 ps    ; (0) 325 ps    ; --                    ; --  ;
+----------+----------+---------------+---------------+-----------------------+-----+


+---------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                  ;
+---------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                               ; Pad To Core Index ; Setting ;
+---------------------------------------------------+-------------------+---------+
; KEY[0]                                            ;                   ;         ;
;      - CPU16_Fibo:inst|register_A[0]              ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|register_B[0]              ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|register_C[0]              ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|register_D[0]              ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_out          ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|output_port[3]~0           ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|register_C[1]              ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|register_B[1]              ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|register_A[1]              ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|register_D[1]              ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_subt         ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_add          ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_or           ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_shr          ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_xor          ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_and          ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_in           ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_addi         ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_shl          ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_addR         ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_load         ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_pop2         ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_loadR2       ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.reset_pc             ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.fetch                ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|instruction_register[13]~0 ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.decode               ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|register_B[11]~9           ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|register_C[11]~9           ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|register_A[11]~12          ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|register_D[11]~9           ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_call         ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_push         ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_store        ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_storeR       ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_pop          ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_loadR        ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_return       ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_wait         ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_wait2        ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|time_counter[7]            ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|time_counter[6]            ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|time_counter[5]            ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|time_counter[4]            ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|time_counter[3]            ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|time_counter[2]            ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|time_counter[1]            ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|time_counter[0]            ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_return2      ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_jump         ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_jpos         ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_jneg         ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|state.execute_jzero        ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|program_counter[0]~4       ; 1                 ; 6       ;
;      - CPU16_Fibo:inst|stack_pointer[7]~0         ; 1                 ; 6       ;
; CLOCK_50                                          ;                   ;         ;
+---------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                          ; Location           ; Fan-Out ; Usage                      ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                      ; PIN_L1             ; 2       ; Clock                      ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                      ; PIN_L1             ; 20      ; Clock                      ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; CPU16_Fibo:inst|WideOr12                                                      ; LCCOMB_X20_Y14_N4  ; 16      ; Latch enable               ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; CPU16_Fibo:inst|WideOr9~0                                                     ; LCCOMB_X20_Y14_N24 ; 3       ; Write enable               ; no     ; --                   ; --               ; --                        ;
; CPU16_Fibo:inst|WideOr9~0                                                     ; LCCOMB_X20_Y14_N24 ; 16      ; Latch enable               ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; CPU16_Fibo:inst|instruction_register[13]~0                                    ; LCCOMB_X19_Y14_N22 ; 1       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU16_Fibo:inst|output_port[3]~0                                              ; LCCOMB_X15_Y16_N0  ; 16      ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU16_Fibo:inst|program_counter[0]~4                                          ; LCCOMB_X19_Y15_N26 ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU16_Fibo:inst|register_A[11]~21                                             ; LCCOMB_X20_Y22_N24 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU16_Fibo:inst|register_A[15]~22                                             ; LCCOMB_X20_Y22_N4  ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU16_Fibo:inst|register_A[3]~23                                              ; LCCOMB_X16_Y18_N4  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU16_Fibo:inst|register_B[11]~12                                             ; LCCOMB_X24_Y22_N4  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU16_Fibo:inst|register_B[15]~13                                             ; LCCOMB_X24_Y16_N14 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU16_Fibo:inst|register_B[3]~14                                              ; LCCOMB_X22_Y15_N12 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU16_Fibo:inst|register_C[11]~12                                             ; LCCOMB_X21_Y20_N24 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU16_Fibo:inst|register_C[15]~14                                             ; LCCOMB_X21_Y20_N10 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU16_Fibo:inst|register_C[3]~15                                              ; LCCOMB_X21_Y20_N4  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU16_Fibo:inst|register_D[11]~12                                             ; LCCOMB_X24_Y16_N20 ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU16_Fibo:inst|register_D[15]~13                                             ; LCCOMB_X24_Y16_N10 ; 2       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU16_Fibo:inst|register_D[3]~14                                              ; LCCOMB_X25_Y16_N4  ; 6       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU16_Fibo:inst|stack_pointer[7]~0                                            ; LCCOMB_X16_Y15_N0  ; 8       ; Clock enable               ; no     ; --                   ; --               ; --                        ;
; CPU16_Fibo:inst|state.execute_addR                                            ; LCFF_X20_Y14_N1    ; 16      ; Latch enable               ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; CPU16_Fibo:inst|state.reset_pc                                                ; LCFF_X15_Y16_N3    ; 21      ; Sync. load                 ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                        ; PIN_R22            ; 55      ; Async. clear, Clock enable ; no     ; --                   ; --               ; --                        ;
; ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[20] ; LCFF_X7_Y13_N21    ; 12      ; Clock                      ; no     ; --                   ; --               ; --                        ;
; ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[20] ; LCFF_X7_Y13_N21    ; 127     ; Clock                      ; yes    ; Global Clock         ; GCLK0            ; --                        ;
+-------------------------------------------------------------------------------+--------------------+---------+----------------------------+--------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                        ;
+-------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                          ; Location           ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                      ; PIN_L1             ; 20      ; Global Clock         ; GCLK2            ; --                        ;
; CPU16_Fibo:inst|WideOr12                                                      ; LCCOMB_X20_Y14_N4  ; 16      ; Global Clock         ; GCLK8            ; --                        ;
; CPU16_Fibo:inst|WideOr9~0                                                     ; LCCOMB_X20_Y14_N24 ; 16      ; Global Clock         ; GCLK1            ; --                        ;
; CPU16_Fibo:inst|state.execute_addR                                            ; LCFF_X20_Y14_N1    ; 16      ; Global Clock         ; GCLK10           ; --                        ;
; ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[20] ; LCFF_X7_Y13_N21    ; 127     ; Global Clock         ; GCLK0            ; --                        ;
+-------------------------------------------------------------------------------+--------------------+---------+----------------------+------------------+---------------------------+


+----------------------------------------------------+
; Non-Global High Fan-Out Signals                    ;
+------------------------------------------+---------+
; Name                                     ; Fan-Out ;
+------------------------------------------+---------+
; CPU16_Fibo:inst|instruction_register[1]  ; 181     ;
; CPU16_Fibo:inst|instruction_register[0]  ; 163     ;
; CPU16_Fibo:inst|instruction_register[2]  ; 85      ;
; CPU16_Fibo:inst|instruction_register[8]  ; 85      ;
; CPU16_Fibo:inst|instruction_register[9]  ; 82      ;
; CPU16_Fibo:inst|state.execute_addR       ; 70      ;
; CPU16_Fibo:inst|state.execute_addi       ; 69      ;
; CPU16_Fibo:inst|state.execute_subt       ; 69      ;
; CPU16_Fibo:inst|instruction_register[3]  ; 66      ;
; CPU16_Fibo:inst|state.execute_add        ; 65      ;
; CPU16_Fibo:inst|register_A[2]~5          ; 61      ;
; KEY[0]                                   ; 55      ;
; CPU16_Fibo:inst|ShiftRight2~0            ; 52      ;
; CPU16_Fibo:inst|state.execute_xor        ; 43      ;
; CPU16_Fibo:inst|state.execute_shl        ; 39      ;
; CPU16_Fibo:inst|state.execute_shr        ; 38      ;
; CPU16_Fibo:inst|register_A[2]~7          ; 36      ;
; CPU16_Fibo:inst|state.execute_or         ; 35      ;
; CPU16_Fibo:inst|ShiftLeft0~0             ; 26      ;
; CPU16_Fibo:inst|state.execute_and        ; 25      ;
; CPU16_Fibo:inst|instruction_register[4]  ; 25      ;
; CPU16_Fibo:inst|register_A[4]~4          ; 24      ;
; CPU16_Fibo:inst|instruction_register[10] ; 24      ;
; CPU16_Fibo:inst|instruction_register[11] ; 24      ;
; CPU16_Fibo:inst|instruction_register[12] ; 24      ;
; CPU16_Fibo:inst|state.execute_call       ; 22      ;
; CPU16_Fibo:inst|instruction_register[5]  ; 22      ;
; CPU16_Fibo:inst|instruction_register[6]  ; 22      ;
; CPU16_Fibo:inst|instruction_register[7]  ; 22      ;
; CPU16_Fibo:inst|state.reset_pc           ; 21      ;
; CPU16_Fibo:inst|register_A[10]~19        ; 17      ;
; CPU16_Fibo:inst|register_A[4]~16         ; 17      ;
; CPU16_Fibo:inst|register_A[0]            ; 17      ;
; CPU16_Fibo:inst|register_C[0]            ; 17      ;
; CPU16_Fibo:inst|register_B[0]            ; 17      ;
; CPU16_Fibo:inst|state.execute_return2    ; 16      ;
; CPU16_Fibo:inst|Selector88~0             ; 16      ;
; CPU16_Fibo:inst|register_A[10]~20        ; 16      ;
; CPU16_Fibo:inst|register_A[10]~18        ; 16      ;
; CPU16_Fibo:inst|register_A[4]~17         ; 16      ;
; CPU16_Fibo:inst|register_A[4]~15         ; 16      ;
; CPU16_Fibo:inst|register_D[1]            ; 16      ;
; CPU16_Fibo:inst|register_A[1]            ; 16      ;
; CPU16_Fibo:inst|register_B[1]            ; 16      ;
; CPU16_Fibo:inst|register_C[1]            ; 16      ;
; CPU16_Fibo:inst|output_port[3]~0         ; 16      ;
; CPU16_Fibo:inst|register_D[0]            ; 16      ;
; CPU16_Fibo:inst|Decoder2~2               ; 14      ;
; CPU16_Fibo:inst|Decoder2~1               ; 14      ;
; CPU16_Fibo:inst|Decoder2~0               ; 14      ;
+------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------+-------------+
; Name                                                                               ; Type ; Mode        ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF           ; Location    ;
+------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------+-------------+
; CPU16_Fibo:inst|altsyncram:mem_dados|altsyncram_0os:auto_generated|ALTSYNCRAM      ; AUTO ; Single Port ; Single Clock ; 256          ; 16           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 4096 ; 256                         ; 16                          ; --                          ; --                          ; 4096                ; 1    ; data.mif      ; M4K_X17_Y16 ;
; CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; Dual Clocks  ; 256          ; 16           ; --           ; --           ; yes                    ; yes                     ; --                     ; --                      ; 4096 ; 256                         ; 16                          ; --                          ; --                          ; 4096                ; 1    ; fibonacci.mif ; M4K_X17_Y15 ;
+------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+---------------+-------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------+
; Interconnect Usage Summary                          ;
+----------------------------+------------------------+
; Interconnect Resource Type ; Usage                  ;
+----------------------------+------------------------+
; Block interconnects        ; 2,800 / 54,004 ( 5 % ) ;
; C16 interconnects          ; 9 / 2,100 ( < 1 % )    ;
; C4 interconnects           ; 1,618 / 36,000 ( 4 % ) ;
; Direct links               ; 170 / 54,004 ( < 1 % ) ;
; Global clocks              ; 5 / 16 ( 31 % )        ;
; Local interconnects        ; 762 / 18,752 ( 4 % )   ;
; R24 interconnects          ; 30 / 1,900 ( 2 % )     ;
; R4 interconnects           ; 2,005 / 46,920 ( 4 % ) ;
+----------------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 12.68) ; Number of LABs  (Total = 118) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 17                            ;
; 2                                           ; 0                             ;
; 3                                           ; 1                             ;
; 4                                           ; 1                             ;
; 5                                           ; 0                             ;
; 6                                           ; 0                             ;
; 7                                           ; 0                             ;
; 8                                           ; 0                             ;
; 9                                           ; 2                             ;
; 10                                          ; 3                             ;
; 11                                          ; 6                             ;
; 12                                          ; 6                             ;
; 13                                          ; 3                             ;
; 14                                          ; 6                             ;
; 15                                          ; 5                             ;
; 16                                          ; 68                            ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.96) ; Number of LABs  (Total = 118) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 2                             ;
; 1 Clock                            ; 59                            ;
; 1 Clock enable                     ; 39                            ;
; 1 Sync. load                       ; 1                             ;
; 2 Clock enables                    ; 10                            ;
; 2 Clocks                           ; 2                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 13.94) ; Number of LABs  (Total = 118) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 17                            ;
; 2                                            ; 0                             ;
; 3                                            ; 1                             ;
; 4                                            ; 1                             ;
; 5                                            ; 0                             ;
; 6                                            ; 0                             ;
; 7                                            ; 0                             ;
; 8                                            ; 0                             ;
; 9                                            ; 1                             ;
; 10                                           ; 0                             ;
; 11                                           ; 0                             ;
; 12                                           ; 6                             ;
; 13                                           ; 6                             ;
; 14                                           ; 4                             ;
; 15                                           ; 3                             ;
; 16                                           ; 43                            ;
; 17                                           ; 20                            ;
; 18                                           ; 6                             ;
; 19                                           ; 0                             ;
; 20                                           ; 5                             ;
; 21                                           ; 1                             ;
; 22                                           ; 1                             ;
; 23                                           ; 0                             ;
; 24                                           ; 1                             ;
; 25                                           ; 0                             ;
; 26                                           ; 0                             ;
; 27                                           ; 0                             ;
; 28                                           ; 0                             ;
; 29                                           ; 2                             ;
+----------------------------------------------+-------------------------------+


+---------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                         ;
+-------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 7.52) ; Number of LABs  (Total = 118) ;
+-------------------------------------------------+-------------------------------+
; 0                                               ; 1                             ;
; 1                                               ; 18                            ;
; 2                                               ; 4                             ;
; 3                                               ; 9                             ;
; 4                                               ; 13                            ;
; 5                                               ; 6                             ;
; 6                                               ; 7                             ;
; 7                                               ; 7                             ;
; 8                                               ; 7                             ;
; 9                                               ; 5                             ;
; 10                                              ; 6                             ;
; 11                                              ; 5                             ;
; 12                                              ; 5                             ;
; 13                                              ; 3                             ;
; 14                                              ; 2                             ;
; 15                                              ; 2                             ;
; 16                                              ; 18                            ;
+-------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 22.36) ; Number of LABs  (Total = 118) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 1                             ;
; 2                                            ; 16                            ;
; 3                                            ; 2                             ;
; 4                                            ; 2                             ;
; 5                                            ; 1                             ;
; 6                                            ; 0                             ;
; 7                                            ; 0                             ;
; 8                                            ; 0                             ;
; 9                                            ; 0                             ;
; 10                                           ; 0                             ;
; 11                                           ; 1                             ;
; 12                                           ; 0                             ;
; 13                                           ; 2                             ;
; 14                                           ; 1                             ;
; 15                                           ; 0                             ;
; 16                                           ; 2                             ;
; 17                                           ; 1                             ;
; 18                                           ; 2                             ;
; 19                                           ; 3                             ;
; 20                                           ; 4                             ;
; 21                                           ; 3                             ;
; 22                                           ; 6                             ;
; 23                                           ; 0                             ;
; 24                                           ; 8                             ;
; 25                                           ; 1                             ;
; 26                                           ; 1                             ;
; 27                                           ; 2                             ;
; 28                                           ; 2                             ;
; 29                                           ; 3                             ;
; 30                                           ; 4                             ;
; 31                                           ; 42                            ;
; 32                                           ; 8                             ;
+----------------------------------------------+-------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; As output driving ground ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As input tri-stated      ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing                      ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
; CLOCK_50        ; CLOCK_50             ; 2.90336           ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jun 29 12:52:08 2011
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off CPU16 -c CPU16
Info: Selected device EP2C20F484C7 for design "CPU16"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Info: Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info: Atom "CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info: Atom "CPU16_Fibo:inst|altsyncram:mem_instrucoes|altsyncram_8js:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature.
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C15AF484C7 is compatible
    Info: Device EP2C35F484C7 is compatible
    Info: Device EP2C50F484C7 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location C4
    Info: Pin ~nCSO~ is reserved at location C3
    Info: Pin ~LVDS91p/nCEO~ is reserved at location W20
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Timing-driven compilation is using the Classic Timing Analyzer
Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time.
Info: Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|counter_reg_bit1a[20]
Info: Automatically promoted node ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[20] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|counter_comb_bita20
        Info: Destination node CPU16_Fibo:inst|state.execute_addR
        Info: Destination node CPU16_Fibo:inst|state.decode
        Info: Destination node CPU16_Fibo:inst|state.execute_call
        Info: Destination node CPU16_Fibo:inst|state.execute_push
        Info: Destination node CPU16_Fibo:inst|state.execute_store
        Info: Destination node CPU16_Fibo:inst|state.execute_storeR
        Info: Destination node CPU16_Fibo:inst|state.execute_pop
        Info: Destination node CPU16_Fibo:inst|state.execute_loadR
        Info: Destination node CPU16_Fibo:inst|state.execute_return
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node CPU16_Fibo:inst|state.execute_addR 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node CPU16_Fibo:inst|WideOr3~1
        Info: Destination node CPU16_Fibo:inst|Selector68~8
        Info: Destination node CPU16_Fibo:inst|Selector84~7
        Info: Destination node CPU16_Fibo:inst|Selector52~7
        Info: Destination node CPU16_Fibo:inst|Selector100~6
        Info: Destination node CPU16_Fibo:inst|Selector83~9
        Info: Destination node CPU16_Fibo:inst|Selector83~14
        Info: Destination node CPU16_Fibo:inst|Selector67~10
        Info: Destination node CPU16_Fibo:inst|Selector51~10
        Info: Destination node CPU16_Fibo:inst|Selector99~10
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node CPU16_Fibo:inst|WideOr12 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node CPU16_Fibo:inst|WideOr9~0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node CPU16_Fibo:inst|altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a1
        Info: Destination node CPU16_Fibo:inst|altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0
        Info: Destination node CPU16_Fibo:inst|altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a3
        Info: Destination node CPU16_Fibo:inst|altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a2
        Info: Destination node CPU16_Fibo:inst|altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a5
        Info: Destination node CPU16_Fibo:inst|altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a4
        Info: Destination node CPU16_Fibo:inst|altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a7
        Info: Destination node CPU16_Fibo:inst|altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a6
        Info: Destination node CPU16_Fibo:inst|altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a9
        Info: Destination node CPU16_Fibo:inst|altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a8
        Info: Non-global destination nodes limited to 10 nodes
Info: Starting register packing
Extra Info: Performing register packing on registers with non-logic cell location assignments
Extra Info: Completed register packing on registers with non-logic cell location assignments
Extra Info: Started Fast Input/Output/OE register processing
Extra Info: Finished Fast Input/Output/OE register processing
Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density
Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks
Info: Finished register packing
    Extra Info: Packed 16 registers into blocks of type EC
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "AUD_ADCDAT" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_ADCLRCK" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_BCLK" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_DACDAT" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_DACLRCK" is assigned to location or region, but does not exist in design
    Warning: Node "AUD_XCK" is assigned to location or region, but does not exist in design
    Warning: Node "CLOCK_24[0]" is assigned to location or region, but does not exist in design
    Warning: Node "CLOCK_24[1]" is assigned to location or region, but does not exist in design
    Warning: Node "CLOCK_27[0]" is assigned to location or region, but does not exist in design
    Warning: Node "CLOCK_27[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_BA_0" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_BA_1" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CAS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CKE" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_CS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_LDQM" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_RAS_N" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_UDQM" is assigned to location or region, but does not exist in design
    Warning: Node "DRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "EXT_CLOCK" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[18]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[19]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[20]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[21]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_CE_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "FL_OE_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_RST_N" is assigned to location or region, but does not exist in design
    Warning: Node "FL_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[10]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[11]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[12]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[13]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[14]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[15]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[16]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[17]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[18]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[19]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[20]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[21]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[22]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[23]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[24]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[25]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[26]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[27]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[28]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[29]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[2]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[30]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[31]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[32]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[33]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[34]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[35]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[3]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[4]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[5]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[6]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[7]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[8]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_0[9]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[0]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[10]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[11]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[12]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[13]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[14]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[15]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[16]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[17]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[18]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[19]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[1]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[20]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[21]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[22]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[23]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[24]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[25]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[26]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[27]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[28]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[29]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[2]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[30]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[31]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[32]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[33]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[34]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[35]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[3]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[4]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[5]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[6]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[7]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[8]" is assigned to location or region, but does not exist in design
    Warning: Node "GPIO_1[9]" is assigned to location or region, but does not exist in design
    Warning: Node "I2C_SCLK" is assigned to location or region, but does not exist in design
    Warning: Node "I2C_SDAT" is assigned to location or region, but does not exist in design
    Warning: Node "KEY[1]" is assigned to location or region, but does not exist in design
    Warning: Node "KEY[2]" is assigned to location or region, but does not exist in design
    Warning: Node "KEY[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[0]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[1]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[2]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[4]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[5]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[6]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDG[7]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "LEDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_CLK" is assigned to location or region, but does not exist in design
    Warning: Node "PS2_DAT" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[10]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[11]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[12]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[13]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[14]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[15]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[16]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[17]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_ADDR[9]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_CE_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[10]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[11]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[12]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[13]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[14]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[15]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_DQ[9]" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_LB_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_OE_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_UB_N" is assigned to location or region, but does not exist in design
    Warning: Node "SRAM_WE_N" is assigned to location or region, but does not exist in design
    Warning: Node "SW[0]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[1]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[2]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[3]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[4]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[5]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[6]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[7]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[8]" is assigned to location or region, but does not exist in design
    Warning: Node "SW[9]" is assigned to location or region, but does not exist in design
    Warning: Node "TCK" is assigned to location or region, but does not exist in design
    Warning: Node "TCS" is assigned to location or region, but does not exist in design
    Warning: Node "TDI" is assigned to location or region, but does not exist in design
    Warning: Node "TDO" is assigned to location or region, but does not exist in design
    Warning: Node "UART_RXD" is assigned to location or region, but does not exist in design
    Warning: Node "UART_TXD" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[0]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[1]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[2]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_B[3]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[0]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[1]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[2]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_G[3]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_HS" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[0]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[1]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[2]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_R[3]" is assigned to location or region, but does not exist in design
    Warning: Node "VGA_VS" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:02
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:01
Info: Estimated most critical path is memory to register delay of 11.731 ns
    Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X17_Y16; Fanout = 1; MEM Node = 'CPU16_Fibo:inst|altsyncram:mem_dados|altsyncram_0os:auto_generated|ram_block1a0~porta_address_reg7'
    Info: 2: + IC(0.000 ns) + CELL(3.377 ns) = 3.377 ns; Loc. = M4K_X17_Y16; Fanout = 13; MEM Node = 'CPU16_Fibo:inst|altsyncram:mem_dados|altsyncram_0os:auto_generated|q_a[0]'
    Info: 3: + IC(1.350 ns) + CELL(0.517 ns) = 5.244 ns; Loc. = LAB_X19_Y20; Fanout = 2; COMB Node = 'CPU16_Fibo:inst|Add1~1'
    Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 5.324 ns; Loc. = LAB_X19_Y20; Fanout = 2; COMB Node = 'CPU16_Fibo:inst|Add1~3'
    Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 5.404 ns; Loc. = LAB_X19_Y20; Fanout = 2; COMB Node = 'CPU16_Fibo:inst|Add1~5'
    Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 5.484 ns; Loc. = LAB_X19_Y20; Fanout = 2; COMB Node = 'CPU16_Fibo:inst|Add1~7'
    Info: 7: + IC(0.000 ns) + CELL(0.458 ns) = 5.942 ns; Loc. = LAB_X19_Y20; Fanout = 1; COMB Node = 'CPU16_Fibo:inst|Add1~8'
    Info: 8: + IC(1.713 ns) + CELL(0.178 ns) = 7.833 ns; Loc. = LAB_X27_Y19; Fanout = 1; COMB Node = 'CPU16_Fibo:inst|Selector48~5'
    Info: 9: + IC(0.670 ns) + CELL(0.545 ns) = 9.048 ns; Loc. = LAB_X25_Y19; Fanout = 1; COMB Node = 'CPU16_Fibo:inst|Selector48~6'
    Info: 10: + IC(1.733 ns) + CELL(0.178 ns) = 10.959 ns; Loc. = LAB_X18_Y22; Fanout = 1; COMB Node = 'CPU16_Fibo:inst|Selector48~7'
    Info: 11: + IC(0.354 ns) + CELL(0.322 ns) = 11.635 ns; Loc. = LAB_X18_Y22; Fanout = 1; COMB Node = 'CPU16_Fibo:inst|Selector48~8'
    Info: 12: + IC(0.000 ns) + CELL(0.096 ns) = 11.731 ns; Loc. = LAB_X18_Y22; Fanout = 17; REG Node = 'CPU16_Fibo:inst|register_A[4]'
    Info: Total cell delay = 5.911 ns ( 50.39 % )
    Info: Total interconnect delay = 5.820 ns ( 49.61 % )
Info: Fitter routing operations beginning
Info: Average interconnect usage is 3% of the available device resources
    Info: Peak interconnect usage is 20% of the available device resources in the region that extends from location X12_Y14 to location X24_Y27
Info: Fitter routing operations ending: elapsed time is 00:00:01
Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info: Optimizations that may affect the design's routability were skipped
    Info: Optimizations that may affect the design's timing were skipped
Info: Started post-fitting delay annotation
Warning: Found 28 output pins without output pin load capacitance assignment
    Info: Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Quartus II Fitter was successful. 0 errors, 253 warnings
    Info: Peak virtual memory: 249 megabytes
    Info: Processing ended: Wed Jun 29 12:52:23 2011
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:07


