Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Sat Jan 31 20:52:31 2026
| Host         : gondor running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_design_analysis -file ./report/cpu_design_analysis_routed.rpt
| Design       : bd_0_wrapper
| Device       : xc7z020
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. Initial Estimated Router Congestion Reporting
5. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+----------------------------------------------------------------------------+
|      Characteristics      |                                   Path #1                                  |
+---------------------------+----------------------------------------------------------------------------+
| Requirement               | 10.000                                                                     |
| Path Delay                | 7.746                                                                      |
| Logic Delay               | 1.430(19%)                                                                 |
| Net Delay                 | 6.316(81%)                                                                 |
| Clock Skew                | -0.049                                                                     |
| Slack                     | 1.741                                                                      |
| Clock Uncertainty         | 0.035                                                                      |
| Clock Pair Classification | Timed                                                                      |
| Clock Delay Group         | Same Clock                                                                 |
| Logic Levels              | 6                                                                          |
| Routes                    | 7                                                                          |
| Logical Path              | FDRE/C-(6)-LUT6-(13)-LUT5-(4)-LUT4-(1)-LUT6-(3)-LUT5-(33)-LUT5-(32)-FDRE/R |
| Start Point Clock         | ap_clk                                                                     |
| End Point Clock           | ap_clk                                                                     |
| DSP Block                 | None                                                                       |
| RAM Registers             | None-None                                                                  |
| IO Crossings              | 0                                                                          |
| Config Crossings          | 0                                                                          |
| SLR Crossings             | 0                                                                          |
| PBlocks                   | 0                                                                          |
| High Fanout               | 33                                                                         |
| ASYNC REG                 | 0                                                                          |
| Dont Touch                | 0                                                                          |
| Mark Debug                | 0                                                                          |
| Start Point Pin Primitive | FDRE/C                                                                     |
| End Point Pin Primitive   | FDRE/R                                                                     |
| Start Point Pin           | funcx_reg_1226_reg[9]/C                                                    |
| End Point Pin             | pc_fu_172_reg[0]/R                                                         |
+---------------------------+----------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (308, 299)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+----+----+-----+----+-----+-----+----+----+---+----+
| End Point Clock | Requirement |  0  |  1 |  2 |  3  |  4 |  5  |  6  |  7 |  8 | 9 | 10 |
+-----------------+-------------+-----+----+----+-----+----+-----+-----+----+----+---+----+
| ap_clk          | 10.000ns    | 356 | 53 | 53 | 145 | 51 | 154 | 111 | 31 | 34 | 8 |  4 |
+-----------------+-------------+-----+----+----+-----+----+-----+-----+----+----+---+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Congestion | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No congestion windows are found above level 5


4. Initial Estimated Router Congestion Reporting
------------------------------------------------

+-----------+------+-------+------------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Percentage Tiles | Window | Combined LUTs | Avg LUT Inputs | LUT | LUTRAM | Flop | MUXF | RAMB | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+------------------+--------+---------------+----------------+-----+--------+------+------+------+-----+-------+-----+------------+
* No initial estimated congestion windows are found above level 5


5. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


