module  pdu(
  input clk,
  input rst,

  //Ñ¡ï¿½ï¿½CPUï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê½;
  input run, 
  input step,
  output clk_cpu,

  //ï¿½ï¿½ï¿½ï¿½switchï¿½Ä¶Ë¿ï¿½
  input valid,
  input [4:0] in,

  //ï¿½ï¿½ï¿½ledï¿½ï¿½segï¿½Ä¶Ë¿ï¿½ 
  output [1:0] check,  //led6-5:ï¿½é¿´ï¿½ï¿½ï¿½ï¿½
  output [7:0] out0,   //led4-0
  output [2:0] an,     //8ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?
  output [3:0] seg,
 output ready,        //led7

  //IO_BUS
  input [7:0] io_addr,
  input [31:0] io_dout,
  input io_we,
  output [31:0] io_din,

  //Debug_BUS
  output reg[7:0] m_rf_addr,
  input [31:0] rf_data,
  input [31:0] m_data,

  //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ë®ï¿½ß¼Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ô½Ó¿ï¿½
  input [31:0] pcin, pc, pcd, pce,
  input [31:0] ir, imm, mdr,
  input [31:0] a, b, y, bm, yw,
  input [4:0]  rd, rdm, rdw,
  input [31:0] ctrl, ctrlm, ctrlw    
);

reg [4:0] in_r, in_2r;    //Í¬ï¿½ï¿½ï¿½â²¿ï¿½ï¿½ï¿½ï¿½ï¿½Ã£ï¿½Îªï¿½Åºï¿½inï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½ï¿½Ä´ï¿½ï¿½ï¿½
reg run_r, step_r, step_2r, valid_r, valid_2r;
wire step_p, valid_pn;    //È¡ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½
wire pre_pn,next_pn;      //ï¿½ï¿½ï¿½ï¿½È¡ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½

reg clk_cpu_r;      //ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½CPUÊ±ï¿½ï¿½
//reg [4:0] out0_r;   //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ë¿ï¿½
reg [7:0] out0_r;
reg [31:0] out1_r;
reg ready_r;
reg [19:0] cnt;     //Ë¢ï¿½Â¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ë¢ï¿½ï¿½Æµï¿½ï¿½Ô¼Îª95Hz
reg [1:0] check_r;  //ï¿½é¿´ï¿½ï¿½Ï¢ï¿½ï¿½ï¿½ï¿½, 00-ï¿½ï¿½ï¿½Ð½ï¿½ï¿½ï¿½ï¿?01-ï¿½Ä´ï¿½ï¿½ï¿½ï¿½Ñ£ï¿½10-ï¿½æ´¢ï¿½ï¿½ï¿½ï¿½11-plr

reg [7:0] io_din_a; //_aï¿½ï¿½Ê¾Îªï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½alwaysï¿½ï¿½ï¿½ï¿½Òªï¿½ï¿½ï¿½ï¿½Ä£ï¿½ï¿½ï¿½Í?
reg [4:0] out0_a;
reg [31:0] out1_a;
reg [3:0] seg_a;

//ï¿½ï¿½ï¿½ï¿½pre,nextÈ¡ï¿½ï¿½ï¿½Ø¼ï¿½ï¿½ï¿½ï¿½ï¿½
reg [4:0] cnt_m_rf;     //ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ÑºÍ´æ´¢ï¿½ï¿½ï¿½ï¿½Ö·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
reg [1:0] cnt_ah_plr;   //ï¿½ï¿½Ë®ï¿½ß¼Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Î»ï¿½ï¿½Ö·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
reg [2:0] cnt_al_plr;   //ï¿½ï¿½Ë®ï¿½ß¼Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Î»ï¿½ï¿½Ö·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½

//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ë®ï¿½ß¼Ä´ï¿½ï¿½ï¿½ï¿½ï¿½Ö·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ñ¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
wire [4:0] addr_plr ;  
reg [31:0] plr_data;   

assign clk_cpu = clk_cpu_r;
assign io_din = io_din_a;
assign check = check_r;
assign out0 = out0_r;
assign ready = ready_r;
assign seg = seg_a;
assign an = cnt[19:17];
assign step_p = step_r & ~step_2r;     //È¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
assign valid_pn = valid_r ^ valid_2r;  //È¡ï¿½ï¿½ï¿½ï¿½ï¿½Ø»ï¿½ï¿½Â½ï¿½ï¿½ï¿½
assign pre_pn =in_r[1] ^in_2r[1];      //ï¿½ï¿½ï¿½ï¿½preÈ¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Â½ï¿½ï¿½ï¿½ï¿½Åºï¿½
assign next_pn =in_r[0] ^in_2r[0];     //ï¿½ï¿½ï¿½ï¿½nextÈ¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Â½ï¿½ï¿½ï¿½ï¿½Åºï¿½

//Í¬ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Åºï¿½
always @(posedge clk) begin
  run_r <= run;
  step_r <= step;
  step_2r <= step_r;
  valid_r <= valid;
  valid_2r <= valid_r;
  in_r <= in;   
  in_2r <= in_r;        //Îªï¿½Åºï¿½inï¿½ï¿½ï¿½ï¿½Ò»ï¿½ï¿½ï¿½Ä´ï¿½ï¿½ï¿½
end

//CPUï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê½
always @(posedge clk, posedge rst) begin
  if(rst)
    clk_cpu_r <= 0;
  else if (run_r)
    clk_cpu_r <= ~clk_cpu_r;
  else
    clk_cpu_r <= step_p;
end

//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ë¿ï¿?
always @* begin
  case (io_addr)
    8'h0c: io_din_a = {{27{1'b0}}, in_r};
    8'h10: io_din_a = {{31{1'b0}}, valid_r};
    default: io_din_a = 32'h0000_0000;
  endcase
end

//Ð´ï¿½ï¿½ï¿½ï¿½Ë¿ï¿?
always @(posedge clk, posedge rst) begin
if (rst) begin
  out0_r <= 8'h1f;
  out1_r <= 32'h1234_5678;
  ready_r <= 1'b1;
end
else if (io_we)
  case (io_addr)
    8'h00: out0_r <= io_dout[7:0];
    8'h04: ready_r <= io_dout[0];
    8'h08: out1_r <= io_dout;
    default: ;
  endcase
end

//ï¿½ï¿½ï¿½Ó¼Ä´ï¿½ï¿½ï¿½ï¿½ÑºÍ´æ´¢ï¿½ï¿½ï¿½ï¿½Ö·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½pre,nextï¿½ï¿½ï¿½Ø¼ï¿½ï¿½ï¿½Ê¹ï¿½ï¿½
always @(posedge clk, posedge rst) begin
  if (rst) cnt_m_rf <= 5'b0_0000;
  else if (step_p)
	cnt_m_rf <= 5'b0_0000;
  else if (next_pn)
	cnt_m_rf <= cnt_m_rf + 5'b0_0001;
  else if (pre_pn)
	cnt_m_rf <= cnt_m_rf - 5'b0_0001;
end

//ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ë®ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ï¿½Ö·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ë®ï¿½ß¼Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Î»ï¿½ï¿½Ö·ï¿½ï¿½ï¿½ï¿½preï¿½ï¿½ï¿½Ø¼ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Î»ï¿½ï¿½Ö·ï¿½ï¿½ï¿½ï¿½nextï¿½ï¿½ï¿½Ø¼ï¿½ï¿½ï¿½
always @(posedge clk, posedge rst) begin
  if (rst) cnt_ah_plr <= 2'b00;
  else if (step_p)
    cnt_ah_plr <= 2'b00;
  else if (pre_pn)
	cnt_ah_plr <= cnt_ah_plr + 2'b01;
end

always @(posedge clk, posedge rst) begin
  if (rst) cnt_al_plr <= 3'b000;
  else if (step_p)
	cnt_al_plr <= 3'b000;
  else if (next_pn)
	if (cnt_ah_plr==2'b01)
		if (cnt_al_plr == 3'b101)
			cnt_al_plr <= 3'b000;
		else cnt_al_plr <= cnt_al_plr + 3'b001;
	else begin
		cnt_al_plr [2] = 1'b0;
		cnt_al_plr [1:0] <= cnt_al_plr[1:0] + 2'b01; 
	end
end

assign  addr_plr = {cnt_ah_plr,cnt_al_plr};  //ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ë®ï¿½ß¼Ä´ï¿½ï¿½ï¿½ï¿½ï¿½Ö·

//ï¿½Ä´ï¿½ï¿½ï¿½ï¿½ÑºÍ´æ´¢ï¿½ï¿½ï¿½ï¿½Ö·ï¿½ï¿½ï¿½Ñ¡ï¿½ï¿?
always @(*) begin
  case (check_r[1])
    1'b0: 
	  m_rf_addr = {3'b000,cnt_m_rf};
    1'b1:
	  m_rf_addr = {in_r[4:2],cnt_m_rf};   
  endcase
end

//ï¿½ï¿½Ë®ï¿½ß¼Ä´ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ñ¡ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½
always @(*)begin
  case (cnt_ah_plr)
  //PC/IF/ID
  2'b00:
      case (cnt_al_plr[1:0])
      2'b00: plr_data = pc;
      2'b01: plr_data = pcd;
      2'b10: plr_data = ir;
      2'b11: plr_data = pcin;
      endcase
   //ID/EX 
   2'b01:
   begin
      case (cnt_al_plr)
      3'b000: plr_data = pce;
      3'b001: plr_data = a;
      3'b010: plr_data = b;
      3'b011: plr_data = imm;
      3'b100: plr_data = {{27{1'b0}},rd};
      3'b101: plr_data = ctrl;
      default: plr_data = pce;
      endcase
    end
    //EX/MEM
    2'b10:
      case (cnt_al_plr[1:0])
      2'b00: plr_data = y;
      2'b01: plr_data = bm;
      2'b10: plr_data = {{27{1'b0}},rdm};
      2'b11: plr_data = ctrlm;
      endcase
    //MEM/WB
    2'b11:
      case (cnt_al_plr[1:0])
      2'b00: plr_data = yw;
      2'b01: plr_data = mdr;
      2'b10: plr_data = {{27{1'b0}},rdw};
      2'b11: plr_data = ctrlw;
      endcase
    endcase
end

//LEDï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ü²é¿´ï¿½ï¿½ï¿½ï¿?
always @(posedge clk, posedge rst) begin
if(rst)
    check_r <= 2'b00;            
  else if(run_r)
    check_r <= 2'b00;
  else if (step_p)
    check_r <= 2'b00;
  else if (valid_pn)
    check_r <= check - 2'b01;
end

//LEDï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¾ï¿½ï¿½ï¿½ï¿?
always @(*)begin
  case (check_r)
    2'b00: begin
      out0_a = out0_r[4:0];
      out1_a = out1_r;
    end
    2'b01: begin
      out0_a = cnt_m_rf;
      out1_a = rf_data;
    end
    2'b10: begin
      out0_a = cnt_m_rf;
      out1_a = m_data;
    end
    2'b11: begin
      out0_a = addr_plr;
      out1_a = plr_data;    //ï¿½ï¿½ï¿½ï¿½Îªï¿½ï¿½Ë®ï¿½ß¼Ä´ï¿½ï¿½ï¿½ï¿½ï¿½Ö·ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½Ê¾
    end
  endcase
end

//É¨ï¿½ï¿½ï¿½ï¿½ï¿½ï¿½ï¿?
always @(posedge clk, posedge rst) begin
  if (rst) cnt <= 20'h0_0000;
  else cnt <= cnt + 20'h0_0001;
end

always @* begin
  case (an)
    3'd0: seg_a = out1_a[3:0];
    3'd1: seg_a = out1_a[7:4];
    3'd2: seg_a = out1_a[11:8];
    3'd3: seg_a = out1_a[15:12];
    3'd4: seg_a = out1_a[19:16];
    3'd5: seg_a = out1_a[23:20];
    3'd6: seg_a = out1_a[27:24];
    3'd7: seg_a = out1_a[31:28];
    default: ;
  endcase
end

endmodule
