// Copyright (C) 2025  Altera Corporation. All rights reserved.
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and any partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, the Altera Quartus Prime License Agreement,
// the Altera IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Altera and sold by Altera or its authorized distributors.  Please
// refer to the Altera Software License Subscription Agreements 
// on the Quartus Prime software download page.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition"

// DATE "12/09/2025 13:49:51"

// 
// Device: Altera 5CEFA7F27C6 Package FBGA672
// 

// 
// This Verilog file should be used for Questa Intel FPGA (Verilog) only
// 

`timescale 1 ps/ 1 ps

module FPU_top (
	i_clk,
	i_rst_n,
	i_32_a,
	i_32_b,
	o_32_s);
input 	i_clk;
input 	i_rst_n;
input 	[15:0] i_32_a;
input 	[15:0] i_32_b;
output 	[15:0] o_32_s;

// Design Ports Information
// o_32_s[0]	=>  Location: PIN_AC14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_32_s[1]	=>  Location: PIN_U12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_32_s[2]	=>  Location: PIN_AB15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_32_s[3]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_32_s[4]	=>  Location: PIN_AF11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_32_s[5]	=>  Location: PIN_AF12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_32_s[6]	=>  Location: PIN_AC13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_32_s[7]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_32_s[8]	=>  Location: PIN_AE14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_32_s[9]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_32_s[10]	=>  Location: PIN_V15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_32_s[11]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_32_s[12]	=>  Location: PIN_AF22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_32_s[13]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_32_s[14]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// o_32_s[15]	=>  Location: PIN_AD12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_clk	=>  Location: PIN_T22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_rst_n	=>  Location: PIN_AB16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_a[15]	=>  Location: PIN_T17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_b[15]	=>  Location: PIN_AE20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_a[14]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_b[14]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_a[8]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_b[8]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_a[7]	=>  Location: PIN_V12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_b[7]	=>  Location: PIN_Y14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_a[9]	=>  Location: PIN_AD16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_b[9]	=>  Location: PIN_AC15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_a[10]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_b[10]	=>  Location: PIN_U17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_a[11]	=>  Location: PIN_AE11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_b[11]	=>  Location: PIN_AE10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_a[12]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_b[12]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_a[13]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_b[13]	=>  Location: PIN_AD18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_a[0]	=>  Location: PIN_AD13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_b[0]	=>  Location: PIN_AE21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_b[5]	=>  Location: PIN_V14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_a[5]	=>  Location: PIN_U14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_b[6]	=>  Location: PIN_Y13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_a[6]	=>  Location: PIN_AF13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_b[3]	=>  Location: PIN_AE13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_a[3]	=>  Location: PIN_AD10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_b[4]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_a[4]	=>  Location: PIN_V13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_b[1]	=>  Location: PIN_AD11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_a[1]	=>  Location: PIN_W12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_b[2]	=>  Location: PIN_W13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// i_32_a[2]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \i_clk~input_o ;
wire \i_clk~inputCLKENA0_outclk ;
wire \i_32_b[0]~input_o ;
wire \i_rst_n~input_o ;
wire \i_32_a[0]~input_o ;
wire \i_32_b[14]~input_o ;
wire \i_32_b[13]~input_o ;
wire \i_32_a[14]~input_o ;
wire \i_32_a[13]~input_o ;
wire \i_32_a[11]~input_o ;
wire \i_32_a[12]~input_o ;
wire \i_32_b[12]~input_o ;
wire \i_32_b[11]~input_o ;
wire \DUT|COMP_EXP_UNIT|o_less~5_combout ;
wire \DUT|COMP_EXP_UNIT|o_less~6_combout ;
wire \i_32_b[9]~input_o ;
wire \i_32_b[10]~input_o ;
wire \i_32_a[9]~input_o ;
wire \i_32_a[10]~input_o ;
wire \DUT|COMP_EXP_UNIT|o_less~2_combout ;
wire \DUT|COMP_EXP_UNIT|o_less~3_combout ;
wire \DUT|COMP_EXP_UNIT|o_less~1_combout ;
wire \i_32_b[7]~input_o ;
wire \i_32_a[7]~input_o ;
wire \i_32_b[8]~input_o ;
wire \i_32_a[8]~input_o ;
wire \DUT|COMP_EXP_UNIT|o_less~0_combout ;
wire \DUT|COMP_EXP_UNIT|o_less~4_combout ;
wire \DUT|COMP_EXP_UNIT|o_less~7_combout ;
wire \i_32_a[15]~input_o ;
wire \i_32_b[15]~input_o ;
wire \DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ;
wire \i_32_b[6]~input_o ;
wire \i_32_a[6]~input_o ;
wire \DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2_combout ;
wire \i_32_a[4]~input_o ;
wire \i_32_a[5]~input_o ;
wire \i_32_b[5]~input_o ;
wire \i_32_b[4]~input_o ;
wire \DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20_combout ;
wire \i_32_a[1]~input_o ;
wire \i_32_b[1]~input_o ;
wire \DUT|SHF_RIGHT_MAN_UNIT|stage[1][8]~12_combout ;
wire \i_32_a[3]~input_o ;
wire \i_32_a[2]~input_o ;
wire \i_32_b[3]~input_o ;
wire \i_32_b[2]~input_o ;
wire \DUT|SHF_RIGHT_MAN_UNIT|stage[1][10]~16_combout ;
wire \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0_combout ;
wire \DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout ;
wire \DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout ;
wire \DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28_combout ;
wire \DUT|SHF_RIGHT_MAN_UNIT|stage[1][7]~0_combout ;
wire \DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24_combout ;
wire \DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1_combout ;
wire \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~1_combout ;
wire \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2_combout ;
wire \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout ;
wire \DUT|SWAP_MAN1_UNIT|o_data_max[4]~0_combout ;
wire \DUT|MAN_ALU_UNIT|w_i_man_b[4]~1_combout ;
wire \DUT|MAN_ALU_UNIT|w_i_man_b[4]~0_combout ;
wire \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c~0_combout ;
wire \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~7_combout ;
wire \DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout ;
wire \DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout ;
wire \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout ;
wire \DUT|SHF_RIGHT_MAN_UNIT|stage[3][9]~4_combout ;
wire \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0_combout ;
wire \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1_combout ;
wire \DUT|SHF_RIGHT_MAN_UNIT|stage[3][11]~6_combout ;
wire \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0_combout ;
wire \DUT|MAN_ALU_UNIT|w_i_man_b[5]~3_combout ;
wire \DUT|MAN_ALU_UNIT|w_i_man_b[5]~4_combout ;
wire \DUT|SWAP_MAN1_UNIT|o_data_max[5]~1_combout ;
wire \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~1_combout ;
wire \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~2_combout ;
wire \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout ;
wire \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[2]~4_combout ;
wire \DUT|LOPD_UNIT|o_pos_one[1]~0_combout ;
wire \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~1_combout ;
wire \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~0_combout ;
wire \DUT|LOPD_UNIT|o_zero_flag~0_combout ;
wire \DUT|LOPD_UNIT|o_pos_one[2]~1_combout ;
wire \DUT|SHF_RIGHT_MAN_UNIT|stage[3][15]~8_combout ;
wire \DUT|MAN_ALU_UNIT|o_overflow~0_combout ;
wire \DUT|PSC_UNIT|WideAnd0~0_combout ;
wire \DUT|PSC_UNIT|WideAnd0~combout ;
wire \DUT|PSC_UNIT|WideAnd1~0_combout ;
wire \DUT|PSC_UNIT|WideAnd1~combout ;
wire \DUT|o_bfu_add[3]~0_combout ;
wire \DUT|o_bfu_add[3]~1_combout ;
wire \o_32_s[2]~1_combout ;
wire \o_32_s[2]~0_combout ;
wire \DUT|LOPD_UNIT|o_pos_one[1]~2_combout ;
wire \DUT|LOPD_UNIT|o_pos_one[1]~3_combout ;
wire \DUT|LOPD_UNIT|o_pos_one[0]~4_combout ;
wire \DUT|LOPD_UNIT|o_pos_one[0]~5_combout ;
wire \DUT|NOR_UNIT|SHF_left_unit|stage[2][0]~0_combout ;
wire \DUT|o_bfu_add[0]~2_combout ;
wire \o_32_s[0]~reg0_q ;
wire \DUT|NOR_UNIT|SHF_left_unit|stage[2][1]~1_combout ;
wire \DUT|o_bfu_add[1]~3_combout ;
wire \o_32_s[1]~reg0_q ;
wire \DUT|NOR_UNIT|SHF_left_unit|stage[2][2]~2_combout ;
wire \DUT|o_bfu_add[2]~4_combout ;
wire \o_32_s[2]~reg0_q ;
wire \DUT|o_bfu_add[3]~5_combout ;
wire \DUT|NOR_UNIT|SHF_left_unit|stage[2][3]~3_combout ;
wire \DUT|o_bfu_add[3]~6_combout ;
wire \DUT|o_bfu_add[3]~7_combout ;
wire \o_32_s[3]~reg0_q ;
wire \o_32_s[5]~4_combout ;
wire \o_32_s[5]~3_combout ;
wire \o_32_s[5]~2_combout ;
wire \DUT|o_bfu_add[4]~8_combout ;
wire \o_32_s[5]~5_combout ;
wire \DUT|o_bfu_add[4]~9_combout ;
wire \o_32_s[4]~reg0_q ;
wire \DUT|o_bfu_add[5]~10_combout ;
wire \DUT|o_bfu_add[5]~11_combout ;
wire \o_32_s[5]~reg0_q ;
wire \DUT|o_bfu_add[6]~12_combout ;
wire \DUT|o_bfu_add[6]~13_combout ;
wire \o_32_s[6]~reg0_q ;
wire \DUT|COMP_EXP_UNIT|o_less~8_combout ;
wire \DUT|PSC_UNIT|WideNor0~0_combout ;
wire \DUT|PSC_UNIT|WideNor0~combout ;
wire \DUT|PSC_UNIT|WideNor1~0_combout ;
wire \DUT|PSC_UNIT|WideNor1~combout ;
wire \DUT|PSC_UNIT|o_sel_exp~0_combout ;
wire \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_c[1]~0_combout ;
wire \DUT|o_bfu_add[7]~14_combout ;
wire \DUT|o_bfu_add[7]~15_combout ;
wire \DUT|o_bfu_add[7]~16_combout ;
wire \DUT|o_bfu_add[7]~17_combout ;
wire \o_32_s[7]~reg0_q ;
wire \o_32_s[8]~reg0feeder_combout ;
wire \o_32_s[8]~reg0_q ;
wire \o_32_s[9]~reg0feeder_combout ;
wire \o_32_s[9]~reg0_q ;
wire \o_32_s[10]~reg0feeder_combout ;
wire \o_32_s[10]~reg0_q ;
wire \o_32_s[11]~reg0feeder_combout ;
wire \o_32_s[11]~reg0_q ;
wire \o_32_s[12]~reg0feeder_combout ;
wire \o_32_s[12]~reg0_q ;
wire \o_32_s[13]~reg0feeder_combout ;
wire \o_32_s[13]~reg0_q ;
wire \o_32_s[14]~reg0feeder_combout ;
wire \o_32_s[14]~reg0_q ;
wire \DUT|SHF_RIGHT_MAN_UNIT|stage[3][12]~11_combout ;
wire \DUT|SHF_RIGHT_MAN_UNIT|stage[3][13]~10_combout ;
wire \DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9_combout ;
wire \DUT|SIGN_UNIT|o_sign_s~1_combout ;
wire \DUT|SIGN_UNIT|o_sign_s~3_combout ;
wire \DUT|SIGN_UNIT|o_sign_s~0_combout ;
wire \DUT|SIGN_UNIT|o_sign_s~2_combout ;
wire \DUT|SIGN_UNIT|o_sign_s~4_combout ;
wire \DUT|SIGN_UNIT|o_sign_s~5_combout ;
wire \o_32_s[15]~reg0_q ;
wire [3:0] \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum ;
wire [3:0] \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p ;
wire [3:0] \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p ;
wire [15:0] w_i_32_b;
wire [15:0] w_i_32_a;
wire [3:0] \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c ;
wire [3:0] \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum ;
wire [3:0] \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_g ;
wire [3:0] \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p ;
wire [3:0] \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum ;


// Location: IOOBUF_X58_Y0_N76
cyclonev_io_obuf \o_32_s[0]~output (
	.i(\o_32_s[0]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_32_s[0]),
	.obar());
// synopsys translate_off
defparam \o_32_s[0]~output .bus_hold = "false";
defparam \o_32_s[0]~output .open_drain_output = "false";
defparam \o_32_s[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \o_32_s[1]~output (
	.i(\o_32_s[1]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_32_s[1]),
	.obar());
// synopsys translate_off
defparam \o_32_s[1]~output .bus_hold = "false";
defparam \o_32_s[1]~output .open_drain_output = "false";
defparam \o_32_s[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \o_32_s[2]~output (
	.i(\o_32_s[2]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_32_s[2]),
	.obar());
// synopsys translate_off
defparam \o_32_s[2]~output .bus_hold = "false";
defparam \o_32_s[2]~output .open_drain_output = "false";
defparam \o_32_s[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \o_32_s[3]~output (
	.i(\o_32_s[3]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_32_s[3]),
	.obar());
// synopsys translate_off
defparam \o_32_s[3]~output .bus_hold = "false";
defparam \o_32_s[3]~output .open_drain_output = "false";
defparam \o_32_s[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \o_32_s[4]~output (
	.i(\o_32_s[4]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_32_s[4]),
	.obar());
// synopsys translate_off
defparam \o_32_s[4]~output .bus_hold = "false";
defparam \o_32_s[4]~output .open_drain_output = "false";
defparam \o_32_s[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \o_32_s[5]~output (
	.i(\o_32_s[5]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_32_s[5]),
	.obar());
// synopsys translate_off
defparam \o_32_s[5]~output .bus_hold = "false";
defparam \o_32_s[5]~output .open_drain_output = "false";
defparam \o_32_s[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N93
cyclonev_io_obuf \o_32_s[6]~output (
	.i(\o_32_s[6]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_32_s[6]),
	.obar());
// synopsys translate_off
defparam \o_32_s[6]~output .bus_hold = "false";
defparam \o_32_s[6]~output .open_drain_output = "false";
defparam \o_32_s[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \o_32_s[7]~output (
	.i(\o_32_s[7]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_32_s[7]),
	.obar());
// synopsys translate_off
defparam \o_32_s[7]~output .bus_hold = "false";
defparam \o_32_s[7]~output .open_drain_output = "false";
defparam \o_32_s[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \o_32_s[8]~output (
	.i(\o_32_s[8]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_32_s[8]),
	.obar());
// synopsys translate_off
defparam \o_32_s[8]~output .bus_hold = "false";
defparam \o_32_s[8]~output .open_drain_output = "false";
defparam \o_32_s[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \o_32_s[9]~output (
	.i(\o_32_s[9]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_32_s[9]),
	.obar());
// synopsys translate_off
defparam \o_32_s[9]~output .bus_hold = "false";
defparam \o_32_s[9]~output .open_drain_output = "false";
defparam \o_32_s[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \o_32_s[10]~output (
	.i(\o_32_s[10]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_32_s[10]),
	.obar());
// synopsys translate_off
defparam \o_32_s[10]~output .bus_hold = "false";
defparam \o_32_s[10]~output .open_drain_output = "false";
defparam \o_32_s[10]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \o_32_s[11]~output (
	.i(\o_32_s[11]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_32_s[11]),
	.obar());
// synopsys translate_off
defparam \o_32_s[11]~output .bus_hold = "false";
defparam \o_32_s[11]~output .open_drain_output = "false";
defparam \o_32_s[11]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \o_32_s[12]~output (
	.i(\o_32_s[12]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_32_s[12]),
	.obar());
// synopsys translate_off
defparam \o_32_s[12]~output .bus_hold = "false";
defparam \o_32_s[12]~output .open_drain_output = "false";
defparam \o_32_s[12]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N2
cyclonev_io_obuf \o_32_s[13]~output (
	.i(\o_32_s[13]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_32_s[13]),
	.obar());
// synopsys translate_off
defparam \o_32_s[13]~output .bus_hold = "false";
defparam \o_32_s[13]~output .open_drain_output = "false";
defparam \o_32_s[13]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N36
cyclonev_io_obuf \o_32_s[14]~output (
	.i(\o_32_s[14]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_32_s[14]),
	.obar());
// synopsys translate_off
defparam \o_32_s[14]~output .bus_hold = "false";
defparam \o_32_s[14]~output .open_drain_output = "false";
defparam \o_32_s[14]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \o_32_s[15]~output (
	.i(\o_32_s[15]~reg0_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(o_32_s[15]),
	.obar());
// synopsys translate_off
defparam \o_32_s[15]~output .bus_hold = "false";
defparam \o_32_s[15]~output .open_drain_output = "false";
defparam \o_32_s[15]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y27_N61
cyclonev_io_ibuf \i_clk~input (
	.i(i_clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_clk~input_o ));
// synopsys translate_off
defparam \i_clk~input .bus_hold = "false";
defparam \i_clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \i_clk~inputCLKENA0 (
	.inclk(\i_clk~input_o ),
	.ena(vcc),
	.outclk(\i_clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \i_clk~inputCLKENA0 .clock_type = "global clock";
defparam \i_clk~inputCLKENA0 .disable_mode = "low";
defparam \i_clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \i_clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \i_clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \i_32_b[0]~input (
	.i(i_32_b[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_b[0]~input_o ));
// synopsys translate_off
defparam \i_32_b[0]~input .bus_hold = "false";
defparam \i_32_b[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N18
cyclonev_io_ibuf \i_rst_n~input (
	.i(i_rst_n),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_rst_n~input_o ));
// synopsys translate_off
defparam \i_rst_n~input .bus_hold = "false";
defparam \i_rst_n~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y5_N44
dffeas \w_i_32_b[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_b[0]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_b[0]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_b[0] .is_wysiwyg = "true";
defparam \w_i_32_b[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \i_32_a[0]~input (
	.i(i_32_a[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_a[0]~input_o ));
// synopsys translate_off
defparam \i_32_a[0]~input .bus_hold = "false";
defparam \i_32_a[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y5_N14
dffeas \w_i_32_a[0] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_a[0]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_a[0]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_a[0] .is_wysiwyg = "true";
defparam \w_i_32_a[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \i_32_b[14]~input (
	.i(i_32_b[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_b[14]~input_o ));
// synopsys translate_off
defparam \i_32_b[14]~input .bus_hold = "false";
defparam \i_32_b[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N38
dffeas \w_i_32_b[14] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_b[14]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_b[14]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_b[14] .is_wysiwyg = "true";
defparam \w_i_32_b[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \i_32_b[13]~input (
	.i(i_32_b[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_b[13]~input_o ));
// synopsys translate_off
defparam \i_32_b[13]~input .bus_hold = "false";
defparam \i_32_b[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N8
dffeas \w_i_32_b[13] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_b[13]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_b[13]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_b[13] .is_wysiwyg = "true";
defparam \w_i_32_b[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \i_32_a[14]~input (
	.i(i_32_a[14]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_a[14]~input_o ));
// synopsys translate_off
defparam \i_32_a[14]~input .bus_hold = "false";
defparam \i_32_a[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N14
dffeas \w_i_32_a[14] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_a[14]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_a[14]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_a[14] .is_wysiwyg = "true";
defparam \w_i_32_a[14] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \i_32_a[13]~input (
	.i(i_32_a[13]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_a[13]~input_o ));
// synopsys translate_off
defparam \i_32_a[13]~input .bus_hold = "false";
defparam \i_32_a[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N41
dffeas \w_i_32_a[13] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_a[13]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_a[13]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_a[13] .is_wysiwyg = "true";
defparam \w_i_32_a[13] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N92
cyclonev_io_ibuf \i_32_a[11]~input (
	.i(i_32_a[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_a[11]~input_o ));
// synopsys translate_off
defparam \i_32_a[11]~input .bus_hold = "false";
defparam \i_32_a[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N29
dffeas \w_i_32_a[11] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_a[11]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_a[11]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_a[11] .is_wysiwyg = "true";
defparam \w_i_32_a[11] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N18
cyclonev_io_ibuf \i_32_a[12]~input (
	.i(i_32_a[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_a[12]~input_o ));
// synopsys translate_off
defparam \i_32_a[12]~input .bus_hold = "false";
defparam \i_32_a[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N35
dffeas \w_i_32_a[12] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_a[12]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_a[12]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_a[12] .is_wysiwyg = "true";
defparam \w_i_32_a[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \i_32_b[12]~input (
	.i(i_32_b[12]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_b[12]~input_o ));
// synopsys translate_off
defparam \i_32_b[12]~input .bus_hold = "false";
defparam \i_32_b[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N59
dffeas \w_i_32_b[12] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_b[12]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_b[12]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_b[12] .is_wysiwyg = "true";
defparam \w_i_32_b[12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \i_32_b[11]~input (
	.i(i_32_b[11]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_b[11]~input_o ));
// synopsys translate_off
defparam \i_32_b[11]~input .bus_hold = "false";
defparam \i_32_b[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N44
dffeas \w_i_32_b[11] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_b[11]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_b[11]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_b[11] .is_wysiwyg = "true";
defparam \w_i_32_b[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N57
cyclonev_lcell_comb \DUT|COMP_EXP_UNIT|o_less~5 (
// Equation(s):
// \DUT|COMP_EXP_UNIT|o_less~5_combout  = ( w_i_32_b[11] & ( (!w_i_32_a[11] & ((!w_i_32_a[12]) # (w_i_32_b[12]))) # (w_i_32_a[11] & (!w_i_32_a[12] & w_i_32_b[12])) ) ) # ( !w_i_32_b[11] & ( (!w_i_32_a[12] & w_i_32_b[12]) ) )

	.dataa(!w_i_32_a[11]),
	.datab(gnd),
	.datac(!w_i_32_a[12]),
	.datad(!w_i_32_b[12]),
	.datae(gnd),
	.dataf(!w_i_32_b[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|COMP_EXP_UNIT|o_less~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|COMP_EXP_UNIT|o_less~5 .extended_lut = "off";
defparam \DUT|COMP_EXP_UNIT|o_less~5 .lut_mask = 64'h00F000F0A0FAA0FA;
defparam \DUT|COMP_EXP_UNIT|o_less~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N48
cyclonev_lcell_comb \DUT|COMP_EXP_UNIT|o_less~6 (
// Equation(s):
// \DUT|COMP_EXP_UNIT|o_less~6_combout  = ( \DUT|COMP_EXP_UNIT|o_less~5_combout  & ( (!w_i_32_b[14] & (!w_i_32_a[14] & ((!w_i_32_a[13]) # (w_i_32_b[13])))) # (w_i_32_b[14] & (((!w_i_32_a[14]) # (!w_i_32_a[13])) # (w_i_32_b[13]))) ) ) # ( 
// !\DUT|COMP_EXP_UNIT|o_less~5_combout  & ( (!w_i_32_b[14] & (w_i_32_b[13] & (!w_i_32_a[14] & !w_i_32_a[13]))) # (w_i_32_b[14] & ((!w_i_32_a[14]) # ((w_i_32_b[13] & !w_i_32_a[13])))) ) )

	.dataa(!w_i_32_b[14]),
	.datab(!w_i_32_b[13]),
	.datac(!w_i_32_a[14]),
	.datad(!w_i_32_a[13]),
	.datae(gnd),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|COMP_EXP_UNIT|o_less~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|COMP_EXP_UNIT|o_less~6 .extended_lut = "off";
defparam \DUT|COMP_EXP_UNIT|o_less~6 .lut_mask = 64'h71507150F571F571;
defparam \DUT|COMP_EXP_UNIT|o_less~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N58
cyclonev_io_ibuf \i_32_b[9]~input (
	.i(i_32_b[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_b[9]~input_o ));
// synopsys translate_off
defparam \i_32_b[9]~input .bus_hold = "false";
defparam \i_32_b[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N50
dffeas \w_i_32_b[9] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_b[9]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_b[9]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_b[9] .is_wysiwyg = "true";
defparam \w_i_32_b[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \i_32_b[10]~input (
	.i(i_32_b[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_b[10]~input_o ));
// synopsys translate_off
defparam \i_32_b[10]~input .bus_hold = "false";
defparam \i_32_b[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N23
dffeas \w_i_32_b[10] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_b[10]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_b[10]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_b[10] .is_wysiwyg = "true";
defparam \w_i_32_b[10] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \i_32_a[9]~input (
	.i(i_32_a[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_a[9]~input_o ));
// synopsys translate_off
defparam \i_32_a[9]~input .bus_hold = "false";
defparam \i_32_a[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N47
dffeas \w_i_32_a[9] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_a[9]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_a[9]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_a[9] .is_wysiwyg = "true";
defparam \w_i_32_a[9] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \i_32_a[10]~input (
	.i(i_32_a[10]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_a[10]~input_o ));
// synopsys translate_off
defparam \i_32_a[10]~input .bus_hold = "false";
defparam \i_32_a[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N26
dffeas \w_i_32_a[10] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_a[10]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_a[10]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_a[10] .is_wysiwyg = "true";
defparam \w_i_32_a[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N0
cyclonev_lcell_comb \DUT|COMP_EXP_UNIT|o_less~2 (
// Equation(s):
// \DUT|COMP_EXP_UNIT|o_less~2_combout  = ( w_i_32_a[10] & ( (w_i_32_b[9] & (w_i_32_b[10] & !w_i_32_a[9])) ) ) # ( !w_i_32_a[10] & ( ((w_i_32_b[9] & !w_i_32_a[9])) # (w_i_32_b[10]) ) )

	.dataa(gnd),
	.datab(!w_i_32_b[9]),
	.datac(!w_i_32_b[10]),
	.datad(!w_i_32_a[9]),
	.datae(gnd),
	.dataf(!w_i_32_a[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|COMP_EXP_UNIT|o_less~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|COMP_EXP_UNIT|o_less~2 .extended_lut = "off";
defparam \DUT|COMP_EXP_UNIT|o_less~2 .lut_mask = 64'h3F0F3F0F03000300;
defparam \DUT|COMP_EXP_UNIT|o_less~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N33
cyclonev_lcell_comb \DUT|COMP_EXP_UNIT|o_less~3 (
// Equation(s):
// \DUT|COMP_EXP_UNIT|o_less~3_combout  = ( w_i_32_a[12] & ( w_i_32_b[13] & ( (w_i_32_b[12] & (w_i_32_a[13] & (!w_i_32_a[11] $ (w_i_32_b[11])))) ) ) ) # ( !w_i_32_a[12] & ( w_i_32_b[13] & ( (!w_i_32_b[12] & (w_i_32_a[13] & (!w_i_32_a[11] $ (w_i_32_b[11])))) 
// ) ) ) # ( w_i_32_a[12] & ( !w_i_32_b[13] & ( (w_i_32_b[12] & (!w_i_32_a[13] & (!w_i_32_a[11] $ (w_i_32_b[11])))) ) ) ) # ( !w_i_32_a[12] & ( !w_i_32_b[13] & ( (!w_i_32_b[12] & (!w_i_32_a[13] & (!w_i_32_a[11] $ (w_i_32_b[11])))) ) ) )

	.dataa(!w_i_32_a[11]),
	.datab(!w_i_32_b[12]),
	.datac(!w_i_32_a[13]),
	.datad(!w_i_32_b[11]),
	.datae(!w_i_32_a[12]),
	.dataf(!w_i_32_b[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|COMP_EXP_UNIT|o_less~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|COMP_EXP_UNIT|o_less~3 .extended_lut = "off";
defparam \DUT|COMP_EXP_UNIT|o_less~3 .lut_mask = 64'h8040201008040201;
defparam \DUT|COMP_EXP_UNIT|o_less~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N21
cyclonev_lcell_comb \DUT|COMP_EXP_UNIT|o_less~1 (
// Equation(s):
// \DUT|COMP_EXP_UNIT|o_less~1_combout  = ( w_i_32_a[10] & ( (!w_i_32_b[10]) # ((w_i_32_a[9] & !w_i_32_b[9])) ) ) # ( !w_i_32_a[10] & ( (w_i_32_a[9] & !w_i_32_b[9]) ) )

	.dataa(gnd),
	.datab(!w_i_32_a[9]),
	.datac(!w_i_32_b[9]),
	.datad(!w_i_32_b[10]),
	.datae(gnd),
	.dataf(!w_i_32_a[10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|COMP_EXP_UNIT|o_less~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|COMP_EXP_UNIT|o_less~1 .extended_lut = "off";
defparam \DUT|COMP_EXP_UNIT|o_less~1 .lut_mask = 64'h30303030FF30FF30;
defparam \DUT|COMP_EXP_UNIT|o_less~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N41
cyclonev_io_ibuf \i_32_b[7]~input (
	.i(i_32_b[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_b[7]~input_o ));
// synopsys translate_off
defparam \i_32_b[7]~input .bus_hold = "false";
defparam \i_32_b[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N11
dffeas \w_i_32_b[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_b[7]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_b[7]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_b[7] .is_wysiwyg = "true";
defparam \w_i_32_b[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N18
cyclonev_io_ibuf \i_32_a[7]~input (
	.i(i_32_a[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_a[7]~input_o ));
// synopsys translate_off
defparam \i_32_a[7]~input .bus_hold = "false";
defparam \i_32_a[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N53
dffeas \w_i_32_a[7] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_a[7]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_a[7]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_a[7] .is_wysiwyg = "true";
defparam \w_i_32_a[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N1
cyclonev_io_ibuf \i_32_b[8]~input (
	.i(i_32_b[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_b[8]~input_o ));
// synopsys translate_off
defparam \i_32_b[8]~input .bus_hold = "false";
defparam \i_32_b[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N20
dffeas \w_i_32_b[8] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_b[8]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_b[8]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_b[8] .is_wysiwyg = "true";
defparam \w_i_32_b[8] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N41
cyclonev_io_ibuf \i_32_a[8]~input (
	.i(i_32_a[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_a[8]~input_o ));
// synopsys translate_off
defparam \i_32_a[8]~input .bus_hold = "false";
defparam \i_32_a[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N32
dffeas \w_i_32_a[8] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_a[8]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_a[8]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_a[8] .is_wysiwyg = "true";
defparam \w_i_32_a[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N18
cyclonev_lcell_comb \DUT|COMP_EXP_UNIT|o_less~0 (
// Equation(s):
// \DUT|COMP_EXP_UNIT|o_less~0_combout  = ( w_i_32_a[8] & ( (w_i_32_b[7] & (!w_i_32_a[7] & w_i_32_b[8])) ) ) # ( !w_i_32_a[8] & ( ((w_i_32_b[7] & !w_i_32_a[7])) # (w_i_32_b[8]) ) )

	.dataa(!w_i_32_b[7]),
	.datab(gnd),
	.datac(!w_i_32_a[7]),
	.datad(!w_i_32_b[8]),
	.datae(gnd),
	.dataf(!w_i_32_a[8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|COMP_EXP_UNIT|o_less~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|COMP_EXP_UNIT|o_less~0 .extended_lut = "off";
defparam \DUT|COMP_EXP_UNIT|o_less~0 .lut_mask = 64'h50FF50FF00500050;
defparam \DUT|COMP_EXP_UNIT|o_less~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N42
cyclonev_lcell_comb \DUT|COMP_EXP_UNIT|o_less~4 (
// Equation(s):
// \DUT|COMP_EXP_UNIT|o_less~4_combout  = ( \DUT|COMP_EXP_UNIT|o_less~1_combout  & ( \DUT|COMP_EXP_UNIT|o_less~0_combout  & ( (\DUT|COMP_EXP_UNIT|o_less~2_combout  & (\DUT|COMP_EXP_UNIT|o_less~3_combout  & (!w_i_32_b[14] $ (w_i_32_a[14])))) ) ) ) # ( 
// !\DUT|COMP_EXP_UNIT|o_less~1_combout  & ( \DUT|COMP_EXP_UNIT|o_less~0_combout  & ( (\DUT|COMP_EXP_UNIT|o_less~3_combout  & (!w_i_32_b[14] $ (w_i_32_a[14]))) ) ) ) # ( \DUT|COMP_EXP_UNIT|o_less~1_combout  & ( !\DUT|COMP_EXP_UNIT|o_less~0_combout  & ( 
// (\DUT|COMP_EXP_UNIT|o_less~2_combout  & (\DUT|COMP_EXP_UNIT|o_less~3_combout  & (!w_i_32_b[14] $ (w_i_32_a[14])))) ) ) ) # ( !\DUT|COMP_EXP_UNIT|o_less~1_combout  & ( !\DUT|COMP_EXP_UNIT|o_less~0_combout  & ( (\DUT|COMP_EXP_UNIT|o_less~2_combout  & 
// (\DUT|COMP_EXP_UNIT|o_less~3_combout  & (!w_i_32_b[14] $ (w_i_32_a[14])))) ) ) )

	.dataa(!\DUT|COMP_EXP_UNIT|o_less~2_combout ),
	.datab(!w_i_32_b[14]),
	.datac(!\DUT|COMP_EXP_UNIT|o_less~3_combout ),
	.datad(!w_i_32_a[14]),
	.datae(!\DUT|COMP_EXP_UNIT|o_less~1_combout ),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|COMP_EXP_UNIT|o_less~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|COMP_EXP_UNIT|o_less~4 .extended_lut = "off";
defparam \DUT|COMP_EXP_UNIT|o_less~4 .lut_mask = 64'h040104010C030401;
defparam \DUT|COMP_EXP_UNIT|o_less~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N24
cyclonev_lcell_comb \DUT|COMP_EXP_UNIT|o_less~7 (
// Equation(s):
// \DUT|COMP_EXP_UNIT|o_less~7_combout  = ( \DUT|COMP_EXP_UNIT|o_less~4_combout  ) # ( !\DUT|COMP_EXP_UNIT|o_less~4_combout  & ( \DUT|COMP_EXP_UNIT|o_less~6_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT|COMP_EXP_UNIT|o_less~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|COMP_EXP_UNIT|o_less~7 .extended_lut = "off";
defparam \DUT|COMP_EXP_UNIT|o_less~7 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \DUT|COMP_EXP_UNIT|o_less~7 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N1
cyclonev_io_ibuf \i_32_a[15]~input (
	.i(i_32_a[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_a[15]~input_o ));
// synopsys translate_off
defparam \i_32_a[15]~input .bus_hold = "false";
defparam \i_32_a[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y5_N23
dffeas \w_i_32_a[15] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_a[15]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_a[15]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_a[15] .is_wysiwyg = "true";
defparam \w_i_32_a[15] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \i_32_b[15]~input (
	.i(i_32_b[15]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_b[15]~input_o ));
// synopsys translate_off
defparam \i_32_b[15]~input .bus_hold = "false";
defparam \i_32_b[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X61_Y5_N11
dffeas \w_i_32_b[15] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_b[15]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_b[15]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_b[15] .is_wysiwyg = "true";
defparam \w_i_32_b[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N48
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|w_i_fpu_op~0 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  = ( w_i_32_b[15] & ( !w_i_32_a[15] ) ) # ( !w_i_32_b[15] & ( w_i_32_a[15] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!w_i_32_a[15]),
	.datae(gnd),
	.dataf(!w_i_32_b[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|w_i_fpu_op~0 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|w_i_fpu_op~0 .lut_mask = 64'h00FF00FFFF00FF00;
defparam \DUT|MAN_ALU_UNIT|w_i_fpu_op~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \i_32_b[6]~input (
	.i(i_32_b[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_b[6]~input_o ));
// synopsys translate_off
defparam \i_32_b[6]~input .bus_hold = "false";
defparam \i_32_b[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y5_N2
dffeas \w_i_32_b[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_b[6]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_b[6]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_b[6] .is_wysiwyg = "true";
defparam \w_i_32_b[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N52
cyclonev_io_ibuf \i_32_a[6]~input (
	.i(i_32_a[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_a[6]~input_o ));
// synopsys translate_off
defparam \i_32_a[6]~input .bus_hold = "false";
defparam \i_32_a[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y4_N29
dffeas \w_i_32_a[6] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_a[6]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_a[6]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_a[6] .is_wysiwyg = "true";
defparam \w_i_32_a[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N3
cyclonev_lcell_comb \DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2 (
// Equation(s):
// \DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2_combout  = ( \DUT|COMP_EXP_UNIT|o_less~4_combout  & ( \DUT|COMP_EXP_UNIT|o_less~6_combout  & ( (!w_i_32_a[7] $ (!w_i_32_b[7])) # (w_i_32_a[6]) ) ) ) # ( !\DUT|COMP_EXP_UNIT|o_less~4_combout  & ( 
// \DUT|COMP_EXP_UNIT|o_less~6_combout  & ( (!w_i_32_a[7] $ (!w_i_32_b[7])) # (w_i_32_a[6]) ) ) ) # ( \DUT|COMP_EXP_UNIT|o_less~4_combout  & ( !\DUT|COMP_EXP_UNIT|o_less~6_combout  & ( (!w_i_32_a[7] $ (!w_i_32_b[7])) # (w_i_32_a[6]) ) ) ) # ( 
// !\DUT|COMP_EXP_UNIT|o_less~4_combout  & ( !\DUT|COMP_EXP_UNIT|o_less~6_combout  & ( (!w_i_32_a[7] $ (!w_i_32_b[7])) # (w_i_32_b[6]) ) ) )

	.dataa(!w_i_32_a[7]),
	.datab(!w_i_32_b[7]),
	.datac(!w_i_32_b[6]),
	.datad(!w_i_32_a[6]),
	.datae(!\DUT|COMP_EXP_UNIT|o_less~4_combout ),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2 .extended_lut = "off";
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2 .lut_mask = 64'h6F6F66FF66FF66FF;
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \i_32_a[4]~input (
	.i(i_32_a[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_a[4]~input_o ));
// synopsys translate_off
defparam \i_32_a[4]~input .bus_hold = "false";
defparam \i_32_a[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y5_N35
dffeas \w_i_32_a[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_a[4]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_a[4]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_a[4] .is_wysiwyg = "true";
defparam \w_i_32_a[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \i_32_a[5]~input (
	.i(i_32_a[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_a[5]~input_o ));
// synopsys translate_off
defparam \i_32_a[5]~input .bus_hold = "false";
defparam \i_32_a[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y4_N5
dffeas \w_i_32_a[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_a[5]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_a[5]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_a[5] .is_wysiwyg = "true";
defparam \w_i_32_a[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N18
cyclonev_io_ibuf \i_32_b[5]~input (
	.i(i_32_b[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_b[5]~input_o ));
// synopsys translate_off
defparam \i_32_b[5]~input .bus_hold = "false";
defparam \i_32_b[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y4_N59
dffeas \w_i_32_b[5] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_b[5]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_b[5]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_b[5] .is_wysiwyg = "true";
defparam \w_i_32_b[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N51
cyclonev_lcell_comb \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[0] (
// Equation(s):
// \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] = !w_i_32_b[7] $ (!w_i_32_a[7])

	.dataa(gnd),
	.datab(gnd),
	.datac(!w_i_32_b[7]),
	.datad(!w_i_32_a[7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[0] .extended_lut = "off";
defparam \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[0] .lut_mask = 64'h0FF00FF00FF00FF0;
defparam \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[0] .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \i_32_b[4]~input (
	.i(i_32_b[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_b[4]~input_o ));
// synopsys translate_off
defparam \i_32_b[4]~input .bus_hold = "false";
defparam \i_32_b[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N56
dffeas \w_i_32_b[4] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_b[4]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_b[4]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_b[4] .is_wysiwyg = "true";
defparam \w_i_32_b[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N18
cyclonev_lcell_comb \DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20 (
// Equation(s):
// \DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20_combout  = ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\DUT|COMP_EXP_UNIT|o_less~4_combout  & ((!\DUT|COMP_EXP_UNIT|o_less~6_combout  & ((w_i_32_b[4]))) # (\DUT|COMP_EXP_UNIT|o_less~6_combout  & 
// (w_i_32_a[4])))) # (\DUT|COMP_EXP_UNIT|o_less~4_combout  & (w_i_32_a[4]))) ) ) # ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\DUT|COMP_EXP_UNIT|o_less~4_combout  & ((!\DUT|COMP_EXP_UNIT|o_less~6_combout  & ((w_i_32_b[5]))) # 
// (\DUT|COMP_EXP_UNIT|o_less~6_combout  & (w_i_32_a[5])))) # (\DUT|COMP_EXP_UNIT|o_less~4_combout  & (w_i_32_a[5]))) ) )

	.dataa(!w_i_32_a[4]),
	.datab(!w_i_32_a[5]),
	.datac(!w_i_32_b[5]),
	.datad(!\DUT|COMP_EXP_UNIT|o_less~4_combout ),
	.datae(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~6_combout ),
	.datag(!w_i_32_b[4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20 .extended_lut = "on";
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20 .lut_mask = 64'h0F550F3355553333;
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \i_32_a[1]~input (
	.i(i_32_a[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_a[1]~input_o ));
// synopsys translate_off
defparam \i_32_a[1]~input .bus_hold = "false";
defparam \i_32_a[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N2
dffeas \w_i_32_a[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_a[1]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_a[1]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_a[1] .is_wysiwyg = "true";
defparam \w_i_32_a[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \i_32_b[1]~input (
	.i(i_32_b[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_b[1]~input_o ));
// synopsys translate_off
defparam \i_32_b[1]~input .bus_hold = "false";
defparam \i_32_b[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y5_N5
dffeas \w_i_32_b[1] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_b[1]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_b[1]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_b[1] .is_wysiwyg = "true";
defparam \w_i_32_b[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N54
cyclonev_lcell_comb \DUT|SHF_RIGHT_MAN_UNIT|stage[1][8]~12 (
// Equation(s):
// \DUT|SHF_RIGHT_MAN_UNIT|stage[1][8]~12_combout  = ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\DUT|COMP_EXP_UNIT|o_less~4_combout  & ((!\DUT|COMP_EXP_UNIT|o_less~6_combout  & ((w_i_32_b[0]))) # (\DUT|COMP_EXP_UNIT|o_less~6_combout  & 
// (w_i_32_a[0])))) # (\DUT|COMP_EXP_UNIT|o_less~4_combout  & (w_i_32_a[0]))) ) ) # ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\DUT|COMP_EXP_UNIT|o_less~4_combout  & ((!\DUT|COMP_EXP_UNIT|o_less~6_combout  & ((w_i_32_b[1]))) # 
// (\DUT|COMP_EXP_UNIT|o_less~6_combout  & (w_i_32_a[1])))) # (\DUT|COMP_EXP_UNIT|o_less~4_combout  & (w_i_32_a[1]))) ) )

	.dataa(!w_i_32_a[1]),
	.datab(!w_i_32_a[0]),
	.datac(!w_i_32_b[1]),
	.datad(!\DUT|COMP_EXP_UNIT|o_less~4_combout ),
	.datae(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~6_combout ),
	.datag(!w_i_32_b[0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SHF_RIGHT_MAN_UNIT|stage[1][8]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][8]~12 .extended_lut = "on";
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][8]~12 .lut_mask = 64'h0F330F5533335555;
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][8]~12 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \i_32_a[3]~input (
	.i(i_32_a[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_a[3]~input_o ));
// synopsys translate_off
defparam \i_32_a[3]~input .bus_hold = "false";
defparam \i_32_a[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y5_N5
dffeas \w_i_32_a[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_a[3]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_a[3]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_a[3] .is_wysiwyg = "true";
defparam \w_i_32_a[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N58
cyclonev_io_ibuf \i_32_a[2]~input (
	.i(i_32_a[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_a[2]~input_o ));
// synopsys translate_off
defparam \i_32_a[2]~input .bus_hold = "false";
defparam \i_32_a[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y5_N11
dffeas \w_i_32_a[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_a[2]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_a[2]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_a[2] .is_wysiwyg = "true";
defparam \w_i_32_a[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \i_32_b[3]~input (
	.i(i_32_b[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_b[3]~input_o ));
// synopsys translate_off
defparam \i_32_b[3]~input .bus_hold = "false";
defparam \i_32_b[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X60_Y4_N35
dffeas \w_i_32_b[3] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_b[3]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_b[3]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_b[3] .is_wysiwyg = "true";
defparam \w_i_32_b[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N18
cyclonev_io_ibuf \i_32_b[2]~input (
	.i(i_32_b[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\i_32_b[2]~input_o ));
// synopsys translate_off
defparam \i_32_b[2]~input .bus_hold = "false";
defparam \i_32_b[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X59_Y5_N41
dffeas \w_i_32_b[2] (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\i_32_b[2]~input_o ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(w_i_32_b[2]),
	.prn(vcc));
// synopsys translate_off
defparam \w_i_32_b[2] .is_wysiwyg = "true";
defparam \w_i_32_b[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N12
cyclonev_lcell_comb \DUT|SHF_RIGHT_MAN_UNIT|stage[1][10]~16 (
// Equation(s):
// \DUT|SHF_RIGHT_MAN_UNIT|stage[1][10]~16_combout  = ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\DUT|COMP_EXP_UNIT|o_less~4_combout  & ((!\DUT|COMP_EXP_UNIT|o_less~6_combout  & ((w_i_32_b[2]))) # (\DUT|COMP_EXP_UNIT|o_less~6_combout  & 
// (w_i_32_a[2])))) # (\DUT|COMP_EXP_UNIT|o_less~4_combout  & (w_i_32_a[2]))) ) ) # ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\DUT|COMP_EXP_UNIT|o_less~4_combout  & ((!\DUT|COMP_EXP_UNIT|o_less~6_combout  & ((w_i_32_b[3]))) # 
// (\DUT|COMP_EXP_UNIT|o_less~6_combout  & (w_i_32_a[3])))) # (\DUT|COMP_EXP_UNIT|o_less~4_combout  & (w_i_32_a[3]))) ) )

	.dataa(!w_i_32_a[3]),
	.datab(!w_i_32_a[2]),
	.datac(!w_i_32_b[3]),
	.datad(!\DUT|COMP_EXP_UNIT|o_less~4_combout ),
	.datae(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~6_combout ),
	.datag(!w_i_32_b[2]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SHF_RIGHT_MAN_UNIT|stage[1][10]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][10]~16 .extended_lut = "on";
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][10]~16 .lut_mask = 64'h0F330F5533335555;
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][10]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N39
cyclonev_lcell_comb \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum[1] (
// Equation(s):
// \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] = ( w_i_32_b[8] & ( \DUT|COMP_EXP_UNIT|o_less~4_combout  & ( !w_i_32_a[8] $ (((!w_i_32_a[7]) # (w_i_32_b[7]))) ) ) ) # ( !w_i_32_b[8] & ( \DUT|COMP_EXP_UNIT|o_less~4_combout  & ( !w_i_32_a[8] $ (((w_i_32_a[7] & 
// !w_i_32_b[7]))) ) ) ) # ( w_i_32_b[8] & ( !\DUT|COMP_EXP_UNIT|o_less~4_combout  & ( !w_i_32_a[8] $ (((!w_i_32_a[7] & ((!w_i_32_b[7]) # (\DUT|COMP_EXP_UNIT|o_less~6_combout ))) # (w_i_32_a[7] & ((!\DUT|COMP_EXP_UNIT|o_less~6_combout ) # (w_i_32_b[7]))))) ) 
// ) ) # ( !w_i_32_b[8] & ( !\DUT|COMP_EXP_UNIT|o_less~4_combout  & ( !w_i_32_a[8] $ (((!w_i_32_a[7] & (w_i_32_b[7] & !\DUT|COMP_EXP_UNIT|o_less~6_combout )) # (w_i_32_a[7] & (!w_i_32_b[7] & \DUT|COMP_EXP_UNIT|o_less~6_combout )))) ) ) )

	.dataa(!w_i_32_a[7]),
	.datab(!w_i_32_b[7]),
	.datac(!w_i_32_a[8]),
	.datad(!\DUT|COMP_EXP_UNIT|o_less~6_combout ),
	.datae(!w_i_32_b[8]),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum[1] .extended_lut = "off";
defparam \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum[1] .lut_mask = 64'hD2B42D4BB4B44B4B;
defparam \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N3
cyclonev_lcell_comb \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0 (
// Equation(s):
// \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0_combout  = !w_i_32_b[9] $ (!w_i_32_a[9])

	.dataa(gnd),
	.datab(!w_i_32_b[9]),
	.datac(!w_i_32_a[9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0 .extended_lut = "off";
defparam \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0 .lut_mask = 64'h3C3C3C3C3C3C3C3C;
defparam \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N6
cyclonev_lcell_comb \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum[2] (
// Equation(s):
// \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] = ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0_combout  & ( \DUT|COMP_EXP_UNIT|o_less~7_combout  & ( (!w_i_32_b[8] & (((w_i_32_a[7] & !w_i_32_b[7])) # (w_i_32_a[8]))) # (w_i_32_b[8] & (w_i_32_a[7] & (!w_i_32_b[7] 
// & w_i_32_a[8]))) ) ) ) # ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0_combout  & ( \DUT|COMP_EXP_UNIT|o_less~7_combout  & ( (!w_i_32_b[8] & (!w_i_32_a[8] & ((!w_i_32_a[7]) # (w_i_32_b[7])))) # (w_i_32_b[8] & ((!w_i_32_a[7]) # ((!w_i_32_a[8]) # 
// (w_i_32_b[7])))) ) ) ) # ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0_combout  & ( !\DUT|COMP_EXP_UNIT|o_less~7_combout  & ( (!w_i_32_b[8] & (!w_i_32_a[7] & (w_i_32_b[7] & !w_i_32_a[8]))) # (w_i_32_b[8] & ((!w_i_32_a[8]) # ((!w_i_32_a[7] & w_i_32_b[7])))) 
// ) ) ) # ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0_combout  & ( !\DUT|COMP_EXP_UNIT|o_less~7_combout  & ( (!w_i_32_b[8] & (((!w_i_32_b[7]) # (w_i_32_a[8])) # (w_i_32_a[7]))) # (w_i_32_b[8] & (w_i_32_a[8] & ((!w_i_32_b[7]) # (w_i_32_a[7])))) ) ) )

	.dataa(!w_i_32_a[7]),
	.datab(!w_i_32_b[7]),
	.datac(!w_i_32_b[8]),
	.datad(!w_i_32_a[8]),
	.datae(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0_combout ),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum[2] .extended_lut = "off";
defparam \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum[2] .lut_mask = 64'hD0FD2F02BF0B40F4;
defparam \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N30
cyclonev_lcell_comb \DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3 (
// Equation(s):
// \DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout  = ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[1][8]~12_combout  ) ) ) # ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( 
// \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[1][10]~16_combout  ) ) ) # ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20_combout  ) ) ) # 
// ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2_combout  ) ) )

	.dataa(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2_combout ),
	.datab(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20_combout ),
	.datac(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][8]~12_combout ),
	.datad(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][10]~16_combout ),
	.datae(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.dataf(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3 .extended_lut = "off";
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3 .lut_mask = 64'h5555333300FF0F0F;
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N54
cyclonev_lcell_comb \DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32 (
// Equation(s):
// \DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout  = ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\DUT|COMP_EXP_UNIT|o_less~6_combout  & ((!\DUT|COMP_EXP_UNIT|o_less~4_combout  & ((w_i_32_b[5]))) # (\DUT|COMP_EXP_UNIT|o_less~4_combout  & 
// (w_i_32_a[5])))) # (\DUT|COMP_EXP_UNIT|o_less~6_combout  & (w_i_32_a[5]))) ) ) # ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\DUT|COMP_EXP_UNIT|o_less~6_combout  & ((!\DUT|COMP_EXP_UNIT|o_less~4_combout  & ((w_i_32_b[6]))) # 
// (\DUT|COMP_EXP_UNIT|o_less~4_combout  & (w_i_32_a[6])))) # (\DUT|COMP_EXP_UNIT|o_less~6_combout  & (w_i_32_a[6]))) ) )

	.dataa(!w_i_32_a[6]),
	.datab(!w_i_32_a[5]),
	.datac(!w_i_32_b[6]),
	.datad(!\DUT|COMP_EXP_UNIT|o_less~6_combout ),
	.datae(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~4_combout ),
	.datag(!w_i_32_b[5]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32 .extended_lut = "on";
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32 .lut_mask = 64'h0F330F5533335555;
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N30
cyclonev_lcell_comb \DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28 (
// Equation(s):
// \DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28_combout  = ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\DUT|COMP_EXP_UNIT|o_less~6_combout  & ((!\DUT|COMP_EXP_UNIT|o_less~4_combout  & ((w_i_32_b[3]))) # (\DUT|COMP_EXP_UNIT|o_less~4_combout  & 
// (w_i_32_a[3])))) # (\DUT|COMP_EXP_UNIT|o_less~6_combout  & (w_i_32_a[3]))) ) ) # ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\DUT|COMP_EXP_UNIT|o_less~6_combout  & ((!\DUT|COMP_EXP_UNIT|o_less~4_combout  & ((w_i_32_b[4]))) # 
// (\DUT|COMP_EXP_UNIT|o_less~4_combout  & (w_i_32_a[4])))) # (\DUT|COMP_EXP_UNIT|o_less~6_combout  & (w_i_32_a[4]))) ) )

	.dataa(!w_i_32_a[3]),
	.datab(!w_i_32_a[4]),
	.datac(!w_i_32_b[4]),
	.datad(!\DUT|COMP_EXP_UNIT|o_less~6_combout ),
	.datae(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~4_combout ),
	.datag(!w_i_32_b[3]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28 .extended_lut = "on";
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28 .lut_mask = 64'h0F550F3355553333;
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N45
cyclonev_lcell_comb \DUT|SHF_RIGHT_MAN_UNIT|stage[1][7]~0 (
// Equation(s):
// \DUT|SHF_RIGHT_MAN_UNIT|stage[1][7]~0_combout  = ( \DUT|COMP_EXP_UNIT|o_less~6_combout  & ( \DUT|COMP_EXP_UNIT|o_less~4_combout  & ( (w_i_32_a[0] & (!w_i_32_a[7] $ (!w_i_32_b[7]))) ) ) ) # ( !\DUT|COMP_EXP_UNIT|o_less~6_combout  & ( 
// \DUT|COMP_EXP_UNIT|o_less~4_combout  & ( (w_i_32_a[0] & (!w_i_32_a[7] $ (!w_i_32_b[7]))) ) ) ) # ( \DUT|COMP_EXP_UNIT|o_less~6_combout  & ( !\DUT|COMP_EXP_UNIT|o_less~4_combout  & ( (w_i_32_a[0] & (!w_i_32_a[7] $ (!w_i_32_b[7]))) ) ) ) # ( 
// !\DUT|COMP_EXP_UNIT|o_less~6_combout  & ( !\DUT|COMP_EXP_UNIT|o_less~4_combout  & ( (w_i_32_b[0] & (!w_i_32_a[7] $ (!w_i_32_b[7]))) ) ) )

	.dataa(!w_i_32_a[0]),
	.datab(!w_i_32_b[0]),
	.datac(!w_i_32_a[7]),
	.datad(!w_i_32_b[7]),
	.datae(!\DUT|COMP_EXP_UNIT|o_less~6_combout ),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SHF_RIGHT_MAN_UNIT|stage[1][7]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][7]~0 .extended_lut = "off";
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][7]~0 .lut_mask = 64'h0330055005500550;
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][7]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N12
cyclonev_lcell_comb \DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24 (
// Equation(s):
// \DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24_combout  = ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\DUT|COMP_EXP_UNIT|o_less~4_combout  & ((!\DUT|COMP_EXP_UNIT|o_less~6_combout  & ((w_i_32_b[1]))) # (\DUT|COMP_EXP_UNIT|o_less~6_combout  & 
// (w_i_32_a[1])))) # (\DUT|COMP_EXP_UNIT|o_less~4_combout  & (w_i_32_a[1]))) ) ) # ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( ((!\DUT|COMP_EXP_UNIT|o_less~4_combout  & ((!\DUT|COMP_EXP_UNIT|o_less~6_combout  & ((w_i_32_b[2]))) # 
// (\DUT|COMP_EXP_UNIT|o_less~6_combout  & (w_i_32_a[2])))) # (\DUT|COMP_EXP_UNIT|o_less~4_combout  & (w_i_32_a[2]))) ) )

	.dataa(!w_i_32_a[2]),
	.datab(!w_i_32_a[1]),
	.datac(!w_i_32_b[2]),
	.datad(!\DUT|COMP_EXP_UNIT|o_less~4_combout ),
	.datae(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~6_combout ),
	.datag(!w_i_32_b[1]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24 .extended_lut = "on";
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24 .lut_mask = 64'h0F330F5533335555;
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N30
cyclonev_lcell_comb \DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1 (
// Equation(s):
// \DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1_combout  = ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24_combout  & ( (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]) # (\DUT|SHF_RIGHT_MAN_UNIT|stage[1][7]~0_combout ) ) ) ) # ( 
// !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24_combout  & ( (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout )) # (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// ((\DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28_combout ))) ) ) ) # ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24_combout  & ( (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & \DUT|SHF_RIGHT_MAN_UNIT|stage[1][7]~0_combout ) 
// ) ) ) # ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24_combout  & ( (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout )) # (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// ((\DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28_combout ))) ) ) )

	.dataa(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datab(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout ),
	.datac(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28_combout ),
	.datad(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][7]~0_combout ),
	.datae(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.dataf(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1 .extended_lut = "off";
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1 .lut_mask = 64'h272700552727AAFF;
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N24
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c[1] (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c [1] = ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout  & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1_combout  & ( (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & (((w_i_32_a[0] & 
// !\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout )))) # (\DUT|COMP_EXP_UNIT|o_less~7_combout  & (!w_i_32_b[0] $ (((!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ))))) ) ) ) # ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout  & ( 
// \DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1_combout  & ( (w_i_32_a[0] & (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & \DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout )) ) ) ) # ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout  & ( 
// !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1_combout  & ( (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & (((w_i_32_a[0])))) # (\DUT|COMP_EXP_UNIT|o_less~7_combout  & (((\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout )) # (w_i_32_b[0]))) ) ) ) # ( 
// !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout  & ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1_combout  & ( (\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  & ((!w_i_32_b[0]) # (!\DUT|COMP_EXP_UNIT|o_less~7_combout ))) ) ) )

	.dataa(!w_i_32_b[0]),
	.datab(!w_i_32_a[0]),
	.datac(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datad(!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ),
	.datae(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout ),
	.dataf(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c[1] .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c[1] .lut_mask = 64'h00FA353F0030350A;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N12
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~1 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~1_combout  = ( \DUT|COMP_EXP_UNIT|o_less~7_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (w_i_32_b[1]) ) ) # ( !\DUT|COMP_EXP_UNIT|o_less~7_combout  & ( 
// !\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (w_i_32_a[1]) ) )

	.dataa(gnd),
	.datab(!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ),
	.datac(!w_i_32_b[1]),
	.datad(!w_i_32_a[1]),
	.datae(gnd),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~1 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~1 .lut_mask = 64'hCC33CC33C3C3C3C3;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N0
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2_combout  = ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~1_combout  $ (((!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// ((!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]))) # (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout ))))) ) ) # ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( 
// (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~1_combout  $ (((!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & (\DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28_combout )) # (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// ((\DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24_combout )))))) ) )

	.dataa(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout ),
	.datab(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datac(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28_combout ),
	.datad(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24_combout ),
	.datae(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~1_combout ),
	.datag(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2 .extended_lut = "on";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2 .lut_mask = 64'h2E2EF3C0D1D10C3F;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N21
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1] (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1] = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2_combout  & ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c [1] ) ) # ( 
// !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2_combout  & ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c [1] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c [1]),
	.datae(gnd),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1] .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1] .lut_mask = 64'h00FF00FFFF00FF00;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[1] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N30
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[0] (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0] = ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout  & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (((!\DUT|COMP_EXP_UNIT|o_less~7_combout  & 
// (!w_i_32_a[0])) # (\DUT|COMP_EXP_UNIT|o_less~7_combout  & ((!w_i_32_b[0]))))) ) ) ) # ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout  & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ 
// (((!\DUT|COMP_EXP_UNIT|o_less~7_combout  & (w_i_32_a[0])) # (\DUT|COMP_EXP_UNIT|o_less~7_combout  & ((w_i_32_b[0]))))) ) ) ) # ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout  & ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1_combout  & ( 
// (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & (w_i_32_a[0])) # (\DUT|COMP_EXP_UNIT|o_less~7_combout  & ((w_i_32_b[0]))) ) ) ) # ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout  & ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1_combout  & ( 
// (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & (!w_i_32_a[0])) # (\DUT|COMP_EXP_UNIT|o_less~7_combout  & ((!w_i_32_b[0]))) ) ) )

	.dataa(!w_i_32_a[0]),
	.datab(!w_i_32_b[0]),
	.datac(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datad(!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ),
	.datae(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout ),
	.dataf(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[0] .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[0] .lut_mask = 64'hACAC5353AC5353AC;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N24
cyclonev_lcell_comb \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5 (
// Equation(s):
// \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout  = ( w_i_32_b[7] & ( \DUT|COMP_EXP_UNIT|o_less~7_combout  & ( (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0_combout  & (!w_i_32_a[8] $ (w_i_32_b[8]))) ) ) ) # ( !w_i_32_b[7] & ( 
// \DUT|COMP_EXP_UNIT|o_less~7_combout  & ( (!w_i_32_a[8] & (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0_combout  & (!w_i_32_a[7] $ (w_i_32_b[8])))) # (w_i_32_a[8] & ((!w_i_32_a[7] & (w_i_32_b[8] & !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0_combout )) # 
// (w_i_32_a[7] & (!w_i_32_b[8] & \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0_combout )))) ) ) ) # ( w_i_32_b[7] & ( !\DUT|COMP_EXP_UNIT|o_less~7_combout  & ( (!w_i_32_a[8] & ((!w_i_32_a[7] & (w_i_32_b[8] & \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0_combout 
// )) # (w_i_32_a[7] & (!w_i_32_b[8] & !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0_combout )))) # (w_i_32_a[8] & (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0_combout  & (!w_i_32_a[7] $ (w_i_32_b[8])))) ) ) ) # ( !w_i_32_b[7] & ( 
// !\DUT|COMP_EXP_UNIT|o_less~7_combout  & ( (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0_combout  & (!w_i_32_a[8] $ (w_i_32_b[8]))) ) ) )

	.dataa(!w_i_32_a[8]),
	.datab(!w_i_32_a[7]),
	.datac(!w_i_32_b[8]),
	.datad(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p[2]~0_combout ),
	.datae(!w_i_32_b[7]),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5 .extended_lut = "off";
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5 .lut_mask = 64'hA50061088610A500;
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N24
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p[3] (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3] = ( \DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout  & ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] ) ) ) # ( !\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  & ( 
// \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout  & ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] ) ) ) # ( !\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  & ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.datad(gnd),
	.datae(!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ),
	.dataf(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p[3] .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p[3] .lut_mask = 64'hFFFF00000F0FF0F0;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N6
cyclonev_lcell_comb \DUT|SWAP_MAN1_UNIT|o_data_max[4]~0 (
// Equation(s):
// \DUT|SWAP_MAN1_UNIT|o_data_max[4]~0_combout  = ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & ((w_i_32_a[4]))) # (\DUT|COMP_EXP_UNIT|o_less~7_combout  & 
// (\DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20_combout )) ) ) ) # ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & (w_i_32_a[4])) # (\DUT|COMP_EXP_UNIT|o_less~7_combout  & 
// ((\DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2_combout ))) ) ) ) # ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (w_i_32_a[4] & !\DUT|COMP_EXP_UNIT|o_less~7_combout ) ) ) ) # ( 
// !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (w_i_32_a[4] & !\DUT|COMP_EXP_UNIT|o_less~7_combout ) ) ) )

	.dataa(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20_combout ),
	.datab(!w_i_32_a[4]),
	.datac(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2_combout ),
	.datad(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datae(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.dataf(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SWAP_MAN1_UNIT|o_data_max[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SWAP_MAN1_UNIT|o_data_max[4]~0 .extended_lut = "off";
defparam \DUT|SWAP_MAN1_UNIT|o_data_max[4]~0 .lut_mask = 64'h33003300330F3355;
defparam \DUT|SWAP_MAN1_UNIT|o_data_max[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N36
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|w_i_man_b[4]~1 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|w_i_man_b[4]~1_combout  = ( !\DUT|COMP_EXP_UNIT|o_less~7_combout  & ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( !\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (((!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// (!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2_combout )) # (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20_combout ))))) ) ) ) # ( !\DUT|COMP_EXP_UNIT|o_less~7_combout  & ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( 
// \DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  ) ) )

	.dataa(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2_combout ),
	.datab(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datac(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20_combout ),
	.datad(!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ),
	.datae(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.dataf(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|w_i_man_b[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|w_i_man_b[4]~1 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|w_i_man_b[4]~1 .lut_mask = 64'h00FF000047B80000;
defparam \DUT|MAN_ALU_UNIT|w_i_man_b[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N54
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|w_i_man_b[4]~0 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|w_i_man_b[4]~0_combout  = ( \DUT|COMP_EXP_UNIT|o_less~6_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (!w_i_32_b[4]) ) ) # ( !\DUT|COMP_EXP_UNIT|o_less~6_combout  & ( (\DUT|COMP_EXP_UNIT|o_less~4_combout  & 
// (!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (!w_i_32_b[4]))) ) )

	.dataa(gnd),
	.datab(!\DUT|COMP_EXP_UNIT|o_less~4_combout ),
	.datac(!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ),
	.datad(!w_i_32_b[4]),
	.datae(gnd),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|w_i_man_b[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|w_i_man_b[4]~0 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|w_i_man_b[4]~0 .lut_mask = 64'h033003300FF00FF0;
defparam \DUT|MAN_ALU_UNIT|w_i_man_b[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N51
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p[0] (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [0] = ( \DUT|MAN_ALU_UNIT|w_i_man_b[4]~0_combout  & ( !\DUT|SWAP_MAN1_UNIT|o_data_max[4]~0_combout  ) ) # ( !\DUT|MAN_ALU_UNIT|w_i_man_b[4]~0_combout  & ( !\DUT|SWAP_MAN1_UNIT|o_data_max[4]~0_combout  $ 
// (!\DUT|MAN_ALU_UNIT|w_i_man_b[4]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT|SWAP_MAN1_UNIT|o_data_max[4]~0_combout ),
	.datad(!\DUT|MAN_ALU_UNIT|w_i_man_b[4]~1_combout ),
	.datae(gnd),
	.dataf(!\DUT|MAN_ALU_UNIT|w_i_man_b[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p[0] .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p[0] .lut_mask = 64'h0FF00FF0F0F0F0F0;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N15
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c~0 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c~0_combout  = ( \DUT|SWAP_MAN1_UNIT|o_data_max[4]~0_combout  & ( (\DUT|MAN_ALU_UNIT|w_i_man_b[4]~1_combout ) # (\DUT|MAN_ALU_UNIT|w_i_man_b[4]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT|MAN_ALU_UNIT|w_i_man_b[4]~0_combout ),
	.datad(!\DUT|MAN_ALU_UNIT|w_i_man_b[4]~1_combout ),
	.datae(gnd),
	.dataf(!\DUT|SWAP_MAN1_UNIT|o_data_max[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c~0 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c~0 .lut_mask = 64'h000000000FFF0FFF;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N48
cyclonev_lcell_comb \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~7 (
// Equation(s):
// \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~7_combout  = ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20_combout ))) # (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// (\DUT|SHF_RIGHT_MAN_UNIT|stage[1][10]~16_combout )) ) ) # ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (\DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2_combout  & \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]) ) )

	.dataa(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2_combout ),
	.datab(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][10]~16_combout ),
	.datac(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20_combout ),
	.datad(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datae(gnd),
	.dataf(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~7 .extended_lut = "off";
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~7 .lut_mask = 64'h005500550F330F33;
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N42
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|w_i_man_b[2]~2 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout  = ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~7_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (((!w_i_32_b[2] & \DUT|COMP_EXP_UNIT|o_less~7_combout ))) ) ) # ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~7_combout  
// & ( !\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (((!w_i_32_b[2]) # (!\DUT|COMP_EXP_UNIT|o_less~7_combout ))) ) )

	.dataa(gnd),
	.datab(!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ),
	.datac(!w_i_32_b[2]),
	.datad(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datae(gnd),
	.dataf(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|w_i_man_b[2]~2 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|w_i_man_b[2]~2 .lut_mask = 64'h333C333CCC3CCC3C;
defparam \DUT|MAN_ALU_UNIT|w_i_man_b[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N24
cyclonev_lcell_comb \DUT|SWAP_MAN1_UNIT|o_data_max[2]~2 (
// Equation(s):
// \DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout  = ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( ((!\DUT|COMP_EXP_UNIT|o_less~7_combout  & (((w_i_32_a[2])))) # (\DUT|COMP_EXP_UNIT|o_less~7_combout  & (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// ((\DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2_combout ))))) ) ) # ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & (((w_i_32_a[2])))) # (\DUT|COMP_EXP_UNIT|o_less~7_combout  & ((!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] 
// & (((\DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20_combout )))) # (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & (((\DUT|SHF_RIGHT_MAN_UNIT|stage[1][10]~16_combout )))))) ) )

	.dataa(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datab(!w_i_32_a[2]),
	.datac(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20_combout ),
	.datad(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][10]~16_combout ),
	.datae(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datag(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SWAP_MAN1_UNIT|o_data_max[2]~2 .extended_lut = "on";
defparam \DUT|SWAP_MAN1_UNIT|o_data_max[2]~2 .lut_mask = 64'h3333333305050A5F;
defparam \DUT|SWAP_MAN1_UNIT|o_data_max[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N15
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout  = ( \DUT|COMP_EXP_UNIT|o_less~7_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (w_i_32_b[3]) ) ) # ( !\DUT|COMP_EXP_UNIT|o_less~7_combout  & ( !w_i_32_a[3] $ 
// (\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ) ) )

	.dataa(!w_i_32_a[3]),
	.datab(!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ),
	.datac(gnd),
	.datad(!w_i_32_b[3]),
	.datae(gnd),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0 .lut_mask = 64'h99999999CC33CC33;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N36
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[3] (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p [3] = ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout  & ( (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// (\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout )) # (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28_combout ))) ) ) ) # ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( 
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout  & ( (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]) ) ) ) # ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( 
// !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout  & ( (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & (!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout )) # (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// ((!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28_combout ))) ) ) ) # ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout  & ( (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]) # 
// (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]) ) ) )

	.dataa(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datab(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.datac(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout ),
	.datad(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28_combout ),
	.datae(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[3]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[3] .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[3] .lut_mask = 64'hBBBBF5A044440A5F;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N6
cyclonev_lcell_comb \DUT|SHF_RIGHT_MAN_UNIT|stage[3][9]~4 (
// Equation(s):
// \DUT|SHF_RIGHT_MAN_UNIT|stage[3][9]~4_combout  = ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24_combout  & ( (\DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28_combout ) # (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]) ) ) ) # ( 
// !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24_combout  & ( (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0])) # (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// ((\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout ))) ) ) ) # ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24_combout  & ( (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// \DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28_combout ) ) ) ) # ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24_combout  & ( (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0])) # 
// (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout ))) ) ) )

	.dataa(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datab(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.datac(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout ),
	.datad(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28_combout ),
	.datae(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.dataf(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][9]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SHF_RIGHT_MAN_UNIT|stage[3][9]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][9]~4 .extended_lut = "off";
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][9]~4 .lut_mask = 64'h8D8D00AA8D8D55FF;
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][9]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N51
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0_combout  = ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][9]~4_combout  & ( (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & (!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  & (w_i_32_a[1]))) # 
// (\DUT|COMP_EXP_UNIT|o_less~7_combout  & (!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (((!w_i_32_b[1]))))) ) ) # ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][9]~4_combout  & ( (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & (\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  & 
// w_i_32_a[1])) ) )

	.dataa(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datab(!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ),
	.datac(!w_i_32_a[1]),
	.datad(!w_i_32_b[1]),
	.datae(gnd),
	.dataf(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][9]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0 .lut_mask = 64'h02020202194C194C;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N0
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1_combout  = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p [3] & ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0_combout  & ( (\DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout ) # 
// (\DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout ) ) ) ) # ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p [3] & ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0_combout  & ( (!\DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout  & 
// (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2_combout  & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c [1] & \DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout ))) # (\DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout  & 
// (((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2_combout  & \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c [1])) # (\DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout ))) ) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2_combout ),
	.datab(!\DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout ),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c [1]),
	.datad(!\DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout ),
	.datae(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p [3]),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1 .lut_mask = 64'h00000137000033FF;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N42
cyclonev_lcell_comb \DUT|SHF_RIGHT_MAN_UNIT|stage[3][11]~6 (
// Equation(s):
// \DUT|SHF_RIGHT_MAN_UNIT|stage[3][11]~6_combout  = ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ((\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout ))) # (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// (\DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28_combout )) ) ) # ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]) ) )

	.dataa(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.datab(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][11]~28_combout ),
	.datac(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datad(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout ),
	.datae(gnd),
	.dataf(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SHF_RIGHT_MAN_UNIT|stage[3][11]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][11]~6 .extended_lut = "off";
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][11]~6 .lut_mask = 64'h0A0A0A0A03F303F3;
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][11]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N48
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0_combout  = ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][11]~6_combout  & ( (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & (!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  & (w_i_32_a[3]))) # (\DUT|COMP_EXP_UNIT|o_less~7_combout  & 
// (!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (((!w_i_32_b[3]))))) ) ) # ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][11]~6_combout  & ( (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & (\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  & w_i_32_a[3])) ) )

	.dataa(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datab(!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ),
	.datac(!w_i_32_a[3]),
	.datad(!w_i_32_b[3]),
	.datae(gnd),
	.dataf(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][11]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0 .lut_mask = 64'h02020202194C194C;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N39
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|w_i_man_b[5]~3 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|w_i_man_b[5]~3_combout  = ( \DUT|COMP_EXP_UNIT|o_less~4_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (!w_i_32_b[5]) ) ) # ( !\DUT|COMP_EXP_UNIT|o_less~4_combout  & ( (\DUT|COMP_EXP_UNIT|o_less~6_combout  & 
// (!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (!w_i_32_b[5]))) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ),
	.datab(gnd),
	.datac(!w_i_32_b[5]),
	.datad(!\DUT|COMP_EXP_UNIT|o_less~6_combout ),
	.datae(gnd),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|w_i_man_b[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|w_i_man_b[5]~3 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|w_i_man_b[5]~3 .lut_mask = 64'h005A005A5A5A5A5A;
defparam \DUT|MAN_ALU_UNIT|w_i_man_b[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N0
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p[2] (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [2] = ( \DUT|COMP_EXP_UNIT|o_less~7_combout  & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (!w_i_32_b[6] $ (((w_i_32_a[6]) # 
// (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0])))) ) ) ) # ( !\DUT|COMP_EXP_UNIT|o_less~7_combout  & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (!w_i_32_a[6] $ (((w_i_32_b[6]) # 
// (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0])))) ) ) ) # ( \DUT|COMP_EXP_UNIT|o_less~7_combout  & ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (!w_i_32_b[6]) ) ) ) # ( !\DUT|COMP_EXP_UNIT|o_less~7_combout 
//  & ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (!w_i_32_a[6]) ) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ),
	.datab(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.datac(!w_i_32_a[6]),
	.datad(!w_i_32_b[6]),
	.datae(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.dataf(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p[2] .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p[2] .lut_mask = 64'h5A5A55AA69A56A95;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N24
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|w_i_man_b[5]~4 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|w_i_man_b[5]~4_combout  = ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & (!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout  $ 
// (!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ))) ) ) ) # ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] $ 
// (\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ))) ) ) ) # ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & \DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ) ) ) ) # ( 
// !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & \DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ) ) ) )

	.dataa(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout ),
	.datab(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.datac(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datad(!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ),
	.datae(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.dataf(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|w_i_man_b[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|w_i_man_b[5]~4 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|w_i_man_b[5]~4 .lut_mask = 64'h00F000F0C03050A0;
defparam \DUT|MAN_ALU_UNIT|w_i_man_b[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N21
cyclonev_lcell_comb \DUT|SWAP_MAN1_UNIT|o_data_max[5]~1 (
// Equation(s):
// \DUT|SWAP_MAN1_UNIT|o_data_max[5]~1_combout  = ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & ((w_i_32_a[5]))) # (\DUT|COMP_EXP_UNIT|o_less~7_combout  & 
// (\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout )) ) ) ) # ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & ((w_i_32_a[5]))) # (\DUT|COMP_EXP_UNIT|o_less~7_combout  & 
// (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0])) ) ) ) # ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (w_i_32_a[5] & !\DUT|COMP_EXP_UNIT|o_less~7_combout ) ) ) ) # ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] 
// & ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (w_i_32_a[5] & !\DUT|COMP_EXP_UNIT|o_less~7_combout ) ) ) )

	.dataa(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout ),
	.datab(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.datac(!w_i_32_a[5]),
	.datad(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datae(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.dataf(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SWAP_MAN1_UNIT|o_data_max[5]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SWAP_MAN1_UNIT|o_data_max[5]~1 .extended_lut = "off";
defparam \DUT|SWAP_MAN1_UNIT|o_data_max[5]~1 .lut_mask = 64'h0F000F000FCC0F55;
defparam \DUT|SWAP_MAN1_UNIT|o_data_max[5]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N36
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~1 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~1_combout  = ( \DUT|SWAP_MAN1_UNIT|o_data_max[5]~1_combout  & ( (!\DUT|MAN_ALU_UNIT|w_i_man_b[5]~3_combout  & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [2] & 
// !\DUT|MAN_ALU_UNIT|w_i_man_b[5]~4_combout )) ) ) # ( !\DUT|SWAP_MAN1_UNIT|o_data_max[5]~1_combout  & ( (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [2] & ((\DUT|MAN_ALU_UNIT|w_i_man_b[5]~4_combout ) # (\DUT|MAN_ALU_UNIT|w_i_man_b[5]~3_combout ))) ) 
// )

	.dataa(gnd),
	.datab(!\DUT|MAN_ALU_UNIT|w_i_man_b[5]~3_combout ),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [2]),
	.datad(!\DUT|MAN_ALU_UNIT|w_i_man_b[5]~4_combout ),
	.datae(gnd),
	.dataf(!\DUT|SWAP_MAN1_UNIT|o_data_max[5]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~1 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~1 .lut_mask = 64'h030F030F0C000C00;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N54
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_g[2] (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_g [2] = ( \DUT|COMP_EXP_UNIT|o_less~7_combout  & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout  & ( (!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & (w_i_32_a[6] & (!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  
// $ (!w_i_32_b[6])))) # (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & (!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (((!w_i_32_b[6]))))) ) ) ) # ( !\DUT|COMP_EXP_UNIT|o_less~7_combout  & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout  & ( (w_i_32_a[6] & 
// (!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  $ (((!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & !w_i_32_b[6]))))) ) ) ) # ( !\DUT|COMP_EXP_UNIT|o_less~7_combout  & ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout  & ( (\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  
// & w_i_32_a[6]) ) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ),
	.datab(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.datac(!w_i_32_a[6]),
	.datad(!w_i_32_b[6]),
	.datae(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.dataf(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_g [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_g[2] .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_g[2] .lut_mask = 64'h05050000060A152A;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_g[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N30
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~2 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~2_combout  = ( \DUT|MAN_ALU_UNIT|w_i_man_b[5]~4_combout  & ( (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_g [2] & ((!\DUT|SWAP_MAN1_UNIT|o_data_max[5]~1_combout ) # 
// (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [2]))) ) ) # ( !\DUT|MAN_ALU_UNIT|w_i_man_b[5]~4_combout  & ( (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_g [2] & ((!\DUT|MAN_ALU_UNIT|w_i_man_b[5]~3_combout ) # 
// ((!\DUT|SWAP_MAN1_UNIT|o_data_max[5]~1_combout ) # (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [2])))) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|w_i_man_b[5]~3_combout ),
	.datab(!\DUT|SWAP_MAN1_UNIT|o_data_max[5]~1_combout ),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [2]),
	.datad(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_g [2]),
	.datae(gnd),
	.dataf(!\DUT|MAN_ALU_UNIT|w_i_man_b[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~2 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~2 .lut_mask = 64'hFE00FE00FC00FC00;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N36
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout  = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~2_combout  & ( 
// (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c~0_combout  & ((!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [0]) # ((!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1_combout  & !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0_combout )))) ) ) ) # ( 
// !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~1_combout  & ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~2_combout  ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [0]),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1_combout ),
	.datad(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0_combout ),
	.datae(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~1_combout ),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3 .lut_mask = 64'h00000000FFFFC888;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N39
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum[3] (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [3] = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3] ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout 
//  & ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3] ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum[3] .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum[3] .lut_mask = 64'hAAAAAAAA55555555;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum[3] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N54
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[2]~4 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[2]~4_combout  = ( !\DUT|SWAP_MAN1_UNIT|o_data_max[5]~1_combout  & ( \DUT|MAN_ALU_UNIT|w_i_man_b[5]~4_combout  & ( (!\DUT|SWAP_MAN1_UNIT|o_data_max[4]~0_combout ) # 
// ((!\DUT|MAN_ALU_UNIT|w_i_man_b[4]~1_combout  & !\DUT|MAN_ALU_UNIT|w_i_man_b[4]~0_combout )) ) ) ) # ( \DUT|SWAP_MAN1_UNIT|o_data_max[5]~1_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_man_b[5]~4_combout  & ( (!\DUT|MAN_ALU_UNIT|w_i_man_b[5]~3_combout  & 
// ((!\DUT|SWAP_MAN1_UNIT|o_data_max[4]~0_combout ) # ((!\DUT|MAN_ALU_UNIT|w_i_man_b[4]~1_combout  & !\DUT|MAN_ALU_UNIT|w_i_man_b[4]~0_combout )))) ) ) ) # ( !\DUT|SWAP_MAN1_UNIT|o_data_max[5]~1_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_man_b[5]~4_combout  & ( 
// (!\DUT|SWAP_MAN1_UNIT|o_data_max[4]~0_combout ) # ((!\DUT|MAN_ALU_UNIT|w_i_man_b[5]~3_combout ) # ((!\DUT|MAN_ALU_UNIT|w_i_man_b[4]~1_combout  & !\DUT|MAN_ALU_UNIT|w_i_man_b[4]~0_combout ))) ) ) )

	.dataa(!\DUT|SWAP_MAN1_UNIT|o_data_max[4]~0_combout ),
	.datab(!\DUT|MAN_ALU_UNIT|w_i_man_b[5]~3_combout ),
	.datac(!\DUT|MAN_ALU_UNIT|w_i_man_b[4]~1_combout ),
	.datad(!\DUT|MAN_ALU_UNIT|w_i_man_b[4]~0_combout ),
	.datae(!\DUT|SWAP_MAN1_UNIT|o_data_max[5]~1_combout ),
	.dataf(!\DUT|MAN_ALU_UNIT|w_i_man_b[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[2]~4 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[2]~4 .lut_mask = 64'hFEEEC888FAAA0000;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N45
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p[1] (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [1] = ( \DUT|MAN_ALU_UNIT|w_i_man_b[5]~4_combout  & ( !\DUT|SWAP_MAN1_UNIT|o_data_max[5]~1_combout  ) ) # ( !\DUT|MAN_ALU_UNIT|w_i_man_b[5]~4_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_man_b[5]~3_combout  $ 
// (!\DUT|SWAP_MAN1_UNIT|o_data_max[5]~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT|MAN_ALU_UNIT|w_i_man_b[5]~3_combout ),
	.datad(!\DUT|SWAP_MAN1_UNIT|o_data_max[5]~1_combout ),
	.datae(gnd),
	.dataf(!\DUT|MAN_ALU_UNIT|w_i_man_b[5]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p[1] .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p[1] .lut_mask = 64'h0FF00FF0FF00FF00;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N48
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum[2] (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2] = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1_combout  & ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [1] & ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [2] $ 
// (((!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [0] & \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[2]~4_combout ))) ) ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1_combout  & ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [1] & ( 
// !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [2] $ (((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[2]~4_combout  & ((!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [0]) # (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0_combout ))))) ) ) ) # ( 
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1_combout  & ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [1] & ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [2] $ (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[2]~4_combout ) ) ) ) # ( 
// !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1_combout  & ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [1] & ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [2] $ (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[2]~4_combout ) ) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [0]),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [2]),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[2]~4_combout ),
	.datad(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0_combout ),
	.datae(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1_combout ),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum[2] .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum[2] .lut_mask = 64'hC3C3C3C3C3C6C6C6;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum[2] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N9
cyclonev_lcell_comb \DUT|LOPD_UNIT|o_pos_one[1]~0 (
// Equation(s):
// \DUT|LOPD_UNIT|o_pos_one[1]~0_combout  = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [1] & ( (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [0] & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c~0_combout  & 
// (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0_combout  & !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1_combout ))) # (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [0] & (((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1_combout ) # 
// (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0_combout )))) ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [1] & ( (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [0] & (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c~0_combout  & 
// (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0_combout  & !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1_combout ))) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [0]),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0_combout ),
	.datad(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1_combout ),
	.datae(gnd),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|LOPD_UNIT|o_pos_one[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|LOPD_UNIT|o_pos_one[1]~0 .extended_lut = "off";
defparam \DUT|LOPD_UNIT|o_pos_one[1]~0 .lut_mask = 64'h8000800025552555;
defparam \DUT|LOPD_UNIT|o_pos_one[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N42
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3] (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3] = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p [3] & ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0_combout  & ( (!\DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout  & 
// !\DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout ) ) ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p [3] & ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0_combout  & ( (\DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout ) # 
// (\DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout ) ) ) ) # ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p [3] & ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0_combout  & ( (!\DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout  & 
// ((!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2_combout ) # ((!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c [1]) # (!\DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout )))) # (\DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout  & 
// (!\DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout  & ((!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2_combout ) # (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c [1])))) ) ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p [3] & ( 
// !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0_combout  & ( (!\DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout  & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2_combout  & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c [1] & 
// \DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout ))) # (\DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout  & (((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2_combout  & \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c [1])) # 
// (\DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout ))) ) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2_combout ),
	.datab(!\DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout ),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c [1]),
	.datad(!\DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout ),
	.datae(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p [3]),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3] .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3] .lut_mask = 64'h0137FEC833FFCC00;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[3] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y5_N45
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~1 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~1_combout  = ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout  & ( (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & (((!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  & w_i_32_a[0])))) # 
// (\DUT|COMP_EXP_UNIT|o_less~7_combout  & (!w_i_32_b[0] $ ((!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout )))) ) ) # ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout  & ( (\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  & (w_i_32_a[0] & 
// !\DUT|COMP_EXP_UNIT|o_less~7_combout )) ) )

	.dataa(!w_i_32_b[0]),
	.datab(!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ),
	.datac(!w_i_32_a[0]),
	.datad(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datae(gnd),
	.dataf(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~1 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~1 .lut_mask = 64'h030003000C660C66;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N12
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~0 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~0_combout  = ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout  & ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1_combout  & ( (\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  & ((!\DUT|COMP_EXP_UNIT|o_less~7_combout  & 
// (w_i_32_a[0])) # (\DUT|COMP_EXP_UNIT|o_less~7_combout  & ((w_i_32_b[0]))))) ) ) ) # ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout  & ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1_combout  & ( (\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  & 
// ((!\DUT|COMP_EXP_UNIT|o_less~7_combout  & (!w_i_32_a[0])) # (\DUT|COMP_EXP_UNIT|o_less~7_combout  & ((!w_i_32_b[0]))))) ) ) )

	.dataa(!w_i_32_a[0]),
	.datab(!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ),
	.datac(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datad(!w_i_32_b[0]),
	.datae(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout ),
	.dataf(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][7]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~0 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~0 .lut_mask = 64'h2320101300000000;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N18
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2] (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2] = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~0_combout  & ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout  $ 
// (\DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout ) ) ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~0_combout  & ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout  $ 
// (\DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout ) ) ) ) # ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~0_combout  & ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout  $ 
// (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2_combout  $ (\DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout )) ) ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~0_combout  & ( 
// !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout  $ (!\DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout  $ (((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~1_combout  & 
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2_combout )))) ) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~1_combout ),
	.datab(!\DUT|MAN_ALU_UNIT|w_i_man_b[2]~2_combout ),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_p[1]~2_combout ),
	.datad(!\DUT|SWAP_MAN1_UNIT|o_data_max[2]~2_combout ),
	.datae(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_c~0_combout ),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|w_g[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2] .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2] .lut_mask = 64'h36C93CC3CC33CC33;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum[2] .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N18
cyclonev_lcell_comb \DUT|LOPD_UNIT|o_zero_flag~0 (
// Equation(s):
// \DUT|LOPD_UNIT|o_zero_flag~0_combout  = ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0] & (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1] & 
// !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3])) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0]),
	.datab(gnd),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datad(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3]),
	.datae(gnd),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|LOPD_UNIT|o_zero_flag~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|LOPD_UNIT|o_zero_flag~0 .extended_lut = "off";
defparam \DUT|LOPD_UNIT|o_zero_flag~0 .lut_mask = 64'h5000500000000000;
defparam \DUT|LOPD_UNIT|o_zero_flag~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N24
cyclonev_lcell_comb \DUT|LOPD_UNIT|o_pos_one[2]~1 (
// Equation(s):
// \DUT|LOPD_UNIT|o_pos_one[2]~1_combout  = ( !\DUT|LOPD_UNIT|o_zero_flag~0_combout  & ( (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2] & (\DUT|LOPD_UNIT|o_pos_one[1]~0_combout  & (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3] $ 
// (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout )))) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3]),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2]),
	.datac(!\DUT|LOPD_UNIT|o_pos_one[1]~0_combout ),
	.datad(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout ),
	.datae(gnd),
	.dataf(!\DUT|LOPD_UNIT|o_zero_flag~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|LOPD_UNIT|o_pos_one[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|LOPD_UNIT|o_pos_one[2]~1 .extended_lut = "off";
defparam \DUT|LOPD_UNIT|o_pos_one[2]~1 .lut_mask = 64'h0408040800000000;
defparam \DUT|LOPD_UNIT|o_pos_one[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N12
cyclonev_lcell_comb \DUT|SHF_RIGHT_MAN_UNIT|stage[3][15]~8 (
// Equation(s):
// \DUT|SHF_RIGHT_MAN_UNIT|stage[3][15]~8_combout  = ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SHF_RIGHT_MAN_UNIT|stage[3][15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][15]~8 .extended_lut = "off";
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][15]~8 .lut_mask = 64'h0F0F0F0F00000000;
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N3
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|o_overflow~0 (
// Equation(s):
// \DUT|MAN_ALU_UNIT|o_overflow~0_combout  = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( (!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  & \DUT|SHF_RIGHT_MAN_UNIT|stage[3][15]~8_combout ) ) ) # ( 
// !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( !\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT|MAN_ALU_UNIT|w_i_fpu_op~0_combout ),
	.datad(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][15]~8_combout ),
	.datae(gnd),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|o_overflow~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|o_overflow~0 .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|o_overflow~0 .lut_mask = 64'hF0F0F0F000F000F0;
defparam \DUT|MAN_ALU_UNIT|o_overflow~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N3
cyclonev_lcell_comb \DUT|PSC_UNIT|WideAnd0~0 (
// Equation(s):
// \DUT|PSC_UNIT|WideAnd0~0_combout  = ( w_i_32_a[14] & ( w_i_32_a[13] & ( (w_i_32_a[11] & w_i_32_a[12]) ) ) )

	.dataa(!w_i_32_a[11]),
	.datab(gnd),
	.datac(gnd),
	.datad(!w_i_32_a[12]),
	.datae(!w_i_32_a[14]),
	.dataf(!w_i_32_a[13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|PSC_UNIT|WideAnd0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|PSC_UNIT|WideAnd0~0 .extended_lut = "off";
defparam \DUT|PSC_UNIT|WideAnd0~0 .lut_mask = 64'h0000000000000055;
defparam \DUT|PSC_UNIT|WideAnd0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N15
cyclonev_lcell_comb \DUT|PSC_UNIT|WideAnd0 (
// Equation(s):
// \DUT|PSC_UNIT|WideAnd0~combout  = ( w_i_32_a[7] & ( (w_i_32_a[8] & (w_i_32_a[10] & (w_i_32_a[9] & \DUT|PSC_UNIT|WideAnd0~0_combout ))) ) )

	.dataa(!w_i_32_a[8]),
	.datab(!w_i_32_a[10]),
	.datac(!w_i_32_a[9]),
	.datad(!\DUT|PSC_UNIT|WideAnd0~0_combout ),
	.datae(gnd),
	.dataf(!w_i_32_a[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|PSC_UNIT|WideAnd0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|PSC_UNIT|WideAnd0 .extended_lut = "off";
defparam \DUT|PSC_UNIT|WideAnd0 .lut_mask = 64'h0000000000010001;
defparam \DUT|PSC_UNIT|WideAnd0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y5_N27
cyclonev_lcell_comb \DUT|PSC_UNIT|WideAnd1~0 (
// Equation(s):
// \DUT|PSC_UNIT|WideAnd1~0_combout  = ( w_i_32_b[11] & ( (w_i_32_b[14] & (w_i_32_b[12] & w_i_32_b[13])) ) )

	.dataa(!w_i_32_b[14]),
	.datab(!w_i_32_b[12]),
	.datac(!w_i_32_b[13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_32_b[11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|PSC_UNIT|WideAnd1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|PSC_UNIT|WideAnd1~0 .extended_lut = "off";
defparam \DUT|PSC_UNIT|WideAnd1~0 .lut_mask = 64'h0000000001010101;
defparam \DUT|PSC_UNIT|WideAnd1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N51
cyclonev_lcell_comb \DUT|PSC_UNIT|WideAnd1 (
// Equation(s):
// \DUT|PSC_UNIT|WideAnd1~combout  = ( w_i_32_b[9] & ( (w_i_32_b[8] & (w_i_32_b[10] & (w_i_32_b[7] & \DUT|PSC_UNIT|WideAnd1~0_combout ))) ) )

	.dataa(!w_i_32_b[8]),
	.datab(!w_i_32_b[10]),
	.datac(!w_i_32_b[7]),
	.datad(!\DUT|PSC_UNIT|WideAnd1~0_combout ),
	.datae(gnd),
	.dataf(!w_i_32_b[9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|PSC_UNIT|WideAnd1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|PSC_UNIT|WideAnd1 .extended_lut = "off";
defparam \DUT|PSC_UNIT|WideAnd1 .lut_mask = 64'h0000000000010001;
defparam \DUT|PSC_UNIT|WideAnd1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N33
cyclonev_lcell_comb \DUT|o_bfu_add[3]~0 (
// Equation(s):
// \DUT|o_bfu_add[3]~0_combout  = ( !\DUT|PSC_UNIT|WideAnd1~combout  & ( !\DUT|PSC_UNIT|WideAnd0~combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT|PSC_UNIT|WideAnd0~combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUT|PSC_UNIT|WideAnd1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_bfu_add[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_bfu_add[3]~0 .extended_lut = "off";
defparam \DUT|o_bfu_add[3]~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \DUT|o_bfu_add[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N24
cyclonev_lcell_comb \DUT|o_bfu_add[3]~1 (
// Equation(s):
// \DUT|o_bfu_add[3]~1_combout  = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2] & ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( \DUT|o_bfu_add[3]~0_combout  ) ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2] 
// & ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( (\DUT|o_bfu_add[3]~0_combout  & (((!\DUT|LOPD_UNIT|o_zero_flag~0_combout ) # (!\DUT|LOPD_UNIT|o_pos_one[1]~0_combout )) # (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3]))) ) 
// ) ) # ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2] & ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( \DUT|o_bfu_add[3]~0_combout  ) ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2] & ( 
// !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( (\DUT|o_bfu_add[3]~0_combout  & ((!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3]) # ((!\DUT|LOPD_UNIT|o_zero_flag~0_combout ) # (!\DUT|LOPD_UNIT|o_pos_one[1]~0_combout )))) ) ) 
// )

	.dataa(!\DUT|o_bfu_add[3]~0_combout ),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3]),
	.datac(!\DUT|LOPD_UNIT|o_zero_flag~0_combout ),
	.datad(!\DUT|LOPD_UNIT|o_pos_one[1]~0_combout ),
	.datae(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2]),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_bfu_add[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_bfu_add[3]~1 .extended_lut = "off";
defparam \DUT|o_bfu_add[3]~1 .lut_mask = 64'h5554555555515555;
defparam \DUT|o_bfu_add[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N21
cyclonev_lcell_comb \o_32_s[2]~1 (
// Equation(s):
// \o_32_s[2]~1_combout  = ( \DUT|o_bfu_add[3]~1_combout  & ( ((!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [3] & !\DUT|LOPD_UNIT|o_pos_one[2]~1_combout )) # (\DUT|MAN_ALU_UNIT|o_overflow~0_combout ) ) )

	.dataa(gnd),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [3]),
	.datac(!\DUT|LOPD_UNIT|o_pos_one[2]~1_combout ),
	.datad(!\DUT|MAN_ALU_UNIT|o_overflow~0_combout ),
	.datae(gnd),
	.dataf(!\DUT|o_bfu_add[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_32_s[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_32_s[2]~1 .extended_lut = "off";
defparam \o_32_s[2]~1 .lut_mask = 64'h00000000C0FFC0FF;
defparam \o_32_s[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N27
cyclonev_lcell_comb \o_32_s[2]~0 (
// Equation(s):
// \o_32_s[2]~0_combout  = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [3] & ( \DUT|o_bfu_add[3]~1_combout  ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [3] & ( (\DUT|o_bfu_add[3]~1_combout  & \DUT|MAN_ALU_UNIT|o_overflow~0_combout ) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT|o_bfu_add[3]~1_combout ),
	.datad(!\DUT|MAN_ALU_UNIT|o_overflow~0_combout ),
	.datae(gnd),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_32_s[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_32_s[2]~0 .extended_lut = "off";
defparam \o_32_s[2]~0 .lut_mask = 64'h000F000F0F0F0F0F;
defparam \o_32_s[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N45
cyclonev_lcell_comb \DUT|LOPD_UNIT|o_pos_one[1]~2 (
// Equation(s):
// \DUT|LOPD_UNIT|o_pos_one[1]~2_combout  = ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3] & ( (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0]) # 
// (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1]))) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datab(gnd),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0]),
	.datad(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datae(gnd),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|LOPD_UNIT|o_pos_one[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|LOPD_UNIT|o_pos_one[1]~2 .extended_lut = "off";
defparam \DUT|LOPD_UNIT|o_pos_one[1]~2 .lut_mask = 64'hF500F50000000000;
defparam \DUT|LOPD_UNIT|o_pos_one[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N36
cyclonev_lcell_comb \DUT|LOPD_UNIT|o_pos_one[1]~3 (
// Equation(s):
// \DUT|LOPD_UNIT|o_pos_one[1]~3_combout  = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3] & (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2] & 
// ((!\DUT|LOPD_UNIT|o_pos_one[1]~0_combout ) # (\DUT|LOPD_UNIT|o_pos_one[1]~2_combout )))) ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3] & 
// (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2] & ((!\DUT|LOPD_UNIT|o_pos_one[1]~0_combout ) # (\DUT|LOPD_UNIT|o_pos_one[1]~2_combout )))) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3]),
	.datab(!\DUT|LOPD_UNIT|o_pos_one[1]~0_combout ),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2]),
	.datad(!\DUT|LOPD_UNIT|o_pos_one[1]~2_combout ),
	.datae(gnd),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|LOPD_UNIT|o_pos_one[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|LOPD_UNIT|o_pos_one[1]~3 .extended_lut = "off";
defparam \DUT|LOPD_UNIT|o_pos_one[1]~3 .lut_mask = 64'h4050405080A080A0;
defparam \DUT|LOPD_UNIT|o_pos_one[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N33
cyclonev_lcell_comb \DUT|LOPD_UNIT|o_pos_one[0]~4 (
// Equation(s):
// \DUT|LOPD_UNIT|o_pos_one[0]~4_combout  = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3] ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( 
// (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3] & (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0] & !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1])) ) )

	.dataa(gnd),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3]),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0]),
	.datad(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datae(gnd),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|LOPD_UNIT|o_pos_one[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|LOPD_UNIT|o_pos_one[0]~4 .extended_lut = "off";
defparam \DUT|LOPD_UNIT|o_pos_one[0]~4 .lut_mask = 64'hC000C000CCCCCCCC;
defparam \DUT|LOPD_UNIT|o_pos_one[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N6
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum[0] (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [0] = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0_combout  & ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [0] ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0_combout  & ( 
// !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [0] $ (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [0]),
	.datad(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1_combout ),
	.datae(gnd),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum[0] .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum[0] .lut_mask = 64'h0FF00FF0F0F0F0F0;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N12
cyclonev_lcell_comb \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum[1] (
// Equation(s):
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [1] = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0_combout  & ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [1] $ (((!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [0] & 
// !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c~0_combout ))) ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0_combout  & ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [1] $ (((!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c~0_combout  & 
// ((!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [0]) # (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1_combout ))))) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [0]),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c~0_combout ),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [1]),
	.datad(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~1_combout ),
	.datae(gnd),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|w_C~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [1]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum[1] .extended_lut = "off";
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum[1] .lut_mask = 64'h3C783C7878787878;
defparam \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum[1] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N12
cyclonev_lcell_comb \DUT|LOPD_UNIT|o_pos_one[0]~5 (
// Equation(s):
// \DUT|LOPD_UNIT|o_pos_one[0]~5_combout  = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [1] & ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2] & 
// !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3]) ) ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [1] & ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3] & 
// (((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [0]) # (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2])) # (\DUT|LOPD_UNIT|o_pos_one[0]~4_combout ))) ) ) ) # ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [1] & ( 
// !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2] & \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3]) ) ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [1] & ( 
// !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3] & (((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [0]) # (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2])) # 
// (\DUT|LOPD_UNIT|o_pos_one[0]~4_combout ))) ) ) )

	.dataa(!\DUT|LOPD_UNIT|o_pos_one[0]~4_combout ),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2]),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3]),
	.datae(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [1]),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|LOPD_UNIT|o_pos_one[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|LOPD_UNIT|o_pos_one[0]~5 .extended_lut = "off";
defparam \DUT|LOPD_UNIT|o_pos_one[0]~5 .lut_mask = 64'h007F00337F003300;
defparam \DUT|LOPD_UNIT|o_pos_one[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N15
cyclonev_lcell_comb \DUT|NOR_UNIT|SHF_left_unit|stage[2][0]~0 (
// Equation(s):
// \DUT|NOR_UNIT|SHF_left_unit|stage[2][0]~0_combout  = ( !\DUT|LOPD_UNIT|o_pos_one[0]~5_combout  & ( (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0] & !\DUT|LOPD_UNIT|o_pos_one[1]~3_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0]),
	.datad(!\DUT|LOPD_UNIT|o_pos_one[1]~3_combout ),
	.datae(gnd),
	.dataf(!\DUT|LOPD_UNIT|o_pos_one[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|NOR_UNIT|SHF_left_unit|stage[2][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|NOR_UNIT|SHF_left_unit|stage[2][0]~0 .extended_lut = "off";
defparam \DUT|NOR_UNIT|SHF_left_unit|stage[2][0]~0 .lut_mask = 64'hF000F00000000000;
defparam \DUT|NOR_UNIT|SHF_left_unit|stage[2][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N42
cyclonev_lcell_comb \DUT|o_bfu_add[0]~2 (
// Equation(s):
// \DUT|o_bfu_add[0]~2_combout  = ( \DUT|NOR_UNIT|SHF_left_unit|stage[2][0]~0_combout  & ( (!\o_32_s[2]~1_combout  & (((!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0] & \o_32_s[2]~0_combout )))) # (\o_32_s[2]~1_combout  & (((!\o_32_s[2]~0_combout )) 
// # (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1]))) ) ) # ( !\DUT|NOR_UNIT|SHF_left_unit|stage[2][0]~0_combout  & ( (\o_32_s[2]~0_combout  & ((!\o_32_s[2]~1_combout  & ((!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0]))) # 
// (\o_32_s[2]~1_combout  & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1])))) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0]),
	.datac(!\o_32_s[2]~1_combout ),
	.datad(!\o_32_s[2]~0_combout ),
	.datae(gnd),
	.dataf(!\DUT|NOR_UNIT|SHF_left_unit|stage[2][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_bfu_add[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_bfu_add[0]~2 .extended_lut = "off";
defparam \DUT|o_bfu_add[0]~2 .lut_mask = 64'h00C500C50FC50FC5;
defparam \DUT|o_bfu_add[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N43
dffeas \o_32_s[0]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DUT|o_bfu_add[0]~2_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_32_s[0]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_32_s[0]~reg0 .is_wysiwyg = "true";
defparam \o_32_s[0]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N30
cyclonev_lcell_comb \DUT|NOR_UNIT|SHF_left_unit|stage[2][1]~1 (
// Equation(s):
// \DUT|NOR_UNIT|SHF_left_unit|stage[2][1]~1_combout  = ( \DUT|LOPD_UNIT|o_pos_one[0]~5_combout  & ( (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0] & !\DUT|LOPD_UNIT|o_pos_one[1]~3_combout ) ) ) # ( !\DUT|LOPD_UNIT|o_pos_one[0]~5_combout  & ( 
// (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1] & !\DUT|LOPD_UNIT|o_pos_one[1]~3_combout ) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datab(gnd),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0]),
	.datad(!\DUT|LOPD_UNIT|o_pos_one[1]~3_combout ),
	.datae(gnd),
	.dataf(!\DUT|LOPD_UNIT|o_pos_one[0]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|NOR_UNIT|SHF_left_unit|stage[2][1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|NOR_UNIT|SHF_left_unit|stage[2][1]~1 .extended_lut = "off";
defparam \DUT|NOR_UNIT|SHF_left_unit|stage[2][1]~1 .lut_mask = 64'h55005500F000F000;
defparam \DUT|NOR_UNIT|SHF_left_unit|stage[2][1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N33
cyclonev_lcell_comb \DUT|o_bfu_add[1]~3 (
// Equation(s):
// \DUT|o_bfu_add[1]~3_combout  = ( \o_32_s[2]~0_combout  & ( (!\o_32_s[2]~1_combout  & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1])) # (\o_32_s[2]~1_combout  & ((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2]))) ) ) # ( 
// !\o_32_s[2]~0_combout  & ( (\DUT|NOR_UNIT|SHF_left_unit|stage[2][1]~1_combout  & \o_32_s[2]~1_combout ) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datac(!\DUT|NOR_UNIT|SHF_left_unit|stage[2][1]~1_combout ),
	.datad(!\o_32_s[2]~1_combout ),
	.datae(gnd),
	.dataf(!\o_32_s[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_bfu_add[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_bfu_add[1]~3 .extended_lut = "off";
defparam \DUT|o_bfu_add[1]~3 .lut_mask = 64'h000F000F55335533;
defparam \DUT|o_bfu_add[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N34
dffeas \o_32_s[1]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DUT|o_bfu_add[1]~3_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_32_s[1]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_32_s[1]~reg0 .is_wysiwyg = "true";
defparam \o_32_s[1]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N42
cyclonev_lcell_comb \DUT|NOR_UNIT|SHF_left_unit|stage[2][2]~2 (
// Equation(s):
// \DUT|NOR_UNIT|SHF_left_unit|stage[2][2]~2_combout  = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( (!\DUT|LOPD_UNIT|o_pos_one[1]~3_combout  & ((!\DUT|LOPD_UNIT|o_pos_one[0]~5_combout ) # ((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum 
// [1])))) # (\DUT|LOPD_UNIT|o_pos_one[1]~3_combout  & (!\DUT|LOPD_UNIT|o_pos_one[0]~5_combout  & (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0]))) ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2] & ( 
// (!\DUT|LOPD_UNIT|o_pos_one[1]~3_combout  & (\DUT|LOPD_UNIT|o_pos_one[0]~5_combout  & ((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1])))) # (\DUT|LOPD_UNIT|o_pos_one[1]~3_combout  & (!\DUT|LOPD_UNIT|o_pos_one[0]~5_combout  & 
// (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0]))) ) )

	.dataa(!\DUT|LOPD_UNIT|o_pos_one[1]~3_combout ),
	.datab(!\DUT|LOPD_UNIT|o_pos_one[0]~5_combout ),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0]),
	.datad(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datae(gnd),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|NOR_UNIT|SHF_left_unit|stage[2][2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|NOR_UNIT|SHF_left_unit|stage[2][2]~2 .extended_lut = "off";
defparam \DUT|NOR_UNIT|SHF_left_unit|stage[2][2]~2 .lut_mask = 64'h40624062C8EAC8EA;
defparam \DUT|NOR_UNIT|SHF_left_unit|stage[2][2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N30
cyclonev_lcell_comb \DUT|o_bfu_add[2]~4 (
// Equation(s):
// \DUT|o_bfu_add[2]~4_combout  = ( \DUT|NOR_UNIT|SHF_left_unit|stage[2][2]~2_combout  & ( (!\o_32_s[2]~1_combout  & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2] & ((\o_32_s[2]~0_combout )))) # (\o_32_s[2]~1_combout  & (((!\o_32_s[2]~0_combout ) # 
// (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3])))) ) ) # ( !\DUT|NOR_UNIT|SHF_left_unit|stage[2][2]~2_combout  & ( (\o_32_s[2]~0_combout  & ((!\o_32_s[2]~1_combout  & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2])) # 
// (\o_32_s[2]~1_combout  & ((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3]))))) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3]),
	.datac(!\o_32_s[2]~1_combout ),
	.datad(!\o_32_s[2]~0_combout ),
	.datae(gnd),
	.dataf(!\DUT|NOR_UNIT|SHF_left_unit|stage[2][2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_bfu_add[2]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_bfu_add[2]~4 .extended_lut = "off";
defparam \DUT|o_bfu_add[2]~4 .lut_mask = 64'h005300530F530F53;
defparam \DUT|o_bfu_add[2]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N31
dffeas \o_32_s[2]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DUT|o_bfu_add[2]~4_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_32_s[2]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_32_s[2]~reg0 .is_wysiwyg = "true";
defparam \o_32_s[2]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N51
cyclonev_lcell_comb \DUT|o_bfu_add[3]~5 (
// Equation(s):
// \DUT|o_bfu_add[3]~5_combout  = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3] & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3] & \DUT|o_bfu_add[3]~0_combout )) ) ) # 
// ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3] & (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3] & \DUT|o_bfu_add[3]~0_combout )) ) )

	.dataa(gnd),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3]),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3]),
	.datad(!\DUT|o_bfu_add[3]~0_combout ),
	.datae(gnd),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_bfu_add[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_bfu_add[3]~5 .extended_lut = "off";
defparam \DUT|o_bfu_add[3]~5 .lut_mask = 64'h0030003000030003;
defparam \DUT|o_bfu_add[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N36
cyclonev_lcell_comb \DUT|NOR_UNIT|SHF_left_unit|stage[2][3]~3 (
// Equation(s):
// \DUT|NOR_UNIT|SHF_left_unit|stage[2][3]~3_combout  = ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0] & ( \DUT|LOPD_UNIT|o_pos_one[1]~3_combout  & ( (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1] & !\DUT|LOPD_UNIT|o_pos_one[0]~5_combout ) 
// ) ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0] & ( \DUT|LOPD_UNIT|o_pos_one[1]~3_combout  & ( (\DUT|LOPD_UNIT|o_pos_one[0]~5_combout ) # (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1]) ) ) ) # ( 
// \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0] & ( !\DUT|LOPD_UNIT|o_pos_one[1]~3_combout  & ( (!\DUT|LOPD_UNIT|o_pos_one[0]~5_combout  & ((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3]))) # (\DUT|LOPD_UNIT|o_pos_one[0]~5_combout  & 
// (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2])) ) ) ) # ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0] & ( !\DUT|LOPD_UNIT|o_pos_one[1]~3_combout  & ( (!\DUT|LOPD_UNIT|o_pos_one[0]~5_combout  & 
// ((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3]))) # (\DUT|LOPD_UNIT|o_pos_one[0]~5_combout  & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2])) ) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3]),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datad(!\DUT|LOPD_UNIT|o_pos_one[0]~5_combout ),
	.datae(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [0]),
	.dataf(!\DUT|LOPD_UNIT|o_pos_one[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|NOR_UNIT|SHF_left_unit|stage[2][3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|NOR_UNIT|SHF_left_unit|stage[2][3]~3 .extended_lut = "off";
defparam \DUT|NOR_UNIT|SHF_left_unit|stage[2][3]~3 .lut_mask = 64'h335533550FFF0F00;
defparam \DUT|NOR_UNIT|SHF_left_unit|stage[2][3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N48
cyclonev_lcell_comb \DUT|o_bfu_add[3]~6 (
// Equation(s):
// \DUT|o_bfu_add[3]~6_combout  = ( \DUT|o_bfu_add[3]~1_combout  & ( (!\DUT|LOPD_UNIT|o_pos_one[2]~1_combout  & (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [3] & !\DUT|MAN_ALU_UNIT|o_overflow~0_combout )) ) )

	.dataa(!\DUT|LOPD_UNIT|o_pos_one[2]~1_combout ),
	.datab(gnd),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [3]),
	.datad(!\DUT|MAN_ALU_UNIT|o_overflow~0_combout ),
	.datae(gnd),
	.dataf(!\DUT|o_bfu_add[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_bfu_add[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_bfu_add[3]~6 .extended_lut = "off";
defparam \DUT|o_bfu_add[3]~6 .lut_mask = 64'h00000000A000A000;
defparam \DUT|o_bfu_add[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N54
cyclonev_lcell_comb \DUT|o_bfu_add[3]~7 (
// Equation(s):
// \DUT|o_bfu_add[3]~7_combout  = ( \DUT|NOR_UNIT|SHF_left_unit|stage[2][3]~3_combout  & ( \DUT|o_bfu_add[3]~6_combout  ) ) # ( !\DUT|NOR_UNIT|SHF_left_unit|stage[2][3]~3_combout  & ( \DUT|o_bfu_add[3]~6_combout  & ( (!\DUT|MAN_ALU_UNIT|o_overflow~0_combout  
// & (((\DUT|o_bfu_add[3]~5_combout )))) # (\DUT|MAN_ALU_UNIT|o_overflow~0_combout  & (\DUT|o_bfu_add[3]~0_combout  & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [0]))) ) ) ) # ( \DUT|NOR_UNIT|SHF_left_unit|stage[2][3]~3_combout  & ( 
// !\DUT|o_bfu_add[3]~6_combout  & ( (!\DUT|MAN_ALU_UNIT|o_overflow~0_combout  & (((\DUT|o_bfu_add[3]~5_combout )))) # (\DUT|MAN_ALU_UNIT|o_overflow~0_combout  & (\DUT|o_bfu_add[3]~0_combout  & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [0]))) ) ) ) 
// # ( !\DUT|NOR_UNIT|SHF_left_unit|stage[2][3]~3_combout  & ( !\DUT|o_bfu_add[3]~6_combout  & ( (!\DUT|MAN_ALU_UNIT|o_overflow~0_combout  & (((\DUT|o_bfu_add[3]~5_combout )))) # (\DUT|MAN_ALU_UNIT|o_overflow~0_combout  & (\DUT|o_bfu_add[3]~0_combout  & 
// (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [0]))) ) ) )

	.dataa(!\DUT|o_bfu_add[3]~0_combout ),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\DUT|MAN_ALU_UNIT|o_overflow~0_combout ),
	.datad(!\DUT|o_bfu_add[3]~5_combout ),
	.datae(!\DUT|NOR_UNIT|SHF_left_unit|stage[2][3]~3_combout ),
	.dataf(!\DUT|o_bfu_add[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_bfu_add[3]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_bfu_add[3]~7 .extended_lut = "off";
defparam \DUT|o_bfu_add[3]~7 .lut_mask = 64'h01F101F101F1FFFF;
defparam \DUT|o_bfu_add[3]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N55
dffeas \o_32_s[3]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DUT|o_bfu_add[3]~7_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_32_s[3]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_32_s[3]~reg0 .is_wysiwyg = "true";
defparam \o_32_s[3]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N0
cyclonev_lcell_comb \o_32_s[5]~4 (
// Equation(s):
// \o_32_s[5]~4_combout  = ( \DUT|o_bfu_add[3]~1_combout  & ( (((\DUT|MAN_ALU_UNIT|o_overflow~0_combout ) # (\DUT|LOPD_UNIT|o_pos_one[2]~1_combout )) # (\DUT|LOPD_UNIT|o_pos_one[0]~5_combout )) # (\DUT|LOPD_UNIT|o_pos_one[1]~3_combout ) ) )

	.dataa(!\DUT|LOPD_UNIT|o_pos_one[1]~3_combout ),
	.datab(!\DUT|LOPD_UNIT|o_pos_one[0]~5_combout ),
	.datac(!\DUT|LOPD_UNIT|o_pos_one[2]~1_combout ),
	.datad(!\DUT|MAN_ALU_UNIT|o_overflow~0_combout ),
	.datae(gnd),
	.dataf(!\DUT|o_bfu_add[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_32_s[5]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_32_s[5]~4 .extended_lut = "off";
defparam \o_32_s[5]~4 .lut_mask = 64'h000000007FFF7FFF;
defparam \o_32_s[5]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N48
cyclonev_lcell_comb \o_32_s[5]~3 (
// Equation(s):
// \o_32_s[5]~3_combout  = ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3] & ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2] & ((!\DUT|LOPD_UNIT|o_pos_one[1]~0_combout 
// ) # ((\DUT|LOPD_UNIT|o_zero_flag~0_combout  & \DUT|LOPD_UNIT|o_pos_one[1]~2_combout )))) ) ) ) # ( \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3] & ( !\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout  & ( 
// (!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2] & ((!\DUT|LOPD_UNIT|o_pos_one[1]~0_combout ) # ((\DUT|LOPD_UNIT|o_zero_flag~0_combout  & \DUT|LOPD_UNIT|o_pos_one[1]~2_combout )))) ) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2]),
	.datab(!\DUT|LOPD_UNIT|o_pos_one[1]~0_combout ),
	.datac(!\DUT|LOPD_UNIT|o_zero_flag~0_combout ),
	.datad(!\DUT|LOPD_UNIT|o_pos_one[1]~2_combout ),
	.datae(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_p [3]),
	.dataf(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|w_c[3]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_32_s[5]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_32_s[5]~3 .extended_lut = "off";
defparam \o_32_s[5]~3 .lut_mask = 64'h0000888A888A0000;
defparam \o_32_s[5]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N9
cyclonev_lcell_comb \o_32_s[5]~2 (
// Equation(s):
// \o_32_s[5]~2_combout  = ( !\DUT|LOPD_UNIT|o_pos_one[2]~1_combout  & ( (!\DUT|LOPD_UNIT|o_pos_one[1]~3_combout ) # (\DUT|LOPD_UNIT|o_pos_one[0]~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT|LOPD_UNIT|o_pos_one[0]~5_combout ),
	.datad(!\DUT|LOPD_UNIT|o_pos_one[1]~3_combout ),
	.datae(gnd),
	.dataf(!\DUT|LOPD_UNIT|o_pos_one[2]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_32_s[5]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_32_s[5]~2 .extended_lut = "off";
defparam \o_32_s[5]~2 .lut_mask = 64'hFF0FFF0F00000000;
defparam \o_32_s[5]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N0
cyclonev_lcell_comb \DUT|o_bfu_add[4]~8 (
// Equation(s):
// \DUT|o_bfu_add[4]~8_combout  = ( \o_32_s[5]~2_combout  & ( \DUT|NOR_UNIT|SHF_left_unit|stage[2][0]~0_combout  & ( (!\o_32_s[5]~3_combout  & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3])) # (\o_32_s[5]~3_combout  & 
// ((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1]))) ) ) ) # ( !\o_32_s[5]~2_combout  & ( \DUT|NOR_UNIT|SHF_left_unit|stage[2][0]~0_combout  & ( (!\o_32_s[5]~3_combout ) # (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2]) ) ) ) # ( 
// \o_32_s[5]~2_combout  & ( !\DUT|NOR_UNIT|SHF_left_unit|stage[2][0]~0_combout  & ( (!\o_32_s[5]~3_combout  & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3])) # (\o_32_s[5]~3_combout  & ((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1]))) ) 
// ) ) # ( !\o_32_s[5]~2_combout  & ( !\DUT|NOR_UNIT|SHF_left_unit|stage[2][0]~0_combout  & ( (\o_32_s[5]~3_combout  & \DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2]) ) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3]),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datac(!\o_32_s[5]~3_combout ),
	.datad(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datae(!\o_32_s[5]~2_combout ),
	.dataf(!\DUT|NOR_UNIT|SHF_left_unit|stage[2][0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_bfu_add[4]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_bfu_add[4]~8 .extended_lut = "off";
defparam \DUT|o_bfu_add[4]~8 .lut_mask = 64'h000F5353F0FF5353;
defparam \DUT|o_bfu_add[4]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N45
cyclonev_lcell_comb \o_32_s[5]~5 (
// Equation(s):
// \o_32_s[5]~5_combout  = ( \DUT|o_bfu_add[3]~1_combout  & ( ((!\DUT|LOPD_UNIT|o_pos_one[1]~3_combout  & (!\DUT|LOPD_UNIT|o_pos_one[0]~5_combout  & !\DUT|LOPD_UNIT|o_pos_one[2]~1_combout ))) # (\DUT|MAN_ALU_UNIT|o_overflow~0_combout ) ) )

	.dataa(!\DUT|LOPD_UNIT|o_pos_one[1]~3_combout ),
	.datab(!\DUT|LOPD_UNIT|o_pos_one[0]~5_combout ),
	.datac(!\DUT|LOPD_UNIT|o_pos_one[2]~1_combout ),
	.datad(!\DUT|MAN_ALU_UNIT|o_overflow~0_combout ),
	.datae(gnd),
	.dataf(!\DUT|o_bfu_add[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_32_s[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_32_s[5]~5 .extended_lut = "off";
defparam \o_32_s[5]~5 .lut_mask = 64'h0000000080FF80FF;
defparam \o_32_s[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N6
cyclonev_lcell_comb \DUT|o_bfu_add[4]~9 (
// Equation(s):
// \DUT|o_bfu_add[4]~9_combout  = ( \o_32_s[5]~5_combout  & ( (!\o_32_s[5]~4_combout  & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [0])) # (\o_32_s[5]~4_combout  & ((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [1]))) ) ) # ( 
// !\o_32_s[5]~5_combout  & ( (\o_32_s[5]~4_combout  & \DUT|o_bfu_add[4]~8_combout ) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [1]),
	.datac(!\o_32_s[5]~4_combout ),
	.datad(!\DUT|o_bfu_add[4]~8_combout ),
	.datae(gnd),
	.dataf(!\o_32_s[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_bfu_add[4]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_bfu_add[4]~9 .extended_lut = "off";
defparam \DUT|o_bfu_add[4]~9 .lut_mask = 64'h000F000F53535353;
defparam \DUT|o_bfu_add[4]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N7
dffeas \o_32_s[4]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DUT|o_bfu_add[4]~9_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_32_s[4]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_32_s[4]~reg0 .is_wysiwyg = "true";
defparam \o_32_s[4]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N54
cyclonev_lcell_comb \DUT|o_bfu_add[5]~10 (
// Equation(s):
// \DUT|o_bfu_add[5]~10_combout  = ( \o_32_s[5]~2_combout  & ( \DUT|NOR_UNIT|SHF_left_unit|stage[2][1]~1_combout  & ( (!\o_32_s[5]~3_combout  & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [0])) # (\o_32_s[5]~3_combout  & 
// ((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2]))) ) ) ) # ( !\o_32_s[5]~2_combout  & ( \DUT|NOR_UNIT|SHF_left_unit|stage[2][1]~1_combout  & ( (!\o_32_s[5]~3_combout ) # (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3]) ) ) ) # ( 
// \o_32_s[5]~2_combout  & ( !\DUT|NOR_UNIT|SHF_left_unit|stage[2][1]~1_combout  & ( (!\o_32_s[5]~3_combout  & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [0])) # (\o_32_s[5]~3_combout  & ((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2]))) ) 
// ) ) # ( !\o_32_s[5]~2_combout  & ( !\DUT|NOR_UNIT|SHF_left_unit|stage[2][1]~1_combout  & ( (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3] & \o_32_s[5]~3_combout ) ) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3]),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datac(!\o_32_s[5]~3_combout ),
	.datad(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datae(!\o_32_s[5]~2_combout ),
	.dataf(!\DUT|NOR_UNIT|SHF_left_unit|stage[2][1]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_bfu_add[5]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_bfu_add[5]~10 .extended_lut = "off";
defparam \DUT|o_bfu_add[5]~10 .lut_mask = 64'h0505303FF5F5303F;
defparam \DUT|o_bfu_add[5]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y3_N12
cyclonev_lcell_comb \DUT|o_bfu_add[5]~11 (
// Equation(s):
// \DUT|o_bfu_add[5]~11_combout  = ( \o_32_s[5]~5_combout  & ( (!\o_32_s[5]~4_combout  & ((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [1]))) # (\o_32_s[5]~4_combout  & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2])) ) ) # ( 
// !\o_32_s[5]~5_combout  & ( (\o_32_s[5]~4_combout  & \DUT|o_bfu_add[5]~10_combout ) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2]),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [1]),
	.datac(!\o_32_s[5]~4_combout ),
	.datad(!\DUT|o_bfu_add[5]~10_combout ),
	.datae(gnd),
	.dataf(!\o_32_s[5]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_bfu_add[5]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_bfu_add[5]~11 .extended_lut = "off";
defparam \DUT|o_bfu_add[5]~11 .lut_mask = 64'h000F000F35353535;
defparam \DUT|o_bfu_add[5]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y3_N13
dffeas \o_32_s[5]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DUT|o_bfu_add[5]~11_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_32_s[5]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_32_s[5]~reg0 .is_wysiwyg = "true";
defparam \o_32_s[5]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N6
cyclonev_lcell_comb \DUT|o_bfu_add[6]~12 (
// Equation(s):
// \DUT|o_bfu_add[6]~12_combout  = ( \o_32_s[5]~3_combout  & ( \DUT|NOR_UNIT|SHF_left_unit|stage[2][2]~2_combout  & ( (!\o_32_s[5]~2_combout  & ((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [0]))) # (\o_32_s[5]~2_combout  & 
// (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3])) ) ) ) # ( !\o_32_s[5]~3_combout  & ( \DUT|NOR_UNIT|SHF_left_unit|stage[2][2]~2_combout  & ( (!\o_32_s[5]~2_combout ) # (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [1]) ) ) ) # ( 
// \o_32_s[5]~3_combout  & ( !\DUT|NOR_UNIT|SHF_left_unit|stage[2][2]~2_combout  & ( (!\o_32_s[5]~2_combout  & ((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [0]))) # (\o_32_s[5]~2_combout  & (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3])) ) 
// ) ) # ( !\o_32_s[5]~3_combout  & ( !\DUT|NOR_UNIT|SHF_left_unit|stage[2][2]~2_combout  & ( (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [1] & \o_32_s[5]~2_combout ) ) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [1]),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_0|sum [3]),
	.datac(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [0]),
	.datad(!\o_32_s[5]~2_combout ),
	.datae(!\o_32_s[5]~3_combout ),
	.dataf(!\DUT|NOR_UNIT|SHF_left_unit|stage[2][2]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_bfu_add[6]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_bfu_add[6]~12 .extended_lut = "off";
defparam \DUT|o_bfu_add[6]~12 .lut_mask = 64'h00550F33FF550F33;
defparam \DUT|o_bfu_add[6]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y3_N18
cyclonev_lcell_comb \DUT|o_bfu_add[6]~13 (
// Equation(s):
// \DUT|o_bfu_add[6]~13_combout  = ( \DUT|o_bfu_add[6]~12_combout  & ( (!\o_32_s[5]~4_combout  & (((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2] & \o_32_s[5]~5_combout )))) # (\o_32_s[5]~4_combout  & (((!\o_32_s[5]~5_combout )) # 
// (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [3]))) ) ) # ( !\DUT|o_bfu_add[6]~12_combout  & ( (\o_32_s[5]~5_combout  & ((!\o_32_s[5]~4_combout  & ((\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2]))) # (\o_32_s[5]~4_combout  & 
// (\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [3])))) ) )

	.dataa(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [3]),
	.datab(!\DUT|MAN_ALU_UNIT|ALU_SUB_UNIT|CLA_4BIT_UNIT_1|sum [2]),
	.datac(!\o_32_s[5]~4_combout ),
	.datad(!\o_32_s[5]~5_combout ),
	.datae(gnd),
	.dataf(!\DUT|o_bfu_add[6]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_bfu_add[6]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_bfu_add[6]~13 .extended_lut = "off";
defparam \DUT|o_bfu_add[6]~13 .lut_mask = 64'h003500350F350F35;
defparam \DUT|o_bfu_add[6]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y3_N19
dffeas \o_32_s[6]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DUT|o_bfu_add[6]~13_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_32_s[6]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_32_s[6]~reg0 .is_wysiwyg = "true";
defparam \o_32_s[6]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N57
cyclonev_lcell_comb \DUT|COMP_EXP_UNIT|o_less~8 (
// Equation(s):
// \DUT|COMP_EXP_UNIT|o_less~8_combout  = ( w_i_32_a[14] & ( \DUT|COMP_EXP_UNIT|o_less~3_combout  & ( w_i_32_b[14] ) ) ) # ( !w_i_32_a[14] & ( \DUT|COMP_EXP_UNIT|o_less~3_combout  & ( !w_i_32_b[14] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!w_i_32_b[14]),
	.datad(gnd),
	.datae(!w_i_32_a[14]),
	.dataf(!\DUT|COMP_EXP_UNIT|o_less~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|COMP_EXP_UNIT|o_less~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|COMP_EXP_UNIT|o_less~8 .extended_lut = "off";
defparam \DUT|COMP_EXP_UNIT|o_less~8 .lut_mask = 64'h00000000F0F00F0F;
defparam \DUT|COMP_EXP_UNIT|o_less~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N9
cyclonev_lcell_comb \DUT|PSC_UNIT|WideNor0~0 (
// Equation(s):
// \DUT|PSC_UNIT|WideNor0~0_combout  = ( !w_i_32_a[6] & ( (!w_i_32_a[5] & (!w_i_32_a[4] & !w_i_32_a[3])) ) )

	.dataa(!w_i_32_a[5]),
	.datab(!w_i_32_a[4]),
	.datac(!w_i_32_a[3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!w_i_32_a[6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|PSC_UNIT|WideNor0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|PSC_UNIT|WideNor0~0 .extended_lut = "off";
defparam \DUT|PSC_UNIT|WideNor0~0 .lut_mask = 64'h8080808000000000;
defparam \DUT|PSC_UNIT|WideNor0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N48
cyclonev_lcell_comb \DUT|PSC_UNIT|WideNor0 (
// Equation(s):
// \DUT|PSC_UNIT|WideNor0~combout  = ( \DUT|PSC_UNIT|WideNor0~0_combout  & ( (!w_i_32_a[0] & (!w_i_32_a[1] & !w_i_32_a[2])) ) )

	.dataa(gnd),
	.datab(!w_i_32_a[0]),
	.datac(!w_i_32_a[1]),
	.datad(!w_i_32_a[2]),
	.datae(gnd),
	.dataf(!\DUT|PSC_UNIT|WideNor0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|PSC_UNIT|WideNor0~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|PSC_UNIT|WideNor0 .extended_lut = "off";
defparam \DUT|PSC_UNIT|WideNor0 .lut_mask = 64'h00000000C000C000;
defparam \DUT|PSC_UNIT|WideNor0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N51
cyclonev_lcell_comb \DUT|PSC_UNIT|WideNor1~0 (
// Equation(s):
// \DUT|PSC_UNIT|WideNor1~0_combout  = ( !w_i_32_b[4] & ( (!w_i_32_b[3] & (!w_i_32_b[5] & !w_i_32_b[6])) ) )

	.dataa(!w_i_32_b[3]),
	.datab(gnd),
	.datac(!w_i_32_b[5]),
	.datad(!w_i_32_b[6]),
	.datae(gnd),
	.dataf(!w_i_32_b[4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|PSC_UNIT|WideNor1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|PSC_UNIT|WideNor1~0 .extended_lut = "off";
defparam \DUT|PSC_UNIT|WideNor1~0 .lut_mask = 64'hA000A00000000000;
defparam \DUT|PSC_UNIT|WideNor1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N6
cyclonev_lcell_comb \DUT|PSC_UNIT|WideNor1 (
// Equation(s):
// \DUT|PSC_UNIT|WideNor1~combout  = ( !w_i_32_b[2] & ( \DUT|PSC_UNIT|WideNor1~0_combout  & ( (!w_i_32_b[1] & !w_i_32_b[0]) ) ) )

	.dataa(!w_i_32_b[1]),
	.datab(!w_i_32_b[0]),
	.datac(gnd),
	.datad(gnd),
	.datae(!w_i_32_b[2]),
	.dataf(!\DUT|PSC_UNIT|WideNor1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|PSC_UNIT|WideNor1~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|PSC_UNIT|WideNor1 .extended_lut = "off";
defparam \DUT|PSC_UNIT|WideNor1 .lut_mask = 64'h0000000088880000;
defparam \DUT|PSC_UNIT|WideNor1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N27
cyclonev_lcell_comb \DUT|PSC_UNIT|o_sel_exp~0 (
// Equation(s):
// \DUT|PSC_UNIT|o_sel_exp~0_combout  = ( w_i_32_b[15] & ( \DUT|PSC_UNIT|WideNor1~combout  & ( (\DUT|PSC_UNIT|WideAnd0~combout  & ((!\DUT|PSC_UNIT|WideNor0~combout  & (!w_i_32_a[15])) # (\DUT|PSC_UNIT|WideNor0~combout  & ((\DUT|PSC_UNIT|WideAnd1~combout 
// ))))) ) ) ) # ( !w_i_32_b[15] & ( \DUT|PSC_UNIT|WideNor1~combout  & ( (\DUT|PSC_UNIT|WideAnd0~combout  & ((!\DUT|PSC_UNIT|WideNor0~combout  & (!w_i_32_a[15])) # (\DUT|PSC_UNIT|WideNor0~combout  & ((\DUT|PSC_UNIT|WideAnd1~combout ))))) ) ) ) # ( 
// w_i_32_b[15] & ( !\DUT|PSC_UNIT|WideNor1~combout  & ( (!\DUT|PSC_UNIT|WideNor0~combout  & (\DUT|PSC_UNIT|WideAnd0~combout  & !w_i_32_a[15])) ) ) ) # ( !w_i_32_b[15] & ( !\DUT|PSC_UNIT|WideNor1~combout  & ( ((!\DUT|PSC_UNIT|WideNor0~combout  & 
// (\DUT|PSC_UNIT|WideAnd0~combout  & !w_i_32_a[15]))) # (\DUT|PSC_UNIT|WideAnd1~combout ) ) ) )

	.dataa(!\DUT|PSC_UNIT|WideNor0~combout ),
	.datab(!\DUT|PSC_UNIT|WideAnd0~combout ),
	.datac(!w_i_32_a[15]),
	.datad(!\DUT|PSC_UNIT|WideAnd1~combout ),
	.datae(!w_i_32_b[15]),
	.dataf(!\DUT|PSC_UNIT|WideNor1~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|PSC_UNIT|o_sel_exp~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|PSC_UNIT|o_sel_exp~0 .extended_lut = "off";
defparam \DUT|PSC_UNIT|o_sel_exp~0 .lut_mask = 64'h20FF202020312031;
defparam \DUT|PSC_UNIT|o_sel_exp~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N6
cyclonev_lcell_comb \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_c[1]~0 (
// Equation(s):
// \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_c[1]~0_combout  = ( w_i_32_a[7] & ( (!w_i_32_b[7] & \DUT|COMP_EXP_UNIT|o_less~7_combout ) ) ) # ( !w_i_32_a[7] & ( (w_i_32_b[7] & !\DUT|COMP_EXP_UNIT|o_less~7_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!w_i_32_b[7]),
	.datad(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datae(gnd),
	.dataf(!w_i_32_a[7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_c[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_c[1]~0 .extended_lut = "off";
defparam \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_c[1]~0 .lut_mask = 64'h0F000F0000F000F0;
defparam \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_c[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y5_N18
cyclonev_lcell_comb \DUT|o_bfu_add[7]~14 (
// Equation(s):
// \DUT|o_bfu_add[7]~14_combout  = ( w_i_32_b[8] & ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_c[1]~0_combout  & ( (!w_i_32_b[9] & ((!w_i_32_a[9] & ((!\DUT|COMP_EXP_UNIT|o_less~7_combout ) # (w_i_32_a[8]))) # (w_i_32_a[9] & ((\DUT|COMP_EXP_UNIT|o_less~7_combout 
// ))))) # (w_i_32_b[9] & ((!\DUT|COMP_EXP_UNIT|o_less~7_combout ) # ((w_i_32_a[9] & w_i_32_a[8])))) ) ) ) # ( !w_i_32_b[8] & ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_c[1]~0_combout  & ( (!w_i_32_b[9] & (((!w_i_32_a[9] & !w_i_32_a[8])) # 
// (\DUT|COMP_EXP_UNIT|o_less~7_combout ))) # (w_i_32_b[9] & ((!w_i_32_a[9] & ((!\DUT|COMP_EXP_UNIT|o_less~7_combout ))) # (w_i_32_a[9] & ((!w_i_32_a[8]) # (\DUT|COMP_EXP_UNIT|o_less~7_combout ))))) ) ) ) # ( w_i_32_b[8] & ( 
// !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_c[1]~0_combout  & ( (!w_i_32_b[9] & ((!w_i_32_a[9] & (!w_i_32_a[8] & !\DUT|COMP_EXP_UNIT|o_less~7_combout )) # (w_i_32_a[9] & ((\DUT|COMP_EXP_UNIT|o_less~7_combout ))))) # (w_i_32_b[9] & 
// (!\DUT|COMP_EXP_UNIT|o_less~7_combout  & ((!w_i_32_a[9]) # (!w_i_32_a[8])))) ) ) ) # ( !w_i_32_b[8] & ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_c[1]~0_combout  & ( (!w_i_32_b[9] & (\DUT|COMP_EXP_UNIT|o_less~7_combout  & ((w_i_32_a[8]) # (w_i_32_a[9])))) # 
// (w_i_32_b[9] & ((!w_i_32_a[9] & ((!\DUT|COMP_EXP_UNIT|o_less~7_combout ))) # (w_i_32_a[9] & (w_i_32_a[8] & \DUT|COMP_EXP_UNIT|o_less~7_combout )))) ) ) )

	.dataa(!w_i_32_b[9]),
	.datab(!w_i_32_a[9]),
	.datac(!w_i_32_a[8]),
	.datad(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datae(!w_i_32_b[8]),
	.dataf(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_c[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_bfu_add[7]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_bfu_add[7]~14 .extended_lut = "off";
defparam \DUT|o_bfu_add[7]~14 .lut_mask = 64'h442BD422D4BBDD2B;
defparam \DUT|o_bfu_add[7]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N15
cyclonev_lcell_comb \DUT|o_bfu_add[7]~15 (
// Equation(s):
// \DUT|o_bfu_add[7]~15_combout  = ( w_i_32_b[12] & ( \DUT|o_bfu_add[7]~14_combout  & ( (!w_i_32_a[12]) # ((!w_i_32_a[11]) # (w_i_32_b[11])) ) ) ) # ( !w_i_32_b[12] & ( \DUT|o_bfu_add[7]~14_combout  & ( (!w_i_32_a[12] & ((!w_i_32_a[11]) # (w_i_32_b[11]))) ) 
// ) ) # ( w_i_32_b[12] & ( !\DUT|o_bfu_add[7]~14_combout  & ( (!w_i_32_a[12]) # ((w_i_32_b[11] & !w_i_32_a[11])) ) ) ) # ( !w_i_32_b[12] & ( !\DUT|o_bfu_add[7]~14_combout  & ( (!w_i_32_a[12] & (w_i_32_b[11] & !w_i_32_a[11])) ) ) )

	.dataa(!w_i_32_a[12]),
	.datab(!w_i_32_b[11]),
	.datac(gnd),
	.datad(!w_i_32_a[11]),
	.datae(!w_i_32_b[12]),
	.dataf(!\DUT|o_bfu_add[7]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_bfu_add[7]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_bfu_add[7]~15 .extended_lut = "off";
defparam \DUT|o_bfu_add[7]~15 .lut_mask = 64'h2200BBAAAA22FFBB;
defparam \DUT|o_bfu_add[7]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N18
cyclonev_lcell_comb \DUT|o_bfu_add[7]~16 (
// Equation(s):
// \DUT|o_bfu_add[7]~16_combout  = ( w_i_32_a[14] & ( \DUT|o_bfu_add[7]~15_combout  & ( (w_i_32_b[14] & ((!w_i_32_a[13]) # (w_i_32_b[13]))) ) ) ) # ( !w_i_32_a[14] & ( \DUT|o_bfu_add[7]~15_combout  & ( ((!w_i_32_a[13]) # (w_i_32_b[13])) # (w_i_32_b[14]) ) ) 
// ) # ( w_i_32_a[14] & ( !\DUT|o_bfu_add[7]~15_combout  & ( (w_i_32_b[14] & (!w_i_32_a[13] & w_i_32_b[13])) ) ) ) # ( !w_i_32_a[14] & ( !\DUT|o_bfu_add[7]~15_combout  & ( ((!w_i_32_a[13] & w_i_32_b[13])) # (w_i_32_b[14]) ) ) )

	.dataa(gnd),
	.datab(!w_i_32_b[14]),
	.datac(!w_i_32_a[13]),
	.datad(!w_i_32_b[13]),
	.datae(!w_i_32_a[14]),
	.dataf(!\DUT|o_bfu_add[7]~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_bfu_add[7]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_bfu_add[7]~16 .extended_lut = "off";
defparam \DUT|o_bfu_add[7]~16 .lut_mask = 64'h33F30030F3FF3033;
defparam \DUT|o_bfu_add[7]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y5_N45
cyclonev_lcell_comb \DUT|o_bfu_add[7]~17 (
// Equation(s):
// \DUT|o_bfu_add[7]~17_combout  = ( \DUT|PSC_UNIT|o_sel_exp~0_combout  & ( \DUT|o_bfu_add[7]~16_combout  ) ) # ( !\DUT|PSC_UNIT|o_sel_exp~0_combout  & ( \DUT|o_bfu_add[7]~16_combout  & ( (!\DUT|COMP_EXP_UNIT|o_less~8_combout  & 
// (((\DUT|COMP_EXP_UNIT|o_less~7_combout )))) # (\DUT|COMP_EXP_UNIT|o_less~8_combout  & ((!w_i_32_a[10] & (w_i_32_b[10] & \DUT|COMP_EXP_UNIT|o_less~7_combout )) # (w_i_32_a[10] & (!w_i_32_b[10] & !\DUT|COMP_EXP_UNIT|o_less~7_combout )))) ) ) ) # ( 
// \DUT|PSC_UNIT|o_sel_exp~0_combout  & ( !\DUT|o_bfu_add[7]~16_combout  ) ) # ( !\DUT|PSC_UNIT|o_sel_exp~0_combout  & ( !\DUT|o_bfu_add[7]~16_combout  & ( (!\DUT|COMP_EXP_UNIT|o_less~8_combout  & (((!\DUT|COMP_EXP_UNIT|o_less~7_combout )))) # 
// (\DUT|COMP_EXP_UNIT|o_less~8_combout  & ((!w_i_32_a[10] & ((!w_i_32_b[10]) # (\DUT|COMP_EXP_UNIT|o_less~7_combout ))) # (w_i_32_a[10] & ((!\DUT|COMP_EXP_UNIT|o_less~7_combout ) # (w_i_32_b[10]))))) ) ) )

	.dataa(!w_i_32_a[10]),
	.datab(!w_i_32_b[10]),
	.datac(!\DUT|COMP_EXP_UNIT|o_less~8_combout ),
	.datad(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datae(!\DUT|PSC_UNIT|o_sel_exp~0_combout ),
	.dataf(!\DUT|o_bfu_add[7]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|o_bfu_add[7]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|o_bfu_add[7]~17 .extended_lut = "off";
defparam \DUT|o_bfu_add[7]~17 .lut_mask = 64'hFD0BFFFF04F2FFFF;
defparam \DUT|o_bfu_add[7]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y5_N47
dffeas \o_32_s[7]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\DUT|o_bfu_add[7]~17_combout ),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_32_s[7]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_32_s[7]~reg0 .is_wysiwyg = "true";
defparam \o_32_s[7]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N15
cyclonev_lcell_comb \o_32_s[8]~reg0feeder (
// Equation(s):
// \o_32_s[8]~reg0feeder_combout  = ( \DUT|PSC_UNIT|o_sel_exp~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUT|PSC_UNIT|o_sel_exp~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_32_s[8]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_32_s[8]~reg0feeder .extended_lut = "off";
defparam \o_32_s[8]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_32_s[8]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N17
dffeas \o_32_s[8]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_32_s[8]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_32_s[8]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_32_s[8]~reg0 .is_wysiwyg = "true";
defparam \o_32_s[8]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N57
cyclonev_lcell_comb \o_32_s[9]~reg0feeder (
// Equation(s):
// \o_32_s[9]~reg0feeder_combout  = ( \DUT|PSC_UNIT|o_sel_exp~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUT|PSC_UNIT|o_sel_exp~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_32_s[9]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_32_s[9]~reg0feeder .extended_lut = "off";
defparam \o_32_s[9]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_32_s[9]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N58
dffeas \o_32_s[9]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_32_s[9]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_32_s[9]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_32_s[9]~reg0 .is_wysiwyg = "true";
defparam \o_32_s[9]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N51
cyclonev_lcell_comb \o_32_s[10]~reg0feeder (
// Equation(s):
// \o_32_s[10]~reg0feeder_combout  = ( \DUT|PSC_UNIT|o_sel_exp~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUT|PSC_UNIT|o_sel_exp~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_32_s[10]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_32_s[10]~reg0feeder .extended_lut = "off";
defparam \o_32_s[10]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_32_s[10]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N53
dffeas \o_32_s[10]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_32_s[10]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_32_s[10]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_32_s[10]~reg0 .is_wysiwyg = "true";
defparam \o_32_s[10]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N42
cyclonev_lcell_comb \o_32_s[11]~reg0feeder (
// Equation(s):
// \o_32_s[11]~reg0feeder_combout  = ( \DUT|PSC_UNIT|o_sel_exp~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUT|PSC_UNIT|o_sel_exp~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_32_s[11]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_32_s[11]~reg0feeder .extended_lut = "off";
defparam \o_32_s[11]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_32_s[11]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N43
dffeas \o_32_s[11]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_32_s[11]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_32_s[11]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_32_s[11]~reg0 .is_wysiwyg = "true";
defparam \o_32_s[11]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N24
cyclonev_lcell_comb \o_32_s[12]~reg0feeder (
// Equation(s):
// \o_32_s[12]~reg0feeder_combout  = ( \DUT|PSC_UNIT|o_sel_exp~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUT|PSC_UNIT|o_sel_exp~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_32_s[12]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_32_s[12]~reg0feeder .extended_lut = "off";
defparam \o_32_s[12]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_32_s[12]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N25
dffeas \o_32_s[12]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_32_s[12]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_32_s[12]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_32_s[12]~reg0 .is_wysiwyg = "true";
defparam \o_32_s[12]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N21
cyclonev_lcell_comb \o_32_s[13]~reg0feeder (
// Equation(s):
// \o_32_s[13]~reg0feeder_combout  = ( \DUT|PSC_UNIT|o_sel_exp~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUT|PSC_UNIT|o_sel_exp~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_32_s[13]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_32_s[13]~reg0feeder .extended_lut = "off";
defparam \o_32_s[13]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_32_s[13]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N22
dffeas \o_32_s[13]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_32_s[13]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_32_s[13]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_32_s[13]~reg0 .is_wysiwyg = "true";
defparam \o_32_s[13]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N36
cyclonev_lcell_comb \o_32_s[14]~reg0feeder (
// Equation(s):
// \o_32_s[14]~reg0feeder_combout  = ( \DUT|PSC_UNIT|o_sel_exp~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUT|PSC_UNIT|o_sel_exp~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\o_32_s[14]~reg0feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \o_32_s[14]~reg0feeder .extended_lut = "off";
defparam \o_32_s[14]~reg0feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \o_32_s[14]~reg0feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y4_N37
dffeas \o_32_s[14]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\o_32_s[14]~reg0feeder_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_32_s[14]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_32_s[14]~reg0 .is_wysiwyg = "true";
defparam \o_32_s[14]~reg0 .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N6
cyclonev_lcell_comb \DUT|SHF_RIGHT_MAN_UNIT|stage[3][12]~11 (
// Equation(s):
// \DUT|SHF_RIGHT_MAN_UNIT|stage[3][12]~11_combout  = ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & \DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20_combout ) ) ) # ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( 
// (\DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2_combout  & \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2]) ) )

	.dataa(gnd),
	.datab(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2_combout ),
	.datac(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datad(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][12]~20_combout ),
	.datae(gnd),
	.dataf(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SHF_RIGHT_MAN_UNIT|stage[3][12]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][12]~11 .extended_lut = "off";
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][12]~11 .lut_mask = 64'h03030303000F000F;
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][12]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N36
cyclonev_lcell_comb \DUT|SHF_RIGHT_MAN_UNIT|stage[3][13]~10 (
// Equation(s):
// \DUT|SHF_RIGHT_MAN_UNIT|stage[3][13]~10_combout  = ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & \DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout ) ) ) ) # ( 
// !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( (\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] & \DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout ) ) ) ) # ( !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0] & ( 
// !\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1] & ( \DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2] ) ) )

	.dataa(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [2]),
	.datab(gnd),
	.datac(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][13]~32_combout ),
	.datad(gnd),
	.datae(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|w_p [0]),
	.dataf(!\DUT|SUB_EXP_UNIT|CLA_4BIT_UNIT_0|sum [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SHF_RIGHT_MAN_UNIT|stage[3][13]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][13]~10 .extended_lut = "off";
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][13]~10 .lut_mask = 64'h5555000005050505;
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][13]~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N9
cyclonev_lcell_comb \DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9 (
// Equation(s):
// \DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9_combout  = ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout  & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT|SHF_RIGHT_MAN_UNIT|stage[1][14]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9 .extended_lut = "off";
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N48
cyclonev_lcell_comb \DUT|SIGN_UNIT|o_sign_s~1 (
// Equation(s):
// \DUT|SIGN_UNIT|o_sign_s~1_combout  = ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][13]~10_combout  & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9_combout  & ( (w_i_32_a[6] & (w_i_32_a[5] & (!w_i_32_a[4] $ (\DUT|SHF_RIGHT_MAN_UNIT|stage[3][12]~11_combout )))) ) ) ) # ( 
// !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][13]~10_combout  & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9_combout  & ( (w_i_32_a[6] & (!w_i_32_a[5] & (!w_i_32_a[4] $ (\DUT|SHF_RIGHT_MAN_UNIT|stage[3][12]~11_combout )))) ) ) ) # ( 
// \DUT|SHF_RIGHT_MAN_UNIT|stage[3][13]~10_combout  & ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9_combout  & ( ((w_i_32_a[5] & (!w_i_32_a[4] $ (\DUT|SHF_RIGHT_MAN_UNIT|stage[3][12]~11_combout )))) # (w_i_32_a[6]) ) ) ) # ( 
// !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][13]~10_combout  & ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9_combout  & ( ((!w_i_32_a[5] & (!w_i_32_a[4] $ (\DUT|SHF_RIGHT_MAN_UNIT|stage[3][12]~11_combout )))) # (w_i_32_a[6]) ) ) )

	.dataa(!w_i_32_a[6]),
	.datab(!w_i_32_a[4]),
	.datac(!w_i_32_a[5]),
	.datad(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][12]~11_combout ),
	.datae(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][13]~10_combout ),
	.dataf(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SIGN_UNIT|o_sign_s~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SIGN_UNIT|o_sign_s~1 .extended_lut = "off";
defparam \DUT|SIGN_UNIT|o_sign_s~1 .lut_mask = 64'hD5755D5740100401;
defparam \DUT|SIGN_UNIT|o_sign_s~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N24
cyclonev_lcell_comb \DUT|SIGN_UNIT|o_sign_s~3 (
// Equation(s):
// \DUT|SIGN_UNIT|o_sign_s~3_combout  = ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9_combout  & ( (\DUT|SIGN_UNIT|o_sign_s~1_combout  & w_i_32_a[6]) ) ) # ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9_combout  & ( (\DUT|SIGN_UNIT|o_sign_s~1_combout  & !w_i_32_a[6]) 
// ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\DUT|SIGN_UNIT|o_sign_s~1_combout ),
	.datad(!w_i_32_a[6]),
	.datae(gnd),
	.dataf(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SIGN_UNIT|o_sign_s~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SIGN_UNIT|o_sign_s~3 .extended_lut = "off";
defparam \DUT|SIGN_UNIT|o_sign_s~3 .lut_mask = 64'h0F000F00000F000F;
defparam \DUT|SIGN_UNIT|o_sign_s~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N54
cyclonev_lcell_comb \DUT|SIGN_UNIT|o_sign_s~0 (
// Equation(s):
// \DUT|SIGN_UNIT|o_sign_s~0_combout  = ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][13]~10_combout  & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][12]~11_combout  & ( (!w_i_32_a[5]) # ((!w_i_32_a[4]) # ((!w_i_32_a[0] & \DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout ))) ) ) ) # 
// ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][13]~10_combout  & ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][12]~11_combout  & ( (!w_i_32_a[5] & ((!w_i_32_a[4]) # ((!w_i_32_a[0] & \DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout )))) ) ) ) # ( 
// \DUT|SHF_RIGHT_MAN_UNIT|stage[3][13]~10_combout  & ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][12]~11_combout  & ( (!w_i_32_a[5]) # ((!w_i_32_a[4] & (!w_i_32_a[0] & \DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout ))) ) ) ) # ( 
// !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][13]~10_combout  & ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][12]~11_combout  & ( (!w_i_32_a[5] & (!w_i_32_a[4] & (!w_i_32_a[0] & \DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout ))) ) ) )

	.dataa(!w_i_32_a[5]),
	.datab(!w_i_32_a[4]),
	.datac(!w_i_32_a[0]),
	.datad(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][8]~3_combout ),
	.datae(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][13]~10_combout ),
	.dataf(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][12]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SIGN_UNIT|o_sign_s~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SIGN_UNIT|o_sign_s~0 .extended_lut = "off";
defparam \DUT|SIGN_UNIT|o_sign_s~0 .lut_mask = 64'h0080AAEA88A8EEFE;
defparam \DUT|SIGN_UNIT|o_sign_s~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N18
cyclonev_lcell_comb \DUT|SIGN_UNIT|o_sign_s~2 (
// Equation(s):
// \DUT|SIGN_UNIT|o_sign_s~2_combout  = ( w_i_32_a[6] & ( \DUT|SIGN_UNIT|o_sign_s~1_combout  & ( (!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9_combout ) # ((!\DUT|SIGN_UNIT|o_sign_s~0_combout  & (\DUT|SHF_RIGHT_MAN_UNIT|stage[3][9]~4_combout  & !w_i_32_a[1])) # 
// (\DUT|SIGN_UNIT|o_sign_s~0_combout  & ((!w_i_32_a[1]) # (\DUT|SHF_RIGHT_MAN_UNIT|stage[3][9]~4_combout )))) ) ) ) # ( !w_i_32_a[6] & ( \DUT|SIGN_UNIT|o_sign_s~1_combout  & ( ((!\DUT|SIGN_UNIT|o_sign_s~0_combout  & 
// (\DUT|SHF_RIGHT_MAN_UNIT|stage[3][9]~4_combout  & !w_i_32_a[1])) # (\DUT|SIGN_UNIT|o_sign_s~0_combout  & ((!w_i_32_a[1]) # (\DUT|SHF_RIGHT_MAN_UNIT|stage[3][9]~4_combout )))) # (\DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9_combout ) ) ) ) # ( w_i_32_a[6] & ( 
// !\DUT|SIGN_UNIT|o_sign_s~1_combout  & ( (!\DUT|SIGN_UNIT|o_sign_s~0_combout  & \DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9_combout ) ) ) ) # ( !w_i_32_a[6] & ( !\DUT|SIGN_UNIT|o_sign_s~1_combout  & ( (!\DUT|SIGN_UNIT|o_sign_s~0_combout  & 
// !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9_combout ) ) ) )

	.dataa(!\DUT|SIGN_UNIT|o_sign_s~0_combout ),
	.datab(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][9]~4_combout ),
	.datac(!w_i_32_a[1]),
	.datad(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][14]~9_combout ),
	.datae(!w_i_32_a[6]),
	.dataf(!\DUT|SIGN_UNIT|o_sign_s~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SIGN_UNIT|o_sign_s~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SIGN_UNIT|o_sign_s~2 .extended_lut = "off";
defparam \DUT|SIGN_UNIT|o_sign_s~2 .lut_mask = 64'hAA0000AA71FFFF71;
defparam \DUT|SIGN_UNIT|o_sign_s~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N0
cyclonev_lcell_comb \DUT|SIGN_UNIT|o_sign_s~4 (
// Equation(s):
// \DUT|SIGN_UNIT|o_sign_s~4_combout  = ( \DUT|SHF_RIGHT_MAN_UNIT|stage[3][11]~6_combout  & ( \DUT|SIGN_UNIT|o_sign_s~2_combout  & ( (!\DUT|SIGN_UNIT|o_sign_s~3_combout ) # ((w_i_32_a[3] & (!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~7_combout  & w_i_32_a[2]))) ) 
// ) ) # ( !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][11]~6_combout  & ( \DUT|SIGN_UNIT|o_sign_s~2_combout  & ( ((!\DUT|SIGN_UNIT|o_sign_s~3_combout ) # ((!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~7_combout  & w_i_32_a[2]))) # (w_i_32_a[3]) ) ) ) # ( 
// \DUT|SHF_RIGHT_MAN_UNIT|stage[3][11]~6_combout  & ( !\DUT|SIGN_UNIT|o_sign_s~2_combout  & ( (w_i_32_a[3] & (\DUT|SIGN_UNIT|o_sign_s~3_combout  & ((!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~7_combout ) # (w_i_32_a[2])))) ) ) ) # ( 
// !\DUT|SHF_RIGHT_MAN_UNIT|stage[3][11]~6_combout  & ( !\DUT|SIGN_UNIT|o_sign_s~2_combout  & ( (\DUT|SIGN_UNIT|o_sign_s~3_combout  & (((!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~7_combout ) # (w_i_32_a[2])) # (w_i_32_a[3]))) ) ) )

	.dataa(!w_i_32_a[3]),
	.datab(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][10]~7_combout ),
	.datac(!\DUT|SIGN_UNIT|o_sign_s~3_combout ),
	.datad(!w_i_32_a[2]),
	.datae(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][11]~6_combout ),
	.dataf(!\DUT|SIGN_UNIT|o_sign_s~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SIGN_UNIT|o_sign_s~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SIGN_UNIT|o_sign_s~4 .extended_lut = "off";
defparam \DUT|SIGN_UNIT|o_sign_s~4 .lut_mask = 64'h0D0F0405F5FDF0F4;
defparam \DUT|SIGN_UNIT|o_sign_s~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X59_Y4_N27
cyclonev_lcell_comb \DUT|SIGN_UNIT|o_sign_s~5 (
// Equation(s):
// \DUT|SIGN_UNIT|o_sign_s~5_combout  = ( w_i_32_a[15] & ( ((!\DUT|COMP_EXP_UNIT|o_less~7_combout  & ((!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][15]~8_combout ) # (\DUT|SIGN_UNIT|o_sign_s~4_combout )))) # (w_i_32_b[15]) ) ) # ( !w_i_32_a[15] & ( (w_i_32_b[15] & 
// (((\DUT|SHF_RIGHT_MAN_UNIT|stage[3][15]~8_combout  & !\DUT|SIGN_UNIT|o_sign_s~4_combout )) # (\DUT|COMP_EXP_UNIT|o_less~7_combout ))) ) )

	.dataa(!\DUT|COMP_EXP_UNIT|o_less~7_combout ),
	.datab(!w_i_32_b[15]),
	.datac(!\DUT|SHF_RIGHT_MAN_UNIT|stage[3][15]~8_combout ),
	.datad(!\DUT|SIGN_UNIT|o_sign_s~4_combout ),
	.datae(gnd),
	.dataf(!w_i_32_a[15]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\DUT|SIGN_UNIT|o_sign_s~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \DUT|SIGN_UNIT|o_sign_s~5 .extended_lut = "off";
defparam \DUT|SIGN_UNIT|o_sign_s~5 .lut_mask = 64'h13111311B3BBB3BB;
defparam \DUT|SIGN_UNIT|o_sign_s~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X59_Y4_N28
dffeas \o_32_s[15]~reg0 (
	.clk(\i_clk~inputCLKENA0_outclk ),
	.d(\DUT|SIGN_UNIT|o_sign_s~5_combout ),
	.asdata(vcc),
	.clrn(\i_rst_n~input_o ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\o_32_s[15]~reg0_q ),
	.prn(vcc));
// synopsys translate_off
defparam \o_32_s[15]~reg0 .is_wysiwyg = "true";
defparam \o_32_s[15]~reg0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X85_Y35_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
