Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.3 (lin64) Build 329390 Wed Oct 16 18:26:55 MDT 2013
| Date         : Tue Apr 22 11:02:09 2014
| Host         : ubuntu running 64-bit Ubuntu 12.04.4 LTS
| Command      : report_control_sets -verbose -file dmas_wrapper_control_sets_placed.rpt
| Design       : dmas_wrapper
| Device       : xc7z020
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |   147 |
| Minimum Number of register sites lost to control set restrictions |   394 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            3606 |         1158 |
| No           | No                    | Yes                    |              26 |           15 |
| No           | Yes                   | No                     |             311 |          120 |
| Yes          | No                    | No                     |             776 |          251 |
| Yes          | No                    | Yes                    |              40 |           12 |
| Yes          | Yes                   | No                     |            1295 |          404 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                 Clock Signal                |                                                                                                                        Enable Signal                                                                                                                        |                                                                                                          Set/Reset Signal                                                                                                          | Slice Load Count | Bel Load Count |
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/axi_crossbar_0/n_0_s_arvalid_reg[1]_i_1                                                                                                                                                                                     |                1 |              2 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_push                                                                                                                             |                                                                                                                                                                                                                                    |                1 |              2 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_wr_fifo                                                                                                                                   |                                                                                                                                                                                                                                    |                1 |              2 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1                                                                                                                                                   |                1 |              2 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/RST_FULL_FF                                                                                                                                                                           |                1 |              2 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_ngwrdrst.grst.wr_rst_reg[1]_i_1__0                                                                                                                                                |                1 |              2 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1__0                                                                                                                                                |                1 |              2 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[0] |                1 |              2 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_ngwrdrst.grst.rd_rst_reg[2]_i_1                                                                                                                                                   |                1 |              2 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1                                                                                                                                                                            |                                                                                                                                                                                                                                    |                1 |              4 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_gpr1.dout_i[3]_i_1                                                                                                                                                                                         |                                                                                                                                                                                                                                    |                1 |              4 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__2                                                                                                                                                                         |                                                                                                                                                                                                                                    |                2 |              4 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_good_strm_dbeat1_out                                                                                                                        | dmas_i/axi_dma_0/U0/n_0_sig_burst_dbeat_cntr[3]_i_1                                                                                                                                                                                |                1 |              4 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__2                                                                                                                                                                         | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1                                                                                                                                                   |                1 |              4 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__1                                                                                                                                                                         |                                                                                                                                                                                                                                    |                2 |              4 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                                                                                                                                                         |                                                                                                                                                                                                                                    |                1 |              4 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                              |                4 |              4 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_goreg_dm.dout_i[3]_i_1                                                                                                                                                                                     |                                                                                                                                                                                                                                    |                1 |              4 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                                                     | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_pushed_commands[3]_i_1                                                                                                                                                            |                1 |              4 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                             |                2 |              4 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[3]_i_1__0                                                                                                                                                                         | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axlen_cnt[7]_i_1__0                                                                                                                                                |                2 |              4 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                             |                2 |              4 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                             |                3 |              5 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_goreg_dm.dout_i[4]_i_1                                                                                                                                                                                     |                                                                                                                                                                                                                                    |                2 |              5 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_gpr1.dout_i[4]_i_1                                                                                                                                                                                         |                                                                                                                                                                                                                                    |                1 |              5 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/reg_status_0/inst/reg_status_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                          | dmas_i/reg_status_0/n_0_axi_awready_i_1                                                                                                                                                                                            |                2 |              5 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/init_axi_dma_0/n_0_compare_done_i_1                                                                                                                                                                                         |                2 |              5 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/RD_RST                                                                                                                                                                                |                2 |              5 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2] |                3 |              5 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/reg_status_0/inst/reg_status_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                          | dmas_i/reg_status_0/n_0_axi_awready_i_1                                                                                                                                                                                            |                1 |              5 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_USE_RTL_ADDR.addr_q[4]_i_1                                                                                                                                                                            | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                  |                2 |              5 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/n_0_all_is_idle_d1_i_1                                                                                                                                                                                                                  | dmas_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                      |                2 |              6 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                           | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                             |                1 |              6 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/proc_sys_reset/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                     | dmas_i/proc_sys_reset/U0/clear                                                                                                                                                                                                     |                1 |              6 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/init_axi_dma_0/n_0_inst/init_axi_dma_v1_0_M00_AXI_inst/start_single_write_reg                                                                                                                                                                        | dmas_i/init_axi_dma_0/n_0_axi_awaddr[19]_i_1                                                                                                                                                                                       |                2 |              6 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/init_axi_dma_0/inst/init_axi_dma_v1_0_S00_AXI_inst/axi_arready0                                                                                                                                                                                      | dmas_i/init_axi_dma_0/inst/init_axi_dma_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                   |                2 |              6 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/init_axi_dma_0/inst/init_axi_dma_v1_0_S00_AXI_inst/axi_awready0                                                                                                                                                                                      | dmas_i/init_axi_dma_0/inst/init_axi_dma_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                   |                2 |              6 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                  |                4 |              6 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                 | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                              |                3 |              7 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_data2mstr_cmd_ready                                                                                                                                                             | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                           |                1 |              7 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out0                                               |                3 |              7 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/pop_si_data                                                                                                | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                  |                5 |              7 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/n_0_sig_byte_cntr[6]_i_2                                                                                                                                                                                                                | dmas_i/axi_dma_0/U0/n_0_sig_byte_cntr[6]_i_1                                                                                                                                                                                       |                3 |              7 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_168_out                                                                                                  | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                          |                2 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_137_out                                                                                                  | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                          |                4 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_107_out                                                                                                  | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                          |                3 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_44_out                                                                                                   | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                          |                2 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                                  |                                                                                                                                                                                                                                    |                1 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                           | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/s_bresp_acc0                                                                                                  |                3 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_75_out                                                                                                   | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                          |                2 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_2                                                                                                                                                                                                 | dmas_i/axi_dma_0/U0/n_0_GEN_INDET_BTT.lsig_byte_cntr[7]_i_1                                                                                                                                                                        |                1 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_262_in                                                                                                   | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                  |                3 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2                                                                                                           | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                  |                3 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1                                                                                                           | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                  |                4 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_198_out                                                                                                  | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                          |                3 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_232_out                                                                                                  | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                          |                2 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/p_2_out[12]                                                                                                                                                                                                        | dmas_i/axi_dma_0/U0/n_0_dmacr_i[31]_i_1                                                                                                                                                                                            |                3 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_areset_d1_i_1                                                                                                                                                      |                2 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1                                                                                                            | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                  |                3 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.wdata_wrap_buffer_q[63]_i_1                                                                                                                  | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.wdata_wrap_buffer_q[7]_i_1                                                                                          |                2 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1                                                                                                           | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                  |                3 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/n_0_sig_dbeat_cntr[7]_i_1                                                                                                                                                                                                               | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                             |                3 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/p_3_in                                                                                                                                             | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                              |                3 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1                                                                                                           | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                  |                3 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1                                                                                                           | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                  |                4 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1                                                                                                           | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                  |                3 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1                                                                                                           | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                  |                3 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                             |                                                                                                                                                                                                                                    |                1 |              8 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                    |                4 |              9 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_13_out                          | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                             |                2 |              9 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/ram_rd_en_i | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                             |                1 |              9 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/LOWER_DATAWIDTH.I_TSTRB_FIFO/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                    |                3 |              9 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                          |                3 |              9 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                                  | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/RST                                                                                                                                                                                   |                3 |             10 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                           | dmas_i/axi_dma_0/U0/n_0_arready_i_i_1                                                                                                                                                                                              |                3 |             10 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_gc0.count_d1[4]_i_1__0                                                                                                                                                                                     | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[2] |                3 |             10 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_gc0.count_d1[4]_i_1                                                                                                                                                                                        | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/RD_RST                                                                                                                                                                                |                3 |             10 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                                                             | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg_reg[1] |                3 |             10 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_eop_sent_reg0                                                                |                6 |             12 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1                                                                                                                                                              |                                                                                                                                                                                                                                    |                6 |             12 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1                                                                                                                                                                         |                                                                                                                                                                                                                                    |                4 |             12 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1__0                                                                                                                                                                       |                                                                                                                                                                                                                                    |                3 |             12 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_wrap_boundary_axaddr_r[11]_i_1__0                                                                                                                                                           |                                                                                                                                                                                                                                    |                3 |             12 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_incr[0]_i_1                                                                                                                                                                          |                                                                                                                                                                                                                                    |                3 |             12 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/n_0_axaddr_wrap[11]_i_1__0                                                                                                                                                                      |                                                                                                                                                                                                                                    |                5 |             12 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                               |                                                                                                                                                                                                                                    |                4 |             13 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                             | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                             |                3 |             14 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_bready                                                                                                                                          |                                                                                                                                                                                                                                    |                2 |             14 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/p_1_in                                                                                                                                  |                                                                                                                                                                                                                                    |                3 |             14 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/n_0_sig_child_addr_cntr_lsh[0]_i_1                                                                                                                                                                                                      | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                   |                4 |             16 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/n_0_sig_child_addr_cntr_msh[0]_i_1                                                                                                                                                                                                      | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                   |                4 |             16 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/p_3_out                           |                                                                                                                                                                                                                                    |                2 |             16 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/b_push                                                                                                                                                |                                                                                                                                                                                                                                    |                3 |             20 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/n_0_gc1.count_d1[6]_i_1                                                                                                                                                                                                                 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                             |                4 |             21 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_btt_cntr04_out                                                                                        | dmas_i/axi_dma_0/U0/n_0_sig_btt_cntr[22]_i_1__0                                                                                                                                                                                    |               11 |             23 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/n_0_GEN_REG_FOR_SMPL.buffer_length_i[22]_i_1                                                                                                                                                                                            | dmas_i/axi_dma_0/U0/n_0_dmacr_i[31]_i_1                                                                                                                                                                                            |                5 |             23 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/n_0_sig_btt_cntr[22]_i_1                                                                                                                                                                                                                | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                   |               10 |             23 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/axi_dma_0/U0/n_0_arready_i_i_1                                                                                                                                                                                              |                7 |             25 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                      | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                 |                7 |             26 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/sig_wr_fifo                                                                                                       |                                                                                                                                                                                                                                    |                4 |             26 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_3_in                                                                                                                                                                                | dmas_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                                          |                9 |             26 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/sig_wr_fifo                                                                                                                  |                                                                                                                                                                                                                                    |                4 |             26 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                    | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                             |                6 |             28 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                               |                                                                                                                                                                                                                                    |                1 |             28 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_1                                                                                  |                8 |             29 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_push_coelsc_reg                                                                                                                                               | dmas_i/axi_dma_0/U0/n_0_GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1                                                                                                                                                              |                3 |             30 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_mmap_reset_reg                                                                                                   |               12 |             30 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/init_axi_dma_0/inst/init_axi_dma_v1_0_M00_AXI_inst/axi_awvalid0                                                                                                                                                                                      | dmas_i/init_axi_dma_0/n_0_axi_awaddr[19]_i_1                                                                                                                                                                                       |                8 |             30 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                      | dmas_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reset                                                                                                                                                    |               10 |             30 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/reg_status_0/inst/reg_status_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                          | dmas_i/reg_status_0/n_0_axi_awready_i_1                                                                                                                                                                                            |               17 |             32 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/stream_acp_0/n_0_data_mon[31]_i_1                                                                                                                                                                                                                    |                                                                                                                                                                                                                                    |               10 |             32 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                            |                                                                                                                                                                                                                                    |               12 |             32 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                |                                                                                                                                                                                                                                    |                9 |             32 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                          |                                                                                                                                                                                                                                    |                9 |             32 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                      |                                                                                                                                                                                                                                    |               10 |             32 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/p_1_in                                                                                                                                                                                                                                  | dmas_i/axi_dma_0/U0/n_0_dmacr_i[31]_i_1                                                                                                                                                                                            |                8 |             32 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/rvalid                                                                                                                                                                                                                                  | dmas_i/axi_dma_0/U0/n_0_GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1                                                                                                                                                                     |                9 |             32 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/init_axi_dma_0/inst/init_axi_dma_v1_0_S00_AXI_inst/slv_reg_rden                                                                                                                                                                                      | dmas_i/init_axi_dma_0/inst/init_axi_dma_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                   |               20 |             32 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_out                                                                                                                               | dmas_i/stream_acp_0/p_0_in                                                                                                                                                                                                         |                7 |             32 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_new_cmd                                                                                                                                     | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                              |                9 |             33 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/wr_en0                                                                                                                                 |                                                                                                                                                                                                                                    |               10 |             34 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                      | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_input_cache_type_reg0                                                                                            |               11 |             34 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/aa_rready                                                                                                                                                                                               |                                                                                                                                                                                                                                    |                9 |             34 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/reg_status_0/n_0_axi_awready_i_1                                                                                                                                                                                            |               21 |             35 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/aa_rready                                                                                                                                                                         |                                                                                                                                                                                                                                    |               11 |             35 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_crossbar_0/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                                                                                      |                                                                                                                                                                                                                                    |               14 |             35 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/p_1_in                                                                                                                                                                |                                                                                                                                                                                                                                    |                8 |             35 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                          | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_tag_reg0                                                                                                   |                9 |             35 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                               | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                             |               10 |             37 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/axi_dma_0/U0/n_0_dmacr_i[31]_i_1                                                                                                                                                                                            |                9 |             37 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out_en                                                                                                                           | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                    |               12 |             37 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_push_addr_reg1_out                                                                                                                                                  | dmas_i/axi_dma_0/U0/n_0_sig_next_addr_reg[31]_i_1                                                                                                                                                                                  |               12 |             41 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_us/inst/n_0_m_payload_i[31]_i_1                                                                                                                                                                                   |                                                                                                                                                                                                                                    |               16 |             41 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                       | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                             |               16 |             41 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                               | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                  |               11 |             41 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                           | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                             |               13 |             41 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/si_rs_rready                                                                                                                                          |                                                                                                                                                                                                                                    |               14 |             47 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r_pipe/p_1_in                                                                                                                                  |                                                                                                                                                                                                                                    |               13 |             47 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_arready                                                                                                                                                                                   |                                                                                                                                                                                                                                    |               12 |             52 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/s_axi_awready                                                                                                                                                                                   |                                                                                                                                                                                                                                    |                8 |             52 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/p_1_in                                                                                                                                 |                                                                                                                                                                                                                                    |               13 |             52 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/p_1_in                                                                                                                                 |                                                                                                                                                                                                                                    |                8 |             52 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                            | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                             |               17 |             57 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/sig_stream_rst                                                                                                                                             |               29 |             62 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             | dmas_i/processing_system7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                    |               20 |             71 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/s_axi_awready                                                                                                                                                                                                  | dmas_i/axi_mem_intercon/s00_couplers/auto_pc/n_0_S_AXI_ASIZE_Q[2]_i_1                                                                                                                                                              |               21 |             84 |
|  dmas_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                    |             1158 |           3607 |
+---------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


