// Seed: 2788871334
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_5 = -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd34,
    parameter id_5 = 32'd91
) (
    _id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6
);
  input wire id_6;
  input wire _id_5;
  output wor id_4;
  output wire id_3;
  output wire id_2;
  output wire _id_1;
  logic [id_5 : id_1] id_7;
  ;
  assign id_7 = 1 ? -1 - id_7 : id_7;
  module_0 modCall_1 (
      id_6,
      id_7,
      id_7,
      id_6
  );
  assign id_4 = 1;
  assign id_1 = id_6;
endmodule
