module parity (
		input [32:0] data,
		input clk,
		input rst,
		output [32:0] answer
		);