{
  "module_name": "mt6797-clk.h",
  "hash_id": "04d85a4ab80cd4e44dae2328b71f6a33b5536a7ecb27bf7027f967bac00cd70f",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/mt6797-clk.h",
  "human_readable_source": " \n \n\n#ifndef _DT_BINDINGS_CLK_MT6797_H\n#define _DT_BINDINGS_CLK_MT6797_H\n\n \n#define\tCLK_TOP_MUX_ULPOSC_AXI_CK_MUX_PRE\t1\n#define\tCLK_TOP_MUX_ULPOSC_AXI_CK_MUX\t\t2\n#define\tCLK_TOP_MUX_AXI\t\t\t\t3\n#define\tCLK_TOP_MUX_MEM\t\t\t\t4\n#define\tCLK_TOP_MUX_DDRPHYCFG\t\t\t5\n#define\tCLK_TOP_MUX_MM\t\t\t\t6\n#define\tCLK_TOP_MUX_PWM\t\t\t\t7\n#define\tCLK_TOP_MUX_VDEC\t\t\t8\n#define\tCLK_TOP_MUX_VENC\t\t\t9\n#define\tCLK_TOP_MUX_MFG\t\t\t\t10\n#define\tCLK_TOP_MUX_CAMTG\t\t\t11\n#define\tCLK_TOP_MUX_UART\t\t\t12\n#define\tCLK_TOP_MUX_SPI\t\t\t\t13\n#define\tCLK_TOP_MUX_ULPOSC_SPI_CK_MUX\t\t14\n#define\tCLK_TOP_MUX_USB20\t\t\t15\n#define\tCLK_TOP_MUX_MSDC50_0_HCLK\t\t16\n#define\tCLK_TOP_MUX_MSDC50_0\t\t\t17\n#define\tCLK_TOP_MUX_MSDC30_1\t\t\t18\n#define\tCLK_TOP_MUX_MSDC30_2\t\t\t19\n#define\tCLK_TOP_MUX_AUDIO\t\t\t20\n#define\tCLK_TOP_MUX_AUD_INTBUS\t\t\t21\n#define\tCLK_TOP_MUX_PMICSPI\t\t\t22\n#define\tCLK_TOP_MUX_SCP\t\t\t\t23\n#define\tCLK_TOP_MUX_ATB\t\t\t\t24\n#define\tCLK_TOP_MUX_MJC\t\t\t\t25\n#define\tCLK_TOP_MUX_DPI0\t\t\t26\n#define\tCLK_TOP_MUX_AUD_1\t\t\t27\n#define\tCLK_TOP_MUX_AUD_2\t\t\t28\n#define\tCLK_TOP_MUX_SSUSB_TOP_SYS\t\t29\n#define\tCLK_TOP_MUX_SPM\t\t\t\t30\n#define\tCLK_TOP_MUX_BSI_SPI\t\t\t31\n#define\tCLK_TOP_MUX_AUDIO_H\t\t\t32\n#define\tCLK_TOP_MUX_ANC_MD32\t\t\t33\n#define\tCLK_TOP_MUX_MFG_52M\t\t\t34\n#define\tCLK_TOP_SYSPLL_CK\t\t\t35\n#define\tCLK_TOP_SYSPLL_D2\t\t\t36\n#define\tCLK_TOP_SYSPLL1_D2\t\t\t37\n#define\tCLK_TOP_SYSPLL1_D4\t\t\t38\n#define\tCLK_TOP_SYSPLL1_D8\t\t\t39\n#define\tCLK_TOP_SYSPLL1_D16\t\t\t40\n#define\tCLK_TOP_SYSPLL_D3\t\t\t41\n#define\tCLK_TOP_SYSPLL_D3_D3\t\t\t42\n#define\tCLK_TOP_SYSPLL2_D2\t\t\t43\n#define\tCLK_TOP_SYSPLL2_D4\t\t\t44\n#define\tCLK_TOP_SYSPLL2_D8\t\t\t45\n#define\tCLK_TOP_SYSPLL_D5\t\t\t46\n#define\tCLK_TOP_SYSPLL3_D2\t\t\t47\n#define\tCLK_TOP_SYSPLL3_D4\t\t\t48\n#define\tCLK_TOP_SYSPLL_D7\t\t\t49\n#define\tCLK_TOP_SYSPLL4_D2\t\t\t50\n#define\tCLK_TOP_SYSPLL4_D4\t\t\t51\n#define\tCLK_TOP_UNIVPLL_CK\t\t\t52\n#define\tCLK_TOP_UNIVPLL_D7\t\t\t53\n#define\tCLK_TOP_UNIVPLL_D26\t\t\t54\n#define\tCLK_TOP_SSUSB_PHY_48M_CK\t\t55\n#define\tCLK_TOP_USB_PHY48M_CK\t\t\t56\n#define\tCLK_TOP_UNIVPLL_D2\t\t\t57\n#define\tCLK_TOP_UNIVPLL1_D2\t\t\t58\n#define\tCLK_TOP_UNIVPLL1_D4\t\t\t59\n#define\tCLK_TOP_UNIVPLL1_D8\t\t\t60\n#define\tCLK_TOP_UNIVPLL_D3\t\t\t61\n#define\tCLK_TOP_UNIVPLL2_D2\t\t\t62\n#define\tCLK_TOP_UNIVPLL2_D4\t\t\t63\n#define\tCLK_TOP_UNIVPLL2_D8\t\t\t64\n#define\tCLK_TOP_UNIVPLL_D5\t\t\t65\n#define\tCLK_TOP_UNIVPLL3_D2\t\t\t66\n#define\tCLK_TOP_UNIVPLL3_D4\t\t\t67\n#define\tCLK_TOP_UNIVPLL3_D8\t\t\t68\n#define\tCLK_TOP_ULPOSC_CK_ORG\t\t\t69\n#define\tCLK_TOP_ULPOSC_CK\t\t\t70\n#define\tCLK_TOP_ULPOSC_D2\t\t\t71\n#define\tCLK_TOP_ULPOSC_D3\t\t\t72\n#define\tCLK_TOP_ULPOSC_D4\t\t\t73\n#define\tCLK_TOP_ULPOSC_D8\t\t\t74\n#define\tCLK_TOP_ULPOSC_D10\t\t\t75\n#define\tCLK_TOP_APLL1_CK\t\t\t76\n#define\tCLK_TOP_APLL2_CK\t\t\t77\n#define\tCLK_TOP_MFGPLL_CK\t\t\t78\n#define\tCLK_TOP_MFGPLL_D2\t\t\t79\n#define\tCLK_TOP_IMGPLL_CK\t\t\t80\n#define\tCLK_TOP_IMGPLL_D2\t\t\t81\n#define\tCLK_TOP_IMGPLL_D4\t\t\t82\n#define\tCLK_TOP_CODECPLL_CK\t\t\t83\n#define\tCLK_TOP_CODECPLL_D2\t\t\t84\n#define\tCLK_TOP_VDECPLL_CK\t\t\t85\n#define\tCLK_TOP_TVDPLL_CK\t\t\t86\n#define\tCLK_TOP_TVDPLL_D2\t\t\t87\n#define\tCLK_TOP_TVDPLL_D4\t\t\t88\n#define\tCLK_TOP_TVDPLL_D8\t\t\t89\n#define\tCLK_TOP_TVDPLL_D16\t\t\t90\n#define\tCLK_TOP_MSDCPLL_CK\t\t\t91\n#define\tCLK_TOP_MSDCPLL_D2\t\t\t92\n#define\tCLK_TOP_MSDCPLL_D4\t\t\t93\n#define\tCLK_TOP_MSDCPLL_D8\t\t\t94\n#define\tCLK_TOP_NR\t\t\t\t95\n\n \n#define CLK_APMIXED_MAINPLL\t\t\t1\n#define CLK_APMIXED_UNIVPLL\t\t\t2\n#define CLK_APMIXED_MFGPLL\t\t\t3\n#define CLK_APMIXED_MSDCPLL\t\t\t4\n#define CLK_APMIXED_IMGPLL\t\t\t5\n#define CLK_APMIXED_TVDPLL\t\t\t6\n#define CLK_APMIXED_CODECPLL\t\t\t7\n#define CLK_APMIXED_VDECPLL\t\t\t8\n#define CLK_APMIXED_APLL1\t\t\t9\n#define CLK_APMIXED_APLL2\t\t\t10\n#define CLK_APMIXED_NR\t\t\t\t11\n\n \n#define\tCLK_INFRA_PMIC_TMR\t\t\t1\n#define\tCLK_INFRA_PMIC_AP\t\t\t2\n#define\tCLK_INFRA_PMIC_MD\t\t\t3\n#define\tCLK_INFRA_PMIC_CONN\t\t\t4\n#define\tCLK_INFRA_SCP\t\t\t\t5\n#define\tCLK_INFRA_SEJ\t\t\t\t6\n#define\tCLK_INFRA_APXGPT\t\t\t7\n#define\tCLK_INFRA_SEJ_13M\t\t\t8\n#define\tCLK_INFRA_ICUSB\t\t\t\t9\n#define\tCLK_INFRA_GCE\t\t\t\t10\n#define\tCLK_INFRA_THERM\t\t\t\t11\n#define\tCLK_INFRA_I2C0\t\t\t\t12\n#define\tCLK_INFRA_I2C1\t\t\t\t13\n#define\tCLK_INFRA_I2C2\t\t\t\t14\n#define\tCLK_INFRA_I2C3\t\t\t\t15\n#define\tCLK_INFRA_PWM_HCLK\t\t\t16\n#define\tCLK_INFRA_PWM1\t\t\t\t17\n#define\tCLK_INFRA_PWM2\t\t\t\t18\n#define\tCLK_INFRA_PWM3\t\t\t\t19\n#define\tCLK_INFRA_PWM4\t\t\t\t20\n#define\tCLK_INFRA_PWM\t\t\t\t21\n#define\tCLK_INFRA_UART0\t\t\t\t22\n#define\tCLK_INFRA_UART1\t\t\t\t23\n#define\tCLK_INFRA_UART2\t\t\t\t24\n#define\tCLK_INFRA_UART3\t\t\t\t25\n#define\tCLK_INFRA_MD2MD_CCIF_0\t\t\t26\n#define\tCLK_INFRA_MD2MD_CCIF_1\t\t\t27\n#define\tCLK_INFRA_MD2MD_CCIF_2\t\t\t28\n#define\tCLK_INFRA_FHCTL\t\t\t\t29\n#define\tCLK_INFRA_BTIF\t\t\t\t30\n#define\tCLK_INFRA_MD2MD_CCIF_3\t\t\t31\n#define\tCLK_INFRA_SPI\t\t\t\t32\n#define\tCLK_INFRA_MSDC0\t\t\t\t33\n#define\tCLK_INFRA_MD2MD_CCIF_4\t\t\t34\n#define\tCLK_INFRA_MSDC1\t\t\t\t35\n#define\tCLK_INFRA_MSDC2\t\t\t\t36\n#define\tCLK_INFRA_MD2MD_CCIF_5\t\t\t37\n#define\tCLK_INFRA_GCPU\t\t\t\t38\n#define\tCLK_INFRA_TRNG\t\t\t\t39\n#define\tCLK_INFRA_AUXADC\t\t\t40\n#define\tCLK_INFRA_CPUM\t\t\t\t41\n#define\tCLK_INFRA_AP_C2K_CCIF_0\t\t\t42\n#define\tCLK_INFRA_AP_C2K_CCIF_1\t\t\t43\n#define\tCLK_INFRA_CLDMA\t\t\t\t44\n#define\tCLK_INFRA_DISP_PWM\t\t\t45\n#define\tCLK_INFRA_AP_DMA\t\t\t46\n#define\tCLK_INFRA_DEVICE_APC\t\t\t47\n#define\tCLK_INFRA_L2C_SRAM\t\t\t48\n#define\tCLK_INFRA_CCIF_AP\t\t\t49\n#define\tCLK_INFRA_AUDIO\t\t\t\t50\n#define\tCLK_INFRA_CCIF_MD\t\t\t51\n#define\tCLK_INFRA_DRAMC_F26M\t\t\t52\n#define\tCLK_INFRA_I2C4\t\t\t\t53\n#define\tCLK_INFRA_I2C_APPM\t\t\t54\n#define\tCLK_INFRA_I2C_GPUPM\t\t\t55\n#define\tCLK_INFRA_I2C2_IMM\t\t\t56\n#define\tCLK_INFRA_I2C2_ARB\t\t\t57\n#define\tCLK_INFRA_I2C3_IMM\t\t\t58\n#define\tCLK_INFRA_I2C3_ARB\t\t\t59\n#define\tCLK_INFRA_I2C5\t\t\t\t60\n#define\tCLK_INFRA_SYS_CIRQ\t\t\t61\n#define\tCLK_INFRA_SPI1\t\t\t\t62\n#define\tCLK_INFRA_DRAMC_B_F26M\t\t\t63\n#define\tCLK_INFRA_ANC_MD32\t\t\t64\n#define\tCLK_INFRA_ANC_MD32_32K\t\t\t65\n#define\tCLK_INFRA_DVFS_SPM1\t\t\t66\n#define\tCLK_INFRA_AES_TOP0\t\t\t67\n#define\tCLK_INFRA_AES_TOP1\t\t\t68\n#define\tCLK_INFRA_SSUSB_BUS\t\t\t69\n#define\tCLK_INFRA_SPI2\t\t\t\t70\n#define\tCLK_INFRA_SPI3\t\t\t\t71\n#define\tCLK_INFRA_SPI4\t\t\t\t72\n#define\tCLK_INFRA_SPI5\t\t\t\t73\n#define\tCLK_INFRA_IRTX\t\t\t\t74\n#define\tCLK_INFRA_SSUSB_SYS\t\t\t75\n#define\tCLK_INFRA_SSUSB_REF\t\t\t76\n#define\tCLK_INFRA_AUDIO_26M\t\t\t77\n#define\tCLK_INFRA_AUDIO_26M_PAD_TOP\t\t78\n#define\tCLK_INFRA_MODEM_TEMP_SHARE\t\t79\n#define\tCLK_INFRA_VAD_WRAP_SOC\t\t\t80\n#define\tCLK_INFRA_DRAMC_CONF\t\t\t81\n#define\tCLK_INFRA_DRAMC_B_CONF\t\t\t82\n#define\tCLK_INFRA_MFG_VCG\t\t\t83\n#define\tCLK_INFRA_13M\t\t\t\t84\n#define\tCLK_INFRA_NR\t\t\t\t85\n\n \n#define\tCLK_IMG_FDVT\t\t\t\t1\n#define\tCLK_IMG_DPE\t\t\t\t2\n#define\tCLK_IMG_DIP\t\t\t\t3\n#define\tCLK_IMG_LARB6\t\t\t\t4\n#define\tCLK_IMG_NR\t\t\t\t5\n\n \n#define\tCLK_MM_SMI_COMMON\t\t\t1\n#define\tCLK_MM_SMI_LARB0\t\t\t2\n#define\tCLK_MM_SMI_LARB5\t\t\t3\n#define\tCLK_MM_CAM_MDP\t\t\t\t4\n#define\tCLK_MM_MDP_RDMA0\t\t\t5\n#define\tCLK_MM_MDP_RDMA1\t\t\t6\n#define\tCLK_MM_MDP_RSZ0\t\t\t\t7\n#define\tCLK_MM_MDP_RSZ1\t\t\t\t8\n#define\tCLK_MM_MDP_RSZ2\t\t\t\t9\n#define\tCLK_MM_MDP_TDSHP\t\t\t10\n#define\tCLK_MM_MDP_COLOR\t\t\t11\n#define\tCLK_MM_MDP_WDMA\t\t\t\t12\n#define\tCLK_MM_MDP_WROT0\t\t\t13\n#define\tCLK_MM_MDP_WROT1\t\t\t14\n#define\tCLK_MM_FAKE_ENG\t\t\t\t15\n#define\tCLK_MM_DISP_OVL0\t\t\t16\n#define\tCLK_MM_DISP_OVL1\t\t\t17\n#define\tCLK_MM_DISP_OVL0_2L\t\t\t18\n#define\tCLK_MM_DISP_OVL1_2L\t\t\t19\n#define\tCLK_MM_DISP_RDMA0\t\t\t20\n#define\tCLK_MM_DISP_RDMA1\t\t\t21\n#define\tCLK_MM_DISP_WDMA0\t\t\t22\n#define\tCLK_MM_DISP_WDMA1\t\t\t23\n#define\tCLK_MM_DISP_COLOR\t\t\t24\n#define\tCLK_MM_DISP_CCORR\t\t\t25\n#define\tCLK_MM_DISP_AAL\t\t\t\t26\n#define\tCLK_MM_DISP_GAMMA\t\t\t27\n#define\tCLK_MM_DISP_OD\t\t\t\t28\n#define\tCLK_MM_DISP_DITHER\t\t\t29\n#define\tCLK_MM_DISP_UFOE\t\t\t30\n#define\tCLK_MM_DISP_DSC\t\t\t\t31\n#define\tCLK_MM_DISP_SPLIT\t\t\t32\n#define\tCLK_MM_DSI0_MM_CLOCK\t\t\t33\n#define\tCLK_MM_DSI1_MM_CLOCK\t\t\t34\n#define\tCLK_MM_DPI_MM_CLOCK\t\t\t35\n#define\tCLK_MM_DPI_INTERFACE_CLOCK\t\t36\n#define\tCLK_MM_LARB4_AXI_ASIF_MM_CLOCK\t\t37\n#define\tCLK_MM_LARB4_AXI_ASIF_MJC_CLOCK\t\t38\n#define\tCLK_MM_DISP_OVL0_MOUT_CLOCK\t\t39\n#define\tCLK_MM_FAKE_ENG2\t\t\t40\n#define\tCLK_MM_DSI0_INTERFACE_CLOCK\t\t41\n#define\tCLK_MM_DSI1_INTERFACE_CLOCK\t\t42\n#define\tCLK_MM_NR\t\t\t\t43\n\n \n#define\tCLK_VDEC_CKEN_ENG\t\t\t1\n#define\tCLK_VDEC_ACTIVE\t\t\t\t2\n#define\tCLK_VDEC_CKEN\t\t\t\t3\n#define\tCLK_VDEC_LARB1_CKEN\t\t\t4\n#define\tCLK_VDEC_NR\t\t\t\t5\n\n \n#define\tCLK_VENC_0\t\t\t\t1\n#define\tCLK_VENC_1\t\t\t\t2\n#define\tCLK_VENC_2\t\t\t\t3\n#define\tCLK_VENC_3\t\t\t\t4\n#define\tCLK_VENC_NR\t\t\t\t5\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}