MODULE main

VAR
"a.in0" : word[16];
"a.in1" : word[16];
"a.out" : word[16];
"r.clrMux.in0" : word[16];
"r.clrMux.in1" : word[16];
"r.clrMux.out" : word[16];
"r.clrMux.sel" : word[1];
"r.reg0.out" : word[16];
"r.reg0.clk" : word[1];
"r.reg0.in" : word[16];
"self.clk" : word[1];
"self.clr" : word[1];
"self.out" : word[16];
"en_clr" : word[1];
"H__state_id7__H" : word[2];
"fifo_1.cell_0" : word[8];
"fifo_1.cell_1" : word[8];
"fifo_1.cell_2" : word[8];
"fifo_1.cell_3" : word[8];
"fifo_1.cell_4" : word[8];
"fifo_1.cell_5" : word[8];
"cell_0" : word[8];
"cell_1" : word[8];
"cell_2" : word[8];
"cell_3" : word[8];
"cell_4" : word[8];
"cell_5" : word[8];
"input" : word[8];
"clk1" : word[1];
"clk2" : word[1];
"rst" : word[1];
"output" : word[8];
"out" : word[8];

INIT
TRUE &
("r.reg0.out" = 0ud16_0) &
("en_clr" = 0ud1_0) &
("H__state_id7__H" = 0ud2_0);

INVAR
TRUE &
("r.clrMux.out" = (("r.clrMux.sel" = 0ud1_0) ? "r.clrMux.in0" : "r.clrMux.in1")) &
("r.reg0.out" = "self.out") &
("r.reg0.clk" = "self.clk") &
("r.clrMux.sel" = "self.clr") &
("r.clrMux.out" = "r.reg0.in") &
("r.clrMux.in1" = 0ud16_0) &
("a.out" = "r.clrMux.in0") &
("a.in1" = "r.reg0.out") &
("a.in0" = 0ud16_1) &
(("a.in0" + "a.in1") = "a.out") &
("H__state_id7__H" <= 0ud2_3) &
TRUE &
(("H__state_id7__H" = 0ud2_2) -> ("en_clr" = 0ud1_0)) &
(("H__state_id7__H" = 0ud2_1) -> ("en_clr" = 0ud1_0)) &
(("H__state_id7__H" = 0ud2_0) -> ("en_clr" = 0ud1_0));

TRANS
TRUE &
(next("r.reg0.out") = ((("r.reg0.clk" = 0ud1_0) & (next("r.reg0.clk") = 0ud1_1)) ? "r.reg0.in" : "r.reg0.out")) &
(("en_clr" = 0ud1_0) -> ((0ud16_5 < "self.out") <-> (next("en_clr") = 0ud1_1))) &
(("en_clr" = 0ud1_1) -> (next("en_clr") = 0ud1_1)) &
(("H__state_id7__H" = 0ud2_3) -> (next("H__state_id7__H") = 0ud2_3)) &
(("H__state_id7__H" = 0ud2_2) -> ((next("H__state_id7__H") = 0ud2_3) | (next("H__state_id7__H") = 0ud2_2))) &
(("H__state_id7__H" = 0ud2_1) -> (next("H__state_id7__H") = 0ud2_2)) &
(("H__state_id7__H" = 0ud2_0) -> (next("H__state_id7__H") = 0ud2_1));
