`timescale 1ns / 1ps

module full_adder_bh (
    output reg sum, carry,
    input a, b, Cin
);
    always @(*)
    begin
 {sum,carry} = a + b + Cin;
 end 
endmodule
