# Reading C:/intelFPGA/16.1/modelsim_ae/tcl/vsim/pref.tcl
# do SLC3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA/16.1/modelsim_ae/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/alu_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:05 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/alu_unit.sv 
# -- Compiling module alu_unit
# 
# Top level modules:
# 	alu_unit
# End time: 16:24:05 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/register_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:05 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/register_module.sv 
# -- Compiling module register_module
# -- Compiling module register_file
# 
# Top level modules:
# 	register_module
# End time: 16:24:05 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/Synchronizers.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:05 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/Synchronizers.sv 
# -- Compiling module sync
# -- Compiling module sync_r0
# -- Compiling module sync_r1
# 
# Top level modules:
# 	sync
# 	sync_r0
# 	sync_r1
# End time: 16:24:06 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:06 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 16:24:06 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/tristate.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:06 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/tristate.sv 
# -- Compiling module tristate
# 
# Top level modules:
# 	tristate
# End time: 16:24:06 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/test_memory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:06 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/test_memory.sv 
# -- Compiling module test_memory
# 
# Top level modules:
# 	test_memory
# End time: 16:24:06 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/SLC3_2.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:06 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/SLC3_2.sv 
# -- Compiling package SLC3_2
# 
# Top level modules:
# 	--none--
# End time: 16:24:06 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/Mem2IO.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:06 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/Mem2IO.sv 
# -- Compiling module Mem2IO
# 
# Top level modules:
# 	Mem2IO
# End time: 16:24:07 on Mar 06,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/ISDU.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:07 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/ISDU.sv 
# -- Compiling module ISDU
# 
# Top level modules:
# 	ISDU
# End time: 16:24:07 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/mux4.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:07 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/mux4.sv 
# -- Compiling module mux4
# 
# Top level modules:
# 	mux4
# End time: 16:24:07 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:07 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/register.sv 
# -- Compiling module register
# 
# Top level modules:
# 	register
# End time: 16:24:07 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/bus.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:08 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/bus.sv 
# -- Compiling module bus
# 
# Top level modules:
# 	bus
# End time: 16:24:08 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/nzp.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:08 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/nzp.sv 
# -- Compiling module nzp
# 
# Top level modules:
# 	nzp
# End time: 16:24:08 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/memory_contents.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:08 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/memory_contents.sv 
# -- Compiling package memory_contents_sv_unit
# -- Importing package SLC3_2
# -- Compiling module memory_parser
# 
# Top level modules:
# 	memory_parser
# End time: 16:24:08 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/pc_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:08 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/pc_module.sv 
# -- Compiling module pc_module
# 
# Top level modules:
# 	pc_module
# End time: 16:24:08 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/mdr_module.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:08 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/mdr_module.sv 
# -- Compiling module mdr_module
# 
# Top level modules:
# 	mdr_module
# End time: 16:24:08 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:09 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 16:24:09 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/slc3.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:09 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/slc3.sv 
# -- Compiling module slc3
# 
# Top level modules:
# 	slc3
# End time: 16:24:09 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/lab6_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:09 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/lab6_toplevel.sv 
# -- Compiling module lab6_toplevel
# 
# Top level modules:
# 	lab6_toplevel
# End time: 16:24:09 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/ece385_lab6 {U:/ece385_lab6/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:24:09 on Mar 06,2018
# vlog -reportprogress 300 -sv -work work "+incdir+U:/ece385_lab6" U:/ece385_lab6/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:24:09 on Mar 06,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:24:10 on Mar 06,2018
# //  ModelSim - Intel FPGA Edition 10.5b Oct  5 2016
# //
# //  Copyright 1991-2016 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  ModelSim - Intel FPGA Edition and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab6_toplevel
# Loading work.slc3
# Loading work.HexDriver
# Loading work.datapath
# Loading work.bus
# Loading work.pc_module
# Loading work.register
# Loading work.mux4
# Loading work.mdr_module
# Loading work.register_module
# Loading work.register_file
# Loading work.alu_unit
# Loading work.nzp
# Loading work.Mem2IO
# Loading work.tristate
# Loading work.ISDU
# Loading work.test_memory
# Loading work.SLC3_2
# Loading work.memory_contents_sv_unit
# Loading work.memory_parser
# Loading work.sync
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 2000 ns
do wave.do
restart -f
run 30000ns
add wave -position insertpoint  \
sim:/testbench/lab6/my_slc/d0/IR
add wave -position insertpoint  \
sim:/testbench/lab6/my_slc/d0/PC
restart -f
run 30000ns
# GetModuleFileName: The specified module could not be found.
# 
# 
run 40000ns
# End time: 18:24:13 on Mar 06,2018, Elapsed time: 2:00:03
# Errors: 0, Warnings: 0
