{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 17:31:47 2015 " "Info: Processing started: Thu May 14 17:31:47 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off vga -c vga --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_USE_ENABLE_CLOCK_LATENCY_FOR_PLL" "" "Warning: Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" {  } {  } 0 0 "Clock latency analysis for PLL offsets is supported for the current device family, but is not enabled" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "vga_control:U1\|hsync_control:U2\|h_clk " "Info: Detected ripple clock \"vga_control:U1\|hsync_control:U2\|h_clk\" as buffer" {  } { { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 12 -1 0 } } { "d:/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/quartus/bin/Assignment Editor.qase" 1 { { 0 "vga_control:U1\|hsync_control:U2\|h_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 register vga_control:U1\|hsync_control:U2\|point_count\[5\] register vga_control:U1\|hsync_control:U2\|x\[0\] 6.39 ns " "Info: Slack time is 6.39 ns for clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" between source register \"vga_control:U1\|hsync_control:U2\|point_count\[5\]\" and destination register \"vga_control:U1\|hsync_control:U2\|x\[0\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "186.08 MHz 5.374 ns " "Info: Fmax is 186.08 MHz (period= 5.374 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "11.502 ns + Largest register register " "Info: + Largest register to register requirement is 11.502 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "11.764 ns + " "Info: + Setup relationship between source and destination is 11.764 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 9.406 ns " "Info: + Latch edge is 9.406 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 11.764 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" is 11.764 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 11.764 ns -2.358 ns  50 " "Info: Clock period of Source clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" is 11.764 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.048 ns + Largest " "Info: + Largest clock skew is -0.048 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 destination 2.625 ns + Shortest register " "Info: + Shortest clock path from clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" to destination register is 2.625 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.997 ns) + CELL(0.537 ns) 2.625 ns vga_control:U1\|hsync_control:U2\|x\[0\] 3 REG LCFF_X41_Y26_N3 8 " "Info: 3: + IC(0.997 ns) + CELL(0.537 ns) = 2.625 ns; Loc. = LCFF_X41_Y26_N3; Fanout = 8; REG Node = 'vga_control:U1\|hsync_control:U2\|x\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.534 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|x[0] } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.46 % ) " "Info: Total cell delay = 0.537 ns ( 20.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.088 ns ( 79.54 % ) " "Info: Total interconnect delay = 2.088 ns ( 79.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|x[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|x[0] {} } { 0.000ns 1.091ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 source 2.673 ns - Longest register " "Info: - Longest clock path from clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" to source register is 2.673 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.045 ns) + CELL(0.537 ns) 2.673 ns vga_control:U1\|hsync_control:U2\|point_count\[5\] 3 REG LCFF_X32_Y35_N11 5 " "Info: 3: + IC(1.045 ns) + CELL(0.537 ns) = 2.673 ns; Loc. = LCFF_X32_Y35_N11; Fanout = 5; REG Node = 'vga_control:U1\|hsync_control:U2\|point_count\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|point_count[5] } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.09 % ) " "Info: Total cell delay = 0.537 ns ( 20.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.136 ns ( 79.91 % ) " "Info: Total interconnect delay = 2.136 ns ( 79.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|point_count[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|point_count[5] {} } { 0.000ns 1.091ns 1.045ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|x[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|x[0] {} } { 0.000ns 1.091ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|point_count[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|point_count[5] {} } { 0.000ns 1.091ns 1.045ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 23 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|x[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|x[0] {} } { 0.000ns 1.091ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|point_count[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|point_count[5] {} } { 0.000ns 1.091ns 1.045ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.112 ns - Longest register register " "Info: - Longest register to register delay is 5.112 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_control:U1\|hsync_control:U2\|point_count\[5\] 1 REG LCFF_X32_Y35_N11 5 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y35_N11; Fanout = 5; REG Node = 'vga_control:U1\|hsync_control:U2\|point_count\[5\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_control:U1|hsync_control:U2|point_count[5] } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.768 ns) + CELL(0.398 ns) 1.166 ns vga_control:U1\|hsync_control:U2\|LessThan0~0 2 COMB LCCOMB_X31_Y35_N10 1 " "Info: 2: + IC(0.768 ns) + CELL(0.398 ns) = 1.166 ns; Loc. = LCCOMB_X31_Y35_N10; Fanout = 1; COMB Node = 'vga_control:U1\|hsync_control:U2\|LessThan0~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.166 ns" { vga_control:U1|hsync_control:U2|point_count[5] vga_control:U1|hsync_control:U2|LessThan0~0 } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.269 ns) + CELL(0.438 ns) 1.873 ns vga_control:U1\|hsync_control:U2\|LessThan0~2 3 COMB LCCOMB_X31_Y35_N20 3 " "Info: 3: + IC(0.269 ns) + CELL(0.438 ns) = 1.873 ns; Loc. = LCCOMB_X31_Y35_N20; Fanout = 3; COMB Node = 'vga_control:U1\|hsync_control:U2\|LessThan0~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { vga_control:U1|hsync_control:U2|LessThan0~0 vga_control:U1|hsync_control:U2|LessThan0~2 } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.275 ns) 2.418 ns vga_control:U1\|hsync_control:U2\|LessThan0~3 4 COMB LCCOMB_X31_Y35_N28 23 " "Info: 4: + IC(0.270 ns) + CELL(0.275 ns) = 2.418 ns; Loc. = LCCOMB_X31_Y35_N28; Fanout = 23; COMB Node = 'vga_control:U1\|hsync_control:U2\|LessThan0~3'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.545 ns" { vga_control:U1|hsync_control:U2|LessThan0~2 vga_control:U1|hsync_control:U2|LessThan0~3 } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.034 ns) + CELL(0.660 ns) 5.112 ns vga_control:U1\|hsync_control:U2\|x\[0\] 5 REG LCFF_X41_Y26_N3 8 " "Info: 5: + IC(2.034 ns) + CELL(0.660 ns) = 5.112 ns; Loc. = LCFF_X41_Y26_N3; Fanout = 8; REG Node = 'vga_control:U1\|hsync_control:U2\|x\[0\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.694 ns" { vga_control:U1|hsync_control:U2|LessThan0~3 vga_control:U1|hsync_control:U2|x[0] } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.771 ns ( 34.64 % ) " "Info: Total cell delay = 1.771 ns ( 34.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.341 ns ( 65.36 % ) " "Info: Total interconnect delay = 3.341 ns ( 65.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.112 ns" { vga_control:U1|hsync_control:U2|point_count[5] vga_control:U1|hsync_control:U2|LessThan0~0 vga_control:U1|hsync_control:U2|LessThan0~2 vga_control:U1|hsync_control:U2|LessThan0~3 vga_control:U1|hsync_control:U2|x[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.112 ns" { vga_control:U1|hsync_control:U2|point_count[5] {} vga_control:U1|hsync_control:U2|LessThan0~0 {} vga_control:U1|hsync_control:U2|LessThan0~2 {} vga_control:U1|hsync_control:U2|LessThan0~3 {} vga_control:U1|hsync_control:U2|x[0] {} } { 0.000ns 0.768ns 0.269ns 0.270ns 2.034ns } { 0.000ns 0.398ns 0.438ns 0.275ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.625 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|x[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.625 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|x[0] {} } { 0.000ns 1.091ns 0.997ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.673 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|point_count[5] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.673 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|point_count[5] {} } { 0.000ns 1.091ns 1.045ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.112 ns" { vga_control:U1|hsync_control:U2|point_count[5] vga_control:U1|hsync_control:U2|LessThan0~0 vga_control:U1|hsync_control:U2|LessThan0~2 vga_control:U1|hsync_control:U2|LessThan0~3 vga_control:U1|hsync_control:U2|x[0] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.112 ns" { vga_control:U1|hsync_control:U2|point_count[5] {} vga_control:U1|hsync_control:U2|LessThan0~0 {} vga_control:U1|hsync_control:U2|LessThan0~2 {} vga_control:U1|hsync_control:U2|LessThan0~3 {} vga_control:U1|hsync_control:U2|x[0] {} } { 0.000ns 0.768ns 0.269ns 0.270ns 2.034ns } { 0.000ns 0.398ns 0.438ns 0.275ns 0.660ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 register vga_control:U1\|hsync_control:U2\|h_blank register vga_control:U1\|hsync_control:U2\|h_blank 391 ps " "Info: Minimum slack time is 391 ps for clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" between source register \"vga_control:U1\|hsync_control:U2\|h_blank\" and destination register \"vga_control:U1\|hsync_control:U2\|h_blank\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_control:U1\|hsync_control:U2\|h_blank 1 REG LCFF_X31_Y35_N1 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'vga_control:U1\|hsync_control:U2\|h_blank'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns vga_control:U1\|hsync_control:U2\|h_blank~0 2 COMB LCCOMB_X31_Y35_N0 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X31_Y35_N0; Fanout = 1; COMB Node = 'vga_control:U1\|hsync_control:U2\|h_blank~0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.323 ns" { vga_control:U1|hsync_control:U2|h_blank vga_control:U1|hsync_control:U2|h_blank~0 } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns vga_control:U1\|hsync_control:U2\|h_blank 3 REG LCFF_X31_Y35_N1 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'vga_control:U1\|hsync_control:U2\|h_blank'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { vga_control:U1|hsync_control:U2|h_blank~0 vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_control:U1|hsync_control:U2|h_blank vga_control:U1|hsync_control:U2|h_blank~0 vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_control:U1|hsync_control:U2|h_blank {} vga_control:U1|hsync_control:U2|h_blank~0 {} vga_control:U1|hsync_control:U2|h_blank {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch -2.358 ns " "Info: + Latch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 11.764 ns -2.358 ns  50 " "Info: Clock period of Destination clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" is 11.764 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch -2.358 ns " "Info: - Launch edge is -2.358 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 11.764 ns -2.358 ns  50 " "Info: Clock period of Source clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" is 11.764 ns with  offset of -2.358 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 destination 2.672 ns + Longest register " "Info: + Longest clock path from clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" to destination register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.672 ns vga_control:U1\|hsync_control:U2\|h_blank 3 REG LCFF_X31_Y35_N1 2 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'vga_control:U1\|hsync_control:U2\|h_blank'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.10 % ) " "Info: Total cell delay = 0.537 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.135 ns ( 79.90 % ) " "Info: Total interconnect delay = 2.135 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|h_blank {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 source 2.672 ns - Shortest register " "Info: - Shortest clock path from clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" to source register is 2.672 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.537 ns) 2.672 ns vga_control:U1\|hsync_control:U2\|h_blank 3 REG LCFF_X31_Y35_N1 2 " "Info: 3: + IC(1.044 ns) + CELL(0.537 ns) = 2.672 ns; Loc. = LCFF_X31_Y35_N1; Fanout = 2; REG Node = 'vga_control:U1\|hsync_control:U2\|h_blank'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.581 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.10 % ) " "Info: Total cell delay = 0.537 ns ( 20.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.135 ns ( 79.90 % ) " "Info: Total interconnect delay = 2.135 ns ( 79.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|h_blank {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|h_blank {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|h_blank {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 10 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|h_blank {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|h_blank {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.407 ns" { vga_control:U1|hsync_control:U2|h_blank vga_control:U1|hsync_control:U2|h_blank~0 vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "0.407 ns" { vga_control:U1|hsync_control:U2|h_blank {} vga_control:U1|hsync_control:U2|h_blank~0 {} vga_control:U1|hsync_control:U2|h_blank {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "2.672 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_blank } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|h_blank {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "2.672 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|h_blank {} } { 0.000ns 1.091ns 1.044ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 VGA_B\[4\] vga_control:U1\|vsync_control:U3\|y\[3\] 13.727 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"VGA_B\[4\]\" through register \"vga_control:U1\|vsync_control:U3\|y\[3\]\" is 13.727 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "vga.vhd" "" { Text "G:/vhdl/vga/vga.vhd" 7 -1 0 } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 source 5.177 ns + Longest register " "Info: + Longest clock path from clock \"vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0\" to source register is 5.177 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 26; COMB Node = 'vga_control:U1\|pll_85mz:U1\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.091 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "d:/quartus/libraries/megafunctions/altpll.tdf" 905 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.787 ns) 2.922 ns vga_control:U1\|hsync_control:U2\|h_clk 3 REG LCFF_X31_Y35_N29 1 " "Info: 3: + IC(1.044 ns) + CELL(0.787 ns) = 2.922 ns; Loc. = LCFF_X31_Y35_N29; Fanout = 1; REG Node = 'vga_control:U1\|hsync_control:U2\|h_clk'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_clk } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.737 ns) + CELL(0.000 ns) 3.659 ns vga_control:U1\|hsync_control:U2\|h_clk~clkctrl 4 COMB CLKCTRL_G8 22 " "Info: 4: + IC(0.737 ns) + CELL(0.000 ns) = 3.659 ns; Loc. = CLKCTRL_G8; Fanout = 22; COMB Node = 'vga_control:U1\|hsync_control:U2\|h_clk~clkctrl'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.737 ns" { vga_control:U1|hsync_control:U2|h_clk vga_control:U1|hsync_control:U2|h_clk~clkctrl } "NODE_NAME" } } { "hsync_control.vhd" "" { Text "G:/vhdl/vga/hsync_control.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.981 ns) + CELL(0.537 ns) 5.177 ns vga_control:U1\|vsync_control:U3\|y\[3\] 5 REG LCFF_X43_Y27_N11 8 " "Info: 5: + IC(0.981 ns) + CELL(0.537 ns) = 5.177 ns; Loc. = LCFF_X43_Y27_N11; Fanout = 8; REG Node = 'vga_control:U1\|vsync_control:U3\|y\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.518 ns" { vga_control:U1|hsync_control:U2|h_clk~clkctrl vga_control:U1|vsync_control:U3|y[3] } "NODE_NAME" } } { "vsync_control.vhd" "" { Text "G:/vhdl/vga/vsync_control.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 25.57 % ) " "Info: Total cell delay = 1.324 ns ( 25.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.853 ns ( 74.43 % ) " "Info: Total interconnect delay = 3.853 ns ( 74.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.177 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_clk vga_control:U1|hsync_control:U2|h_clk~clkctrl vga_control:U1|vsync_control:U3|y[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.177 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|h_clk {} vga_control:U1|hsync_control:U2|h_clk~clkctrl {} vga_control:U1|vsync_control:U3|y[3] {} } { 0.000ns 1.091ns 1.044ns 0.737ns 0.981ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "vsync_control.vhd" "" { Text "G:/vhdl/vga/vsync_control.vhd" 22 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.658 ns + Longest register pin " "Info: + Longest register to pin delay is 10.658 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns vga_control:U1\|vsync_control:U3\|y\[3\] 1 REG LCFF_X43_Y27_N11 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X43_Y27_N11; Fanout = 8; REG Node = 'vga_control:U1\|vsync_control:U3\|y\[3\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "" { vga_control:U1|vsync_control:U3|y[3] } "NODE_NAME" } } { "vsync_control.vhd" "" { Text "G:/vhdl/vga/vsync_control.vhd" 22 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.022 ns) + CELL(0.414 ns) 1.436 ns graph_control:U2\|Add3~7 2 COMB LCCOMB_X43_Y26_N10 2 " "Info: 2: + IC(1.022 ns) + CELL(0.414 ns) = 1.436 ns; Loc. = LCCOMB_X43_Y26_N10; Fanout = 2; COMB Node = 'graph_control:U2\|Add3~7'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.436 ns" { vga_control:U1|vsync_control:U3|y[3] graph_control:U2|Add3~7 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.507 ns graph_control:U2\|Add3~9 3 COMB LCCOMB_X43_Y26_N12 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 1.507 ns; Loc. = LCCOMB_X43_Y26_N12; Fanout = 2; COMB Node = 'graph_control:U2\|Add3~9'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { graph_control:U2|Add3~7 graph_control:U2|Add3~9 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.666 ns graph_control:U2\|Add3~11 4 COMB LCCOMB_X43_Y26_N14 2 " "Info: 4: + IC(0.000 ns) + CELL(0.159 ns) = 1.666 ns; Loc. = LCCOMB_X43_Y26_N14; Fanout = 2; COMB Node = 'graph_control:U2\|Add3~11'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { graph_control:U2|Add3~9 graph_control:U2|Add3~11 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 2.076 ns graph_control:U2\|Add3~12 5 COMB LCCOMB_X43_Y26_N16 1 " "Info: 5: + IC(0.000 ns) + CELL(0.410 ns) = 2.076 ns; Loc. = LCCOMB_X43_Y26_N16; Fanout = 1; COMB Node = 'graph_control:U2\|Add3~12'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { graph_control:U2|Add3~11 graph_control:U2|Add3~12 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.438 ns) 2.968 ns graph_control:U2\|Equal3~1 6 COMB LCCOMB_X42_Y26_N6 1 " "Info: 6: + IC(0.454 ns) + CELL(0.438 ns) = 2.968 ns; Loc. = LCCOMB_X42_Y26_N6; Fanout = 1; COMB Node = 'graph_control:U2\|Equal3~1'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.892 ns" { graph_control:U2|Add3~12 graph_control:U2|Equal3~1 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 3.666 ns graph_control:U2\|Equal3~2 7 COMB LCCOMB_X42_Y26_N8 1 " "Info: 7: + IC(0.260 ns) + CELL(0.438 ns) = 3.666 ns; Loc. = LCCOMB_X42_Y26_N8; Fanout = 1; COMB Node = 'graph_control:U2\|Equal3~2'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { graph_control:U2|Equal3~1 graph_control:U2|Equal3~2 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.271 ns) 4.188 ns graph_control:U2\|Equal3~4 8 COMB LCCOMB_X42_Y26_N10 1 " "Info: 8: + IC(0.251 ns) + CELL(0.271 ns) = 4.188 ns; Loc. = LCCOMB_X42_Y26_N10; Fanout = 1; COMB Node = 'graph_control:U2\|Equal3~4'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "0.522 ns" { graph_control:U2|Equal3~2 graph_control:U2|Equal3~4 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.921 ns) + CELL(0.271 ns) 5.380 ns graph_control:U2\|Equal3~5 9 COMB LCCOMB_X40_Y27_N30 30 " "Info: 9: + IC(0.921 ns) + CELL(0.271 ns) = 5.380 ns; Loc. = LCCOMB_X40_Y27_N30; Fanout = 30; COMB Node = 'graph_control:U2\|Equal3~5'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "1.192 ns" { graph_control:U2|Equal3~4 graph_control:U2|Equal3~5 } "NODE_NAME" } } { "graph_control.vhd" "" { Text "G:/vhdl/vga/graph_control.vhd" 40 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.450 ns) + CELL(2.828 ns) 10.658 ns VGA_B\[4\] 10 PIN PIN_J10 0 " "Info: 10: + IC(2.450 ns) + CELL(2.828 ns) = 10.658 ns; Loc. = PIN_J10; Fanout = 0; PIN Node = 'VGA_B\[4\]'" {  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.278 ns" { graph_control:U2|Equal3~5 VGA_B[4] } "NODE_NAME" } } { "vga.vhd" "" { Text "G:/vhdl/vga/vga.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.300 ns ( 49.73 % ) " "Info: Total cell delay = 5.300 ns ( 49.73 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.358 ns ( 50.27 % ) " "Info: Total interconnect delay = 5.358 ns ( 50.27 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.658 ns" { vga_control:U1|vsync_control:U3|y[3] graph_control:U2|Add3~7 graph_control:U2|Add3~9 graph_control:U2|Add3~11 graph_control:U2|Add3~12 graph_control:U2|Equal3~1 graph_control:U2|Equal3~2 graph_control:U2|Equal3~4 graph_control:U2|Equal3~5 VGA_B[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.658 ns" { vga_control:U1|vsync_control:U3|y[3] {} graph_control:U2|Add3~7 {} graph_control:U2|Add3~9 {} graph_control:U2|Add3~11 {} graph_control:U2|Add3~12 {} graph_control:U2|Equal3~1 {} graph_control:U2|Equal3~2 {} graph_control:U2|Equal3~4 {} graph_control:U2|Equal3~5 {} VGA_B[4] {} } { 0.000ns 1.022ns 0.000ns 0.000ns 0.000ns 0.454ns 0.260ns 0.251ns 0.921ns 2.450ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.410ns 0.438ns 0.438ns 0.271ns 0.271ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "5.177 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl vga_control:U1|hsync_control:U2|h_clk vga_control:U1|hsync_control:U2|h_clk~clkctrl vga_control:U1|vsync_control:U3|y[3] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "5.177 ns" { vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0 {} vga_control:U1|pll_85mz:U1|altpll:altpll_component|_clk0~clkctrl {} vga_control:U1|hsync_control:U2|h_clk {} vga_control:U1|hsync_control:U2|h_clk~clkctrl {} vga_control:U1|vsync_control:U3|y[3] {} } { 0.000ns 1.091ns 1.044ns 0.737ns 0.981ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "d:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/quartus/bin/TimingClosureFloorplan.fld" "" "10.658 ns" { vga_control:U1|vsync_control:U3|y[3] graph_control:U2|Add3~7 graph_control:U2|Add3~9 graph_control:U2|Add3~11 graph_control:U2|Add3~12 graph_control:U2|Equal3~1 graph_control:U2|Equal3~2 graph_control:U2|Equal3~4 graph_control:U2|Equal3~5 VGA_B[4] } "NODE_NAME" } } { "d:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/quartus/bin/Technology_Viewer.qrui" "10.658 ns" { vga_control:U1|vsync_control:U3|y[3] {} graph_control:U2|Add3~7 {} graph_control:U2|Add3~9 {} graph_control:U2|Add3~11 {} graph_control:U2|Add3~12 {} graph_control:U2|Equal3~1 {} graph_control:U2|Equal3~2 {} graph_control:U2|Equal3~4 {} graph_control:U2|Equal3~5 {} VGA_B[4] {} } { 0.000ns 1.022ns 0.000ns 0.000ns 0.000ns 0.454ns 0.260ns 0.251ns 0.921ns 2.450ns } { 0.000ns 0.414ns 0.071ns 0.159ns 0.410ns 0.438ns 0.438ns 0.271ns 0.271ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITAN_REQUIREMENTS_MET_SLOW" "" "Info: All timing requirements were met for slow timing model timing analysis. See Report window for more details." {  } {  } 0 0 "All timing requirements were met for slow timing model timing analysis. See Report window for more details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Peak virtual memory: 189 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 17:31:47 2015 " "Info: Processing ended: Thu May 14 17:31:47 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
