Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Fri Aug 25 11:26:51 2023
| Host         : DESKTOP-C8MV2TP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hdmi_loop_timing_summary_routed.rpt -rpx hdmi_loop_timing_summary_routed.rpx -warn_on_violation
| Design       : hdmi_loop
| Device       : 7k325t-ffg900
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/x_reg[0][9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: plot_m1/scale_p/simu_p/y_reg[0][9]/Q (HIGH)

 There are 24 register/latch pins with no clock driven by root clock pin: reset_power_on_m0/rst_reg_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 24 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.781    -1767.499                   1780                19631        0.068        0.000                      0                19631        1.025        0.000                       0                  6210  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
VIRTUAL_clk_out1_sys_pll                                                                    {0.000 5.000}        10.000          100.000         
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
sys_clk_p                                                                                   {0.000 2.500}        5.000           200.000         
  clk_out1_sys_pll                                                                          {0.000 5.000}        10.000          100.000         
  clk_out2_sys_pll                                                                          {0.000 2.500}        5.000           200.000         
  clkfbout_sys_pll                                                                          {0.000 2.500}        5.000           200.000         
vin1_clk                                                                                    {0.000 1.667}        6.667           149.992         
vin2_clk                                                                                    {0.000 1.667}        6.667           149.992         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       28.281        0.000                      0                  923        0.071        0.000                      0                  923       15.732        0.000                       0                   480  
sys_clk_p                                                                                                                                                                                                                                     1.100        0.000                       0                     1  
  clk_out1_sys_pll                                                                                3.378        0.000                      0                 1240        0.077        0.000                      0                 1240        4.600        0.000                       0                   684  
  clk_out2_sys_pll                                                                                0.168        0.000                      0                 3712        0.085        0.000                      0                 3712        1.732        0.000                       0                  2467  
  clkfbout_sys_pll                                                                                                                                                                                                                            3.592        0.000                       0                     3  
vin1_clk                                                                                         -1.287     -520.764                   1556                13053        0.068        0.000                      0                13053        1.025        0.000                       0                  2575  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_sys_pll  clk_out2_sys_pll        0.763        0.000                      0                   18        0.169        0.000                      0                   18  
vin1_clk          clk_out2_sys_pll       -5.781    -1246.735                    224                  224        2.291        0.000                      0                  224  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_out1_sys_pll                                                                            clk_out1_sys_pll                                                                                  3.743        0.000                      0                  238        0.319        0.000                      0                  238  
**async_default**                                                                           clk_out2_sys_pll                                                                            clk_out2_sys_pll                                                                                  2.184        0.000                      0                   91        0.279        0.000                      0                   91  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       30.578        0.000                      0                  100        0.241        0.000                      0                  100  
**async_default**                                                                           vin1_clk                                                                                    vin1_clk                                                                                          4.909        0.000                      0                   48        0.417        0.000                      0                   48  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       28.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.071ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             28.281ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.703ns  (logic 0.534ns (11.354%)  route 4.169ns (88.645%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 36.722 - 33.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.442     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X38Y122        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y122        FDRE (Prop_fdre_C_Q)         0.236     4.523 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[2]/Q
                         net (fo=4, routed)           1.042     5.565    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_reg[2]
    SLICE_X22Y109        LUT4 (Prop_lut4_I0_O)        0.126     5.691 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/iTDO_i_10/O
                         net (fo=1, routed)           0.704     6.395    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_reg[2]
    SLICE_X37Y109        LUT6 (Prop_lut6_I4_O)        0.043     6.438 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/iTDO_i_6/O
                         net (fo=1, routed)           0.769     7.207    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/shift_reg_in_reg[0]
    SLICE_X36Y98         LUT6 (Prop_lut6_I1_O)        0.043     7.250 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_3/O
                         net (fo=1, routed)           1.051     8.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_3_n_0
    SLICE_X38Y120        LUT6 (Prop_lut6_I0_O)        0.043     8.344 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/iTDO_i_2/O
                         net (fo=1, routed)           0.603     8.947    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/icn_cmd_en_reg[0]_1
    SLICE_X38Y125        LUT6 (Prop_lut6_I5_O)        0.043     8.990 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1/O
                         net (fo=1, routed)           0.000     8.990    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X38Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.309    36.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X38Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism              0.520    37.242    
                         clock uncertainty           -0.035    37.207    
    SLICE_X38Y125        FDRE (Setup_fdre_C_D)        0.064    37.271    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         37.271    
                         arrival time                          -8.990    
  -------------------------------------------------------------------
                         slack                                 28.281    

Slack (MET) :             28.888ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.142ns  (logic 0.395ns (9.536%)  route 3.747ns (90.464%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 36.918 - 33.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.444     4.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X37Y122        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_fdre_C_Q)         0.223     4.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           1.518     6.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in_0
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.043     6.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.901     6.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X21Y94         LUT4 (Prop_lut4_I1_O)        0.043     7.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.434     7.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X25Y95         LUT6 (Prop_lut6_I0_O)        0.043     7.494 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.439     7.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X25Y94         LUT6 (Prop_lut6_I0_O)        0.043     7.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.455     8.431    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X21Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.505    36.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X21Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism              0.447    37.365    
                         clock uncertainty           -0.035    37.330    
    SLICE_X21Y94         FDPE (Setup_fdpe_C_D)       -0.010    37.320    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         37.320    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                 28.888    

Slack (MET) :             28.990ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.395ns (9.797%)  route 3.637ns (90.203%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.918ns = ( 36.918 - 33.000 ) 
    Source Clock Delay      (SCD):    4.289ns
    Clock Pessimism Removal (CPR):    0.447ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.444     4.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/m_bscan_tck[0]
    SLICE_X37Y122        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y122        FDRE (Prop_fdre_C_Q)         0.223     4.512 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en_reg[6]/Q
                         net (fo=9, routed)           1.518     6.030    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/p_0_in_0
    SLICE_X28Y95         LUT3 (Prop_lut3_I1_O)        0.043     6.073 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/gc0.count_d1[3]_i_2/O
                         net (fo=22, routed)          0.901     6.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/shift_reg_in_reg[17]
    SLICE_X21Y94         LUT4 (Prop_lut4_I1_O)        0.043     7.017 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_d1[3]_i_1/O
                         net (fo=25, routed)          0.434     7.451    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/E[0]
    SLICE_X25Y95         LUT6 (Prop_lut6_I0_O)        0.043     7.494 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2/O
                         net (fo=1, routed)           0.439     7.933    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_2_n_0
    SLICE_X25Y94         LUT6 (Prop_lut6_I0_O)        0.043     7.976 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.345     8.321    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/gnxpm_cdc.wr_pntr_bin_reg[1]
    SLICE_X21Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.505    36.918    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X21Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.447    37.365    
                         clock uncertainty           -0.035    37.330    
    SLICE_X21Y94         FDPE (Setup_fdpe_C_D)       -0.019    37.311    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         37.311    
                         arrival time                          -8.321    
  -------------------------------------------------------------------
                         slack                                 28.990    

Slack (MET) :             29.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.431ns (12.710%)  route 2.960ns (87.290%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 36.732 - 33.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.442     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.259     4.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.538     5.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X45Y128        LUT6 (Prop_lut6_I5_O)        0.043     5.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.512     5.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y129        LUT5 (Prop_lut5_I0_O)        0.043     5.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.874     6.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X38Y123        LUT4 (Prop_lut4_I1_O)        0.043     6.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.183     6.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X39Y123        LUT6 (Prop_lut6_I5_O)        0.043     6.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.853     7.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.319    36.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]/C
                         clock pessimism              0.520    37.252    
                         clock uncertainty           -0.035    37.217    
    SLICE_X41Y135        FDRE (Setup_fdre_C_R)       -0.304    36.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[3]
  -------------------------------------------------------------------
                         required time                         36.913    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                 29.235    

Slack (MET) :             29.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.431ns (12.710%)  route 2.960ns (87.290%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 36.732 - 33.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.442     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.259     4.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.538     5.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X45Y128        LUT6 (Prop_lut6_I5_O)        0.043     5.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.512     5.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y129        LUT5 (Prop_lut5_I0_O)        0.043     5.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.874     6.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X38Y123        LUT4 (Prop_lut4_I1_O)        0.043     6.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.183     6.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X39Y123        LUT6 (Prop_lut6_I5_O)        0.043     6.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.853     7.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.319    36.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]/C
                         clock pessimism              0.520    37.252    
                         clock uncertainty           -0.035    37.217    
    SLICE_X41Y135        FDRE (Setup_fdre_C_R)       -0.304    36.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[4]
  -------------------------------------------------------------------
                         required time                         36.913    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                 29.235    

Slack (MET) :             29.235ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 0.431ns (12.710%)  route 2.960ns (87.290%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.732ns = ( 36.732 - 33.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.442     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.259     4.546 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.538     5.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X45Y128        LUT6 (Prop_lut6_I5_O)        0.043     5.126 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.512     5.639    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X41Y129        LUT5 (Prop_lut5_I0_O)        0.043     5.682 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_shift[0]_INST_0/O
                         net (fo=7, routed)           0.874     6.556    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]
    SLICE_X38Y123        LUT4 (Prop_lut4_I1_O)        0.043     6.599 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4/O
                         net (fo=1, routed)           0.183     6.782    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_4_n_0
    SLICE_X39Y123        LUT6 (Prop_lut6_I5_O)        0.043     6.825 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSTAT_CNT[5]_i_1/O
                         net (fo=6, routed)           0.853     7.678    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/SR[0]
    SLICE_X41Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.319    36.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/m_bscan_tck[0]
    SLICE_X41Y135        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]/C
                         clock pessimism              0.520    37.252    
                         clock uncertainty           -0.035    37.217    
    SLICE_X41Y135        FDRE (Setup_fdre_C_R)       -0.304    36.913    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_STAT/iSTAT_CNT_reg[5]
  -------------------------------------------------------------------
                         required time                         36.913    
                         arrival time                          -7.678    
  -------------------------------------------------------------------
                         slack                                 29.235    

Slack (MET) :             29.302ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.672ns (18.137%)  route 3.033ns (81.863%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.721ns = ( 36.721 - 33.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.439     4.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.204     4.488 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.315     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X44Y132        LUT4 (Prop_lut4_I2_O)        0.123     5.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=3, routed)           0.716     6.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X41Y133        LUT6 (Prop_lut6_I3_O)        0.043     6.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           1.002     7.946    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X46Y128        LUT5 (Prop_lut5_I2_O)        0.043     7.989 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     7.989    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X46Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.308    36.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.542    37.263    
                         clock uncertainty           -0.035    37.228    
    SLICE_X46Y128        FDRE (Setup_fdre_C_D)        0.064    37.292    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         37.292    
                         arrival time                          -7.989    
  -------------------------------------------------------------------
                         slack                                 29.302    

Slack (MET) :             29.307ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.701ns  (logic 0.672ns (18.156%)  route 3.029ns (81.844%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.721ns = ( 36.721 - 33.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.439     4.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.204     4.488 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.315     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X44Y132        LUT4 (Prop_lut4_I2_O)        0.123     5.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=3, routed)           0.716     6.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X41Y133        LUT6 (Prop_lut6_I3_O)        0.043     6.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.944 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.998     7.942    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X46Y128        LUT5 (Prop_lut5_I2_O)        0.043     7.985 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.985    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X46Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.308    36.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.542    37.263    
                         clock uncertainty           -0.035    37.228    
    SLICE_X46Y128        FDRE (Setup_fdre_C_D)        0.065    37.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.293    
                         arrival time                          -7.985    
  -------------------------------------------------------------------
                         slack                                 29.307    

Slack (MET) :             29.326ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.672ns (18.304%)  route 2.999ns (81.696%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.721ns = ( 36.721 - 33.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.439     4.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.204     4.488 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.315     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X44Y132        LUT4 (Prop_lut4_I2_O)        0.123     5.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=3, routed)           0.716     6.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X41Y133        LUT6 (Prop_lut6_I3_O)        0.043     6.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.968     7.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X47Y128        LUT5 (Prop_lut5_I3_O)        0.043     7.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     7.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X47Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.308    36.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.563    37.284    
                         clock uncertainty           -0.035    37.249    
    SLICE_X47Y128        FDRE (Setup_fdre_C_D)        0.033    37.282    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         37.282    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                 29.326    

Slack (MET) :             29.327ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.671ns  (logic 0.672ns (18.304%)  route 2.999ns (81.696%))
  Logic Levels:           4  (CARRY4=1 LUT4=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.721ns = ( 36.721 - 33.000 ) 
    Source Clock Delay      (SCD):    4.284ns
    Clock Pessimism Removal (CPR):    0.563ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.439     4.284    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y128        FDRE (Prop_fdre_C_Q)         0.204     4.488 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[2]/Q
                         net (fo=49, routed)          1.315     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[2]
    SLICE_X44Y132        LUT4 (Prop_lut4_I2_O)        0.123     5.926 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_11/O
                         net (fo=3, routed)           0.716     6.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[21]
    SLICE_X41Y133        LUT6 (Prop_lut6_I3_O)        0.043     6.685 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8/O
                         net (fo=1, routed)           0.000     6.685    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_8_n_0
    SLICE_X41Y133        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259     6.944 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3/CO[3]
                         net (fo=9, routed)           0.968     7.912    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]_i_3_n_0
    SLICE_X47Y128        LUT6 (Prop_lut6_I4_O)        0.043     7.955 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     7.955    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X47Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.308    36.721    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X47Y128        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.563    37.284    
                         clock uncertainty           -0.035    37.249    
    SLICE_X47Y128        FDRE (Setup_fdre_C_D)        0.034    37.283    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         37.283    
                         arrival time                          -7.955    
  -------------------------------------------------------------------
                         slack                                 29.327    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.071ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.210ns  (logic 0.100ns (47.592%)  route 0.110ns (52.408%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.682     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X36Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.100     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[8]/Q
                         net (fo=2, routed)           0.110     2.379    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA1
    SLICE_X38Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.921     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.467     2.200    
    SLICE_X38Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.108     2.308    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.308    
                         arrival time                           2.379    
  -------------------------------------------------------------------
                         slack                                  0.071    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (45.989%)  route 0.107ns (54.011%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.683     2.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X36Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.091     2.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[5]/Q
                         net (fo=2, routed)           0.107     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIC0
    SLICE_X38Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.922     2.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism             -0.467     2.201    
    SLICE_X38Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.093     2.294    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         -2.294    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/C
                            (rising edge-triggered cell FDSE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.596ns
    Source Clock Delay      (SCD):    2.119ns
    Clock Pessimism Removal (CPR):    0.466ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.632     2.119    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X13Y127        FDSE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y127        FDSE (Prop_fdse_C_Q)         0.100     2.219 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[8]/Q
                         net (fo=1, routed)           0.055     2.273    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid__0[8]
    SLICE_X12Y127        LUT2 (Prop_lut2_I1_O)        0.028     2.301 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[7]_i_1/O
                         net (fo=1, routed)           0.000     2.301    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[7]_i_1_n_0
    SLICE_X12Y127        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.850     2.596    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X12Y127        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]/C
                         clock pessimism             -0.466     2.130    
    SLICE_X12Y127        FDRE (Hold_fdre_C_D)         0.087     2.217    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.217    
                         arrival time                           2.301    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (46.063%)  route 0.107ns (53.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.683     2.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X36Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.091     2.261 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/Q
                         net (fo=2, routed)           0.107     2.368    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB1
    SLICE_X38Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.922     2.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism             -0.467     2.201    
    SLICE_X38Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.077     2.278    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.278    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.090    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.222%)  route 0.155ns (60.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.682     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X36Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y89         FDCE (Prop_fdce_C_Q)         0.100     2.269 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[9]/Q
                         net (fo=2, routed)           0.155     2.424    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB0
    SLICE_X38Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.921     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
                         clock pessimism             -0.467     2.200    
    SLICE_X38Y89         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.332    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         -2.332    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.222%)  route 0.155ns (60.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.668ns
    Source Clock Delay      (SCD):    2.170ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.683     2.170    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X36Y90         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y90         FDCE (Prop_fdce_C_Q)         0.100     2.270 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.155     2.425    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X38Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.922     2.668    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X38Y90         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.467     2.201    
    SLICE_X38Y90         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     2.333    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -2.333    
                         arrival time                           2.425    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.970%)  route 0.063ns (33.030%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.581ns
    Source Clock Delay      (SCD):    2.105ns
    Clock Pessimism Removal (CPR):    0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.618     2.105    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y125        FDCE (Prop_fdce_C_Q)         0.100     2.205 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=6, routed)           0.063     2.268    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/Q[5]
    SLICE_X38Y125        LUT6 (Prop_lut6_I2_O)        0.028     2.296 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTDO_i_1/O
                         net (fo=1, routed)           0.000     2.296    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_next
    SLICE_X38Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.835     2.581    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/m_bscan_tck[0]
    SLICE_X38Y125        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg/C
                         clock pessimism             -0.465     2.116    
    SLICE_X38Y125        FDRE (Hold_fdre_C_D)         0.087     2.203    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/iTDO_reg
  -------------------------------------------------------------------
                         required time                         -2.203    
                         arrival time                           2.296    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.198ns  (logic 0.091ns (46.063%)  route 0.107ns (53.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.169ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.682     2.169    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X37Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y88         FDCE (Prop_fdce_C_Q)         0.091     2.260 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/Q
                         net (fo=2, routed)           0.107     2.367    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA1
    SLICE_X38Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.921     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X38Y88         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
                         clock pessimism             -0.467     2.200    
    SLICE_X38Y88         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.070     2.270    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.270    
                         arrival time                           2.367    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.125%)  route 0.269ns (72.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.686     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X31Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.100     2.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.269     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X38Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.921     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.467     2.200    
    SLICE_X38Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.100ns (27.125%)  route 0.269ns (72.875%))
  Logic Levels:           0  
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.667ns
    Source Clock Delay      (SCD):    2.173ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.686     2.173    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/m_bscan_tck[0]
    SLICE_X31Y88         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y88         FDCE (Prop_fdce_C_Q)         0.100     2.273 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/Q
                         net (fo=26, routed)          0.269     2.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/ADDRD2
    SLICE_X38Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.921     2.667    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X38Y89         RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism             -0.467     2.200    
    SLICE_X38Y89         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.241     2.441    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.441    
                         arrival time                           2.542    
  -------------------------------------------------------------------
                         slack                                  0.101    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.409         33.000      31.591     BUFGCTRL_X0Y3  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X38Y115  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X21Y109  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X28Y98   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X37Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X36Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X19Y106  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_1_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X37Y109  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X22Y109  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[0]/C
Min Period        n/a     FDRE/C      n/a            0.750         33.000      32.250     SLICE_X36Y109  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_1_reg[1]/C
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y88   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         16.500      15.732     SLICE_X38Y89   dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_p
  To Clock:  sys_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_pll
  To Clock:  clk_out1_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.378ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.077ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_reg[1][6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.932ns  (logic 0.309ns (5.209%)  route 5.623ns (94.791%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 8.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         4.687     2.944    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.043     2.987 f  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2/O
                         net (fo=4, routed)           0.456     3.443    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2_n_0
    SLICE_X64Y99         LUT3 (Prop_lut3_I2_O)        0.043     3.486 r  uart_rs_inst/uart_rx_inst/instruct[1][7]_i_1/O
                         net (fo=8, routed)           0.479     3.965    uart_rs_inst/uart_rx_inst_n_1
    SLICE_X63Y100        FDRE                                         r  uart_rs_inst/instruct_reg[1][6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.260     8.297    uart_rs_inst/clk_out1
    SLICE_X63Y100        FDRE                                         r  uart_rs_inst/instruct_reg[1][6]/C
                         clock pessimism             -0.686     7.611    
                         clock uncertainty           -0.066     7.544    
    SLICE_X63Y100        FDRE (Setup_fdre_C_CE)      -0.201     7.343    uart_rs_inst/instruct_reg[1][6]
  -------------------------------------------------------------------
                         required time                          7.343    
                         arrival time                          -3.965    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/signal_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 0.309ns (5.337%)  route 5.480ns (94.663%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 8.296 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         4.458     2.715    uart_rs_inst/uart_tx_inst/power_on_rst
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.043     2.758 r  uart_rs_inst/uart_tx_inst/signal_reg[7]_i_2/O
                         net (fo=41, routed)          0.341     3.099    uart_rs_inst/uart_tx_inst/value_reg_reg[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.043     3.142 r  uart_rs_inst/uart_tx_inst/signal_reg[7]_i_1/O
                         net (fo=40, routed)          0.682     3.823    uart_rs_inst/uart_tx_inst_n_6
    SLICE_X69Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.259     8.296    uart_rs_inst/clk_out1
    SLICE_X69Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[0]/C
                         clock pessimism             -0.686     7.610    
                         clock uncertainty           -0.066     7.543    
    SLICE_X69Y100        FDRE (Setup_fdre_C_R)       -0.304     7.239    uart_rs_inst/signal_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -3.823    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/value_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 0.309ns (5.337%)  route 5.480ns (94.663%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 8.296 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         4.458     2.715    uart_rs_inst/uart_tx_inst/power_on_rst
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.043     2.758 r  uart_rs_inst/uart_tx_inst/signal_reg[7]_i_2/O
                         net (fo=41, routed)          0.341     3.099    uart_rs_inst/uart_tx_inst/value_reg_reg[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.043     3.142 r  uart_rs_inst/uart_tx_inst/signal_reg[7]_i_1/O
                         net (fo=40, routed)          0.682     3.823    uart_rs_inst/uart_tx_inst_n_6
    SLICE_X69Y100        FDRE                                         r  uart_rs_inst/value_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.259     8.296    uart_rs_inst/clk_out1
    SLICE_X69Y100        FDRE                                         r  uart_rs_inst/value_reg_reg[11]/C
                         clock pessimism             -0.686     7.610    
                         clock uncertainty           -0.066     7.543    
    SLICE_X69Y100        FDRE (Setup_fdre_C_R)       -0.304     7.239    uart_rs_inst/value_reg_reg[11]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -3.823    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/value_reg_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.789ns  (logic 0.309ns (5.337%)  route 5.480ns (94.663%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 8.296 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         4.458     2.715    uart_rs_inst/uart_tx_inst/power_on_rst
    SLICE_X64Y96         LUT6 (Prop_lut6_I0_O)        0.043     2.758 r  uart_rs_inst/uart_tx_inst/signal_reg[7]_i_2/O
                         net (fo=41, routed)          0.341     3.099    uart_rs_inst/uart_tx_inst/value_reg_reg[0]
    SLICE_X64Y98         LUT6 (Prop_lut6_I0_O)        0.043     3.142 r  uart_rs_inst/uart_tx_inst/signal_reg[7]_i_1/O
                         net (fo=40, routed)          0.682     3.823    uart_rs_inst/uart_tx_inst_n_6
    SLICE_X69Y100        FDRE                                         r  uart_rs_inst/value_reg_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.259     8.296    uart_rs_inst/clk_out1
    SLICE_X69Y100        FDRE                                         r  uart_rs_inst/value_reg_reg[27]/C
                         clock pessimism             -0.686     7.610    
                         clock uncertainty           -0.066     7.543    
    SLICE_X69Y100        FDRE (Setup_fdre_C_R)       -0.304     7.239    uart_rs_inst/value_reg_reg[27]
  -------------------------------------------------------------------
                         required time                          7.239    
                         arrival time                          -3.823    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_reg[0][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 0.317ns (5.513%)  route 5.433ns (94.487%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 8.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         4.687     2.944    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.043     2.987 f  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2/O
                         net (fo=4, routed)           0.366     3.354    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2_n_0
    SLICE_X65Y98         LUT3 (Prop_lut3_I2_O)        0.051     3.405 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_1/O
                         net (fo=8, routed)           0.380     3.784    uart_rs_inst/uart_rx_inst_n_5
    SLICE_X65Y100        FDRE                                         r  uart_rs_inst/instruct_reg[0][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.260     8.297    uart_rs_inst/clk_out1
    SLICE_X65Y100        FDRE                                         r  uart_rs_inst/instruct_reg[0][0]/C
                         clock pessimism             -0.686     7.611    
                         clock uncertainty           -0.066     7.544    
    SLICE_X65Y100        FDRE (Setup_fdre_C_CE)      -0.294     7.250    uart_rs_inst/instruct_reg[0][0]
  -------------------------------------------------------------------
                         required time                          7.250    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_reg[0][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.750ns  (logic 0.317ns (5.513%)  route 5.433ns (94.487%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.423ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 8.297 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         4.687     2.944    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.043     2.987 f  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2/O
                         net (fo=4, routed)           0.366     3.354    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2_n_0
    SLICE_X65Y98         LUT3 (Prop_lut3_I2_O)        0.051     3.405 r  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_1/O
                         net (fo=8, routed)           0.380     3.784    uart_rs_inst/uart_rx_inst_n_5
    SLICE_X65Y100        FDRE                                         r  uart_rs_inst/instruct_reg[0][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.260     8.297    uart_rs_inst/clk_out1
    SLICE_X65Y100        FDRE                                         r  uart_rs_inst/instruct_reg[0][3]/C
                         clock pessimism             -0.686     7.611    
                         clock uncertainty           -0.066     7.544    
    SLICE_X65Y100        FDRE (Setup_fdre_C_CE)      -0.294     7.250    uart_rs_inst/instruct_reg[0][3]
  -------------------------------------------------------------------
                         required time                          7.250    
                         arrival time                          -3.784    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_reg[1][0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.309ns (5.289%)  route 5.533ns (94.711%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 8.296 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         4.687     2.944    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.043     2.987 f  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2/O
                         net (fo=4, routed)           0.456     3.443    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2_n_0
    SLICE_X64Y99         LUT3 (Prop_lut3_I2_O)        0.043     3.486 r  uart_rs_inst/uart_rx_inst/instruct[1][7]_i_1/O
                         net (fo=8, routed)           0.390     3.876    uart_rs_inst/uart_rx_inst_n_1
    SLICE_X67Y100        FDRE                                         r  uart_rs_inst/instruct_reg[1][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.259     8.296    uart_rs_inst/clk_out1
    SLICE_X67Y100        FDRE                                         r  uart_rs_inst/instruct_reg[1][0]/C
                         clock pessimism             -0.686     7.610    
                         clock uncertainty           -0.066     7.543    
    SLICE_X67Y100        FDRE (Setup_fdre_C_CE)      -0.201     7.342    uart_rs_inst/instruct_reg[1][0]
  -------------------------------------------------------------------
                         required time                          7.342    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_reg[1][1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.309ns (5.289%)  route 5.533ns (94.711%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 8.296 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         4.687     2.944    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.043     2.987 f  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2/O
                         net (fo=4, routed)           0.456     3.443    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2_n_0
    SLICE_X64Y99         LUT3 (Prop_lut3_I2_O)        0.043     3.486 r  uart_rs_inst/uart_rx_inst/instruct[1][7]_i_1/O
                         net (fo=8, routed)           0.390     3.876    uart_rs_inst/uart_rx_inst_n_1
    SLICE_X67Y100        FDRE                                         r  uart_rs_inst/instruct_reg[1][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.259     8.296    uart_rs_inst/clk_out1
    SLICE_X67Y100        FDRE                                         r  uart_rs_inst/instruct_reg[1][1]/C
                         clock pessimism             -0.686     7.610    
                         clock uncertainty           -0.066     7.543    
    SLICE_X67Y100        FDRE (Setup_fdre_C_CE)      -0.201     7.342    uart_rs_inst/instruct_reg[1][1]
  -------------------------------------------------------------------
                         required time                          7.342    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_reg[1][2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.309ns (5.289%)  route 5.533ns (94.711%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 8.296 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         4.687     2.944    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.043     2.987 f  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2/O
                         net (fo=4, routed)           0.456     3.443    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2_n_0
    SLICE_X64Y99         LUT3 (Prop_lut3_I2_O)        0.043     3.486 r  uart_rs_inst/uart_rx_inst/instruct[1][7]_i_1/O
                         net (fo=8, routed)           0.390     3.876    uart_rs_inst/uart_rx_inst_n_1
    SLICE_X67Y100        FDRE                                         r  uart_rs_inst/instruct_reg[1][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.259     8.296    uart_rs_inst/clk_out1
    SLICE_X67Y100        FDRE                                         r  uart_rs_inst/instruct_reg[1][2]/C
                         clock pessimism             -0.686     7.610    
                         clock uncertainty           -0.066     7.543    
    SLICE_X67Y100        FDRE (Setup_fdre_C_CE)      -0.201     7.342    uart_rs_inst/instruct_reg[1][2]
  -------------------------------------------------------------------
                         required time                          7.342    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                  3.466    

Slack (MET) :             3.466ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/instruct_reg[1][3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.842ns  (logic 0.309ns (5.289%)  route 5.533ns (94.711%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.424ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 8.296 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         4.687     2.944    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X65Y96         LUT6 (Prop_lut6_I5_O)        0.043     2.987 f  uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2/O
                         net (fo=4, routed)           0.456     3.443    uart_rs_inst/uart_rx_inst/instruct[0][7]_i_2_n_0
    SLICE_X64Y99         LUT3 (Prop_lut3_I2_O)        0.043     3.486 r  uart_rs_inst/uart_rx_inst/instruct[1][7]_i_1/O
                         net (fo=8, routed)           0.390     3.876    uart_rs_inst/uart_rx_inst_n_1
    SLICE_X67Y100        FDRE                                         r  uart_rs_inst/instruct_reg[1][3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.259     8.296    uart_rs_inst/clk_out1
    SLICE_X67Y100        FDRE                                         r  uart_rs_inst/instruct_reg[1][3]/C
                         clock pessimism             -0.686     7.610    
                         clock uncertainty           -0.066     7.543    
    SLICE_X67Y100        FDRE (Setup_fdre_C_CE)      -0.201     7.342    uart_rs_inst/instruct_reg[1][3]
  -------------------------------------------------------------------
                         required time                          7.342    
                         arrival time                          -3.876    
  -------------------------------------------------------------------
                         slack                                  3.466    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 uart_rs_inst/instruct_reg[0][5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/signal_reg_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.128ns (46.354%)  route 0.148ns (53.646%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.647    -0.570    uart_rs_inst/clk_out1
    SLICE_X64Y99         FDRE                                         r  uart_rs_inst/instruct_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.470 r  uart_rs_inst/instruct_reg[0][5]/Q
                         net (fo=1, routed)           0.148    -0.322    uart_rs_inst/instruct_reg_n_0_[0][5]
    SLICE_X64Y100        LUT4 (Prop_lut4_I0_O)        0.028    -0.294 r  uart_rs_inst/signal_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.294    uart_rs_inst/signal_reg[5]_i_1_n_0
    SLICE_X64Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.814    -0.657    uart_rs_inst/clk_out1
    SLICE_X64Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[5]/C
                         clock pessimism              0.226    -0.431    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.060    -0.371    uart_rs_inst/signal_reg_reg[5]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.077    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 uart_rs_inst/instruct_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/value_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.594    -0.623    uart_rs_inst/clk_out1
    SLICE_X67Y100        FDRE                                         r  uart_rs_inst/instruct_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.100    -0.523 r  uart_rs_inst/instruct_reg[1][1]/Q
                         net (fo=1, routed)           0.055    -0.469    uart_rs_inst/data0[25]
    SLICE_X66Y100        LUT4 (Prop_lut4_I0_O)        0.028    -0.441 r  uart_rs_inst/value_reg[25]_i_1/O
                         net (fo=1, routed)           0.000    -0.441    uart_rs_inst/value_reg[25]_i_1_n_0
    SLICE_X66Y100        FDRE                                         r  uart_rs_inst/value_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.814    -0.657    uart_rs_inst/clk_out1
    SLICE_X66Y100        FDRE                                         r  uart_rs_inst/value_reg_reg[25]/C
                         clock pessimism              0.045    -0.612    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.087    -0.525    uart_rs_inst/value_reg_reg[25]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.441    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 uart_rs_inst/instruct_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/signal_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.128ns (43.078%)  route 0.169ns (56.922%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.647    -0.570    uart_rs_inst/clk_out1
    SLICE_X63Y99         FDRE                                         r  uart_rs_inst/instruct_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.470 f  uart_rs_inst/instruct_cnt_reg[1]/Q
                         net (fo=52, routed)          0.169    -0.301    uart_rs_inst/instruct_cnt_reg[1]
    SLICE_X64Y100        LUT4 (Prop_lut4_I2_O)        0.028    -0.273 r  uart_rs_inst/signal_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.273    uart_rs_inst/signal_reg[6]_i_1_n_0
    SLICE_X64Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.814    -0.657    uart_rs_inst/clk_out1
    SLICE_X64Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[6]/C
                         clock pessimism              0.226    -0.431    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.060    -0.371    uart_rs_inst/signal_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 EEPROM_8b_m0/sAddr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m0/sAddr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.128ns (63.789%)  route 0.073ns (36.211%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.614    -0.603    EEPROM_8b_m0/clk_out1
    SLICE_X7Y169         FDRE                                         r  EEPROM_8b_m0/sAddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y169         FDRE (Prop_fdre_C_Q)         0.100    -0.503 r  EEPROM_8b_m0/sAddr_reg[2]/Q
                         net (fo=4, routed)           0.073    -0.431    EEPROM_8b_m0/I2C_SlaveController/Q[2]
    SLICE_X6Y169         LUT6 (Prop_lut6_I5_O)        0.028    -0.403 r  EEPROM_8b_m0/I2C_SlaveController/sAddr_rep[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.403    EEPROM_8b_m0/I2C_SlaveController_n_8
    SLICE_X6Y169         FDRE                                         r  EEPROM_8b_m0/sAddr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.813    -0.658    EEPROM_8b_m0/clk_out1
    SLICE_X6Y169         FDRE                                         r  EEPROM_8b_m0/sAddr_reg[3]/C
                         clock pessimism              0.066    -0.592    
    SLICE_X6Y169         FDRE (Hold_fdre_C_D)         0.087    -0.505    EEPROM_8b_m0/sAddr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.505    
                         arrival time                          -0.403    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 uart_rs_inst/instruct_reg[0][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/signal_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.128ns (41.996%)  route 0.177ns (58.004%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.139ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.647    -0.570    uart_rs_inst/clk_out1
    SLICE_X64Y99         FDRE                                         r  uart_rs_inst/instruct_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.470 r  uart_rs_inst/instruct_reg[0][7]/Q
                         net (fo=1, routed)           0.177    -0.293    uart_rs_inst/instruct_reg_n_0_[0][7]
    SLICE_X64Y100        LUT4 (Prop_lut4_I0_O)        0.028    -0.265 r  uart_rs_inst/signal_reg[7]_i_3/O
                         net (fo=1, routed)           0.000    -0.265    uart_rs_inst/signal_reg[7]_i_3_n_0
    SLICE_X64Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.814    -0.657    uart_rs_inst/clk_out1
    SLICE_X64Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[7]/C
                         clock pessimism              0.226    -0.431    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.061    -0.370    uart_rs_inst/signal_reg_reg[7]
  -------------------------------------------------------------------
                         required time                          0.370    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 i2c_config_m0/i2c_master_top_m0/txr_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.509ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.026ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.723    -0.494    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X7Y85          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/txr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDCE (Prop_fdce_C_Q)         0.100    -0.394 r  i2c_config_m0/i2c_master_top_m0/txr_reg[1]/Q
                         net (fo=1, routed)           0.081    -0.314    i2c_config_m0/i2c_master_top_m0/byte_controller/Q[1]
    SLICE_X6Y85          LUT3 (Prop_lut3_I0_O)        0.028    -0.286 r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    i2c_config_m0/i2c_master_top_m0/byte_controller/sr[1]_i_1_n_0
    SLICE_X6Y85          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.962    -0.509    i2c_config_m0/i2c_master_top_m0/byte_controller/clk_out1
    SLICE_X6Y85          FDRE                                         r  i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]/C
                         clock pessimism              0.026    -0.483    
    SLICE_X6Y85          FDRE (Hold_fdre_C_D)         0.087    -0.396    i2c_config_m0/i2c_master_top_m0/byte_controller/sr_reg[1]
  -------------------------------------------------------------------
                         required time                          0.396    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 EEPROM_8b_m1/sI2C_DataOut_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m1/I2C_SlaveController/dataByte_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.663ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.610    -0.607    EEPROM_8b_m1/clk_out1
    SLICE_X7Y176         FDRE                                         r  EEPROM_8b_m1/sI2C_DataOut_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y176         FDRE (Prop_fdre_C_Q)         0.100    -0.507 r  EEPROM_8b_m1/sI2C_DataOut_reg[1]/Q
                         net (fo=1, routed)           0.081    -0.427    EEPROM_8b_m1/I2C_SlaveController/sI2C_DataOut[1]
    SLICE_X6Y176         LUT3 (Prop_lut3_I2_O)        0.028    -0.399 r  EEPROM_8b_m1/I2C_SlaveController/dataByte[1]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.399    EEPROM_8b_m1/I2C_SlaveController/dataByte[1]_i_1__0_n_0
    SLICE_X6Y176         FDRE                                         r  EEPROM_8b_m1/I2C_SlaveController/dataByte_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.808    -0.663    EEPROM_8b_m1/I2C_SlaveController/clk_out1
    SLICE_X6Y176         FDRE                                         r  EEPROM_8b_m1/I2C_SlaveController/dataByte_reg[1]/C
                         clock pessimism              0.067    -0.596    
    SLICE_X6Y176         FDRE (Hold_fdre_C_D)         0.087    -0.509    EEPROM_8b_m1/I2C_SlaveController/dataByte_reg[1]
  -------------------------------------------------------------------
                         required time                          0.509    
                         arrival time                          -0.399    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 uart_rs_inst/instruct_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/value_reg_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.383%)  route 0.054ns (29.617%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.571ns
    Clock Pessimism Removal (CPR):    -0.025ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.646    -0.571    uart_rs_inst/clk_out1
    SLICE_X68Y98         FDRE                                         r  uart_rs_inst/instruct_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y98         FDRE (Prop_fdre_C_Q)         0.100    -0.471 r  uart_rs_inst/instruct_reg[2][6]/Q
                         net (fo=1, routed)           0.054    -0.417    uart_rs_inst/data0[22]
    SLICE_X69Y98         LUT4 (Prop_lut4_I0_O)        0.028    -0.389 r  uart_rs_inst/value_reg[22]_i_1/O
                         net (fo=1, routed)           0.000    -0.389    uart_rs_inst/value_reg[22]_i_1_n_0
    SLICE_X69Y98         FDRE                                         r  uart_rs_inst/value_reg_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.886    -0.585    uart_rs_inst/clk_out1
    SLICE_X69Y98         FDRE                                         r  uart_rs_inst/value_reg_reg[22]/C
                         clock pessimism              0.025    -0.560    
    SLICE_X69Y98         FDRE (Hold_fdre_C_D)         0.060    -0.500    uart_rs_inst/value_reg_reg[22]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 EEPROM_8b_m0/sI2C_DataOut_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    -0.067ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.616    -0.601    EEPROM_8b_m0/clk_out1
    SLICE_X3Y169         FDRE                                         r  EEPROM_8b_m0/sI2C_DataOut_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y169         FDRE (Prop_fdre_C_Q)         0.100    -0.501 r  EEPROM_8b_m0/sI2C_DataOut_reg[2]/Q
                         net (fo=1, routed)           0.083    -0.419    EEPROM_8b_m0/I2C_SlaveController/sI2C_DataOut[2]
    SLICE_X2Y169         LUT3 (Prop_lut3_I2_O)        0.028    -0.391 r  EEPROM_8b_m0/I2C_SlaveController/dataByte[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.391    EEPROM_8b_m0/I2C_SlaveController/dataByte[2]_i_1_n_0
    SLICE_X2Y169         FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.814    -0.657    EEPROM_8b_m0/I2C_SlaveController/clk_out1
    SLICE_X2Y169         FDRE                                         r  EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[2]/C
                         clock pessimism              0.067    -0.590    
    SLICE_X2Y169         FDRE (Hold_fdre_C_D)         0.087    -0.503    EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[2]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.391    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 uart_rs_inst/instruct_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/value_reg_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.799%)  route 0.083ns (39.201%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.623ns
    Clock Pessimism Removal (CPR):    -0.045ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.594    -0.623    uart_rs_inst/clk_out1
    SLICE_X67Y100        FDRE                                         r  uart_rs_inst/instruct_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y100        FDRE (Prop_fdre_C_Q)         0.100    -0.523 r  uart_rs_inst/instruct_reg[1][0]/Q
                         net (fo=1, routed)           0.083    -0.441    uart_rs_inst/data0[24]
    SLICE_X66Y100        LUT4 (Prop_lut4_I0_O)        0.028    -0.413 r  uart_rs_inst/value_reg[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.413    uart_rs_inst/value_reg[24]_i_1_n_0
    SLICE_X66Y100        FDRE                                         r  uart_rs_inst/value_reg_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.814    -0.657    uart_rs_inst/clk_out1
    SLICE_X66Y100        FDRE                                         r  uart_rs_inst/value_reg_reg[24]/C
                         clock pessimism              0.045    -0.612    
    SLICE_X66Y100        FDRE (Hold_fdre_C_D)         0.087    -0.525    uart_rs_inst/value_reg_reg[24]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.413    
  -------------------------------------------------------------------
                         slack                                  0.113    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_sys_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.409         10.000      8.592      BUFGCTRL_X0Y2    sys_pll_m0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X0Y178     EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X0Y184     EEPROM_8b_m0/I2C_SlaveController/SyncSDA/oSyncStages_reg[1]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X4Y170     EEPROM_8b_m0/I2C_SlaveController/bitCount_reg[2]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X2Y169     EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[4]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X4Y169     EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[5]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X4Y169     EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[6]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X3Y170     EEPROM_8b_m0/I2C_SlaveController/dataByte_reg[7]/C
Min Period        n/a     FDRE/C              n/a            0.750         10.000      9.250      SLICE_X4Y170     EEPROM_8b_m0/I2C_SlaveController/ddScl_reg/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X0Y178     EEPROM_8b_m0/I2C_SlaveController/SyncSCL/oSyncStages_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X4Y170     EEPROM_8b_m0/I2C_SlaveController/bitCount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X4Y170     EEPROM_8b_m0/I2C_SlaveController/ddScl_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X2Y172     EEPROM_8b_m0/I2C_SlaveController/ddSda_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X4Y172     EEPROM_8b_m0/sState_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X4Y172     EEPROM_8b_m0/sState_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X3Y178     EEPROM_8b_m1/I2C_SlaveController/bitCount_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X4Y178     EEPROM_8b_m1/I2C_SlaveController/dSda_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X4Y178     EEPROM_8b_m1/I2C_SlaveController/dSda_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.400         5.000       4.600      SLICE_X6Y176     EEPROM_8b_m1/I2C_SlaveController/dataByte_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X4Y170     EEPROM_8b_m0/I2C_SlaveController/DONE_O_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y174     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y174     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y174     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.cntPeriods_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y174     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.sIn_q_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y174     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SCL/Filter.sOut_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y179     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y179     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X1Y179     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/Filter.cntPeriods_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.350         5.000       4.650      SLICE_X0Y179     EEPROM_8b_m0/I2C_SlaveController/GlitchF_SDA/Filter.sIn_q_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_sys_pll
  To Clock:  clk_out2_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.085ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.732ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.408ns (9.089%)  route 4.081ns (90.911%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 3.466 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.623    -2.041    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X39Y84         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.223    -1.818 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=168, routed)         2.189     0.371    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_daddr_o[0]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.051     0.422 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/xsdb_reg[15]_i_2__3/O
                         net (fo=5, routed)           0.798     1.220    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.134     1.354 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13/O
                         net (fo=16, routed)          1.094     2.448    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0
    SLICE_X50Y91         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.429     3.466    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X50Y91         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]/C
                         clock pessimism             -0.611     2.855    
                         clock uncertainty           -0.060     2.794    
    SLICE_X50Y91         FDRE (Setup_fdre_C_CE)      -0.178     2.616    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          2.616    
                         arrival time                          -2.448    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.408ns (9.089%)  route 4.081ns (90.911%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.534ns = ( 3.466 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.041ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.623    -2.041    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X39Y84         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y84         FDRE (Prop_fdre_C_Q)         0.223    -1.818 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[0]/Q
                         net (fo=168, routed)         2.189     0.371    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/s_daddr_o[0]
    SLICE_X52Y86         LUT2 (Prop_lut2_I1_O)        0.051     0.422 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/xsdb_reg[15]_i_2__3/O
                         net (fo=5, routed)           0.798     1.220    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/G_1PIPE_IFACE.s_daddr_r_reg[1]
    SLICE_X47Y91         LUT6 (Prop_lut6_I0_O)        0.134     1.354 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13/O
                         net (fo=16, routed)          1.094     2.448    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__13_n_0
    SLICE_X50Y91         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.429     3.466    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/s_dclk_o
    SLICE_X50Y91         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]/C
                         clock pessimism             -0.611     2.855    
                         clock uncertainty           -0.060     2.794    
    SLICE_X50Y91         FDRE (Setup_fdre_C_CE)      -0.178     2.616    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          2.616    
                         arrival time                          -2.448    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.416ns (9.765%)  route 3.844ns (90.235%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 3.361 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.036ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.628    -2.036    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X36Y87         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.204    -1.832 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=165, routed)         2.443     0.611    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.126     0.737 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=3, routed)           0.585     1.322    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I2_O)        0.043     1.365 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.422     1.787    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]_1
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.043     1.830 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.394     2.224    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X41Y100        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.324     3.361    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X41Y100        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                         clock pessimism             -0.686     2.675    
                         clock uncertainty           -0.060     2.614    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.201     2.413    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -2.224    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.416ns (9.765%)  route 3.844ns (90.235%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 3.361 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.036ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.628    -2.036    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X36Y87         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.204    -1.832 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=165, routed)         2.443     0.611    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.126     0.737 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=3, routed)           0.585     1.322    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I2_O)        0.043     1.365 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.422     1.787    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]_1
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.043     1.830 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.394     2.224    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X41Y100        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.324     3.361    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X41Y100        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism             -0.686     2.675    
                         clock uncertainty           -0.060     2.614    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.201     2.413    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -2.224    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.416ns (9.765%)  route 3.844ns (90.235%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 3.361 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.036ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.628    -2.036    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X36Y87         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.204    -1.832 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=165, routed)         2.443     0.611    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.126     0.737 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=3, routed)           0.585     1.322    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I2_O)        0.043     1.365 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.422     1.787    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]_1
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.043     1.830 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.394     2.224    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X41Y100        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.324     3.361    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X41Y100        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
                         clock pessimism             -0.686     2.675    
                         clock uncertainty           -0.060     2.614    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.201     2.413    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -2.224    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.189ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.260ns  (logic 0.416ns (9.765%)  route 3.844ns (90.235%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 3.361 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.036ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.628    -2.036    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X36Y87         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.204    -1.832 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=165, routed)         2.443     0.611    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.126     0.737 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=3, routed)           0.585     1.322    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I2_O)        0.043     1.365 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.422     1.787    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]_1
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.043     1.830 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.394     2.224    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X41Y100        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.324     3.361    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X41Y100        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                         clock pessimism             -0.686     2.675    
                         clock uncertainty           -0.060     2.614    
    SLICE_X41Y100        FDRE (Setup_fdre_C_CE)      -0.201     2.413    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -2.224    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[71]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.232ns  (logic 0.622ns (14.699%)  route 3.610ns (85.301%))
  Logic Levels:           0  
  Clock Path Skew:        -0.508ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 3.359 - 5.000 ) 
    Source Clock Delay      (SCD):    -1.820ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.845    -1.820    plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/s_dclk_o
    RAMB36_X0Y1          RAMB36E1                                     r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y1          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOPBDOP[1])
                                                      0.622    -1.198 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DOPBDOP[1]
                         net (fo=1, routed)           3.610     2.412    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0[71]
    SLICE_X39Y108        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[71]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.322     3.359    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X39Y108        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[71]/C
                         clock pessimism             -0.686     2.673    
                         clock uncertainty           -0.060     2.612    
    SLICE_X39Y108        FDRE (Setup_fdre_C_D)       -0.010     2.602    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/input_data_reg[71]
  -------------------------------------------------------------------
                         required time                          2.602    
                         arrival time                          -2.412    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.416ns (9.884%)  route 3.793ns (90.116%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 3.361 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.036ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.628    -2.036    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X36Y87         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.204    -1.832 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=165, routed)         2.443     0.611    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.126     0.737 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=3, routed)           0.585     1.322    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I2_O)        0.043     1.365 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.422     1.787    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]_1
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.043     1.830 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.342     2.173    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X41Y102        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.324     3.361    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X41Y102        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                         clock pessimism             -0.686     2.675    
                         clock uncertainty           -0.060     2.614    
    SLICE_X41Y102        FDRE (Setup_fdre_C_CE)      -0.201     2.413    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -2.173    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.209ns  (logic 0.416ns (9.884%)  route 3.793ns (90.116%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 3.361 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.036ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.628    -2.036    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X36Y87         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.204    -1.832 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=165, routed)         2.443     0.611    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.126     0.737 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=3, routed)           0.585     1.322    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I2_O)        0.043     1.365 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.422     1.787    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]_1
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.043     1.830 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.342     2.173    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X41Y102        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.324     3.361    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X41Y102        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                         clock pessimism             -0.686     2.675    
                         clock uncertainty           -0.060     2.614    
    SLICE_X41Y102        FDRE (Setup_fdre_C_CE)      -0.201     2.413    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -2.173    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.278ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        4.172ns  (logic 0.416ns (9.972%)  route 3.756ns (90.028%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.289ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.639ns = ( 3.361 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.036ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.628    -2.036    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X36Y87         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y87         FDRE (Prop_fdre_C_Q)         0.204    -1.832 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[1]/Q
                         net (fo=165, routed)         2.443     0.611    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/s_daddr[1]
    SLICE_X40Y95         LUT6 (Prop_lut6_I0_O)        0.126     0.737 f  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4/O
                         net (fo=3, routed)           0.585     1.322    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_4_n_0
    SLICE_X40Y100        LUT6 (Prop_lut6_I2_O)        0.043     1.365 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/current_state[6]_i_2/O
                         net (fo=6, routed)           0.422     1.787    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/current_state_reg[4]_1
    SLICE_X40Y102        LUT6 (Prop_lut6_I5_O)        0.043     1.830 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.305     2.136    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X41Y101        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.324     3.361    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X41Y101        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism             -0.686     2.675    
                         clock uncertainty           -0.060     2.614    
    SLICE_X41Y101        FDRE (Setup_fdre_C_CE)      -0.201     2.413    plot_m1/scale_p/scale_inst/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          2.413    
                         arrival time                          -2.136    
  -------------------------------------------------------------------
                         slack                                  0.278    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/last_flag_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.146ns (51.109%)  route 0.140ns (48.891%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.141ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.617ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.685    -0.532    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X38Y99         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/last_flag_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y99         FDRE (Prop_fdre_C_Q)         0.118    -0.414 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/last_flag_reg/Q
                         net (fo=2, routed)           0.140    -0.275    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/U_RD_ABORT_FLAG/last_flag
    SLICE_X36Y100        LUT5 (Prop_lut5_I2_O)        0.028    -0.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_i_1/O
                         net (fo=1, routed)           0.000    -0.247    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_i_1_n_0
    SLICE_X36Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.854    -0.617    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/clk
    SLICE_X36Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg/C
                         clock pessimism              0.226    -0.391    
    SLICE_X36Y100        FDCE (Hold_fdce_C_D)         0.060    -0.331    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_REQ_FLAG/G_POS_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.331    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/D
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.315ns (65.986%)  route 0.162ns (34.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.597    -0.620    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X50Y100        SRLC32E                                      r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.315    -0.305 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, routed)           0.162    -0.143    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X52Y99         SRLC32E                                      r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.888    -0.583    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X52Y99         SRLC32E                                      r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1/CLK
                         clock pessimism              0.226    -0.357    
    SLICE_X52Y99         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.114    -0.243    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S1
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
                            (rising edge-triggered cell SRLC32E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.315ns (65.986%)  route 0.162ns (34.014%))
  Logic Levels:           0  
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.583ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.226ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.597    -0.620    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/CLK
    SLICE_X50Y100        SRLC32E                                      r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y100        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.315    -0.305 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[1].U_ALL_SRL_SLICE/u_srlA/S1/Q31
                         net (fo=2, routed)           0.162    -0.143    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CDI
    SLICE_X52Y99         SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.888    -0.583    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/CLK
    SLICE_X52Y99         SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2/CLK
                         clock pessimism              0.226    -0.357    
    SLICE_X52Y99         SRL16E (Hold_srl16e_CLK_D)
                                                      0.114    -0.243    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/u_scnt_cmp/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/DUT/I_WHOLE_SLICE.G_SLICE_IDX[0].U_ALL_SRL_SLICE/u_srlD/S2
  -------------------------------------------------------------------
                         required time                          0.243    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.648    -0.569    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X55Y99         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.469 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[7]/Q
                         net (fo=1, routed)           0.055    -0.414    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[7]
    SLICE_X55Y99         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.887    -0.584    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X55Y99         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]/C
                         clock pessimism              0.015    -0.569    
    SLICE_X55Y99         FDRE (Hold_fdre_C_D)         0.049    -0.520    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.648    -0.569    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X55Y99         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.469 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[10]/Q
                         net (fo=1, routed)           0.055    -0.414    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[10]
    SLICE_X55Y99         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.887    -0.584    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X55Y99         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[10]/C
                         clock pessimism              0.015    -0.569    
    SLICE_X55Y99         FDRE (Hold_fdre_C_D)         0.047    -0.522    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[10]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.584ns
    Source Clock Delay      (SCD):    -0.569ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.648    -0.569    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X55Y99         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.100    -0.469 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1_reg[5]/Q
                         net (fo=1, routed)           0.055    -0.414    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync1[5]
    SLICE_X55Y99         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.887    -0.584    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/clk
    SLICE_X55Y99         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[5]/C
                         clock pessimism              0.015    -0.569    
    SLICE_X55Y99         FDRE (Hold_fdre_C_D)         0.047    -0.522    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/cfg_data_vec_sync2_reg[5]
  -------------------------------------------------------------------
                         required time                          0.522    
                         arrival time                          -0.414    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/capture_qual_ctrl_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.647    -0.570    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X51Y92         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.100    -0.470 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/capture_qual_ctrl_2_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.415    plot_m1/scale_p/scale_inst/inst/ila_core_inst/capture_qual_ctrl_2[0]
    SLICE_X51Y92         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/capture_qual_ctrl_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.886    -0.585    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X51Y92         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/capture_qual_ctrl_reg[0]/C
                         clock pessimism              0.015    -0.570    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.047    -0.523    plot_m1/scale_p/scale_inst/inst/ila_core_inst/capture_qual_ctrl_reg[0]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/debug_data_in_sync1_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/debug_data_in_sync2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.620ns
    Source Clock Delay      (SCD):    -0.586ns
    Clock Pessimism Removal (CPR):    -0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.631    -0.586    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X41Y103        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/debug_data_in_sync1_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y103        FDRE (Prop_fdre_C_Q)         0.100    -0.486 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/debug_data_in_sync1_reg[11]/Q
                         net (fo=1, routed)           0.055    -0.431    plot_m1/scale_p/scale_inst/inst/ila_core_inst/debug_data_in_sync1[11]
    SLICE_X41Y103        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/debug_data_in_sync2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.851    -0.620    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X41Y103        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/debug_data_in_sync2_reg[11]/C
                         clock pessimism              0.034    -0.586    
    SLICE_X41Y103        FDRE (Hold_fdre_C_D)         0.047    -0.539    plot_m1/scale_p/scale_inst/inst/ila_core_inst/debug_data_in_sync2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.539    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/en_adv_trigger_2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/en_adv_trigger_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.585ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.015ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.647    -0.570    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X51Y92         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/en_adv_trigger_2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y92         FDRE (Prop_fdre_C_Q)         0.100    -0.470 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/en_adv_trigger_2_reg/Q
                         net (fo=1, routed)           0.055    -0.415    plot_m1/scale_p/scale_inst/inst/ila_core_inst/en_adv_trigger_2
    SLICE_X51Y92         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/en_adv_trigger_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.886    -0.585    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X51Y92         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/en_adv_trigger_reg/C
                         clock pessimism              0.015    -0.570    
    SLICE_X51Y92         FDRE (Hold_fdre_C_D)         0.047    -0.523    plot_m1/scale_p/scale_inst/inst/ila_core_inst/en_adv_trigger_reg
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.415    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/dummy_temp1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/dummy_temp_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.545ns
    Source Clock Delay      (SCD):    -0.531ns
    Clock Pessimism Removal (CPR):    -0.014ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.686    -0.531    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X35Y92         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/dummy_temp1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y92         FDRE (Prop_fdre_C_Q)         0.100    -0.431 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/dummy_temp1_reg/Q
                         net (fo=1, routed)           0.055    -0.376    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/dummy_temp1
    SLICE_X35Y92         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/dummy_temp_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.926    -0.545    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X35Y92         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/dummy_temp_reg/C
                         clock pessimism              0.014    -0.531    
    SLICE_X35Y92         FDRE (Hold_fdre_C_D)         0.047    -0.484    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_ila_regs/dummy_temp_reg
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.376    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_sys_pll
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y71     plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB18_X1Y71     plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y35     plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y35     plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y1      plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y1      plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y36     plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         5.000       2.905      RAMB36_X0Y36     plot_m1/scale_p/scale_inst/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.409         5.000       3.592      BUFGCTRL_X0Y1    sys_pll_m0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y94     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y94     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y94     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y94     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y94     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y94     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y94     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y94     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y94     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y94     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y94     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y94     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y94     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y94     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y94     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y94     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y94     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y94     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         2.500       1.732      SLICE_X22Y93     dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_sys_pll
  To Clock:  clkfbout_sys_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_sys_pll
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { sys_pll_m0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y4    sys_pll_m0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y1  sys_pll_m0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  vin1_clk
  To Clock:  vin1_clk

Setup :         1556  Failing Endpoints,  Worst Slack       -1.287ns,  Total Violation     -520.764ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.068ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.025ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -1.287ns  (required time - arrival time)
  Source:                 plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/v_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.553ns  (logic 2.284ns (30.241%)  route 5.269ns (69.759%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 11.077 - 6.667 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.840     5.080    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y3          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.622     5.702 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.210     6.912    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_538_out[2]
    SLICE_X123Y30        LUT6 (Prop_lut6_I0_O)        0.043     6.955 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     6.955    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_34_n_0
    SLICE_X123Y30        MUXF7 (Prop_muxf7_I1_O)      0.108     7.063 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.063    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_n_0
    SLICE_X123Y30        MUXF8 (Prop_muxf8_I1_O)      0.043     7.106 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           1.607     8.712    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I5_O)        0.126     8.838 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.838    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I0_O)      0.107     8.945 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=5, routed)           0.695     9.641    plot_m1/plot_data[8]
    SLICE_X66Y84         LUT3 (Prop_lut3_I1_O)        0.132     9.773 r  plot_m1/v_data[23]_i_173/O
                         net (fo=2, routed)           0.252    10.025    plot_m1/v_data[23]_i_173_n_0
    SLICE_X66Y84         LUT4 (Prop_lut4_I3_O)        0.134    10.159 r  plot_m1/v_data[23]_i_176/O
                         net (fo=1, routed)           0.000    10.159    plot_m1/v_data[23]_i_176_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.415 r  plot_m1/v_data_reg[23]_i_85/CO[3]
                         net (fo=1, routed)           0.000    10.415    plot_m1/v_data_reg[23]_i_85_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    10.523 r  plot_m1/v_data_reg[23]_i_45/O[0]
                         net (fo=1, routed)           0.351    10.874    overlay_m1/bbstub_doutb[0][0]
    SLICE_X65Y85         LUT2 (Prop_lut2_I1_O)        0.123    10.997 r  overlay_m1/v_data[23]_i_20/O
                         net (fo=1, routed)           0.000    10.997    overlay_m1/v_data[23]_i_20_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.256 r  overlay_m1/v_data_reg[23]_i_11/CO[3]
                         net (fo=24, routed)          0.545    11.801    plot_m1/i_data_d2_reg[13]_0[0]
    SLICE_X68Y84         LUT3 (Prop_lut3_I1_O)        0.048    11.849 r  plot_m1/v_data[16]_i_4/O
                         net (fo=1, routed)           0.309    12.159    overlay_m1/i_data_d2_reg[16]
    SLICE_X72Y84         LUT6 (Prop_lut6_I0_O)        0.132    12.291 f  overlay_m1/v_data[16]_i_2/O
                         net (fo=1, routed)           0.299    12.589    overlay_m1/v_data[16]_i_2_n_0
    SLICE_X72Y84         LUT6 (Prop_lut6_I4_O)        0.043    12.632 r  overlay_m1/v_data[16]_i_1/O
                         net (fo=1, routed)           0.000    12.632    overlay_m1/v_data[16]_i_1_n_0
    SLICE_X72Y84         FDRE                                         r  overlay_m1/v_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.423    11.077    overlay_m1/vout1_clk_OBUF
    SLICE_X72Y84         FDRE                                         r  overlay_m1/v_data_reg[16]/C
                         clock pessimism              0.270    11.347    
                         clock uncertainty           -0.035    11.312    
    SLICE_X72Y84         FDRE (Setup_fdre_C_D)        0.034    11.346    overlay_m1/v_data_reg[16]
  -------------------------------------------------------------------
                         required time                         11.346    
                         arrival time                         -12.632    
  -------------------------------------------------------------------
                         slack                                 -1.287    

Slack (VIOLATED) :        -1.208ns  (required time - arrival time)
  Source:                 plot_m1/addra_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.018ns  (logic 0.204ns (2.907%)  route 6.814ns (97.093%))
  Logic Levels:           0  
  Clock Path Skew:        -0.323ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.278ns = ( 10.945 - 6.667 ) 
    Source Clock Delay      (SCD):    4.869ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.629     4.869    plot_m1/vout1_clk_OBUF
    SLICE_X45Y96         FDCE                                         r  plot_m1/addra_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y96         FDCE (Prop_fdce_C_Q)         0.204     5.073 r  plot_m1/addra_reg[9]/Q
                         net (fo=208, routed)         6.814    11.888    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/addra[9]
    RAMB36_X3Y24         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.291    10.945    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/clka
    RAMB36_X3Y24         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    11.214    
                         clock uncertainty           -0.035    11.178    
    RAMB36_X3Y24         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.499    10.679    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[96].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.679    
                         arrival time                         -11.888    
  -------------------------------------------------------------------
                         slack                                 -1.208    

Slack (VIOLATED) :        -1.204ns  (required time - arrival time)
  Source:                 plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/v_data_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.468ns  (logic 2.289ns (30.649%)  route 5.179ns (69.351%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.402ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.408ns = ( 11.075 - 6.667 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.840     5.080    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y3          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.622     5.702 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.210     6.912    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_538_out[2]
    SLICE_X123Y30        LUT6 (Prop_lut6_I0_O)        0.043     6.955 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     6.955    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_34_n_0
    SLICE_X123Y30        MUXF7 (Prop_muxf7_I1_O)      0.108     7.063 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.063    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_n_0
    SLICE_X123Y30        MUXF8 (Prop_muxf8_I1_O)      0.043     7.106 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           1.607     8.712    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I5_O)        0.126     8.838 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.838    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I0_O)      0.107     8.945 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=5, routed)           0.695     9.641    plot_m1/plot_data[8]
    SLICE_X66Y84         LUT3 (Prop_lut3_I1_O)        0.132     9.773 r  plot_m1/v_data[23]_i_173/O
                         net (fo=2, routed)           0.252    10.025    plot_m1/v_data[23]_i_173_n_0
    SLICE_X66Y84         LUT4 (Prop_lut4_I3_O)        0.134    10.159 r  plot_m1/v_data[23]_i_176/O
                         net (fo=1, routed)           0.000    10.159    plot_m1/v_data[23]_i_176_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.415 r  plot_m1/v_data_reg[23]_i_85/CO[3]
                         net (fo=1, routed)           0.000    10.415    plot_m1/v_data_reg[23]_i_85_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    10.523 r  plot_m1/v_data_reg[23]_i_45/O[0]
                         net (fo=1, routed)           0.351    10.874    overlay_m1/bbstub_doutb[0][0]
    SLICE_X65Y85         LUT2 (Prop_lut2_I1_O)        0.123    10.997 r  overlay_m1/v_data[23]_i_20/O
                         net (fo=1, routed)           0.000    10.997    overlay_m1/v_data[23]_i_20_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.256 r  overlay_m1/v_data_reg[23]_i_11/CO[3]
                         net (fo=24, routed)          0.640    11.897    plot_m1/i_data_d2_reg[13]_0[0]
    SLICE_X65Y82         LUT3 (Prop_lut3_I1_O)        0.049    11.946 r  plot_m1/v_data[6]_i_4/O
                         net (fo=1, routed)           0.323    12.268    overlay_m1/i_data_d2_reg[6]
    SLICE_X65Y81         LUT6 (Prop_lut6_I0_O)        0.136    12.404 f  overlay_m1/v_data[6]_i_2/O
                         net (fo=1, routed)           0.101    12.505    overlay_m1/v_data[6]_i_2_n_0
    SLICE_X65Y81         LUT6 (Prop_lut6_I4_O)        0.043    12.548 r  overlay_m1/v_data[6]_i_1/O
                         net (fo=1, routed)           0.000    12.548    overlay_m1/v_data[6]_i_1_n_0
    SLICE_X65Y81         FDRE                                         r  overlay_m1/v_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.421    11.075    overlay_m1/vout1_clk_OBUF
    SLICE_X65Y81         FDRE                                         r  overlay_m1/v_data_reg[6]/C
                         clock pessimism              0.270    11.345    
                         clock uncertainty           -0.035    11.310    
    SLICE_X65Y81         FDRE (Setup_fdre_C_D)        0.034    11.344    overlay_m1/v_data_reg[6]
  -------------------------------------------------------------------
                         required time                         11.344    
                         arrival time                         -12.548    
  -------------------------------------------------------------------
                         slack                                 -1.204    

Slack (VIOLATED) :        -1.200ns  (required time - arrival time)
  Source:                 plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/v_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.466ns  (logic 2.289ns (30.658%)  route 5.177ns (69.342%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 11.077 - 6.667 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.840     5.080    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y3          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.622     5.702 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.210     6.912    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_538_out[2]
    SLICE_X123Y30        LUT6 (Prop_lut6_I0_O)        0.043     6.955 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     6.955    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_34_n_0
    SLICE_X123Y30        MUXF7 (Prop_muxf7_I1_O)      0.108     7.063 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.063    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_n_0
    SLICE_X123Y30        MUXF8 (Prop_muxf8_I1_O)      0.043     7.106 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           1.607     8.712    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I5_O)        0.126     8.838 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.838    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I0_O)      0.107     8.945 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=5, routed)           0.695     9.641    plot_m1/plot_data[8]
    SLICE_X66Y84         LUT3 (Prop_lut3_I1_O)        0.132     9.773 r  plot_m1/v_data[23]_i_173/O
                         net (fo=2, routed)           0.252    10.025    plot_m1/v_data[23]_i_173_n_0
    SLICE_X66Y84         LUT4 (Prop_lut4_I3_O)        0.134    10.159 r  plot_m1/v_data[23]_i_176/O
                         net (fo=1, routed)           0.000    10.159    plot_m1/v_data[23]_i_176_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.415 r  plot_m1/v_data_reg[23]_i_85/CO[3]
                         net (fo=1, routed)           0.000    10.415    plot_m1/v_data_reg[23]_i_85_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    10.523 r  plot_m1/v_data_reg[23]_i_45/O[0]
                         net (fo=1, routed)           0.351    10.874    overlay_m1/bbstub_doutb[0][0]
    SLICE_X65Y85         LUT2 (Prop_lut2_I1_O)        0.123    10.997 r  overlay_m1/v_data[23]_i_20/O
                         net (fo=1, routed)           0.000    10.997    overlay_m1/v_data[23]_i_20_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.256 r  overlay_m1/v_data_reg[23]_i_11/CO[3]
                         net (fo=24, routed)          0.512    11.769    plot_m1/i_data_d2_reg[13]_0[0]
    SLICE_X68Y85         LUT3 (Prop_lut3_I1_O)        0.050    11.819 r  plot_m1/v_data[21]_i_4/O
                         net (fo=1, routed)           0.190    12.008    overlay_m1/i_data_d2_reg[21]
    SLICE_X68Y84         LUT6 (Prop_lut6_I0_O)        0.135    12.143 f  overlay_m1/v_data[21]_i_2/O
                         net (fo=1, routed)           0.360    12.503    overlay_m1/v_data[21]_i_2_n_0
    SLICE_X68Y84         LUT6 (Prop_lut6_I4_O)        0.043    12.546 r  overlay_m1/v_data[21]_i_1/O
                         net (fo=1, routed)           0.000    12.546    overlay_m1/v_data[21]_i_1_n_0
    SLICE_X68Y84         FDRE                                         r  overlay_m1/v_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.423    11.077    overlay_m1/vout1_clk_OBUF
    SLICE_X68Y84         FDRE                                         r  overlay_m1/v_data_reg[21]/C
                         clock pessimism              0.270    11.347    
                         clock uncertainty           -0.035    11.312    
    SLICE_X68Y84         FDRE (Setup_fdre_C_D)        0.034    11.346    overlay_m1/v_data_reg[21]
  -------------------------------------------------------------------
                         required time                         11.346    
                         arrival time                         -12.546    
  -------------------------------------------------------------------
                         slack                                 -1.200    

Slack (VIOLATED) :        -1.175ns  (required time - arrival time)
  Source:                 plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/v_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.439ns  (logic 2.190ns (29.439%)  route 5.249ns (70.561%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.401ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.409ns = ( 11.076 - 6.667 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.840     5.080    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y3          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.622     5.702 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.210     6.912    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_538_out[2]
    SLICE_X123Y30        LUT6 (Prop_lut6_I0_O)        0.043     6.955 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     6.955    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_34_n_0
    SLICE_X123Y30        MUXF7 (Prop_muxf7_I1_O)      0.108     7.063 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.063    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_n_0
    SLICE_X123Y30        MUXF8 (Prop_muxf8_I1_O)      0.043     7.106 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           1.607     8.712    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I5_O)        0.126     8.838 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.838    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I0_O)      0.107     8.945 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=5, routed)           0.695     9.641    plot_m1/plot_data[8]
    SLICE_X66Y84         LUT3 (Prop_lut3_I1_O)        0.132     9.773 r  plot_m1/v_data[23]_i_173/O
                         net (fo=2, routed)           0.252    10.025    plot_m1/v_data[23]_i_173_n_0
    SLICE_X66Y84         LUT4 (Prop_lut4_I3_O)        0.134    10.159 r  plot_m1/v_data[23]_i_176/O
                         net (fo=1, routed)           0.000    10.159    plot_m1/v_data[23]_i_176_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.415 r  plot_m1/v_data_reg[23]_i_85/CO[3]
                         net (fo=1, routed)           0.000    10.415    plot_m1/v_data_reg[23]_i_85_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    10.523 r  plot_m1/v_data_reg[23]_i_45/O[0]
                         net (fo=1, routed)           0.351    10.874    overlay_m1/bbstub_doutb[0][0]
    SLICE_X65Y85         LUT2 (Prop_lut2_I1_O)        0.123    10.997 r  overlay_m1/v_data[23]_i_20/O
                         net (fo=1, routed)           0.000    10.997    overlay_m1/v_data[23]_i_20_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.256 r  overlay_m1/v_data_reg[23]_i_11/CO[3]
                         net (fo=24, routed)          0.610    11.866    plot_m1/i_data_d2_reg[13]_0[0]
    SLICE_X71Y84         LUT4 (Prop_lut4_I2_O)        0.043    11.909 f  plot_m1/v_data[7]_i_9/O
                         net (fo=1, routed)           0.292    12.201    overlay_m1/i_data_d2_reg[7]
    SLICE_X71Y83         LUT6 (Prop_lut6_I5_O)        0.043    12.244 f  overlay_m1/v_data[7]_i_3/O
                         net (fo=1, routed)           0.232    12.476    overlay_m1/v_data[7]_i_3_n_0
    SLICE_X71Y83         LUT6 (Prop_lut6_I5_O)        0.043    12.519 r  overlay_m1/v_data[7]_i_1/O
                         net (fo=1, routed)           0.000    12.519    overlay_m1/v_data[7]_i_1_n_0
    SLICE_X71Y83         FDRE                                         r  overlay_m1/v_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.422    11.076    overlay_m1/vout1_clk_OBUF
    SLICE_X71Y83         FDRE                                         r  overlay_m1/v_data_reg[7]/C
                         clock pessimism              0.270    11.346    
                         clock uncertainty           -0.035    11.311    
    SLICE_X71Y83         FDRE (Setup_fdre_C_D)        0.033    11.344    overlay_m1/v_data_reg[7]
  -------------------------------------------------------------------
                         required time                         11.344    
                         arrival time                         -12.519    
  -------------------------------------------------------------------
                         slack                                 -1.175    

Slack (VIOLATED) :        -1.171ns  (required time - arrival time)
  Source:                 plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/v_data_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.436ns  (logic 2.190ns (29.453%)  route 5.246ns (70.547%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=1 LUT4=2 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 11.077 - 6.667 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.840     5.080    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y3          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.622     5.702 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.210     6.912    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_538_out[2]
    SLICE_X123Y30        LUT6 (Prop_lut6_I0_O)        0.043     6.955 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     6.955    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_34_n_0
    SLICE_X123Y30        MUXF7 (Prop_muxf7_I1_O)      0.108     7.063 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.063    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_n_0
    SLICE_X123Y30        MUXF8 (Prop_muxf8_I1_O)      0.043     7.106 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           1.607     8.712    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I5_O)        0.126     8.838 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.838    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I0_O)      0.107     8.945 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=5, routed)           0.695     9.641    plot_m1/plot_data[8]
    SLICE_X66Y84         LUT3 (Prop_lut3_I1_O)        0.132     9.773 r  plot_m1/v_data[23]_i_173/O
                         net (fo=2, routed)           0.252    10.025    plot_m1/v_data[23]_i_173_n_0
    SLICE_X66Y84         LUT4 (Prop_lut4_I3_O)        0.134    10.159 r  plot_m1/v_data[23]_i_176/O
                         net (fo=1, routed)           0.000    10.159    plot_m1/v_data[23]_i_176_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.415 r  plot_m1/v_data_reg[23]_i_85/CO[3]
                         net (fo=1, routed)           0.000    10.415    plot_m1/v_data_reg[23]_i_85_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    10.523 r  plot_m1/v_data_reg[23]_i_45/O[0]
                         net (fo=1, routed)           0.351    10.874    overlay_m1/bbstub_doutb[0][0]
    SLICE_X65Y85         LUT2 (Prop_lut2_I1_O)        0.123    10.997 r  overlay_m1/v_data[23]_i_20/O
                         net (fo=1, routed)           0.000    10.997    overlay_m1/v_data[23]_i_20_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.256 r  overlay_m1/v_data_reg[23]_i_11/CO[3]
                         net (fo=24, routed)          0.540    11.796    plot_m1/i_data_d2_reg[13]_0[0]
    SLICE_X64Y83         LUT4 (Prop_lut4_I2_O)        0.043    11.839 f  plot_m1/v_data[13]_i_4/O
                         net (fo=1, routed)           0.236    12.075    overlay_m1/i_data_d2_reg[13]
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.043    12.118 f  overlay_m1/v_data[13]_i_2/O
                         net (fo=1, routed)           0.355    12.472    overlay_m1/v_data[13]_i_2_n_0
    SLICE_X64Y83         LUT6 (Prop_lut6_I5_O)        0.043    12.516 r  overlay_m1/v_data[13]_i_1/O
                         net (fo=1, routed)           0.000    12.516    overlay_m1/v_data[13]_i_1_n_0
    SLICE_X64Y83         FDRE                                         r  overlay_m1/v_data_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.423    11.077    overlay_m1/vout1_clk_OBUF
    SLICE_X64Y83         FDRE                                         r  overlay_m1/v_data_reg[13]/C
                         clock pessimism              0.270    11.347    
                         clock uncertainty           -0.035    11.312    
    SLICE_X64Y83         FDRE (Setup_fdre_C_D)        0.033    11.345    overlay_m1/v_data_reg[13]
  -------------------------------------------------------------------
                         required time                         11.345    
                         arrival time                         -12.516    
  -------------------------------------------------------------------
                         slack                                 -1.171    

Slack (VIOLATED) :        -1.147ns  (required time - arrival time)
  Source:                 plot_m1/dina_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.476ns  (logic 0.223ns (2.983%)  route 7.253ns (97.017%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.598ns = ( 11.265 - 6.667 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.386     4.626    plot_m1/vout1_clk_OBUF
    SLICE_X60Y115        FDCE                                         r  plot_m1/dina_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDCE (Prop_fdce_C_Q)         0.223     4.849 r  plot_m1/dina_reg[14]/Q
                         net (fo=75, routed)          7.253    12.102    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X2Y4          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.611    11.265    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y4          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    11.534    
                         clock uncertainty           -0.035    11.498    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.543    10.955    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[61].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.955    
                         arrival time                         -12.102    
  -------------------------------------------------------------------
                         slack                                 -1.147    

Slack (VIOLATED) :        -1.130ns  (required time - arrival time)
  Source:                 plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/v_data_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.396ns  (logic 2.284ns (30.882%)  route 5.112ns (69.118%))
  Logic Levels:           14  (CARRY4=3 LUT2=1 LUT3=2 LUT4=1 LUT6=4 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.400ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.410ns = ( 11.077 - 6.667 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.270ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.840     5.080    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/clkb
    RAMB36_X6Y3          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X6Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      0.622     5.702 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[49].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DOBDO[2]
                         net (fo=1, routed)           1.210     6.912    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/p_538_out[2]
    SLICE_X123Y30        LUT6 (Prop_lut6_I0_O)        0.043     6.955 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_34/O
                         net (fo=1, routed)           0.000     6.955    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_34_n_0
    SLICE_X123Y30        MUXF7 (Prop_muxf7_I1_O)      0.108     7.063 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16/O
                         net (fo=1, routed)           0.000     7.063    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_16_n_0
    SLICE_X123Y30        MUXF8 (Prop_muxf8_I1_O)      0.043     7.106 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6/O
                         net (fo=1, routed)           1.607     8.712    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_6_n_0
    SLICE_X80Y84         LUT6 (Prop_lut6_I5_O)        0.126     8.838 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1/O
                         net (fo=1, routed)           0.000     8.838    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0_i_1_n_0
    SLICE_X80Y84         MUXF7 (Prop_muxf7_I0_O)      0.107     8.945 r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0/O
                         net (fo=5, routed)           0.695     9.641    plot_m1/plot_data[8]
    SLICE_X66Y84         LUT3 (Prop_lut3_I1_O)        0.132     9.773 r  plot_m1/v_data[23]_i_173/O
                         net (fo=2, routed)           0.252    10.025    plot_m1/v_data[23]_i_173_n_0
    SLICE_X66Y84         LUT4 (Prop_lut4_I3_O)        0.134    10.159 r  plot_m1/v_data[23]_i_176/O
                         net (fo=1, routed)           0.000    10.159    plot_m1/v_data[23]_i_176_n_0
    SLICE_X66Y84         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.256    10.415 r  plot_m1/v_data_reg[23]_i_85/CO[3]
                         net (fo=1, routed)           0.000    10.415    plot_m1/v_data_reg[23]_i_85_n_0
    SLICE_X66Y85         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108    10.523 r  plot_m1/v_data_reg[23]_i_45/O[0]
                         net (fo=1, routed)           0.351    10.874    overlay_m1/bbstub_doutb[0][0]
    SLICE_X65Y85         LUT2 (Prop_lut2_I1_O)        0.123    10.997 r  overlay_m1/v_data[23]_i_20/O
                         net (fo=1, routed)           0.000    10.997    overlay_m1/v_data[23]_i_20_n_0
    SLICE_X65Y85         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.259    11.256 r  overlay_m1/v_data_reg[23]_i_11/CO[3]
                         net (fo=24, routed)          0.517    11.773    plot_m1/i_data_d2_reg[13]_0[0]
    SLICE_X68Y85         LUT3 (Prop_lut3_I1_O)        0.048    11.821 r  plot_m1/v_data[22]_i_4/O
                         net (fo=1, routed)           0.237    12.058    overlay_m1/i_data_d2_reg[22]
    SLICE_X71Y84         LUT6 (Prop_lut6_I0_O)        0.132    12.190 f  overlay_m1/v_data[22]_i_2/O
                         net (fo=1, routed)           0.243    12.433    overlay_m1/v_data[22]_i_2_n_0
    SLICE_X72Y84         LUT6 (Prop_lut6_I4_O)        0.043    12.476 r  overlay_m1/v_data[22]_i_1/O
                         net (fo=1, routed)           0.000    12.476    overlay_m1/v_data[22]_i_1_n_0
    SLICE_X72Y84         FDRE                                         r  overlay_m1/v_data_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.423    11.077    overlay_m1/vout1_clk_OBUF
    SLICE_X72Y84         FDRE                                         r  overlay_m1/v_data_reg[22]/C
                         clock pessimism              0.270    11.347    
                         clock uncertainty           -0.035    11.312    
    SLICE_X72Y84         FDRE (Setup_fdre_C_D)        0.034    11.346    overlay_m1/v_data_reg[22]
  -------------------------------------------------------------------
                         required time                         11.346    
                         arrival time                         -12.476    
  -------------------------------------------------------------------
                         slack                                 -1.130    

Slack (VIOLATED) :        -1.129ns  (required time - arrival time)
  Source:                 plot_m1/dina_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.463ns  (logic 0.223ns (2.988%)  route 7.240ns (97.012%))
  Logic Levels:           0  
  Clock Path Skew:        0.245ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.603ns = ( 11.270 - 6.667 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.386     4.626    plot_m1/vout1_clk_OBUF
    SLICE_X60Y115        FDCE                                         r  plot_m1/dina_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDCE (Prop_fdce_C_Q)         0.223     4.849 r  plot_m1/dina_reg[14]/Q
                         net (fo=75, routed)          7.240    12.089    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X2Y5          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.616    11.270    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y5          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    11.539    
                         clock uncertainty           -0.035    11.503    
    RAMB36_X2Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.543    10.960    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[58].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                         -12.089    
  -------------------------------------------------------------------
                         slack                                 -1.129    

Slack (VIOLATED) :        -1.124ns  (required time - arrival time)
  Source:                 plot_m1/dina_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        7.466ns  (logic 0.223ns (2.987%)  route 7.243ns (97.013%))
  Logic Levels:           0  
  Clock Path Skew:        0.253ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.611ns = ( 11.278 - 6.667 ) 
    Source Clock Delay      (SCD):    4.626ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.386     4.626    plot_m1/vout1_clk_OBUF
    SLICE_X60Y115        FDCE                                         r  plot_m1/dina_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y115        FDCE (Prop_fdce_C_Q)         0.223     4.849 r  plot_m1/dina_reg[14]/Q
                         net (fo=75, routed)          7.243    12.092    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/dina[8]
    RAMB36_X2Y1          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIPADIP[0]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.624    11.278    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y1          RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.268    11.547    
                         clock uncertainty           -0.035    11.511    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIPADIP[0])
                                                     -0.543    10.968    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[51].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         10.968    
                         arrival time                         -12.092    
  -------------------------------------------------------------------
                         slack                                 -1.124    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 vin1_vs
                            (input port clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            color_state_reg/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        3.486ns  (logic 1.450ns (41.597%)  route 2.036ns (58.403%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Input Delay:            1.500ns
  Clock Path Skew:        4.695ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.695ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
                         input delay                  1.500     1.500    
    AE30                                              0.000     1.500 r  vin1_vs (IN)
                         net (fo=0)                   0.000     1.500    vin1_vs
    AE30                 IBUF (Prop_ibuf_I_O)         1.414     2.914 r  vin1_vs_IBUF_inst/O
                         net (fo=2, routed)           2.036     4.950    vin1_vs_IBUF
    SLICE_X20Y121        LUT3 (Prop_lut3_I1_O)        0.036     4.986 r  color_state_i_1/O
                         net (fo=1, routed)           0.000     4.986    color_state_i_1_n_0
    SLICE_X20Y121        FDRE                                         r  color_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.455     4.695    vout1_clk_OBUF
    SLICE_X20Y121        FDRE                                         r  color_state_reg/C
                         clock pessimism              0.000     4.695    
                         clock uncertainty            0.035     4.731    
    SLICE_X20Y121        FDRE (Hold_fdre_C_D)         0.188     4.919    color_state_reg
  -------------------------------------------------------------------
                         required time                         -4.919    
                         arrival time                           4.986    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.102ns  (arrival time - required time)
  Source:                 overlay_m1/temp_x_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/d1_region_active_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.128ns (63.996%)  route 0.072ns (36.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.588     1.769    overlay_m1/vout1_clk_OBUF
    SLICE_X71Y113        FDRE                                         r  overlay_m1/temp_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDRE (Prop_fdre_C_Q)         0.100     1.869 r  overlay_m1/temp_x_reg[6]/Q
                         net (fo=5, routed)           0.072     1.941    overlay_m1/p_0_in__0[3]
    SLICE_X70Y113        LUT6 (Prop_lut6_I3_O)        0.028     1.969 r  overlay_m1/d1_region_active0_inferred__0/d1_region_active[6]_i_1/O
                         net (fo=1, routed)           0.000     1.969    overlay_m1/d1_region_active0_inferred__0/d1_region_active[6]_i_1_n_0
    SLICE_X70Y113        FDRE                                         r  overlay_m1/d1_region_active_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.807     2.255    overlay_m1/vout1_clk_OBUF
    SLICE_X70Y113        FDRE                                         r  overlay_m1/d1_region_active_reg[6]/C
                         clock pessimism             -0.475     1.780    
    SLICE_X70Y113        FDRE (Hold_fdre_C_D)         0.087     1.867    overlay_m1/d1_region_active_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.867    
                         arrival time                           1.969    
  -------------------------------------------------------------------
                         slack                                  0.102    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 overlay_m1/mouse_y_d0_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/mouse_y_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.180ns  (logic 0.128ns (71.200%)  route 0.052ns (28.800%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.589     1.770    overlay_m1/vout1_clk_OBUF
    SLICE_X68Y113        FDRE                                         r  overlay_m1/mouse_y_d0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y113        FDRE (Prop_fdre_C_Q)         0.100     1.870 r  overlay_m1/mouse_y_d0_reg[7]/Q
                         net (fo=1, routed)           0.052     1.922    uart_rs_inst/mouse_y_d0_reg[11]_0[7]
    SLICE_X69Y113        LUT4 (Prop_lut4_I3_O)        0.028     1.950 r  uart_rs_inst/mouse_y[7]_i_1/O
                         net (fo=1, routed)           0.000     1.950    overlay_m1/signal_reg_reg[0]_0[7]
    SLICE_X69Y113        FDCE                                         r  overlay_m1/mouse_y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.808     2.256    overlay_m1/vout1_clk_OBUF
    SLICE_X69Y113        FDCE                                         r  overlay_m1/mouse_y_reg[7]/C
                         clock pessimism             -0.475     1.781    
    SLICE_X69Y113        FDCE (Hold_fdce_C_D)         0.061     1.842    overlay_m1/mouse_y_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.842    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 overlay_m1/icon_color_d0_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/icon_color_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.331ns
    Source Clock Delay      (SCD):    1.824ns
    Clock Pessimism Removal (CPR):    0.496ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.643     1.824    overlay_m1/vout1_clk_OBUF
    SLICE_X75Y96         FDRE                                         r  overlay_m1/icon_color_d0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X75Y96         FDRE (Prop_fdre_C_Q)         0.100     1.924 r  overlay_m1/icon_color_d0_reg[0]/Q
                         net (fo=1, routed)           0.081     2.005    uart_rs_inst/icon_color_d0_reg[23]_0[0]
    SLICE_X74Y96         LUT6 (Prop_lut6_I5_O)        0.028     2.033 r  uart_rs_inst/icon_color[0]_i_1/O
                         net (fo=1, routed)           0.000     2.033    overlay_m1/signal_reg_reg[1]_7[0]
    SLICE_X74Y96         FDCE                                         r  overlay_m1/icon_color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.883     2.331    overlay_m1/vout1_clk_OBUF
    SLICE_X74Y96         FDCE                                         r  overlay_m1/icon_color_reg[0]/C
                         clock pessimism             -0.496     1.835    
    SLICE_X74Y96         FDCE (Hold_fdce_C_D)         0.087     1.922    overlay_m1/icon_color_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.033    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 overlay_m1/mouse_y_d0_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/mouse_y_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.256ns
    Source Clock Delay      (SCD):    1.770ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.589     1.770    overlay_m1/vout1_clk_OBUF
    SLICE_X67Y114        FDRE                                         r  overlay_m1/mouse_y_d0_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y114        FDRE (Prop_fdre_C_Q)         0.100     1.870 r  overlay_m1/mouse_y_d0_reg[9]/Q
                         net (fo=1, routed)           0.081     1.951    uart_rs_inst/mouse_y_d0_reg[11]_0[9]
    SLICE_X66Y114        LUT4 (Prop_lut4_I3_O)        0.028     1.979 r  uart_rs_inst/mouse_y[9]_i_1/O
                         net (fo=1, routed)           0.000     1.979    overlay_m1/signal_reg_reg[0]_0[9]
    SLICE_X66Y114        FDCE                                         r  overlay_m1/mouse_y_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.808     2.256    overlay_m1/vout1_clk_OBUF
    SLICE_X66Y114        FDCE                                         r  overlay_m1/mouse_y_reg[9]/C
                         clock pessimism             -0.475     1.781    
    SLICE_X66Y114        FDCE (Hold_fdce_C_D)         0.087     1.868    overlay_m1/mouse_y_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 YCbCr2RGB_m1/r_r_sum_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            YCbCr2RGB_m1/o_red_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.382%)  route 0.081ns (38.618%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.310ns
    Source Clock Delay      (SCD):    1.822ns
    Clock Pessimism Removal (CPR):    0.477ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.641     1.822    YCbCr2RGB_m1/vout1_clk_OBUF
    SLICE_X11Y138        FDRE                                         r  YCbCr2RGB_m1/r_r_sum_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y138        FDRE (Prop_fdre_C_Q)         0.100     1.922 r  YCbCr2RGB_m1/r_r_sum_reg[12]/Q
                         net (fo=1, routed)           0.081     2.003    YCbCr2RGB_m1/r_r_sum_reg[12]
    SLICE_X10Y138        LUT3 (Prop_lut3_I0_O)        0.028     2.031 r  YCbCr2RGB_m1/o_red[2]_i_1/O
                         net (fo=1, routed)           0.000     2.031    YCbCr2RGB_m1/o_red[2]_i_1_n_0
    SLICE_X10Y138        FDRE                                         r  YCbCr2RGB_m1/o_red_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.862     2.310    YCbCr2RGB_m1/vout1_clk_OBUF
    SLICE_X10Y138        FDRE                                         r  YCbCr2RGB_m1/o_red_reg[2]/C
                         clock pessimism             -0.477     1.833    
    SLICE_X10Y138        FDRE (Hold_fdre_C_D)         0.087     1.920    YCbCr2RGB_m1/o_red_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.920    
                         arrival time                           2.031    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 overlay_m1/mouse_dis_addr_reg[4][3]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/osd_ram_addr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.156ns (42.610%)  route 0.210ns (57.390%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.766ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.585     1.766    overlay_m1/vout1_clk_OBUF
    SLICE_X79Y116        FDRE                                         r  overlay_m1/mouse_dis_addr_reg[4][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y116        FDRE (Prop_fdre_C_Q)         0.100     1.866 r  overlay_m1/mouse_dis_addr_reg[4][3]/Q
                         net (fo=1, routed)           0.081     1.947    overlay_m1/mouse_dis_addr_reg_n_0_[4][3]
    SLICE_X78Y116        LUT6 (Prop_lut6_I5_O)        0.028     1.975 r  overlay_m1/osd_ram_addr[3]_i_2/O
                         net (fo=2, routed)           0.130     2.104    overlay_m1/osd_ram_addr[3]_i_2_n_0
    SLICE_X81Y116        LUT6 (Prop_lut6_I0_O)        0.028     2.132 r  overlay_m1/osd_ram_addr[3]_i_1/O
                         net (fo=1, routed)           0.000     2.132    overlay_m1/osd_ram_addr[3]_i_1_n_0
    SLICE_X81Y116        FDRE                                         r  overlay_m1/osd_ram_addr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.807     2.255    overlay_m1/vout1_clk_OBUF
    SLICE_X81Y116        FDRE                                         r  overlay_m1/osd_ram_addr_reg[3]/C
                         clock pessimism             -0.295     1.960    
    SLICE_X81Y116        FDRE (Hold_fdre_C_D)         0.060     2.020    overlay_m1/osd_ram_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.020    
                         arrival time                           2.132    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 overlay_m1/icon_color_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/icon_color_d0_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.100ns (47.338%)  route 0.111ns (52.662%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.332ns
    Source Clock Delay      (SCD):    1.826ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.645     1.826    overlay_m1/vout1_clk_OBUF
    SLICE_X73Y98         FDCE                                         r  overlay_m1/icon_color_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y98         FDCE (Prop_fdce_C_Q)         0.100     1.926 r  overlay_m1/icon_color_reg[10]/Q
                         net (fo=17, routed)          0.111     2.037    overlay_m1/B[2]
    SLICE_X74Y98         FDRE                                         r  overlay_m1/icon_color_d0_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.884     2.332    overlay_m1/vout1_clk_OBUF
    SLICE_X74Y98         FDRE                                         r  overlay_m1/icon_color_d0_reg[10]/C
                         clock pessimism             -0.475     1.857    
    SLICE_X74Y98         FDRE (Hold_fdre_C_D)         0.059     1.916    overlay_m1/icon_color_d0_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.916    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.124ns  (arrival time - required time)
  Source:                 overlay_m1/temp_x_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            overlay_m1/d1_region_active_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.228ns  (logic 0.130ns (57.102%)  route 0.098ns (42.898%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.255ns
    Source Clock Delay      (SCD):    1.769ns
    Clock Pessimism Removal (CPR):    0.475ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.588     1.769    overlay_m1/vout1_clk_OBUF
    SLICE_X71Y113        FDRE                                         r  overlay_m1/temp_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X71Y113        FDRE (Prop_fdre_C_Q)         0.100     1.869 r  overlay_m1/temp_x_reg[4]/Q
                         net (fo=7, routed)           0.098     1.967    overlay_m1/p_0_in__0[1]
    SLICE_X70Y113        LUT5 (Prop_lut5_I1_O)        0.030     1.997 r  overlay_m1/d1_region_active0_inferred__0/d1_region_active[5]_i_1/O
                         net (fo=1, routed)           0.000     1.997    overlay_m1/d1_region_active0_inferred__0/d1_region_active[5]_i_1_n_0
    SLICE_X70Y113        FDRE                                         r  overlay_m1/d1_region_active_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.807     2.255    overlay_m1/vout1_clk_OBUF
    SLICE_X70Y113        FDRE                                         r  overlay_m1/d1_region_active_reg[5]/C
                         clock pessimism             -0.475     1.780    
    SLICE_X70Y113        FDRE (Hold_fdre_C_D)         0.093     1.873    overlay_m1/d1_region_active_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 plot_m1/addra_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             vin1_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.118ns (33.701%)  route 0.232ns (66.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.043ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.365ns
    Source Clock Delay      (SCD):    1.830ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.649     1.830    plot_m1/vout1_clk_OBUF
    SLICE_X50Y98         FDCE                                         r  plot_m1/addra_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y98         FDCE (Prop_fdce_C_Q)         0.118     1.948 r  plot_m1/addra_reg[10]/Q
                         net (fo=208, routed)         0.232     2.180    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/addra[10]
    RAMB36_X2Y18         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.917     2.365    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/clka
    RAMB36_X2Y18         RAMB36E1                                     r  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.492     1.873    
    RAMB36_X2Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     2.056    plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[167].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -2.056    
                         arrival time                           2.180    
  -------------------------------------------------------------------
                         slack                                  0.125    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vin1_clk
Waveform(ns):       { 0.000 1.667 }
Period(ns):         6.667
Sources:            { vin1_clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X4Y30  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X6Y19  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X3Y43  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X6Y20  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[37].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X3Y44  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X3Y31  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X5Y24  plot_m1/rom_theta_data_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[38].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X0Y33  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.025         6.667       4.642      RAMB36_X0Y33  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.025         6.667       4.642      RAMB36_X0Y34  plot_m1/plot/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[29].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y96  plot_m1/i_data_d1_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y90  plot_m1/i_data_d1_reg[10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y90  plot_m1/i_data_d1_reg[10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y90  plot_m1/i_data_d1_reg[11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y90  plot_m1/i_data_d1_reg[11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y90  plot_m1/i_data_d1_reg[12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y90  plot_m1/i_data_d1_reg[12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y90  plot_m1/i_data_d1_reg[13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y90  plot_m1/i_data_d1_reg[13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.642         5.000       4.358      SLICE_X62Y90  plot_m1/i_data_d1_reg[14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X2Y67   plot_m1/hs_d1_reg_srl6/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X62Y96  plot_m1/i_data_d1_reg[0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X62Y90  plot_m1/i_data_d1_reg[10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X62Y90  plot_m1/i_data_d1_reg[11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X62Y90  plot_m1/i_data_d1_reg[12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X62Y90  plot_m1/i_data_d1_reg[13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X62Y90  plot_m1/i_data_d1_reg[14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X62Y90  plot_m1/i_data_d1_reg[15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X62Y93  plot_m1/i_data_d1_reg[16]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.642         1.667       1.025      SLICE_X62Y93  plot_m1/i_data_d1_reg[17]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_sys_pll
  To Clock:  clk_out2_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        0.763ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.169ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.763ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.639ns  (logic 0.309ns (8.490%)  route 3.330ns (91.510%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.380ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 3.357 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.565    -2.099    uart_rs_inst/clk_out1
    SLICE_X65Y97         FDRE                                         r  uart_rs_inst/signal_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.223    -1.876 r  uart_rs_inst/signal_reg_reg[2]/Q
                         net (fo=34, routed)          1.303    -0.573    plot_m1/scale_p/signal[2]
    SLICE_X63Y100        LUT6 (Prop_lut6_I3_O)        0.043    -0.530 r  plot_m1/scale_p/scale_signal_flag_inferred_i_2/O
                         net (fo=1, routed)           0.552     0.022    plot_m1/scale_p/scale_signal_flag_inferred_i_2_n_0
    SLICE_X63Y100        LUT3 (Prop_lut3_I1_O)        0.043     0.065 r  plot_m1/scale_p/scale_signal_flag_inferred_i_1/O
                         net (fo=66, routed)          1.475     1.540    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe0[0]
    SLICE_X46Y104        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.320     3.357    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X46Y104        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8/CLK
                         clock pessimism             -0.836     2.521    
                         clock uncertainty           -0.186     2.334    
    SLICE_X46Y104        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031     2.303    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][0]_srl8
  -------------------------------------------------------------------
                         required time                          2.303    
                         arrival time                          -1.540    
  -------------------------------------------------------------------
                         slack                                  0.763    

Slack (MET) :             0.858ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        3.721ns  (logic 0.352ns (9.460%)  route 3.369ns (90.540%))
  Logic Levels:           3  (LUT3=2 LUT6=1)
  Clock Path Skew:        -0.269ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.532ns = ( 3.468 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.565    -2.099    uart_rs_inst/clk_out1
    SLICE_X65Y97         FDRE                                         r  uart_rs_inst/signal_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.223    -1.876 r  uart_rs_inst/signal_reg_reg[2]/Q
                         net (fo=34, routed)          1.303    -0.573    plot_m1/scale_p/signal[2]
    SLICE_X63Y100        LUT6 (Prop_lut6_I3_O)        0.043    -0.530 r  plot_m1/scale_p/scale_signal_flag_inferred_i_2/O
                         net (fo=1, routed)           0.552     0.022    plot_m1/scale_p/scale_signal_flag_inferred_i_2_n_0
    SLICE_X63Y100        LUT3 (Prop_lut3_I1_O)        0.043     0.065 r  plot_m1/scale_p/scale_signal_flag_inferred_i_1/O
                         net (fo=66, routed)          1.514     1.579    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe0[0]
    SLICE_X55Y97         LUT3 (Prop_lut3_I1_O)        0.043     1.622 r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/probeDelay1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.622    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe_data[0]
    SLICE_X55Y97         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.431     3.468    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X55Y97         FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.836     2.632    
                         clock uncertainty           -0.186     2.445    
    SLICE_X55Y97         FDRE (Setup_fdre_C_D)        0.034     2.479    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[0].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.479    
                         arrival time                          -1.622    
  -------------------------------------------------------------------
                         slack                                  0.858    

Slack (MET) :             2.472ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][91]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.223ns (11.925%)  route 1.647ns (88.075%))
  Logic Levels:           0  
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 3.299 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.565    -2.099    uart_rs_inst/clk_out1
    SLICE_X65Y97         FDRE                                         r  uart_rs_inst/signal_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.223    -1.876 r  uart_rs_inst/signal_reg_reg[2]/Q
                         net (fo=34, routed)          1.647    -0.229    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe5[2]
    SLICE_X52Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][91]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.262     3.299    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X52Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][91]_srl8/CLK
                         clock pessimism             -0.836     2.463    
                         clock uncertainty           -0.186     2.276    
    SLICE_X52Y102        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.034     2.242    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][91]_srl8
  -------------------------------------------------------------------
                         required time                          2.242    
                         arrival time                           0.229    
  -------------------------------------------------------------------
                         slack                                  2.472    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][92]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        1.951ns  (logic 0.259ns (13.275%)  route 1.692ns (86.725%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 3.299 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.393    -2.271    uart_rs_inst/clk_out1
    SLICE_X66Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.259    -2.012 r  uart_rs_inst/signal_reg_reg[3]/Q
                         net (fo=48, routed)          1.692    -0.320    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe5[3]
    SLICE_X52Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][92]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.262     3.299    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X52Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][92]_srl8/CLK
                         clock pessimism             -0.836     2.463    
                         clock uncertainty           -0.186     2.276    
    SLICE_X52Y102        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.022     2.254    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][92]_srl8
  -------------------------------------------------------------------
                         required time                          2.254    
                         arrival time                           0.320    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][90]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        1.650ns  (logic 0.223ns (13.512%)  route 1.427ns (86.488%))
  Logic Levels:           0  
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 3.299 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.565    -2.099    uart_rs_inst/clk_out1
    SLICE_X63Y98         FDRE                                         r  uart_rs_inst/signal_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.223    -1.876 r  uart_rs_inst/signal_reg_reg[1]/Q
                         net (fo=46, routed)          1.427    -0.449    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe5[1]
    SLICE_X52Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][90]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.262     3.299    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X52Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][90]_srl8/CLK
                         clock pessimism             -0.836     2.463    
                         clock uncertainty           -0.186     2.276    
    SLICE_X52Y102        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047     2.229    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][90]_srl8
  -------------------------------------------------------------------
                         required time                          2.229    
                         arrival time                           0.449    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        1.591ns  (logic 0.223ns (14.018%)  route 1.368ns (85.982%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 3.299 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.393    -2.271    uart_rs_inst/clk_out1
    SLICE_X69Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.223    -2.048 r  uart_rs_inst/signal_reg_reg[0]/Q
                         net (fo=63, routed)          1.368    -0.680    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe5[0]
    SLICE_X52Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.262     3.299    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X52Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8/CLK
                         clock pessimism             -0.836     2.463    
                         clock uncertainty           -0.186     2.276    
    SLICE_X52Y102        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.030     2.246    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][89]_srl8
  -------------------------------------------------------------------
                         required time                          2.246    
                         arrival time                           0.680    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             3.000ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        1.515ns  (logic 0.259ns (17.098%)  route 1.256ns (82.902%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 3.297 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.393    -2.271    uart_rs_inst/clk_out1
    SLICE_X66Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y100        FDRE (Prop_fdre_C_Q)         0.259    -2.012 r  uart_rs_inst/signal_reg_reg[3]/Q
                         net (fo=48, routed)          1.256    -0.756    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[3]
    SLICE_X64Y101        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.260     3.297    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X64Y101        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism             -0.836     2.461    
                         clock uncertainty           -0.186     2.274    
    SLICE_X64Y101        FDRE (Setup_fdre_C_D)       -0.031     2.243    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                          2.243    
                         arrival time                           0.756    
  -------------------------------------------------------------------
                         slack                                  3.000    

Slack (MET) :             3.015ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][93]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        1.335ns  (logic 0.223ns (16.703%)  route 1.112ns (83.297%))
  Logic Levels:           0  
  Clock Path Skew:        -0.438ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 3.299 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.099ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.565    -2.099    uart_rs_inst/clk_out1
    SLICE_X63Y97         FDRE                                         r  uart_rs_inst/signal_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.223    -1.876 r  uart_rs_inst/signal_reg_reg[4]/Q
                         net (fo=7, routed)           1.112    -0.764    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe5[4]
    SLICE_X52Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][93]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.262     3.299    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X52Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][93]_srl8/CLK
                         clock pessimism             -0.836     2.463    
                         clock uncertainty           -0.186     2.276    
    SLICE_X52Y102        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026     2.250    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][93]_srl8
  -------------------------------------------------------------------
                         required time                          2.250    
                         arrival time                           0.764    
  -------------------------------------------------------------------
                         slack                                  3.015    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][94]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        1.486ns  (logic 0.223ns (15.007%)  route 1.263ns (84.993%))
  Logic Levels:           0  
  Clock Path Skew:        -0.266ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.701ns = ( 3.299 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.393    -2.271    uart_rs_inst/clk_out1
    SLICE_X64Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.223    -2.048 r  uart_rs_inst/signal_reg_reg[5]/Q
                         net (fo=7, routed)           1.263    -0.785    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe5[5]
    SLICE_X52Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][94]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.262     3.299    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X52Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][94]_srl8/CLK
                         clock pessimism             -0.836     2.463    
                         clock uncertainty           -0.186     2.276    
    SLICE_X52Y102        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036     2.240    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][94]_srl8
  -------------------------------------------------------------------
                         required time                          2.240    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  3.026    

Slack (MET) :             3.026ns  (required time - arrival time)
  Source:                 uart_rs_inst/signal_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        1.497ns  (logic 0.223ns (14.893%)  route 1.274ns (85.107%))
  Logic Levels:           0  
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.703ns = ( 3.297 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.271ns
    Clock Pessimism Removal (CPR):    -0.836ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.393    -2.271    uart_rs_inst/clk_out1
    SLICE_X69Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X69Y100        FDRE (Prop_fdre_C_Q)         0.223    -2.048 r  uart_rs_inst/signal_reg_reg[0]/Q
                         net (fo=63, routed)          1.274    -0.774    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[0]
    SLICE_X65Y101        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.260     3.297    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X65Y101        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]/C
                         clock pessimism             -0.836     2.461    
                         clock uncertainty           -0.186     2.274    
    SLICE_X65Y101        FDRE (Setup_fdre_C_D)       -0.022     2.252    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[0]
  -------------------------------------------------------------------
                         required time                          2.252    
                         arrival time                           0.774    
  -------------------------------------------------------------------
                         slack                                  3.026    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 uart_rs_inst/signal_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][93]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.100ns (14.407%)  route 0.594ns (85.593%))
  Logic Levels:           0  
  Clock Path Skew:        0.240ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.647    -0.570    uart_rs_inst/clk_out1
    SLICE_X63Y97         FDRE                                         r  uart_rs_inst/signal_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.470 r  uart_rs_inst/signal_reg_reg[4]/Q
                         net (fo=7, routed)           0.594     0.124    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe5[4]
    SLICE_X52Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][93]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.816    -0.655    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X52Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][93]_srl8/CLK
                         clock pessimism              0.325    -0.330    
                         clock uncertainty            0.186    -0.144    
    SLICE_X52Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.045    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][93]_srl8
  -------------------------------------------------------------------
                         required time                          0.045    
                         arrival time                           0.124    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_rs_inst/signal_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.642ns  (logic 0.100ns (15.582%)  route 0.542ns (84.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.647    -0.570    uart_rs_inst/clk_out1
    SLICE_X63Y98         FDRE                                         r  uart_rs_inst/signal_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y98         FDRE (Prop_fdre_C_Q)         0.100    -0.470 r  uart_rs_inst/signal_reg_reg[1]/Q
                         net (fo=46, routed)          0.542     0.072    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[1]
    SLICE_X65Y101        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.814    -0.657    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X65Y101        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]/C
                         clock pessimism              0.325    -0.332    
                         clock uncertainty            0.186    -0.146    
    SLICE_X65Y101        FDRE (Hold_fdre_C_D)         0.038    -0.108    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[1]
  -------------------------------------------------------------------
                         required time                          0.108    
                         arrival time                           0.072    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 uart_rs_inst/signal_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.647ns  (logic 0.100ns (15.464%)  route 0.547ns (84.536%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.647    -0.570    uart_rs_inst/clk_out1
    SLICE_X63Y97         FDRE                                         r  uart_rs_inst/signal_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.470 r  uart_rs_inst/signal_reg_reg[4]/Q
                         net (fo=7, routed)           0.547     0.076    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[4]
    SLICE_X64Y101        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.814    -0.657    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X64Y101        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]/C
                         clock pessimism              0.325    -0.332    
                         clock uncertainty            0.186    -0.146    
    SLICE_X64Y101        FDRE (Hold_fdre_C_D)         0.041    -0.105    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[4]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.076    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 uart_rs_inst/signal_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.700ns  (logic 0.100ns (14.284%)  route 0.600ns (85.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.595    -0.622    uart_rs_inst/clk_out1
    SLICE_X64Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.100    -0.522 r  uart_rs_inst/signal_reg_reg[6]/Q
                         net (fo=7, routed)           0.600     0.078    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[6]
    SLICE_X59Y101        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.815    -0.656    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X59Y101        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]/C
                         clock pessimism              0.325    -0.331    
                         clock uncertainty            0.186    -0.145    
    SLICE_X59Y101        FDRE (Hold_fdre_C_D)         0.040    -0.105    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[6]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.078    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart_rs_inst/signal_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][95]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.820ns  (logic 0.100ns (12.198%)  route 0.720ns (87.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.595    -0.622    uart_rs_inst/clk_out1
    SLICE_X64Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.100    -0.522 r  uart_rs_inst/signal_reg_reg[6]/Q
                         net (fo=7, routed)           0.720     0.198    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe5[6]
    SLICE_X52Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][95]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.816    -0.655    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X52Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][95]_srl8/CLK
                         clock pessimism              0.325    -0.330    
                         clock uncertainty            0.186    -0.144    
    SLICE_X52Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154     0.010    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][95]_srl8
  -------------------------------------------------------------------
                         required time                         -0.010    
                         arrival time                           0.198    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 uart_rs_inst/signal_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.714ns  (logic 0.100ns (14.006%)  route 0.614ns (85.994%))
  Logic Levels:           0  
  Clock Path Skew:        0.290ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.595    -0.622    uart_rs_inst/clk_out1
    SLICE_X64Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.100    -0.522 r  uart_rs_inst/signal_reg_reg[5]/Q
                         net (fo=7, routed)           0.614     0.092    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[5]
    SLICE_X64Y101        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.814    -0.657    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X64Y101        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]/C
                         clock pessimism              0.325    -0.332    
                         clock uncertainty            0.186    -0.146    
    SLICE_X64Y101        FDRE (Hold_fdre_C_D)         0.043    -0.103    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[5]
  -------------------------------------------------------------------
                         required time                          0.103    
                         arrival time                           0.092    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 uart_rs_inst/signal_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][96]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.772ns  (logic 0.100ns (12.953%)  route 0.672ns (87.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.289ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.595    -0.622    uart_rs_inst/clk_out1
    SLICE_X64Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.100    -0.522 r  uart_rs_inst/signal_reg_reg[7]/Q
                         net (fo=7, routed)           0.672     0.150    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe5[7]
    SLICE_X62Y103        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][96]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.813    -0.658    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X62Y103        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][96]_srl8/CLK
                         clock pessimism              0.325    -0.333    
                         clock uncertainty            0.186    -0.147    
    SLICE_X62Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092    -0.055    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][96]_srl8
  -------------------------------------------------------------------
                         required time                          0.055    
                         arrival time                           0.150    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uart_rs_inst/signal_reg_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][94]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.778ns  (logic 0.100ns (12.854%)  route 0.678ns (87.146%))
  Logic Levels:           0  
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.655ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.595    -0.622    uart_rs_inst/clk_out1
    SLICE_X64Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.100    -0.522 r  uart_rs_inst/signal_reg_reg[5]/Q
                         net (fo=7, routed)           0.678     0.156    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe5[5]
    SLICE_X52Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][94]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.816    -0.655    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X52Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][94]_srl8/CLK
                         clock pessimism              0.325    -0.330    
                         clock uncertainty            0.186    -0.144    
    SLICE_X52Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.094    -0.050    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][94]_srl8
  -------------------------------------------------------------------
                         required time                          0.050    
                         arrival time                           0.156    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 uart_rs_inst/signal_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.723ns  (logic 0.100ns (13.824%)  route 0.623ns (86.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.291ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    -0.622ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.595    -0.622    uart_rs_inst/clk_out1
    SLICE_X64Y100        FDRE                                         r  uart_rs_inst/signal_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y100        FDRE (Prop_fdre_C_Q)         0.100    -0.522 r  uart_rs_inst/signal_reg_reg[7]/Q
                         net (fo=7, routed)           0.623     0.101    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[7]
    SLICE_X60Y100        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.815    -0.656    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X60Y100        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]/C
                         clock pessimism              0.325    -0.331    
                         clock uncertainty            0.186    -0.145    
    SLICE_X60Y100        FDRE (Hold_fdre_C_D)         0.040    -0.105    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[7]
  -------------------------------------------------------------------
                         required time                          0.105    
                         arrival time                           0.101    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 uart_rs_inst/signal_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.685ns  (logic 0.100ns (14.600%)  route 0.585ns (85.400%))
  Logic Levels:           0  
  Clock Path Skew:        0.238ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    -0.570ns
    Clock Pessimism Removal (CPR):    -0.325ns
  Clock Uncertainty:      0.186ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.647    -0.570    uart_rs_inst/clk_out1
    SLICE_X65Y97         FDRE                                         r  uart_rs_inst/signal_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y97         FDRE (Prop_fdre_C_Q)         0.100    -0.470 r  uart_rs_inst/signal_reg_reg[2]/Q
                         net (fo=34, routed)          0.585     0.115    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe5[2]
    SLICE_X64Y101        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.814    -0.657    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X64Y101        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]/C
                         clock pessimism              0.325    -0.332    
                         clock uncertainty            0.186    -0.146    
    SLICE_X64Y101        FDRE (Hold_fdre_C_D)         0.040    -0.106    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[5].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[2]
  -------------------------------------------------------------------
                         required time                          0.106    
                         arrival time                           0.115    
  -------------------------------------------------------------------
                         slack                                  0.221    





---------------------------------------------------------------------------------------------------
From Clock:  vin1_clk
  To Clock:  clk_out2_sys_pll

Setup :          224  Failing Endpoints,  Worst Slack       -5.781ns,  Total Violation    -1246.735ns
Hold  :            0  Failing Endpoints,  Worst Slack        2.291ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.781ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/x_reg[1][17]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.581ns  (logic 0.204ns (35.111%)  route 0.377ns (64.889%))
  Logic Levels:           0  
  Clock Path Skew:        -6.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.645ns = ( 4993.355 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.692ns = ( 4998.275 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2577, routed)        1.452  4998.275    plot_m1/scale_p/clk
    SLICE_X47Y108        FDCE                                         r  plot_m1/scale_p/x_reg[1][17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y108        FDCE (Prop_fdce_C_Q)         0.204  4998.479 r  plot_m1/scale_p/x_reg[1][17]/Q
                         net (fo=4, routed)           0.377  4998.856    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe1[17]
    SLICE_X46Y108        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.318  4993.354    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X46Y108        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8/CLK
                         clock pessimism              0.000  4993.354    
                         clock uncertainty           -0.150  4993.204    
    SLICE_X46Y108        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.129  4993.075    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][18]_srl8
  -------------------------------------------------------------------
                         required time                       4993.075    
                         arrival time                       -4998.856    
  -------------------------------------------------------------------
                         slack                                 -5.781    

Slack (VIOLATED) :        -5.779ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/display_width_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.594ns  (logic 0.204ns (34.356%)  route 0.390ns (65.644%))
  Logic Levels:           0  
  Clock Path Skew:        -6.340ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 4993.357 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.696ns = ( 4998.279 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2577, routed)        1.456  4998.279    plot_m1/scale_p/clk
    SLICE_X44Y103        FDCE                                         r  plot_m1/scale_p/display_width_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDCE (Prop_fdce_C_Q)         0.204  4998.483 r  plot_m1/scale_p/display_width_reg[8]/Q
                         net (fo=10, routed)          0.390  4998.873    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe3[8]
    SLICE_X46Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.320  4993.356    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X46Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8/CLK
                         clock pessimism              0.000  4993.356    
                         clock uncertainty           -0.150  4993.206    
    SLICE_X46Y102        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.112  4993.094    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][73]_srl8
  -------------------------------------------------------------------
                         required time                       4993.094    
                         arrival time                       -4998.873    
  -------------------------------------------------------------------
                         slack                                 -5.779    

Slack (VIOLATED) :        -5.756ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/x_reg[1][4]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.659ns  (logic 0.259ns (39.273%)  route 0.400ns (60.727%))
  Logic Levels:           0  
  Clock Path Skew:        -6.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 4993.357 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 4998.277 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2577, routed)        1.454  4998.277    plot_m1/scale_p/clk
    SLICE_X46Y105        FDCE                                         r  plot_m1/scale_p/x_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y105        FDCE (Prop_fdce_C_Q)         0.259  4998.536 r  plot_m1/scale_p/x_reg[1][4]/Q
                         net (fo=5, routed)           0.400  4998.936    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe1[4]
    SLICE_X46Y104        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.320  4993.356    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X46Y104        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8/CLK
                         clock pessimism              0.000  4993.356    
                         clock uncertainty           -0.150  4993.206    
    SLICE_X46Y104        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026  4993.180    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][5]_srl8
  -------------------------------------------------------------------
                         required time                       4993.181    
                         arrival time                       -4998.937    
  -------------------------------------------------------------------
                         slack                                 -5.756    

Slack (VIOLATED) :        -5.724ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/display_height_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.561ns  (logic 0.204ns (36.382%)  route 0.357ns (63.618%))
  Logic Levels:           0  
  Clock Path Skew:        -6.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.641ns = ( 4993.359 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.696ns = ( 4998.279 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2577, routed)        1.456  4998.279    plot_m1/scale_p/clk
    SLICE_X44Y103        FDCE                                         r  plot_m1/scale_p/display_height_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDCE (Prop_fdce_C_Q)         0.204  4998.483 r  plot_m1/scale_p/display_height_reg[3]/Q
                         net (fo=10, routed)          0.357  4998.840    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe4[3]
    SLICE_X45Y103        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.322  4993.358    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X45Y103        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]/C
                         clock pessimism              0.000  4993.358    
                         clock uncertainty           -0.150  4993.208    
    SLICE_X45Y103        FDRE (Setup_fdre_C_D)       -0.092  4993.116    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[4].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[3]
  -------------------------------------------------------------------
                         required time                       4993.116    
                         arrival time                       -4998.840    
  -------------------------------------------------------------------
                         slack                                 -5.724    

Slack (VIOLATED) :        -5.717ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/display_width_reg[9]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.599ns  (logic 0.223ns (37.200%)  route 0.376ns (62.800%))
  Logic Levels:           0  
  Clock Path Skew:        -6.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 4993.357 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 4998.277 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2577, routed)        1.454  4998.277    plot_m1/scale_p/clk
    SLICE_X47Y102        FDPE                                         r  plot_m1/scale_p/display_width_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y102        FDPE (Prop_fdpe_C_Q)         0.223  4998.500 r  plot_m1/scale_p/display_width_reg[9]/Q
                         net (fo=10, routed)          0.376  4998.876    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe3[9]
    SLICE_X46Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.320  4993.356    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X46Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8/CLK
                         clock pessimism              0.000  4993.356    
                         clock uncertainty           -0.150  4993.206    
    SLICE_X46Y102        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.047  4993.159    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][74]_srl8
  -------------------------------------------------------------------
                         required time                       4993.159    
                         arrival time                       -4998.876    
  -------------------------------------------------------------------
                         slack                                 -5.717    

Slack (VIOLATED) :        -5.702ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/display_height_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.595ns  (logic 0.223ns (37.463%)  route 0.372ns (62.537%))
  Logic Levels:           0  
  Clock Path Skew:        -6.338ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.643ns = ( 4993.357 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.694ns = ( 4998.277 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2577, routed)        1.454  4998.277    plot_m1/scale_p/clk
    SLICE_X47Y103        FDCE                                         r  plot_m1/scale_p/display_height_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y103        FDCE (Prop_fdce_C_Q)         0.223  4998.500 r  plot_m1/scale_p/display_height_reg[9]/Q
                         net (fo=10, routed)          0.372  4998.872    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe4[9]
    SLICE_X46Y103        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.320  4993.356    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X46Y103        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8/CLK
                         clock pessimism              0.000  4993.356    
                         clock uncertainty           -0.150  4993.206    
    SLICE_X46Y103        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.036  4993.170    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][86]_srl8
  -------------------------------------------------------------------
                         required time                       4993.170    
                         arrival time                       -4998.873    
  -------------------------------------------------------------------
                         slack                                 -5.702    

Slack (VIOLATED) :        -5.698ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/x_reg[1][23]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.514ns  (logic 0.204ns (39.653%)  route 0.310ns (60.347%))
  Logic Levels:           0  
  Clock Path Skew:        -6.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 4993.296 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.632ns = ( 4998.215 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2577, routed)        1.392  4998.215    plot_m1/scale_p/clk
    SLICE_X51Y109        FDCE                                         r  plot_m1/scale_p/x_reg[1][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDCE (Prop_fdce_C_Q)         0.204  4998.419 r  plot_m1/scale_p/x_reg[1][23]/Q
                         net (fo=4, routed)           0.310  4998.729    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe1[23]
    SLICE_X50Y109        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.259  4993.295    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X50Y109        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8/CLK
                         clock pessimism              0.000  4993.295    
                         clock uncertainty           -0.150  4993.145    
    SLICE_X50Y109        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.114  4993.031    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][24]_srl8
  -------------------------------------------------------------------
                         required time                       4993.031    
                         arrival time                       -4998.730    
  -------------------------------------------------------------------
                         slack                                 -5.698    

Slack (VIOLATED) :        -5.697ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/x_reg[1][28]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.601ns  (logic 0.223ns (37.092%)  route 0.378ns (62.908%))
  Logic Levels:           0  
  Clock Path Skew:        -6.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 4993.296 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.632ns = ( 4998.215 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2577, routed)        1.392  4998.215    plot_m1/scale_p/clk
    SLICE_X51Y109        FDCE                                         r  plot_m1/scale_p/x_reg[1][28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDCE (Prop_fdce_C_Q)         0.223  4998.438 r  plot_m1/scale_p/x_reg[1][28]/Q
                         net (fo=4, routed)           0.378  4998.816    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe1[28]
    SLICE_X50Y109        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.259  4993.295    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X50Y109        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8/CLK
                         clock pessimism              0.000  4993.295    
                         clock uncertainty           -0.150  4993.145    
    SLICE_X50Y109        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.026  4993.119    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][29]_srl8
  -------------------------------------------------------------------
                         required time                       4993.119    
                         arrival time                       -4998.816    
  -------------------------------------------------------------------
                         slack                                 -5.697    

Slack (VIOLATED) :        -5.689ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/scale_origin_y_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.588ns  (logic 0.223ns (37.909%)  route 0.365ns (62.091%))
  Logic Levels:           0  
  Clock Path Skew:        -6.337ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.702ns = ( 4993.298 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.634ns = ( 4998.217 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2577, routed)        1.394  4998.217    plot_m1/scale_p/clk
    SLICE_X59Y105        FDCE                                         r  plot_m1/scale_p/scale_origin_y_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y105        FDCE (Prop_fdce_C_Q)         0.223  4998.440 r  plot_m1/scale_p/scale_origin_y_reg[3]/Q
                         net (fo=6, routed)           0.365  4998.805    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe7[3]
    SLICE_X58Y105        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.261  4993.298    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X58Y105        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8/CLK
                         clock pessimism              0.000  4993.298    
                         clock uncertainty           -0.150  4993.147    
    SLICE_X58Y105        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.031  4993.117    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][112]_srl8
  -------------------------------------------------------------------
                         required time                       4993.116    
                         arrival time                       -4998.806    
  -------------------------------------------------------------------
                         slack                                 -5.689    

Slack (VIOLATED) :        -5.689ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/x_reg[1][25]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1.417ns  (clk_out2_sys_pll rise@4995.000ns - vin1_clk rise@4993.583ns)
  Data Path Delay:        0.491ns  (logic 0.204ns (41.579%)  route 0.287ns (58.422%))
  Logic Levels:           0  
  Clock Path Skew:        -6.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.704ns = ( 4993.296 - 4995.000 ) 
    Source Clock Delay      (SCD):    4.631ns = ( 4998.214 - 4993.583 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                   4993.583  4993.583 r  
    L26                                               0.000  4993.583 r  vin1_clk (IN)
                         net (fo=0)                   0.000  4993.583    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513  4995.096 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634  4996.730    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093  4996.823 r  BUFG_inst/O
                         net (fo=2577, routed)        1.391  4998.214    plot_m1/scale_p/clk
    SLICE_X51Y110        FDCE                                         r  plot_m1/scale_p/x_reg[1][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.204  4998.418 r  plot_m1/scale_p/x_reg[1][25]/Q
                         net (fo=4, routed)           0.287  4998.705    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe1[25]
    SLICE_X50Y109        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                   4995.000  4995.000 r  
    AE10                                              0.000  4995.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000  4995.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722  4995.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986  4996.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759  4989.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005  4991.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083  4992.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.259  4993.295    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X50Y109        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8/CLK
                         clock pessimism              0.000  4993.295    
                         clock uncertainty           -0.150  4993.145    
    SLICE_X50Y109        SRL16E (Setup_srl16e_CLK_D)
                                                     -0.129  4993.016    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][26]_srl8
  -------------------------------------------------------------------
                         required time                       4993.016    
                         arrival time                       -4998.705    
  -------------------------------------------------------------------
                         slack                                 -5.689    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.291ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/x_reg[1][30]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        -2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.595     1.776    plot_m1/scale_p/clk
    SLICE_X51Y109        FDCE                                         r  plot_m1/scale_p/x_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y109        FDCE (Prop_fdce_C_Q)         0.100     1.876 r  plot_m1/scale_p/x_reg[1][30]/Q
                         net (fo=4, routed)           0.062     1.939    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe1[30]
    SLICE_X50Y109        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.814    -0.657    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X50Y109        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8/CLK
                         clock pessimism              0.000    -0.657    
                         clock uncertainty            0.150    -0.507    
    SLICE_X50Y109        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.353    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][31]_srl8
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                           1.939    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.291ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_origin_y_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.162ns  (logic 0.100ns (61.545%)  route 0.062ns (38.455%))
  Logic Levels:           0  
  Clock Path Skew:        -2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.656ns
    Source Clock Delay      (SCD):    1.777ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.596     1.777    plot_m1/scale_p/clk
    SLICE_X53Y103        FDCE                                         r  plot_m1/scale_p/scale_origin_y_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y103        FDCE (Prop_fdce_C_Q)         0.100     1.877 r  plot_m1/scale_p/scale_origin_y_reg[2]/Q
                         net (fo=6, routed)           0.062     1.940    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe7[2]
    SLICE_X52Y103        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.815    -0.656    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X52Y103        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8/CLK
                         clock pessimism              0.000    -0.656    
                         clock uncertainty            0.150    -0.506    
    SLICE_X52Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.352    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][111]_srl8
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           1.940    
  -------------------------------------------------------------------
                         slack                                  2.291    

Slack (MET) :             2.332ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/x_reg[1][6]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.191%)  route 0.103ns (50.809%))
  Logic Levels:           0  
  Clock Path Skew:        -2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.624ns
    Source Clock Delay      (SCD):    1.809ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.628     1.809    plot_m1/scale_p/clk
    SLICE_X47Y105        FDPE                                         r  plot_m1/scale_p/x_reg[1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y105        FDPE (Prop_fdpe_C_Q)         0.100     1.909 r  plot_m1/scale_p/x_reg[1][6]/Q
                         net (fo=5, routed)           0.103     2.012    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe1[6]
    SLICE_X46Y104        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.847    -0.624    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X46Y104        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8/CLK
                         clock pessimism              0.000    -0.624    
                         clock uncertainty            0.150    -0.474    
    SLICE_X46Y104        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.320    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][7]_srl8
  -------------------------------------------------------------------
                         required time                          0.320    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  2.332    

Slack (MET) :             2.337ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_origin_x_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.100ns (48.159%)  route 0.108ns (51.841%))
  Logic Levels:           0  
  Clock Path Skew:        -2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.594     1.775    plot_m1/scale_p/clk
    SLICE_X65Y103        FDCE                                         r  plot_m1/scale_p/scale_origin_x_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y103        FDCE (Prop_fdce_C_Q)         0.100     1.875 r  plot_m1/scale_p/scale_origin_x_reg[6]/Q
                         net (fo=6, routed)           0.108     1.983    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe6[6]
    SLICE_X62Y103        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.813    -0.658    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X62Y103        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8/CLK
                         clock pessimism              0.000    -0.658    
                         clock uncertainty            0.150    -0.508    
    SLICE_X62Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.354    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][103]_srl8
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.375ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/y_reg[1][30]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.246ns  (logic 0.100ns (40.580%)  route 0.146ns (59.420%))
  Logic Levels:           0  
  Clock Path Skew:        -2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.628ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.624     1.805    plot_m1/scale_p/clk
    SLICE_X45Y117        FDCE                                         r  plot_m1/scale_p/y_reg[1][30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y117        FDCE (Prop_fdce_C_Q)         0.100     1.905 r  plot_m1/scale_p/y_reg[1][30]/Q
                         net (fo=4, routed)           0.146     2.052    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe2[30]
    SLICE_X42Y115        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.843    -0.628    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X42Y115        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8/CLK
                         clock pessimism              0.000    -0.628    
                         clock uncertainty            0.150    -0.478    
    SLICE_X42Y115        SRL16E (Hold_srl16e_CLK_D)
                                                      0.154    -0.324    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][63]_srl8
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                           2.052    
  -------------------------------------------------------------------
                         slack                                  2.375    

Slack (MET) :             2.377ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/display_height_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.091ns (43.116%)  route 0.120ns (56.884%))
  Logic Levels:           0  
  Clock Path Skew:        -2.434ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.623ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.630     1.811    plot_m1/scale_p/clk
    SLICE_X44Y103        FDCE                                         r  plot_m1/scale_p/display_height_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y103        FDCE (Prop_fdce_C_Q)         0.091     1.902 r  plot_m1/scale_p/display_height_reg[2]/Q
                         net (fo=10, routed)          0.120     2.022    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe4[2]
    SLICE_X46Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.848    -0.623    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X46Y102        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8/CLK
                         clock pessimism              0.000    -0.623    
                         clock uncertainty            0.150    -0.473    
    SLICE_X46Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.118    -0.355    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][79]_srl8
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  2.377    

Slack (MET) :             2.385ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/x_reg[1][26]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.100ns (62.061%)  route 0.061ns (37.939%))
  Logic Levels:           0  
  Clock Path Skew:        -2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.594     1.775    plot_m1/scale_p/clk
    SLICE_X51Y110        FDCE                                         r  plot_m1/scale_p/x_reg[1][26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y110        FDCE (Prop_fdce_C_Q)         0.100     1.875 r  plot_m1/scale_p/x_reg[1][26]/Q
                         net (fo=4, routed)           0.061     1.936    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probe1[11]
    SLICE_X50Y110        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.813    -0.658    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/clk
    SLICE_X50Y110        FDRE                                         r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]/C
                         clock pessimism              0.000    -0.658    
                         clock uncertainty            0.150    -0.508    
    SLICE_X50Y110        FDRE (Hold_fdre_C_D)         0.059    -0.449    plot_m1/scale_p/scale_inst/inst/ila_core_inst/u_trig/U_TM/N_DDR_MODE.G_NMU[1].U_M/allx_typeA_match_detection.ltlib_v1_0_0_allx_typeA_inst/probeDelay1_reg[26]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  2.385    

Slack (MET) :             2.387ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_origin_x_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][101]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.236%)  route 0.103ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        -2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.658ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.594     1.775    plot_m1/scale_p/clk
    SLICE_X65Y104        FDCE                                         r  plot_m1/scale_p/scale_origin_x_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y104        FDCE (Prop_fdce_C_Q)         0.100     1.875 r  plot_m1/scale_p/scale_origin_x_reg[4]/Q
                         net (fo=6, routed)           0.103     1.978    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe6[4]
    SLICE_X62Y103        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][101]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.813    -0.658    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X62Y103        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][101]_srl8/CLK
                         clock pessimism              0.000    -0.658    
                         clock uncertainty            0.150    -0.508    
    SLICE_X62Y103        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.409    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][101]_srl8
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.387ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/display_width_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.236%)  route 0.103ns (50.764%))
  Logic Levels:           0  
  Clock Path Skew:        -2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.622ns
    Source Clock Delay      (SCD):    1.811ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.630     1.811    plot_m1/scale_p/clk
    SLICE_X45Y106        FDCE                                         r  plot_m1/scale_p/display_width_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y106        FDCE (Prop_fdce_C_Q)         0.100     1.911 r  plot_m1/scale_p/display_width_reg[4]/Q
                         net (fo=10, routed)          0.103     2.014    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe3[4]
    SLICE_X42Y105        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.849    -0.622    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X42Y105        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8/CLK
                         clock pessimism              0.000    -0.622    
                         clock uncertainty            0.150    -0.472    
    SLICE_X42Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.099    -0.373    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][69]_srl8
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                           2.014    
  -------------------------------------------------------------------
                         slack                                  2.387    

Slack (MET) :             2.387ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/scale_origin_y_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/D
                            (rising edge-triggered cell SRL16E clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out2_sys_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.389%)  route 0.102ns (50.611%))
  Logic Levels:           0  
  Clock Path Skew:        -2.433ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.657ns
    Source Clock Delay      (SCD):    1.776ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.150ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.090ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.595     1.776    plot_m1/scale_p/clk
    SLICE_X59Y106        FDCE                                         r  plot_m1/scale_p/scale_origin_y_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y106        FDCE (Prop_fdce_C_Q)         0.100     1.876 r  plot_m1/scale_p/scale_origin_y_reg[4]/Q
                         net (fo=6, routed)           0.102     1.979    plot_m1/scale_p/scale_inst/inst/ila_core_inst/probe7[4]
    SLICE_X58Y105        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.814    -0.657    plot_m1/scale_p/scale_inst/inst/ila_core_inst/clk
    SLICE_X58Y105        SRL16E                                       r  plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8/CLK
                         clock pessimism              0.000    -0.657    
                         clock uncertainty            0.150    -0.507    
    SLICE_X58Y105        SRL16E (Hold_srl16e_CLK_D)
                                                      0.098    -0.409    plot_m1/scale_p/scale_inst/inst/ila_core_inst/shifted_data_in_reg[7][113]_srl8
  -------------------------------------------------------------------
                         required time                          0.409    
                         arrival time                           1.979    
  -------------------------------------------------------------------
                         slack                                  2.387    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_sys_pll
  To Clock:  clk_out1_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        3.743ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.743ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_tx_inst/cycle_cnt_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.796ns  (logic 0.223ns (3.847%)  route 5.573ns (96.153%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         5.573     3.830    uart_rs_inst/uart_tx_inst/power_on_rst
    SLICE_X60Y84         FDCE                                         f  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.425     8.462    uart_rs_inst/uart_tx_inst/clk_out1
    SLICE_X60Y84         FDCE                                         r  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[0]/C
                         clock pessimism             -0.611     7.851    
                         clock uncertainty           -0.066     7.784    
    SLICE_X60Y84         FDCE (Recov_fdce_C_CLR)     -0.212     7.572    uart_rs_inst/uart_tx_inst/cycle_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.572    
                         arrival time                          -3.830    
  -------------------------------------------------------------------
                         slack                                  3.743    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_tx_inst/cycle_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.223ns (3.849%)  route 5.571ns (96.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         5.571     3.828    uart_rs_inst/uart_tx_inst/power_on_rst
    SLICE_X61Y84         FDCE                                         f  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.425     8.462    uart_rs_inst/uart_tx_inst/clk_out1
    SLICE_X61Y84         FDCE                                         r  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[1]/C
                         clock pessimism             -0.611     7.851    
                         clock uncertainty           -0.066     7.784    
    SLICE_X61Y84         FDCE (Recov_fdce_C_CLR)     -0.212     7.572    uart_rs_inst/uart_tx_inst/cycle_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.572    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_tx_inst/cycle_cnt_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.223ns (3.849%)  route 5.571ns (96.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         5.571     3.828    uart_rs_inst/uart_tx_inst/power_on_rst
    SLICE_X61Y84         FDCE                                         f  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.425     8.462    uart_rs_inst/uart_tx_inst/clk_out1
    SLICE_X61Y84         FDCE                                         r  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[2]/C
                         clock pessimism             -0.611     7.851    
                         clock uncertainty           -0.066     7.784    
    SLICE_X61Y84         FDCE (Recov_fdce_C_CLR)     -0.212     7.572    uart_rs_inst/uart_tx_inst/cycle_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.572    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.745ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_tx_inst/cycle_cnt_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.794ns  (logic 0.223ns (3.849%)  route 5.571ns (96.151%))
  Logic Levels:           0  
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.538ns = ( 8.462 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         5.571     3.828    uart_rs_inst/uart_tx_inst/power_on_rst
    SLICE_X61Y84         FDCE                                         f  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.425     8.462    uart_rs_inst/uart_tx_inst/clk_out1
    SLICE_X61Y84         FDCE                                         r  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[3]/C
                         clock pessimism             -0.611     7.851    
                         clock uncertainty           -0.066     7.784    
    SLICE_X61Y84         FDCE (Recov_fdce_C_CLR)     -0.212     7.572    uart_rs_inst/uart_tx_inst/cycle_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.572    
                         arrival time                          -3.828    
  -------------------------------------------------------------------
                         slack                                  3.745    

Slack (MET) :             3.761ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/cycle_cnt_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.775ns  (logic 0.223ns (3.862%)  route 5.552ns (96.138%))
  Logic Levels:           0  
  Clock Path Skew:        -0.186ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.541ns = ( 8.459 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         5.552     3.809    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X73Y83         FDCE                                         f  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.422     8.459    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X73Y83         FDCE                                         r  uart_rs_inst/uart_rx_inst/cycle_cnt_reg[1]/C
                         clock pessimism             -0.611     7.848    
                         clock uncertainty           -0.066     7.781    
    SLICE_X73Y83         FDCE (Recov_fdce_C_CLR)     -0.212     7.569    uart_rs_inst/uart_rx_inst/cycle_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.569    
                         arrival time                          -3.809    
  -------------------------------------------------------------------
                         slack                                  3.761    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 0.223ns (3.860%)  route 5.554ns (96.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         5.554     3.811    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X62Y83         FDCE                                         f  uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.423     8.460    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X62Y83         FDCE                                         r  uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[1]/C
                         clock pessimism             -0.611     7.849    
                         clock uncertainty           -0.066     7.782    
    SLICE_X62Y83         FDCE (Recov_fdce_C_CLR)     -0.154     7.628    uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[1]
  -------------------------------------------------------------------
                         required time                          7.628    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.818ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 0.223ns (3.860%)  route 5.554ns (96.140%))
  Logic Levels:           0  
  Clock Path Skew:        -0.185ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.540ns = ( 8.460 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         5.554     3.811    uart_rs_inst/uart_rx_inst/power_on_rst
    SLICE_X62Y83         FDCE                                         f  uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.423     8.460    uart_rs_inst/uart_rx_inst/clk_out1
    SLICE_X62Y83         FDCE                                         r  uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[2]/C
                         clock pessimism             -0.611     7.849    
                         clock uncertainty           -0.066     7.782    
    SLICE_X62Y83         FDCE (Recov_fdce_C_CLR)     -0.154     7.628    uart_rs_inst/uart_rx_inst/FSM_sequential_state_reg[2]
  -------------------------------------------------------------------
                         required time                          7.628    
                         arrival time                          -3.811    
  -------------------------------------------------------------------
                         slack                                  3.818    

Slack (MET) :             3.833ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_tx_inst/cycle_cnt_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 0.223ns (3.908%)  route 5.484ns (96.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         5.484     3.740    uart_rs_inst/uart_tx_inst/power_on_rst
    SLICE_X60Y85         FDCE                                         f  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.426     8.463    uart_rs_inst/uart_tx_inst/clk_out1
    SLICE_X60Y85         FDCE                                         r  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[4]/C
                         clock pessimism             -0.611     7.852    
                         clock uncertainty           -0.066     7.785    
    SLICE_X60Y85         FDCE (Recov_fdce_C_CLR)     -0.212     7.573    uart_rs_inst/uart_tx_inst/cycle_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                          7.573    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                  3.833    

Slack (MET) :             3.833ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_tx_inst/cycle_cnt_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 0.223ns (3.908%)  route 5.484ns (96.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         5.484     3.740    uart_rs_inst/uart_tx_inst/power_on_rst
    SLICE_X60Y85         FDCE                                         f  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.426     8.463    uart_rs_inst/uart_tx_inst/clk_out1
    SLICE_X60Y85         FDCE                                         r  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[6]/C
                         clock pessimism             -0.611     7.852    
                         clock uncertainty           -0.066     7.785    
    SLICE_X60Y85         FDCE (Recov_fdce_C_CLR)     -0.212     7.573    uart_rs_inst/uart_tx_inst/cycle_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                          7.573    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                  3.833    

Slack (MET) :             3.833ns  (required time - arrival time)
  Source:                 reset_power_on_m0/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rs_inst/uart_tx_inst/cycle_cnt_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_sys_pll rise@10.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        5.707ns  (logic 0.223ns (3.908%)  route 5.484ns (96.092%))
  Logic Levels:           0  
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns = ( 8.463 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.966ns
    Clock Pessimism Removal (CPR):    -0.611ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.698    -1.966    reset_power_on_m0/clk_out1
    SLICE_X7Y93          FDRE                                         r  reset_power_on_m0/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y93          FDRE (Prop_fdre_C_Q)         0.223    -1.743 f  reset_power_on_m0/rst_reg_reg/Q
                         net (fo=705, routed)         5.484     3.740    uart_rs_inst/uart_tx_inst/power_on_rst
    SLICE_X60Y85         FDCE                                         f  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                     10.000    10.000 r  
    AE10                                              0.000    10.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000    10.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722    10.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.759     4.949 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.005     6.954    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     7.037 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         1.426     8.463    uart_rs_inst/uart_tx_inst/clk_out1
    SLICE_X60Y85         FDCE                                         r  uart_rs_inst/uart_tx_inst/cycle_cnt_reg[7]/C
                         clock pessimism             -0.611     7.852    
                         clock uncertainty           -0.066     7.785    
    SLICE_X60Y85         FDCE (Recov_fdce_C_CLR)     -0.212     7.573    uart_rs_inst/uart_tx_inst/cycle_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                          7.573    
                         arrival time                          -3.740    
  -------------------------------------------------------------------
                         slack                                  3.833    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/stop_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.181%)  route 0.162ns (61.819%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.725    -0.492    reset_power_on_m1/clk_out1
    SLICE_X4Y89          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.100    -0.392 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=251, routed)         0.162    -0.230    i2c_config_m0/i2c_master_top_m0/power_on_rst1
    SLICE_X5Y87          FDCE                                         f  i2c_config_m0/i2c_master_top_m0/stop_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.963    -0.508    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X5Y87          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/stop_reg/C
                         clock pessimism              0.028    -0.480    
    SLICE_X5Y87          FDCE (Remov_fdce_C_CLR)     -0.069    -0.549    i2c_config_m0/i2c_master_top_m0/stop_reg
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.877%)  route 0.164ns (62.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.725    -0.492    reset_power_on_m1/clk_out1
    SLICE_X4Y89          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.100    -0.392 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=251, routed)         0.164    -0.228    i2c_config_m0/i2c_master_top_m0/power_on_rst1
    SLICE_X4Y87          FDCE                                         f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.963    -0.508    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X4Y87          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]/C
                         clock pessimism              0.028    -0.480    
    SLICE_X4Y87          FDCE (Remov_fdce_C_CLR)     -0.069    -0.549    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                          0.549    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]/PRE
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.100ns (37.877%)  route 0.164ns (62.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.508ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.725    -0.492    reset_power_on_m1/clk_out1
    SLICE_X4Y89          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.100    -0.392 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=251, routed)         0.164    -0.228    i2c_config_m0/i2c_master_top_m0/power_on_rst1
    SLICE_X4Y87          FDPE                                         f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.963    -0.508    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X4Y87          FDPE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]/C
                         clock pessimism              0.028    -0.480    
    SLICE_X4Y87          FDPE (Remov_fdpe_C_PRE)     -0.072    -0.552    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                          0.552    
                         arrival time                          -0.228    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.439%)  route 0.174ns (63.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.725    -0.492    reset_power_on_m1/clk_out1
    SLICE_X4Y89          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.100    -0.392 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=251, routed)         0.174    -0.218    i2c_config_m0/i2c_master_top_m0/power_on_rst1
    SLICE_X4Y88          FDCE                                         f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.965    -0.506    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X4Y88          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]/C
                         clock pessimism              0.028    -0.478    
    SLICE_X4Y88          FDCE (Remov_fdce_C_CLR)     -0.069    -0.547    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[7]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.100ns (36.439%)  route 0.174ns (63.561%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.506ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.028ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.725    -0.492    reset_power_on_m1/clk_out1
    SLICE_X4Y89          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.100    -0.392 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=251, routed)         0.174    -0.218    i2c_config_m0/i2c_master_top_m0/power_on_rst1
    SLICE_X4Y88          FDCE                                         f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.965    -0.506    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X4Y88          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[9]/C
                         clock pessimism              0.028    -0.478    
    SLICE_X4Y88          FDCE (Remov_fdce_C_CLR)     -0.069    -0.547    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[9]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.218    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.305%)  route 0.210ns (67.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.725    -0.492    reset_power_on_m1/clk_out1
    SLICE_X4Y89          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.100    -0.392 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=251, routed)         0.210    -0.183    i2c_config_m0/i2c_master_top_m0/power_on_rst1
    SLICE_X3Y88          FDCE                                         f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.966    -0.505    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X3Y88          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]/C
                         clock pessimism              0.046    -0.459    
    SLICE_X3Y88          FDCE (Remov_fdce_C_CLR)     -0.069    -0.528    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.100ns (32.305%)  route 0.210ns (67.695%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.505ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.725    -0.492    reset_power_on_m1/clk_out1
    SLICE_X4Y89          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.100    -0.392 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=251, routed)         0.210    -0.183    i2c_config_m0/i2c_master_top_m0/power_on_rst1
    SLICE_X3Y88          FDCE                                         f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.966    -0.505    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X3Y88          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[6]/C
                         clock pessimism              0.046    -0.459    
    SLICE_X3Y88          FDCE (Remov_fdce_C_CLR)     -0.069    -0.528    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[6]
  -------------------------------------------------------------------
                         required time                          0.528    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[14]/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.786%)  route 0.215ns (68.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.507ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.725    -0.492    reset_power_on_m1/clk_out1
    SLICE_X4Y89          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.100    -0.392 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=251, routed)         0.215    -0.178    i2c_config_m0/i2c_master_top_m0/power_on_rst1
    SLICE_X1Y87          FDCE                                         f  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.964    -0.507    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X1Y87          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[14]/C
                         clock pessimism              0.046    -0.461    
    SLICE_X1Y87          FDCE (Remov_fdce_C_CLR)     -0.069    -0.530    i2c_config_m0/i2c_master_top_m0/FSM_onehot_state_reg[14]
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/read_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.786%)  route 0.215ns (68.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.507ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.725    -0.492    reset_power_on_m1/clk_out1
    SLICE_X4Y89          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.100    -0.392 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=251, routed)         0.215    -0.178    i2c_config_m0/i2c_master_top_m0/power_on_rst1
    SLICE_X1Y87          FDCE                                         f  i2c_config_m0/i2c_master_top_m0/read_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.964    -0.507    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X1Y87          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/read_reg/C
                         clock pessimism              0.046    -0.461    
    SLICE_X1Y87          FDCE (Remov_fdce_C_CLR)     -0.069    -0.530    i2c_config_m0/i2c_master_top_m0/read_reg
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.353    

Slack (MET) :             0.353ns  (arrival time - required time)
  Source:                 reset_power_on_m1/rst_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i2c_config_m0/i2c_master_top_m0/write_reg/CLR
                            (removal check against rising-edge clock clk_out1_sys_pll  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_sys_pll rise@0.000ns - clk_out1_sys_pll rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.100ns (31.786%)  route 0.215ns (68.214%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.507ns
    Source Clock Delay      (SCD):    -0.492ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.725    -0.492    reset_power_on_m1/clk_out1
    SLICE_X4Y89          FDRE                                         r  reset_power_on_m1/rst_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.100    -0.392 f  reset_power_on_m1/rst_reg_reg/Q
                         net (fo=251, routed)         0.215    -0.178    i2c_config_m0/i2c_master_top_m0/power_on_rst1
    SLICE_X1Y87          FDCE                                         f  i2c_config_m0/i2c_master_top_m0/write_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out1_sys_pll
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout1_buf/O
                         net (fo=682, routed)         0.964    -0.507    i2c_config_m0/i2c_master_top_m0/clk_out1
    SLICE_X1Y87          FDCE                                         r  i2c_config_m0/i2c_master_top_m0/write_reg/C
                         clock pessimism              0.046    -0.461    
    SLICE_X1Y87          FDCE (Remov_fdce_C_CLR)     -0.069    -0.530    i2c_config_m0/i2c_master_top_m0/write_reg
  -------------------------------------------------------------------
                         required time                          0.530    
                         arrival time                          -0.178    
  -------------------------------------------------------------------
                         slack                                  0.353    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out2_sys_pll
  To Clock:  clk_out2_sys_pll

Setup :            0  Failing Endpoints,  Worst Slack        2.184ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.279ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.259ns (10.293%)  route 2.257ns (89.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 3.371 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.449    -2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.259    -1.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.257     0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X23Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.334     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X23Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg/C
                         clock pessimism             -0.613     2.758    
                         clock uncertainty           -0.060     2.697    
    SLICE_X23Y102        FDCE (Recov_fdce_C_CLR)     -0.212     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_write_mode_reg
  -------------------------------------------------------------------
                         required time                          2.485    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.184ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.516ns  (logic 0.259ns (10.293%)  route 2.257ns (89.707%))
  Logic Levels:           0  
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.629ns = ( 3.371 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    -0.613ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.449    -2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.259    -1.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.257     0.301    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X23Y102        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.334     3.371    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X23Y102        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]/C
                         clock pessimism             -0.613     2.758    
                         clock uncertainty           -0.060     2.697    
    SLICE_X23Y102        FDCE (Recov_fdce_C_CLR)     -0.212     2.485    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_err_r_reg[0]
  -------------------------------------------------------------------
                         required time                          2.485    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  2.184    

Slack (MET) :             2.510ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.319ns  (logic 0.259ns (11.171%)  route 2.060ns (88.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.462ns = ( 3.538 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.449    -2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.259    -1.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         2.060     0.103    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X24Y98         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.501     3.538    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X24Y98         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg/C
                         clock pessimism             -0.686     2.852    
                         clock uncertainty           -0.060     2.791    
    SLICE_X24Y98         FDPE (Recov_fdpe_C_PRE)     -0.178     2.613    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst_reg
  -------------------------------------------------------------------
                         required time                          2.613    
                         arrival time                          -0.103    
  -------------------------------------------------------------------
                         slack                                  2.510    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.259ns (11.676%)  route 1.959ns (88.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.449    -2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.259    -1.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.959     0.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.500     3.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg/C
                         clock pessimism             -0.686     2.851    
                         clock uncertainty           -0.060     2.790    
    SLICE_X29Y98         FDCE (Recov_fdce_C_CLR)     -0.212     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/auto_sl_drdy_reg
  -------------------------------------------------------------------
                         required time                          2.578    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.259ns (11.676%)  route 1.959ns (88.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.449    -2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.259    -1.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.959     0.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.500     3.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg/C
                         clock pessimism             -0.686     2.851    
                         clock uncertainty           -0.060     2.790    
    SLICE_X29Y98         FDCE (Recov_fdce_C_CLR)     -0.212     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/in_normal_mode_reg
  -------------------------------------------------------------------
                         required time                          2.578    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.575ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.218ns  (logic 0.259ns (11.676%)  route 1.959ns (88.324%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.449    -2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.259    -1.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.959     0.003    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X29Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.500     3.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X29Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg/C
                         clock pessimism             -0.686     2.851    
                         clock uncertainty           -0.060     2.790    
    SLICE_X29Y98         FDCE (Recov_fdce_C_CLR)     -0.212     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/ma_wr_pop_r_reg
  -------------------------------------------------------------------
                         required time                          2.578    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  2.575    

Slack (MET) :             2.663ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.130ns  (logic 0.259ns (12.158%)  route 1.871ns (87.842%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.449    -2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.259    -1.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.871    -0.085    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X30Y97         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.500     3.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X30Y97         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]/C
                         clock pessimism             -0.686     2.851    
                         clock uncertainty           -0.060     2.790    
    SLICE_X30Y97         FDCE (Recov_fdce_C_CLR)     -0.212     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_den_r_reg[0]
  -------------------------------------------------------------------
                         required time                          2.578    
                         arrival time                           0.085    
  -------------------------------------------------------------------
                         slack                                  2.663    

Slack (MET) :             2.747ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        2.047ns  (logic 0.259ns (12.653%)  route 1.788ns (87.347%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.449    -2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.259    -1.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.788    -0.168    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X28Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.500     3.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X28Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]/C
                         clock pessimism             -0.686     2.851    
                         clock uncertainty           -0.060     2.790    
    SLICE_X28Y99         FDCE (Recov_fdce_C_CLR)     -0.212     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_berr_r_reg[0]
  -------------------------------------------------------------------
                         required time                          2.578    
                         arrival time                           0.168    
  -------------------------------------------------------------------
                         slack                                  2.747    

Slack (MET) :             2.829ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.965ns  (logic 0.259ns (13.184%)  route 1.706ns (86.816%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.449    -2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.259    -1.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.706    -0.251    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X30Y99         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.500     3.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X30Y99         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]/C
                         clock pessimism             -0.686     2.851    
                         clock uncertainty           -0.060     2.790    
    SLICE_X30Y99         FDCE (Recov_fdce_C_CLR)     -0.212     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/active_sl_den_mask_reg[0]
  -------------------------------------------------------------------
                         required time                          2.578    
                         arrival time                           0.251    
  -------------------------------------------------------------------
                         slack                                  2.829    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
                            (recovery check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out2_sys_pll rise@5.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        1.942ns  (logic 0.259ns (13.339%)  route 1.683ns (86.661%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.463ns = ( 3.537 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.215ns
    Clock Pessimism Removal (CPR):    -0.686ns
  Clock Uncertainty:      0.060ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.098ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.818     0.818 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     1.899    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.786    -5.887 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.130    -3.757    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -3.664 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.449    -2.215    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/clk
    SLICE_X38Y116        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y116        FDRE (Prop_fdre_C_Q)         0.259    -1.956 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_reg[0]/Q
                         net (fo=162, routed)         1.683    -0.273    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/out[0]
    SLICE_X31Y98         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      5.000     5.000 r  
    AE10                                              0.000     5.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     5.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.722     5.722 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986     6.708    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.759    -0.051 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.005     1.954    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     2.037 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        1.500     3.537    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X31Y98         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg/C
                         clock pessimism             -0.686     2.851    
                         clock uncertainty           -0.060     2.790    
    SLICE_X31Y98         FDCE (Recov_fdce_C_CLR)     -0.212     2.578    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg
  -------------------------------------------------------------------
                         required time                          2.578    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  2.852    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.700%)  route 0.140ns (58.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.688    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X28Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.100    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.140    -0.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X24Y90         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.929    -0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg/C
                         clock pessimism              0.046    -0.496    
    SLICE_X24Y90         FDPE (Remov_fdpe_C_PRE)     -0.072    -0.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg1_reg
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.100ns (41.700%)  route 0.140ns (58.300%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.542ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.688    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/clk
    SLICE_X28Y94         FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y94         FDRE (Prop_fdre_C_Q)         0.100    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst_reg/Q
                         net (fo=20, routed)          0.140    -0.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rddata_rst_reg
    SLICE_X24Y90         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.929    -0.542    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X24Y90         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                         clock pessimism              0.046    -0.496    
    SLICE_X24Y90         FDPE (Remov_fdpe_C_PRE)     -0.072    -0.568    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg
  -------------------------------------------------------------------
                         required time                          0.568    
                         arrival time                          -0.289    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.487%)  route 0.160ns (61.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.619ns
    Source Clock Delay      (SCD):    -0.584ns
    Clock Pessimism Removal (CPR):    -0.066ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.633    -0.584    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clk
    SLICE_X37Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDCE (Prop_fdce_C_Q)         0.100    -0.484 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd_reg/Q
                         net (fo=2, routed)           0.160    -0.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clr_abort_rd
    SLICE_X38Y100        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.852    -0.619    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/clk
    SLICE_X38Y100        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg/C
                         clock pessimism              0.066    -0.553    
    SLICE_X38Y100        FDCE (Remov_fdce_C_CLR)     -0.050    -0.603    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/U_RD_ABORT_FLAG/G_NEG_EDGE.flag_reg
  -------------------------------------------------------------------
                         required time                          0.603    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.636%)  route 0.152ns (60.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.688    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDPE (Prop_fdpe_C_Q)         0.100    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.152    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X30Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.927    -0.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X30Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.046    -0.498    
    SLICE_X30Y89         FDCE (Remov_fdce_C_CLR)     -0.069    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.636%)  route 0.152ns (60.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.688    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDPE (Prop_fdpe_C_Q)         0.100    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.152    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X30Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.927    -0.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X30Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.046    -0.498    
    SLICE_X30Y89         FDCE (Remov_fdce_C_CLR)     -0.069    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.636%)  route 0.152ns (60.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.688    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDPE (Prop_fdpe_C_Q)         0.100    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.152    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X30Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.927    -0.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/clk
    SLICE_X30Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.046    -0.498    
    SLICE_X30Y89         FDCE (Remov_fdce_C_CLR)     -0.069    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.636%)  route 0.152ns (60.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.688    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDPE (Prop_fdpe_C_Q)         0.100    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.152    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X30Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.927    -0.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X30Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism              0.046    -0.498    
    SLICE_X30Y89         FDCE (Remov_fdce_C_CLR)     -0.069    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.636%)  route 0.152ns (60.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.688    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDPE (Prop_fdpe_C_Q)         0.100    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.152    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X30Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.927    -0.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X30Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism              0.046    -0.498    
    SLICE_X30Y89         FDCE (Remov_fdce_C_CLR)     -0.069    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.636%)  route 0.152ns (60.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.688    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDPE (Prop_fdpe_C_Q)         0.100    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.152    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X30Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.927    -0.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/clk
    SLICE_X30Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism              0.046    -0.498    
    SLICE_X30Y89         FDCE (Remov_fdce_C_CLR)     -0.069    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_sys_pll  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_sys_pll rise@0.000ns - clk_out2_sys_pll rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.636%)  route 0.152ns (60.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.544ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.354     0.354 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.857    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.040    -2.183 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.940    -1.243    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.217 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.688    -0.529    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X27Y89         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y89         FDPE (Prop_fdpe_C_Q)         0.100    -0.429 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.152    -0.277    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X30Y89         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_sys_pll rise edge)
                                                      0.000     0.000 r  
    AE10                                              0.000     0.000 r  sys_clk_p (IN)
                         net (fo=0)                   0.000     0.000    sys_pll_m0/inst/clk_in1_p
    AE10                 IBUFDS (Prop_ibufds_I_O)     0.432     0.432 r  sys_pll_m0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     0.985    sys_pll_m0/inst/clk_in1_sys_pll
    MMCME2_ADV_X1Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.493    -2.508 r  sys_pll_m0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.007    -1.501    sys_pll_m0/inst/clk_out2_sys_pll
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.471 r  sys_pll_m0/inst/clkout2_buf/O
                         net (fo=2465, routed)        0.927    -0.544    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/clk
    SLICE_X30Y89         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]/C
                         clock pessimism              0.046    -0.498    
    SLICE_X30Y89         FDCE (Remov_fdce_C_CLR)     -0.069    -0.567    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                          0.567    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.290    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       30.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             30.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.388ns (18.004%)  route 1.767ns (81.996%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 36.722 - 33.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.442     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.259     4.546 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.538     5.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X45Y128        LUT6 (Prop_lut6_I5_O)        0.043     5.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.360     5.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.374     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y126        LUT1 (Prop_lut1_I0_O)        0.043     5.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.309    36.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.520    37.242    
                         clock uncertainty           -0.035    37.207    
    SLICE_X38Y124        FDCE (Recov_fdce_C_CLR)     -0.187    37.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 30.578    

Slack (MET) :             30.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.388ns (18.004%)  route 1.767ns (81.996%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 36.722 - 33.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.442     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.259     4.546 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.538     5.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X45Y128        LUT6 (Prop_lut6_I5_O)        0.043     5.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.360     5.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.374     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y126        LUT1 (Prop_lut1_I0_O)        0.043     5.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.309    36.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.520    37.242    
                         clock uncertainty           -0.035    37.207    
    SLICE_X38Y124        FDCE (Recov_fdce_C_CLR)     -0.187    37.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 30.578    

Slack (MET) :             30.578ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.388ns (18.004%)  route 1.767ns (81.996%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 36.722 - 33.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.442     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.259     4.546 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.538     5.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X45Y128        LUT6 (Prop_lut6_I5_O)        0.043     5.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.360     5.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.374     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y126        LUT1 (Prop_lut1_I0_O)        0.043     5.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.309    36.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.520    37.242    
                         clock uncertainty           -0.035    37.207    
    SLICE_X38Y124        FDCE (Recov_fdce_C_CLR)     -0.187    37.020    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         37.020    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 30.578    

Slack (MET) :             30.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.388ns (18.004%)  route 1.767ns (81.996%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 36.722 - 33.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.442     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.259     4.546 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.538     5.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X45Y128        LUT6 (Prop_lut6_I5_O)        0.043     5.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.360     5.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.374     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y126        LUT1 (Prop_lut1_I0_O)        0.043     5.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.309    36.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.520    37.242    
                         clock uncertainty           -0.035    37.207    
    SLICE_X38Y124        FDCE (Recov_fdce_C_CLR)     -0.154    37.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 30.611    

Slack (MET) :             30.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.388ns (18.004%)  route 1.767ns (81.996%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 36.722 - 33.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.442     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.259     4.546 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.538     5.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X45Y128        LUT6 (Prop_lut6_I5_O)        0.043     5.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.360     5.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.374     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y126        LUT1 (Prop_lut1_I0_O)        0.043     5.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.309    36.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.520    37.242    
                         clock uncertainty           -0.035    37.207    
    SLICE_X38Y124        FDCE (Recov_fdce_C_CLR)     -0.154    37.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 30.611    

Slack (MET) :             30.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.388ns (18.004%)  route 1.767ns (81.996%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 36.722 - 33.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.442     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.259     4.546 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.538     5.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X45Y128        LUT6 (Prop_lut6_I5_O)        0.043     5.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.360     5.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.374     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y126        LUT1 (Prop_lut1_I0_O)        0.043     5.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.309    36.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.520    37.242    
                         clock uncertainty           -0.035    37.207    
    SLICE_X38Y124        FDCE (Recov_fdce_C_CLR)     -0.154    37.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 30.611    

Slack (MET) :             30.611ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.155ns  (logic 0.388ns (18.004%)  route 1.767ns (81.996%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 36.722 - 33.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.442     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.259     4.546 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.538     5.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X45Y128        LUT6 (Prop_lut6_I5_O)        0.043     5.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.360     5.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.374     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y126        LUT1 (Prop_lut1_I0_O)        0.043     5.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.496     6.442    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X38Y124        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.309    36.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X38Y124        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.520    37.242    
                         clock uncertainty           -0.035    37.207    
    SLICE_X38Y124        FDCE (Recov_fdce_C_CLR)     -0.154    37.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         37.053    
                         arrival time                          -6.442    
  -------------------------------------------------------------------
                         slack                                 30.611    

Slack (MET) :             30.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.388ns (19.735%)  route 1.578ns (80.265%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 36.722 - 33.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.442     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.259     4.546 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.538     5.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X45Y128        LUT6 (Prop_lut6_I5_O)        0.043     5.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.360     5.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.374     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y126        LUT1 (Prop_lut1_I0_O)        0.043     5.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.307     6.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.309    36.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.520    37.242    
                         clock uncertainty           -0.035    37.207    
    SLICE_X39Y125        FDCE (Recov_fdce_C_CLR)     -0.212    36.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.995    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                 30.742    

Slack (MET) :             30.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.388ns (19.735%)  route 1.578ns (80.265%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 36.722 - 33.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.442     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.259     4.546 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.538     5.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X45Y128        LUT6 (Prop_lut6_I5_O)        0.043     5.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.360     5.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.374     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y126        LUT1 (Prop_lut1_I0_O)        0.043     5.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.307     6.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.309    36.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.520    37.242    
                         clock uncertainty           -0.035    37.207    
    SLICE_X39Y125        FDCE (Recov_fdce_C_CLR)     -0.212    36.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.995    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                 30.742    

Slack (MET) :             30.742ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        1.966ns  (logic 0.388ns (19.735%)  route 1.578ns (80.265%))
  Logic Levels:           3  (LUT1=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.722ns = ( 36.722 - 33.000 ) 
    Source Clock Delay      (SCD):    4.287ns
    Clock Pessimism Removal (CPR):    0.520ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.752     2.752    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.093     2.845 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.442     4.287    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X46Y130        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y130        FDRE (Prop_fdre_C_Q)         0.259     4.546 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_reg[5]/Q
                         net (fo=1, routed)           0.538     5.083    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno[5]
    SLICE_X45Y128        LUT6 (Prop_lut6_I5_O)        0.043     5.126 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1/O
                         net (fo=5, routed)           0.360     5.486    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0]_INST_0_i_1_n_0
    SLICE_X42Y128        LUT4 (Prop_lut4_I0_O)        0.043     5.529 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.374     5.903    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/state_reg[1]_0
    SLICE_X42Y126        LUT1 (Prop_lut1_I0_O)        0.043     5.946 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.307     6.253    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X39Y125        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.330    35.330    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.083    35.413 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         1.309    36.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X39Y125        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.520    37.242    
                         clock uncertainty           -0.035    37.207    
    SLICE_X39Y125        FDCE (Recov_fdce_C_CLR)     -0.212    36.995    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.995    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                 30.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.850%)  route 0.105ns (51.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.694     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X21Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     2.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X20Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.934     2.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X20Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.485     2.195    
    SLICE_X20Y94         FDCE (Remov_fdce_C_CLR)     -0.050     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.850%)  route 0.105ns (51.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.694     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X21Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     2.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X20Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.934     2.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X20Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/C
                         clock pessimism             -0.485     2.195    
    SLICE_X20Y94         FDCE (Remov_fdce_C_CLR)     -0.050     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg
  -------------------------------------------------------------------
                         required time                         -2.145    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.850%)  route 0.105ns (51.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.694     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X21Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     2.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X20Y94         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.934     2.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X20Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.485     2.195    
    SLICE_X20Y94         FDPE (Remov_fdpe_C_PRE)     -0.052     2.143    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -2.143    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.850%)  route 0.105ns (51.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.694     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X21Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     2.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X21Y94         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.934     2.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X21Y94         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.485     2.195    
    SLICE_X21Y94         FDCE (Remov_fdce_C_CLR)     -0.069     2.126    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.126    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.850%)  route 0.105ns (51.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.694     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X21Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     2.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X21Y94         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.934     2.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/m_bscan_tck[0]
    SLICE_X21Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.485     2.195    
    SLICE_X21Y94         FDPE (Remov_fdpe_C_PRE)     -0.072     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.850%)  route 0.105ns (51.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.694     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X21Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     2.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X21Y94         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.934     2.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X21Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg/C
                         clock pessimism             -0.485     2.195    
    SLICE_X21Y94         FDPE (Remov_fdpe_C_PRE)     -0.072     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.850%)  route 0.105ns (51.150%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.680ns
    Source Clock Delay      (SCD):    2.181ns
    Clock Pessimism Removal (CPR):    0.485ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.694     2.181    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X21Y93         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y93         FDPE (Prop_fdpe_C_Q)         0.100     2.281 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.105     2.386    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2][0]
    SLICE_X21Y94         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.934     2.680    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/m_bscan_tck[0]
    SLICE_X21Y94         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism             -0.485     2.195    
    SLICE_X21Y94         FDPE (Remov_fdpe_C_PRE)     -0.072     2.123    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         -2.123    
                         arrival time                           2.386    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.091ns (49.639%)  route 0.092ns (50.361%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.671ns
    Source Clock Delay      (SCD):    2.171ns
    Clock Pessimism Removal (CPR):    0.486ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.684     2.171    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X31Y86         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y86         FDPE (Prop_fdpe_C_Q)         0.091     2.262 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_wr_reg2_reg/Q
                         net (fo=1, routed)           0.092     2.354    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2
    SLICE_X31Y87         FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.925     2.671    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X31Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism             -0.486     2.185    
    SLICE_X31Y87         FDPE (Remov_fdpe_C_PRE)     -0.110     2.075    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -2.075    
                         arrival time                           2.354    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.757%)  route 0.145ns (59.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.685     2.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDPE (Prop_fdpe_C_Q)         0.100     2.272 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.145     2.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X32Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.923     2.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X32Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]/C
                         clock pessimism             -0.467     2.202    
    SLICE_X32Y87         FDCE (Remov_fdce_C_CLR)     -0.069     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.757%)  route 0.145ns (59.243%))
  Logic Levels:           0  
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.669ns
    Source Clock Delay      (SCD):    2.172ns
    Clock Pessimism Removal (CPR):    0.467ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.461     1.461    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026     1.487 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.685     2.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/m_bscan_tck[0]
    SLICE_X29Y87         FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y87         FDPE (Prop_fdpe_C_Q)         0.100     2.272 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.145     2.417    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/AR[0]
    SLICE_X32Y87         FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.716     1.716    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.030     1.746 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=479, routed)         0.923     2.669    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/m_bscan_tck[0]
    SLICE_X32Y87         FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]/C
                         clock pessimism             -0.467     2.202    
    SLICE_X32Y87         FDCE (Remov_fdce_C_CLR)     -0.069     2.133    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_bin_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.133    
                         arrival time                           2.417    
  -------------------------------------------------------------------
                         slack                                  0.284    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  vin1_clk
  To Clock:  vin1_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.909ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][11]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.270ns (19.344%)  route 1.126ns (80.656%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.242ns = ( 10.909 - 6.667 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.392     4.632    plot_m1/scale_p/simu_p/clk
    SLICE_X64Y107        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDCE (Prop_fdce_C_Q)         0.223     4.855 f  plot_m1/scale_p/simu_p/y_reg[0][11]/Q
                         net (fo=5, routed)           0.354     5.210    plot_m1/scale_p/simu_p/p1_y[11]
    SLICE_X66Y109        LUT2 (Prop_lut2_I0_O)        0.047     5.257 f  plot_m1/scale_p/simu_p/y_reg[0][11]_LDC_i_1/O
                         net (fo=2, routed)           0.771     6.028    plot_m1/scale_p/simu_p_n_110
    SLICE_X66Y111        FDPE                                         f  plot_m1/scale_p/y_reg[0][11]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.255    10.909    plot_m1/scale_p/clk
    SLICE_X66Y111        FDPE                                         r  plot_m1/scale_p/y_reg[0][11]_P/C
                         clock pessimism              0.341    11.250    
                         clock uncertainty           -0.035    11.215    
    SLICE_X66Y111        FDPE (Recov_fdpe_C_PRE)     -0.278    10.937    plot_m1/scale_p/y_reg[0][11]_P
  -------------------------------------------------------------------
                         required time                         10.937    
                         arrival time                          -6.028    
  -------------------------------------------------------------------
                         slack                                  4.909    

Slack (MET) :             4.940ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][1]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.379ns  (logic 0.306ns (22.194%)  route 1.073ns (77.806%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 10.915 - 6.667 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.393     4.633    plot_m1/scale_p/simu_p/clk
    SLICE_X58Y107        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDCE (Prop_fdce_C_Q)         0.259     4.892 f  plot_m1/scale_p/simu_p/x_reg[0][1]/Q
                         net (fo=7, routed)           0.595     5.488    plot_m1/scale_p/simu_p/p1_x[1]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.047     5.535 f  plot_m1/scale_p/simu_p/x_reg[0][1]_LDC_i_1/O
                         net (fo=2, routed)           0.478     6.012    plot_m1/scale_p/simu_p_n_131
    SLICE_X55Y104        FDPE                                         f  plot_m1/scale_p/x_reg[0][1]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.261    10.915    plot_m1/scale_p/clk
    SLICE_X55Y104        FDPE                                         r  plot_m1/scale_p/x_reg[0][1]_P/C
                         clock pessimism              0.341    11.256    
                         clock uncertainty           -0.035    11.221    
    SLICE_X55Y104        FDPE (Recov_fdpe_C_PRE)     -0.269    10.952    plot_m1/scale_p/x_reg[0][1]_P
  -------------------------------------------------------------------
                         required time                         10.952    
                         arrival time                          -6.012    
  -------------------------------------------------------------------
                         slack                                  4.940    

Slack (MET) :             4.943ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][3]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.394ns  (logic 0.308ns (22.102%)  route 1.086ns (77.898%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 10.915 - 6.667 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.393     4.633    plot_m1/scale_p/simu_p/clk
    SLICE_X58Y107        FDPE                                         r  plot_m1/scale_p/simu_p/x_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDPE (Prop_fdpe_C_Q)         0.259     4.892 f  plot_m1/scale_p/simu_p/x_reg[0][3]/Q
                         net (fo=7, routed)           0.670     5.562    plot_m1/scale_p/simu_p/p1_x[3]
    SLICE_X59Y103        LUT2 (Prop_lut2_I0_O)        0.049     5.611 f  plot_m1/scale_p/simu_p/x_reg[0][3]_LDC_i_1/O
                         net (fo=2, routed)           0.416     6.027    plot_m1/scale_p/simu_p_n_128
    SLICE_X60Y104        FDPE                                         f  plot_m1/scale_p/x_reg[0][3]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.261    10.915    plot_m1/scale_p/clk
    SLICE_X60Y104        FDPE                                         r  plot_m1/scale_p/x_reg[0][3]_P/C
                         clock pessimism              0.361    11.276    
                         clock uncertainty           -0.035    11.241    
    SLICE_X60Y104        FDPE (Recov_fdpe_C_PRE)     -0.271    10.970    plot_m1/scale_p/x_reg[0][3]_P
  -------------------------------------------------------------------
                         required time                         10.970    
                         arrival time                          -6.027    
  -------------------------------------------------------------------
                         slack                                  4.943    

Slack (MET) :             5.079ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][7]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][7]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.226ns  (logic 0.272ns (22.183%)  route 0.954ns (77.817%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.244ns = ( 10.911 - 6.667 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.392     4.632    plot_m1/scale_p/simu_p/clk
    SLICE_X64Y106        FDPE                                         r  plot_m1/scale_p/simu_p/y_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDPE (Prop_fdpe_C_Q)         0.223     4.855 f  plot_m1/scale_p/simu_p/y_reg[0][7]/Q
                         net (fo=7, routed)           0.376     5.231    plot_m1/scale_p/simu_p/p1_y[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.049     5.280 f  plot_m1/scale_p/simu_p/y_reg[0][7]_LDC_i_1/O
                         net (fo=2, routed)           0.578     5.858    plot_m1/scale_p/simu_p_n_114
    SLICE_X66Y108        FDPE                                         f  plot_m1/scale_p/y_reg[0][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.257    10.911    plot_m1/scale_p/clk
    SLICE_X66Y108        FDPE                                         r  plot_m1/scale_p/y_reg[0][7]_P/C
                         clock pessimism              0.341    11.252    
                         clock uncertainty           -0.035    11.217    
    SLICE_X66Y108        FDPE (Recov_fdpe_C_PRE)     -0.280    10.937    plot_m1/scale_p/y_reg[0][7]_P
  -------------------------------------------------------------------
                         required time                         10.937    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                  5.079    

Slack (MET) :             5.089ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][6]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][6]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.218ns  (logic 0.313ns (25.701%)  route 0.905ns (74.299%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 10.914 - 6.667 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.392     4.632    plot_m1/scale_p/simu_p/clk
    SLICE_X58Y108        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y108        FDCE (Prop_fdce_C_Q)         0.259     4.891 f  plot_m1/scale_p/simu_p/x_reg[0][6]/Q
                         net (fo=7, routed)           0.661     5.552    plot_m1/scale_p/simu_p/p1_x[6]
    SLICE_X55Y107        LUT2 (Prop_lut2_I0_O)        0.054     5.606 f  plot_m1/scale_p/simu_p/x_reg[0][6]_LDC_i_1/O
                         net (fo=2, routed)           0.244     5.850    plot_m1/scale_p/simu_p_n_125
    SLICE_X54Y107        FDPE                                         f  plot_m1/scale_p/x_reg[0][6]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.260    10.914    plot_m1/scale_p/clk
    SLICE_X54Y107        FDPE                                         r  plot_m1/scale_p/x_reg[0][6]_P/C
                         clock pessimism              0.341    11.255    
                         clock uncertainty           -0.035    11.220    
    SLICE_X54Y107        FDPE (Recov_fdpe_C_PRE)     -0.281    10.939    plot_m1/scale_p/x_reg[0][6]_P
  -------------------------------------------------------------------
                         required time                         10.939    
                         arrival time                          -5.850    
  -------------------------------------------------------------------
                         slack                                  5.089    

Slack (MET) :             5.100ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][1]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.275ns  (logic 0.302ns (23.683%)  route 0.973ns (76.317%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 10.915 - 6.667 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.393     4.633    plot_m1/scale_p/simu_p/clk
    SLICE_X58Y107        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDCE (Prop_fdce_C_Q)         0.259     4.892 r  plot_m1/scale_p/simu_p/x_reg[0][1]/Q
                         net (fo=7, routed)           0.595     5.488    plot_m1/scale_p/simu_p/p1_x[1]
    SLICE_X56Y107        LUT2 (Prop_lut2_I0_O)        0.043     5.531 f  plot_m1/scale_p/simu_p/x_reg[0][1]_LDC_i_2/O
                         net (fo=2, routed)           0.378     5.908    plot_m1/scale_p/simu_p_n_96
    SLICE_X57Y104        FDCE                                         f  plot_m1/scale_p/x_reg[0][1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.261    10.915    plot_m1/scale_p/clk
    SLICE_X57Y104        FDCE                                         r  plot_m1/scale_p/x_reg[0][1]_C/C
                         clock pessimism              0.341    11.256    
                         clock uncertainty           -0.035    11.221    
    SLICE_X57Y104        FDCE (Recov_fdce_C_CLR)     -0.212    11.009    plot_m1/scale_p/x_reg[0][1]_C
  -------------------------------------------------------------------
                         required time                         11.009    
                         arrival time                          -5.908    
  -------------------------------------------------------------------
                         slack                                  5.100    

Slack (MET) :             5.101ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][3]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][3]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.295ns  (logic 0.302ns (23.324%)  route 0.993ns (76.676%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.248ns = ( 10.915 - 6.667 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.361ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.393     4.633    plot_m1/scale_p/simu_p/clk
    SLICE_X58Y107        FDPE                                         r  plot_m1/scale_p/simu_p/x_reg[0][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDPE (Prop_fdpe_C_Q)         0.259     4.892 r  plot_m1/scale_p/simu_p/x_reg[0][3]/Q
                         net (fo=7, routed)           0.670     5.562    plot_m1/scale_p/simu_p/p1_x[3]
    SLICE_X59Y103        LUT2 (Prop_lut2_I0_O)        0.043     5.605 f  plot_m1/scale_p/simu_p/x_reg[0][3]_LDC_i_2/O
                         net (fo=2, routed)           0.323     5.928    plot_m1/scale_p/simu_p_n_94
    SLICE_X59Y103        FDCE                                         f  plot_m1/scale_p/x_reg[0][3]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.261    10.915    plot_m1/scale_p/clk
    SLICE_X59Y103        FDCE                                         r  plot_m1/scale_p/x_reg[0][3]_C/C
                         clock pessimism              0.361    11.276    
                         clock uncertainty           -0.035    11.241    
    SLICE_X59Y103        FDCE (Recov_fdce_C_CLR)     -0.212    11.029    plot_m1/scale_p/x_reg[0][3]_C
  -------------------------------------------------------------------
                         required time                         11.029    
                         arrival time                          -5.928    
  -------------------------------------------------------------------
                         slack                                  5.101    

Slack (MET) :             5.115ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][7]_C/CLR
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.261ns  (logic 0.302ns (23.947%)  route 0.959ns (76.053%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 10.914 - 6.667 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.392     4.632    plot_m1/scale_p/simu_p/clk
    SLICE_X58Y108        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y108        FDCE (Prop_fdce_C_Q)         0.259     4.891 r  plot_m1/scale_p/simu_p/x_reg[0][7]/Q
                         net (fo=7, routed)           0.469     5.360    plot_m1/scale_p/simu_p/p1_x[7]
    SLICE_X59Y107        LUT2 (Prop_lut2_I0_O)        0.043     5.403 f  plot_m1/scale_p/simu_p/x_reg[0][7]_LDC_i_2/O
                         net (fo=2, routed)           0.490     5.893    plot_m1/scale_p/simu_p_n_90
    SLICE_X53Y108        FDCE                                         f  plot_m1/scale_p/x_reg[0][7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.260    10.914    plot_m1/scale_p/clk
    SLICE_X53Y108        FDCE                                         r  plot_m1/scale_p/x_reg[0][7]_C/C
                         clock pessimism              0.341    11.255    
                         clock uncertainty           -0.035    11.220    
    SLICE_X53Y108        FDCE (Recov_fdce_C_CLR)     -0.212    11.008    plot_m1/scale_p/x_reg[0][7]_C
  -------------------------------------------------------------------
                         required time                         11.008    
                         arrival time                          -5.893    
  -------------------------------------------------------------------
                         slack                                  5.115    

Slack (MET) :             5.121ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][7]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][7]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.195ns  (logic 0.308ns (25.774%)  route 0.887ns (74.226%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.246ns = ( 10.913 - 6.667 ) 
    Source Clock Delay      (SCD):    4.632ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.392     4.632    plot_m1/scale_p/simu_p/clk
    SLICE_X58Y108        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y108        FDCE (Prop_fdce_C_Q)         0.259     4.891 f  plot_m1/scale_p/simu_p/x_reg[0][7]/Q
                         net (fo=7, routed)           0.469     5.360    plot_m1/scale_p/simu_p/p1_x[7]
    SLICE_X59Y107        LUT2 (Prop_lut2_I0_O)        0.049     5.409 f  plot_m1/scale_p/simu_p/x_reg[0][7]_LDC_i_1/O
                         net (fo=2, routed)           0.418     5.827    plot_m1/scale_p/simu_p_n_124
    SLICE_X57Y108        FDPE                                         f  plot_m1/scale_p/x_reg[0][7]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.259    10.913    plot_m1/scale_p/clk
    SLICE_X57Y108        FDPE                                         r  plot_m1/scale_p/x_reg[0][7]_P/C
                         clock pessimism              0.341    11.254    
                         clock uncertainty           -0.035    11.219    
    SLICE_X57Y108        FDPE (Recov_fdpe_C_PRE)     -0.271    10.948    plot_m1/scale_p/x_reg[0][7]_P
  -------------------------------------------------------------------
                         required time                         10.948    
                         arrival time                          -5.827    
  -------------------------------------------------------------------
                         slack                                  5.121    

Slack (MET) :             5.129ns  (required time - arrival time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][0]_P/PRE
                            (recovery check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (vin1_clk rise@6.667ns - vin1_clk rise@0.000ns)
  Data Path Delay:        1.179ns  (logic 0.306ns (25.948%)  route 0.873ns (74.052%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.247ns = ( 10.914 - 6.667 ) 
    Source Clock Delay      (SCD):    4.633ns
    Clock Pessimism Removal (CPR):    0.341ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.634     3.147    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     3.240 r  BUFG_inst/O
                         net (fo=2577, routed)        1.393     4.633    plot_m1/scale_p/simu_p/clk
    SLICE_X58Y107        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y107        FDCE (Prop_fdce_C_Q)         0.259     4.892 f  plot_m1/scale_p/simu_p/x_reg[0][0]/Q
                         net (fo=8, routed)           0.395     5.287    plot_m1/scale_p/simu_p/p1_x[0]
    SLICE_X56Y106        LUT2 (Prop_lut2_I0_O)        0.047     5.334 f  plot_m1/scale_p/simu_p/x_reg[0][0]_LDC_i_1/O
                         net (fo=2, routed)           0.479     5.813    plot_m1/scale_p/simu_p_n_130
    SLICE_X56Y106        FDPE                                         f  plot_m1/scale_p/x_reg[0][0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      6.667     6.667 r  
    L26                                               0.000     6.667 r  vin1_clk (IN)
                         net (fo=0)                   0.000     6.667    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         1.381     8.048 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           1.523     9.571    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083     9.654 r  BUFG_inst/O
                         net (fo=2577, routed)        1.260    10.914    plot_m1/scale_p/clk
    SLICE_X56Y106        FDPE                                         r  plot_m1/scale_p/x_reg[0][0]_P/C
                         clock pessimism              0.341    11.255    
                         clock uncertainty           -0.035    11.220    
    SLICE_X56Y106        FDPE (Recov_fdpe_C_PRE)     -0.278    10.942    plot_m1/scale_p/x_reg[0][0]_P
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -5.813    
  -------------------------------------------------------------------
                         slack                                  5.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][0]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.128ns (33.626%)  route 0.253ns (66.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.594     1.775    plot_m1/scale_p/simu_p/clk
    SLICE_X64Y105        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDCE (Prop_fdce_C_Q)         0.100     1.875 r  plot_m1/scale_p/simu_p/y_reg[0][0]/Q
                         net (fo=8, routed)           0.145     2.020    plot_m1/scale_p/simu_p/p1_y[0]
    SLICE_X63Y105        LUT2 (Prop_lut2_I0_O)        0.028     2.048 f  plot_m1/scale_p/simu_p/y_reg[0][0]_LDC_i_2/O
                         net (fo=2, routed)           0.107     2.156    plot_m1/scale_p/simu_p_n_109
    SLICE_X62Y105        FDCE                                         f  plot_m1/scale_p/y_reg[0][0]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.813     2.261    plot_m1/scale_p/clk
    SLICE_X62Y105        FDCE                                         r  plot_m1/scale_p/y_reg[0][0]_C/C
                         clock pessimism             -0.472     1.789    
    SLICE_X62Y105        FDCE (Remov_fdce_C_CLR)     -0.050     1.739    plot_m1/scale_p/y_reg[0][0]_C
  -------------------------------------------------------------------
                         required time                         -1.739    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.442ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][4]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.342ns  (logic 0.130ns (38.037%)  route 0.212ns (61.963%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.594     1.775    plot_m1/scale_p/simu_p/clk
    SLICE_X64Y106        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDCE (Prop_fdce_C_Q)         0.100     1.875 f  plot_m1/scale_p/simu_p/y_reg[0][4]/Q
                         net (fo=7, routed)           0.113     1.988    plot_m1/scale_p/simu_p/p1_y[4]
    SLICE_X65Y106        LUT2 (Prop_lut2_I0_O)        0.030     2.018 f  plot_m1/scale_p/simu_p/y_reg[0][4]_LDC_i_1/O
                         net (fo=2, routed)           0.099     2.117    plot_m1/scale_p/simu_p_n_117
    SLICE_X65Y107        FDPE                                         f  plot_m1/scale_p/y_reg[0][4]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.812     2.260    plot_m1/scale_p/clk
    SLICE_X65Y107        FDPE                                         r  plot_m1/scale_p/y_reg[0][4]_P/C
                         clock pessimism             -0.472     1.788    
    SLICE_X65Y107        FDPE (Remov_fdpe_C_PRE)     -0.113     1.675    plot_m1/scale_p/y_reg[0][4]_P
  -------------------------------------------------------------------
                         required time                         -1.675    
                         arrival time                           2.117    
  -------------------------------------------------------------------
                         slack                                  0.442    

Slack (MET) :             0.468ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/x_reg[0][4]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/x_reg[0][4]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.146ns (32.573%)  route 0.302ns (67.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.594     1.775    plot_m1/scale_p/simu_p/clk
    SLICE_X58Y108        FDCE                                         r  plot_m1/scale_p/simu_p/x_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y108        FDCE (Prop_fdce_C_Q)         0.118     1.893 r  plot_m1/scale_p/simu_p/x_reg[0][4]/Q
                         net (fo=7, routed)           0.148     2.041    plot_m1/scale_p/simu_p/p1_x[4]
    SLICE_X60Y107        LUT2 (Prop_lut2_I0_O)        0.028     2.069 f  plot_m1/scale_p/simu_p/x_reg[0][4]_LDC_i_2/O
                         net (fo=2, routed)           0.154     2.223    plot_m1/scale_p/simu_p_n_93
    SLICE_X62Y107        FDCE                                         f  plot_m1/scale_p/x_reg[0][4]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.812     2.260    plot_m1/scale_p/clk
    SLICE_X62Y107        FDCE                                         r  plot_m1/scale_p/x_reg[0][4]_C/C
                         clock pessimism             -0.455     1.805    
    SLICE_X62Y107        FDCE (Remov_fdce_C_CLR)     -0.050     1.755    plot_m1/scale_p/x_reg[0][4]_C
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.468    

Slack (MET) :             0.493ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][1]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][1]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.128ns (29.237%)  route 0.310ns (70.763%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.594     1.775    plot_m1/scale_p/simu_p/clk
    SLICE_X64Y105        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDCE (Prop_fdce_C_Q)         0.100     1.875 r  plot_m1/scale_p/simu_p/y_reg[0][1]/Q
                         net (fo=7, routed)           0.147     2.023    plot_m1/scale_p/simu_p/p1_y[1]
    SLICE_X65Y105        LUT2 (Prop_lut2_I0_O)        0.028     2.051 f  plot_m1/scale_p/simu_p/y_reg[0][1]_LDC_i_2/O
                         net (fo=2, routed)           0.162     2.213    plot_m1/scale_p/simu_p_n_108
    SLICE_X64Y104        FDCE                                         f  plot_m1/scale_p/y_reg[0][1]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.813     2.261    plot_m1/scale_p/clk
    SLICE_X64Y104        FDCE                                         r  plot_m1/scale_p/y_reg[0][1]_C/C
                         clock pessimism             -0.472     1.789    
    SLICE_X64Y104        FDCE (Remov_fdce_C_CLR)     -0.069     1.720    plot_m1/scale_p/y_reg[0][1]_C
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.213    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][2]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][2]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.128ns (28.595%)  route 0.320ns (71.405%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.594     1.775    plot_m1/scale_p/simu_p/clk
    SLICE_X64Y105        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDCE (Prop_fdce_C_Q)         0.100     1.875 r  plot_m1/scale_p/simu_p/y_reg[0][2]/Q
                         net (fo=7, routed)           0.167     2.042    plot_m1/scale_p/simu_p/p1_y[2]
    SLICE_X65Y105        LUT2 (Prop_lut2_I0_O)        0.028     2.070 f  plot_m1/scale_p/simu_p/y_reg[0][2]_LDC_i_2/O
                         net (fo=2, routed)           0.153     2.223    plot_m1/scale_p/simu_p_n_107
    SLICE_X65Y106        FDCE                                         f  plot_m1/scale_p/y_reg[0][2]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.813     2.261    plot_m1/scale_p/clk
    SLICE_X65Y106        FDCE                                         r  plot_m1/scale_p/y_reg[0][2]_C/C
                         clock pessimism             -0.472     1.789    
    SLICE_X65Y106        FDCE (Remov_fdce_C_CLR)     -0.069     1.720    plot_m1/scale_p/y_reg[0][2]_C
  -------------------------------------------------------------------
                         required time                         -1.720    
                         arrival time                           2.223    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.504ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][5]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][5]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.128ns (26.424%)  route 0.356ns (73.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.594     1.775    plot_m1/scale_p/simu_p/clk
    SLICE_X64Y106        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDCE (Prop_fdce_C_Q)         0.100     1.875 r  plot_m1/scale_p/simu_p/y_reg[0][5]/Q
                         net (fo=7, routed)           0.194     2.069    plot_m1/scale_p/simu_p/p1_y[5]
    SLICE_X67Y107        LUT2 (Prop_lut2_I0_O)        0.028     2.097 f  plot_m1/scale_p/simu_p/y_reg[0][5]_LDC_i_2/O
                         net (fo=2, routed)           0.163     2.260    plot_m1/scale_p/simu_p_n_104
    SLICE_X66Y107        FDCE                                         f  plot_m1/scale_p/y_reg[0][5]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.812     2.260    plot_m1/scale_p/clk
    SLICE_X66Y107        FDCE                                         r  plot_m1/scale_p/y_reg[0][5]_C/C
                         clock pessimism             -0.455     1.805    
    SLICE_X66Y107        FDCE (Remov_fdce_C_CLR)     -0.050     1.755    plot_m1/scale_p/y_reg[0][5]_C
  -------------------------------------------------------------------
                         required time                         -1.755    
                         arrival time                           2.260    
  -------------------------------------------------------------------
                         slack                                  0.504    

Slack (MET) :             0.506ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][0]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][0]_P/PRE
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.427ns  (logic 0.133ns (31.134%)  route 0.294ns (68.866%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.261ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.594     1.775    plot_m1/scale_p/simu_p/clk
    SLICE_X64Y105        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDCE (Prop_fdce_C_Q)         0.100     1.875 f  plot_m1/scale_p/simu_p/y_reg[0][0]/Q
                         net (fo=8, routed)           0.145     2.020    plot_m1/scale_p/simu_p/p1_y[0]
    SLICE_X63Y105        LUT2 (Prop_lut2_I0_O)        0.033     2.053 f  plot_m1/scale_p/simu_p/y_reg[0][0]_LDC_i_1/O
                         net (fo=2, routed)           0.149     2.202    plot_m1/scale_p/simu_p_n_132
    SLICE_X62Y104        FDPE                                         f  plot_m1/scale_p/y_reg[0][0]_P/PRE
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.813     2.261    plot_m1/scale_p/clk
    SLICE_X62Y104        FDPE                                         r  plot_m1/scale_p/y_reg[0][0]_P/C
                         clock pessimism             -0.472     1.789    
    SLICE_X62Y104        FDPE (Remov_fdpe_C_PRE)     -0.093     1.696    plot_m1/scale_p/y_reg[0][0]_P
  -------------------------------------------------------------------
                         required time                         -1.696    
                         arrival time                           2.202    
  -------------------------------------------------------------------
                         slack                                  0.506    

Slack (MET) :             0.522ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][7]/C
                            (rising edge-triggered cell FDPE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][7]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.128ns (26.490%)  route 0.355ns (73.510%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.260ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.594     1.775    plot_m1/scale_p/simu_p/clk
    SLICE_X64Y106        FDPE                                         r  plot_m1/scale_p/simu_p/y_reg[0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y106        FDPE (Prop_fdpe_C_Q)         0.100     1.875 r  plot_m1/scale_p/simu_p/y_reg[0][7]/Q
                         net (fo=7, routed)           0.212     2.087    plot_m1/scale_p/simu_p/p1_y[7]
    SLICE_X64Y108        LUT2 (Prop_lut2_I0_O)        0.028     2.115 f  plot_m1/scale_p/simu_p/y_reg[0][7]_LDC_i_2/O
                         net (fo=2, routed)           0.143     2.258    plot_m1/scale_p/simu_p_n_102
    SLICE_X69Y108        FDCE                                         f  plot_m1/scale_p/y_reg[0][7]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.812     2.260    plot_m1/scale_p/clk
    SLICE_X69Y108        FDCE                                         r  plot_m1/scale_p/y_reg[0][7]_C/C
                         clock pessimism             -0.455     1.805    
    SLICE_X69Y108        FDCE (Remov_fdce_C_CLR)     -0.069     1.736    plot_m1/scale_p/y_reg[0][7]_C
  -------------------------------------------------------------------
                         required time                         -1.736    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.522    

Slack (MET) :             0.535ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][10]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][10]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.479ns  (logic 0.128ns (26.745%)  route 0.351ns (73.255%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.472ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.593     1.774    plot_m1/scale_p/simu_p/clk
    SLICE_X64Y107        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDCE (Prop_fdce_C_Q)         0.100     1.874 r  plot_m1/scale_p/simu_p/y_reg[0][10]/Q
                         net (fo=6, routed)           0.194     2.068    plot_m1/scale_p/simu_p/p1_y[10]
    SLICE_X64Y109        LUT2 (Prop_lut2_I0_O)        0.028     2.096 f  plot_m1/scale_p/simu_p/y_reg[0][10]_LDC_i_2/O
                         net (fo=2, routed)           0.157     2.253    plot_m1/scale_p/simu_p_n_99
    SLICE_X64Y110        FDCE                                         f  plot_m1/scale_p/y_reg[0][10]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.811     2.259    plot_m1/scale_p/clk
    SLICE_X64Y110        FDCE                                         r  plot_m1/scale_p/y_reg[0][10]_C/C
                         clock pessimism             -0.472     1.787    
    SLICE_X64Y110        FDCE (Remov_fdce_C_CLR)     -0.069     1.718    plot_m1/scale_p/y_reg[0][10]_C
  -------------------------------------------------------------------
                         required time                         -1.718    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.535    

Slack (MET) :             0.536ns  (arrival time - required time)
  Source:                 plot_m1/scale_p/simu_p/y_reg[0][11]/C
                            (rising edge-triggered cell FDCE clocked by vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Destination:            plot_m1/scale_p/y_reg[0][11]_C/CLR
                            (removal check against rising-edge clock vin1_clk  {rise@0.000ns fall@1.667ns period=6.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (vin1_clk rise@0.000ns - vin1_clk rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.128ns (25.766%)  route 0.369ns (74.234%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.030ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.259ns
    Source Clock Delay      (SCD):    1.774ns
    Clock Pessimism Removal (CPR):    0.455ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.438     0.438 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.717     1.155    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.181 r  BUFG_inst/O
                         net (fo=2577, routed)        0.593     1.774    plot_m1/scale_p/simu_p/clk
    SLICE_X64Y107        FDCE                                         r  plot_m1/scale_p/simu_p/y_reg[0][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y107        FDCE (Prop_fdce_C_Q)         0.100     1.874 r  plot_m1/scale_p/simu_p/y_reg[0][11]/Q
                         net (fo=5, routed)           0.188     2.063    plot_m1/scale_p/simu_p/p1_y[11]
    SLICE_X66Y109        LUT2 (Prop_lut2_I0_O)        0.028     2.091 f  plot_m1/scale_p/simu_p/y_reg[0][11]_LDC_i_2/O
                         net (fo=2, routed)           0.180     2.271    plot_m1/scale_p/simu_p_n_98
    SLICE_X68Y110        FDCE                                         f  plot_m1/scale_p/y_reg[0][11]_C/CLR
  -------------------------------------------------------------------    -------------------

                         (clock vin1_clk rise edge)
                                                      0.000     0.000 r  
    L26                                               0.000     0.000 r  vin1_clk (IN)
                         net (fo=0)                   0.000     0.000    vin1_clk
    L26                  IBUF (Prop_ibuf_I_O)         0.634     0.634 r  vin1_clk_IBUF_inst/O
                         net (fo=1, routed)           0.784     1.418    vin1_clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.448 r  BUFG_inst/O
                         net (fo=2577, routed)        0.811     2.259    plot_m1/scale_p/clk
    SLICE_X68Y110        FDCE                                         r  plot_m1/scale_p/y_reg[0][11]_C/C
                         clock pessimism             -0.455     1.804    
    SLICE_X68Y110        FDCE (Remov_fdce_C_CLR)     -0.069     1.735    plot_m1/scale_p/y_reg[0][11]_C
  -------------------------------------------------------------------
                         required time                         -1.735    
                         arrival time                           2.271    
  -------------------------------------------------------------------
                         slack                                  0.536    





