ARM GAS  /tmp/ccSaYkY9.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f1xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.file 1 "Core/Src/stm32f1xx_hal_msp.c"
  18              		.section	.text.HAL_MspInit,"ax",%progbits
  19              		.align	1
  20              		.global	HAL_MspInit
  21              		.syntax unified
  22              		.thumb
  23              		.thumb_func
  25              	HAL_MspInit:
  26              	.LFB65:
   1:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f1xx_hal_msp.c **** /**
   3:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f1xx_hal_msp.c ****   * @file         stm32f1xx_hal_msp.c
   5:Core/Src/stm32f1xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f1xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f1xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f1xx_hal_msp.c ****   *
  10:Core/Src/stm32f1xx_hal_msp.c ****   * Copyright (c) 2022 STMicroelectronics.
  11:Core/Src/stm32f1xx_hal_msp.c ****   * All rights reserved.
  12:Core/Src/stm32f1xx_hal_msp.c ****   *
  13:Core/Src/stm32f1xx_hal_msp.c ****   * This software is licensed under terms that can be found in the LICENSE file
  14:Core/Src/stm32f1xx_hal_msp.c ****   * in the root directory of this software component.
  15:Core/Src/stm32f1xx_hal_msp.c ****   * If no LICENSE file comes with this software, it is provided AS-IS.
  16:Core/Src/stm32f1xx_hal_msp.c ****   *
  17:Core/Src/stm32f1xx_hal_msp.c ****   ******************************************************************************
  18:Core/Src/stm32f1xx_hal_msp.c ****   */
  19:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Header */
  20:Core/Src/stm32f1xx_hal_msp.c **** 
  21:Core/Src/stm32f1xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  22:Core/Src/stm32f1xx_hal_msp.c **** #include "main.h"
  23:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  24:Core/Src/stm32f1xx_hal_msp.c **** 
  25:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Includes */
  26:Core/Src/stm32f1xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim1_ch1;
  27:Core/Src/stm32f1xx_hal_msp.c **** 
  28:Core/Src/stm32f1xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  29:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN TD */
  30:Core/Src/stm32f1xx_hal_msp.c **** 
  31:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END TD */
  32:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccSaYkY9.s 			page 2


  33:Core/Src/stm32f1xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  34:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Define */
  35:Core/Src/stm32f1xx_hal_msp.c **** 
  36:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Define */
  37:Core/Src/stm32f1xx_hal_msp.c **** 
  38:Core/Src/stm32f1xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  39:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  40:Core/Src/stm32f1xx_hal_msp.c **** 
  41:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END Macro */
  42:Core/Src/stm32f1xx_hal_msp.c **** 
  43:Core/Src/stm32f1xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  44:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PV */
  45:Core/Src/stm32f1xx_hal_msp.c **** 
  46:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PV */
  47:Core/Src/stm32f1xx_hal_msp.c **** 
  48:Core/Src/stm32f1xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  49:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  50:Core/Src/stm32f1xx_hal_msp.c **** 
  51:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END PFP */
  52:Core/Src/stm32f1xx_hal_msp.c **** 
  53:Core/Src/stm32f1xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  54:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  55:Core/Src/stm32f1xx_hal_msp.c **** 
  56:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  57:Core/Src/stm32f1xx_hal_msp.c **** 
  58:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  59:Core/Src/stm32f1xx_hal_msp.c **** 
  60:Core/Src/stm32f1xx_hal_msp.c **** /* USER CODE END 0 */
  61:Core/Src/stm32f1xx_hal_msp.c **** 
  62:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  63:Core/Src/stm32f1xx_hal_msp.c ****                     /**
  64:Core/Src/stm32f1xx_hal_msp.c ****   * Initializes the Global MSP.
  65:Core/Src/stm32f1xx_hal_msp.c ****   */
  66:Core/Src/stm32f1xx_hal_msp.c **** void HAL_MspInit(void)
  67:Core/Src/stm32f1xx_hal_msp.c **** {
  27              		.loc 1 67 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
  68:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  69:Core/Src/stm32f1xx_hal_msp.c **** 
  70:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  71:Core/Src/stm32f1xx_hal_msp.c **** 
  72:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_AFIO_CLK_ENABLE();
  35              		.loc 1 72 3 view .LVU1
  36              	.LBB2:
  37              		.loc 1 72 3 view .LVU2
  38              		.loc 1 72 3 view .LVU3
  39 0002 0A4B     		ldr	r3, .L3
  40 0004 9A69     		ldr	r2, [r3, #24]
  41 0006 42F00102 		orr	r2, r2, #1
  42 000a 9A61     		str	r2, [r3, #24]
  43              		.loc 1 72 3 view .LVU4
ARM GAS  /tmp/ccSaYkY9.s 			page 3


  44 000c 9A69     		ldr	r2, [r3, #24]
  45 000e 02F00102 		and	r2, r2, #1
  46 0012 0092     		str	r2, [sp]
  47              		.loc 1 72 3 view .LVU5
  48 0014 009A     		ldr	r2, [sp]
  49              	.LBE2:
  50              		.loc 1 72 3 view .LVU6
  73:Core/Src/stm32f1xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 73 3 view .LVU7
  52              	.LBB3:
  53              		.loc 1 73 3 view .LVU8
  54              		.loc 1 73 3 view .LVU9
  55 0016 DA69     		ldr	r2, [r3, #28]
  56 0018 42F08052 		orr	r2, r2, #268435456
  57 001c DA61     		str	r2, [r3, #28]
  58              		.loc 1 73 3 view .LVU10
  59 001e DB69     		ldr	r3, [r3, #28]
  60 0020 03F08053 		and	r3, r3, #268435456
  61 0024 0193     		str	r3, [sp, #4]
  62              		.loc 1 73 3 view .LVU11
  63 0026 019B     		ldr	r3, [sp, #4]
  64              	.LBE3:
  65              		.loc 1 73 3 view .LVU12
  74:Core/Src/stm32f1xx_hal_msp.c **** 
  75:Core/Src/stm32f1xx_hal_msp.c ****   /* System interrupt init*/
  76:Core/Src/stm32f1xx_hal_msp.c **** 
  77:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  78:Core/Src/stm32f1xx_hal_msp.c **** 
  79:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  80:Core/Src/stm32f1xx_hal_msp.c **** }
  66              		.loc 1 80 1 is_stmt 0 view .LVU13
  67 0028 02B0     		add	sp, sp, #8
  68              	.LCFI1:
  69              		.cfi_def_cfa_offset 0
  70              		@ sp needed
  71 002a 7047     		bx	lr
  72              	.L4:
  73              		.align	2
  74              	.L3:
  75 002c 00100240 		.word	1073876992
  76              		.cfi_endproc
  77              	.LFE65:
  79              		.section	.text.HAL_TIM_Base_MspInit,"ax",%progbits
  80              		.align	1
  81              		.global	HAL_TIM_Base_MspInit
  82              		.syntax unified
  83              		.thumb
  84              		.thumb_func
  86              	HAL_TIM_Base_MspInit:
  87              	.LVL0:
  88              	.LFB66:
  81:Core/Src/stm32f1xx_hal_msp.c **** 
  82:Core/Src/stm32f1xx_hal_msp.c **** /**
  83:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP Initialization
  84:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
  85:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
  86:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
ARM GAS  /tmp/ccSaYkY9.s 			page 4


  87:Core/Src/stm32f1xx_hal_msp.c **** */
  88:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
  89:Core/Src/stm32f1xx_hal_msp.c **** {
  89              		.loc 1 89 1 is_stmt 1 view -0
  90              		.cfi_startproc
  91              		@ args = 0, pretend = 0, frame = 8
  92              		@ frame_needed = 0, uses_anonymous_args = 0
  90:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
  93              		.loc 1 90 3 view .LVU15
  94              		.loc 1 90 15 is_stmt 0 view .LVU16
  95 0000 0268     		ldr	r2, [r0]
  96              		.loc 1 90 5 view .LVU17
  97 0002 1B4B     		ldr	r3, .L14
  98 0004 9A42     		cmp	r2, r3
  99 0006 00D0     		beq	.L12
 100 0008 7047     		bx	lr
 101              	.L12:
  89:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 102              		.loc 1 89 1 view .LVU18
 103 000a 10B5     		push	{r4, lr}
 104              	.LCFI2:
 105              		.cfi_def_cfa_offset 8
 106              		.cfi_offset 4, -8
 107              		.cfi_offset 14, -4
 108 000c 82B0     		sub	sp, sp, #8
 109              	.LCFI3:
 110              		.cfi_def_cfa_offset 16
 111 000e 0446     		mov	r4, r0
  91:Core/Src/stm32f1xx_hal_msp.c ****   {
  92:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 0 */
  93:Core/Src/stm32f1xx_hal_msp.c **** 
  94:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 0 */
  95:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
  96:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_ENABLE();
 112              		.loc 1 96 5 is_stmt 1 view .LVU19
 113              	.LBB4:
 114              		.loc 1 96 5 view .LVU20
 115              		.loc 1 96 5 view .LVU21
 116 0010 03F56443 		add	r3, r3, #58368
 117 0014 9A69     		ldr	r2, [r3, #24]
 118 0016 42F40062 		orr	r2, r2, #2048
 119 001a 9A61     		str	r2, [r3, #24]
 120              		.loc 1 96 5 view .LVU22
 121 001c 9B69     		ldr	r3, [r3, #24]
 122 001e 03F40063 		and	r3, r3, #2048
 123 0022 0193     		str	r3, [sp, #4]
 124              		.loc 1 96 5 view .LVU23
 125 0024 019B     		ldr	r3, [sp, #4]
 126              	.LBE4:
 127              		.loc 1 96 5 view .LVU24
  97:Core/Src/stm32f1xx_hal_msp.c **** 
  98:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 DMA Init */
  99:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1_CH1 Init */
 100:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Instance = DMA1_Channel2;
 128              		.loc 1 100 5 view .LVU25
 129              		.loc 1 100 28 is_stmt 0 view .LVU26
 130 0026 1348     		ldr	r0, .L14+4
ARM GAS  /tmp/ccSaYkY9.s 			page 5


 131              	.LVL1:
 132              		.loc 1 100 28 view .LVU27
 133 0028 134B     		ldr	r3, .L14+8
 134 002a 0360     		str	r3, [r0]
 101:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 135              		.loc 1 101 5 is_stmt 1 view .LVU28
 136              		.loc 1 101 34 is_stmt 0 view .LVU29
 137 002c 1023     		movs	r3, #16
 138 002e 4360     		str	r3, [r0, #4]
 102:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 139              		.loc 1 102 5 is_stmt 1 view .LVU30
 140              		.loc 1 102 34 is_stmt 0 view .LVU31
 141 0030 0023     		movs	r3, #0
 142 0032 8360     		str	r3, [r0, #8]
 103:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.MemInc = DMA_MINC_ENABLE;
 143              		.loc 1 103 5 is_stmt 1 view .LVU32
 144              		.loc 1 103 31 is_stmt 0 view .LVU33
 145 0034 8022     		movs	r2, #128
 146 0036 C260     		str	r2, [r0, #12]
 104:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 147              		.loc 1 104 5 is_stmt 1 view .LVU34
 148              		.loc 1 104 44 is_stmt 0 view .LVU35
 149 0038 4FF48072 		mov	r2, #256
 150 003c 0261     		str	r2, [r0, #16]
 105:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 151              		.loc 1 105 5 is_stmt 1 view .LVU36
 152              		.loc 1 105 41 is_stmt 0 view .LVU37
 153 003e 4FF48062 		mov	r2, #1024
 154 0042 4261     		str	r2, [r0, #20]
 106:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.Mode = DMA_NORMAL;
 155              		.loc 1 106 5 is_stmt 1 view .LVU38
 156              		.loc 1 106 29 is_stmt 0 view .LVU39
 157 0044 8361     		str	r3, [r0, #24]
 107:Core/Src/stm32f1xx_hal_msp.c ****     hdma_tim1_ch1.Init.Priority = DMA_PRIORITY_LOW;
 158              		.loc 1 107 5 is_stmt 1 view .LVU40
 159              		.loc 1 107 33 is_stmt 0 view .LVU41
 160 0046 C361     		str	r3, [r0, #28]
 108:Core/Src/stm32f1xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim1_ch1) != HAL_OK)
 161              		.loc 1 108 5 is_stmt 1 view .LVU42
 162              		.loc 1 108 9 is_stmt 0 view .LVU43
 163 0048 FFF7FEFF 		bl	HAL_DMA_Init
 164              	.LVL2:
 165              		.loc 1 108 8 view .LVU44
 166 004c 60B9     		cbnz	r0, .L13
 167              	.L7:
 109:Core/Src/stm32f1xx_hal_msp.c ****     {
 110:Core/Src/stm32f1xx_hal_msp.c ****       Error_Handler();
 111:Core/Src/stm32f1xx_hal_msp.c ****     }
 112:Core/Src/stm32f1xx_hal_msp.c **** 
 113:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_LINKDMA(htim_base,hdma[TIM_DMA_ID_CC1],hdma_tim1_ch1);
 168              		.loc 1 113 5 is_stmt 1 view .LVU45
 169              		.loc 1 113 5 view .LVU46
 170 004e 094B     		ldr	r3, .L14+4
 171 0050 6362     		str	r3, [r4, #36]
 172              		.loc 1 113 5 view .LVU47
 173 0052 5C62     		str	r4, [r3, #36]
 174              		.loc 1 113 5 view .LVU48
ARM GAS  /tmp/ccSaYkY9.s 			page 6


 114:Core/Src/stm32f1xx_hal_msp.c **** 
 115:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt Init */
 116:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM1_TRG_COM_IRQn, 0, 0);
 175              		.loc 1 116 5 view .LVU49
 176 0054 0022     		movs	r2, #0
 177 0056 1146     		mov	r1, r2
 178 0058 1A20     		movs	r0, #26
 179 005a FFF7FEFF 		bl	HAL_NVIC_SetPriority
 180              	.LVL3:
 117:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM1_TRG_COM_IRQn);
 181              		.loc 1 117 5 view .LVU50
 182 005e 1A20     		movs	r0, #26
 183 0060 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 184              	.LVL4:
 118:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspInit 1 */
 119:Core/Src/stm32f1xx_hal_msp.c **** 
 120:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspInit 1 */
 121:Core/Src/stm32f1xx_hal_msp.c ****   }
 122:Core/Src/stm32f1xx_hal_msp.c **** 
 123:Core/Src/stm32f1xx_hal_msp.c **** }
 185              		.loc 1 123 1 is_stmt 0 view .LVU51
 186 0064 02B0     		add	sp, sp, #8
 187              	.LCFI4:
 188              		.cfi_remember_state
 189              		.cfi_def_cfa_offset 8
 190              		@ sp needed
 191 0066 10BD     		pop	{r4, pc}
 192              	.LVL5:
 193              	.L13:
 194              	.LCFI5:
 195              		.cfi_restore_state
 110:Core/Src/stm32f1xx_hal_msp.c ****     }
 196              		.loc 1 110 7 is_stmt 1 view .LVU52
 197 0068 FFF7FEFF 		bl	Error_Handler
 198              	.LVL6:
 199 006c EFE7     		b	.L7
 200              	.L15:
 201 006e 00BF     		.align	2
 202              	.L14:
 203 0070 002C0140 		.word	1073818624
 204 0074 00000000 		.word	hdma_tim1_ch1
 205 0078 1C000240 		.word	1073872924
 206              		.cfi_endproc
 207              	.LFE66:
 209              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 210              		.align	1
 211              		.global	HAL_TIM_MspPostInit
 212              		.syntax unified
 213              		.thumb
 214              		.thumb_func
 216              	HAL_TIM_MspPostInit:
 217              	.LVL7:
 218              	.LFB67:
 124:Core/Src/stm32f1xx_hal_msp.c **** 
 125:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 126:Core/Src/stm32f1xx_hal_msp.c **** {
 219              		.loc 1 126 1 view -0
ARM GAS  /tmp/ccSaYkY9.s 			page 7


 220              		.cfi_startproc
 221              		@ args = 0, pretend = 0, frame = 24
 222              		@ frame_needed = 0, uses_anonymous_args = 0
 223              		.loc 1 126 1 is_stmt 0 view .LVU54
 224 0000 00B5     		push	{lr}
 225              	.LCFI6:
 226              		.cfi_def_cfa_offset 4
 227              		.cfi_offset 14, -4
 228 0002 87B0     		sub	sp, sp, #28
 229              	.LCFI7:
 230              		.cfi_def_cfa_offset 32
 127:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 231              		.loc 1 127 3 is_stmt 1 view .LVU55
 232              		.loc 1 127 20 is_stmt 0 view .LVU56
 233 0004 0023     		movs	r3, #0
 234 0006 0293     		str	r3, [sp, #8]
 235 0008 0393     		str	r3, [sp, #12]
 236 000a 0493     		str	r3, [sp, #16]
 237 000c 0593     		str	r3, [sp, #20]
 128:Core/Src/stm32f1xx_hal_msp.c ****   if(htim->Instance==TIM1)
 238              		.loc 1 128 3 is_stmt 1 view .LVU57
 239              		.loc 1 128 10 is_stmt 0 view .LVU58
 240 000e 0268     		ldr	r2, [r0]
 241              		.loc 1 128 5 view .LVU59
 242 0010 0D4B     		ldr	r3, .L20
 243 0012 9A42     		cmp	r2, r3
 244 0014 02D0     		beq	.L19
 245              	.LVL8:
 246              	.L16:
 129:Core/Src/stm32f1xx_hal_msp.c ****   {
 130:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 0 */
 131:Core/Src/stm32f1xx_hal_msp.c **** 
 132:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 0 */
 133:Core/Src/stm32f1xx_hal_msp.c **** 
 134:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 135:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 136:Core/Src/stm32f1xx_hal_msp.c ****     PA8     ------> TIM1_CH1
 137:Core/Src/stm32f1xx_hal_msp.c ****     */
 138:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8;
 139:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 140:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 141:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 142:Core/Src/stm32f1xx_hal_msp.c **** 
 143:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspPostInit 1 */
 144:Core/Src/stm32f1xx_hal_msp.c **** 
 145:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspPostInit 1 */
 146:Core/Src/stm32f1xx_hal_msp.c ****   }
 147:Core/Src/stm32f1xx_hal_msp.c **** 
 148:Core/Src/stm32f1xx_hal_msp.c **** }
 247              		.loc 1 148 1 view .LVU60
 248 0016 07B0     		add	sp, sp, #28
 249              	.LCFI8:
 250              		.cfi_remember_state
 251              		.cfi_def_cfa_offset 4
 252              		@ sp needed
 253 0018 5DF804FB 		ldr	pc, [sp], #4
 254              	.LVL9:
ARM GAS  /tmp/ccSaYkY9.s 			page 8


 255              	.L19:
 256              	.LCFI9:
 257              		.cfi_restore_state
 134:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 258              		.loc 1 134 5 is_stmt 1 view .LVU61
 259              	.LBB5:
 134:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 260              		.loc 1 134 5 view .LVU62
 134:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 261              		.loc 1 134 5 view .LVU63
 262 001c 03F56443 		add	r3, r3, #58368
 263 0020 9A69     		ldr	r2, [r3, #24]
 264 0022 42F00402 		orr	r2, r2, #4
 265 0026 9A61     		str	r2, [r3, #24]
 134:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 266              		.loc 1 134 5 view .LVU64
 267 0028 9B69     		ldr	r3, [r3, #24]
 268 002a 03F00403 		and	r3, r3, #4
 269 002e 0193     		str	r3, [sp, #4]
 134:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 270              		.loc 1 134 5 view .LVU65
 271 0030 019B     		ldr	r3, [sp, #4]
 272              	.LBE5:
 134:Core/Src/stm32f1xx_hal_msp.c ****     /**TIM1 GPIO Configuration
 273              		.loc 1 134 5 view .LVU66
 138:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 274              		.loc 1 138 5 view .LVU67
 138:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 275              		.loc 1 138 25 is_stmt 0 view .LVU68
 276 0032 4FF48073 		mov	r3, #256
 277 0036 0293     		str	r3, [sp, #8]
 139:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 278              		.loc 1 139 5 is_stmt 1 view .LVU69
 139:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 279              		.loc 1 139 26 is_stmt 0 view .LVU70
 280 0038 0223     		movs	r3, #2
 281 003a 0393     		str	r3, [sp, #12]
 140:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 282              		.loc 1 140 5 is_stmt 1 view .LVU71
 140:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 283              		.loc 1 140 27 is_stmt 0 view .LVU72
 284 003c 0593     		str	r3, [sp, #20]
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 285              		.loc 1 141 5 is_stmt 1 view .LVU73
 286 003e 02A9     		add	r1, sp, #8
 287 0040 0248     		ldr	r0, .L20+4
 288              	.LVL10:
 141:Core/Src/stm32f1xx_hal_msp.c **** 
 289              		.loc 1 141 5 is_stmt 0 view .LVU74
 290 0042 FFF7FEFF 		bl	HAL_GPIO_Init
 291              	.LVL11:
 292              		.loc 1 148 1 view .LVU75
 293 0046 E6E7     		b	.L16
 294              	.L21:
 295              		.align	2
 296              	.L20:
 297 0048 002C0140 		.word	1073818624
ARM GAS  /tmp/ccSaYkY9.s 			page 9


 298 004c 00080140 		.word	1073809408
 299              		.cfi_endproc
 300              	.LFE67:
 302              		.section	.text.HAL_TIM_Base_MspDeInit,"ax",%progbits
 303              		.align	1
 304              		.global	HAL_TIM_Base_MspDeInit
 305              		.syntax unified
 306              		.thumb
 307              		.thumb_func
 309              	HAL_TIM_Base_MspDeInit:
 310              	.LVL12:
 311              	.LFB68:
 149:Core/Src/stm32f1xx_hal_msp.c **** /**
 150:Core/Src/stm32f1xx_hal_msp.c **** * @brief TIM_Base MSP De-Initialization
 151:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 152:Core/Src/stm32f1xx_hal_msp.c **** * @param htim_base: TIM_Base handle pointer
 153:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 154:Core/Src/stm32f1xx_hal_msp.c **** */
 155:Core/Src/stm32f1xx_hal_msp.c **** void HAL_TIM_Base_MspDeInit(TIM_HandleTypeDef* htim_base)
 156:Core/Src/stm32f1xx_hal_msp.c **** {
 312              		.loc 1 156 1 is_stmt 1 view -0
 313              		.cfi_startproc
 314              		@ args = 0, pretend = 0, frame = 0
 315              		@ frame_needed = 0, uses_anonymous_args = 0
 316              		.loc 1 156 1 is_stmt 0 view .LVU77
 317 0000 08B5     		push	{r3, lr}
 318              	.LCFI10:
 319              		.cfi_def_cfa_offset 8
 320              		.cfi_offset 3, -8
 321              		.cfi_offset 14, -4
 157:Core/Src/stm32f1xx_hal_msp.c ****   if(htim_base->Instance==TIM1)
 322              		.loc 1 157 3 is_stmt 1 view .LVU78
 323              		.loc 1 157 15 is_stmt 0 view .LVU79
 324 0002 0268     		ldr	r2, [r0]
 325              		.loc 1 157 5 view .LVU80
 326 0004 074B     		ldr	r3, .L26
 327 0006 9A42     		cmp	r2, r3
 328 0008 00D0     		beq	.L25
 329              	.LVL13:
 330              	.L22:
 158:Core/Src/stm32f1xx_hal_msp.c ****   {
 159:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 0 */
 160:Core/Src/stm32f1xx_hal_msp.c **** 
 161:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 0 */
 162:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 163:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_TIM1_CLK_DISABLE();
 164:Core/Src/stm32f1xx_hal_msp.c **** 
 165:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 DMA DeInit */
 166:Core/Src/stm32f1xx_hal_msp.c ****     HAL_DMA_DeInit(htim_base->hdma[TIM_DMA_ID_CC1]);
 167:Core/Src/stm32f1xx_hal_msp.c **** 
 168:Core/Src/stm32f1xx_hal_msp.c ****     /* TIM1 interrupt DeInit */
 169:Core/Src/stm32f1xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM1_TRG_COM_IRQn);
 170:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 171:Core/Src/stm32f1xx_hal_msp.c **** 
 172:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END TIM1_MspDeInit 1 */
 173:Core/Src/stm32f1xx_hal_msp.c ****   }
 174:Core/Src/stm32f1xx_hal_msp.c **** 
ARM GAS  /tmp/ccSaYkY9.s 			page 10


 175:Core/Src/stm32f1xx_hal_msp.c **** }
 331              		.loc 1 175 1 view .LVU81
 332 000a 08BD     		pop	{r3, pc}
 333              	.LVL14:
 334              	.L25:
 163:Core/Src/stm32f1xx_hal_msp.c **** 
 335              		.loc 1 163 5 is_stmt 1 view .LVU82
 336 000c 064A     		ldr	r2, .L26+4
 337 000e 9369     		ldr	r3, [r2, #24]
 338 0010 23F40063 		bic	r3, r3, #2048
 339 0014 9361     		str	r3, [r2, #24]
 166:Core/Src/stm32f1xx_hal_msp.c **** 
 340              		.loc 1 166 5 view .LVU83
 341 0016 406A     		ldr	r0, [r0, #36]
 342              	.LVL15:
 166:Core/Src/stm32f1xx_hal_msp.c **** 
 343              		.loc 1 166 5 is_stmt 0 view .LVU84
 344 0018 FFF7FEFF 		bl	HAL_DMA_DeInit
 345              	.LVL16:
 169:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN TIM1_MspDeInit 1 */
 346              		.loc 1 169 5 is_stmt 1 view .LVU85
 347 001c 1A20     		movs	r0, #26
 348 001e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 349              	.LVL17:
 350              		.loc 1 175 1 is_stmt 0 view .LVU86
 351 0022 F2E7     		b	.L22
 352              	.L27:
 353              		.align	2
 354              	.L26:
 355 0024 002C0140 		.word	1073818624
 356 0028 00100240 		.word	1073876992
 357              		.cfi_endproc
 358              	.LFE68:
 360              		.section	.text.HAL_UART_MspInit,"ax",%progbits
 361              		.align	1
 362              		.global	HAL_UART_MspInit
 363              		.syntax unified
 364              		.thumb
 365              		.thumb_func
 367              	HAL_UART_MspInit:
 368              	.LVL18:
 369              	.LFB69:
 176:Core/Src/stm32f1xx_hal_msp.c **** 
 177:Core/Src/stm32f1xx_hal_msp.c **** /**
 178:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP Initialization
 179:Core/Src/stm32f1xx_hal_msp.c **** * This function configures the hardware resources used in this example
 180:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 181:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 182:Core/Src/stm32f1xx_hal_msp.c **** */
 183:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspInit(UART_HandleTypeDef* huart)
 184:Core/Src/stm32f1xx_hal_msp.c **** {
 370              		.loc 1 184 1 is_stmt 1 view -0
 371              		.cfi_startproc
 372              		@ args = 0, pretend = 0, frame = 24
 373              		@ frame_needed = 0, uses_anonymous_args = 0
 374              		.loc 1 184 1 is_stmt 0 view .LVU88
 375 0000 10B5     		push	{r4, lr}
ARM GAS  /tmp/ccSaYkY9.s 			page 11


 376              	.LCFI11:
 377              		.cfi_def_cfa_offset 8
 378              		.cfi_offset 4, -8
 379              		.cfi_offset 14, -4
 380 0002 86B0     		sub	sp, sp, #24
 381              	.LCFI12:
 382              		.cfi_def_cfa_offset 32
 185:Core/Src/stm32f1xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 383              		.loc 1 185 3 is_stmt 1 view .LVU89
 384              		.loc 1 185 20 is_stmt 0 view .LVU90
 385 0004 0023     		movs	r3, #0
 386 0006 0293     		str	r3, [sp, #8]
 387 0008 0393     		str	r3, [sp, #12]
 388 000a 0493     		str	r3, [sp, #16]
 389 000c 0593     		str	r3, [sp, #20]
 186:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 390              		.loc 1 186 3 is_stmt 1 view .LVU91
 391              		.loc 1 186 11 is_stmt 0 view .LVU92
 392 000e 0268     		ldr	r2, [r0]
 393              		.loc 1 186 5 view .LVU93
 394 0010 174B     		ldr	r3, .L32
 395 0012 9A42     		cmp	r2, r3
 396 0014 01D0     		beq	.L31
 397              	.LVL19:
 398              	.L28:
 187:Core/Src/stm32f1xx_hal_msp.c ****   {
 188:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 0 */
 189:Core/Src/stm32f1xx_hal_msp.c **** 
 190:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 0 */
 191:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock enable */
 192:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_ENABLE();
 193:Core/Src/stm32f1xx_hal_msp.c **** 
 194:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_GPIOA_CLK_ENABLE();
 195:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 196:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 197:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 198:Core/Src/stm32f1xx_hal_msp.c ****     */
 199:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_9;
 200:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 201:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 202:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 203:Core/Src/stm32f1xx_hal_msp.c **** 
 204:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_10;
 205:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 206:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 207:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 208:Core/Src/stm32f1xx_hal_msp.c **** 
 209:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspInit 1 */
 210:Core/Src/stm32f1xx_hal_msp.c **** 
 211:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspInit 1 */
 212:Core/Src/stm32f1xx_hal_msp.c ****   }
 213:Core/Src/stm32f1xx_hal_msp.c **** 
 214:Core/Src/stm32f1xx_hal_msp.c **** }
 399              		.loc 1 214 1 view .LVU94
 400 0016 06B0     		add	sp, sp, #24
 401              	.LCFI13:
 402              		.cfi_remember_state
ARM GAS  /tmp/ccSaYkY9.s 			page 12


 403              		.cfi_def_cfa_offset 8
 404              		@ sp needed
 405 0018 10BD     		pop	{r4, pc}
 406              	.LVL20:
 407              	.L31:
 408              	.LCFI14:
 409              		.cfi_restore_state
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 410              		.loc 1 192 5 is_stmt 1 view .LVU95
 411              	.LBB6:
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 412              		.loc 1 192 5 view .LVU96
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 413              		.loc 1 192 5 view .LVU97
 414 001a 03F55843 		add	r3, r3, #55296
 415 001e 9A69     		ldr	r2, [r3, #24]
 416 0020 42F48042 		orr	r2, r2, #16384
 417 0024 9A61     		str	r2, [r3, #24]
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 418              		.loc 1 192 5 view .LVU98
 419 0026 9A69     		ldr	r2, [r3, #24]
 420 0028 02F48042 		and	r2, r2, #16384
 421 002c 0092     		str	r2, [sp]
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 422              		.loc 1 192 5 view .LVU99
 423 002e 009A     		ldr	r2, [sp]
 424              	.LBE6:
 192:Core/Src/stm32f1xx_hal_msp.c **** 
 425              		.loc 1 192 5 view .LVU100
 194:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 426              		.loc 1 194 5 view .LVU101
 427              	.LBB7:
 194:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 428              		.loc 1 194 5 view .LVU102
 194:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 429              		.loc 1 194 5 view .LVU103
 430 0030 9A69     		ldr	r2, [r3, #24]
 431 0032 42F00402 		orr	r2, r2, #4
 432 0036 9A61     		str	r2, [r3, #24]
 194:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 433              		.loc 1 194 5 view .LVU104
 434 0038 9B69     		ldr	r3, [r3, #24]
 435 003a 03F00403 		and	r3, r3, #4
 436 003e 0193     		str	r3, [sp, #4]
 194:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 437              		.loc 1 194 5 view .LVU105
 438 0040 019B     		ldr	r3, [sp, #4]
 439              	.LBE7:
 194:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 440              		.loc 1 194 5 view .LVU106
 199:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 441              		.loc 1 199 5 view .LVU107
 199:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 442              		.loc 1 199 25 is_stmt 0 view .LVU108
 443 0042 4FF40073 		mov	r3, #512
 444 0046 0293     		str	r3, [sp, #8]
 200:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
ARM GAS  /tmp/ccSaYkY9.s 			page 13


 445              		.loc 1 200 5 is_stmt 1 view .LVU109
 200:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 446              		.loc 1 200 26 is_stmt 0 view .LVU110
 447 0048 0223     		movs	r3, #2
 448 004a 0393     		str	r3, [sp, #12]
 201:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 449              		.loc 1 201 5 is_stmt 1 view .LVU111
 201:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 450              		.loc 1 201 27 is_stmt 0 view .LVU112
 451 004c 0323     		movs	r3, #3
 452 004e 0593     		str	r3, [sp, #20]
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 453              		.loc 1 202 5 is_stmt 1 view .LVU113
 454 0050 084C     		ldr	r4, .L32+4
 455 0052 02A9     		add	r1, sp, #8
 456 0054 2046     		mov	r0, r4
 457              	.LVL21:
 202:Core/Src/stm32f1xx_hal_msp.c **** 
 458              		.loc 1 202 5 is_stmt 0 view .LVU114
 459 0056 FFF7FEFF 		bl	HAL_GPIO_Init
 460              	.LVL22:
 204:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 461              		.loc 1 204 5 is_stmt 1 view .LVU115
 204:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 462              		.loc 1 204 25 is_stmt 0 view .LVU116
 463 005a 4FF48063 		mov	r3, #1024
 464 005e 0293     		str	r3, [sp, #8]
 205:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 465              		.loc 1 205 5 is_stmt 1 view .LVU117
 205:Core/Src/stm32f1xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 466              		.loc 1 205 26 is_stmt 0 view .LVU118
 467 0060 0023     		movs	r3, #0
 468 0062 0393     		str	r3, [sp, #12]
 206:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 469              		.loc 1 206 5 is_stmt 1 view .LVU119
 206:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 470              		.loc 1 206 26 is_stmt 0 view .LVU120
 471 0064 0493     		str	r3, [sp, #16]
 207:Core/Src/stm32f1xx_hal_msp.c **** 
 472              		.loc 1 207 5 is_stmt 1 view .LVU121
 473 0066 02A9     		add	r1, sp, #8
 474 0068 2046     		mov	r0, r4
 475 006a FFF7FEFF 		bl	HAL_GPIO_Init
 476              	.LVL23:
 477              		.loc 1 214 1 is_stmt 0 view .LVU122
 478 006e D2E7     		b	.L28
 479              	.L33:
 480              		.align	2
 481              	.L32:
 482 0070 00380140 		.word	1073821696
 483 0074 00080140 		.word	1073809408
 484              		.cfi_endproc
 485              	.LFE69:
 487              		.section	.text.HAL_UART_MspDeInit,"ax",%progbits
 488              		.align	1
 489              		.global	HAL_UART_MspDeInit
 490              		.syntax unified
ARM GAS  /tmp/ccSaYkY9.s 			page 14


 491              		.thumb
 492              		.thumb_func
 494              	HAL_UART_MspDeInit:
 495              	.LVL24:
 496              	.LFB70:
 215:Core/Src/stm32f1xx_hal_msp.c **** 
 216:Core/Src/stm32f1xx_hal_msp.c **** /**
 217:Core/Src/stm32f1xx_hal_msp.c **** * @brief UART MSP De-Initialization
 218:Core/Src/stm32f1xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 219:Core/Src/stm32f1xx_hal_msp.c **** * @param huart: UART handle pointer
 220:Core/Src/stm32f1xx_hal_msp.c **** * @retval None
 221:Core/Src/stm32f1xx_hal_msp.c **** */
 222:Core/Src/stm32f1xx_hal_msp.c **** void HAL_UART_MspDeInit(UART_HandleTypeDef* huart)
 223:Core/Src/stm32f1xx_hal_msp.c **** {
 497              		.loc 1 223 1 is_stmt 1 view -0
 498              		.cfi_startproc
 499              		@ args = 0, pretend = 0, frame = 0
 500              		@ frame_needed = 0, uses_anonymous_args = 0
 501              		.loc 1 223 1 is_stmt 0 view .LVU124
 502 0000 08B5     		push	{r3, lr}
 503              	.LCFI15:
 504              		.cfi_def_cfa_offset 8
 505              		.cfi_offset 3, -8
 506              		.cfi_offset 14, -4
 224:Core/Src/stm32f1xx_hal_msp.c ****   if(huart->Instance==USART1)
 507              		.loc 1 224 3 is_stmt 1 view .LVU125
 508              		.loc 1 224 11 is_stmt 0 view .LVU126
 509 0002 0268     		ldr	r2, [r0]
 510              		.loc 1 224 5 view .LVU127
 511 0004 074B     		ldr	r3, .L38
 512 0006 9A42     		cmp	r2, r3
 513 0008 00D0     		beq	.L37
 514              	.LVL25:
 515              	.L34:
 225:Core/Src/stm32f1xx_hal_msp.c ****   {
 226:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 0 */
 227:Core/Src/stm32f1xx_hal_msp.c **** 
 228:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 0 */
 229:Core/Src/stm32f1xx_hal_msp.c ****     /* Peripheral clock disable */
 230:Core/Src/stm32f1xx_hal_msp.c ****     __HAL_RCC_USART1_CLK_DISABLE();
 231:Core/Src/stm32f1xx_hal_msp.c **** 
 232:Core/Src/stm32f1xx_hal_msp.c ****     /**USART1 GPIO Configuration
 233:Core/Src/stm32f1xx_hal_msp.c ****     PA9     ------> USART1_TX
 234:Core/Src/stm32f1xx_hal_msp.c ****     PA10     ------> USART1_RX
 235:Core/Src/stm32f1xx_hal_msp.c ****     */
 236:Core/Src/stm32f1xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOA, GPIO_PIN_9|GPIO_PIN_10);
 237:Core/Src/stm32f1xx_hal_msp.c **** 
 238:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE BEGIN USART1_MspDeInit 1 */
 239:Core/Src/stm32f1xx_hal_msp.c **** 
 240:Core/Src/stm32f1xx_hal_msp.c ****   /* USER CODE END USART1_MspDeInit 1 */
 241:Core/Src/stm32f1xx_hal_msp.c ****   }
 242:Core/Src/stm32f1xx_hal_msp.c **** 
 243:Core/Src/stm32f1xx_hal_msp.c **** }
 516              		.loc 1 243 1 view .LVU128
 517 000a 08BD     		pop	{r3, pc}
 518              	.LVL26:
 519              	.L37:
ARM GAS  /tmp/ccSaYkY9.s 			page 15


 230:Core/Src/stm32f1xx_hal_msp.c **** 
 520              		.loc 1 230 5 is_stmt 1 view .LVU129
 521 000c 064A     		ldr	r2, .L38+4
 522 000e 9369     		ldr	r3, [r2, #24]
 523 0010 23F48043 		bic	r3, r3, #16384
 524 0014 9361     		str	r3, [r2, #24]
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 525              		.loc 1 236 5 view .LVU130
 526 0016 4FF4C061 		mov	r1, #1536
 527 001a 0448     		ldr	r0, .L38+8
 528              	.LVL27:
 236:Core/Src/stm32f1xx_hal_msp.c **** 
 529              		.loc 1 236 5 is_stmt 0 view .LVU131
 530 001c FFF7FEFF 		bl	HAL_GPIO_DeInit
 531              	.LVL28:
 532              		.loc 1 243 1 view .LVU132
 533 0020 F3E7     		b	.L34
 534              	.L39:
 535 0022 00BF     		.align	2
 536              	.L38:
 537 0024 00380140 		.word	1073821696
 538 0028 00100240 		.word	1073876992
 539 002c 00080140 		.word	1073809408
 540              		.cfi_endproc
 541              	.LFE70:
 543              		.text
 544              	.Letext0:
 545              		.file 2 "Drivers/CMSIS/Device/ST/STM32F1xx/Include/stm32f103xb.h"
 546              		.file 3 "/usr/arm-none-eabi/include/machine/_default_types.h"
 547              		.file 4 "/usr/arm-none-eabi/include/sys/_stdint.h"
 548              		.file 5 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_def.h"
 549              		.file 6 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_gpio.h"
 550              		.file 7 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_dma.h"
 551              		.file 8 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_tim.h"
 552              		.file 9 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_uart.h"
 553              		.file 10 "Drivers/STM32F1xx_HAL_Driver/Inc/stm32f1xx_hal_cortex.h"
 554              		.file 11 "Core/Inc/main.h"
ARM GAS  /tmp/ccSaYkY9.s 			page 16


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f1xx_hal_msp.c
     /tmp/ccSaYkY9.s:19     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccSaYkY9.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccSaYkY9.s:75     .text.HAL_MspInit:000000000000002c $d
     /tmp/ccSaYkY9.s:80     .text.HAL_TIM_Base_MspInit:0000000000000000 $t
     /tmp/ccSaYkY9.s:86     .text.HAL_TIM_Base_MspInit:0000000000000000 HAL_TIM_Base_MspInit
     /tmp/ccSaYkY9.s:203    .text.HAL_TIM_Base_MspInit:0000000000000070 $d
     /tmp/ccSaYkY9.s:210    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccSaYkY9.s:216    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccSaYkY9.s:297    .text.HAL_TIM_MspPostInit:0000000000000048 $d
     /tmp/ccSaYkY9.s:303    .text.HAL_TIM_Base_MspDeInit:0000000000000000 $t
     /tmp/ccSaYkY9.s:309    .text.HAL_TIM_Base_MspDeInit:0000000000000000 HAL_TIM_Base_MspDeInit
     /tmp/ccSaYkY9.s:355    .text.HAL_TIM_Base_MspDeInit:0000000000000024 $d
     /tmp/ccSaYkY9.s:361    .text.HAL_UART_MspInit:0000000000000000 $t
     /tmp/ccSaYkY9.s:367    .text.HAL_UART_MspInit:0000000000000000 HAL_UART_MspInit
     /tmp/ccSaYkY9.s:482    .text.HAL_UART_MspInit:0000000000000070 $d
     /tmp/ccSaYkY9.s:488    .text.HAL_UART_MspDeInit:0000000000000000 $t
     /tmp/ccSaYkY9.s:494    .text.HAL_UART_MspDeInit:0000000000000000 HAL_UART_MspDeInit
     /tmp/ccSaYkY9.s:537    .text.HAL_UART_MspDeInit:0000000000000024 $d

UNDEFINED SYMBOLS
HAL_DMA_Init
HAL_NVIC_SetPriority
HAL_NVIC_EnableIRQ
Error_Handler
hdma_tim1_ch1
HAL_GPIO_Init
HAL_DMA_DeInit
HAL_NVIC_DisableIRQ
HAL_GPIO_DeInit
