// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="InputRouterTop_IR_DTC_2S_1_A,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu7p-flvb2104-1-e,HLS_INPUT_CLOCK=4.167000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=3.674708,HLS_SYN_LAT=111,HLS_SYN_TPT=none,HLS_SYN_MEM=5,HLS_SYN_DSP=0,HLS_SYN_FF=1042,HLS_SYN_LUT=2416,HLS_VERSION=2020_1}" *)

module InputRouterTop_IR_DTC_2S_1_A (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        hInputStubs_V_dout,
        hInputStubs_V_empty_n,
        hInputStubs_V_read,
        bx_V,
        hLinkWord_V,
        hPhBnWord_V,
        bx_o_V,
        bx_o_V_ap_vld,
        hOutputStubs_0_dataarray_data_V_address0,
        hOutputStubs_0_dataarray_data_V_ce0,
        hOutputStubs_0_dataarray_data_V_we0,
        hOutputStubs_0_dataarray_data_V_d0,
        hOutputStubs_1_dataarray_data_V_address0,
        hOutputStubs_1_dataarray_data_V_ce0,
        hOutputStubs_1_dataarray_data_V_we0,
        hOutputStubs_1_dataarray_data_V_d0
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [38:0] hInputStubs_V_dout;
input   hInputStubs_V_empty_n;
output   hInputStubs_V_read;
input  [2:0] bx_V;
input  [19:0] hLinkWord_V;
input  [31:0] hPhBnWord_V;
output  [2:0] bx_o_V;
output   bx_o_V_ap_vld;
output  [7:0] hOutputStubs_0_dataarray_data_V_address0;
output   hOutputStubs_0_dataarray_data_V_ce0;
output   hOutputStubs_0_dataarray_data_V_we0;
output  [35:0] hOutputStubs_0_dataarray_data_V_d0;
output  [7:0] hOutputStubs_1_dataarray_data_V_address0;
output   hOutputStubs_1_dataarray_data_V_ce0;
output   hOutputStubs_1_dataarray_data_V_we0;
output  [35:0] hOutputStubs_1_dataarray_data_V_d0;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg hInputStubs_V_read;
reg hOutputStubs_0_dataarray_data_V_ce0;
reg hOutputStubs_0_dataarray_data_V_we0;
reg hOutputStubs_1_dataarray_data_V_ce0;
reg hOutputStubs_1_dataarray_data_V_we0;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [0:0] icmp_ln315_fu_796_p2;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    ap_block_state4_pp0_stage0_iter2;
wire    ap_block_state5_pp0_stage0_iter3;
reg    bx_o_V_1_ack_in;
reg    ap_block_state6_pp0_stage0_iter4;
reg    ap_enable_reg_pp0_iter4;
reg    ap_block_pp0_stage0_11001;
reg   [2:0] bx_o_V_1_data_reg;
reg    bx_o_V_1_vld_reg;
reg    bx_o_V_1_vld_in;
wire   [5:0] kPhiCorrtable_L1_address0;
reg    kPhiCorrtable_L1_ce0;
wire   [14:0] kPhiCorrtable_L1_q0;
wire   [5:0] kPhiCorrtable_L1_address1;
reg    kPhiCorrtable_L1_ce1;
wire   [14:0] kPhiCorrtable_L1_q1;
wire   [5:0] kPhiCorrtable_L2_address0;
reg    kPhiCorrtable_L2_ce0;
wire   [13:0] kPhiCorrtable_L2_q0;
wire   [5:0] kPhiCorrtable_L2_address1;
reg    kPhiCorrtable_L2_ce1;
wire   [13:0] kPhiCorrtable_L2_q1;
wire   [5:0] kPhiCorrtable_L3_address0;
reg    kPhiCorrtable_L3_ce0;
wire   [13:0] kPhiCorrtable_L3_q0;
wire   [5:0] kPhiCorrtable_L3_address1;
reg    kPhiCorrtable_L3_ce1;
wire   [13:0] kPhiCorrtable_L3_q1;
wire   [6:0] kPhiCorrtable_L4_address0;
reg    kPhiCorrtable_L4_ce0;
wire   [15:0] kPhiCorrtable_L4_q0;
wire   [6:0] kPhiCorrtable_L4_address1;
reg    kPhiCorrtable_L4_ce1;
wire   [15:0] kPhiCorrtable_L4_q1;
wire   [6:0] kPhiCorrtable_L5_address0;
reg    kPhiCorrtable_L5_ce0;
wire   [15:0] kPhiCorrtable_L5_q0;
wire   [6:0] kPhiCorrtable_L5_address1;
reg    kPhiCorrtable_L5_ce1;
wire   [15:0] kPhiCorrtable_L5_q1;
wire   [6:0] kPhiCorrtable_L6_address0;
reg    kPhiCorrtable_L6_ce0;
wire   [15:0] kPhiCorrtable_L6_q0;
wire   [6:0] kPhiCorrtable_L6_address1;
reg    kPhiCorrtable_L6_ce1;
wire   [15:0] kPhiCorrtable_L6_q1;
reg    hInputStubs_V_blk_n;
wire    ap_block_pp0_stage0;
reg   [0:0] do_init_reg_501;
reg   [6:0] cStubCounter_0_i3_reg_517;
reg   [0:0] p_rewind_reg_531;
reg   [2:0] bx_V4_rewind_reg_545;
reg   [19:0] hLinkWord_V5_rewind_reg_559;
reg   [31:0] hPhBnWord_V6_rewind_reg_573;
reg   [0:0] p_phi_reg_587;
reg   [0:0] p_phi_reg_587_pp0_iter2_reg;
reg   [2:0] bx_V4_phi_reg_599;
reg   [2:0] bx_V4_phi_reg_599_pp0_iter2_reg;
reg   [19:0] hLinkWord_V5_phi_reg_612;
reg   [19:0] hLinkWord_V5_phi_reg_612_pp0_iter2_reg;
reg   [31:0] hPhBnWord_V6_phi_reg_624;
reg   [31:0] hPhBnWord_V6_phi_reg_624_pp0_iter2_reg;
reg   [31:0] hPhBnWord_V6_phi_reg_624_pp0_iter3_reg;
reg   [6:0] hNStubs_V_0_02_reg_636;
reg   [6:0] hNStubs_V_1_01_reg_650;
reg   [0:0] ap_phi_mux_do_init_phi_fu_505_p6;
reg   [38:0] hStub_V_reg_2352;
reg   [38:0] hStub_V_reg_2352_pp0_iter1_reg;
reg   [38:0] hStub_V_reg_2352_pp0_iter2_reg;
wire   [0:0] icmp_ln879_fu_708_p2;
reg   [0:0] icmp_ln879_reg_2363;
reg   [0:0] icmp_ln879_reg_2363_pp0_iter1_reg;
reg   [0:0] icmp_ln879_reg_2363_pp0_iter2_reg;
reg   [0:0] icmp_ln879_reg_2363_pp0_iter3_reg;
wire   [6:0] cStubCounter_fu_714_p2;
reg   [6:0] cStubCounter_reg_2367;
wire   [0:0] trunc_ln647_fu_720_p1;
reg   [0:0] trunc_ln647_reg_2372;
reg   [0:0] trunc_ln647_reg_2372_pp0_iter1_reg;
reg   [0:0] trunc_ln647_reg_2372_pp0_iter2_reg;
reg   [0:0] trunc_ln647_reg_2372_pp0_iter3_reg;
reg   [0:0] icmp_ln315_reg_2436;
reg   [0:0] icmp_ln315_reg_2436_pp0_iter1_reg;
reg   [0:0] icmp_ln315_reg_2436_pp0_iter2_reg;
reg   [0:0] icmp_ln315_reg_2436_pp0_iter3_reg;
wire   [1:0] p_Result_2_fu_802_p4;
reg   [1:0] p_Result_2_reg_2440;
reg   [1:0] p_Result_2_reg_2440_pp0_iter2_reg;
reg   [1:0] p_Result_2_reg_2440_pp0_iter3_reg;
wire   [3:0] Hi_fu_811_p3;
reg   [3:0] Hi_reg_2447;
reg   [3:0] Hi_reg_2447_pp0_iter2_reg;
reg   [14:0] corrval_reg_2452;
reg    ap_enable_reg_pp0_iter1;
reg   [13:0] corrval_1_reg_2457;
reg   [13:0] corrval_2_reg_2462;
reg   [15:0] corrval_3_reg_2467;
reg   [15:0] corrval_4_reg_2472;
reg   [15:0] corrval_5_reg_2477;
reg   [14:0] corrval_6_reg_2482;
reg   [13:0] corrval_7_reg_2487;
reg   [13:0] corrval_8_reg_2492;
reg   [15:0] corrval_9_reg_2497;
reg   [15:0] corrval_10_reg_2502;
reg   [15:0] corrval_11_reg_2507;
wire   [0:0] icmp_ln136_fu_929_p2;
reg   [0:0] icmp_ln136_reg_2512;
wire   [0:0] icmp_ln136_1_fu_935_p2;
reg   [0:0] icmp_ln136_1_reg_2517;
wire   [0:0] icmp_ln136_2_fu_941_p2;
reg   [0:0] icmp_ln136_2_reg_2524;
wire   [0:0] icmp_ln136_3_fu_947_p2;
reg   [0:0] icmp_ln136_3_reg_2529;
wire   [0:0] icmp_ln136_4_fu_953_p2;
reg   [0:0] icmp_ln136_4_reg_2536;
wire   [0:0] icmp_ln136_5_fu_959_p2;
reg   [0:0] icmp_ln136_5_reg_2541;
wire   [16:0] p_Val2_5_fu_1104_p3;
reg   [16:0] p_Val2_5_reg_2550;
wire   [0:0] icmp_ln681_1_fu_1151_p2;
reg   [0:0] icmp_ln681_1_reg_2555;
wire   [5:0] zext_ln681_4_fu_1157_p1;
reg   [5:0] zext_ln681_4_reg_2561;
wire   [5:0] sub_ln681_4_fu_1167_p2;
reg   [5:0] sub_ln681_4_reg_2566;
wire   [5:0] sub_ln681_6_fu_1187_p2;
reg   [5:0] sub_ln681_6_reg_2571;
wire   [13:0] p_Val2_6_fu_1292_p3;
reg   [13:0] p_Val2_6_reg_2576;
wire   [0:0] icmp_ln681_2_fu_1331_p2;
reg   [0:0] icmp_ln681_2_reg_2581;
wire   [5:0] zext_ln681_7_fu_1337_p1;
reg   [5:0] zext_ln681_7_reg_2587;
wire   [5:0] sub_ln681_7_fu_1347_p2;
reg   [5:0] sub_ln681_7_reg_2592;
wire   [5:0] sub_ln681_9_fu_1367_p2;
reg   [5:0] sub_ln681_9_reg_2597;
reg   [35:0] hAStub_data_V_reg_2602;
wire   [0:0] tmp_12_fu_1564_p3;
reg   [0:0] tmp_12_reg_2608;
wire   [0:0] tmp_20_fu_1572_p3;
reg   [0:0] tmp_20_reg_2612;
wire   [0:0] xor_ln272_3_fu_1771_p2;
reg   [0:0] xor_ln272_3_reg_2621;
wire   [0:0] xor_ln394_14_fu_1877_p2;
reg   [0:0] xor_ln394_14_reg_2626;
wire   [0:0] xor_ln394_16_fu_1883_p2;
reg   [0:0] xor_ln394_16_reg_2631;
wire   [0:0] trunc_ln321_fu_1889_p1;
reg   [0:0] trunc_ln321_reg_2636;
reg    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg   [6:0] ap_phi_mux_cStubCounter_0_i3_phi_fu_521_p6;
reg   [0:0] ap_phi_mux_p_rewind_phi_fu_535_p6;
reg   [2:0] ap_phi_mux_bx_V4_rewind_phi_fu_549_p6;
reg   [19:0] ap_phi_mux_hLinkWord_V5_rewind_phi_fu_563_p6;
reg   [31:0] ap_phi_mux_hPhBnWord_V6_rewind_phi_fu_577_p6;
wire   [0:0] ap_phi_reg_pp0_iter0_p_phi_reg_587;
reg   [0:0] ap_phi_reg_pp0_iter1_p_phi_reg_587;
wire   [2:0] ap_phi_reg_pp0_iter0_bx_V4_phi_reg_599;
reg   [2:0] ap_phi_reg_pp0_iter1_bx_V4_phi_reg_599;
reg   [19:0] ap_phi_mux_hLinkWord_V5_phi_phi_fu_616_p4;
wire   [19:0] ap_phi_reg_pp0_iter0_hLinkWord_V5_phi_reg_612;
reg   [19:0] ap_phi_reg_pp0_iter1_hLinkWord_V5_phi_reg_612;
wire   [31:0] ap_phi_reg_pp0_iter0_hPhBnWord_V6_phi_reg_624;
reg   [31:0] ap_phi_reg_pp0_iter1_hPhBnWord_V6_phi_reg_624;
reg   [6:0] ap_phi_mux_hNStubs_V_0_2_phi_fu_686_p8;
reg   [6:0] ap_phi_mux_hNStubs_V_1_2_phi_fu_668_p8;
wire   [6:0] ap_phi_reg_pp0_iter4_hNStubs_V_1_2_reg_664;
wire   [6:0] hNStubs_1_V_1_fu_2299_p3;
wire   [6:0] ap_phi_reg_pp0_iter4_hNStubs_V_0_2_reg_682;
wire   [6:0] hNStubs_1_V_2_fu_2308_p3;
wire   [63:0] zext_ln544_fu_776_p1;
wire   [63:0] zext_ln544_1_fu_786_p1;
wire   [63:0] zext_ln321_fu_2324_p1;
reg    ap_block_pp0_stage0_01001;
wire   [0:0] xor_ln394_fu_2279_p2;
wire   [2:0] trunc_ln1_fu_734_p4;
wire   [3:0] hBend_V_fu_724_p4;
wire   [2:0] rbin_V_fu_744_p2;
wire   [2:0] hBend_V_1_fu_758_p4;
wire   [6:0] tmp_5_fu_750_p3;
wire   [5:0] tmp_6_fu_768_p3;
wire   [3:0] Lo_1_fu_825_p2;
wire   [3:0] Hi_1_fu_819_p2;
wire   [4:0] zext_ln681_fu_837_p1;
wire   [4:0] zext_ln681_1_fu_841_p1;
wire   [0:0] icmp_ln681_fu_831_p2;
wire   [4:0] sub_ln681_fu_855_p2;
wire   [4:0] sub_ln681_2_fu_867_p2;
reg   [19:0] tmp_1_fu_845_p4;
wire   [4:0] sub_ln681_1_fu_861_p2;
wire   [4:0] select_ln681_fu_873_p3;
wire   [4:0] select_ln681_2_fu_889_p3;
wire   [4:0] sub_ln681_3_fu_897_p2;
wire   [19:0] select_ln681_1_fu_881_p3;
wire   [19:0] zext_ln681_2_fu_903_p1;
wire   [19:0] zext_ln681_3_fu_907_p1;
wire   [19:0] lshr_ln681_fu_911_p2;
wire   [19:0] lshr_ln681_1_fu_917_p2;
wire   [19:0] p_Result_s_fu_923_p2;
wire  signed [14:0] sext_ln143_fu_983_p1;
wire   [14:0] select_ln136_fu_995_p3;
wire  signed [15:0] sext_ln147_fu_986_p1;
wire   [0:0] or_ln136_fu_1005_p2;
wire  signed [15:0] sext_ln136_fu_1001_p1;
wire   [15:0] select_ln136_1_fu_1009_p3;
wire   [0:0] or_ln136_1_fu_1015_p2;
wire   [0:0] or_ln136_2_fu_1024_p2;
wire   [15:0] select_ln136_2_fu_1019_p3;
wire   [0:0] or_ln136_3_fu_1036_p2;
wire   [15:0] select_ln136_3_fu_1028_p3;
wire   [15:0] select_ln136_4_fu_1042_p3;
wire   [16:0] hPhi_V_fu_965_p4;
wire   [15:0] corrval_12_fu_1050_p3;
wire   [18:0] zext_ln215_fu_1058_p1;
wire  signed [18:0] sext_ln215_fu_1062_p1;
wire   [18:0] ret_V_fu_1066_p2;
wire   [0:0] tmp_2_fu_1076_p3;
wire   [17:0] trunc_ln1354_fu_1072_p1;
wire   [17:0] select_ln166_fu_1084_p3;
wire   [0:0] tmp_3_fu_1096_p3;
wire   [16:0] trunc_ln166_fu_1092_p1;
wire   [1:0] select_ln171_fu_1112_p3;
wire   [1:0] select_ln171_1_fu_1119_p3;
wire  signed [3:0] sext_ln171_fu_1127_p1;
wire   [4:0] zext_ln171_fu_1131_p1;
wire   [4:0] select_ln171_2_fu_1135_p3;
wire   [4:0] cBn_l_index_fu_1143_p3;
wire   [5:0] add_ln681_fu_1161_p2;
wire   [5:0] sub_ln681_5_fu_1173_p2;
wire   [5:0] select_ln681_3_fu_1179_p3;
wire  signed [14:0] sext_ln143_1_fu_989_p1;
wire   [14:0] select_ln136_6_fu_1193_p3;
wire  signed [15:0] sext_ln147_1_fu_992_p1;
wire  signed [15:0] sext_ln136_1_fu_1199_p1;
wire   [15:0] select_ln136_7_fu_1203_p3;
wire   [15:0] select_ln136_8_fu_1209_p3;
wire   [15:0] select_ln136_9_fu_1214_p3;
wire   [15:0] select_ln136_10_fu_1222_p3;
wire   [13:0] hPhi_V_1_fu_974_p4;
wire   [15:0] corrval_13_fu_1230_p3;
wire   [16:0] zext_ln215_1_fu_1238_p1;
wire  signed [16:0] sext_ln215_1_fu_1242_p1;
wire   [16:0] ret_V_1_fu_1246_p2;
wire   [0:0] tmp_9_fu_1256_p3;
wire   [15:0] trunc_ln1354_1_fu_1252_p1;
wire   [15:0] select_ln166_1_fu_1264_p3;
wire   [1:0] tmp_10_fu_1276_p4;
wire   [0:0] icmp_ln891_fu_1286_p2;
wire   [13:0] trunc_ln166_1_fu_1272_p1;
wire   [3:0] select_ln171_4_fu_1300_p3;
wire   [3:0] select_ln171_5_fu_1307_p3;
wire   [3:0] select_ln171_6_fu_1315_p3;
wire   [3:0] cBn_l_index_1_fu_1323_p3;
wire   [5:0] add_ln681_1_fu_1341_p2;
wire   [5:0] sub_ln681_8_fu_1353_p2;
wire   [5:0] select_ln681_6_fu_1359_p3;
wire   [31:0] zext_ln555_fu_1382_p1;
wire   [1:0] p_Result_4_fu_1393_p4;
wire   [1:0] p_Result_5_fu_1402_p4;
wire   [1:0] select_ln647_fu_1411_p3;
wire   [32:0] zext_ln168_fu_1423_p1;
reg   [32:0] tmp_7_fu_1426_p4;
wire   [5:0] select_ln681_5_fu_1443_p3;
wire   [32:0] select_ln681_4_fu_1436_p3;
wire   [32:0] zext_ln681_5_fu_1448_p1;
wire   [32:0] zext_ln681_6_fu_1452_p1;
wire   [32:0] lshr_ln681_2_fu_1455_p2;
wire   [32:0] lshr_ln681_3_fu_1461_p2;
wire   [32:0] zext_ln168_1_fu_1473_p1;
reg   [32:0] tmp_11_fu_1476_p4;
wire   [5:0] select_ln681_8_fu_1493_p3;
wire   [32:0] select_ln681_7_fu_1486_p3;
wire   [32:0] zext_ln681_8_fu_1498_p1;
wire   [32:0] zext_ln681_9_fu_1502_p1;
wire   [32:0] lshr_ln681_4_fu_1505_p2;
wire   [32:0] lshr_ln681_5_fu_1511_p2;
wire   [32:0] p_Result_1_fu_1467_p2;
wire   [32:0] p_Result_3_fu_1517_p2;
wire   [31:0] trunc_ln647_1_fu_1523_p1;
wire   [31:0] trunc_ln647_2_fu_1527_p1;
wire   [0:0] tmp_fu_1385_p3;
wire   [31:0] cIndxThisBn_1_fu_1531_p3;
wire   [31:0] cIndxThisBn_fu_1419_p1;
wire   [4:0] shl_ln_fu_1547_p3;
wire   [31:0] cIndxThisBn_2_fu_1539_p3;
wire   [31:0] zext_ln555_1_fu_1554_p1;
wire   [31:0] Hi_2_fu_1558_p2;
wire   [0:0] tmp_26_fu_1579_p3;
wire   [0:0] icmp_ln271_fu_1593_p2;
wire   [0:0] tmp_37_fu_1599_p3;
wire   [4:0] or_ln555_fu_1613_p2;
wire   [30:0] tmp_38_fu_1623_p4;
wire   [31:0] zext_ln555_2_fu_1619_p1;
wire   [0:0] icmp_ln271_1_fu_1633_p2;
wire   [0:0] tmp_39_fu_1639_p3;
wire   [4:0] or_ln555_2_fu_1653_p2;
wire   [31:0] zext_ln555_3_fu_1659_p1;
wire   [0:0] icmp_ln271_2_fu_1663_p2;
wire   [0:0] tmp_40_fu_1669_p3;
wire   [4:0] or_ln555_3_fu_1683_p2;
wire   [29:0] tmp_41_fu_1693_p4;
wire   [31:0] zext_ln555_4_fu_1689_p1;
wire   [0:0] icmp_ln271_3_fu_1703_p2;
wire   [0:0] tmp_42_fu_1709_p3;
wire   [4:0] or_ln555_4_fu_1723_p2;
wire   [31:0] zext_ln555_5_fu_1729_p1;
wire   [0:0] icmp_ln271_4_fu_1733_p2;
wire   [0:0] tmp_43_fu_1739_p3;
wire   [0:0] and_ln271_1_fu_1647_p2;
wire   [0:0] and_ln271_fu_1607_p2;
wire   [0:0] and_ln271_3_fu_1717_p2;
wire   [0:0] and_ln271_4_fu_1747_p2;
wire   [0:0] xor_ln272_1_fu_1759_p2;
wire   [0:0] and_ln271_2_fu_1677_p2;
wire   [0:0] xor_ln272_2_fu_1765_p2;
wire   [0:0] xor_ln272_fu_1753_p2;
wire   [4:0] or_ln555_5_fu_1777_p2;
wire   [31:0] zext_ln555_6_fu_1783_p1;
wire   [0:0] icmp_ln271_5_fu_1787_p2;
wire   [0:0] tmp_44_fu_1793_p3;
wire   [4:0] or_ln555_6_fu_1807_p2;
wire   [31:0] zext_ln555_7_fu_1813_p1;
wire   [0:0] icmp_ln271_6_fu_1817_p2;
wire   [0:0] tmp_45_fu_1823_p3;
wire   [4:0] or_ln555_7_fu_1837_p2;
wire   [28:0] tmp_46_fu_1847_p4;
wire   [31:0] zext_ln555_8_fu_1843_p1;
wire   [0:0] icmp_ln271_7_fu_1857_p2;
wire   [0:0] tmp_47_fu_1863_p3;
wire   [0:0] and_ln887_2_fu_1587_p2;
wire   [0:0] and_ln271_5_fu_1801_p2;
wire   [0:0] and_ln271_7_fu_1871_p2;
wire   [0:0] and_ln271_6_fu_1831_p2;
wire   [0:0] trunc_ln681_fu_1898_p1;
wire   [0:0] tmp_13_fu_1902_p3;
wire   [0:0] tmp_14_fu_1910_p3;
wire   [0:0] tmp_15_fu_1918_p3;
wire   [0:0] xor_ln261_1_fu_1964_p2;
wire   [0:0] xor_ln261_fu_1958_p2;
wire   [0:0] tmp_16_fu_1926_p3;
wire   [0:0] tmp_17_fu_1934_p3;
wire   [0:0] tmp_18_fu_1942_p3;
wire   [0:0] tmp_19_fu_1950_p3;
wire   [0:0] xor_ln261_4_fu_1982_p2;
wire   [0:0] xor_ln261_3_fu_1976_p2;
wire   [0:0] xor_ln261_5_fu_1988_p2;
wire   [0:0] xor_ln261_2_fu_1970_p2;
wire   [0:0] icmp_ln887_fu_1893_p2;
wire   [0:0] xor_ln261_6_fu_1994_p2;
wire   [0:0] tmp_21_fu_2006_p3;
wire   [0:0] tmp_23_fu_2027_p3;
wire   [0:0] tmp_27_fu_2056_p3;
wire   [0:0] tmp_28_fu_2069_p3;
wire   [0:0] icmp_ln887_1_fu_2082_p2;
wire   [0:0] tmp_29_fu_2087_p3;
wire   [0:0] tmp_30_fu_2101_p3;
wire   [0:0] tmp_31_fu_2115_p3;
wire   [0:0] tmp_35_fu_2153_p3;
wire   [0:0] tmp_36_fu_2161_p3;
wire   [0:0] tmp_33_fu_2137_p3;
wire   [0:0] tmp_32_fu_2129_p3;
wire   [0:0] xor_ln394_2_fu_2175_p2;
wire   [0:0] tmp_34_fu_2145_p3;
wire   [0:0] xor_ln394_3_fu_2181_p2;
wire   [0:0] xor_ln394_1_fu_2169_p2;
wire   [0:0] xor_ln394_4_fu_2187_p2;
wire   [0:0] and_ln887_5_fu_2095_p2;
wire   [0:0] and_ln887_4_fu_2077_p2;
wire   [0:0] and_ln887_6_fu_2109_p2;
wire   [0:0] and_ln887_fu_2014_p2;
wire   [0:0] xor_ln394_6_fu_2205_p2;
wire   [0:0] and_ln887_7_fu_2123_p2;
wire   [0:0] xor_ln394_7_fu_2211_p2;
wire   [0:0] xor_ln394_5_fu_2199_p2;
wire   [0:0] xor_ln394_8_fu_2217_p2;
wire   [0:0] and_ln394_fu_2193_p2;
wire   [0:0] and_ln261_fu_2000_p2;
wire   [0:0] and_ln887_1_fu_2035_p2;
wire   [0:0] tmp_25_fu_2048_p3;
wire   [0:0] tmp_24_fu_2040_p3;
wire   [0:0] xor_ln394_11_fu_2235_p2;
wire   [0:0] tmp_22_fu_2019_p3;
wire   [0:0] xor_ln394_12_fu_2241_p2;
wire   [0:0] and_ln394_1_fu_2247_p2;
wire   [0:0] xor_ln394_10_fu_2229_p2;
wire   [0:0] and_ln887_3_fu_2064_p2;
wire   [0:0] xor_ln394_17_fu_2263_p2;
wire   [0:0] xor_ln394_15_fu_2258_p2;
wire   [0:0] xor_ln394_18_fu_2267_p2;
wire   [0:0] xor_ln394_13_fu_2252_p2;
wire   [0:0] xor_ln394_19_fu_2273_p2;
wire   [0:0] xor_ln394_9_fu_2223_p2;
wire   [6:0] hEntries_V_fu_2285_p3;
wire   [6:0] hNStubs_0_V_fu_2293_p2;
wire   [7:0] tmp_8_fu_2317_p3;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0_0to3;
reg    ap_reset_idle_pp0;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_372;
reg    ap_condition_55;
reg    ap_condition_292;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 bx_o_V_1_data_reg = 3'd0;
#0 bx_o_V_1_vld_reg = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
end

InputRouterTop_IR_DTC_2S_1_A_kPhiCorrtable_L1 #(
    .DataWidth( 15 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
kPhiCorrtable_L1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(kPhiCorrtable_L1_address0),
    .ce0(kPhiCorrtable_L1_ce0),
    .q0(kPhiCorrtable_L1_q0),
    .address1(kPhiCorrtable_L1_address1),
    .ce1(kPhiCorrtable_L1_ce1),
    .q1(kPhiCorrtable_L1_q1)
);

InputRouterTop_IR_DTC_2S_1_A_kPhiCorrtable_L2 #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
kPhiCorrtable_L2_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(kPhiCorrtable_L2_address0),
    .ce0(kPhiCorrtable_L2_ce0),
    .q0(kPhiCorrtable_L2_q0),
    .address1(kPhiCorrtable_L2_address1),
    .ce1(kPhiCorrtable_L2_ce1),
    .q1(kPhiCorrtable_L2_q1)
);

InputRouterTop_IR_DTC_2S_1_A_kPhiCorrtable_L3 #(
    .DataWidth( 14 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
kPhiCorrtable_L3_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(kPhiCorrtable_L3_address0),
    .ce0(kPhiCorrtable_L3_ce0),
    .q0(kPhiCorrtable_L3_q0),
    .address1(kPhiCorrtable_L3_address1),
    .ce1(kPhiCorrtable_L3_ce1),
    .q1(kPhiCorrtable_L3_q1)
);

InputRouterTop_IR_DTC_2S_1_A_kPhiCorrtable_L4 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
kPhiCorrtable_L4_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(kPhiCorrtable_L4_address0),
    .ce0(kPhiCorrtable_L4_ce0),
    .q0(kPhiCorrtable_L4_q0),
    .address1(kPhiCorrtable_L4_address1),
    .ce1(kPhiCorrtable_L4_ce1),
    .q1(kPhiCorrtable_L4_q1)
);

InputRouterTop_IR_DTC_2S_1_A_kPhiCorrtable_L5 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
kPhiCorrtable_L5_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(kPhiCorrtable_L5_address0),
    .ce0(kPhiCorrtable_L5_ce0),
    .q0(kPhiCorrtable_L5_q0),
    .address1(kPhiCorrtable_L5_address1),
    .ce1(kPhiCorrtable_L5_ce1),
    .q1(kPhiCorrtable_L5_q1)
);

InputRouterTop_IR_DTC_2S_1_A_kPhiCorrtable_L6 #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
kPhiCorrtable_L6_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(kPhiCorrtable_L6_address0),
    .ce0(kPhiCorrtable_L6_ce0),
    .q0(kPhiCorrtable_L6_q0),
    .address1(kPhiCorrtable_L6_address1),
    .ce1(kPhiCorrtable_L6_ce1),
    .q1(kPhiCorrtable_L6_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_enable_reg_pp0_iter4 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_55)) begin
        if ((ap_phi_mux_do_init_phi_fu_505_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_bx_V4_phi_reg_599 <= bx_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_bx_V4_phi_reg_599 <= ap_phi_reg_pp0_iter0_bx_V4_phi_reg_599;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_55)) begin
        if ((ap_phi_mux_do_init_phi_fu_505_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_hLinkWord_V5_phi_reg_612 <= hLinkWord_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_hLinkWord_V5_phi_reg_612 <= ap_phi_reg_pp0_iter0_hLinkWord_V5_phi_reg_612;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_55)) begin
        if ((ap_phi_mux_do_init_phi_fu_505_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_hPhBnWord_V6_phi_reg_624 <= hPhBnWord_V;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_hPhBnWord_V6_phi_reg_624 <= ap_phi_reg_pp0_iter0_hPhBnWord_V6_phi_reg_624;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_55)) begin
        if ((ap_phi_mux_do_init_phi_fu_505_p6 == 1'd1)) begin
            ap_phi_reg_pp0_iter1_p_phi_reg_587 <= hLinkWord_V[32'd16];
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_p_phi_reg_587 <= ap_phi_reg_pp0_iter0_p_phi_reg_587;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_292)) begin
        if ((do_init_reg_501 == 1'd0)) begin
            bx_V4_phi_reg_599 <= ap_phi_mux_bx_V4_rewind_phi_fu_549_p6;
        end else if ((1'b1 == 1'b1)) begin
            bx_V4_phi_reg_599 <= ap_phi_reg_pp0_iter1_bx_V4_phi_reg_599;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b1;
    end else if (((bx_o_V_1_vld_in == 1'b0) & (1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1))) begin
        bx_o_V_1_vld_reg <= 1'b0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln315_reg_2436 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cStubCounter_0_i3_reg_517 <= cStubCounter_reg_2367;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln315_reg_2436 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        cStubCounter_0_i3_reg_517 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln315_reg_2436 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        do_init_reg_501 <= 1'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln315_reg_2436 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        do_init_reg_501 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_292)) begin
        if ((do_init_reg_501 == 1'd0)) begin
            hLinkWord_V5_phi_reg_612 <= ap_phi_mux_hLinkWord_V5_rewind_phi_fu_563_p6;
        end else if ((1'b1 == 1'b1)) begin
            hLinkWord_V5_phi_reg_612 <= ap_phi_reg_pp0_iter1_hLinkWord_V5_phi_reg_612;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln315_reg_2436_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hNStubs_V_0_02_reg_636 <= ap_phi_mux_hNStubs_V_0_2_phi_fu_686_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln315_reg_2436_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        hNStubs_V_0_02_reg_636 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln315_reg_2436_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hNStubs_V_1_01_reg_650 <= ap_phi_mux_hNStubs_V_1_2_phi_fu_668_p8;
    end else if ((((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln315_reg_2436_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1)))) begin
        hNStubs_V_1_01_reg_650 <= 7'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_292)) begin
        if ((do_init_reg_501 == 1'd0)) begin
            hPhBnWord_V6_phi_reg_624 <= ap_phi_mux_hPhBnWord_V6_rewind_phi_fu_577_p6;
        end else if ((1'b1 == 1'b1)) begin
            hPhBnWord_V6_phi_reg_624 <= ap_phi_reg_pp0_iter1_hPhBnWord_V6_phi_reg_624;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_292)) begin
        if ((do_init_reg_501 == 1'd0)) begin
            p_phi_reg_587 <= ap_phi_mux_p_rewind_phi_fu_535_p6;
        end else if ((1'b1 == 1'b1)) begin
            p_phi_reg_587 <= ap_phi_reg_pp0_iter1_p_phi_reg_587;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln647_reg_2372 == 1'd1) & (icmp_ln879_reg_2363 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Hi_reg_2447[3 : 2] <= Hi_fu_811_p3[3 : 2];
        icmp_ln136_1_reg_2517 <= icmp_ln136_1_fu_935_p2;
        icmp_ln136_2_reg_2524 <= icmp_ln136_2_fu_941_p2;
        icmp_ln136_3_reg_2529 <= icmp_ln136_3_fu_947_p2;
        icmp_ln136_4_reg_2536 <= icmp_ln136_4_fu_953_p2;
        icmp_ln136_5_reg_2541 <= icmp_ln136_5_fu_959_p2;
        icmp_ln136_reg_2512 <= icmp_ln136_fu_929_p2;
        p_Result_2_reg_2440 <= {{hStub_V_reg_2352[2:1]}};
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        Hi_reg_2447_pp0_iter2_reg[3 : 2] <= Hi_reg_2447[3 : 2];
        bx_V4_phi_reg_599_pp0_iter2_reg <= bx_V4_phi_reg_599;
        hLinkWord_V5_phi_reg_612_pp0_iter2_reg <= hLinkWord_V5_phi_reg_612;
        hPhBnWord_V6_phi_reg_624_pp0_iter2_reg <= hPhBnWord_V6_phi_reg_624;
        hPhBnWord_V6_phi_reg_624_pp0_iter3_reg <= hPhBnWord_V6_phi_reg_624_pp0_iter2_reg;
        hStub_V_reg_2352_pp0_iter2_reg <= hStub_V_reg_2352_pp0_iter1_reg;
        icmp_ln315_reg_2436_pp0_iter2_reg <= icmp_ln315_reg_2436_pp0_iter1_reg;
        icmp_ln315_reg_2436_pp0_iter3_reg <= icmp_ln315_reg_2436_pp0_iter2_reg;
        icmp_ln879_reg_2363_pp0_iter2_reg <= icmp_ln879_reg_2363_pp0_iter1_reg;
        icmp_ln879_reg_2363_pp0_iter3_reg <= icmp_ln879_reg_2363_pp0_iter2_reg;
        p_Result_2_reg_2440_pp0_iter2_reg <= p_Result_2_reg_2440;
        p_Result_2_reg_2440_pp0_iter3_reg <= p_Result_2_reg_2440_pp0_iter2_reg;
        p_phi_reg_587_pp0_iter2_reg <= p_phi_reg_587;
        trunc_ln647_reg_2372_pp0_iter2_reg <= trunc_ln647_reg_2372_pp0_iter1_reg;
        trunc_ln647_reg_2372_pp0_iter3_reg <= trunc_ln647_reg_2372_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln315_reg_2436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        bx_V4_rewind_reg_545 <= bx_V4_phi_reg_599;
        hLinkWord_V5_rewind_reg_559 <= hLinkWord_V5_phi_reg_612;
        hPhBnWord_V6_rewind_reg_573 <= hPhBnWord_V6_phi_reg_624;
        p_rewind_reg_531 <= p_phi_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (bx_o_V_1_vld_reg == 1'b0) & (bx_o_V_1_vld_in == 1'b1)) | (~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) & (1'b1 == 1'b1) & (bx_o_V_1_vld_in == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_data_reg <= bx_V4_phi_reg_599_pp0_iter2_reg;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        cStubCounter_reg_2367 <= cStubCounter_fu_714_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln647_reg_2372 == 1'd1) & (icmp_ln879_reg_2363 == 1'd0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        corrval_10_reg_2502 <= kPhiCorrtable_L5_q1;
        corrval_11_reg_2507 <= kPhiCorrtable_L6_q1;
        corrval_1_reg_2457 <= kPhiCorrtable_L2_q0;
        corrval_2_reg_2462 <= kPhiCorrtable_L3_q0;
        corrval_3_reg_2467 <= kPhiCorrtable_L4_q0;
        corrval_4_reg_2472 <= kPhiCorrtable_L5_q0;
        corrval_5_reg_2477 <= kPhiCorrtable_L6_q0;
        corrval_6_reg_2482 <= kPhiCorrtable_L1_q1;
        corrval_7_reg_2487 <= kPhiCorrtable_L2_q1;
        corrval_8_reg_2492 <= kPhiCorrtable_L3_q1;
        corrval_9_reg_2497 <= kPhiCorrtable_L4_q1;
        corrval_reg_2452 <= kPhiCorrtable_L1_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln647_reg_2372_pp0_iter2_reg == 1'd1) & (icmp_ln879_reg_2363_pp0_iter2_reg == 1'd0))) begin
        hAStub_data_V_reg_2602 <= {{hStub_V_reg_2352_pp0_iter2_reg[38:3]}};
        tmp_12_reg_2608 <= tmp_12_fu_1564_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hStub_V_reg_2352 <= hInputStubs_V_dout;
        hStub_V_reg_2352_pp0_iter1_reg <= hStub_V_reg_2352;
        icmp_ln315_reg_2436 <= icmp_ln315_fu_796_p2;
        icmp_ln315_reg_2436_pp0_iter1_reg <= icmp_ln315_reg_2436;
        icmp_ln879_reg_2363 <= icmp_ln879_fu_708_p2;
        icmp_ln879_reg_2363_pp0_iter1_reg <= icmp_ln879_reg_2363;
        trunc_ln647_reg_2372_pp0_iter1_reg <= trunc_ln647_reg_2372;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (trunc_ln647_reg_2372_pp0_iter1_reg == 1'd1) & (icmp_ln879_reg_2363_pp0_iter1_reg == 1'd0))) begin
        icmp_ln681_1_reg_2555 <= icmp_ln681_1_fu_1151_p2;
        icmp_ln681_2_reg_2581 <= icmp_ln681_2_fu_1331_p2;
        p_Val2_5_reg_2550 <= p_Val2_5_fu_1104_p3;
        p_Val2_6_reg_2576 <= p_Val2_6_fu_1292_p3;
        sub_ln681_4_reg_2566 <= sub_ln681_4_fu_1167_p2;
        sub_ln681_6_reg_2571 <= sub_ln681_6_fu_1187_p2;
        sub_ln681_7_reg_2592 <= sub_ln681_7_fu_1347_p2;
        sub_ln681_9_reg_2597 <= sub_ln681_9_fu_1367_p2;
        zext_ln681_4_reg_2561[4 : 0] <= zext_ln681_4_fu_1157_p1[4 : 0];
        zext_ln681_7_reg_2587[2 : 0] <= zext_ln681_7_fu_1337_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_12_fu_1564_p3 == 1'd1) & (trunc_ln647_reg_2372_pp0_iter2_reg == 1'd1) & (icmp_ln879_reg_2363_pp0_iter2_reg == 1'd0))) begin
        tmp_20_reg_2612 <= hStub_V_reg_2352_pp0_iter2_reg[32'd2];
        trunc_ln321_reg_2636 <= trunc_ln321_fu_1889_p1;
        xor_ln272_3_reg_2621 <= xor_ln272_3_fu_1771_p2;
        xor_ln394_14_reg_2626 <= xor_ln394_14_fu_1877_p2;
        xor_ln394_16_reg_2631 <= xor_ln394_16_fu_1883_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln879_fu_708_p2 == 1'd0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        trunc_ln647_reg_2372 <= trunc_ln647_fu_720_p1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln315_reg_2436_pp0_iter3_reg == 1'd1) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0))) begin
        ap_idle_pp0_0to3 = 1'b1;
    end else begin
        ap_idle_pp0_0to3 = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln315_reg_2436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_bx_V4_rewind_phi_fu_549_p6 = bx_V4_phi_reg_599;
    end else begin
        ap_phi_mux_bx_V4_rewind_phi_fu_549_p6 = bx_V4_rewind_reg_545;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_372)) begin
        if ((icmp_ln315_reg_2436 == 1'd1)) begin
            ap_phi_mux_cStubCounter_0_i3_phi_fu_521_p6 = 7'd0;
        end else if ((icmp_ln315_reg_2436 == 1'd0)) begin
            ap_phi_mux_cStubCounter_0_i3_phi_fu_521_p6 = cStubCounter_reg_2367;
        end else begin
            ap_phi_mux_cStubCounter_0_i3_phi_fu_521_p6 = cStubCounter_0_i3_reg_517;
        end
    end else begin
        ap_phi_mux_cStubCounter_0_i3_phi_fu_521_p6 = cStubCounter_0_i3_reg_517;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_372)) begin
        if ((icmp_ln315_reg_2436 == 1'd1)) begin
            ap_phi_mux_do_init_phi_fu_505_p6 = 1'd1;
        end else if ((icmp_ln315_reg_2436 == 1'd0)) begin
            ap_phi_mux_do_init_phi_fu_505_p6 = 1'd0;
        end else begin
            ap_phi_mux_do_init_phi_fu_505_p6 = do_init_reg_501;
        end
    end else begin
        ap_phi_mux_do_init_phi_fu_505_p6 = do_init_reg_501;
    end
end

always @ (*) begin
    if ((do_init_reg_501 == 1'd0)) begin
        ap_phi_mux_hLinkWord_V5_phi_phi_fu_616_p4 = ap_phi_mux_hLinkWord_V5_rewind_phi_fu_563_p6;
    end else begin
        ap_phi_mux_hLinkWord_V5_phi_phi_fu_616_p4 = ap_phi_reg_pp0_iter1_hLinkWord_V5_phi_reg_612;
    end
end

always @ (*) begin
    if (((icmp_ln315_reg_2436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_hLinkWord_V5_rewind_phi_fu_563_p6 = hLinkWord_V5_phi_reg_612;
    end else begin
        ap_phi_mux_hLinkWord_V5_rewind_phi_fu_563_p6 = hLinkWord_V5_rewind_reg_559;
    end
end

always @ (*) begin
    if (((tmp_12_reg_2608 == 1'd1) & (trunc_ln647_reg_2372_pp0_iter3_reg == 1'd1) & (icmp_ln879_reg_2363_pp0_iter3_reg == 1'd0))) begin
        ap_phi_mux_hNStubs_V_0_2_phi_fu_686_p8 = hNStubs_1_V_2_fu_2308_p3;
    end else if (((icmp_ln879_reg_2363_pp0_iter3_reg == 1'd1) | ((trunc_ln647_reg_2372_pp0_iter3_reg == 1'd0) & (icmp_ln879_reg_2363_pp0_iter3_reg == 1'd0)) | ((trunc_ln647_reg_2372_pp0_iter3_reg == 1'd1) & (tmp_12_reg_2608 == 1'd0) & (icmp_ln879_reg_2363_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_hNStubs_V_0_2_phi_fu_686_p8 = hNStubs_V_0_02_reg_636;
    end else begin
        ap_phi_mux_hNStubs_V_0_2_phi_fu_686_p8 = ap_phi_reg_pp0_iter4_hNStubs_V_0_2_reg_682;
    end
end

always @ (*) begin
    if (((tmp_12_reg_2608 == 1'd1) & (trunc_ln647_reg_2372_pp0_iter3_reg == 1'd1) & (icmp_ln879_reg_2363_pp0_iter3_reg == 1'd0))) begin
        ap_phi_mux_hNStubs_V_1_2_phi_fu_668_p8 = hNStubs_1_V_1_fu_2299_p3;
    end else if (((icmp_ln879_reg_2363_pp0_iter3_reg == 1'd1) | ((trunc_ln647_reg_2372_pp0_iter3_reg == 1'd0) & (icmp_ln879_reg_2363_pp0_iter3_reg == 1'd0)) | ((trunc_ln647_reg_2372_pp0_iter3_reg == 1'd1) & (tmp_12_reg_2608 == 1'd0) & (icmp_ln879_reg_2363_pp0_iter3_reg == 1'd0)))) begin
        ap_phi_mux_hNStubs_V_1_2_phi_fu_668_p8 = hNStubs_V_1_01_reg_650;
    end else begin
        ap_phi_mux_hNStubs_V_1_2_phi_fu_668_p8 = ap_phi_reg_pp0_iter4_hNStubs_V_1_2_reg_664;
    end
end

always @ (*) begin
    if (((icmp_ln315_reg_2436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_hPhBnWord_V6_rewind_phi_fu_577_p6 = hPhBnWord_V6_phi_reg_624;
    end else begin
        ap_phi_mux_hPhBnWord_V6_rewind_phi_fu_577_p6 = hPhBnWord_V6_rewind_reg_573;
    end
end

always @ (*) begin
    if (((icmp_ln315_reg_2436_pp0_iter1_reg == 1'd0) & (ap_enable_reg_pp0_iter2 == 1'b1) & (1'b0 == ap_block_pp0_stage0))) begin
        ap_phi_mux_p_rewind_phi_fu_535_p6 = p_phi_reg_587;
    end else begin
        ap_phi_mux_p_rewind_phi_fu_535_p6 = p_rewind_reg_531;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln315_fu_796_p2 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to3 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((bx_o_V_1_vld_reg == 1'b0) | ((1'b1 == 1'b1) & (bx_o_V_1_vld_reg == 1'b1)))) begin
        bx_o_V_1_ack_in = 1'b1;
    end else begin
        bx_o_V_1_ack_in = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (icmp_ln315_reg_2436_pp0_iter2_reg == 1'd1) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        bx_o_V_1_vld_in = 1'b1;
    end else begin
        bx_o_V_1_vld_in = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0))) begin
        hInputStubs_V_blk_n = hInputStubs_V_empty_n;
    end else begin
        hInputStubs_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        hInputStubs_V_read = 1'b1;
    end else begin
        hInputStubs_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hOutputStubs_0_dataarray_data_V_ce0 = 1'b1;
    end else begin
        hOutputStubs_0_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_12_reg_2608 == 1'd1) & (trunc_ln647_reg_2372_pp0_iter3_reg == 1'd1) & (xor_ln394_fu_2279_p2 == 1'd0) & (icmp_ln879_reg_2363_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hOutputStubs_0_dataarray_data_V_we0 = 1'b1;
    end else begin
        hOutputStubs_0_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hOutputStubs_1_dataarray_data_V_ce0 = 1'b1;
    end else begin
        hOutputStubs_1_dataarray_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (xor_ln394_fu_2279_p2 == 1'd1) & (tmp_12_reg_2608 == 1'd1) & (trunc_ln647_reg_2372_pp0_iter3_reg == 1'd1) & (icmp_ln879_reg_2363_pp0_iter3_reg == 1'd0) & (ap_enable_reg_pp0_iter4 == 1'b1))) begin
        hOutputStubs_1_dataarray_data_V_we0 = 1'b1;
    end else begin
        hOutputStubs_1_dataarray_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kPhiCorrtable_L1_ce0 = 1'b1;
    end else begin
        kPhiCorrtable_L1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kPhiCorrtable_L1_ce1 = 1'b1;
    end else begin
        kPhiCorrtable_L1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kPhiCorrtable_L2_ce0 = 1'b1;
    end else begin
        kPhiCorrtable_L2_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kPhiCorrtable_L2_ce1 = 1'b1;
    end else begin
        kPhiCorrtable_L2_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kPhiCorrtable_L3_ce0 = 1'b1;
    end else begin
        kPhiCorrtable_L3_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kPhiCorrtable_L3_ce1 = 1'b1;
    end else begin
        kPhiCorrtable_L3_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kPhiCorrtable_L4_ce0 = 1'b1;
    end else begin
        kPhiCorrtable_L4_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kPhiCorrtable_L4_ce1 = 1'b1;
    end else begin
        kPhiCorrtable_L4_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kPhiCorrtable_L5_ce0 = 1'b1;
    end else begin
        kPhiCorrtable_L5_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kPhiCorrtable_L5_ce1 = 1'b1;
    end else begin
        kPhiCorrtable_L5_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kPhiCorrtable_L6_ce0 = 1'b1;
    end else begin
        kPhiCorrtable_L6_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        kPhiCorrtable_L6_ce1 = 1'b1;
    end else begin
        kPhiCorrtable_L6_ce1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_reset_idle_pp0 == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_reset_idle_pp0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign Hi_1_fu_819_p2 = (4'd3 | Hi_fu_811_p3);

assign Hi_2_fu_1558_p2 = (cIndxThisBn_2_fu_1539_p3 + zext_ln555_1_fu_1554_p1);

assign Hi_fu_811_p3 = {{p_Result_2_fu_802_p4}, {2'd0}};

assign Lo_1_fu_825_p2 = (4'd1 | Hi_fu_811_p3);

assign add_ln681_1_fu_1341_p2 = ($signed(6'd51) + $signed(zext_ln681_7_fu_1337_p1));

assign add_ln681_fu_1161_p2 = ($signed(6'd48) + $signed(zext_ln681_4_fu_1157_p1));

assign and_ln261_fu_2000_p2 = (xor_ln261_6_fu_1994_p2 & icmp_ln887_fu_1893_p2);

assign and_ln271_1_fu_1647_p2 = (tmp_39_fu_1639_p3 & icmp_ln271_1_fu_1633_p2);

assign and_ln271_2_fu_1677_p2 = (tmp_40_fu_1669_p3 & icmp_ln271_2_fu_1663_p2);

assign and_ln271_3_fu_1717_p2 = (tmp_42_fu_1709_p3 & icmp_ln271_3_fu_1703_p2);

assign and_ln271_4_fu_1747_p2 = (tmp_43_fu_1739_p3 & icmp_ln271_4_fu_1733_p2);

assign and_ln271_5_fu_1801_p2 = (tmp_44_fu_1793_p3 & icmp_ln271_5_fu_1787_p2);

assign and_ln271_6_fu_1831_p2 = (tmp_45_fu_1823_p3 & icmp_ln271_6_fu_1817_p2);

assign and_ln271_7_fu_1871_p2 = (tmp_47_fu_1863_p3 & icmp_ln271_7_fu_1857_p2);

assign and_ln271_fu_1607_p2 = (tmp_37_fu_1599_p3 & icmp_ln271_fu_1593_p2);

assign and_ln394_1_fu_2247_p2 = (xor_ln394_12_fu_2241_p2 & tmp_20_reg_2612);

assign and_ln394_fu_2193_p2 = (xor_ln394_4_fu_2187_p2 & icmp_ln887_1_fu_2082_p2);

assign and_ln887_1_fu_2035_p2 = (tmp_23_fu_2027_p3 & tmp_20_reg_2612);

assign and_ln887_2_fu_1587_p2 = (tmp_26_fu_1579_p3 & tmp_20_fu_1572_p3);

assign and_ln887_3_fu_2064_p2 = (tmp_27_fu_2056_p3 & tmp_20_reg_2612);

assign and_ln887_4_fu_2077_p2 = (tmp_28_fu_2069_p3 & tmp_20_reg_2612);

assign and_ln887_5_fu_2095_p2 = (tmp_29_fu_2087_p3 & icmp_ln887_1_fu_2082_p2);

assign and_ln887_6_fu_2109_p2 = (tmp_30_fu_2101_p3 & icmp_ln887_1_fu_2082_p2);

assign and_ln887_7_fu_2123_p2 = (tmp_31_fu_2115_p3 & icmp_ln887_1_fu_2082_p2);

assign and_ln887_fu_2014_p2 = (tmp_21_fu_2006_p3 & tmp_20_reg_2612);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((hInputStubs_V_empty_n == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((hInputStubs_V_empty_n == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((bx_o_V_1_ack_in == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b1)) | ((hInputStubs_V_empty_n == 1'b0) & (ap_start == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter0 = (hInputStubs_V_empty_n == 1'b0);
end

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter4 = (bx_o_V_1_ack_in == 1'b0);
end

always @ (*) begin
    ap_condition_292 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_372 = ((ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b0 == ap_block_pp0_stage0));
end

always @ (*) begin
    ap_condition_55 = ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_bx_V4_phi_reg_599 = 'bx;

assign ap_phi_reg_pp0_iter0_hLinkWord_V5_phi_reg_612 = 'bx;

assign ap_phi_reg_pp0_iter0_hPhBnWord_V6_phi_reg_624 = 'bx;

assign ap_phi_reg_pp0_iter0_p_phi_reg_587 = 'bx;

assign ap_phi_reg_pp0_iter4_hNStubs_V_0_2_reg_682 = 'bx;

assign ap_phi_reg_pp0_iter4_hNStubs_V_1_2_reg_664 = 'bx;

assign bx_o_V = bx_o_V_1_data_reg;

assign bx_o_V_ap_vld = bx_o_V_1_vld_reg;

assign cBn_l_index_1_fu_1323_p3 = ((or_ln136_3_fu_1036_p2[0:0] === 1'b1) ? select_ln171_5_fu_1307_p3 : select_ln171_6_fu_1315_p3);

assign cBn_l_index_fu_1143_p3 = ((or_ln136_3_fu_1036_p2[0:0] === 1'b1) ? zext_ln171_fu_1131_p1 : select_ln171_2_fu_1135_p3);

assign cIndxThisBn_1_fu_1531_p3 = ((p_phi_reg_587_pp0_iter2_reg[0:0] === 1'b1) ? trunc_ln647_1_fu_1523_p1 : trunc_ln647_2_fu_1527_p1);

assign cIndxThisBn_2_fu_1539_p3 = ((tmp_fu_1385_p3[0:0] === 1'b1) ? cIndxThisBn_1_fu_1531_p3 : cIndxThisBn_fu_1419_p1);

assign cIndxThisBn_fu_1419_p1 = select_ln647_fu_1411_p3;

assign cStubCounter_fu_714_p2 = (ap_phi_mux_cStubCounter_0_i3_phi_fu_521_p6 + 7'd1);

assign corrval_12_fu_1050_p3 = ((or_ln136_3_fu_1036_p2[0:0] === 1'b1) ? select_ln136_3_fu_1028_p3 : select_ln136_4_fu_1042_p3);

assign corrval_13_fu_1230_p3 = ((or_ln136_3_fu_1036_p2[0:0] === 1'b1) ? select_ln136_9_fu_1214_p3 : select_ln136_10_fu_1222_p3);

assign hBend_V_1_fu_758_p4 = {{hInputStubs_V_dout[5:3]}};

assign hBend_V_fu_724_p4 = {{hInputStubs_V_dout[6:3]}};

assign hEntries_V_fu_2285_p3 = ((xor_ln394_fu_2279_p2[0:0] === 1'b1) ? hNStubs_V_1_01_reg_650 : hNStubs_V_0_02_reg_636);

assign hNStubs_0_V_fu_2293_p2 = (7'd1 + hEntries_V_fu_2285_p3);

assign hNStubs_1_V_1_fu_2299_p3 = ((xor_ln394_fu_2279_p2[0:0] === 1'b1) ? hNStubs_0_V_fu_2293_p2 : hNStubs_V_1_01_reg_650);

assign hNStubs_1_V_2_fu_2308_p3 = ((xor_ln394_fu_2279_p2[0:0] === 1'b1) ? hNStubs_V_0_02_reg_636 : hNStubs_0_V_fu_2293_p2);

assign hOutputStubs_0_dataarray_data_V_address0 = zext_ln321_fu_2324_p1;

assign hOutputStubs_0_dataarray_data_V_d0 = hAStub_data_V_reg_2602;

assign hOutputStubs_1_dataarray_data_V_address0 = zext_ln321_fu_2324_p1;

assign hOutputStubs_1_dataarray_data_V_d0 = hAStub_data_V_reg_2602;

assign hPhi_V_1_fu_974_p4 = {{hStub_V_reg_2352_pp0_iter1_reg[19:6]}};

assign hPhi_V_fu_965_p4 = {{hStub_V_reg_2352_pp0_iter1_reg[23:7]}};

assign icmp_ln136_1_fu_935_p2 = ((p_Result_s_fu_923_p2 == 20'd5) ? 1'b1 : 1'b0);

assign icmp_ln136_2_fu_941_p2 = ((p_Result_s_fu_923_p2 == 20'd4) ? 1'b1 : 1'b0);

assign icmp_ln136_3_fu_947_p2 = ((p_Result_s_fu_923_p2 == 20'd3) ? 1'b1 : 1'b0);

assign icmp_ln136_4_fu_953_p2 = ((p_Result_s_fu_923_p2 == 20'd2) ? 1'b1 : 1'b0);

assign icmp_ln136_5_fu_959_p2 = ((p_Result_s_fu_923_p2 == 20'd1) ? 1'b1 : 1'b0);

assign icmp_ln136_fu_929_p2 = ((p_Result_s_fu_923_p2 == 20'd6) ? 1'b1 : 1'b0);

assign icmp_ln271_1_fu_1633_p2 = (($signed(tmp_38_fu_1623_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln271_2_fu_1663_p2 = (($signed(cIndxThisBn_2_fu_1539_p3) > $signed(32'd2)) ? 1'b1 : 1'b0);

assign icmp_ln271_3_fu_1703_p2 = (($signed(tmp_41_fu_1693_p4) > $signed(30'd0)) ? 1'b1 : 1'b0);

assign icmp_ln271_4_fu_1733_p2 = (($signed(cIndxThisBn_2_fu_1539_p3) > $signed(32'd4)) ? 1'b1 : 1'b0);

assign icmp_ln271_5_fu_1787_p2 = (($signed(cIndxThisBn_2_fu_1539_p3) > $signed(32'd5)) ? 1'b1 : 1'b0);

assign icmp_ln271_6_fu_1817_p2 = (($signed(cIndxThisBn_2_fu_1539_p3) > $signed(32'd6)) ? 1'b1 : 1'b0);

assign icmp_ln271_7_fu_1857_p2 = (($signed(tmp_46_fu_1847_p4) > $signed(29'd0)) ? 1'b1 : 1'b0);

assign icmp_ln271_fu_1593_p2 = (($signed(cIndxThisBn_2_fu_1539_p3) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln315_fu_796_p2 = ((ap_phi_mux_cStubCounter_0_i3_phi_fu_521_p6 == 7'd107) ? 1'b1 : 1'b0);

assign icmp_ln681_1_fu_1151_p2 = ((cBn_l_index_fu_1143_p3 > 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln681_2_fu_1331_p2 = ((cBn_l_index_1_fu_1323_p3 > 4'd13) ? 1'b1 : 1'b0);

assign icmp_ln681_fu_831_p2 = ((Lo_1_fu_825_p2 > Hi_1_fu_819_p2) ? 1'b1 : 1'b0);

assign icmp_ln879_fu_708_p2 = ((hInputStubs_V_dout == 39'd0) ? 1'b1 : 1'b0);

assign icmp_ln887_1_fu_2082_p2 = ((p_Result_2_reg_2440_pp0_iter3_reg == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln887_fu_1893_p2 = ((p_Result_2_reg_2440_pp0_iter3_reg != 2'd0) ? 1'b1 : 1'b0);

assign icmp_ln891_fu_1286_p2 = ((tmp_10_fu_1276_p4 != 2'd0) ? 1'b1 : 1'b0);

assign kPhiCorrtable_L1_address0 = zext_ln544_fu_776_p1;

assign kPhiCorrtable_L1_address1 = zext_ln544_1_fu_786_p1;

assign kPhiCorrtable_L2_address0 = zext_ln544_fu_776_p1;

assign kPhiCorrtable_L2_address1 = zext_ln544_1_fu_786_p1;

assign kPhiCorrtable_L3_address0 = zext_ln544_fu_776_p1;

assign kPhiCorrtable_L3_address1 = zext_ln544_1_fu_786_p1;

assign kPhiCorrtable_L4_address0 = zext_ln544_fu_776_p1;

assign kPhiCorrtable_L4_address1 = zext_ln544_1_fu_786_p1;

assign kPhiCorrtable_L5_address0 = zext_ln544_fu_776_p1;

assign kPhiCorrtable_L5_address1 = zext_ln544_1_fu_786_p1;

assign kPhiCorrtable_L6_address0 = zext_ln544_fu_776_p1;

assign kPhiCorrtable_L6_address1 = zext_ln544_1_fu_786_p1;

assign lshr_ln681_1_fu_917_p2 = 20'd1048575 >> zext_ln681_3_fu_907_p1;

assign lshr_ln681_2_fu_1455_p2 = select_ln681_4_fu_1436_p3 >> zext_ln681_5_fu_1448_p1;

assign lshr_ln681_3_fu_1461_p2 = 33'd8589934591 >> zext_ln681_6_fu_1452_p1;

assign lshr_ln681_4_fu_1505_p2 = select_ln681_7_fu_1486_p3 >> zext_ln681_8_fu_1498_p1;

assign lshr_ln681_5_fu_1511_p2 = 33'd8589934591 >> zext_ln681_9_fu_1502_p1;

assign lshr_ln681_fu_911_p2 = select_ln681_1_fu_881_p3 >> zext_ln681_2_fu_903_p1;

assign or_ln136_1_fu_1015_p2 = (icmp_ln136_3_reg_2529 | icmp_ln136_2_reg_2524);

assign or_ln136_2_fu_1024_p2 = (icmp_ln136_reg_2512 | icmp_ln136_1_reg_2517);

assign or_ln136_3_fu_1036_p2 = (or_ln136_fu_1005_p2 | or_ln136_1_fu_1015_p2);

assign or_ln136_fu_1005_p2 = (icmp_ln136_5_reg_2541 | icmp_ln136_4_reg_2536);

assign or_ln555_2_fu_1653_p2 = (shl_ln_fu_1547_p3 | 5'd2);

assign or_ln555_3_fu_1683_p2 = (shl_ln_fu_1547_p3 | 5'd3);

assign or_ln555_4_fu_1723_p2 = (shl_ln_fu_1547_p3 | 5'd4);

assign or_ln555_5_fu_1777_p2 = (shl_ln_fu_1547_p3 | 5'd5);

assign or_ln555_6_fu_1807_p2 = (shl_ln_fu_1547_p3 | 5'd6);

assign or_ln555_7_fu_1837_p2 = (shl_ln_fu_1547_p3 | 5'd7);

assign or_ln555_fu_1613_p2 = (shl_ln_fu_1547_p3 | 5'd1);

assign p_Result_1_fu_1467_p2 = (lshr_ln681_3_fu_1461_p2 & lshr_ln681_2_fu_1455_p2);

assign p_Result_2_fu_802_p4 = {{hStub_V_reg_2352[2:1]}};

assign p_Result_3_fu_1517_p2 = (lshr_ln681_5_fu_1511_p2 & lshr_ln681_4_fu_1505_p2);

assign p_Result_4_fu_1393_p4 = {{hStub_V_reg_2352_pp0_iter2_reg[24:23]}};

assign p_Result_5_fu_1402_p4 = {{hStub_V_reg_2352_pp0_iter2_reg[19:18]}};

assign p_Result_s_fu_923_p2 = (lshr_ln681_fu_911_p2 & lshr_ln681_1_fu_917_p2);

assign p_Val2_5_fu_1104_p3 = ((tmp_3_fu_1096_p3[0:0] === 1'b1) ? 17'd131071 : trunc_ln166_fu_1092_p1);

assign p_Val2_6_fu_1292_p3 = ((icmp_ln891_fu_1286_p2[0:0] === 1'b1) ? 14'd16383 : trunc_ln166_1_fu_1272_p1);

assign rbin_V_fu_744_p2 = (trunc_ln1_fu_734_p4 ^ 3'd4);

assign ret_V_1_fu_1246_p2 = ($signed(zext_ln215_1_fu_1238_p1) - $signed(sext_ln215_1_fu_1242_p1));

assign ret_V_fu_1066_p2 = ($signed(zext_ln215_fu_1058_p1) - $signed(sext_ln215_fu_1062_p1));

assign select_ln136_10_fu_1222_p3 = ((or_ln136_2_fu_1024_p2[0:0] === 1'b1) ? select_ln136_8_fu_1209_p3 : 16'd0);

assign select_ln136_1_fu_1009_p3 = ((icmp_ln136_3_reg_2529[0:0] === 1'b1) ? sext_ln147_fu_986_p1 : corrval_3_reg_2467);

assign select_ln136_2_fu_1019_p3 = ((icmp_ln136_1_reg_2517[0:0] === 1'b1) ? corrval_4_reg_2472 : corrval_5_reg_2477);

assign select_ln136_3_fu_1028_p3 = ((or_ln136_fu_1005_p2[0:0] === 1'b1) ? sext_ln136_fu_1001_p1 : select_ln136_1_fu_1009_p3);

assign select_ln136_4_fu_1042_p3 = ((or_ln136_2_fu_1024_p2[0:0] === 1'b1) ? select_ln136_2_fu_1019_p3 : 16'd0);

assign select_ln136_6_fu_1193_p3 = ((icmp_ln136_5_reg_2541[0:0] === 1'b1) ? corrval_6_reg_2482 : sext_ln143_1_fu_989_p1);

assign select_ln136_7_fu_1203_p3 = ((icmp_ln136_3_reg_2529[0:0] === 1'b1) ? sext_ln147_1_fu_992_p1 : corrval_9_reg_2497);

assign select_ln136_8_fu_1209_p3 = ((icmp_ln136_1_reg_2517[0:0] === 1'b1) ? corrval_10_reg_2502 : corrval_11_reg_2507);

assign select_ln136_9_fu_1214_p3 = ((or_ln136_fu_1005_p2[0:0] === 1'b1) ? sext_ln136_1_fu_1199_p1 : select_ln136_7_fu_1203_p3);

assign select_ln136_fu_995_p3 = ((icmp_ln136_5_reg_2541[0:0] === 1'b1) ? corrval_reg_2452 : sext_ln143_fu_983_p1);

assign select_ln166_1_fu_1264_p3 = ((tmp_9_fu_1256_p3[0:0] === 1'b1) ? 16'd0 : trunc_ln1354_1_fu_1252_p1);

assign select_ln166_fu_1084_p3 = ((tmp_2_fu_1076_p3[0:0] === 1'b1) ? 18'd0 : trunc_ln1354_fu_1072_p1);

assign select_ln171_1_fu_1119_p3 = ((or_ln136_fu_1005_p2[0:0] === 1'b1) ? select_ln171_fu_1112_p3 : 2'd3);

assign select_ln171_2_fu_1135_p3 = ((or_ln136_2_fu_1024_p2[0:0] === 1'b1) ? 5'd15 : 5'd17);

assign select_ln171_4_fu_1300_p3 = ((icmp_ln136_5_reg_2541[0:0] === 1'b1) ? 4'd11 : 4'd12);

assign select_ln171_5_fu_1307_p3 = ((or_ln136_fu_1005_p2[0:0] === 1'b1) ? select_ln171_4_fu_1300_p3 : 4'd12);

assign select_ln171_6_fu_1315_p3 = ((or_ln136_2_fu_1024_p2[0:0] === 1'b1) ? 4'd12 : 4'd14);

assign select_ln171_fu_1112_p3 = ((icmp_ln136_5_reg_2541[0:0] === 1'b1) ? 2'd2 : 2'd3);

assign select_ln647_fu_1411_p3 = ((p_phi_reg_587_pp0_iter2_reg[0:0] === 1'b1) ? p_Result_4_fu_1393_p4 : p_Result_5_fu_1402_p4);

assign select_ln681_1_fu_881_p3 = ((icmp_ln681_fu_831_p2[0:0] === 1'b1) ? tmp_1_fu_845_p4 : ap_phi_mux_hLinkWord_V5_phi_phi_fu_616_p4);

assign select_ln681_2_fu_889_p3 = ((icmp_ln681_fu_831_p2[0:0] === 1'b1) ? sub_ln681_1_fu_861_p2 : zext_ln681_fu_837_p1);

assign select_ln681_3_fu_1179_p3 = ((icmp_ln681_1_fu_1151_p2[0:0] === 1'b1) ? add_ln681_fu_1161_p2 : sub_ln681_5_fu_1173_p2);

assign select_ln681_4_fu_1436_p3 = ((icmp_ln681_1_reg_2555[0:0] === 1'b1) ? tmp_7_fu_1426_p4 : zext_ln168_fu_1423_p1);

assign select_ln681_5_fu_1443_p3 = ((icmp_ln681_1_reg_2555[0:0] === 1'b1) ? sub_ln681_4_reg_2566 : zext_ln681_4_reg_2561);

assign select_ln681_6_fu_1359_p3 = ((icmp_ln681_2_fu_1331_p2[0:0] === 1'b1) ? add_ln681_1_fu_1341_p2 : sub_ln681_8_fu_1353_p2);

assign select_ln681_7_fu_1486_p3 = ((icmp_ln681_2_reg_2581[0:0] === 1'b1) ? tmp_11_fu_1476_p4 : zext_ln168_1_fu_1473_p1);

assign select_ln681_8_fu_1493_p3 = ((icmp_ln681_2_reg_2581[0:0] === 1'b1) ? sub_ln681_7_reg_2592 : zext_ln681_7_reg_2587);

assign select_ln681_fu_873_p3 = ((icmp_ln681_fu_831_p2[0:0] === 1'b1) ? sub_ln681_fu_855_p2 : sub_ln681_2_fu_867_p2);

assign sext_ln136_1_fu_1199_p1 = $signed(select_ln136_6_fu_1193_p3);

assign sext_ln136_fu_1001_p1 = $signed(select_ln136_fu_995_p3);

assign sext_ln143_1_fu_989_p1 = $signed(corrval_7_reg_2487);

assign sext_ln143_fu_983_p1 = $signed(corrval_1_reg_2457);

assign sext_ln147_1_fu_992_p1 = $signed(corrval_8_reg_2492);

assign sext_ln147_fu_986_p1 = $signed(corrval_2_reg_2462);

assign sext_ln171_fu_1127_p1 = $signed(select_ln171_1_fu_1119_p3);

assign sext_ln215_1_fu_1242_p1 = $signed(corrval_13_fu_1230_p3);

assign sext_ln215_fu_1062_p1 = $signed(corrval_12_fu_1050_p3);

assign shl_ln_fu_1547_p3 = {{p_Result_2_reg_2440_pp0_iter2_reg}, {3'd0}};

assign sub_ln681_1_fu_861_p2 = ($signed(5'd19) - $signed(zext_ln681_fu_837_p1));

assign sub_ln681_2_fu_867_p2 = (zext_ln681_1_fu_841_p1 - zext_ln681_fu_837_p1);

assign sub_ln681_3_fu_897_p2 = ($signed(5'd19) - $signed(select_ln681_fu_873_p3));

assign sub_ln681_4_fu_1167_p2 = ($signed(6'd32) - $signed(zext_ln681_4_fu_1157_p1));

assign sub_ln681_5_fu_1173_p2 = (6'd16 - zext_ln681_4_fu_1157_p1);

assign sub_ln681_6_fu_1187_p2 = ($signed(6'd32) - $signed(select_ln681_3_fu_1179_p3));

assign sub_ln681_7_fu_1347_p2 = ($signed(6'd32) - $signed(zext_ln681_7_fu_1337_p1));

assign sub_ln681_8_fu_1353_p2 = (6'd13 - zext_ln681_7_fu_1337_p1);

assign sub_ln681_9_fu_1367_p2 = ($signed(6'd32) - $signed(select_ln681_6_fu_1359_p3));

assign sub_ln681_fu_855_p2 = (zext_ln681_fu_837_p1 - zext_ln681_1_fu_841_p1);

assign tmp_10_fu_1276_p4 = {{select_ln166_1_fu_1264_p3[15:14]}};

integer ap_tvar_int_0;

always @ (zext_ln168_1_fu_1473_p1) begin
    for (ap_tvar_int_0 = 33 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 32 - 0) begin
            tmp_11_fu_1476_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            tmp_11_fu_1476_p4[ap_tvar_int_0] = zext_ln168_1_fu_1473_p1[32 - ap_tvar_int_0];
        end
    end
end

assign tmp_12_fu_1564_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter2_reg[Hi_2_fu_1558_p2];

assign tmp_13_fu_1902_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd1];

assign tmp_14_fu_1910_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd2];

assign tmp_15_fu_1918_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd3];

assign tmp_16_fu_1926_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd4];

assign tmp_17_fu_1934_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd5];

assign tmp_18_fu_1942_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd6];

assign tmp_19_fu_1950_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd7];

integer ap_tvar_int_1;

always @ (ap_phi_mux_hLinkWord_V5_phi_phi_fu_616_p4) begin
    for (ap_tvar_int_1 = 20 - 1; ap_tvar_int_1 >= 0; ap_tvar_int_1 = ap_tvar_int_1 - 1) begin
        if (ap_tvar_int_1 > 19 - 0) begin
            tmp_1_fu_845_p4[ap_tvar_int_1] = 1'b0;
        end else begin
            tmp_1_fu_845_p4[ap_tvar_int_1] = ap_phi_mux_hLinkWord_V5_phi_phi_fu_616_p4[19 - ap_tvar_int_1];
        end
    end
end

assign tmp_20_fu_1572_p3 = hStub_V_reg_2352_pp0_iter2_reg[32'd2];

assign tmp_21_fu_2006_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd8];

assign tmp_22_fu_2019_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd9];

assign tmp_23_fu_2027_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd10];

assign tmp_24_fu_2040_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd11];

assign tmp_25_fu_2048_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd12];

assign tmp_26_fu_1579_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter2_reg[32'd13];

assign tmp_27_fu_2056_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd14];

assign tmp_28_fu_2069_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd15];

assign tmp_29_fu_2087_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd16];

assign tmp_2_fu_1076_p3 = ret_V_fu_1066_p2[32'd18];

assign tmp_30_fu_2101_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd17];

assign tmp_31_fu_2115_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd18];

assign tmp_32_fu_2129_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd19];

assign tmp_33_fu_2137_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd20];

assign tmp_34_fu_2145_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd21];

assign tmp_35_fu_2153_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd22];

assign tmp_36_fu_2161_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[32'd23];

assign tmp_37_fu_1599_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter2_reg[zext_ln555_1_fu_1554_p1];

assign tmp_38_fu_1623_p4 = {{cIndxThisBn_2_fu_1539_p3[31:1]}};

assign tmp_39_fu_1639_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter2_reg[zext_ln555_2_fu_1619_p1];

assign tmp_3_fu_1096_p3 = select_ln166_fu_1084_p3[32'd17];

assign tmp_40_fu_1669_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter2_reg[zext_ln555_3_fu_1659_p1];

assign tmp_41_fu_1693_p4 = {{cIndxThisBn_2_fu_1539_p3[31:2]}};

assign tmp_42_fu_1709_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter2_reg[zext_ln555_4_fu_1689_p1];

assign tmp_43_fu_1739_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter2_reg[zext_ln555_5_fu_1729_p1];

assign tmp_44_fu_1793_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter2_reg[zext_ln555_6_fu_1783_p1];

assign tmp_45_fu_1823_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter2_reg[zext_ln555_7_fu_1813_p1];

assign tmp_46_fu_1847_p4 = {{cIndxThisBn_2_fu_1539_p3[31:3]}};

assign tmp_47_fu_1863_p3 = hPhBnWord_V6_phi_reg_624_pp0_iter2_reg[zext_ln555_8_fu_1843_p1];

assign tmp_5_fu_750_p3 = {{hBend_V_fu_724_p4}, {rbin_V_fu_744_p2}};

assign tmp_6_fu_768_p3 = {{hBend_V_1_fu_758_p4}, {rbin_V_fu_744_p2}};

integer ap_tvar_int_2;

always @ (zext_ln168_fu_1423_p1) begin
    for (ap_tvar_int_2 = 33 - 1; ap_tvar_int_2 >= 0; ap_tvar_int_2 = ap_tvar_int_2 - 1) begin
        if (ap_tvar_int_2 > 32 - 0) begin
            tmp_7_fu_1426_p4[ap_tvar_int_2] = 1'b0;
        end else begin
            tmp_7_fu_1426_p4[ap_tvar_int_2] = zext_ln168_fu_1423_p1[32 - ap_tvar_int_2];
        end
    end
end

assign tmp_8_fu_2317_p3 = {{trunc_ln321_reg_2636}, {hEntries_V_fu_2285_p3}};

assign tmp_9_fu_1256_p3 = ret_V_1_fu_1246_p2[32'd16];

assign tmp_fu_1385_p3 = hLinkWord_V5_phi_reg_612_pp0_iter2_reg[zext_ln555_fu_1382_p1];

assign trunc_ln1354_1_fu_1252_p1 = ret_V_1_fu_1246_p2[15:0];

assign trunc_ln1354_fu_1072_p1 = ret_V_fu_1066_p2[17:0];

assign trunc_ln166_1_fu_1272_p1 = select_ln166_1_fu_1264_p3[13:0];

assign trunc_ln166_fu_1092_p1 = select_ln166_fu_1084_p3[16:0];

assign trunc_ln1_fu_734_p4 = {{hInputStubs_V_dout[38:36]}};

assign trunc_ln321_fu_1889_p1 = bx_V4_phi_reg_599_pp0_iter2_reg[0:0];

assign trunc_ln647_1_fu_1523_p1 = p_Result_1_fu_1467_p2[31:0];

assign trunc_ln647_2_fu_1527_p1 = p_Result_3_fu_1517_p2[31:0];

assign trunc_ln647_fu_720_p1 = hInputStubs_V_dout[0:0];

assign trunc_ln681_fu_1898_p1 = hPhBnWord_V6_phi_reg_624_pp0_iter3_reg[0:0];

assign xor_ln261_1_fu_1964_p2 = (tmp_15_fu_1918_p3 ^ tmp_14_fu_1910_p3);

assign xor_ln261_2_fu_1970_p2 = (xor_ln261_fu_1958_p2 ^ xor_ln261_1_fu_1964_p2);

assign xor_ln261_3_fu_1976_p2 = (tmp_17_fu_1934_p3 ^ tmp_16_fu_1926_p3);

assign xor_ln261_4_fu_1982_p2 = (tmp_19_fu_1950_p3 ^ tmp_18_fu_1942_p3);

assign xor_ln261_5_fu_1988_p2 = (xor_ln261_4_fu_1982_p2 ^ xor_ln261_3_fu_1976_p2);

assign xor_ln261_6_fu_1994_p2 = (xor_ln261_5_fu_1988_p2 ^ xor_ln261_2_fu_1970_p2);

assign xor_ln261_fu_1958_p2 = (trunc_ln681_fu_1898_p1 ^ tmp_13_fu_1902_p3);

assign xor_ln272_1_fu_1759_p2 = (and_ln271_4_fu_1747_p2 ^ and_ln271_3_fu_1717_p2);

assign xor_ln272_2_fu_1765_p2 = (xor_ln272_1_fu_1759_p2 ^ and_ln271_2_fu_1677_p2);

assign xor_ln272_3_fu_1771_p2 = (xor_ln272_fu_1753_p2 ^ xor_ln272_2_fu_1765_p2);

assign xor_ln272_fu_1753_p2 = (and_ln271_fu_1607_p2 ^ and_ln271_1_fu_1647_p2);

assign xor_ln394_10_fu_2229_p2 = (and_ln887_1_fu_2035_p2 ^ and_ln261_fu_2000_p2);

assign xor_ln394_11_fu_2235_p2 = (tmp_25_fu_2048_p3 ^ tmp_24_fu_2040_p3);

assign xor_ln394_12_fu_2241_p2 = (xor_ln394_11_fu_2235_p2 ^ tmp_22_fu_2019_p3);

assign xor_ln394_13_fu_2252_p2 = (xor_ln394_10_fu_2229_p2 ^ and_ln394_1_fu_2247_p2);

assign xor_ln394_14_fu_1877_p2 = (and_ln887_2_fu_1587_p2 ^ and_ln271_5_fu_1801_p2);

assign xor_ln394_15_fu_2258_p2 = (xor_ln394_14_reg_2626 ^ and_ln887_3_fu_2064_p2);

assign xor_ln394_16_fu_1883_p2 = (and_ln271_7_fu_1871_p2 ^ and_ln271_6_fu_1831_p2);

assign xor_ln394_17_fu_2263_p2 = (xor_ln394_16_reg_2631 ^ xor_ln272_3_reg_2621);

assign xor_ln394_18_fu_2267_p2 = (xor_ln394_17_fu_2263_p2 ^ xor_ln394_15_fu_2258_p2);

assign xor_ln394_19_fu_2273_p2 = (xor_ln394_18_fu_2267_p2 ^ xor_ln394_13_fu_2252_p2);

assign xor_ln394_1_fu_2169_p2 = (tmp_36_fu_2161_p3 ^ tmp_35_fu_2153_p3);

assign xor_ln394_2_fu_2175_p2 = (tmp_33_fu_2137_p3 ^ tmp_32_fu_2129_p3);

assign xor_ln394_3_fu_2181_p2 = (xor_ln394_2_fu_2175_p2 ^ tmp_34_fu_2145_p3);

assign xor_ln394_4_fu_2187_p2 = (xor_ln394_3_fu_2181_p2 ^ xor_ln394_1_fu_2169_p2);

assign xor_ln394_5_fu_2199_p2 = (and_ln887_5_fu_2095_p2 ^ and_ln887_4_fu_2077_p2);

assign xor_ln394_6_fu_2205_p2 = (and_ln887_fu_2014_p2 ^ and_ln887_6_fu_2109_p2);

assign xor_ln394_7_fu_2211_p2 = (xor_ln394_6_fu_2205_p2 ^ and_ln887_7_fu_2123_p2);

assign xor_ln394_8_fu_2217_p2 = (xor_ln394_7_fu_2211_p2 ^ xor_ln394_5_fu_2199_p2);

assign xor_ln394_9_fu_2223_p2 = (xor_ln394_8_fu_2217_p2 ^ and_ln394_fu_2193_p2);

assign xor_ln394_fu_2279_p2 = (xor_ln394_9_fu_2223_p2 ^ xor_ln394_19_fu_2273_p2);

assign zext_ln168_1_fu_1473_p1 = p_Val2_6_reg_2576;

assign zext_ln168_fu_1423_p1 = p_Val2_5_reg_2550;

assign zext_ln171_fu_1131_p1 = $unsigned(sext_ln171_fu_1127_p1);

assign zext_ln215_1_fu_1238_p1 = hPhi_V_1_fu_974_p4;

assign zext_ln215_fu_1058_p1 = hPhi_V_fu_965_p4;

assign zext_ln321_fu_2324_p1 = tmp_8_fu_2317_p3;

assign zext_ln544_1_fu_786_p1 = tmp_6_fu_768_p3;

assign zext_ln544_fu_776_p1 = tmp_5_fu_750_p3;

assign zext_ln555_1_fu_1554_p1 = shl_ln_fu_1547_p3;

assign zext_ln555_2_fu_1619_p1 = or_ln555_fu_1613_p2;

assign zext_ln555_3_fu_1659_p1 = or_ln555_2_fu_1653_p2;

assign zext_ln555_4_fu_1689_p1 = or_ln555_3_fu_1683_p2;

assign zext_ln555_5_fu_1729_p1 = or_ln555_4_fu_1723_p2;

assign zext_ln555_6_fu_1783_p1 = or_ln555_5_fu_1777_p2;

assign zext_ln555_7_fu_1813_p1 = or_ln555_6_fu_1807_p2;

assign zext_ln555_8_fu_1843_p1 = or_ln555_7_fu_1837_p2;

assign zext_ln555_fu_1382_p1 = Hi_reg_2447_pp0_iter2_reg;

assign zext_ln681_1_fu_841_p1 = Hi_1_fu_819_p2;

assign zext_ln681_2_fu_903_p1 = select_ln681_2_fu_889_p3;

assign zext_ln681_3_fu_907_p1 = sub_ln681_3_fu_897_p2;

assign zext_ln681_4_fu_1157_p1 = cBn_l_index_fu_1143_p3;

assign zext_ln681_5_fu_1448_p1 = select_ln681_5_fu_1443_p3;

assign zext_ln681_6_fu_1452_p1 = sub_ln681_6_reg_2571;

assign zext_ln681_7_fu_1337_p1 = cBn_l_index_1_fu_1323_p3;

assign zext_ln681_8_fu_1498_p1 = select_ln681_8_fu_1493_p3;

assign zext_ln681_9_fu_1502_p1 = sub_ln681_9_reg_2597;

assign zext_ln681_fu_837_p1 = Lo_1_fu_825_p2;

always @ (posedge ap_clk) begin
    Hi_reg_2447[1:0] <= 2'b00;
    Hi_reg_2447_pp0_iter2_reg[1:0] <= 2'b00;
    zext_ln681_4_reg_2561[5] <= 1'b0;
    zext_ln681_7_reg_2587[5:3] <= 3'b001;
end

endmodule //InputRouterTop_IR_DTC_2S_1_A
