# Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC)
autoidx 15
attribute \top 1
attribute \dynports 1
attribute \src "dut.sv:2.1-27.10"
module \counter
  parameter \WIDTH 8
  attribute \unused_bits "8"
  wire width 9 $auto$expression.cpp:529:import_operation$1
  wire $auto$rtlil.cc:3013:Eq$4
  attribute \src "dut.sv:5.18-5.21"
  wire input 1 \clk
  attribute \src "dut.sv:8.30-8.35"
  wire width 8 output 4 \count
  attribute \src "dut.sv:12.23-12.33"
  wire width 8 \count_next
  attribute \src "dut.sv:7.18-7.24"
  wire input 3 \enable
  attribute \src "dut.sv:9.18-9.26"
  wire output 5 \overflow
  attribute \src "dut.sv:6.18-6.23"
  wire input 2 \rst_n
  cell $logic_and $auto$expression.cpp:458:import_operation$5
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $auto$rtlil.cc:3013:Eq$4
    connect \B \enable
    connect \Y \overflow
  end
  cell $add $auto$expression.cpp:543:import_operation$2
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 9
    connect \A \count
    connect \B 1'1
    connect \Y { $auto$expression.cpp:529:import_operation$1 [8] \count_next }
  end
  cell $eq $auto$expression.cpp:663:import_operation$3
    parameter \A_SIGNED 0
    parameter \A_WIDTH 8
    parameter \B_SIGNED 0
    parameter \B_WIDTH 8
    parameter \Y_WIDTH 1
    connect \A \count
    connect \B 8'11111111
    connect \Y $auto$rtlil.cc:3013:Eq$4
  end
  attribute \"has_async_reset" 1
  attribute \always_ff 1
  attribute \src "dut.sv:14.5-20.8"
  cell $adffe $auto$ff.cc:266:slice$14
    parameter \ARST_POLARITY 0
    parameter \ARST_VALUE 8'00000000
    parameter \CLK_POLARITY 1
    parameter \EN_POLARITY 1
    parameter \WIDTH 8
    connect \ARST \rst_n
    connect \CLK \clk
    connect \D \count_next
    connect \EN \enable
    connect \Q \count
  end
  connect $auto$expression.cpp:529:import_operation$1 [7:0] \count_next
end
