`include "alu_if_vh"

module alu_fpga (
		 input logic CLOCK_50,
		 input logic [3:0] KEY,
		 input logic [17:0] SW,
		 output logic [7:0] HEX
		 );

   alu_if rfif();
   alu ALU(CLOCK_50, rfif);

   assign rfif.portA = SW;
   assign rfif.portB = SW[15:0];
   assign rfif.aluop = KEY[3:0];
   assign rfif.outport = HEX[7:0];

endmodule // alu_fpga

		       
