Features loaded: 569
Max feature value: 2811
Client batch 0 size: 143
Client batch 1 size: 142
Client batch 2 size: 142
Client batch 3 size: 142
Generating keys...
N=3127 N2=9778129 G=3128 LAMBDA=1508 mu=1155
Encrypting batches...
Encryption done.
Aggregating...
Aggregation done.
Decrypting...
Decryption done.
Decrypted aggregated model (first 10 values):
712 216 2599 75 161 2781 443 80 661 2448 
Encryption/Decryption Test:
  Original: 123
  Encrypted: 7355316
  Decrypted: 123
  Result: PASS
Kernel output:
1798
2057
1969
1142
2029
1245
1825
1371
1300
1246
1602
1578
1917
1585
1373
1454
1468
1613
1980
1354
1308
950
1534
2116
1664
1714
1458
1861
1530
1757
1863
1184
1702
1927
1613
1673
1425
1303
1499
1348
1344
1095
1907
1328
1317
1864
819
1317
1205
1349
1176
1364
1194
1822
1510
1152
1921
1471
1305
861
1017
859
1425
917
1268
1478
946
1131
902
1278
1894
888
1720
1380
1231
1607
1353
1805
2018
1286
1145
1334
2522
1910
1200
1846
1448
1902
1236
1464
1462
1537
1327
1345
1506
2026
1218
978
1160
1442
1361
698
1218
987
1049
1311
1164
1236
2227
1134
977
1263
1426
1051
872
1193
894
1487
1578
1795
1141
1866
2425
1450
1337
1385
1361
1900
1510
1979
1219
1546
1616
1571
1845
1277
1171
1143
1495
1128
973
1611
1143
1290
1075
1190
1180
1495
1444
1374
1300
821
973
1115
1315
1225
1768
1684
1206
1090
1175
1919
1959
1234
2327
1497
1080
1678
1747
1497
1232
1343
1546
1108
1066
867
990
1646
1301
1281
2722
2109
1570
1141
1528
1008
1830
1171
1181
1230
1422
1277
972
1234
1486
1291
1377
1807
1918
1445
1223
1754
2329
1381
1247
1512
987
1701
1311
1527
2058
1184
2811
1742
1419
1386
1189
1019
1980
1953
1365
1356
1018
1575
1327
1434
1044
1500
1262
1283
1705
1132
1122
2051
956
1403
2321
2048
1422
1746
1364
1242
1130
1375
1939
1048
1320
1289
1065
1152
2094
1150
1973
1730
1945
1396
1955
1532
1566
1553
2030
1735
1729
1561
1719
2073
1060
1359
1287
1071
1429
1129
2175
974
1793
1189
1133
1880
1359
1385
1916
1174
1939
1623
1289
1258
1194
1289
1126
1137
1441
1496
1295
1185
1272
1377
1091
1176
1426
1051
1953
1246
2009
1049
1146
1160
1320
900
1350
1305
1170
1461
1276
1154
859
1249
1218
1822
904
1243
1025
2016
1286
2034
1220
1267
1411
1203
1627
1626
1603
1298
1122
1125
1230
1705
1299
1877
1005
2351
1442
960
1106
1968
1171
1026
1206
1476
1147
1195
1166
1575
2573
1508
1114
1256
1305
1387
887
943
1254
1330
1276
1650
1340
2044
2020
1221
2171
2201
1635
1519
2137
2064
1369
1617
1057
1346
1366
1108
1127
1104
1205
1239
1328
1460
1221
1388
1127
1955
1026
873
1549
2161
1210
1406
1351
1280
1106
1180
1791
1193
1296
1294
1234
1094
1614
1285
1798
1227
1136
1104
939
1499
1513
1189
940
1550
1270
1116
1157
1469
1161
1366
974
1002
1048
1080
1113
1272
1490
1240
2018
1882
1486
1398
1287
1404
1385
1402
1097
1727
1378
1057
1803
1199
1775
1480
1453
2110
1187
1959
1200
1453
1262
1338
1163
1321
1300
975
1707
2742
1440
1160
1317
1324
1314
966
1760
1162
966
1204
1492
1227
1088
1283
1420
1390
1149
1625
1216
1390
1347
1370
1573
1245
1464
1944
1168
1669
1225
1785
1801
1246
1316
1487
1265
1247
1848
2059
1504
1382
1254
2309
926
967
1222
1106
1630
1546
1174
1481
1340
1458
1505
1134
1830
1989
1288
1275
929
2463
1126
1371
984
857
1346
1234
1394
1207
1175
1167
1368
2047
1096
2055
1427
1169
772
769
1154
1447
1474
1321
1387
1362
1032
1026
968
1082
1086
1113
1277
933
1288
1029
1016
942
1459
1151
1405
1120
1522
2092
2156
2013
1660
2060
776 (last)
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 569

F:\Fl-pailler_fpga\Fl-pailler_fpga\solution1\sim\verilog>set PATH= 

F:\Fl-pailler_fpga\Fl-pailler_fpga\solution1\sim\verilog>call C:/Xilinx/Vivado/2022.2/bin/xelab xil_defaultlib.apatb_paillier_fl_kernel_top glbl -Oenable_linking_all_libraries  -prj paillier_fl_kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm  -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib "ieee_proposed=./ieee_proposed" -s paillier_fl_kernel  
Vivado Simulator v2022.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2022.2/bin/unwrapped/win64.o/xelab.exe xil_defaultlib.apatb_paillier_fl_kernel_top glbl -Oenable_linking_all_libraries -prj paillier_fl_kernel.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm -L floating_point_v7_0_20 -L floating_point_v7_1_15 --lib ieee_proposed=./ieee_proposed -s paillier_fl_kernel 
Multi-threading is on. Using 6 slave threads.
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/sim/verilog/AESL_axi_slave_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_slave_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/sim/verilog/AESL_axi_s_data_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_in
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/sim/verilog/AESL_axi_s_data_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_axi_s_data_out
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/sim/verilog/AESL_deadlock_idx0_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx0_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/sim/verilog/AESL_deadlock_idx1_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_idx1_monitor
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_deadlock_kernel_monitor_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/sim/verilog/AESL_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fifo
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/sim/verilog/paillier_fl_kernel.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_paillier_fl_kernel_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/sim/verilog/paillier_fl_kernel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paillier_fl_kernel
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/sim/verilog/paillier_fl_kernel_control_s_axi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paillier_fl_kernel_control_s_axi
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/sim/verilog/paillier_fl_kernel_flow_control_loop_pipe_sequential_init.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paillier_fl_kernel_flow_control_loop_pipe_sequential_init
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/sim/verilog/paillier_fl_kernel_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paillier_fl_kernel_paillier_fl_kernel_Pipeline_VITIS_LOOP_178_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/sim/verilog/paillier_fl_kernel_regslice_both.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module paillier_fl_kernel_regslice_both
INFO: [VRFC 10-311] analyzing module paillier_fl_kernel_regslice_both_w1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/sim/verilog/dataflow_monitor.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dataflow_monitor
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-3645] port 'axis_block_info' remains unconnected for this instance [F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/sim/verilog/AESL_deadlock_kernel_monitor_top.v:20]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package xil_defaultlib.$unit_dataflow_monitor_sv
Compiling module xil_defaultlib.paillier_fl_kernel_flow_control_...
Compiling module xil_defaultlib.paillier_fl_kernel_paillier_fl_k...
Compiling module xil_defaultlib.paillier_fl_kernel_control_s_axi
Compiling module xil_defaultlib.paillier_fl_kernel_regslice_both...
Compiling module xil_defaultlib.paillier_fl_kernel
Compiling module xil_defaultlib.fifo(DEPTH=569,WIDTH=128)
Compiling module xil_defaultlib.AESL_axi_s_data_in
Compiling module xil_defaultlib.AESL_axi_s_data_out
Compiling module xil_defaultlib.AESL_axi_slave_control
Compiling module xil_defaultlib.AESL_deadlock_idx1_monitor
Compiling module xil_defaultlib.AESL_deadlock_idx0_monitor
Compiling module xil_defaultlib.AESL_deadlock_kernel_monitor_top...
Compiling module xil_defaultlib.nodf_module_intf
Compiling module xil_defaultlib.upc_loop_intf(FSM_WIDTH=1)
Compiling module xil_defaultlib.dataflow_monitor_1
Compiling module xil_defaultlib.apatb_paillier_fl_kernel_top
Compiling module work.glbl
Built simulation snapshot paillier_fl_kernel

****** xsim v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source xsim.dir/paillier_fl_kernel/xsim_script.tcl
# xsim {paillier_fl_kernel} -autoloadwcfg -tclbatch {paillier_fl_kernel.tcl}
Time resolution is 1 ps
source paillier_fl_kernel.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "6175000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 6235 ns : File "F:/Fl-pailler_fpga/Fl-pailler_fpga/solution1/sim/verilog/paillier_fl_kernel.autotb.v" Line 368
## quit
INFO: [Common 17-206] Exiting xsim at Sat Jun 21 16:22:15 2025...
Features loaded: 569
Max feature value: 2811
Client batch 0 size: 143
Client batch 1 size: 142
Client batch 2 size: 142
Client batch 3 size: 142
Generating keys...
N=3127 N2=9778129 G=3128 LAMBDA=1508 mu=1155
Encrypting batches...
Encryption done.
Aggregating...
Aggregation done.
Decrypting...
Decryption done.
Decrypted aggregated model (first 10 values):
712 216 2599 75 161 2781 443 80 661 2448 
Encryption/Decryption Test:
  Original: 123
  Encrypted: 7355316
  Decrypted: 123
  Result: PASS
Kernel output:
1798
2057
1969
1142
2029
1245
1825
1371
1300
1246
1602
1578
1917
1585
1373
1454
1468
1613
1980
1354
1308
950
1534
2116
1664
1714
1458
1861
1530
1757
1863
1184
1702
1927
1613
1673
1425
1303
1499
1348
1344
1095
1907
1328
1317
1864
819
1317
1205
1349
1176
1364
1194
1822
1510
1152
1921
1471
1305
861
1017
859
1425
917
1268
1478
946
1131
902
1278
1894
888
1720
1380
1231
1607
1353
1805
2018
1286
1145
1334
2522
1910
1200
1846
1448
1902
1236
1464
1462
1537
1327
1345
1506
2026
1218
978
1160
1442
1361
698
1218
987
1049
1311
1164
1236
2227
1134
977
1263
1426
1051
872
1193
894
1487
1578
1795
1141
1866
2425
1450
1337
1385
1361
1900
1510
1979
1219
1546
1616
1571
1845
1277
1171
1143
1495
1128
973
1611
1143
1290
1075
1190
1180
1495
1444
1374
1300
821
973
1115
1315
1225
1768
1684
1206
1090
1175
1919
1959
1234
2327
1497
1080
1678
1747
1497
1232
1343
1546
1108
1066
867
990
1646
1301
1281
2722
2109
1570
1141
1528
1008
1830
1171
1181
1230
1422
1277
972
1234
1486
1291
1377
1807
1918
1445
1223
1754
2329
1381
1247
1512
987
1701
1311
1527
2058
1184
2811
1742
1419
1386
1189
1019
1980
1953
1365
1356
1018
1575
1327
1434
1044
1500
1262
1283
1705
1132
1122
2051
956
1403
2321
2048
1422
1746
1364
1242
1130
1375
1939
1048
1320
1289
1065
1152
2094
1150
1973
1730
1945
1396
1955
1532
1566
1553
2030
1735
1729
1561
1719
2073
1060
1359
1287
1071
1429
1129
2175
974
1793
1189
1133
1880
1359
1385
1916
1174
1939
1623
1289
1258
1194
1289
1126
1137
1441
1496
1295
1185
1272
1377
1091
1176
1426
1051
1953
1246
2009
1049
1146
1160
1320
900
1350
1305
1170
1461
1276
1154
859
1249
1218
1822
904
1243
1025
2016
1286
2034
1220
1267
1411
1203
1627
1626
1603
1298
1122
1125
1230
1705
1299
1877
1005
2351
1442
960
1106
1968
1171
1026
1206
1476
1147
1195
1166
1575
2573
1508
1114
1256
1305
1387
887
943
1254
1330
1276
1650
1340
2044
2020
1221
2171
2201
1635
1519
2137
2064
1369
1617
1057
1346
1366
1108
1127
1104
1205
1239
1328
1460
1221
1388
1127
1955
1026
873
1549
2161
1210
1406
1351
1280
1106
1180
1791
1193
1296
1294
1234
1094
1614
1285
1798
1227
1136
1104
939
1499
1513
1189
940
1550
1270
1116
1157
1469
1161
1366
974
1002
1048
1080
1113
1272
1490
1240
2018
1882
1486
1398
1287
1404
1385
1402
1097
1727
1378
1057
1803
1199
1775
1480
1453
2110
1187
1959
1200
1453
1262
1338
1163
1321
1300
975
1707
2742
1440
1160
1317
1324
1314
966
1760
1162
966
1204
1492
1227
1088
1283
1420
1390
1149
1625
1216
1390
1347
1370
1573
1245
1464
1944
1168
1669
1225
1785
1801
1246
1316
1487
1265
1247
1848
2059
1504
1382
1254
2309
926
967
1222
1106
1630
1546
1174
1481
1340
1458
1505
1134
1830
1989
1288
1275
929
2463
1126
1371
984
857
1346
1234
1394
1207
1175
1167
1368
2047
1096
2055
1427
1169
772
769
1154
1447
1474
1321
1387
1362
1032
1026
968
1082
1086
1113
1277
933
1288
1029
1016
942
1459
1151
1405
1120
1522
2092
2156
2013
1660
2060
776 (last)
INFO [HLS SIM]: The maximum depth reached by any hls::stream() instance in the design is 569
