
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.118338                       # Number of seconds simulated
sim_ticks                                118337777614                       # Number of ticks simulated
final_tick                               1171006795679                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 136973                       # Simulator instruction rate (inst/s)
host_op_rate                                   172852                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                4918164                       # Simulator tick rate (ticks/s)
host_mem_usage                               16909200                       # Number of bytes of host memory used
host_seconds                                 24061.37                       # Real time elapsed on the host
sim_insts                                  3295752492                       # Number of instructions simulated
sim_ops                                    4159061096                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      2417024                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2161664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       461056                       # Number of bytes read from this memory
system.physmem.bytes_read::total              5044608                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4864                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1292544                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1292544                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        18883                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16888                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         3602                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 39411                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10098                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10098                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        14061                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20424788                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        10816                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     18266897                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        16225                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data      3896102                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                42628889                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        14061                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        10816                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        16225                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              41103                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          10922497                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               10922497                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          10922497                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        14061                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20424788                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        10816                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     18266897                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        16225                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data      3896102                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               53551386                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               142062159                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23412767                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     18972767                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2029004                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9407133                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8990601                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2503510                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        90125                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    102135727                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128900736                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23412767                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11494111                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             28161019                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6586016                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3205151                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11919223                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1637525                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    138013844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.140268                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.554531                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       109852825     79.60%     79.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2650693      1.92%     81.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2020168      1.46%     82.98% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4959029      3.59%     86.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1112043      0.81%     87.38% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1601815      1.16%     88.54% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1214447      0.88%     89.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          761815      0.55%     89.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13841009     10.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    138013844                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.164806                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.907354                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       100936993                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      4768106                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         27727258                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       111200                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4470285                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      4041541                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred        41669                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     155491520                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        76666                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4470285                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       101791413                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1329229                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1980929                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26974911                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1467075                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153895234                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents        21809                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        269624                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       602233                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents       164377                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    216226272                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    716789508                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    716789508                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    170695504                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45530762                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        37415                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        20879                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          4976979                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     14839069                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7247301                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       122487                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1611661                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         151167662                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        37394                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        140436206                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       190012                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     27557180                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     59681194                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         4326                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    138013844                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.017552                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.564864                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     79197788     57.38%     57.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24712864     17.91%     75.29% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11551817      8.37%     83.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      8467090      6.13%     89.80% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      7528905      5.46%     95.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2986991      2.16%     97.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2959944      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       459361      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       149084      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    138013844                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         564779     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        113124     13.80%     82.68% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       141969     17.32%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    117868069     83.93%     83.93% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2111699      1.50%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16534      0.01%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13262408      9.44%     94.89% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7177496      5.11%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     140436206                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.988555                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             819872                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005838                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    419896140                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    178762646                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    136903300                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     141256078                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       345369                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      3605101                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1014                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          410                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       221528                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4470285                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         813771                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        91592                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    151205056                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        49107                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     14839069                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7247301                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        20860                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         79874                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          410                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1105268                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1155112                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2260380                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    137906682                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     12744149                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2529524                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            19919914                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19587228                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7175765                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.970749                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             137083213                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            136903300                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         82113306                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        227471483                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.963686                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.360983                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122809435                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     28397115                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33068                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2032149                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    133543559                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.919621                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.692883                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     83176112     62.28%     62.28% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23561722     17.64%     79.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10384848      7.78%     87.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      5445474      4.08%     91.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4335481      3.25%     95.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1562269      1.17%     96.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1321630      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       989638      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2766385      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    133543559                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122809435                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18259741                       # Number of memory references committed
system.switch_cpus0.commit.loads             11233968                       # Number of loads committed
system.switch_cpus0.commit.membars              16534                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17645481                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110655596                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2500197                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2766385                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           281983724                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          306883627                       # The number of ROB writes
system.switch_cpus0.timesIdled                  70710                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                4048315                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122809435                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.420622                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.420622                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.703917                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.703917                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       621860198                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      190694848                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145472220                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33068                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               142062159                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        22836183                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18816516                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1896760                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      8778897                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8506768                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2393656                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        85556                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    102545393                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             126011278                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           22836183                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     10900424                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             26755665                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6127639                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       5730250                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles            6                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         11883613                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1544514                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    139233758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     1.102885                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.545651                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       112478093     80.78%     80.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2742826      1.97%     82.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2333741      1.68%     84.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2332524      1.68%     86.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2223989      1.60%     87.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1085921      0.78%     88.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          754739      0.54%     89.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1958428      1.41%     90.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13323497      9.57%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    139233758                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.160748                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.887015                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       101424085                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      7091116                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         26412554                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       109910                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4196092                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3670602                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         6355                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     152072557                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts        50269                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4196092                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       101933304                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        4682367                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1266374                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         26000086                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1155534                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     150658613                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          525                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        411111                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       605116                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents         4657                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands    210787971                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    702114530                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    702114530                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    165734834                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        45053137                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        32006                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        16225                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          3772629                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14966615                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7775940                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       306167                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1711018                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         146804329                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        32007                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        136899734                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       104136                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     24762501                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     56755994                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          443                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    139233758                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.983237                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.582836                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     82843135     59.50%     59.50% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     23309694     16.74%     76.24% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11714888      8.41%     84.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7683262      5.52%     90.17% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      6805119      4.89%     95.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2668857      1.92%     96.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3011149      2.16%     99.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7      1102409      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        95245      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    139233758                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         963456     74.64%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     74.64% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        157194     12.18%     86.82% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       170164     13.18%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    113080671     82.60%     82.60% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1972704      1.44%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15781      0.01%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14103664     10.30%     94.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7726914      5.64%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     136899734                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.963661                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1290814                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009429                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    414428176                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    171599507                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    132862772                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     138190548                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       192286                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2932187                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          844                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          684                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       146221                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads          595                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4196092                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        3989922                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       272591                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    146836337                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts      1174562                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14966615                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7775940                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        16225                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        222417                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents        12929                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          684                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1120676                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1072773                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2193449                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    134573931                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13865141                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2325803                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21590773                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18980515                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7725632                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.947289                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             132868269                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            132862772                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         80128078                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        217643352                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.935244                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.368162                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     98506110                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    120591765                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     26253891                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31564                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1918312                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    135037666                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.893023                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.710501                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     86688229     64.20%     64.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     22167464     16.42%     80.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     10630423      7.87%     88.48% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4738867      3.51%     91.99% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3718931      2.75%     94.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1507683      1.12%     95.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1540702      1.14%     97.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1074433      0.80%     97.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2970934      2.20%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    135037666                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     98506110                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     120591765                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19664147                       # Number of memory references committed
system.switch_cpus1.commit.loads             12034428                       # Number of loads committed
system.switch_cpus1.commit.membars              15782                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17310249                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        108499729                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2376993                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2970934                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           278912388                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          297887746                       # The number of ROB writes
system.switch_cpus1.timesIdled                  51377                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                2828401                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           98506110                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            120591765                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     98506110                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.442166                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.442166                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.693401                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.693401                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       608000088                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      183325745                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      143486149                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31564                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               142062159                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23935346                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19611234                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2025196                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9834909                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9472218                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2449253                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        93161                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    106065666                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             128437481                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23935346                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11921471                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             27846973                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6075749                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3603799                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12411598                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1582879                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    141549516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.110432                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.534729                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       113702543     80.33%     80.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2245955      1.59%     81.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         3835582      2.71%     84.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         2215794      1.57%     86.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1737157      1.23%     87.42% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1543130      1.09%     88.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          934729      0.66%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2333051      1.65%     90.81% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        13001575      9.19%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    141549516                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.168485                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.904094                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       105412724                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      4771982                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         27259327                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        72615                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4032867                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      3921740                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          213                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     154840462                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1218                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4032867                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       105943490                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles         605447                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      3274537                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         26783932                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       909240                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     153788209                       # Number of instructions processed by rename
system.switch_cpus2.rename.IQFullEvents         95171                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       526246                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands    217072262                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    715514350                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    715514350                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173797087                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        43275169                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        34587                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        17321                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          2665376                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     14307894                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7302120                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads        70973                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1663410                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         148739168                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        34587                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        139574921                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        88812                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     22215386                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     49377903                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved           55                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    141549516                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.986050                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.546895                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     84591654     59.76%     59.76% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     21857167     15.44%     75.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11778582      8.32%     83.52% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8750050      6.18%     89.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      8519504      6.02%     95.72% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3165254      2.24%     97.96% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2385470      1.69%     99.65% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       321346      0.23%     99.87% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       180489      0.13%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    141549516                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         124342     28.04%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     28.04% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        165843     37.40%     65.44% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       153282     34.56%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    117796829     84.40%     84.40% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      1890504      1.35%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        17266      0.01%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.76% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     12593128      9.02%     94.79% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7277194      5.21%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     139574921                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.982492                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             443467                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003177                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    421231637                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    170989379                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    136598343                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     140018388                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       286431                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3014542                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            5                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          238                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       120401                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4032867                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         405332                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        53960                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    148773755                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts       836347                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     14307894                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7302120                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        17321                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         43760                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          238                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1162337                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1080714                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2243051                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    137406787                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12276785                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2168134                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            19553776                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19449015                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7276991                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.967230                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             136598385                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            136598343                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         80789478                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        223812598                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.961539                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360969                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101050541                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124559421                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     24214570                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        34532                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2042306                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    137516649                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.905777                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.714466                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     87144521     63.37%     63.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     24276704     17.65%     81.02% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      9490492      6.90%     87.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4996343      3.63%     91.56% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4253606      3.09%     94.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      2043035      1.49%     96.14% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       960818      0.70%     96.84% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1490843      1.08%     97.92% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2860287      2.08%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    137516649                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101050541                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124559421                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18475071                       # Number of memory references committed
system.switch_cpus2.commit.loads             11293352                       # Number of loads committed
system.switch_cpus2.commit.membars              17266                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          18072162                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112135701                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2576291                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2860287                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           283430353                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          301582510                       # The number of ROB writes
system.switch_cpus2.timesIdled                  23816                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 512643                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101050541                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124559421                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101050541                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.405853                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.405853                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.711312                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.711312                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       617921085                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      190712766                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      144537233                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         34532                       # number of misc regfile writes
system.l20.replacements                         18897                       # number of replacements
system.l20.tagsinuse                            10240                       # Cycle average of tags in use
system.l20.total_refs                          727470                       # Total number of references to valid blocks.
system.l20.sampled_refs                         29137                       # Sample count of references to valid blocks.
system.l20.avg_refs                         24.967224                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks          246.524028                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     8.246439                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3660.253412                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          6324.976121                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.024075                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000805                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.357447                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.617673                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        54086                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  54086                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           19878                       # number of Writeback hits
system.l20.Writeback_hits::total                19878                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        54086                       # number of demand (read+write) hits
system.l20.demand_hits::total                   54086                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        54086                       # number of overall hits
system.l20.overall_hits::total                  54086                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           13                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        18883                       # number of ReadReq misses
system.l20.ReadReq_misses::total                18896                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           13                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        18883                       # number of demand (read+write) misses
system.l20.demand_misses::total                 18896                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           13                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        18883                       # number of overall misses
system.l20.overall_misses::total                18896                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      3748869                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   5267495185                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     5271244054                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      3748869                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   5267495185                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      5271244054                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      3748869                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   5267495185                       # number of overall miss cycles
system.l20.overall_miss_latency::total     5271244054                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           13                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        72969                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              72982                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        19878                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            19878                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           13                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        72969                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               72982                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           13                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        72969                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              72982                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.258781                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.258913                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.258781                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.258913                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.258781                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.258913                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 278954.360271                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 278960.841130                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 278954.360271                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 278960.841130                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 288374.538462                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 278954.360271                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 278960.841130                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                3539                       # number of writebacks
system.l20.writebacks::total                     3539                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        18883                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           18896                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        18883                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            18896                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        18883                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           18896                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   4098149306                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   4101094322                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   4098149306                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   4101094322                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2945016                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   4098149306                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   4101094322                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.258781                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.258913                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.258781                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.258913                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.258781                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.258913                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 217028.507441                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 217035.050910                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 217028.507441                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 217035.050910                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 226539.692308                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 217028.507441                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 217035.050910                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16898                       # number of replacements
system.l21.tagsinuse                            10240                       # Cycle average of tags in use
system.l21.total_refs                          673274                       # Total number of references to valid blocks.
system.l21.sampled_refs                         27138                       # Sample count of references to valid blocks.
system.l21.avg_refs                         24.809271                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           13.855499                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     4.047428                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  5844.863864                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          4377.233209                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.001353                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000395                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.570787                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.427464                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        79062                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  79062                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks           17605                       # number of Writeback hits
system.l21.Writeback_hits::total                17605                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        79062                       # number of demand (read+write) hits
system.l21.demand_hits::total                   79062                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        79062                       # number of overall hits
system.l21.overall_hits::total                  79062                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           10                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16888                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16898                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           10                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16888                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16898                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           10                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16888                       # number of overall misses
system.l21.overall_misses::total                16898                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2338962                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   4812626597                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     4814965559                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2338962                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   4812626597                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      4814965559                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2338962                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   4812626597                       # number of overall miss cycles
system.l21.overall_miss_latency::total     4814965559                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           10                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        95950                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              95960                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks        17605                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total            17605                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           10                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        95950                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               95960                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           10                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        95950                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              95960                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.176008                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.176094                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.176008                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.176094                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.176008                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.176094                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 233896.200000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 284973.152357                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 284942.925731                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 233896.200000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 284973.152357                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 284942.925731                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 233896.200000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 284973.152357                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 284942.925731                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                4191                       # number of writebacks
system.l21.writebacks::total                     4191                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16888                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16898                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16888                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16898                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16888                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16898                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1720962                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   3766973014                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   3768693976                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1720962                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   3766973014                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   3768693976                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1720962                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   3766973014                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   3768693976                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.176008                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.176094                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.176008                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.176094                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.176008                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.176094                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 172096.200000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 223056.194576                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 223026.037164                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 172096.200000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 223056.194576                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 223026.037164                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 172096.200000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 223056.194576                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 223026.037164                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                          3617                       # number of replacements
system.l22.tagsinuse                            12288                       # Cycle average of tags in use
system.l22.total_refs                          333852                       # Total number of references to valid blocks.
system.l22.sampled_refs                         15905                       # Sample count of references to valid blocks.
system.l22.avg_refs                         20.990380                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks          693.963422                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.997280                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  1717.632224                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.inst             4.577157                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          9856.829917                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.056475                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.001220                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.139781                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.inst            0.000372                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.802151                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        29737                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  29737                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks            9771                       # number of Writeback hits
system.l22.Writeback_hits::total                 9771                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        29737                       # number of demand (read+write) hits
system.l22.demand_hits::total                   29737                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        29737                       # number of overall hits
system.l22.overall_hits::total                  29737                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           15                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data         3602                       # number of ReadReq misses
system.l22.ReadReq_misses::total                 3617                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           15                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data         3602                       # number of demand (read+write) misses
system.l22.demand_misses::total                  3617                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           15                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data         3602                       # number of overall misses
system.l22.overall_misses::total                 3617                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      4328569                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   1016669308                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     1020997877                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      4328569                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   1016669308                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      1020997877                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      4328569                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   1016669308                       # number of overall miss cycles
system.l22.overall_miss_latency::total     1020997877                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           15                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        33339                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              33354                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks         9771                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total             9771                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           15                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        33339                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               33354                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           15                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        33339                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              33354                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.108042                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.108443                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.108042                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.108443                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.108042                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.108443                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 288571.266667                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 282251.334814                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 282277.544097                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 288571.266667                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 282251.334814                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 282277.544097                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 288571.266667                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 282251.334814                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 282277.544097                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                2368                       # number of writebacks
system.l22.writebacks::total                     2368                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data         3602                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total            3617                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data         3602                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total             3617                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data         3602                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total            3617                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      3401569                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    793581210                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    796982779                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      3401569                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    793581210                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    796982779                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      3401569                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    793581210                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    796982779                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.108042                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.108443                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.108042                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.108443                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.108042                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.108443                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 226771.266667                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 220316.826763                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 220343.593862                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 226771.266667                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 220316.826763                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 220343.593862                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 226771.266667                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 220316.826763                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 220343.593862                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               495.996521                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011926824                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2040175.048387                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    12.996521                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          483                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.020828                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.774038                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11919207                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11919207                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11919207                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11919207                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11919207                       # number of overall hits
system.cpu0.icache.overall_hits::total       11919207                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      4690943                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      4690943                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      4690943                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      4690943                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      4690943                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      4690943                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11919223                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11919223                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11919223                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11919223                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11919223                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11919223                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 293183.937500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 293183.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 293183.937500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 293183.937500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            3                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            3                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           13                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           13                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      3856769                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      3856769                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      3856769                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      3856769                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 296674.538462                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 296674.538462                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 72969                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               179584468                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 73225                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               2452.502124                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   230.504161                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    25.495839                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.900407                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.099593                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      9594106                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        9594106                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      6992705                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       6992705                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        20639                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        20639                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16534                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16534                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     16586811                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        16586811                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     16586811                       # number of overall hits
system.cpu0.dcache.overall_hits::total       16586811                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       176915                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       176915                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       176915                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        176915                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       176915                       # number of overall misses
system.cpu0.dcache.overall_misses::total       176915                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  23701835908                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  23701835908                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  23701835908                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  23701835908                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  23701835908                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  23701835908                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      9771021                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      9771021                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      6992705                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        20639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        20639                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16534                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     16763726                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     16763726                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     16763726                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     16763726                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.018106                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.018106                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.010553                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.010553                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.010553                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.010553                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 133973.014770                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 133973.014770                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 133973.014770                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 133973.014770                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 133973.014770                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 133973.014770                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        19878                       # number of writebacks
system.cpu0.dcache.writebacks::total            19878                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       103946                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       103946                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       103946                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       103946                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       103946                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       103946                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        72969                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        72969                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        72969                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        72969                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        72969                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        72969                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data   8961185079                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total   8961185079                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data   8961185079                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total   8961185079                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data   8961185079                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total   8961185079                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.007468                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.007468                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.004353                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.004353                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.004353                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.004353                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 122808.111376                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 122808.111376                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 122808.111376                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 122808.111376                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 122808.111376                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 122808.111376                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               549.979870                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1006798464                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1830542.661818                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst     9.979870                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          540                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.015993                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.865385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.881378                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     11883600                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       11883600                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     11883600                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        11883600                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     11883600                       # number of overall hits
system.cpu1.icache.overall_hits::total       11883600                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           13                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           13                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           13                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            13                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           13                       # number of overall misses
system.cpu1.icache.overall_misses::total           13                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      2895734                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      2895734                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      2895734                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      2895734                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      2895734                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      2895734                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     11883613                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     11883613                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     11883613                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     11883613                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     11883613                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     11883613                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 222748.769231                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 222748.769231                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 222748.769231                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 222748.769231                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 222748.769231                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 222748.769231                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           10                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           10                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2421962                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2421962                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2421962                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2421962                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2421962                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2421962                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 242196.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 242196.200000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 242196.200000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 242196.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 242196.200000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 242196.200000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 95950                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               190097897                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 96206                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               1975.946375                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   234.487726                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    21.512274                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.915968                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.084032                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10764259                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10764259                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7597943                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7597943                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        16088                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        16088                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15782                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15782                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     18362202                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        18362202                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     18362202                       # number of overall hits
system.cpu1.dcache.overall_hits::total       18362202                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       403278                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       403278                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          110                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          110                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       403388                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        403388                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       403388                       # number of overall misses
system.cpu1.dcache.overall_misses::total       403388                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  44599749055                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  44599749055                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     15573663                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     15573663                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  44615322718                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  44615322718                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  44615322718                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  44615322718                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     11167537                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     11167537                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7598053                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7598053                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        16088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        16088                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15782                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15782                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     18765590                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     18765590                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     18765590                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     18765590                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.036112                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.036112                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000014                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000014                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.021496                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.021496                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.021496                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.021496                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 110593.062490                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 110593.062490                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 141578.754545                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 141578.754545                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 110601.511988                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 110601.511988                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 110601.511988                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 110601.511988                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks        17605                       # number of writebacks
system.cpu1.dcache.writebacks::total            17605                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       307328                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       307328                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          110                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          110                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       307438                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       307438                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       307438                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       307438                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        95950                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        95950                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        95950                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        95950                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        95950                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        95950                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data  10243425281                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  10243425281                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data  10243425281                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total  10243425281                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data  10243425281                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total  10243425281                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.008592                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.008592                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.005113                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.005113                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.005113                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.005113                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 106757.949776                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 106757.949776                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 106757.949776                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 106757.949776                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 106757.949776                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 106757.949776                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               460.997272                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1013707868                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   461                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2198932.468547                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.997272                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          446                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.024034                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.714744                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.738778                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12411582                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12411582                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12411582                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12411582                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12411582                       # number of overall hits
system.cpu2.icache.overall_hits::total       12411582                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           16                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           16                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           16                       # number of overall misses
system.cpu2.icache.overall_misses::total           16                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4907419                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4907419                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4907419                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4907419                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4907419                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4907419                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12411598                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12411598                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12411598                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12411598                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12411598                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12411598                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 306713.687500                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 306713.687500                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 306713.687500                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 306713.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 306713.687500                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 306713.687500                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            1                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            1                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           15                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           15                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      4453069                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      4453069                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      4453069                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      4453069                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      4453069                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      4453069                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 296871.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 296871.266667                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 296871.266667                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 296871.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 296871.266667                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 296871.266667                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 33339                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               162707030                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 33595                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               4843.191844                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   231.050711                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    24.949289                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.902542                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.097458                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9155761                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9155761                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7147187                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7147187                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17293                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17293                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        17266                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        17266                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16302948                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16302948                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16302948                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16302948                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data        85336                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total        85336                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data        85336                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total         85336                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data        85336                       # number of overall misses
system.cpu2.dcache.overall_misses::total        85336                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   8291867701                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   8291867701                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   8291867701                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   8291867701                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   8291867701                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   8291867701                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9241097                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9241097                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7147187                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7147187                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17293                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        17266                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        17266                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     16388284                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     16388284                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     16388284                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     16388284                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.009234                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.009234                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.005207                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.005207                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.005207                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.005207                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 97167.288143                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 97167.288143                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 97167.288143                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 97167.288143                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 97167.288143                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 97167.288143                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks         9771                       # number of writebacks
system.cpu2.dcache.writebacks::total             9771                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        51997                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        51997                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        51997                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        51997                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        51997                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        51997                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        33339                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        33339                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        33339                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        33339                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        33339                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        33339                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data   2987095622                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total   2987095622                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data   2987095622                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total   2987095622                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data   2987095622                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total   2987095622                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003608                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002034                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002034                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002034                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002034                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 89597.637062                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 89597.637062                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 89597.637062                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 89597.637062                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 89597.637062                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 89597.637062                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
