cocci_test_suite() {
	u32 cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 78 */;
	struct drm_display_mode *cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 77 */;
	long cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 64 */;
	const struct drm_display_mode *cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 61 */;
	enum drm_mode_status cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 60 */;
	const struct drm_crtc_funcs cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 51 */;
	struct simplefb_format *cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 33 */;
	uint32_t cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 32 */;
	const struct drm_framebuffer *cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 31 */;
	struct simplefb_format cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 23 */[];
	int cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 197 */;
	u32 cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 196 */[ARRAY_SIZE(supported_formats)];
	struct drm_device *cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 192 */;
	const struct drm_plane_funcs cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 183 */;
	const struct drm_plane_helper_funcs cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 174 */;
	struct drm_gem_cma_object *cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 164 */;
	struct drm_plane_state *cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 161 */;
	struct drm_plane *cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 160 */;
	const struct drm_crtc_helper_funcs cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 152 */;
	struct drm_pending_vblank_event *cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 141 */;
	struct drm_crtc_state *cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 139 */;
	struct drm_crtc *cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 138 */;
	void cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 138 */;
	struct arcpgu_drm_private *cocci_id/* drivers/gpu/drm/arc/arcpgu_crtc.c 130 */;
}
