Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Sep 27 11:48:23 2023
| Host         : LAPTOP-OQEDKKJU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file as3_timing_summary_routed.rpt -pb as3_timing_summary_routed.pb -rpx as3_timing_summary_routed.rpx -warn_on_violation
| Design       : as3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: run_subtaskA/run_counter_A/run_clockA/slow_clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: run_subtaskC/used_clock_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.825        0.000                      0                  559        0.209        0.000                      0                  559        4.500        0.000                       0                   322  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.825        0.000                      0                  559        0.209        0.000                      0                  559        4.500        0.000                       0                   322  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.825ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.209ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 run_subtaskA/run_10Hz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_subtaskA/run_10Hz/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.828ns (17.692%)  route 3.852ns (82.308%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.551     5.072    run_subtaskA/run_10Hz/basys_clock_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  run_subtaskA/run_10Hz/count_reg[10]/Q
                         net (fo=2, routed)           0.827     6.355    run_subtaskA/run_10Hz/count_reg_n_0_[10]
    SLICE_X55Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  run_subtaskA/run_10Hz/count[31]_i_7__1/O
                         net (fo=1, routed)           1.119     7.598    run_subtaskA/run_10Hz/count[31]_i_7__1_n_0
    SLICE_X56Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.722 f  run_subtaskA/run_10Hz/count[31]_i_4__1/O
                         net (fo=2, routed)           0.833     8.555    run_subtaskA/run_10Hz/count[31]_i_4__1_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.679 r  run_subtaskA/run_10Hz/count[31]_i_1__1/O
                         net (fo=31, routed)          1.073     9.752    run_subtaskA/run_10Hz/count[31]_i_1__1_n_0
    SLICE_X57Y28         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.441    14.782    run_subtaskA/run_10Hz/basys_clock_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[25]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y28         FDRE (Setup_fdre_C_R)       -0.429    14.578    run_subtaskA/run_10Hz/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 run_subtaskA/run_10Hz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_subtaskA/run_10Hz/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.828ns (17.692%)  route 3.852ns (82.308%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.551     5.072    run_subtaskA/run_10Hz/basys_clock_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  run_subtaskA/run_10Hz/count_reg[10]/Q
                         net (fo=2, routed)           0.827     6.355    run_subtaskA/run_10Hz/count_reg_n_0_[10]
    SLICE_X55Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  run_subtaskA/run_10Hz/count[31]_i_7__1/O
                         net (fo=1, routed)           1.119     7.598    run_subtaskA/run_10Hz/count[31]_i_7__1_n_0
    SLICE_X56Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.722 f  run_subtaskA/run_10Hz/count[31]_i_4__1/O
                         net (fo=2, routed)           0.833     8.555    run_subtaskA/run_10Hz/count[31]_i_4__1_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.679 r  run_subtaskA/run_10Hz/count[31]_i_1__1/O
                         net (fo=31, routed)          1.073     9.752    run_subtaskA/run_10Hz/count[31]_i_1__1_n_0
    SLICE_X57Y28         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.441    14.782    run_subtaskA/run_10Hz/basys_clock_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[26]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y28         FDRE (Setup_fdre_C_R)       -0.429    14.578    run_subtaskA/run_10Hz/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 run_subtaskA/run_10Hz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_subtaskA/run_10Hz/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.828ns (17.692%)  route 3.852ns (82.308%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.551     5.072    run_subtaskA/run_10Hz/basys_clock_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  run_subtaskA/run_10Hz/count_reg[10]/Q
                         net (fo=2, routed)           0.827     6.355    run_subtaskA/run_10Hz/count_reg_n_0_[10]
    SLICE_X55Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  run_subtaskA/run_10Hz/count[31]_i_7__1/O
                         net (fo=1, routed)           1.119     7.598    run_subtaskA/run_10Hz/count[31]_i_7__1_n_0
    SLICE_X56Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.722 f  run_subtaskA/run_10Hz/count[31]_i_4__1/O
                         net (fo=2, routed)           0.833     8.555    run_subtaskA/run_10Hz/count[31]_i_4__1_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.679 r  run_subtaskA/run_10Hz/count[31]_i_1__1/O
                         net (fo=31, routed)          1.073     9.752    run_subtaskA/run_10Hz/count[31]_i_1__1_n_0
    SLICE_X57Y28         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.441    14.782    run_subtaskA/run_10Hz/basys_clock_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[27]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y28         FDRE (Setup_fdre_C_R)       -0.429    14.578    run_subtaskA/run_10Hz/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.825ns  (required time - arrival time)
  Source:                 run_subtaskA/run_10Hz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_subtaskA/run_10Hz/count_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.680ns  (logic 0.828ns (17.692%)  route 3.852ns (82.308%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.551     5.072    run_subtaskA/run_10Hz/basys_clock_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  run_subtaskA/run_10Hz/count_reg[10]/Q
                         net (fo=2, routed)           0.827     6.355    run_subtaskA/run_10Hz/count_reg_n_0_[10]
    SLICE_X55Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  run_subtaskA/run_10Hz/count[31]_i_7__1/O
                         net (fo=1, routed)           1.119     7.598    run_subtaskA/run_10Hz/count[31]_i_7__1_n_0
    SLICE_X56Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.722 f  run_subtaskA/run_10Hz/count[31]_i_4__1/O
                         net (fo=2, routed)           0.833     8.555    run_subtaskA/run_10Hz/count[31]_i_4__1_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.679 r  run_subtaskA/run_10Hz/count[31]_i_1__1/O
                         net (fo=31, routed)          1.073     9.752    run_subtaskA/run_10Hz/count[31]_i_1__1_n_0
    SLICE_X57Y28         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.441    14.782    run_subtaskA/run_10Hz/basys_clock_IBUF_BUFG
    SLICE_X57Y28         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[28]/C
                         clock pessimism              0.260    15.042    
                         clock uncertainty           -0.035    15.007    
    SLICE_X57Y28         FDRE (Setup_fdre_C_R)       -0.429    14.578    run_subtaskA/run_10Hz/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.578    
                         arrival time                          -9.752    
  -------------------------------------------------------------------
                         slack                                  4.825    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 run_subtaskA/run_1Hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_subtaskA/run_1Hz/count_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.828ns (17.907%)  route 3.796ns (82.093%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.625     5.146    run_subtaskA/run_1Hz/basys_clock_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  run_subtaskA/run_1Hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  run_subtaskA/run_1Hz/count_reg[8]/Q
                         net (fo=2, routed)           1.126     6.729    run_subtaskA/run_1Hz/count[8]
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.853 f  run_subtaskA/run_1Hz/count[31]_i_6__0/O
                         net (fo=1, routed)           0.738     7.591    run_subtaskA/run_1Hz/count[31]_i_6__0_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.715 f  run_subtaskA/run_1Hz/count[31]_i_2__0/O
                         net (fo=2, routed)           0.819     8.533    run_subtaskA/run_1Hz/count[31]_i_2__0_n_0
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.657 r  run_subtaskA/run_1Hz/count[31]_i_1__0/O
                         net (fo=31, routed)          1.113     9.770    run_subtaskA/run_1Hz/count[31]_i_1__0_n_0
    SLICE_X61Y25         FDRE                                         r  run_subtaskA/run_1Hz/count_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.501    14.842    run_subtaskA/run_1Hz/basys_clock_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  run_subtaskA/run_1Hz/count_reg[29]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y25         FDRE (Setup_fdre_C_R)       -0.429    14.638    run_subtaskA/run_1Hz/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 run_subtaskA/run_1Hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_subtaskA/run_1Hz/count_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.828ns (17.907%)  route 3.796ns (82.093%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.625     5.146    run_subtaskA/run_1Hz/basys_clock_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  run_subtaskA/run_1Hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  run_subtaskA/run_1Hz/count_reg[8]/Q
                         net (fo=2, routed)           1.126     6.729    run_subtaskA/run_1Hz/count[8]
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.853 f  run_subtaskA/run_1Hz/count[31]_i_6__0/O
                         net (fo=1, routed)           0.738     7.591    run_subtaskA/run_1Hz/count[31]_i_6__0_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.715 f  run_subtaskA/run_1Hz/count[31]_i_2__0/O
                         net (fo=2, routed)           0.819     8.533    run_subtaskA/run_1Hz/count[31]_i_2__0_n_0
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.657 r  run_subtaskA/run_1Hz/count[31]_i_1__0/O
                         net (fo=31, routed)          1.113     9.770    run_subtaskA/run_1Hz/count[31]_i_1__0_n_0
    SLICE_X61Y25         FDRE                                         r  run_subtaskA/run_1Hz/count_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.501    14.842    run_subtaskA/run_1Hz/basys_clock_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  run_subtaskA/run_1Hz/count_reg[30]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y25         FDRE (Setup_fdre_C_R)       -0.429    14.638    run_subtaskA/run_1Hz/count_reg[30]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.868ns  (required time - arrival time)
  Source:                 run_subtaskA/run_1Hz/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_subtaskA/run_1Hz/count_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.624ns  (logic 0.828ns (17.907%)  route 3.796ns (82.093%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.842ns = ( 14.842 - 10.000 ) 
    Source Clock Delay      (SCD):    5.146ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.625     5.146    run_subtaskA/run_1Hz/basys_clock_IBUF_BUFG
    SLICE_X61Y19         FDRE                                         r  run_subtaskA/run_1Hz/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y19         FDRE (Prop_fdre_C_Q)         0.456     5.602 f  run_subtaskA/run_1Hz/count_reg[8]/Q
                         net (fo=2, routed)           1.126     6.729    run_subtaskA/run_1Hz/count[8]
    SLICE_X60Y24         LUT6 (Prop_lut6_I4_O)        0.124     6.853 f  run_subtaskA/run_1Hz/count[31]_i_6__0/O
                         net (fo=1, routed)           0.738     7.591    run_subtaskA/run_1Hz/count[31]_i_6__0_n_0
    SLICE_X60Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.715 f  run_subtaskA/run_1Hz/count[31]_i_2__0/O
                         net (fo=2, routed)           0.819     8.533    run_subtaskA/run_1Hz/count[31]_i_2__0_n_0
    SLICE_X60Y19         LUT3 (Prop_lut3_I0_O)        0.124     8.657 r  run_subtaskA/run_1Hz/count[31]_i_1__0/O
                         net (fo=31, routed)          1.113     9.770    run_subtaskA/run_1Hz/count[31]_i_1__0_n_0
    SLICE_X61Y25         FDRE                                         r  run_subtaskA/run_1Hz/count_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.501    14.842    run_subtaskA/run_1Hz/basys_clock_IBUF_BUFG
    SLICE_X61Y25         FDRE                                         r  run_subtaskA/run_1Hz/count_reg[31]/C
                         clock pessimism              0.260    15.102    
                         clock uncertainty           -0.035    15.067    
    SLICE_X61Y25         FDRE (Setup_fdre_C_R)       -0.429    14.638    run_subtaskA/run_1Hz/count_reg[31]
  -------------------------------------------------------------------
                         required time                         14.638    
                         arrival time                          -9.770    
  -------------------------------------------------------------------
                         slack                                  4.868    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 run_subtaskA/run_10Hz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_subtaskA/run_10Hz/count_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 0.828ns (17.910%)  route 3.795ns (82.090%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.551     5.072    run_subtaskA/run_10Hz/basys_clock_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  run_subtaskA/run_10Hz/count_reg[10]/Q
                         net (fo=2, routed)           0.827     6.355    run_subtaskA/run_10Hz/count_reg_n_0_[10]
    SLICE_X55Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  run_subtaskA/run_10Hz/count[31]_i_7__1/O
                         net (fo=1, routed)           1.119     7.598    run_subtaskA/run_10Hz/count[31]_i_7__1_n_0
    SLICE_X56Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.722 f  run_subtaskA/run_10Hz/count[31]_i_4__1/O
                         net (fo=2, routed)           0.833     8.555    run_subtaskA/run_10Hz/count[31]_i_4__1_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.679 r  run_subtaskA/run_10Hz/count[31]_i_1__1/O
                         net (fo=31, routed)          1.016     9.695    run_subtaskA/run_10Hz/count[31]_i_1__1_n_0
    SLICE_X57Y26         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.438    14.779    run_subtaskA/run_10Hz/basys_clock_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[17]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y26         FDRE (Setup_fdre_C_R)       -0.429    14.575    run_subtaskA/run_10Hz/count_reg[17]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 run_subtaskA/run_10Hz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_subtaskA/run_10Hz/count_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 0.828ns (17.910%)  route 3.795ns (82.090%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.551     5.072    run_subtaskA/run_10Hz/basys_clock_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  run_subtaskA/run_10Hz/count_reg[10]/Q
                         net (fo=2, routed)           0.827     6.355    run_subtaskA/run_10Hz/count_reg_n_0_[10]
    SLICE_X55Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  run_subtaskA/run_10Hz/count[31]_i_7__1/O
                         net (fo=1, routed)           1.119     7.598    run_subtaskA/run_10Hz/count[31]_i_7__1_n_0
    SLICE_X56Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.722 f  run_subtaskA/run_10Hz/count[31]_i_4__1/O
                         net (fo=2, routed)           0.833     8.555    run_subtaskA/run_10Hz/count[31]_i_4__1_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.679 r  run_subtaskA/run_10Hz/count[31]_i_1__1/O
                         net (fo=31, routed)          1.016     9.695    run_subtaskA/run_10Hz/count[31]_i_1__1_n_0
    SLICE_X57Y26         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.438    14.779    run_subtaskA/run_10Hz/basys_clock_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[18]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y26         FDRE (Setup_fdre_C_R)       -0.429    14.575    run_subtaskA/run_10Hz/count_reg[18]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  4.879    

Slack (MET) :             4.879ns  (required time - arrival time)
  Source:                 run_subtaskA/run_10Hz/count_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_subtaskA/run_10Hz/count_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.623ns  (logic 0.828ns (17.910%)  route 3.795ns (82.090%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.072ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.551     5.072    run_subtaskA/run_10Hz/basys_clock_IBUF_BUFG
    SLICE_X57Y24         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y24         FDRE (Prop_fdre_C_Q)         0.456     5.528 f  run_subtaskA/run_10Hz/count_reg[10]/Q
                         net (fo=2, routed)           0.827     6.355    run_subtaskA/run_10Hz/count_reg_n_0_[10]
    SLICE_X55Y24         LUT4 (Prop_lut4_I0_O)        0.124     6.479 f  run_subtaskA/run_10Hz/count[31]_i_7__1/O
                         net (fo=1, routed)           1.119     7.598    run_subtaskA/run_10Hz/count[31]_i_7__1_n_0
    SLICE_X56Y27         LUT5 (Prop_lut5_I0_O)        0.124     7.722 f  run_subtaskA/run_10Hz/count[31]_i_4__1/O
                         net (fo=2, routed)           0.833     8.555    run_subtaskA/run_10Hz/count[31]_i_4__1_n_0
    SLICE_X58Y23         LUT2 (Prop_lut2_I1_O)        0.124     8.679 r  run_subtaskA/run_10Hz/count[31]_i_1__1/O
                         net (fo=31, routed)          1.016     9.695    run_subtaskA/run_10Hz/count[31]_i_1__1_n_0
    SLICE_X57Y26         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  basys_clock (IN)
                         net (fo=0)                   0.000    10.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         1.438    14.779    run_subtaskA/run_10Hz/basys_clock_IBUF_BUFG
    SLICE_X57Y26         FDRE                                         r  run_subtaskA/run_10Hz/count_reg[19]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X57Y26         FDRE (Setup_fdre_C_R)       -0.429    14.575    run_subtaskA/run_10Hz/count_reg[19]
  -------------------------------------------------------------------
                         required time                         14.575    
                         arrival time                          -9.695    
  -------------------------------------------------------------------
                         slack                                  4.879    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 run_subtaskA/run_100Hz/slow_clock_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_subtaskA/led_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.726%)  route 0.131ns (41.274%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.587     1.470    run_subtaskA/run_100Hz/basys_clock_IBUF_BUFG
    SLICE_X62Y19         FDRE                                         r  run_subtaskA/run_100Hz/slow_clock_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y19         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  run_subtaskA/run_100Hz/slow_clock_reg/Q
                         net (fo=2, routed)           0.131     1.742    run_subtaskA/run_counter_A/slow_clock_reg_1
    SLICE_X62Y17         LUT6 (Prop_lut6_I0_O)        0.045     1.787 r  run_subtaskA/run_counter_A/led[2]_i_1/O
                         net (fo=1, routed)           0.000     1.787    run_subtaskA/p_3_out[2]
    SLICE_X62Y17         FDRE                                         r  run_subtaskA/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.858     1.985    run_subtaskA/basys_clock_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  run_subtaskA/led_reg[2]/C
                         clock pessimism             -0.499     1.486    
    SLICE_X62Y17         FDRE (Hold_fdre_C_D)         0.092     1.578    run_subtaskA/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.787    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 run_subtaskB/LD15_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LD15_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.209ns (66.488%)  route 0.105ns (33.512%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.588     1.471    run_subtaskB/basys_clock_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  run_subtaskB/LD15_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  run_subtaskB/LD15_reg/Q
                         net (fo=4, routed)           0.105     1.740    run_task_handler/LD15B
    SLICE_X65Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.785 r  run_task_handler/LD15_i_1/O
                         net (fo=1, routed)           0.000     1.785    run_task_handler_n_1
    SLICE_X65Y18         FDRE                                         r  LD15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.857     1.984    basys_clock_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  LD15_reg/C
                         clock pessimism             -0.500     1.484    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.091     1.575    LD15_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.785    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 run_subtaskA/led_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.186ns (54.199%)  route 0.157ns (45.801%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.587     1.470    run_subtaskA/basys_clock_IBUF_BUFG
    SLICE_X59Y18         FDRE                                         r  run_subtaskA/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  run_subtaskA/led_reg[0]/Q
                         net (fo=1, routed)           0.157     1.768    run_task_handler/Q[0]
    SLICE_X62Y18         LUT3 (Prop_lut3_I0_O)        0.045     1.813 r  run_task_handler/led[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.813    run_task_handler_n_17
    SLICE_X62Y18         FDRE                                         r  led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.857     1.984    basys_clock_IBUF_BUFG
    SLICE_X62Y18         FDRE                                         r  led_reg[0]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X62Y18         FDRE (Hold_fdre_C_D)         0.091     1.597    led_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 run_subtaskB/an_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.209ns (57.532%)  route 0.154ns (42.468%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.586     1.469    run_subtaskB/basys_clock_IBUF_BUFG
    SLICE_X64Y20         FDRE                                         r  run_subtaskB/an_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y20         FDRE (Prop_fdre_C_Q)         0.164     1.633 r  run_subtaskB/an_reg[1]/Q
                         net (fo=2, routed)           0.154     1.787    run_task_handler/anB[1]
    SLICE_X64Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.832 r  run_task_handler/an[1]_i_1/O
                         net (fo=1, routed)           0.000     1.832    run_task_handler_n_9
    SLICE_X64Y21         FDRE                                         r  an_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.854     1.981    basys_clock_IBUF_BUFG
    SLICE_X64Y21         FDRE                                         r  an_reg[1]/C
                         clock pessimism             -0.499     1.482    
    SLICE_X64Y21         FDRE (Hold_fdre_C_D)         0.120     1.602    an_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 run_subtaskB/FSM_sequential_step_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_subtaskB/FSM_sequential_step_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.487%)  route 0.143ns (43.513%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.589     1.472    run_subtaskB/basys_clock_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  run_subtaskB/FSM_sequential_step_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  run_subtaskB/FSM_sequential_step_reg[0]/Q
                         net (fo=10, routed)          0.143     1.756    run_subtaskB/step__0[0]
    SLICE_X63Y17         LUT5 (Prop_lut5_I1_O)        0.045     1.801 r  run_subtaskB/FSM_sequential_step[1]_i_1/O
                         net (fo=1, routed)           0.000     1.801    run_subtaskB/FSM_sequential_step[1]_i_1_n_0
    SLICE_X63Y17         FDRE                                         r  run_subtaskB/FSM_sequential_step_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.858     1.985    run_subtaskB/basys_clock_IBUF_BUFG
    SLICE_X63Y17         FDRE                                         r  run_subtaskB/FSM_sequential_step_reg[1]/C
                         clock pessimism             -0.513     1.472    
    SLICE_X63Y17         FDRE (Hold_fdre_C_D)         0.092     1.564    run_subtaskB/FSM_sequential_step_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 run_subtaskA/run_counter_A/run_clockA/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_subtaskA/run_counter_A/run_clockA/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.351ns  (logic 0.183ns (52.092%)  route 0.168ns (47.908%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.582     1.465    run_subtaskA/run_counter_A/run_clockA/basys_clock_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  run_subtaskA/run_counter_A/run_clockA/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y23         FDRE (Prop_fdre_C_Q)         0.141     1.606 f  run_subtaskA/run_counter_A/run_clockA/count_reg[0]/Q
                         net (fo=4, routed)           0.168     1.774    run_subtaskA/run_counter_A/run_clockA/count_reg_n_0_[0]
    SLICE_X59Y23         LUT1 (Prop_lut1_I0_O)        0.042     1.816 r  run_subtaskA/run_counter_A/run_clockA/count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.816    run_subtaskA/run_counter_A/run_clockA/count[0]_i_1__0_n_0
    SLICE_X59Y23         FDRE                                         r  run_subtaskA/run_counter_A/run_clockA/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.849     1.976    run_subtaskA/run_counter_A/run_clockA/basys_clock_IBUF_BUFG
    SLICE_X59Y23         FDRE                                         r  run_subtaskA/run_counter_A/run_clockA/count_reg[0]/C
                         clock pessimism             -0.511     1.465    
    SLICE_X59Y23         FDRE (Hold_fdre_C_D)         0.105     1.570    run_subtaskA/run_counter_A/run_clockA/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 run_subtaskC/run_segment_controlC/an_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.209ns (59.311%)  route 0.143ns (40.689%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.588     1.471    run_subtaskC/run_segment_controlC/basys_clock_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  run_subtaskC/run_segment_controlC/an_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y18         FDRE (Prop_fdre_C_Q)         0.164     1.635 r  run_subtaskC/run_segment_controlC/an_reg[3]/Q
                         net (fo=2, routed)           0.143     1.779    run_task_handler/anC[3]
    SLICE_X65Y18         LUT3 (Prop_lut3_I0_O)        0.045     1.824 r  run_task_handler/an[3]_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    run_task_handler_n_2
    SLICE_X65Y18         FDRE                                         r  an_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.857     1.984    basys_clock_IBUF_BUFG
    SLICE_X65Y18         FDRE                                         r  an_reg[3]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X65Y18         FDRE (Hold_fdre_C_D)         0.092     1.576    an_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 run_subtaskC/run_clk_200Hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_subtaskC/run_clk_200Hz/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.183ns (50.533%)  route 0.179ns (49.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.560     1.443    run_subtaskC/run_clk_200Hz/basys_clock_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  run_subtaskC/run_clk_200Hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y17         FDRE (Prop_fdre_C_Q)         0.141     1.584 f  run_subtaskC/run_clk_200Hz/count_reg[0]/Q
                         net (fo=4, routed)           0.179     1.763    run_subtaskC/run_clk_200Hz/count_reg_n_0_[0]
    SLICE_X55Y17         LUT1 (Prop_lut1_I0_O)        0.042     1.805 r  run_subtaskC/run_clk_200Hz/count[0]_i_1__4/O
                         net (fo=1, routed)           0.000     1.805    run_subtaskC/run_clk_200Hz/count[0]_i_1__4_n_0
    SLICE_X55Y17         FDRE                                         r  run_subtaskC/run_clk_200Hz/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.829     1.956    run_subtaskC/run_clk_200Hz/basys_clock_IBUF_BUFG
    SLICE_X55Y17         FDRE                                         r  run_subtaskC/run_clk_200Hz/count_reg[0]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X55Y17         FDRE (Hold_fdre_C_D)         0.105     1.548    run_subtaskC/run_clk_200Hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 run_subtaskC/run_clk_2Hz/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_subtaskC/run_clk_2Hz/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.353%)  route 0.180ns (49.647%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.590     1.473    run_subtaskC/run_clk_2Hz/basys_clock_IBUF_BUFG
    SLICE_X61Y13         FDRE                                         r  run_subtaskC/run_clk_2Hz/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y13         FDRE (Prop_fdre_C_Q)         0.141     1.614 f  run_subtaskC/run_clk_2Hz/count_reg[0]/Q
                         net (fo=4, routed)           0.180     1.795    run_subtaskC/run_clk_2Hz/count_reg_n_0_[0]
    SLICE_X61Y13         LUT1 (Prop_lut1_I0_O)        0.042     1.837 r  run_subtaskC/run_clk_2Hz/count[0]_i_1__6/O
                         net (fo=1, routed)           0.000     1.837    run_subtaskC/run_clk_2Hz/count[0]_i_1__6_n_0
    SLICE_X61Y13         FDRE                                         r  run_subtaskC/run_clk_2Hz/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.859     1.986    run_subtaskC/run_clk_2Hz/basys_clock_IBUF_BUFG
    SLICE_X61Y13         FDRE                                         r  run_subtaskC/run_clk_2Hz/count_reg[0]/C
                         clock pessimism             -0.513     1.473    
    SLICE_X61Y13         FDRE (Hold_fdre_C_D)         0.105     1.578    run_subtaskC/run_clk_2Hz/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 run_subtaskA/a_status_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            run_subtaskB/LD15_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.483%)  route 0.206ns (52.517%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.589     1.472    run_subtaskA/basys_clock_IBUF_BUFG
    SLICE_X62Y17         FDRE                                         r  run_subtaskA/a_status_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y17         FDRE (Prop_fdre_C_Q)         0.141     1.613 r  run_subtaskA/a_status_reg/Q
                         net (fo=12, routed)          0.206     1.819    run_subtaskB/a_status
    SLICE_X64Y18         LUT4 (Prop_lut4_I3_O)        0.045     1.864 r  run_subtaskB/LD15_i_1__0/O
                         net (fo=1, routed)           0.000     1.864    run_subtaskB/LD15_i_1__0_n_0
    SLICE_X64Y18         FDRE                                         r  run_subtaskB/LD15_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  basys_clock (IN)
                         net (fo=0)                   0.000     0.000    basys_clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  basys_clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    basys_clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  basys_clock_IBUF_BUFG_inst/O
                         net (fo=321, routed)         0.857     1.984    run_subtaskB/basys_clock_IBUF_BUFG
    SLICE_X64Y18         FDRE                                         r  run_subtaskB/LD15_reg/C
                         clock pessimism             -0.499     1.485    
    SLICE_X64Y18         FDRE (Hold_fdre_C_D)         0.120     1.605    run_subtaskB/LD15_reg
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.864    
  -------------------------------------------------------------------
                         slack                                  0.259    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { basys_clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  basys_clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   LD15_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y20   an_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y21   an_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y22   an_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y18   an_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   led_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   led_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   led_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y20   led_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   run_subtaskA/run_1Hz/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   run_subtaskA/run_1Hz/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X61Y20   run_subtaskA/run_1Hz/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   run_subtaskC/run_clk_20Hz/count_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   run_subtaskC/run_clk_20Hz/count_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   run_subtaskC/run_clk_20Hz/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y15   run_subtaskC/run_clk_20Hz/count_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y16   run_subtaskC/run_clk_20Hz/count_reg[9]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y15   run_subtaskC/run_clk_20Hz/slow_clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y20   run_subtaskA/led_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y22   an_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   run_subtaskA/run_100Hz/count_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   run_subtaskA/run_100Hz/count_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   run_subtaskA/run_100Hz/count_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y23   run_subtaskA/run_100Hz/count_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   run_subtaskA/run_100Hz/count_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   run_subtaskA/run_100Hz/count_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   run_subtaskA/run_100Hz/count_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y24   run_subtaskA/run_100Hz/count_reg[24]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y25   run_subtaskA/run_100Hz/count_reg[25]/C



