INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/natalius_8bit_risc/processor_core/ALU.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/natalius_8bit_risc/processor_core/LIFO.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module LIFO
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/new/adsr_envelope.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adsr_envelope
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/natalius_8bit_risc/processor_core/control_unit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/natalius_8bit_risc/processor_core/data_path.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/natalius_8bit_risc/processor_core/instruction_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module instruction_memory
WARNING: [VRFC 10-8374] loop variable declaration is not allowed in this mode of Verilog [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/natalius_8bit_risc/processor_core/instruction_memory.v:34]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/new/midi_input.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module midi_input
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/new/midi_to_freq.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module midi_to_freq
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/natalius_8bit_risc/processor_core/natalius_processor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module natalius_processor
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/new/processor_synth_interface.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_synth_interface
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/new/pwm_audio.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pwm_audio
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/natalius_8bit_risc/processor_core/regfile.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/new/saw_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module saw_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/natalius_8bit_risc/processor_core/shiftbyte.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftbyte
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/natalius_8bit_risc/processor_core/shiftbyte.v:29]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/natalius_8bit_risc/processor_core/shiftbyte.v:31]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/natalius_8bit_risc/processor_core/shiftbyte.v:34]
WARNING: [VRFC 10-8864] concatenation with an unsized literal will be treated as 32 bits [C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/natalius_8bit_risc/processor_core/shiftbyte.v:35]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/new/sin_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sin_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/new/sqr_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sqr_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/new/synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synth
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/new/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/new/tri_wav_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tri_wav_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sources_1/imports/imports/new/wav_selector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module wav_selector
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.srcs/sim_1/new/processor_synth_interface_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module processor_integration_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ltpie/Documents/GitHub/COMPE475/verimoog_1_9/verimoog_1_9.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
