#-----------------------------------------------------------
# Vivado v2018.3.1_AR71948 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Tue Nov 23 21:27:48 2021
# Process ID: 17191
# Current directory: /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/scripts
# Command line: vivado
# Log file: /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/scripts/vivado.log
# Journal file: /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/scripts/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 6546.516 ; gain = 214.613 ; free physical = 6199 ; free virtual = 32089
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'hs_clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
WARNING: [IP_Flow 19-3153] Bus Interface 'hs_clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst_n' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'rst_n': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
WARNING: [IP_Flow 19-3153] Bus Interface 'clk': ASSOCIATED_BUSIF bus parameter is missing.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_str_rxd' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi_str_rxd'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
update_compile_order -fileset sources_1
import_files -norecurse /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/imfifo/imfifo.xci
export_ip_user_files -of_objects  [get_files  /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.srcs/sources_1/ip/imfifo/imfifo.xci] -lib_map_path [list {modelsim=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/modelsim} {questa=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/questa} {ies=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/ies} {xcelium=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/xcelium} {vcs=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/vcs} {riviera=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/riviera}] -force -quiet
update_compile_order -fileset sources_1
update_module_reference base_mb_IM_FIFO_0_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'axi_str_rxd' of definition 'xilinx.com:interface:axis:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'rst' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_BUSIF' with value 'axi_str_rxd'.
INFO: [IP_Flow 19-4728] Bus Interface 'clk': Added interface parameter 'ASSOCIATED_RESET' with value 'rst'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - dlmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - dlmb_v10
Adding cell -- xilinx.com:ip:lmb_bram_if_cntlr:4.0 - ilmb_bram_if_cntlr
Adding cell -- xilinx.com:ip:lmb_v10:3.0 - ilmb_v10
Adding cell -- xilinx.com:ip:blk_mem_gen:8.4 - lmb_bram
Adding cell -- xilinx.com:module_ref:in_buf_ds_1bit:1.0 - in_buf_ds_1bit_0
Adding cell -- xilinx.com:module_ref:in_buf_ds_4bit:1.0 - in_buf_ds_4bit_0
Adding cell -- xilinx.com:module_ref:in_buf_ds_1bit:1.0 - in_buf_ds_adcbitclk
Adding cell -- xilinx.com:module_ref:stim_gen:1.0 - stim_gen_0
Adding cell -- xilinx.com:module_ref:SPI_MUX:1.0 - SPI_MUX_1
Adding cell -- xilinx.com:module_ref:elapsed_time_gen:1.0 - elapsed_time_gen_0
Adding cell -- xilinx.com:module_ref:SPI_STARTUP:1.0 - SPI_STARTUP_0
Adding cell -- xilinx.com:module_ref:OBUFDS_FOR_CLK:1.0 - OBUFDS_FOR_CLK_0
Adding cell -- xilinx.com:module_ref:PPS_IO:1.0 - PPS_IO_0
Adding cell -- xilinx.com:module_ref:flash_control:1.0 - flash_control_0
Adding cell -- xilinx.com:module_ref:firmware_ID_ROM:1.0 - firmware_ID_ROM_0
Adding cell -- xilinx.com:module_ref:delay:1.0 - delay_0
Adding cell -- xilinx.com:module_ref:SPI_access:1.0 - SPI_access_0
Adding cell -- xilinx.com:module_ref:delay:1.0 - delay_1
Adding cell -- xilinx.com:module_ref:IBUFDS_FOR_CLK:1.0 - IBUFDS_FOR_CLK_0
Adding cell -- xilinx.com:module_ref:step_drive:1.0 - step_drive_0
Adding cell -- xilinx.com:module_ref:pinout_three_state:1.0 - pinout_three_state_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_3_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_29_24
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_21_21
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_19_23
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_24_27
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_23_23
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_28_28
Adding cell -- user.org:user:ETH_CORE_CTRL:2.1 - ETH_CORE_CTRL_0
Adding cell -- user.org:user:ETH_CORE_CTRL:2.1 - ETH_CORE_CTRL_1
Adding cell -- user.org:user:FIFO_for_AXIS:1.4 - FIFO_for_AXIS_0
Adding cell -- xilinx.com:ip:axi_ethernet:7.1 - axi_ethernet_0
Adding cell -- xilinx.com:ip:axi_fifo_mm_s:4.2 - axi_ethernet_0_fifo
Adding cell -- xilinx.com:ip:axi_ethernet:7.1 - axi_ethernet_1
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - GPIO
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_mech
Adding cell -- xilinx.com:ip:axi_gpio:2.0 - axi_spi_sel
Adding cell -- xilinx.com:ip:axi_hwicap:3.0 - axi_hwicap_0
Adding cell -- xilinx.com:ip:axi_iic:2.0 - axi_iic_0
Adding cell -- xilinx.com:ip:axi_intc:4.1 - axi_intc_0
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_0
Adding cell -- xilinx.com:ip:axi_quad_spi:3.2 - axi_quad_spi_1
Adding cell -- xilinx.com:ip:axi_timebase_wdt:3.0 - axi_timebase_wdt_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_0
Adding cell -- xilinx.com:ip:axi_timer:2.0 - axi_timer_1
Adding cell -- xilinx.com:ip:axi_uartlite:2.0 - axi_uartlite_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:user:maroc_slow_control:1.0 - maroc_slow_control_0
Adding cell -- xilinx.com:ip:mdm:3.2 - mdm_1
Adding cell -- xilinx.com:ip:microblaze:11.0 - microblaze_0
WARNING: [xilinx.com:ip:microblaze:11.0-19] /microblaze_0: When using frequency optimization it is highly recommended to enable the branch target cache, in order to improve computational performance.
Adding cell -- xilinx.com:ip:axi_interconnect:2.1 - microblaze_0_axi_periph
Adding cell -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_clk_wiz_1_100M_1
Adding cell -- user.org:user:wrc_board_quabo_Light:1.2 - wrc_board_quabo_Light_0
Adding cell -- xilinx.com:ip:xadc_wiz:3.3 - xadc_wiz_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_0
Adding cell -- xilinx.com:ip:xlconcat:2.1 - xlconcat_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_7
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_2
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_3
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_4
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_5
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_6
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_0_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_1_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_3
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - xlslice_1
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_2_9
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_10_13
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_16_18
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_14_14
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_15_15
Adding cell -- user.org:user:AXI_Stream_Switch_3:1.2 - AXI_Stream_Switch_3_0
Adding cell -- xilinx.com:module_ref:StepDrive_ShutterCtrl_Sel:1.0 - StepDrive_ShutterCtr_0
Adding cell -- user.org:user:HighSpeed_IM_v2_9:2.9 - HighSpeed_IM_v1_0_0
Adding cell -- xilinx.com:user:maroc_dc:1.8 - maroc_dc_0
Adding cell -- xilinx.com:ip:xlslice:1.0 - Bit_29_29
Adding cell -- user.org:user:HighSpeed_IM_v2_9:2.9 - HighSpeed_PH_v1_0_0
Adding cell -- user.org:user:AXI_Stream_Switch_3:1.2 - AXI_Stream_Switch_3_1
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_8
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_9
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_10
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_11
Adding cell -- xilinx.com:module_ref:IM_FIFO:1.0 - IM_FIFO_0
Adding cell -- user.org:user:PH_BL_FIFO:1.6 - PH_BL_FIFO_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /in_buf_ds_1bit_0/outp(undef) and /maroc_dc_0/frm_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /in_buf_ds_adcbitclk/outp(undef) and /maroc_dc_0/bit_clk(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /BIT_CLK_P(clk) and /in_buf_ds_adcbitclk/in_p(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /BIT_CLK_N(clk) and /in_buf_ds_adcbitclk/in_n(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_62m5(clk) and /elapsed_time_gen_0/clk_62m5(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_1(clk) and /elapsed_time_gen_0/clk_250_1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_1(clk) and /maroc_dc_0/ET_clk_1(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_2(clk) and /elapsed_time_gen_0/clk_250_2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_2(clk) and /maroc_dc_0/ET_clk_2(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_3(clk) and /elapsed_time_gen_0/clk_250_3(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_3(clk) and /maroc_dc_0/ET_clk_3(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/clk_out250_0(clk) and /elapsed_time_gen_0/clk_250(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /IBUFDS_FOR_CLK_0/O(undef) and /clk_wiz_0/clk_in1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /IBUFDS_FOR_CLK_0/O(undef) and /clk_wiz_1/clk_in1(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /sysclkin_p(clk) and /IBUFDS_FOR_CLK_0/I(undef)
Successfully read diagram <base_mb> from BD file </media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd>
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_counter_binary_0/THRESH0(data) and /c_shift_ram_0/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /pcs_pma/gt0_qplloutclk_out(undef) and /gt0_qplloutclk_out(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /pcs_pma/gt0_qplloutrefclk_out(undef) and /gt0_qplloutrefclk_out(clk)
WARNING: [BD 41-1731] Type mismatch between connected pins: /c_counter_binary_0/THRESH0(data) and /c_shift_ram_0/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /gt0_qplloutclk_in(clk) and /pcs_pma/gt0_qplloutclk_in(undef)
WARNING: [BD 41-1731] Type mismatch between connected pins: /gt0_qplloutrefclk_in(clk) and /pcs_pma/gt0_qplloutrefclk_in(undef)
Upgrading '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd'
INFO: [IP_Flow 19-1972] Upgraded base_mb_IM_FIFO_0_0 from IM_FIFO_v1_0 1.0 to IM_FIFO_v1_0 1.0
Wrote  : </media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd> 
generate_target all [get_files  /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /PH_BL_FIFO_0/axi_str_rxd is not associated to any clock pin. It may not work correctly.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_local_memory/dlmb_bram_if_cntlr/LMB_Rst (associated clock /microblaze_0_local_memory/dlmb_bram_if_cntlr/LMB_Clk) is connected to reset source /rst_clk_wiz_1_100M/bus_struct_reset (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/bus_struct_reset.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_local_memory/dlmb_v10/SYS_Rst (associated clock /microblaze_0_local_memory/dlmb_v10/LMB_Clk) is connected to reset source /rst_clk_wiz_1_100M/bus_struct_reset (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/bus_struct_reset.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_local_memory/ilmb_bram_if_cntlr/LMB_Rst (associated clock /microblaze_0_local_memory/ilmb_bram_if_cntlr/LMB_Clk) is connected to reset source /rst_clk_wiz_1_100M/bus_struct_reset (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/bus_struct_reset.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_local_memory/ilmb_v10/SYS_Rst (associated clock /microblaze_0_local_memory/ilmb_v10/LMB_Clk) is connected to reset source /rst_clk_wiz_1_100M/bus_struct_reset (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/bus_struct_reset.
CRITICAL WARNING: [BD 41-1344] Reset pin /PPS_IO_0/rst (associated clock /PPS_IO_0/clk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /FIFO_for_AXIS_0/rst (associated clock /FIFO_for_AXIS_0/clk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_ethernet_0/s_axi_lite_resetn (associated clock /axi_ethernet_0/s_axi_lite_clk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_ethernet_0_fifo/s_axi_aresetn (associated clock /axi_ethernet_0_fifo/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_ethernet_1/s_axi_lite_resetn (associated clock /axi_ethernet_1/s_axi_lite_clk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_spi_sel/s_axi_aresetn (associated clock /axi_spi_sel/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_hwicap_0/s_axi_aresetn (associated clock /axi_hwicap_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_iic_0/s_axi_aresetn (associated clock /axi_iic_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_intc_0/s_axi_aresetn (associated clock /axi_intc_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M02_ARESETN (associated clock /axi_interconnect_0/M02_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M03_ARESETN (associated clock /axi_interconnect_0/M03_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M04_ARESETN (associated clock /axi_interconnect_0/M04_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M05_ARESETN (associated clock /axi_interconnect_0/M05_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M06_ARESETN (associated clock /axi_interconnect_0/M06_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_quad_spi_0/s_axi_aresetn (associated clock /axi_quad_spi_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_quad_spi_1/s_axi_aresetn (associated clock /axi_quad_spi_1/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_timer_0/s_axi_aresetn (associated clock /axi_timer_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_timer_1/s_axi_aresetn (associated clock /axi_timer_1/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_uartlite_0/s_axi_aresetn (associated clock /axi_uartlite_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /maroc_slow_control_0/s00_axi_aresetn (associated clock /maroc_slow_control_0/s00_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0/Reset (associated clock /microblaze_0/Clk) is connected to reset source /rst_clk_wiz_1_100M/mb_reset (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/mb_reset.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/ARESETN (associated clock /microblaze_0_axi_periph/ACLK) is connected to reset source /rst_clk_wiz_1_100M/interconnect_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/S00_ARESETN (associated clock /microblaze_0_axi_periph/S00_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/S01_ARESETN (associated clock /microblaze_0_axi_periph/S01_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M00_ARESETN (associated clock /microblaze_0_axi_periph/M00_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M01_ARESETN (associated clock /microblaze_0_axi_periph/M01_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M02_ARESETN (associated clock /microblaze_0_axi_periph/M02_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M03_ARESETN (associated clock /microblaze_0_axi_periph/M03_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M04_ARESETN (associated clock /microblaze_0_axi_periph/M04_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M05_ARESETN (associated clock /microblaze_0_axi_periph/M05_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M06_ARESETN (associated clock /microblaze_0_axi_periph/M06_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M07_ARESETN (associated clock /microblaze_0_axi_periph/M07_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M08_ARESETN (associated clock /microblaze_0_axi_periph/M08_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /AXI_Stream_Switch_3_0/aresetn (associated clock /AXI_Stream_Switch_3_0/aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /maroc_dc_0/s00_axi_aresetn (associated clock /maroc_dc_0/s00_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /maroc_dc_0/m00_axis_aresetn (associated clock /maroc_dc_0/m00_axis_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /maroc_dc_0/m01_axis_aresetn (associated clock /maroc_dc_0/m01_axis_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /AXI_Stream_Switch_3_1/aresetn (associated clock /AXI_Stream_Switch_3_1/aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 5 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_1 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ##############################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are are asynchronous.
                  ##############################################################################
WARNING: [BD 41-927] Following properties on pin /stim_gen_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /SPI_STARTUP_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /PPS_IO_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /flash_control_0/hs_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_0_0_clk_250 
WARNING: [BD 41-927] Following properties on pin /flash_control_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /delay_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_0_0_clk_62m5 
WARNING: [BD 41-927] Following properties on pin /SPI_access_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /delay_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_0_0_clk_62m5 
WARNING: [BD 41-927] Following properties on pin /step_drive_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /ETH_CORE_CTRL_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /ETH_CORE_CTRL_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /FIFO_for_AXIS_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /StepDrive_ShutterCtr_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /IM_FIFO_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
Wrote  : </media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd> 
VHDL Output written to : /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/synth/base_mb.v
VHDL Output written to : /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/sim/base_mb.v
VHDL Output written to : /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/hdl/base_mb_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
Exporting to file /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/hw_handoff/base_mb_axi_ethernet_0_0.hwh
Generated Block Design Tcl file /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/hw_handoff/base_mb_axi_ethernet_0_0_bd.tcl
Generated Hardware Definition File /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/synth/base_mb_axi_ethernet_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block maroc_slow_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block maroc_dc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stim_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_2_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block in_buf_ds_4bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block in_buf_ds_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block elapsed_time_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block in_buf_ds_adcbitclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timebase_wdt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_10_13 .
INFO: [BD 41-1982] Skipping generation for the cell wrc_board_quabo_Light_0, which is locked by user.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_14_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_MUX_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_access_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_15_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block flash_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_16_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_19_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_24_27 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_mech .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_21_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_23_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_28_28 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_STARTUP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hwicap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spi_sel .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_7 .
Exporting to file /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/hw_handoff/base_mb_axi_ethernet_1_0.hwh
Generated Block Design Tcl file /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/hw_handoff/base_mb_axi_ethernet_1_0_bd.tcl
Generated Hardware Definition File /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/synth/base_mb_axi_ethernet_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OBUFDS_FOR_CLK_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIFO_for_AXIS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ETH_CORE_CTRL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ETH_CORE_CTRL_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PPS_IO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block firmware_ID_ROM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_29_24 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IBUFDS_FOR_CLK_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block step_drive_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pinout_three_state_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HighSpeed_IM_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Stream_Switch_3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StepDrive_ShutterCtr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IM_FIFO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_29_29 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HighSpeed_PH_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Stream_Switch_3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PH_BL_FIFO_0 .
Exporting to file /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/hw_handoff/base_mb.hwh
Generated Block Design Tcl file /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/hw_handoff/base_mb_bd.tcl
Generated Hardware Definition File /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/synth/base_mb.hwdef
generate_target: Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 7546.387 ; gain = 0.000 ; free physical = 6044 ; free virtual = 31981
export_ip_user_files -of_objects [get_files /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd] -directory /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.ip_user_files/sim_scripts -ip_user_files_dir /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.ip_user_files -ipstatic_source_dir /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/modelsim} {questa=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/questa} {ies=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/ies} {xcelium=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/xcelium} {vcs=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/vcs} {riviera=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
launch_runs synth_1 -jobs 6
[Tue Nov 23 21:31:14 2021] Launched synth_1...
Run output will be captured here: /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.runs/synth_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg676-1
INFO: [Netlist 29-17] Analyzing 4574 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xc7k160tfbg676-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.srcs/sources_1/ip/imfifo/imfifo.xdc] for cell 'base_mb_i/IM_FIFO_0/inst/imfifo0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.srcs/sources_1/ip/imfifo/imfifo.xdc] for cell 'base_mb_i/IM_FIFO_0/inst/imfifo0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_microblaze_0_0/base_mb_microblaze_0_0.xdc] for cell 'base_mb_i/microblaze_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_microblaze_0_0/base_mb_microblaze_0_0.xdc] for cell 'base_mb_i/microblaze_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc] for cell 'base_mb_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc:50]
get_clocks: Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 7971.457 ; gain = 328.914 ; free physical = 4174 ; free virtual = 30589
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc] for cell 'base_mb_i/mdm_1/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_board.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_board.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0_board.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0_board.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ilmb_v10_0/base_mb_ilmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ilmb_v10_0/base_mb_ilmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/base_mb_axi_ethernet_0_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/base_mb_axi_ethernet_0_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0b46_eth_buf_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0b46_eth_buf_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/bd_0b46_pcs_pma_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/pcs_pma/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/bd_0b46_pcs_pma_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/pcs_pma/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/pcs_pma/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/pcs_pma/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_intc_0_0/base_mb_axi_intc_0_0.xdc] for cell 'base_mb_i/axi_intc_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_intc_0_0/base_mb_axi_intc_0_0.xdc] for cell 'base_mb_i/axi_intc_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_timer_0_0/base_mb_axi_timer_0_0.xdc] for cell 'base_mb_i/axi_timer_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_timer_0_0/base_mb_axi_timer_0_0.xdc] for cell 'base_mb_i/axi_timer_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_iic_0_0/base_mb_axi_iic_0_0_board.xdc] for cell 'base_mb_i/axi_iic_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_iic_0_0/base_mb_axi_iic_0_0_board.xdc] for cell 'base_mb_i/axi_iic_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0_board.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0_board.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/fifo_32by128.xdc] for cell 'base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/fifo_32by128.xdc] for cell 'base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/fifo_32by128.xdc] for cell 'base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/fifo_32by128.xdc] for cell 'base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/FIFO_32by512.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/FIFO_32by512.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/FIFO_32by512.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/FIFO_32by512.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/FIFO_64_to_32.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/FIFO_64_to_32.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0_board.xdc] for cell 'base_mb_i/GPIO/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0_board.xdc] for cell 'base_mb_i/GPIO/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0.xdc] for cell 'base_mb_i/GPIO/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0.xdc] for cell 'base_mb_i/GPIO/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_1_0/base_mb_rst_clk_wiz_1_100M_1_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M_1/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_1_0/base_mb_rst_clk_wiz_1_100M_1_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M_1/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_1_0/base_mb_rst_clk_wiz_1_100M_1_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M_1/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_1_0/base_mb_rst_clk_wiz_1_100M_1_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M_1/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_xadc_wiz_0_0/base_mb_xadc_wiz_0_0.xdc] for cell 'base_mb_i/xadc_wiz_0/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_xadc_wiz_0_0/base_mb_xadc_wiz_0_0.xdc] for cell 'base_mb_i/xadc_wiz_0/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0_board.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0_board.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_timebase_wdt_0_0/base_mb_axi_timebase_wdt_0_0.xdc] for cell 'base_mb_i/axi_timebase_wdt_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_timebase_wdt_0_0/base_mb_axi_timebase_wdt_0_0.xdc] for cell 'base_mb_i/axi_timebase_wdt_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_1/base_mb_axi_gpio_0_1_board.xdc] for cell 'base_mb_i/axi_gpio_mech/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_1/base_mb_axi_gpio_0_1_board.xdc] for cell 'base_mb_i/axi_gpio_mech/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_1/base_mb_axi_gpio_0_1.xdc] for cell 'base_mb_i/axi_gpio_mech/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_1/base_mb_axi_gpio_0_1.xdc] for cell 'base_mb_i/axi_gpio_mech/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/base_mb_axi_quad_spi_1_0_board.xdc] for cell 'base_mb_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/base_mb_axi_quad_spi_1_0_board.xdc] for cell 'base_mb_i/axi_quad_spi_1/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/base_mb_axi_quad_spi_1_0.xdc] for cell 'base_mb_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/base_mb_axi_quad_spi_1_0.xdc] for cell 'base_mb_i/axi_quad_spi_1/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_hwicap_0_0/base_mb_axi_hwicap_0_0.xdc] for cell 'base_mb_i/axi_hwicap_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_hwicap_0_0/base_mb_axi_hwicap_0_0.xdc] for cell 'base_mb_i/axi_hwicap_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_2/base_mb_axi_gpio_0_2_board.xdc] for cell 'base_mb_i/axi_spi_sel/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_2/base_mb_axi_gpio_0_2_board.xdc] for cell 'base_mb_i/axi_spi_sel/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_2/base_mb_axi_gpio_0_2.xdc] for cell 'base_mb_i/axi_spi_sel/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_2/base_mb_axi_gpio_0_2.xdc] for cell 'base_mb_i/axi_spi_sel/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_timer_1_1/base_mb_axi_timer_1_1.xdc] for cell 'base_mb_i/axi_timer_1/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_timer_1_1/base_mb_axi_timer_1_1.xdc] for cell 'base_mb_i/axi_timer_1/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/base_mb_axi_ethernet_1_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/base_mb_axi_ethernet_1_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_0/bd_cb17_eth_buf_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/eth_buf/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_0/bd_cb17_eth_buf_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/eth_buf/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/mac/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/mac/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/mac/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/mac/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/bd_cb17_pcs_pma_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/pcs_pma/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/bd_cb17_pcs_pma_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/pcs_pma/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/bd_cb17_pcs_pma_0.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/pcs_pma/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/bd_cb17_pcs_pma_0.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/pcs_pma/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_FIFO_for_AXIS_0_0/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_FIFO_for_AXIS_0_0/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_0/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_IM_v1_0_0/inst/StateMachine0/checkfifo_fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_0/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_IM_v1_0_0/inst/StateMachine0/checkfifo_fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_0/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_IM_v1_0_0/inst/StateMachine1/checkfifo_fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_0/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_IM_v1_0_0/inst/StateMachine1/checkfifo_fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_0/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_PH_v1_0_0/inst/StateMachine0/checkfifo_fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_0/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_PH_v1_0_0/inst/StateMachine0/checkfifo_fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_0/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_PH_v1_0_0/inst/StateMachine1/checkfifo_fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_0/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_PH_v1_0_0/inst/StateMachine1/checkfifo_fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_1/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_IM_v1_0_0/inst/StateMachine0/checkfifo_fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_1/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_IM_v1_0_0/inst/StateMachine0/checkfifo_fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_1/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_IM_v1_0_0/inst/StateMachine1/checkfifo_fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_1/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_IM_v1_0_0/inst/StateMachine1/checkfifo_fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_1/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_PH_v1_0_0/inst/StateMachine0/checkfifo_fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_1/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_PH_v1_0_0/inst/StateMachine0/checkfifo_fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_1/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_PH_v1_0_0/inst/StateMachine1/checkfifo_fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_1/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_PH_v1_0_0/inst/StateMachine1/checkfifo_fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_PH_BL_FIFO_0_1/src/phfifo/phfifo.xdc] for cell 'base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/phfifo0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_PH_BL_FIFO_0_1/src/phfifo/phfifo.xdc] for cell 'base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/phfifo0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/constraints/pinout.xdc]
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/constraints/pinout.xdc]
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/constraints/placement.xdc]
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/constraints/placement.xdc]
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/constraints/timing.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/constraints/timing.xdc:32]
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/constraints/timing.xdc]
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_late.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_late.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0b46_eth_buf_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0b46_eth_buf_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_clocks.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_clocks.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_intc_0_0/base_mb_axi_intc_0_0_clocks.xdc] for cell 'base_mb_i/axi_intc_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_intc_0_0/base_mb_axi_intc_0_0_clocks.xdc] for cell 'base_mb_i/axi_intc_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0_clocks.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0_clocks.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/FIFO_64_to_32_clocks.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/FIFO_64_to_32_clocks.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0_late.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0_late.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/base_mb_axi_quad_spi_1_0_clocks.xdc] for cell 'base_mb_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/base_mb_axi_quad_spi_1_0_clocks.xdc] for cell 'base_mb_i/axi_quad_spi_1/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_hwicap_0_0/base_mb_axi_hwicap_0_0_clocks.xdc] for cell 'base_mb_i/axi_hwicap_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_hwicap_0_0/base_mb_axi_hwicap_0_0_clocks.xdc] for cell 'base_mb_i/axi_hwicap_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_0/synth/bd_cb17_eth_buf_0.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/eth_buf/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_0/synth/bd_cb17_eth_buf_0.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/eth_buf/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0_clocks.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/mac/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0_clocks.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/mac/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_FIFO_for_AXIS_0_0/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_FIFO_for_AXIS_0_0/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'base_mb_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_microblaze_0_0/data/mb_bootloop_le.elf 
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7991.113 ; gain = 0.000 ; free physical = 4255 ; free virtual = 30670
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 586 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 9 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 31 instances
  OBUFDS => OBUFDS: 2 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 32 instances
  RAM32X1D => RAM32X1D (RAMD32, RAMD32): 64 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 112 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 336 instances

open_run: Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 8085.156 ; gain = 442.613 ; free physical = 4152 ; free virtual = 30567
delete_debug_core [get_debug_cores {u_ila_0 }]
save_constraints -force
INFO: [Project 1-96] Target constrs file set to '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/constraints/timing.xdc' for the 'constrs_1' constraints set.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8085.156 ; gain = 0.000 ; free physical = 4232 ; free virtual = 30662
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list base_mb_i/clk_wiz_1/inst/clk_100 ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[0]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[1]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[2]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[3]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[4]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[5]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[6]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[7]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[8]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[9]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[10]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[11]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[12]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[13]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[14]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_raddr[0]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_raddr[1]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_raddr[2]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_raddr[3]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_raddr[4]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_raddr[5]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_raddr[6]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_raddr[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list base_mb_i/PH_BL_FIFO_0/inst/ph_cache_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list base_mb_i/PH_BL_FIFO_0/inst/ph_cache_enb ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8085.156 ; gain = 0.000 ; free physical = 4187 ; free virtual = 30617
launch_runs impl_1 -to_step write_bitstream -jobs 6
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8085.156 ; gain = 0.000 ; free physical = 4175 ; free virtual = 30605
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.71 ; elapsed = 00:00:00.14 . Memory (MB): peak = 8085.156 ; gain = 0.000 ; free physical = 4140 ; free virtual = 30577
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8085.156 ; gain = 0.000 ; free physical = 4139 ; free virtual = 30579
[Tue Nov 23 23:00:38 2021] Launched impl_1...
Run output will be captured here: /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:21 ; elapsed = 00:00:17 . Memory (MB): peak = 8085.156 ; gain = 0.000 ; free physical = 4167 ; free virtual = 30607
open_bd_design {/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd}
add_files -norecurse /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/SDK/quabo_service/Debug/quabo_service.elf
set_property used_in_simulation 0 [get_files /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/SDK/quabo_service/Debug/quabo_service.elf]
set_property SCOPED_TO_REF base_mb [get_files -all -of_objects [get_fileset sources_1] {/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/SDK/quabo_service/Debug/quabo_service.elf}]
set_property SCOPED_TO_CELLS { microblaze_0 } [get_files -all -of_objects [get_fileset sources_1] {/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/SDK/quabo_service/Debug/quabo_service.elf}]
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Tue Nov 23 23:59:39 2021] Launched impl_1...
Run output will be captured here: /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name PH_BL_FIFO_v1_6_project -directory /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.tmp/PH_BL_FIFO_v1_6_project /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/hdl/PH_BL.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/hdl/PH_BL_FIFO_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/src/PH_Cache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/hdl/PH_BL_FIFO_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/component.xml' ignored by IP packager.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:PH_BL_FIFO:1.0 user.org:user:PH_BL_FIFO:1.1 user.org:user:PH_BL_FIFO:1.2 user.org:user:PH_BL_FIFO:1.3 user.org:user:PH_BL_FIFO:1.4 user.org:user:PH_BL_FIFO:1.5 user.org:user:PH_BL_FIFO:1.6} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'
report_ip_status -name ip_status 
upgrade_ip -vlnv user.org:user:PH_BL_FIFO:1.7 [get_ips  base_mb_PH_BL_FIFO_0_1] -log ip_upgrade.log
Upgrading '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd'
INFO: [IP_Flow 19-1972] Upgraded base_mb_PH_BL_FIFO_0_1 from PH_BL_FIFO_v1.7 1.6 to PH_BL_FIFO_v1.7 1.7
Wrote  : </media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips base_mb_PH_BL_FIFO_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /PH_BL_FIFO_0/axi_str_rxd is not associated to any clock pin. It may not work correctly.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_local_memory/dlmb_bram_if_cntlr/LMB_Rst (associated clock /microblaze_0_local_memory/dlmb_bram_if_cntlr/LMB_Clk) is connected to reset source /rst_clk_wiz_1_100M/bus_struct_reset (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/bus_struct_reset.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_local_memory/dlmb_v10/SYS_Rst (associated clock /microblaze_0_local_memory/dlmb_v10/LMB_Clk) is connected to reset source /rst_clk_wiz_1_100M/bus_struct_reset (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/bus_struct_reset.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_local_memory/ilmb_bram_if_cntlr/LMB_Rst (associated clock /microblaze_0_local_memory/ilmb_bram_if_cntlr/LMB_Clk) is connected to reset source /rst_clk_wiz_1_100M/bus_struct_reset (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/bus_struct_reset.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_local_memory/ilmb_v10/SYS_Rst (associated clock /microblaze_0_local_memory/ilmb_v10/LMB_Clk) is connected to reset source /rst_clk_wiz_1_100M/bus_struct_reset (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/bus_struct_reset.
CRITICAL WARNING: [BD 41-1344] Reset pin /PPS_IO_0/rst (associated clock /PPS_IO_0/clk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /FIFO_for_AXIS_0/rst (associated clock /FIFO_for_AXIS_0/clk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_ethernet_0/s_axi_lite_resetn (associated clock /axi_ethernet_0/s_axi_lite_clk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_ethernet_0_fifo/s_axi_aresetn (associated clock /axi_ethernet_0_fifo/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_ethernet_1/s_axi_lite_resetn (associated clock /axi_ethernet_1/s_axi_lite_clk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_spi_sel/s_axi_aresetn (associated clock /axi_spi_sel/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_hwicap_0/s_axi_aresetn (associated clock /axi_hwicap_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_iic_0/s_axi_aresetn (associated clock /axi_iic_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_intc_0/s_axi_aresetn (associated clock /axi_intc_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M02_ARESETN (associated clock /axi_interconnect_0/M02_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M03_ARESETN (associated clock /axi_interconnect_0/M03_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M04_ARESETN (associated clock /axi_interconnect_0/M04_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M05_ARESETN (associated clock /axi_interconnect_0/M05_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M06_ARESETN (associated clock /axi_interconnect_0/M06_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_quad_spi_0/s_axi_aresetn (associated clock /axi_quad_spi_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_quad_spi_1/s_axi_aresetn (associated clock /axi_quad_spi_1/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_timer_0/s_axi_aresetn (associated clock /axi_timer_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_timer_1/s_axi_aresetn (associated clock /axi_timer_1/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_uartlite_0/s_axi_aresetn (associated clock /axi_uartlite_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /maroc_slow_control_0/s00_axi_aresetn (associated clock /maroc_slow_control_0/s00_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0/Reset (associated clock /microblaze_0/Clk) is connected to reset source /rst_clk_wiz_1_100M/mb_reset (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/mb_reset.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/ARESETN (associated clock /microblaze_0_axi_periph/ACLK) is connected to reset source /rst_clk_wiz_1_100M/interconnect_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/S00_ARESETN (associated clock /microblaze_0_axi_periph/S00_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/S01_ARESETN (associated clock /microblaze_0_axi_periph/S01_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M00_ARESETN (associated clock /microblaze_0_axi_periph/M00_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M01_ARESETN (associated clock /microblaze_0_axi_periph/M01_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M02_ARESETN (associated clock /microblaze_0_axi_periph/M02_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M03_ARESETN (associated clock /microblaze_0_axi_periph/M03_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M04_ARESETN (associated clock /microblaze_0_axi_periph/M04_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M05_ARESETN (associated clock /microblaze_0_axi_periph/M05_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M06_ARESETN (associated clock /microblaze_0_axi_periph/M06_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M07_ARESETN (associated clock /microblaze_0_axi_periph/M07_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M08_ARESETN (associated clock /microblaze_0_axi_periph/M08_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /AXI_Stream_Switch_3_0/aresetn (associated clock /AXI_Stream_Switch_3_0/aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /maroc_dc_0/s00_axi_aresetn (associated clock /maroc_dc_0/s00_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /maroc_dc_0/m00_axis_aresetn (associated clock /maroc_dc_0/m00_axis_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /maroc_dc_0/m01_axis_aresetn (associated clock /maroc_dc_0/m01_axis_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /AXI_Stream_Switch_3_1/aresetn (associated clock /AXI_Stream_Switch_3_1/aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 5 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_1 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ##############################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are are asynchronous.
                  ##############################################################################
WARNING: [BD 41-927] Following properties on pin /stim_gen_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /SPI_STARTUP_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /PPS_IO_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /flash_control_0/hs_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_0_0_clk_250 
WARNING: [BD 41-927] Following properties on pin /flash_control_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /delay_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_0_0_clk_62m5 
WARNING: [BD 41-927] Following properties on pin /SPI_access_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /delay_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_0_0_clk_62m5 
WARNING: [BD 41-927] Following properties on pin /step_drive_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /ETH_CORE_CTRL_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /ETH_CORE_CTRL_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /FIFO_for_AXIS_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /StepDrive_ShutterCtr_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /IM_FIFO_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
Wrote  : </media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd> 
VHDL Output written to : /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/synth/base_mb.v
VHDL Output written to : /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/sim/base_mb.v
VHDL Output written to : /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/hdl/base_mb_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
Exporting to file /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/hw_handoff/base_mb_axi_ethernet_0_0.hwh
Generated Block Design Tcl file /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/hw_handoff/base_mb_axi_ethernet_0_0_bd.tcl
Generated Hardware Definition File /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/synth/base_mb_axi_ethernet_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block maroc_slow_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block maroc_dc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stim_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_2_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block in_buf_ds_4bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block in_buf_ds_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block elapsed_time_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block in_buf_ds_adcbitclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timebase_wdt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_10_13 .
INFO: [BD 41-1982] Skipping generation for the cell wrc_board_quabo_Light_0, which is locked by user.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_14_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_MUX_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_access_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_15_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block flash_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_16_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_19_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_24_27 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_mech .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_21_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_23_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_28_28 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_STARTUP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hwicap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spi_sel .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_7 .
Exporting to file /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/hw_handoff/base_mb_axi_ethernet_1_0.hwh
Generated Block Design Tcl file /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/hw_handoff/base_mb_axi_ethernet_1_0_bd.tcl
Generated Hardware Definition File /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/synth/base_mb_axi_ethernet_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OBUFDS_FOR_CLK_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIFO_for_AXIS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ETH_CORE_CTRL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ETH_CORE_CTRL_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PPS_IO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block firmware_ID_ROM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_29_24 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IBUFDS_FOR_CLK_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block step_drive_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pinout_three_state_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HighSpeed_IM_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Stream_Switch_3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StepDrive_ShutterCtr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IM_FIFO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_29_29 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HighSpeed_PH_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Stream_Switch_3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PH_BL_FIFO_0 .
Exporting to file /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/hw_handoff/base_mb.hwh
Generated Block Design Tcl file /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/hw_handoff/base_mb_bd.tcl
Generated Hardware Definition File /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/synth/base_mb.hwdef
generate_target: Time (s): cpu = 00:00:44 ; elapsed = 00:00:17 . Memory (MB): peak = 8905.918 ; gain = 240.344 ; free physical = 2856 ; free virtual = 29630
export_ip_user_files -of_objects [get_files /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd] -directory /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.ip_user_files/sim_scripts -ip_user_files_dir /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.ip_user_files -ipstatic_source_dir /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/modelsim} {questa=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/questa} {ies=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/ies} {xcelium=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/xcelium} {vcs=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/vcs} {riviera=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs synth_1 -jobs 6
[Wed Nov 24 00:23:39 2021] Launched synth_1...
Run output will be captured here: /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.runs/synth_1/runme.log
refresh_design
INFO: [Netlist 29-17] Analyzing 4574 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.srcs/sources_1/ip/imfifo/imfifo.xdc] for cell 'base_mb_i/IM_FIFO_0/inst/imfifo0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.srcs/sources_1/ip/imfifo/imfifo.xdc] for cell 'base_mb_i/IM_FIFO_0/inst/imfifo0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_microblaze_0_0/base_mb_microblaze_0_0.xdc] for cell 'base_mb_i/microblaze_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_microblaze_0_0/base_mb_microblaze_0_0.xdc] for cell 'base_mb_i/microblaze_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc] for cell 'base_mb_i/mdm_1/U0'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc:50]
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_mdm_1_0/base_mb_mdm_1_0.xdc] for cell 'base_mb_i/mdm_1/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_board.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_board.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_0/base_mb_rst_clk_wiz_1_100M_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0_board.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0_board.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_uartlite_0_0/base_mb_axi_uartlite_0_0.xdc] for cell 'base_mb_i/axi_uartlite_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_dlmb_v10_0/base_mb_dlmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/dlmb_v10/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ilmb_v10_0/base_mb_ilmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ilmb_v10_0/base_mb_ilmb_v10_0.xdc] for cell 'base_mb_i/microblaze_0_local_memory/ilmb_v10/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/base_mb_axi_ethernet_0_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/base_mb_axi_ethernet_0_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0b46_eth_buf_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/bd_0b46_eth_buf_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/bd_0b46_pcs_pma_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/pcs_pma/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/bd_0b46_pcs_pma_0_board.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/pcs_pma/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/pcs_pma/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_2/synth/bd_0b46_pcs_pma_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/pcs_pma/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_intc_0_0/base_mb_axi_intc_0_0.xdc] for cell 'base_mb_i/axi_intc_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_intc_0_0/base_mb_axi_intc_0_0.xdc] for cell 'base_mb_i/axi_intc_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_timer_0_0/base_mb_axi_timer_0_0.xdc] for cell 'base_mb_i/axi_timer_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_timer_0_0/base_mb_axi_timer_0_0.xdc] for cell 'base_mb_i/axi_timer_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_iic_0_0/base_mb_axi_iic_0_0_board.xdc] for cell 'base_mb_i/axi_iic_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_iic_0_0/base_mb_axi_iic_0_0_board.xdc] for cell 'base_mb_i/axi_iic_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0_board.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0_board.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/fifo_32by128.xdc] for cell 'base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/fifo_32by128.xdc] for cell 'base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_IN_FIFO/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/fifo_32by128.xdc] for cell 'base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_slow_control_0_0/src/fifo_32by128/fifo_32by128.xdc] for cell 'base_mb_i/maroc_slow_control_0/inst/maroc_slow_control_v1_0_S00_AXI_inst/USR_LOGIC/SC_OUT_FIFO/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/FIFO_32by512.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/FIFO_32by512.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/FIFO_32by512.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_32by512/FIFO_32by512.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/FIFO_64_to_32.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/FIFO_64_to_32.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0_board.xdc] for cell 'base_mb_i/GPIO/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0_board.xdc] for cell 'base_mb_i/GPIO/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0.xdc] for cell 'base_mb_i/GPIO/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_0/base_mb_axi_gpio_0_0.xdc] for cell 'base_mb_i/GPIO/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_1_0/base_mb_rst_clk_wiz_1_100M_1_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M_1/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_1_0/base_mb_rst_clk_wiz_1_100M_1_0_board.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M_1/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_1_0/base_mb_rst_clk_wiz_1_100M_1_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M_1/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_rst_clk_wiz_1_100M_1_0/base_mb_rst_clk_wiz_1_100M_1_0.xdc] for cell 'base_mb_i/rst_clk_wiz_1_100M_1/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_xadc_wiz_0_0/base_mb_xadc_wiz_0_0.xdc] for cell 'base_mb_i/xadc_wiz_0/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_xadc_wiz_0_0/base_mb_xadc_wiz_0_0.xdc] for cell 'base_mb_i/xadc_wiz_0/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0_board.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0_board.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_timebase_wdt_0_0/base_mb_axi_timebase_wdt_0_0.xdc] for cell 'base_mb_i/axi_timebase_wdt_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_timebase_wdt_0_0/base_mb_axi_timebase_wdt_0_0.xdc] for cell 'base_mb_i/axi_timebase_wdt_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_1/base_mb_axi_gpio_0_1_board.xdc] for cell 'base_mb_i/axi_gpio_mech/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_1/base_mb_axi_gpio_0_1_board.xdc] for cell 'base_mb_i/axi_gpio_mech/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_1/base_mb_axi_gpio_0_1.xdc] for cell 'base_mb_i/axi_gpio_mech/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_1/base_mb_axi_gpio_0_1.xdc] for cell 'base_mb_i/axi_gpio_mech/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/base_mb_axi_quad_spi_1_0_board.xdc] for cell 'base_mb_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/base_mb_axi_quad_spi_1_0_board.xdc] for cell 'base_mb_i/axi_quad_spi_1/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/base_mb_axi_quad_spi_1_0.xdc] for cell 'base_mb_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/base_mb_axi_quad_spi_1_0.xdc] for cell 'base_mb_i/axi_quad_spi_1/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_hwicap_0_0/base_mb_axi_hwicap_0_0.xdc] for cell 'base_mb_i/axi_hwicap_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_hwicap_0_0/base_mb_axi_hwicap_0_0.xdc] for cell 'base_mb_i/axi_hwicap_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_2/base_mb_axi_gpio_0_2_board.xdc] for cell 'base_mb_i/axi_spi_sel/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_2/base_mb_axi_gpio_0_2_board.xdc] for cell 'base_mb_i/axi_spi_sel/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_2/base_mb_axi_gpio_0_2.xdc] for cell 'base_mb_i/axi_spi_sel/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_gpio_0_2/base_mb_axi_gpio_0_2.xdc] for cell 'base_mb_i/axi_spi_sel/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_timer_1_1/base_mb_axi_timer_1_1.xdc] for cell 'base_mb_i/axi_timer_1/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_timer_1_1/base_mb_axi_timer_1_1.xdc] for cell 'base_mb_i/axi_timer_1/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/base_mb_axi_ethernet_1_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/base_mb_axi_ethernet_1_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_0/bd_cb17_eth_buf_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/eth_buf/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_0/bd_cb17_eth_buf_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/eth_buf/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/mac/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/mac/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/mac/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/mac/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/bd_cb17_pcs_pma_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/pcs_pma/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/bd_cb17_pcs_pma_0_board.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/pcs_pma/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/bd_cb17_pcs_pma_0.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/pcs_pma/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_2/synth/bd_cb17_pcs_pma_0.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/pcs_pma/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_FIFO_for_AXIS_0_0/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_FIFO_for_AXIS_0_0/ip/fifo_generator_1/fifo_generator_1.xdc] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_1/src/fifo_generator_0/fifo_generator_0.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_0/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_IM_v1_0_0/inst/StateMachine0/checkfifo_fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_0/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_IM_v1_0_0/inst/StateMachine0/checkfifo_fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_0/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_IM_v1_0_0/inst/StateMachine1/checkfifo_fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_0/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_IM_v1_0_0/inst/StateMachine1/checkfifo_fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_0/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_PH_v1_0_0/inst/StateMachine0/checkfifo_fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_0/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_PH_v1_0_0/inst/StateMachine0/checkfifo_fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_0/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_PH_v1_0_0/inst/StateMachine1/checkfifo_fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_0/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_PH_v1_0_0/inst/StateMachine1/checkfifo_fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_1/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_IM_v1_0_0/inst/StateMachine0/checkfifo_fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_1/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_IM_v1_0_0/inst/StateMachine0/checkfifo_fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_1/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_IM_v1_0_0/inst/StateMachine1/checkfifo_fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_1/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_IM_v1_0_0/inst/StateMachine1/checkfifo_fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_1/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_PH_v1_0_0/inst/StateMachine0/checkfifo_fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_1/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_PH_v1_0_0/inst/StateMachine0/checkfifo_fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_1/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_PH_v1_0_0/inst/StateMachine1/checkfifo_fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_HighSpeed_IM_v1_0_0_1/src/fifo_for_checksum/fifo_for_checksum.xdc] for cell 'base_mb_i/HighSpeed_PH_v1_0_0/inst/StateMachine1/checkfifo_fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_PH_BL_FIFO_0_1/src/phfifo/phfifo.xdc] for cell 'base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/phfifo0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_PH_BL_FIFO_0_1/src/phfifo/phfifo.xdc] for cell 'base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/phfifo0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/constraints/pinout.xdc]
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/constraints/pinout.xdc]
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/constraints/placement.xdc]
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/constraints/placement.xdc]
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/constraints/timing.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/constraints/timing.xdc:32]
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/constraints/timing.xdc]
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_late.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_1_0/base_mb_clk_wiz_1_0_late.xdc] for cell 'base_mb_i/clk_wiz_1/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0b46_eth_buf_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/eth_buf/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_0/synth/bd_0b46_eth_buf_0.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/eth_buf/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_clocks.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/ip/ip_1/synth/bd_0b46_mac_0_clocks.xdc] for cell 'base_mb_i/axi_ethernet_0/inst/mac/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_intc_0_0/base_mb_axi_intc_0_0_clocks.xdc] for cell 'base_mb_i/axi_intc_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_intc_0_0/base_mb_axi_intc_0_0_clocks.xdc] for cell 'base_mb_i/axi_intc_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0_clocks.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_0_0/base_mb_axi_quad_spi_0_0_clocks.xdc] for cell 'base_mb_i/axi_quad_spi_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/FIFO_64_to_32_clocks.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_maroc_dc_0_0/src/FIFO_64_to_32/FIFO_64_to_32_clocks.xdc] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0_late.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_clk_wiz_0_0/base_mb_clk_wiz_0_0_late.xdc] for cell 'base_mb_i/clk_wiz_0/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/base_mb_axi_quad_spi_1_0_clocks.xdc] for cell 'base_mb_i/axi_quad_spi_1/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_quad_spi_1_0/base_mb_axi_quad_spi_1_0_clocks.xdc] for cell 'base_mb_i/axi_quad_spi_1/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_hwicap_0_0/base_mb_axi_hwicap_0_0_clocks.xdc] for cell 'base_mb_i/axi_hwicap_0/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_hwicap_0_0/base_mb_axi_hwicap_0_0_clocks.xdc] for cell 'base_mb_i/axi_hwicap_0/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_0/synth/bd_cb17_eth_buf_0.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/eth_buf/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_0/synth/bd_cb17_eth_buf_0.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/eth_buf/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0_clocks.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/mac/inst'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/ip/ip_1/synth/bd_cb17_mac_0_clocks.xdc] for cell 'base_mb_i/axi_ethernet_1/inst/mac/inst'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_FIFO_for_AXIS_0_0/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_FIFO_for_AXIS_0_0/ip/fifo_generator_1/fifo_generator_1_clocks.xdc] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_0/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0'
Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0'
Finished Parsing XDC File [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_ETH_CORE_CTRL_0_1/src/fifo_generator_0/fifo_generator_0_clocks.xdc] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.wr_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
WARNING: [XPM_CDC_GRAY: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl:16]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/gen_cdc_pntr.rd_pntr_cdc_dc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/FIFO_for_AXIS_0/inst/fifo_for_axis/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_1/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
INFO: [Vivado 12-3272] Current instance is the top level cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd' of design 'synth_1' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/ETH_CORE_CTRL_0/inst/fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_rrst_wr'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/gaxis_rst_sync.xpm_cdc_sync_rst_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.rrst_wr_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst/gnuram_async_fifo.xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.wrst_rd_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/IMAGE_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/PH_FIFO/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_sync_rst.tcl] for cell 'base_mb_i/maroc_dc_0/inst/USR_LOGIC/CC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.xpm_cdc_sync_rst_inst_wrst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/WRFIFO.WRDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_hwicap_0/U0/ICAP_NOT_SHARED.HWICAP_CTRL_I/IPIC_IF_I/RD_FIFO.RDDATA_FIFO_I/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.TX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_quad_spi_1/U0/NO_DUAL_QUAD_MODE.QSPI_NORMAL/QSPI_LEGACY_MD_GEN.QSPI_CORE_INTERFACE_I/FIFO_EXISTS.RX_FIFO_II/xpm_fifo_instance.xpm_fifo_async_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst_axis.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_fifo/tcl/xpm_fifo_rst.tcl] for cell 'base_mb_i/axi_ethernet_0_fifo/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Generating merged BMM file for the design top 'base_mb_wrapper'...
INFO: [Memdata 28-144] Successfully populated the BRAM INIT strings from the following elf files: /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/SDK/quabo_service/Debug/quabo_service.elf 
refresh_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:22 . Memory (MB): peak = 8911.742 ; gain = 0.000 ; free physical = 5386 ; free virtual = 30774
delete_debug_core [get_debug_cores {u_ila_0 }]
create_debug_core u_ila_0 ila
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list base_mb_i/clk_wiz_1/inst/clk_100 ]]
set_property port_width 16 [get_debug_ports u_ila_0/probe0]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/rdata_to_user[0]} {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/rdata_to_user[1]} {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/rdata_to_user[2]} {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/rdata_to_user[3]} {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/rdata_to_user[4]} {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/rdata_to_user[5]} {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/rdata_to_user[6]} {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/rdata_to_user[7]} {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/rdata_to_user[8]} {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/rdata_to_user[9]} {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/rdata_to_user[10]} {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/rdata_to_user[11]} {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/rdata_to_user[12]} {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/rdata_to_user[13]} {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/rdata_to_user[14]} {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/rdata_to_user[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 8 [get_debug_ports u_ila_0/probe1]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe1]
connect_debug_port u_ila_0/probe1 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_raddr[0]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_raddr[1]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_raddr[2]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_raddr[3]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_raddr[4]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_raddr[5]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_raddr[6]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_raddr[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 16 [get_debug_ports u_ila_0/probe2]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe2]
connect_debug_port u_ila_0/probe2 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[0]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[1]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[2]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[3]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[4]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[5]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[6]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[7]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[8]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[9]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[10]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[11]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[12]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[13]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[14]} {base_mb_i/PH_BL_FIFO_0/inst/ph_cache_data[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe3]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe3]
connect_debug_port u_ila_0/probe3 [get_nets [list base_mb_i/PH_BL_FIFO_0/inst/ph_cache_enb ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe4]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe4]
connect_debug_port u_ila_0/probe4 [get_nets [list base_mb_i/PH_BL_FIFO_0/inst/ph_cache_valid ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe5]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe5]
connect_debug_port u_ila_0/probe5 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/pl_sub_data_reg_n_0_[15]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe6]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe6]
connect_debug_port u_ila_0/probe6 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/pl_sub_data_reg_n_0_[14]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe7]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe7]
connect_debug_port u_ila_0/probe7 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/pl_sub_data_reg_n_0_[13]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe8]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe8]
connect_debug_port u_ila_0/probe8 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/pl_sub_data_reg_n_0_[12]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe9]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe9]
connect_debug_port u_ila_0/probe9 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/pl_sub_data_reg_n_0_[11]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe10]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe10]
connect_debug_port u_ila_0/probe10 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/pl_sub_data_reg_n_0_[10]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe11]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe11]
connect_debug_port u_ila_0/probe11 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/pl_sub_data_reg_n_0_[9]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe12]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe12]
connect_debug_port u_ila_0/probe12 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/pl_sub_data_reg_n_0_[8]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe13]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe13]
connect_debug_port u_ila_0/probe13 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/pl_sub_data_reg_n_0_[7]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe14]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe14]
connect_debug_port u_ila_0/probe14 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/pl_sub_data_reg_n_0_[6]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe15]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe15]
connect_debug_port u_ila_0/probe15 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/pl_sub_data_reg_n_0_[5]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe16]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe16]
connect_debug_port u_ila_0/probe16 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/pl_sub_data_reg_n_0_[4]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe17]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe17]
connect_debug_port u_ila_0/probe17 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/pl_sub_data_reg_n_0_[3]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe18]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe18]
connect_debug_port u_ila_0/probe18 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/pl_sub_data_reg_n_0_[2]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe19]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe19]
connect_debug_port u_ila_0/probe19 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/pl_sub_data_reg_n_0_[1]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe20]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe20]
connect_debug_port u_ila_0/probe20 [get_nets [list {base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/pl_sub_data_reg_n_0_[0]} ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe21]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe21]
connect_debug_port u_ila_0/probe21 [get_nets [list base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/phfifo_wr_en ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe22]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe22]
connect_debug_port u_ila_0/probe22 [get_nets [list base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/start_to_read ]]
create_debug_port u_ila_0 probe
set_property port_width 1 [get_debug_ports u_ila_0/probe23]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe23]
connect_debug_port u_ila_0/probe23 [get_nets [list base_mb_i/PH_BL_FIFO_0/inst/ph_bl0/ready_to_read ]]
save_constraints
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8911.742 ; gain = 0.000 ; free physical = 5223 ; free virtual = 30695
launch_runs impl_1 -to_step write_bitstream -jobs 6
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 8911.742 ; gain = 0.000 ; free physical = 5223 ; free virtual = 30694
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.11 . Memory (MB): peak = 8911.742 ; gain = 0.000 ; free physical = 5199 ; free virtual = 30678
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 8911.742 ; gain = 0.000 ; free physical = 5188 ; free virtual = 30670
[Wed Nov 24 00:48:39 2021] Launched impl_1...
Run output will be captured here: /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 8911.742 ; gain = 0.000 ; free physical = 5185 ; free virtual = 30674
open_bd_design {/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd}
ipx::edit_ip_in_project -upgrade true -name PH_BL_FIFO_v1_7_project -directory /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.tmp/PH_BL_FIFO_v1_7_project /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/hdl/PH_BL.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/hdl/PH_BL_FIFO_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/src/PH_Cache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/hdl/PH_BL_FIFO_v1_0.v:]
update_compile_order -fileset sources_1
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
WARNING: [IP_Flow 19-5226] Project source file '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/component.xml' ignored by IP packager.
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property previous_version_for_upgrade {user.org:user:PH_BL_FIFO:1.0 user.org:user:PH_BL_FIFO:1.1 user.org:user:PH_BL_FIFO:1.2 user.org:user:PH_BL_FIFO:1.3 user.org:user:PH_BL_FIFO:1.4 user.org:user:PH_BL_FIFO:1.5 user.org:user:PH_BL_FIFO:1.6 user.org:user:PH_BL_FIFO:1.7} [ipx::current_core]
set_property core_revision 1 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::move_temp_component_back -component [ipx::current_core]
close_project -delete
update_ip_catalog -rebuild -repo_path /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo
INFO: [IP_Flow 19-725] Reloaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'
upgrade_ip -vlnv user.org:user:PH_BL_FIFO:1.8 [get_ips  base_mb_PH_BL_FIFO_0_1] -log ip_upgrade.log
Upgrading '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd'
INFO: [IP_Flow 19-1972] Upgraded base_mb_PH_BL_FIFO_0_1 from PH_BL_FIFO_v1.8 1.7 to PH_BL_FIFO_v1.8 1.8
Wrote  : </media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd> 
INFO: [Coretcl 2-1525] Wrote upgrade log to '/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/ip_upgrade.log'.
export_ip_user_files -of_objects [get_ips base_mb_PH_BL_FIFO_0_1] -no_script -sync -force -quiet
generate_target all [get_files  /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd]
CRITICAL WARNING: [BD 41-967] AXI interface pin /PH_BL_FIFO_0/axi_str_rxd is not associated to any clock pin. It may not work correctly.
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
WARNING: [BD 41-1284] Cannot set parameter SUGGESTED_PRIORITY on port /axi_intc_0/intr
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
INFO: [xilinx.com:ip:c_shift_ram:12.0-913] /c_shift_ram_0 Width has been set to manual on the GUI. It will not be updated during validation with a propagated value.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_local_memory/dlmb_bram_if_cntlr/LMB_Rst (associated clock /microblaze_0_local_memory/dlmb_bram_if_cntlr/LMB_Clk) is connected to reset source /rst_clk_wiz_1_100M/bus_struct_reset (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/bus_struct_reset.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_local_memory/dlmb_v10/SYS_Rst (associated clock /microblaze_0_local_memory/dlmb_v10/LMB_Clk) is connected to reset source /rst_clk_wiz_1_100M/bus_struct_reset (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/bus_struct_reset.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_local_memory/ilmb_bram_if_cntlr/LMB_Rst (associated clock /microblaze_0_local_memory/ilmb_bram_if_cntlr/LMB_Clk) is connected to reset source /rst_clk_wiz_1_100M/bus_struct_reset (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/bus_struct_reset.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_local_memory/ilmb_v10/SYS_Rst (associated clock /microblaze_0_local_memory/ilmb_v10/LMB_Clk) is connected to reset source /rst_clk_wiz_1_100M/bus_struct_reset (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/bus_struct_reset.
CRITICAL WARNING: [BD 41-1344] Reset pin /PPS_IO_0/rst (associated clock /PPS_IO_0/clk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /FIFO_for_AXIS_0/rst (associated clock /FIFO_for_AXIS_0/clk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_ethernet_0/s_axi_lite_resetn (associated clock /axi_ethernet_0/s_axi_lite_clk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_ethernet_0_fifo/s_axi_aresetn (associated clock /axi_ethernet_0_fifo/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_ethernet_1/s_axi_lite_resetn (associated clock /axi_ethernet_1/s_axi_lite_clk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_spi_sel/s_axi_aresetn (associated clock /axi_spi_sel/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_hwicap_0/s_axi_aresetn (associated clock /axi_hwicap_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_iic_0/s_axi_aresetn (associated clock /axi_iic_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_intc_0/s_axi_aresetn (associated clock /axi_intc_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M02_ARESETN (associated clock /axi_interconnect_0/M02_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M03_ARESETN (associated clock /axi_interconnect_0/M03_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M04_ARESETN (associated clock /axi_interconnect_0/M04_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M05_ARESETN (associated clock /axi_interconnect_0/M05_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_interconnect_0/M06_ARESETN (associated clock /axi_interconnect_0/M06_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_quad_spi_0/s_axi_aresetn (associated clock /axi_quad_spi_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_quad_spi_1/s_axi_aresetn (associated clock /axi_quad_spi_1/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_timer_0/s_axi_aresetn (associated clock /axi_timer_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_timer_1/s_axi_aresetn (associated clock /axi_timer_1/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /axi_uartlite_0/s_axi_aresetn (associated clock /axi_uartlite_0/s_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /maroc_slow_control_0/s00_axi_aresetn (associated clock /maroc_slow_control_0/s00_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0/Reset (associated clock /microblaze_0/Clk) is connected to reset source /rst_clk_wiz_1_100M/mb_reset (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/mb_reset.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/ARESETN (associated clock /microblaze_0_axi_periph/ACLK) is connected to reset source /rst_clk_wiz_1_100M/interconnect_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/S00_ARESETN (associated clock /microblaze_0_axi_periph/S00_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/S01_ARESETN (associated clock /microblaze_0_axi_periph/S01_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M00_ARESETN (associated clock /microblaze_0_axi_periph/M00_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M01_ARESETN (associated clock /microblaze_0_axi_periph/M01_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M02_ARESETN (associated clock /microblaze_0_axi_periph/M02_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M03_ARESETN (associated clock /microblaze_0_axi_periph/M03_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M04_ARESETN (associated clock /microblaze_0_axi_periph/M04_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M05_ARESETN (associated clock /microblaze_0_axi_periph/M05_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M06_ARESETN (associated clock /microblaze_0_axi_periph/M06_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M07_ARESETN (associated clock /microblaze_0_axi_periph/M07_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /microblaze_0_axi_periph/M08_ARESETN (associated clock /microblaze_0_axi_periph/M08_ACLK) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /AXI_Stream_Switch_3_0/aresetn (associated clock /AXI_Stream_Switch_3_0/aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /maroc_dc_0/s00_axi_aresetn (associated clock /maroc_dc_0/s00_axi_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /maroc_dc_0/m00_axis_aresetn (associated clock /maroc_dc_0/m00_axis_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /maroc_dc_0/m01_axis_aresetn (associated clock /maroc_dc_0/m01_axis_aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1344] Reset pin /AXI_Stream_Switch_3_1/aresetn (associated clock /AXI_Stream_Switch_3_1/aclk) is connected to reset source /rst_clk_wiz_1_100M/peripheral_aresetn (synchronous to clock source /clk_wiz_1/clk_10).
This may prevent design from meeting timing. Instead it should be connected to reset source /rst_clk_wiz_1_100M_1/peripheral_aresetn.
INFO: [xilinx.com:ip:axi_hwicap:3.0-1] /axi_hwicap_0 
                    ##########################################################################################
                    Clocks connected to AXI HWICAP are same. Configuring AXI HWICAP in SYNC mode ..........
                    ##########################################################################################
WARNING: [xilinx.com:ip:axi_intc:4.1-6] /axi_intc_0: Property SENSITIVITY = "NULL" for interrupt input 5 not recognized - using default interrupt type Rising Edge. Please change this manually if necessary.
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_1 
                   #######################################################################################
                   INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are synchronous to each other.
                   ########################################################################################
INFO: [xilinx.com:ip:axi_quad_spi:3.2-1] /axi_quad_spi_0 
                  ##############################################################################
                  INFO: AXI Quad SPI core's AXI Lite Clock and EXT SPI CLK are are asynchronous.
                  ##############################################################################
WARNING: [BD 41-927] Following properties on pin /stim_gen_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /SPI_STARTUP_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /PPS_IO_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /flash_control_0/hs_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_0_0_clk_250 
WARNING: [BD 41-927] Following properties on pin /flash_control_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /delay_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_0_0_clk_62m5 
WARNING: [BD 41-927] Following properties on pin /SPI_access_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /delay_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_0_0_clk_62m5 
WARNING: [BD 41-927] Following properties on pin /step_drive_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /ETH_CORE_CTRL_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /ETH_CORE_CTRL_1/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /FIFO_for_AXIS_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /xadc_wiz_0/s_axi_aclk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /StepDrive_ShutterCtr_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
WARNING: [BD 41-927] Following properties on pin /IM_FIFO_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	CLK_DOMAIN=base_mb_clk_wiz_1_0_clk_100 
Wrote  : </media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd> 
VHDL Output written to : /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/synth/base_mb.v
VHDL Output written to : /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/sim/base_mb.v
VHDL Output written to : /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/hdl/base_mb_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mdm_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_v10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/dlmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/ilmb_bram_if_cntlr .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_local_memory/lmb_bram .
Exporting to file /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/hw_handoff/base_mb_axi_ethernet_0_0.hwh
Generated Block Design Tcl file /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/hw_handoff/base_mb_axi_ethernet_0_0_bd.tcl
Generated Hardware Definition File /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_0_0/bd_0/synth/base_mb_axi_ethernet_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_0_fifo .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_intc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_iic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block maroc_slow_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block maroc_dc_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block GPIO .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_clk_wiz_1_100M_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xadc_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block stim_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_1_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_2_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_3 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block in_buf_ds_4bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block in_buf_ds_1bit_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block elapsed_time_gen_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block in_buf_ds_adcbitclk .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timebase_wdt_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_10_13 .
INFO: [BD 41-1982] Skipping generation for the cell wrc_board_quabo_Light_0, which is locked by user.
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_14_14 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_MUX_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_access_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_15_15 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_4 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_5 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_6 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block flash_control_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_16_18 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_19_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_24_27 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_mech .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconcat_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_21_21 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_23_23 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_28_28 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_quad_spi_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block SPI_STARTUP_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_hwicap_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_spi_sel .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_timer_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_7 .
Exporting to file /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/hw_handoff/base_mb_axi_ethernet_1_0.hwh
Generated Block Design Tcl file /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/hw_handoff/base_mb_axi_ethernet_1_0_bd.tcl
Generated Hardware Definition File /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/ip/base_mb_axi_ethernet_1_0/bd_0/synth/base_mb_axi_ethernet_1_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_ethernet_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block OBUFDS_FOR_CLK_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FIFO_for_AXIS_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ETH_CORE_CTRL_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block ETH_CORE_CTRL_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PPS_IO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlslice_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block firmware_ID_ROM_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_29_24 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block delay_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IBUFDS_FOR_CLK_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block step_drive_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block pinout_three_state_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HighSpeed_IM_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Stream_Switch_3_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block microblaze_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block StepDrive_ShutterCtr_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block IM_FIFO_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Bit_29_29 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block HighSpeed_PH_v1_0_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block AXI_Stream_Switch_3_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_8 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_9 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_10 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_11 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block PH_BL_FIFO_0 .
Exporting to file /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/hw_handoff/base_mb.hwh
Generated Block Design Tcl file /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/hw_handoff/base_mb_bd.tcl
Generated Hardware Definition File /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/synth/base_mb.hwdef
generate_target: Time (s): cpu = 00:00:47 ; elapsed = 00:00:17 . Memory (MB): peak = 9018.574 ; gain = 106.832 ; free physical = 2363 ; free virtual = 28253
export_ip_user_files -of_objects [get_files /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/bd/base_mb/base_mb.bd] -directory /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.ip_user_files/sim_scripts -ip_user_files_dir /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.ip_user_files -ipstatic_source_dir /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/modelsim} {questa=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/questa} {ies=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/ies} {xcelium=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/xcelium} {vcs=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/vcs} {riviera=/media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 6
WARNING: [Project 1-478] Design 'synth_1' is stale and will not be used when launching 'impl_1'
[Wed Nov 24 09:48:19 2021] Launched synth_1...
Run output will be captured here: /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.runs/synth_1/runme.log
[Wed Nov 24 09:48:19 2021] Launched impl_1...
Run output will be captured here: /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.runs/impl_1/runme.log
ipx::edit_ip_in_project -upgrade true -name PH_BL_FIFO_v1_8_project -directory /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.tmp/PH_BL_FIFO_v1_8_project /media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo'.
INFO: [IP_Flow 19-795] Syncing license key meta-data
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/hdl/PH_BL.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/hdl/PH_BL_FIFO_v1_0_S00_AXI.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/src/PH_Cache.v:]
WARNING: [filemgmt 56-99] Vivado Synthesis ignores library specification for Verilog or SystemVerilog files. [/media/wei/Samsung_T5/Panoseti/V0200/quabo_master/ip_repo/PH_BL_FIFO_1.0/hdl/PH_BL_FIFO_v1_0.v:]
update_compile_order -fileset sources_1
current_project quabo_V0200
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Nov 24 11:48:47 2021] Launched impl_1...
Run output will be captured here: /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Nov 24 11:58:21 2021] Launched impl_1...
Run output will be captured here: /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Nov 24 12:20:58 2021] Launched impl_1...
Run output will be captured here: /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Nov 24 13:47:31 2021] Launched impl_1...
Run output will be captured here: /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.runs/impl_1/runme.log
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Nov 24 14:58:09 2021] Launched impl_1...
Run output will be captured here: /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:30 ; elapsed = 00:00:06 . Memory (MB): peak = 9577.840 ; gain = 0.000 ; free physical = 1757 ; free virtual = 27347
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 6
[Wed Nov 24 15:08:07 2021] Launched impl_1...
Run output will be captured here: /media/wei/Samsung_T5/Panoseti/V0200/build/quabo_V0200/quabo_V0200.runs/impl_1/runme.log
