(DELAYFILE
(SDFVERSION "OVI 2.1")
(DESIGN "top_0")
(DATE "123")
(VENDOR "ProASIC3")
(PROGRAM "Synplify")
(VERSION "mapact, Build 2172R")
(DIVIDER /)
(VOLTAGE 2.500000:2.500000:2.500000)
(PROCESS "TYPICAL")
(TEMPERATURE 70.000000:70.000000:70.000000)
(TIMESCALE 1ns)
(CELL
  (CELLTYPE "top_0")
  (INSTANCE)
  (TIMINGCHECK

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[2\]/CLK  uart_0/uart_rx_inst/bit_cnt\[2\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/A  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIADU11/B  uart_0/uart_rx_inst/rxd_reg_RNIADU11/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[3\]/CLK  uart_0/uart_rx_inst/bit_cnt\[3\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_63/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_63/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[14\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_rx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_85/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_85/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_68/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_68/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[3\]/CLK  uart_0/uart_rx_inst/bit_cnt\[3\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIADU11/B  uart_0/uart_rx_inst/rxd_reg_RNIADU11/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[0\]/CLK  uart_0/uart_rx_inst/bit_cnt\[0\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_103/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_103/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_88/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_88/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_75/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_75/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_61/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_61/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_71/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_71/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_29/A  uart_0/uart_tx_inst/un1_prescale_I_29/Y  uart_0/uart_tx_inst/un1_prescale_I_79/A  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[2\]/CLK  uart_0/uart_tx_inst/bit_cnt\[2\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_103/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_103/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_73/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_73/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[10\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_rx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIHHIO2\[3\]/A  uart_0/uart_tx_inst/prescale_reg_RNIHHIO2\[3\]/Y  uart_0/uart_tx_inst/un1_prescale_I_21/A  uart_0/uart_tx_inst/un1_prescale_I_21/Y  uart_0/uart_tx_inst/un1_prescale_I_81/C  uart_0/uart_tx_inst/un1_prescale_I_81/Y  uart_0/uart_tx_inst/un1_prescale_I_89/C  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_91/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_91/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_69/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_69/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIHHIO2\[3\]/A  uart_0/uart_tx_inst/prescale_reg_RNIHHIO2\[3\]/Y  uart_0/uart_tx_inst/un1_prescale_I_26/A  uart_0/uart_tx_inst/un1_prescale_I_26/Y  uart_0/uart_tx_inst/un1_prescale_I_113/B  uart_0/uart_tx_inst/un1_prescale_I_113/Y  uart_0/uart_tx_inst/un1_prescale_I_89/A  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIHHIO2\[3\]/A  uart_0/uart_tx_inst/prescale_reg_RNIHHIO2\[3\]/Y  uart_0/uart_tx_inst/un1_prescale_I_26/A  uart_0/uart_tx_inst/un1_prescale_I_26/Y  uart_0/uart_tx_inst/un1_prescale_I_81/A  uart_0/uart_tx_inst/un1_prescale_I_81/Y  uart_0/uart_tx_inst/un1_prescale_I_89/C  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIGGIO2\[2\]/B  uart_0/uart_tx_inst/prescale_reg_RNIGGIO2\[2\]/Y  uart_0/uart_tx_inst/un1_prescale_I_5/A  uart_0/uart_tx_inst/un1_prescale_I_5/Y  uart_0/uart_tx_inst/un1_prescale_I_81/B  uart_0/uart_tx_inst/un1_prescale_I_81/Y  uart_0/uart_tx_inst/un1_prescale_I_89/C  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[0\]/CLK  uart_0/uart_tx_inst/bit_cnt\[0\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[0\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/B  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[3\]/CLK  uart_0/uart_tx_inst/bit_cnt\[3\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/B  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIGGIO2\[2\]/B  uart_0/uart_tx_inst/prescale_reg_RNIGGIO2\[2\]/Y  uart_0/uart_tx_inst/un1_prescale_I_37/A  uart_0/uart_tx_inst/un1_prescale_I_37/Y  uart_0/uart_tx_inst/un1_prescale_I_113/A  uart_0/uart_tx_inst/un1_prescale_I_113/Y  uart_0/uart_tx_inst/un1_prescale_I_89/A  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_63/B  uart_0/uart_tx_inst/un1_prescale_I_63/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[14\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_tx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_85/B  uart_0/uart_tx_inst/un1_prescale_I_85/Y  uart_0/uart_tx_inst/un1_prescale_I_68/B  uart_0/uart_tx_inst/un1_prescale_I_68/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_tx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_86/B  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_29/B  uart_0/uart_tx_inst/un1_prescale_I_29/Y  uart_0/uart_tx_inst/un1_prescale_I_79/A  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_1/B  uart_0/uart_tx_inst/un1_prescale_I_1/Y  uart_0/uart_tx_inst/un1_prescale_I_79/B  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/B  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIIIIO2\[4\]/A  uart_0/uart_tx_inst/prescale_reg_RNIIIIO2\[4\]/Y  uart_0/uart_tx_inst/un1_prescale_I_11/A  uart_0/uart_tx_inst/un1_prescale_I_11/Y  uart_0/uart_tx_inst/un1_prescale_I_104/B  uart_0/uart_tx_inst/un1_prescale_I_104/Y  uart_0/uart_tx_inst/un1_prescale_I_87/B  uart_0/uart_tx_inst/un1_prescale_I_87/Y  uart_0/uart_tx_inst/un1_prescale_I_102/C  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIKKIO2\[6\]/A  uart_0/uart_tx_inst/prescale_reg_RNIKKIO2\[6\]/Y  uart_0/uart_tx_inst/un1_prescale_I_15/A  uart_0/uart_tx_inst/un1_prescale_I_15/Y  uart_0/uart_tx_inst/un1_prescale_I_100/B  uart_0/uart_tx_inst/un1_prescale_I_100/Y  uart_0/uart_tx_inst/un1_prescale_I_87/C  uart_0/uart_tx_inst/un1_prescale_I_87/Y  uart_0/uart_tx_inst/un1_prescale_I_102/C  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_83/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_83/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_92/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_92/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_72/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_72/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_70/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_70/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[8\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_rx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNILLIO2\[7\]/B  uart_0/uart_tx_inst/prescale_reg_RNILLIO2\[7\]/Y  uart_0/uart_tx_inst/un1_prescale_I_13/A  uart_0/uart_tx_inst/un1_prescale_I_13/Y  uart_0/uart_tx_inst/un1_prescale_I_100/C  uart_0/uart_tx_inst/un1_prescale_I_100/Y  uart_0/uart_tx_inst/un1_prescale_I_87/C  uart_0/uart_tx_inst/un1_prescale_I_87/Y  uart_0/uart_tx_inst/un1_prescale_I_102/C  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIJJIO2\[5\]/B  uart_0/uart_tx_inst/prescale_reg_RNIJJIO2\[5\]/Y  uart_0/uart_tx_inst/un1_prescale_I_17/A  uart_0/uart_tx_inst/un1_prescale_I_17/Y  uart_0/uart_tx_inst/un1_prescale_I_104/C  uart_0/uart_tx_inst/un1_prescale_I_104/Y  uart_0/uart_tx_inst/un1_prescale_I_87/B  uart_0/uart_tx_inst/un1_prescale_I_87/Y  uart_0/uart_tx_inst/un1_prescale_I_102/C  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_26/B  uart_0/uart_tx_inst/un1_prescale_I_26/Y  uart_0/uart_tx_inst/un1_prescale_I_113/B  uart_0/uart_tx_inst/un1_prescale_I_113/Y  uart_0/uart_tx_inst/un1_prescale_I_89/A  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNILLIO2\[7\]/B  uart_0/uart_tx_inst/prescale_reg_RNILLIO2\[7\]/Y  uart_0/uart_tx_inst/un1_prescale_I_34/A  uart_0/uart_tx_inst/un1_prescale_I_34/Y  uart_0/uart_tx_inst/un1_prescale_I_117/B  uart_0/uart_tx_inst/un1_prescale_I_117/Y  uart_0/uart_tx_inst/un1_prescale_I_109/B  uart_0/uart_tx_inst/un1_prescale_I_109/Y  uart_0/uart_tx_inst/un1_prescale_I_102/A  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNILLIO2\[7\]/B  uart_0/uart_tx_inst/prescale_reg_RNILLIO2\[7\]/Y  uart_0/uart_tx_inst/un1_prescale_I_34/A  uart_0/uart_tx_inst/un1_prescale_I_34/Y  uart_0/uart_tx_inst/un1_prescale_I_100/A  uart_0/uart_tx_inst/un1_prescale_I_100/Y  uart_0/uart_tx_inst/un1_prescale_I_87/C  uart_0/uart_tx_inst/un1_prescale_I_87/Y  uart_0/uart_tx_inst/un1_prescale_I_102/C  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIKKIO2\[6\]/A  uart_0/uart_tx_inst/prescale_reg_RNIKKIO2\[6\]/Y  uart_0/uart_tx_inst/un1_prescale_I_40/A  uart_0/uart_tx_inst/un1_prescale_I_40/Y  uart_0/uart_tx_inst/un1_prescale_I_117/A  uart_0/uart_tx_inst/un1_prescale_I_117/Y  uart_0/uart_tx_inst/un1_prescale_I_109/B  uart_0/uart_tx_inst/un1_prescale_I_109/Y  uart_0/uart_tx_inst/un1_prescale_I_102/A  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIJJIO2\[5\]/B  uart_0/uart_tx_inst/prescale_reg_RNIJJIO2\[5\]/Y  uart_0/uart_tx_inst/un1_prescale_I_28/A  uart_0/uart_tx_inst/un1_prescale_I_28/Y  uart_0/uart_tx_inst/un1_prescale_I_104/A  uart_0/uart_tx_inst/un1_prescale_I_104/Y  uart_0/uart_tx_inst/un1_prescale_I_87/B  uart_0/uart_tx_inst/un1_prescale_I_87/Y  uart_0/uart_tx_inst/un1_prescale_I_102/C  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_103/B  uart_0/uart_tx_inst/un1_prescale_I_103/Y  uart_0/uart_tx_inst/un1_prescale_I_88/B  uart_0/uart_tx_inst/un1_prescale_I_88/Y  uart_0/uart_tx_inst/un1_prescale_I_75/B  uart_0/uart_tx_inst/un1_prescale_I_75/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_tx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIJJIO2\[5\]/B  uart_0/uart_tx_inst/prescale_reg_RNIJJIO2\[5\]/Y  uart_0/uart_tx_inst/un1_prescale_I_28/A  uart_0/uart_tx_inst/un1_prescale_I_28/Y  uart_0/uart_tx_inst/un1_prescale_I_115/B  uart_0/uart_tx_inst/un1_prescale_I_115/Y  uart_0/uart_tx_inst/un1_prescale_I_109/A  uart_0/uart_tx_inst/un1_prescale_I_109/Y  uart_0/uart_tx_inst/un1_prescale_I_102/A  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_5/B  uart_0/uart_tx_inst/un1_prescale_I_5/Y  uart_0/uart_tx_inst/un1_prescale_I_81/B  uart_0/uart_tx_inst/un1_prescale_I_81/Y  uart_0/uart_tx_inst/un1_prescale_I_89/C  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_21/B  uart_0/uart_tx_inst/un1_prescale_I_21/Y  uart_0/uart_tx_inst/un1_prescale_I_81/C  uart_0/uart_tx_inst/un1_prescale_I_81/Y  uart_0/uart_tx_inst/un1_prescale_I_89/C  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_37/B  uart_0/uart_tx_inst/un1_prescale_I_37/Y  uart_0/uart_tx_inst/un1_prescale_I_113/A  uart_0/uart_tx_inst/un1_prescale_I_113/Y  uart_0/uart_tx_inst/un1_prescale_I_89/A  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIIIIO2\[4\]/A  uart_0/uart_tx_inst/prescale_reg_RNIIIIO2\[4\]/Y  uart_0/uart_tx_inst/un1_prescale_I_32/A  uart_0/uart_tx_inst/un1_prescale_I_32/Y  uart_0/uart_tx_inst/un1_prescale_I_115/A  uart_0/uart_tx_inst/un1_prescale_I_115/Y  uart_0/uart_tx_inst/un1_prescale_I_109/A  uart_0/uart_tx_inst/un1_prescale_I_109/Y  uart_0/uart_tx_inst/un1_prescale_I_102/A  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_86/B  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_71/B  uart_0/uart_tx_inst/un1_prescale_I_71/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_tx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_61/B  uart_0/uart_tx_inst/un1_prescale_I_61/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_tx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_29/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_29/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_7/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_7/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_34/B  uart_0/uart_tx_inst/un1_prescale_I_34/Y  uart_0/uart_tx_inst/un1_prescale_I_117/B  uart_0/uart_tx_inst/un1_prescale_I_117/Y  uart_0/uart_tx_inst/un1_prescale_I_109/B  uart_0/uart_tx_inst/un1_prescale_I_109/Y  uart_0/uart_tx_inst/un1_prescale_I_102/A  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_28/B  uart_0/uart_tx_inst/un1_prescale_I_28/Y  uart_0/uart_tx_inst/un1_prescale_I_104/A  uart_0/uart_tx_inst/un1_prescale_I_104/Y  uart_0/uart_tx_inst/un1_prescale_I_87/B  uart_0/uart_tx_inst/un1_prescale_I_87/Y  uart_0/uart_tx_inst/un1_prescale_I_102/C  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_83/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_83/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_62/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_62/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[6\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_rx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_40/B  uart_0/uart_tx_inst/un1_prescale_I_40/Y  uart_0/uart_tx_inst/un1_prescale_I_117/A  uart_0/uart_tx_inst/un1_prescale_I_117/Y  uart_0/uart_tx_inst/un1_prescale_I_109/B  uart_0/uart_tx_inst/un1_prescale_I_109/Y  uart_0/uart_tx_inst/un1_prescale_I_102/A  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_108/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_108/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_64/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_64/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_103/B  uart_0/uart_tx_inst/un1_prescale_I_103/Y  uart_0/uart_tx_inst/un1_prescale_I_73/B  uart_0/uart_tx_inst/un1_prescale_I_73/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_tx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_11/B  uart_0/uart_tx_inst/un1_prescale_I_11/Y  uart_0/uart_tx_inst/un1_prescale_I_104/B  uart_0/uart_tx_inst/un1_prescale_I_104/Y  uart_0/uart_tx_inst/un1_prescale_I_87/B  uart_0/uart_tx_inst/un1_prescale_I_87/Y  uart_0/uart_tx_inst/un1_prescale_I_102/C  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_15/B  uart_0/uart_tx_inst/un1_prescale_I_15/Y  uart_0/uart_tx_inst/un1_prescale_I_100/B  uart_0/uart_tx_inst/un1_prescale_I_100/Y  uart_0/uart_tx_inst/un1_prescale_I_87/C  uart_0/uart_tx_inst/un1_prescale_I_87/Y  uart_0/uart_tx_inst/un1_prescale_I_102/C  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_17/B  uart_0/uart_tx_inst/un1_prescale_I_17/Y  uart_0/uart_tx_inst/un1_prescale_I_104/C  uart_0/uart_tx_inst/un1_prescale_I_104/Y  uart_0/uart_tx_inst/un1_prescale_I_87/B  uart_0/uart_tx_inst/un1_prescale_I_87/Y  uart_0/uart_tx_inst/un1_prescale_I_102/C  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_13/B  uart_0/uart_tx_inst/un1_prescale_I_13/Y  uart_0/uart_tx_inst/un1_prescale_I_100/C  uart_0/uart_tx_inst/un1_prescale_I_100/Y  uart_0/uart_tx_inst/un1_prescale_I_87/C  uart_0/uart_tx_inst/un1_prescale_I_87/Y  uart_0/uart_tx_inst/un1_prescale_I_102/C  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_91/B  uart_0/uart_tx_inst/un1_prescale_I_91/Y  uart_0/uart_tx_inst/un1_prescale_I_69/B  uart_0/uart_tx_inst/un1_prescale_I_69/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_tx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_32/B  uart_0/uart_tx_inst/un1_prescale_I_32/Y  uart_0/uart_tx_inst/un1_prescale_I_115/A  uart_0/uart_tx_inst/un1_prescale_I_115/Y  uart_0/uart_tx_inst/un1_prescale_I_109/A  uart_0/uart_tx_inst/un1_prescale_I_109/Y  uart_0/uart_tx_inst/un1_prescale_I_102/A  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/rxd_reg/CLK  uart_0/uart_rx_inst/rxd_reg/Q  uart_0/uart_rx_inst/rxd_reg_RNIADU11/A  uart_0/uart_rx_inst/rxd_reg_RNIADU11/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEEIO2\[0\]/B  uart_0/uart_tx_inst/prescale_reg_RNIEEIO2\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_1/A  uart_0/uart_tx_inst/un1_prescale_I_1/Y  uart_0/uart_tx_inst/un1_prescale_I_79/B  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[3\]/CLK  uart_0/uart_rx_inst/bit_cnt\[3\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIV38H2\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNIV38H2\[10\]/Y  uart_0/uart_tx_inst/un1_prescale_I_12/A  uart_0/uart_tx_inst/un1_prescale_I_12/Y  uart_0/uart_tx_inst/un1_prescale_I_105/B  uart_0/uart_tx_inst/un1_prescale_I_105/Y  uart_0/uart_tx_inst/un1_prescale_I_96/C  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIV38H2\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNIV38H2\[10\]/Y  uart_0/uart_tx_inst/un1_prescale_I_12/A  uart_0/uart_tx_inst/un1_prescale_I_12/Y  uart_0/uart_tx_inst/un1_prescale_I_105/B  uart_0/uart_tx_inst/un1_prescale_I_105/Y  uart_0/uart_tx_inst/un1_prescale_I_96/C  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_90/B  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIV38H2\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNIV38H2\[10\]/Y  uart_0/uart_tx_inst/un1_prescale_I_12/A  uart_0/uart_tx_inst/un1_prescale_I_12/Y  uart_0/uart_tx_inst/un1_prescale_I_105/B  uart_0/uart_tx_inst/un1_prescale_I_105/Y  uart_0/uart_tx_inst/un1_prescale_I_96/C  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_90/B  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_99/B  uart_0/uart_tx_inst/un1_prescale_I_99/Y  uart_0/uart_tx_inst/un1_prescale_I_78/B  uart_0/uart_tx_inst/un1_prescale_I_78/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI168H2\[12\]/A  uart_0/uart_tx_inst/prescale_reg_RNI168H2\[12\]/Y  uart_0/uart_tx_inst/un1_prescale_I_16/A  uart_0/uart_tx_inst/un1_prescale_I_16/Y  uart_0/uart_tx_inst/un1_prescale_I_101/B  uart_0/uart_tx_inst/un1_prescale_I_101/Y  uart_0/uart_tx_inst/un1_prescale_I_106/B  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_34/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_34/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_100/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_100/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI058H2\[11\]/B  uart_0/uart_tx_inst/prescale_reg_RNI058H2\[11\]/Y  uart_0/uart_tx_inst/un1_prescale_I_10/A  uart_0/uart_tx_inst/un1_prescale_I_10/Y  uart_0/uart_tx_inst/un1_prescale_I_105/C  uart_0/uart_tx_inst/un1_prescale_I_105/Y  uart_0/uart_tx_inst/un1_prescale_I_96/C  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tvalid_reg/CLK  UART_AD7606_0/m_axis_tvalid_reg/Q  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINNIO2\[9\]/B  uart_0/uart_tx_inst/prescale_reg_RNINNIO2\[9\]/Y  uart_0/uart_tx_inst/un1_prescale_I_22/A  uart_0/uart_tx_inst/un1_prescale_I_22/Y  uart_0/uart_tx_inst/un1_prescale_I_82/C  uart_0/uart_tx_inst/un1_prescale_I_82/Y  uart_0/uart_tx_inst/un1_prescale_I_96/B  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI498H2\[15\]/B  uart_0/uart_tx_inst/prescale_reg_RNI498H2\[15\]/Y  uart_0/uart_tx_inst/un1_prescale_I_19/A  uart_0/uart_tx_inst/un1_prescale_I_19/Y  uart_0/uart_tx_inst/un1_prescale_I_97/C  uart_0/uart_tx_inst/un1_prescale_I_97/Y  uart_0/uart_tx_inst/un1_prescale_I_106/C  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIMMIO2\[8\]/B  uart_0/uart_tx_inst/prescale_reg_RNIMMIO2\[8\]/Y  uart_0/uart_tx_inst/un1_prescale_I_6/A  uart_0/uart_tx_inst/un1_prescale_I_6/Y  uart_0/uart_tx_inst/un1_prescale_I_82/B  uart_0/uart_tx_inst/un1_prescale_I_82/Y  uart_0/uart_tx_inst/un1_prescale_I_96/B  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_34/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_34/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_117/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI278H2\[13\]/B  uart_0/uart_tx_inst/prescale_reg_RNI278H2\[13\]/Y  uart_0/uart_tx_inst/un1_prescale_I_14/A  uart_0/uart_tx_inst/un1_prescale_I_14/Y  uart_0/uart_tx_inst/un1_prescale_I_101/C  uart_0/uart_tx_inst/un1_prescale_I_101/Y  uart_0/uart_tx_inst/un1_prescale_I_106/B  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI388H2\[14\]/B  uart_0/uart_tx_inst/prescale_reg_RNI388H2\[14\]/Y  uart_0/uart_tx_inst/un1_prescale_I_20/A  uart_0/uart_tx_inst/un1_prescale_I_20/Y  uart_0/uart_tx_inst/un1_prescale_I_97/B  uart_0/uart_tx_inst/un1_prescale_I_97/Y  uart_0/uart_tx_inst/un1_prescale_I_106/C  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI058H2\[11\]/B  uart_0/uart_tx_inst/prescale_reg_RNI058H2\[11\]/Y  uart_0/uart_tx_inst/un1_prescale_I_23/A  uart_0/uart_tx_inst/un1_prescale_I_23/Y  uart_0/uart_tx_inst/un1_prescale_I_114/B  uart_0/uart_tx_inst/un1_prescale_I_114/Y  uart_0/uart_tx_inst/un1_prescale_I_96/A  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI058H2\[11\]/B  uart_0/uart_tx_inst/prescale_reg_RNI058H2\[11\]/Y  uart_0/uart_tx_inst/un1_prescale_I_23/A  uart_0/uart_tx_inst/un1_prescale_I_23/Y  uart_0/uart_tx_inst/un1_prescale_I_105/A  uart_0/uart_tx_inst/un1_prescale_I_105/Y  uart_0/uart_tx_inst/un1_prescale_I_96/C  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIV38H2\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNIV38H2\[10\]/Y  uart_0/uart_tx_inst/un1_prescale_I_24/A  uart_0/uart_tx_inst/un1_prescale_I_24/Y  uart_0/uart_tx_inst/un1_prescale_I_114/A  uart_0/uart_tx_inst/un1_prescale_I_114/Y  uart_0/uart_tx_inst/un1_prescale_I_96/A  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_40/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_40/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_117/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_34/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_34/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_117/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_109/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_109/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_76/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_76/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[4\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_rx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINNIO2\[9\]/B  uart_0/uart_tx_inst/prescale_reg_RNINNIO2\[9\]/Y  uart_0/uart_tx_inst/un1_prescale_I_35/A  uart_0/uart_tx_inst/un1_prescale_I_35/Y  uart_0/uart_tx_inst/un1_prescale_I_82/A  uart_0/uart_tx_inst/un1_prescale_I_82/Y  uart_0/uart_tx_inst/un1_prescale_I_96/B  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI498H2\[15\]/B  uart_0/uart_tx_inst/prescale_reg_RNI498H2\[15\]/Y  uart_0/uart_tx_inst/un1_prescale_I_30/A  uart_0/uart_tx_inst/un1_prescale_I_30/Y  uart_0/uart_tx_inst/un1_prescale_I_120/B  uart_0/uart_tx_inst/un1_prescale_I_120/Y  uart_0/uart_tx_inst/un1_prescale_I_106/A  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI498H2\[15\]/B  uart_0/uart_tx_inst/prescale_reg_RNI498H2\[15\]/Y  uart_0/uart_tx_inst/un1_prescale_I_30/A  uart_0/uart_tx_inst/un1_prescale_I_30/Y  uart_0/uart_tx_inst/un1_prescale_I_97/A  uart_0/uart_tx_inst/un1_prescale_I_97/Y  uart_0/uart_tx_inst/un1_prescale_I_106/C  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI278H2\[13\]/B  uart_0/uart_tx_inst/prescale_reg_RNI278H2\[13\]/Y  uart_0/uart_tx_inst/un1_prescale_I_39/A  uart_0/uart_tx_inst/un1_prescale_I_39/Y  uart_0/uart_tx_inst/un1_prescale_I_101/A  uart_0/uart_tx_inst/un1_prescale_I_101/Y  uart_0/uart_tx_inst/un1_prescale_I_106/B  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_15/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_15/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_100/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_100/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINNIO2\[9\]/B  uart_0/uart_tx_inst/prescale_reg_RNINNIO2\[9\]/Y  uart_0/uart_tx_inst/un1_prescale_I_35/A  uart_0/uart_tx_inst/un1_prescale_I_35/Y  uart_0/uart_tx_inst/un1_prescale_I_110/B  uart_0/uart_tx_inst/un1_prescale_I_110/Y  uart_0/uart_tx_inst/un1_prescale_I_112/A  uart_0/uart_tx_inst/un1_prescale_I_112/Y  uart_0/uart_tx_inst/un1_prescale_I_80/A  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_70/B  uart_0/uart_tx_inst/un1_prescale_I_70/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[8\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_tx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_13/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_13/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_100/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_100/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI278H2\[13\]/B  uart_0/uart_tx_inst/prescale_reg_RNI278H2\[13\]/Y  uart_0/uart_tx_inst/un1_prescale_I_39/A  uart_0/uart_tx_inst/un1_prescale_I_39/Y  uart_0/uart_tx_inst/un1_prescale_I_118/B  uart_0/uart_tx_inst/un1_prescale_I_118/Y  uart_0/uart_tx_inst/un1_prescale_I_111/A  uart_0/uart_tx_inst/un1_prescale_I_111/Y  uart_0/uart_tx_inst/un1_prescale_I_90/A  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI278H2\[13\]/B  uart_0/uart_tx_inst/prescale_reg_RNI278H2\[13\]/Y  uart_0/uart_tx_inst/un1_prescale_I_39/A  uart_0/uart_tx_inst/un1_prescale_I_39/Y  uart_0/uart_tx_inst/un1_prescale_I_118/B  uart_0/uart_tx_inst/un1_prescale_I_118/Y  uart_0/uart_tx_inst/un1_prescale_I_111/A  uart_0/uart_tx_inst/un1_prescale_I_111/Y  uart_0/uart_tx_inst/un1_prescale_I_116/B  uart_0/uart_tx_inst/un1_prescale_I_116/Y  uart_0/uart_tx_inst/un1_prescale_I_86/A  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_83/B  uart_0/uart_tx_inst/un1_prescale_I_83/Y  uart_0/uart_tx_inst/un1_prescale_I_92/B  uart_0/uart_tx_inst/un1_prescale_I_92/Y  uart_0/uart_tx_inst/un1_prescale_I_72/B  uart_0/uart_tx_inst/un1_prescale_I_72/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_tx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_11/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_11/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_104/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_104/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI388H2\[14\]/B  uart_0/uart_tx_inst/prescale_reg_RNI388H2\[14\]/Y  uart_0/uart_tx_inst/un1_prescale_I_25/A  uart_0/uart_tx_inst/un1_prescale_I_25/Y  uart_0/uart_tx_inst/un1_prescale_I_120/A  uart_0/uart_tx_inst/un1_prescale_I_120/Y  uart_0/uart_tx_inst/un1_prescale_I_106/A  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI168H2\[12\]/A  uart_0/uart_tx_inst/prescale_reg_RNI168H2\[12\]/Y  uart_0/uart_tx_inst/un1_prescale_I_36/A  uart_0/uart_tx_inst/un1_prescale_I_36/Y  uart_0/uart_tx_inst/un1_prescale_I_118/A  uart_0/uart_tx_inst/un1_prescale_I_118/Y  uart_0/uart_tx_inst/un1_prescale_I_111/A  uart_0/uart_tx_inst/un1_prescale_I_111/Y  uart_0/uart_tx_inst/un1_prescale_I_90/A  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/rxd_reg/CLK  uart_0/uart_rx_inst/rxd_reg/Q  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_29/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_29/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_32/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_32/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_115/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_115/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_109/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_109/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[3\]/CLK  uart_0/uart_rx_inst/bit_cnt\[3\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_29/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_29/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINNIO2\[9\]/B  uart_0/uart_tx_inst/prescale_reg_RNINNIO2\[9\]/Y  uart_0/uart_tx_inst/un1_prescale_I_35/A  uart_0/uart_tx_inst/un1_prescale_I_35/Y  uart_0/uart_tx_inst/un1_prescale_I_110/B  uart_0/uart_tx_inst/un1_prescale_I_110/Y  uart_0/uart_tx_inst/un1_prescale_I_112/A  uart_0/uart_tx_inst/un1_prescale_I_112/Y  uart_0/uart_tx_inst/un1_prescale_I_116/A  uart_0/uart_tx_inst/un1_prescale_I_116/Y  uart_0/uart_tx_inst/un1_prescale_I_86/A  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIMMIO2\[8\]/B  uart_0/uart_tx_inst/prescale_reg_RNIMMIO2\[8\]/Y  uart_0/uart_tx_inst/un1_prescale_I_27/A  uart_0/uart_tx_inst/un1_prescale_I_27/Y  uart_0/uart_tx_inst/un1_prescale_I_110/A  uart_0/uart_tx_inst/un1_prescale_I_110/Y  uart_0/uart_tx_inst/un1_prescale_I_112/A  uart_0/uart_tx_inst/un1_prescale_I_112/Y  uart_0/uart_tx_inst/un1_prescale_I_80/A  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/B  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/A  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_23/B  uart_0/uart_tx_inst/un1_prescale_I_23/Y  uart_0/uart_tx_inst/un1_prescale_I_114/B  uart_0/uart_tx_inst/un1_prescale_I_114/Y  uart_0/uart_tx_inst/un1_prescale_I_96/A  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_35/B  uart_0/uart_tx_inst/un1_prescale_I_35/Y  uart_0/uart_tx_inst/un1_prescale_I_82/A  uart_0/uart_tx_inst/un1_prescale_I_82/Y  uart_0/uart_tx_inst/un1_prescale_I_96/B  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_30/B  uart_0/uart_tx_inst/un1_prescale_I_30/Y  uart_0/uart_tx_inst/un1_prescale_I_120/B  uart_0/uart_tx_inst/un1_prescale_I_120/Y  uart_0/uart_tx_inst/un1_prescale_I_106/A  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_39/B  uart_0/uart_tx_inst/un1_prescale_I_39/Y  uart_0/uart_tx_inst/un1_prescale_I_101/A  uart_0/uart_tx_inst/un1_prescale_I_101/Y  uart_0/uart_tx_inst/un1_prescale_I_106/B  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_24/B  uart_0/uart_tx_inst/un1_prescale_I_24/Y  uart_0/uart_tx_inst/un1_prescale_I_114/A  uart_0/uart_tx_inst/un1_prescale_I_114/Y  uart_0/uart_tx_inst/un1_prescale_I_96/A  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_84/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_84/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_74/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_74/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[3\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_rx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_25/B  uart_0/uart_tx_inst/un1_prescale_I_25/Y  uart_0/uart_tx_inst/un1_prescale_I_120/A  uart_0/uart_tx_inst/un1_prescale_I_120/Y  uart_0/uart_tx_inst/un1_prescale_I_106/A  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/A  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m12/B  CORESPI_0/USPI/URXF/un1_counter_q_m12/Y  CORESPI_0/USPI/URXF/m3_e_2/B  CORESPI_0/USPI/URXF/m3_e_2/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_6/B  uart_0/uart_tx_inst/un1_prescale_I_6/Y  uart_0/uart_tx_inst/un1_prescale_I_82/B  uart_0/uart_tx_inst/un1_prescale_I_82/Y  uart_0/uart_tx_inst/un1_prescale_I_96/B  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_12/B  uart_0/uart_tx_inst/un1_prescale_I_12/Y  uart_0/uart_tx_inst/un1_prescale_I_105/B  uart_0/uart_tx_inst/un1_prescale_I_105/Y  uart_0/uart_tx_inst/un1_prescale_I_96/C  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_22/B  uart_0/uart_tx_inst/un1_prescale_I_22/Y  uart_0/uart_tx_inst/un1_prescale_I_82/C  uart_0/uart_tx_inst/un1_prescale_I_82/Y  uart_0/uart_tx_inst/un1_prescale_I_96/B  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_83/B  uart_0/uart_tx_inst/un1_prescale_I_83/Y  uart_0/uart_tx_inst/un1_prescale_I_62/B  uart_0/uart_tx_inst/un1_prescale_I_62/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[6\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_tx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_10/B  uart_0/uart_tx_inst/un1_prescale_I_10/Y  uart_0/uart_tx_inst/un1_prescale_I_105/C  uart_0/uart_tx_inst/un1_prescale_I_105/Y  uart_0/uart_tx_inst/un1_prescale_I_96/C  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_36/B  uart_0/uart_tx_inst/un1_prescale_I_36/Y  uart_0/uart_tx_inst/un1_prescale_I_118/A  uart_0/uart_tx_inst/un1_prescale_I_118/Y  uart_0/uart_tx_inst/un1_prescale_I_111/A  uart_0/uart_tx_inst/un1_prescale_I_111/Y  uart_0/uart_tx_inst/un1_prescale_I_90/A  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_27/B  uart_0/uart_tx_inst/un1_prescale_I_27/Y  uart_0/uart_tx_inst/un1_prescale_I_110/A  uart_0/uart_tx_inst/un1_prescale_I_110/Y  uart_0/uart_tx_inst/un1_prescale_I_112/A  uart_0/uart_tx_inst/un1_prescale_I_112/Y  uart_0/uart_tx_inst/un1_prescale_I_80/A  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_16/B  uart_0/uart_tx_inst/un1_prescale_I_16/Y  uart_0/uart_tx_inst/un1_prescale_I_101/B  uart_0/uart_tx_inst/un1_prescale_I_101/Y  uart_0/uart_tx_inst/un1_prescale_I_106/B  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_14/B  uart_0/uart_tx_inst/un1_prescale_I_14/Y  uart_0/uart_tx_inst/un1_prescale_I_101/C  uart_0/uart_tx_inst/un1_prescale_I_101/Y  uart_0/uart_tx_inst/un1_prescale_I_106/B  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_20/B  uart_0/uart_tx_inst/un1_prescale_I_20/Y  uart_0/uart_tx_inst/un1_prescale_I_97/B  uart_0/uart_tx_inst/un1_prescale_I_97/Y  uart_0/uart_tx_inst/un1_prescale_I_106/C  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_108/B  uart_0/uart_tx_inst/un1_prescale_I_108/Y  uart_0/uart_tx_inst/un1_prescale_I_64/B  uart_0/uart_tx_inst/un1_prescale_I_64/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_tx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_19/B  uart_0/uart_tx_inst/un1_prescale_I_19/Y  uart_0/uart_tx_inst/un1_prescale_I_97/C  uart_0/uart_tx_inst/un1_prescale_I_97/Y  uart_0/uart_tx_inst/un1_prescale_I_106/C  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m12/B  CORESPI_0/USPI/UTXF/un1_counter_q_m12/Y  CORESPI_0/USPI/UTXF/m3_e_2/B  CORESPI_0/USPI/UTXF/m3_e_2/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/A  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/counter_q\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_100/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_100/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_87/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m12/B  CORESPI_0/USPI/UTXF/un1_counter_q_m12/Y  CORESPI_0/USPI/UTXF/m3_e_2/B  CORESPI_0/USPI/UTXF/m3_e_2/Y  CORESPI_0/USPI/UTXF/full_out_RNO/A  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/counter_q\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_87/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_100/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_100/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_87/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[0\]/CLK  uart_0/uart_rx_inst/prescale_reg\[0\]/Q  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/A  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_67/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_67/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[2\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_rx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_30/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_97/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_97/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_39/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_39/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_101/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_101/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/A  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/A  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_24/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_24/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_114/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_114/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_30/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_120/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_120/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIDNQA2/B  CORESPI_0/USPI/UTXF/full_out_RNIDNQA2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/B  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_24/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_24/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_114/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_114/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_25/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_25/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_120/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_120/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_25/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_25/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_120/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_120/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_111/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_111/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_63/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_63/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[14\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_rx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[2\]/CLK  SPI_master_0/PADDR_1\[2\]/Q  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/A  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_24/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_24/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_114/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_114/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_112/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_112/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_39/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_39/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_118/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_118/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_111/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_111/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_36/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_36/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_118/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_118/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_111/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_111/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_24/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_24/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_114/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_114/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_112/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_112/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_116/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_116/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_85/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_85/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_68/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_68/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[13\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_6/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_6/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_82/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_82/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_27/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_27/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_110/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_110/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_112/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_112/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_16/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_16/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_101/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_101/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_0_0/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_0_0/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/A  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_12/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_12/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_105/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_105/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_76/B  uart_0/uart_tx_inst/un1_prescale_I_76/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[4\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[4\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[4\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_tx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_14/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_14/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_101/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_101/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_20/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_20/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_97/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_97/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_99/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_78/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_19/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_19/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_97/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_97/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/full_out_RNI1PU51/B  CORESPI_0/USPI/URXF/full_out_RNI1PU51/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/full_out_RNI1PU51/B  CORESPI_0/USPI/URXF/full_out_RNI1PU51/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/empty_out_RNO/B  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tvalid_reg/CLK  UART_AD7606_0/m_axis_tvalid_reg/Q  uart_0/uart_tx_inst/prescale_reg_RNIGP3Q\[0\]/B  uart_0/uart_tx_inst/prescale_reg_RNIGP3Q\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEEIO2\[0\]/A  uart_0/uart_tx_inst/prescale_reg_RNIEEIO2\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_1/A  uart_0/uart_tx_inst/un1_prescale_I_1/Y  uart_0/uart_tx_inst/un1_prescale_I_79/B  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[0\]/CLK  uart_0/uart_tx_inst/prescale_reg\[0\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIGP3Q\[0\]/A  uart_0/uart_tx_inst/prescale_reg_RNIGP3Q\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEEIO2\[0\]/A  uart_0/uart_tx_inst/prescale_reg_RNIEEIO2\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_1/A  uart_0/uart_tx_inst/un1_prescale_I_1/Y  uart_0/uart_tx_inst/un1_prescale_I_79/B  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIIIIO2\[4\]/A  uart_0/uart_tx_inst/prescale_reg_RNIIIIO2\[4\]/Y  uart_0/uart_tx_inst/un1_prescale_I_11/A  uart_0/uart_tx_inst/un1_prescale_I_11/Y  uart_0/uart_tx_inst/un1_prescale_I_104/B  uart_0/uart_tx_inst/un1_prescale_I_104/Y  uart_0/uart_tx_inst/un1_prescale_I_83/C  uart_0/uart_tx_inst/un1_prescale_I_83/Y  uart_0/uart_tx_inst/un1_prescale_I_92/B  uart_0/uart_tx_inst/un1_prescale_I_92/Y  uart_0/uart_tx_inst/un1_prescale_I_72/B  uart_0/uart_tx_inst/un1_prescale_I_72/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_tx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI168H2\[12\]/A  uart_0/uart_tx_inst/prescale_reg_RNI168H2\[12\]/Y  uart_0/uart_tx_inst/un1_prescale_I_16/A  uart_0/uart_tx_inst/un1_prescale_I_16/Y  uart_0/uart_tx_inst/un1_prescale_I_101/B  uart_0/uart_tx_inst/un1_prescale_I_101/Y  uart_0/uart_tx_inst/un1_prescale_I_94/C  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/A  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m16/B  CORESPI_0/USPI/URXF/un1_counter_q_m16/Y  CORESPI_0/USPI/URXF/m3_e_1/B  CORESPI_0/USPI/URXF/m3_e_1/Y  CORESPI_0/USPI/URXF/m3_e_2/A  CORESPI_0/USPI/URXF/m3_e_2/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/A  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_87/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIMMIO2\[8\]/B  uart_0/uart_tx_inst/prescale_reg_RNIMMIO2\[8\]/Y  uart_0/uart_tx_inst/un1_prescale_I_6/A  uart_0/uart_tx_inst/un1_prescale_I_6/Y  uart_0/uart_tx_inst/un1_prescale_I_82/B  uart_0/uart_tx_inst/un1_prescale_I_82/Y  uart_0/uart_tx_inst/un1_prescale_I_103/C  uart_0/uart_tx_inst/un1_prescale_I_103/Y  uart_0/uart_tx_inst/un1_prescale_I_88/B  uart_0/uart_tx_inst/un1_prescale_I_88/Y  uart_0/uart_tx_inst/un1_prescale_I_75/B  uart_0/uart_tx_inst/un1_prescale_I_75/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_tx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/A  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m14/C  CORESPI_0/USPI/URXF/un1_counter_q_m14/Y  CORESPI_0/USPI/URXF/empty_out_RNO/C  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m16/B  CORESPI_0/USPI/UTXF/un1_counter_q_m16/Y  CORESPI_0/USPI/UTXF/m3_e_1/B  CORESPI_0/USPI/UTXF/m3_e_1/Y  CORESPI_0/USPI/UTXF/m3_e_2/A  CORESPI_0/USPI/UTXF/m3_e_2/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PENABLE/CLK  SPI_master_0/PENABLE/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/B  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIJJIO2\[5\]/B  uart_0/uart_tx_inst/prescale_reg_RNIJJIO2\[5\]/Y  uart_0/uart_tx_inst/un1_prescale_I_28/A  uart_0/uart_tx_inst/un1_prescale_I_28/Y  uart_0/uart_tx_inst/un1_prescale_I_115/B  uart_0/uart_tx_inst/un1_prescale_I_115/Y  uart_0/uart_tx_inst/un1_prescale_I_83/A  uart_0/uart_tx_inst/un1_prescale_I_83/Y  uart_0/uart_tx_inst/un1_prescale_I_92/B  uart_0/uart_tx_inst/un1_prescale_I_92/Y  uart_0/uart_tx_inst/un1_prescale_I_72/B  uart_0/uart_tx_inst/un1_prescale_I_72/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_tx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI278H2\[13\]/B  uart_0/uart_tx_inst/prescale_reg_RNI278H2\[13\]/Y  uart_0/uart_tx_inst/un1_prescale_I_39/A  uart_0/uart_tx_inst/un1_prescale_I_39/Y  uart_0/uart_tx_inst/un1_prescale_I_118/B  uart_0/uart_tx_inst/un1_prescale_I_118/Y  uart_0/uart_tx_inst/un1_prescale_I_94/A  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/A  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m14/C  CORESPI_0/USPI/URXF/un1_counter_q_m14/Y  CORESPI_0/USPI/URXF/full_out_RNO/B  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINNIO2\[9\]/B  uart_0/uart_tx_inst/prescale_reg_RNINNIO2\[9\]/Y  uart_0/uart_tx_inst/un1_prescale_I_35/A  uart_0/uart_tx_inst/un1_prescale_I_35/Y  uart_0/uart_tx_inst/un1_prescale_I_110/B  uart_0/uart_tx_inst/un1_prescale_I_110/Y  uart_0/uart_tx_inst/un1_prescale_I_103/A  uart_0/uart_tx_inst/un1_prescale_I_103/Y  uart_0/uart_tx_inst/un1_prescale_I_88/B  uart_0/uart_tx_inst/un1_prescale_I_88/Y  uart_0/uart_tx_inst/un1_prescale_I_75/B  uart_0/uart_tx_inst/un1_prescale_I_75/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_tx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[2\]/CLK  SPI_master_0/PADDR_1\[2\]/Q  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_0_0/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_0_0/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/A  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m14/C  CORESPI_0/USPI/UTXF/un1_counter_q_m14/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/A  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m18/B  CORESPI_0/USPI/URXF/un1_counter_q_m18/Y  CORESPI_0/USPI/URXF/m3_e_0/B  CORESPI_0/USPI/URXF/m3_e_0/Y  CORESPI_0/USPI/URXF/m3_e_1/A  CORESPI_0/USPI/URXF/m3_e_1/Y  CORESPI_0/USPI/URXF/m3_e_2/A  CORESPI_0/USPI/URXF/m3_e_2/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/A  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m14/C  CORESPI_0/USPI/UTXF/un1_counter_q_m14/Y  CORESPI_0/USPI/UTXF/full_out_RNO/B  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m18/B  CORESPI_0/USPI/UTXF/un1_counter_q_m18/Y  CORESPI_0/USPI/UTXF/m3_e_0/B  CORESPI_0/USPI/UTXF/m3_e_0/Y  CORESPI_0/USPI/UTXF/m3_e_1/A  CORESPI_0/USPI/UTXF/m3_e_1/Y  CORESPI_0/USPI/UTXF/m3_e_2/A  CORESPI_0/USPI/UTXF/m3_e_2/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[6\]/CLK  uart_0/uart_rx_inst/prescale_reg\[6\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/A  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[9\]/CLK  uart_0/uart_rx_inst/prescale_reg\[9\]/Q  uart_0/uart_rx_inst/prescale_reg_RNIB5J9\[8\]/B  uart_0/uart_rx_inst/prescale_reg_RNIB5J9\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIE7P51\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNIE7P51\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/A  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_89/B  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/A  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m12/B  CORESPI_0/USPI/URXF/un1_counter_q_m12/Y  CORESPI_0/USPI/URXF/counter_q\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/A  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[8\]/CLK  uart_0/uart_rx_inst/prescale_reg\[8\]/Q  uart_0/uart_rx_inst/prescale_reg_RNIB5J9\[8\]/A  uart_0/uart_rx_inst/prescale_reg_RNIB5J9\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIE7P51\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNIE7P51\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_6/B  uart_0/uart_rx_inst/un1_bit_cnt_I_6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/C  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_1/B  uart_0/uart_rx_inst/un1_bit_cnt_I_1/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/B  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_71/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_71/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[16\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m12/B  CORESPI_0/USPI/UTXF/un1_counter_q_m12/Y  CORESPI_0/USPI/UTXF/counter_q\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_84/B  uart_0/uart_tx_inst/un1_prescale_I_84/Y  uart_0/uart_tx_inst/un1_prescale_I_74/B  uart_0/uart_tx_inst/un1_prescale_I_74/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_tx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWRITE/CLK  SPI_master_0/PWRITE/Q  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/C  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2_0/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/A  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_120/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_120/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_106/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[3\]/CLK  uart_0/uart_tx_inst/prescale_reg\[3\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIHHIO2\[3\]/B  uart_0/uart_tx_inst/prescale_reg_RNIHHIO2\[3\]/Y  uart_0/uart_tx_inst/un1_prescale_I_21/A  uart_0/uart_tx_inst/un1_prescale_I_21/Y  uart_0/uart_tx_inst/un1_prescale_I_81/C  uart_0/uart_tx_inst/un1_prescale_I_81/Y  uart_0/uart_tx_inst/un1_prescale_I_89/C  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[2\]/CLK  uart_0/uart_rx_inst/prescale_reg\[2\]/Q  uart_0/uart_rx_inst/prescale_reg_RNISLI9\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNISLI9\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNI0PO51\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNI0PO51\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m18_0/B  CORESPI_0/USPI/URXF/un1_counter_q_m18_0/Y  CORESPI_0/USPI/URXF/un1_counter_q_m18/A  CORESPI_0/USPI/URXF/un1_counter_q_m18/Y  CORESPI_0/USPI/URXF/m3_e_0/B  CORESPI_0/USPI/URXF/m3_e_0/Y  CORESPI_0/USPI/URXF/m3_e_1/A  CORESPI_0/USPI/URXF/m3_e_1/Y  CORESPI_0/USPI/URXF/m3_e_2/A  CORESPI_0/USPI/URXF/m3_e_2/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_120/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_120/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_111/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_111/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_90/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_120/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_120/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_111/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_111/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_116/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_116/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_120/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_120/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_106/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_101/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_101/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_106/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_60/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_60/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[1\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_rx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/C  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_60/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_60/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[1\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_rx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWRITE/CLK  SPI_master_0/PWRITE/Q  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_0_0/C  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_0_0/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/A  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/A  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[0\]/CLK  uart_0/uart_rx_inst/prescale_reg\[0\]/Q  uart_0/uart_rx_inst/prescale_reg_RNISLI9\[0\]/A  uart_0/uart_rx_inst/prescale_reg_RNISLI9\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNI0PO51\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNI0PO51\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_118/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_118/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_111/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_111/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_90/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m18_0/B  CORESPI_0/USPI/UTXF/un1_counter_q_m18_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m18/A  CORESPI_0/USPI/UTXF/un1_counter_q_m18/Y  CORESPI_0/USPI/UTXF/m3_e_0/B  CORESPI_0/USPI/UTXF/m3_e_0/Y  CORESPI_0/USPI/UTXF/m3_e_1/A  CORESPI_0/USPI/UTXF/m3_e_1/Y  CORESPI_0/USPI/UTXF/m3_e_2/A  CORESPI_0/USPI/UTXF/m3_e_2/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[2\]/CLK  uart_0/uart_tx_inst/prescale_reg\[2\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIGGIO2\[2\]/A  uart_0/uart_tx_inst/prescale_reg_RNIGGIO2\[2\]/Y  uart_0/uart_tx_inst/un1_prescale_I_5/A  uart_0/uart_tx_inst/un1_prescale_I_5/Y  uart_0/uart_tx_inst/un1_prescale_I_81/B  uart_0/uart_tx_inst/un1_prescale_I_81/Y  uart_0/uart_tx_inst/un1_prescale_I_89/C  uart_0/uart_tx_inst/un1_prescale_I_89/Y  uart_0/uart_tx_inst/un1_prescale_I_102/B  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_101/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_101/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_106/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6B8H2\[17\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6B8H2\[17\]/Y  uart_0/uart_tx_inst/un1_prescale_I_9/A  uart_0/uart_tx_inst/un1_prescale_I_9/Y  uart_0/uart_tx_inst/un1_prescale_I_93/C  uart_0/uart_tx_inst/un1_prescale_I_93/Y  uart_0/uart_tx_inst/un1_prescale_I_99/C  uart_0/uart_tx_inst/un1_prescale_I_99/Y  uart_0/uart_tx_inst/un1_prescale_I_78/B  uart_0/uart_tx_inst/un1_prescale_I_78/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/A  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m14/C  CORESPI_0/USPI/URXF/un1_counter_q_m14/Y  CORESPI_0/USPI/URXF/counter_q\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_61/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_61/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI5A8H2\[16\]/B  uart_0/uart_tx_inst/prescale_reg_RNI5A8H2\[16\]/Y  uart_0/uart_tx_inst/un1_prescale_I_18/A  uart_0/uart_tx_inst/un1_prescale_I_18/Y  uart_0/uart_tx_inst/un1_prescale_I_93/B  uart_0/uart_tx_inst/un1_prescale_I_93/Y  uart_0/uart_tx_inst/un1_prescale_I_99/C  uart_0/uart_tx_inst/un1_prescale_I_99/Y  uart_0/uart_tx_inst/un1_prescale_I_78/B  uart_0/uart_tx_inst/un1_prescale_I_78/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_7/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_7/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_79/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_79/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[3\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_rx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6B8H2\[17\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6B8H2\[17\]/Y  uart_0/uart_tx_inst/un1_prescale_I_31/A  uart_0/uart_tx_inst/un1_prescale_I_31/Y  uart_0/uart_tx_inst/un1_prescale_I_93/A  uart_0/uart_tx_inst/un1_prescale_I_93/Y  uart_0/uart_tx_inst/un1_prescale_I_99/C  uart_0/uart_tx_inst/un1_prescale_I_99/Y  uart_0/uart_tx_inst/un1_prescale_I_78/B  uart_0/uart_tx_inst/un1_prescale_I_78/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_103/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_103/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_88/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_88/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_79/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[2\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_rx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_79/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_79/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[2\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_rx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_118/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_118/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_111/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_111/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_90/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/C  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_8/B  uart_0/uart_rx_inst/un1_bit_cnt_I_8/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/A  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_18/B  uart_0/uart_rx_inst/un1_bit_cnt_I_18/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[2\]/A  uart_0/uart_rx_inst/bit_cnt_RNO\[2\]/Y  uart_0/uart_rx_inst/bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m14/C  CORESPI_0/USPI/UTXF/un1_counter_q_m14/Y  CORESPI_0/USPI/UTXF/counter_q\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6B8H2\[17\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6B8H2\[17\]/Y  uart_0/uart_tx_inst/un1_prescale_I_31/A  uart_0/uart_tx_inst/un1_prescale_I_31/Y  uart_0/uart_tx_inst/un1_prescale_I_119/B  uart_0/uart_tx_inst/un1_prescale_I_119/Y  uart_0/uart_tx_inst/un1_prescale_I_99/A  uart_0/uart_tx_inst/un1_prescale_I_99/Y  uart_0/uart_tx_inst/un1_prescale_I_78/B  uart_0/uart_tx_inst/un1_prescale_I_78/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI5A8H2\[16\]/B  uart_0/uart_tx_inst/prescale_reg_RNI5A8H2\[16\]/Y  uart_0/uart_tx_inst/un1_prescale_I_33/A  uart_0/uart_tx_inst/un1_prescale_I_33/Y  uart_0/uart_tx_inst/un1_prescale_I_119/A  uart_0/uart_tx_inst/un1_prescale_I_119/Y  uart_0/uart_tx_inst/un1_prescale_I_99/A  uart_0/uart_tx_inst/un1_prescale_I_99/Y  uart_0/uart_tx_inst/un1_prescale_I_78/B  uart_0/uart_tx_inst/un1_prescale_I_78/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_1/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_60/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_60/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[1\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_rx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_29/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_29/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_79/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[16\]/CLK  uart_0/uart_rx_inst/prescale_reg\[16\]/Q  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/B  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[3\]/CLK  uart_0/uart_rx_inst/prescale_reg\[3\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI8KV01\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNI8KV01\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[15\]/CLK  uart_0/uart_rx_inst/prescale_reg\[15\]/Q  uart_0/uart_rx_inst/prescale_reg_RNIE7P51\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNIE7P51\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx/CLK  CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/A  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/Y  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/A  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/A  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[5\]/CLK  uart_0/uart_rx_inst/prescale_reg\[5\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI60J9\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNI60J9\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_5/B  uart_0/uart_rx_inst/un1_bit_cnt_I_5/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/C  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/CLK  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/B  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/Y  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/A  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/A  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_7/A  uart_0/uart_tx_inst/un1_prescale_I_7/Y  uart_0/uart_tx_inst/un1_prescale_I_79/C  uart_0/uart_tx_inst/un1_prescale_I_79/Y  uart_0/uart_tx_inst/un1_prescale_I_67/B  uart_0/uart_tx_inst/un1_prescale_I_67/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[2\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_tx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_103/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_103/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_73/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_73/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[10\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_rx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIADU11/B  uart_0/uart_rx_inst/rxd_reg_RNIADU11/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/A  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[4\]/CLK  uart_0/uart_tx_inst/prescale_reg\[4\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIIIIO2\[4\]/B  uart_0/uart_tx_inst/prescale_reg_RNIIIIO2\[4\]/Y  uart_0/uart_tx_inst/un1_prescale_I_11/A  uart_0/uart_tx_inst/un1_prescale_I_11/Y  uart_0/uart_tx_inst/un1_prescale_I_104/B  uart_0/uart_tx_inst/un1_prescale_I_104/Y  uart_0/uart_tx_inst/un1_prescale_I_87/B  uart_0/uart_tx_inst/un1_prescale_I_87/Y  uart_0/uart_tx_inst/un1_prescale_I_102/C  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[7\]/CLK  uart_0/uart_rx_inst/prescale_reg\[7\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI60J9\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNI60J9\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[12\]/CLK  uart_0/uart_rx_inst/prescale_reg\[12\]/Q  uart_0/uart_rx_inst/prescale_reg_RNIE7P51\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNIE7P51\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[6\]/CLK  uart_0/uart_tx_inst/prescale_reg\[6\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIKKIO2\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNIKKIO2\[6\]/Y  uart_0/uart_tx_inst/un1_prescale_I_15/A  uart_0/uart_tx_inst/un1_prescale_I_15/Y  uart_0/uart_tx_inst/un1_prescale_I_100/B  uart_0/uart_tx_inst/un1_prescale_I_100/Y  uart_0/uart_tx_inst/un1_prescale_I_87/C  uart_0/uart_tx_inst/un1_prescale_I_87/Y  uart_0/uart_tx_inst/un1_prescale_I_102/C  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_39/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_39/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_101/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_101/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_106/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[10\]/CLK  uart_0/uart_rx_inst/prescale_reg\[10\]/Q  uart_0/uart_rx_inst/prescale_reg_RNIVT5S\[10\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVT5S\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_30/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_97/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_97/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_106/C  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_1/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_1/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[0\]/CLK  uart_0/uart_tx_inst/prescale_reg\[0\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIK67F\[15\]/B  uart_0/uart_tx_inst/prescale_reg_RNIK67F\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEJEU\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEJEU\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_9/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_9/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m19/A  CORESPI_0/USPI/URXF/un1_counter_q_m19/Y  CORESPI_0/USPI/URXF/m3_e_0/A  CORESPI_0/USPI/URXF/m3_e_0/Y  CORESPI_0/USPI/URXF/m3_e_1/A  CORESPI_0/USPI/URXF/m3_e_1/Y  CORESPI_0/USPI/URXF/m3_e_2/A  CORESPI_0/USPI/URXF/m3_e_2/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_39/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_39/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_101/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_101/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[5\]/CLK  uart_0/uart_tx_inst/prescale_reg\[5\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIJJIO2\[5\]/A  uart_0/uart_tx_inst/prescale_reg_RNIJJIO2\[5\]/Y  uart_0/uart_tx_inst/un1_prescale_I_17/A  uart_0/uart_tx_inst/un1_prescale_I_17/Y  uart_0/uart_tx_inst/un1_prescale_I_104/C  uart_0/uart_tx_inst/un1_prescale_I_104/Y  uart_0/uart_tx_inst/un1_prescale_I_87/B  uart_0/uart_tx_inst/un1_prescale_I_87/Y  uart_0/uart_tx_inst/un1_prescale_I_102/C  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_112/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_112/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_39/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_39/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_118/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_118/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[7\]/CLK  uart_0/uart_tx_inst/prescale_reg\[7\]/Q  uart_0/uart_tx_inst/prescale_reg_RNILLIO2\[7\]/A  uart_0/uart_tx_inst/prescale_reg_RNILLIO2\[7\]/Y  uart_0/uart_tx_inst/un1_prescale_I_13/A  uart_0/uart_tx_inst/un1_prescale_I_13/Y  uart_0/uart_tx_inst/un1_prescale_I_100/C  uart_0/uart_tx_inst/un1_prescale_I_100/Y  uart_0/uart_tx_inst/un1_prescale_I_87/C  uart_0/uart_tx_inst/un1_prescale_I_87/Y  uart_0/uart_tx_inst/un1_prescale_I_102/C  uart_0/uart_tx_inst/un1_prescale_I_102/Y  uart_0/uart_tx_inst/un1_prescale_I_80/B  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[13\]/CLK  uart_0/uart_rx_inst/prescale_reg\[13\]/Q  uart_0/uart_rx_inst/prescale_reg_RNIVT5S\[10\]/A  uart_0/uart_rx_inst/prescale_reg_RNIVT5S\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIIIIO2\[4\]/A  uart_0/uart_tx_inst/prescale_reg_RNIIIIO2\[4\]/Y  uart_0/uart_tx_inst/un1_prescale_I_11/A  uart_0/uart_tx_inst/un1_prescale_I_11/Y  uart_0/uart_tx_inst/un1_prescale_I_108/C  uart_0/uart_tx_inst/un1_prescale_I_108/Y  uart_0/uart_tx_inst/un1_prescale_I_64/B  uart_0/uart_tx_inst/un1_prescale_I_64/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_tx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIKKIO2\[6\]/A  uart_0/uart_tx_inst/prescale_reg_RNIKKIO2\[6\]/Y  uart_0/uart_tx_inst/un1_prescale_I_15/A  uart_0/uart_tx_inst/un1_prescale_I_15/Y  uart_0/uart_tx_inst/un1_prescale_I_92/C  uart_0/uart_tx_inst/un1_prescale_I_92/Y  uart_0/uart_tx_inst/un1_prescale_I_72/B  uart_0/uart_tx_inst/un1_prescale_I_72/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_tx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIV38H2\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNIV38H2\[10\]/Y  uart_0/uart_tx_inst/un1_prescale_I_12/A  uart_0/uart_tx_inst/un1_prescale_I_12/Y  uart_0/uart_tx_inst/un1_prescale_I_88/C  uart_0/uart_tx_inst/un1_prescale_I_88/Y  uart_0/uart_tx_inst/un1_prescale_I_75/B  uart_0/uart_tx_inst/un1_prescale_I_75/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_tx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI168H2\[12\]/A  uart_0/uart_tx_inst/prescale_reg_RNI168H2\[12\]/Y  uart_0/uart_tx_inst/un1_prescale_I_16/A  uart_0/uart_tx_inst/un1_prescale_I_16/Y  uart_0/uart_tx_inst/un1_prescale_I_85/C  uart_0/uart_tx_inst/un1_prescale_I_85/Y  uart_0/uart_tx_inst/un1_prescale_I_68/B  uart_0/uart_tx_inst/un1_prescale_I_68/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_tx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[6\]/CLK  uart_0/uart_tx_inst/prescale_reg\[6\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/A  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m16_0/B  CORESPI_0/USPI/URXF/un1_counter_q_m16_0/Y  CORESPI_0/USPI/URXF/un1_counter_q_m16/A  CORESPI_0/USPI/URXF/un1_counter_q_m16/Y  CORESPI_0/USPI/URXF/m3_e_1/B  CORESPI_0/USPI/URXF/m3_e_1/Y  CORESPI_0/USPI/URXF/m3_e_2/A  CORESPI_0/USPI/URXF/m3_e_2/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_1/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_1/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_18/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_18/Y  uart_0/uart_tx_inst/bit_cnt_RNO\[2\]/C  uart_0/uart_tx_inst/bit_cnt_RNO\[2\]/Y  uart_0/uart_tx_inst/bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/Y  uart_0/uart_rx_inst/m_axis_tvalid_reg_RNO/B  uart_0/uart_rx_inst/m_axis_tvalid_reg_RNO/Y  uart_0/uart_rx_inst/m_axis_tvalid_reg/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_31/B  uart_0/uart_tx_inst/un1_prescale_I_31/Y  uart_0/uart_tx_inst/un1_prescale_I_93/A  uart_0/uart_tx_inst/un1_prescale_I_93/Y  uart_0/uart_tx_inst/un1_prescale_I_99/C  uart_0/uart_tx_inst/un1_prescale_I_99/Y  uart_0/uart_tx_inst/un1_prescale_I_78/B  uart_0/uart_tx_inst/un1_prescale_I_78/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[11\]/CLK  uart_0/uart_rx_inst/prescale_reg\[11\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI0PO51\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNI0PO51\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[14\]/CLK  uart_0/uart_rx_inst/prescale_reg\[14\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI8KV01\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNI8KV01\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_32/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_32/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_115/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_115/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_83/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_83/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_92/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_92/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_72/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_72/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_27/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_27/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_110/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_110/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_103/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_103/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_88/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_88/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_75/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_75/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIMMIO2\[8\]/B  uart_0/uart_tx_inst/prescale_reg_RNIMMIO2\[8\]/Y  uart_0/uart_tx_inst/un1_prescale_I_6/A  uart_0/uart_tx_inst/un1_prescale_I_6/Y  uart_0/uart_tx_inst/un1_prescale_I_91/C  uart_0/uart_tx_inst/un1_prescale_I_91/Y  uart_0/uart_tx_inst/un1_prescale_I_69/B  uart_0/uart_tx_inst/un1_prescale_I_69/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_tx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI388H2\[14\]/B  uart_0/uart_tx_inst/prescale_reg_RNI388H2\[14\]/Y  uart_0/uart_tx_inst/un1_prescale_I_20/A  uart_0/uart_tx_inst/un1_prescale_I_20/Y  uart_0/uart_tx_inst/un1_prescale_I_98/C  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI5A8H2\[16\]/B  uart_0/uart_tx_inst/prescale_reg_RNI5A8H2\[16\]/Y  uart_0/uart_tx_inst/un1_prescale_I_18/A  uart_0/uart_tx_inst/un1_prescale_I_18/Y  uart_0/uart_tx_inst/un1_prescale_I_95/C  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m19/A  CORESPI_0/USPI/UTXF/un1_counter_q_m19/Y  CORESPI_0/USPI/UTXF/m3_e_0/A  CORESPI_0/USPI/UTXF/m3_e_0/Y  CORESPI_0/USPI/UTXF/m3_e_1/A  CORESPI_0/USPI/UTXF/m3_e_1/Y  CORESPI_0/USPI/UTXF/m3_e_2/A  CORESPI_0/USPI/UTXF/m3_e_2/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIGGIO2\[2\]/B  uart_0/uart_tx_inst/prescale_reg_RNIGGIO2\[2\]/Y  uart_0/uart_tx_inst/un1_prescale_I_5/A  uart_0/uart_tx_inst/un1_prescale_I_5/Y  uart_0/uart_tx_inst/un1_prescale_I_84/C  uart_0/uart_tx_inst/un1_prescale_I_84/Y  uart_0/uart_tx_inst/un1_prescale_I_74/B  uart_0/uart_tx_inst/un1_prescale_I_74/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_tx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/C  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_112/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_112/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_116/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_116/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[15\]/CLK  uart_0/uart_tx_inst/prescale_reg\[15\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIK67F\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNIK67F\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEJEU\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEJEU\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIKKIO2\[6\]/A  uart_0/uart_tx_inst/prescale_reg_RNIKKIO2\[6\]/Y  uart_0/uart_tx_inst/un1_prescale_I_40/A  uart_0/uart_tx_inst/un1_prescale_I_40/Y  uart_0/uart_tx_inst/un1_prescale_I_92/A  uart_0/uart_tx_inst/un1_prescale_I_92/Y  uart_0/uart_tx_inst/un1_prescale_I_72/B  uart_0/uart_tx_inst/un1_prescale_I_72/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_tx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIIIIO2\[4\]/A  uart_0/uart_tx_inst/prescale_reg_RNIIIIO2\[4\]/Y  uart_0/uart_tx_inst/un1_prescale_I_32/A  uart_0/uart_tx_inst/un1_prescale_I_32/Y  uart_0/uart_tx_inst/un1_prescale_I_108/A  uart_0/uart_tx_inst/un1_prescale_I_108/Y  uart_0/uart_tx_inst/un1_prescale_I_64/B  uart_0/uart_tx_inst/un1_prescale_I_64/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_tx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIV38H2\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNIV38H2\[10\]/Y  uart_0/uart_tx_inst/un1_prescale_I_24/A  uart_0/uart_tx_inst/un1_prescale_I_24/Y  uart_0/uart_tx_inst/un1_prescale_I_88/A  uart_0/uart_tx_inst/un1_prescale_I_88/Y  uart_0/uart_tx_inst/un1_prescale_I_75/B  uart_0/uart_tx_inst/un1_prescale_I_75/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_tx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI168H2\[12\]/A  uart_0/uart_tx_inst/prescale_reg_RNI168H2\[12\]/Y  uart_0/uart_tx_inst/un1_prescale_I_36/A  uart_0/uart_tx_inst/un1_prescale_I_36/Y  uart_0/uart_tx_inst/un1_prescale_I_85/A  uart_0/uart_tx_inst/un1_prescale_I_85/Y  uart_0/uart_tx_inst/un1_prescale_I_68/B  uart_0/uart_tx_inst/un1_prescale_I_68/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_tx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_70/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_70/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[8\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_rx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m16_0/B  CORESPI_0/USPI/UTXF/un1_counter_q_m16_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m16/A  CORESPI_0/USPI/UTXF/un1_counter_q_m16/Y  CORESPI_0/USPI/UTXF/m3_e_1/B  CORESPI_0/USPI/UTXF/m3_e_1/Y  CORESPI_0/USPI/UTXF/m3_e_2/A  CORESPI_0/USPI/UTXF/m3_e_2/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_112/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_112/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_33/B  uart_0/uart_tx_inst/un1_prescale_I_33/Y  uart_0/uart_tx_inst/un1_prescale_I_119/A  uart_0/uart_tx_inst/un1_prescale_I_119/Y  uart_0/uart_tx_inst/un1_prescale_I_99/A  uart_0/uart_tx_inst/un1_prescale_I_99/Y  uart_0/uart_tx_inst/un1_prescale_I_78/B  uart_0/uart_tx_inst/un1_prescale_I_78/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_11/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_11/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_104/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_104/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_83/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_83/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_92/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_92/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_72/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_72/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_6/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_6/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_82/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_82/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_103/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_103/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_88/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_88/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_75/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_75/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI388H2\[14\]/B  uart_0/uart_tx_inst/prescale_reg_RNI388H2\[14\]/Y  uart_0/uart_tx_inst/un1_prescale_I_25/A  uart_0/uart_tx_inst/un1_prescale_I_25/Y  uart_0/uart_tx_inst/un1_prescale_I_98/A  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIMMIO2\[8\]/B  uart_0/uart_tx_inst/prescale_reg_RNIMMIO2\[8\]/Y  uart_0/uart_tx_inst/un1_prescale_I_27/A  uart_0/uart_tx_inst/un1_prescale_I_27/Y  uart_0/uart_tx_inst/un1_prescale_I_91/A  uart_0/uart_tx_inst/un1_prescale_I_91/Y  uart_0/uart_tx_inst/un1_prescale_I_69/B  uart_0/uart_tx_inst/un1_prescale_I_69/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_tx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI5A8H2\[16\]/B  uart_0/uart_tx_inst/prescale_reg_RNI5A8H2\[16\]/Y  uart_0/uart_tx_inst/un1_prescale_I_33/A  uart_0/uart_tx_inst/un1_prescale_I_33/Y  uart_0/uart_tx_inst/un1_prescale_I_95/A  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIGGIO2\[2\]/B  uart_0/uart_tx_inst/prescale_reg_RNIGGIO2\[2\]/Y  uart_0/uart_tx_inst/un1_prescale_I_37/A  uart_0/uart_tx_inst/un1_prescale_I_37/Y  uart_0/uart_tx_inst/un1_prescale_I_84/A  uart_0/uart_tx_inst/un1_prescale_I_84/Y  uart_0/uart_tx_inst/un1_prescale_I_74/B  uart_0/uart_tx_inst/un1_prescale_I_74/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_tx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[17\]/CLK  uart_0/uart_rx_inst/prescale_reg\[17\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI0PO51\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNI0PO51\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/B  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/A  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/A  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_18/B  uart_0/uart_tx_inst/un1_prescale_I_18/Y  uart_0/uart_tx_inst/un1_prescale_I_93/B  uart_0/uart_tx_inst/un1_prescale_I_93/Y  uart_0/uart_tx_inst/un1_prescale_I_99/C  uart_0/uart_tx_inst/un1_prescale_I_99/Y  uart_0/uart_tx_inst/un1_prescale_I_78/B  uart_0/uart_tx_inst/un1_prescale_I_78/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_120/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_120/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_111/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_111/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_9/B  uart_0/uart_tx_inst/un1_prescale_I_9/Y  uart_0/uart_tx_inst/un1_prescale_I_93/C  uart_0/uart_tx_inst/un1_prescale_I_93/Y  uart_0/uart_tx_inst/un1_prescale_I_99/C  uart_0/uart_tx_inst/un1_prescale_I_99/Y  uart_0/uart_tx_inst/un1_prescale_I_78/B  uart_0/uart_tx_inst/un1_prescale_I_78/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/full_out_RNIDNQA2/C  CORESPI_0/USPI/UTXF/full_out_RNIDNQA2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/B  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_55/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_55/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_rx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_55/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_55/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[0\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_rx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_101/C  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_101/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_106/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/C  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNIVU9O2\[0\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_55/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_55/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[0\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_rx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_97/C  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_97/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_106/C  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_101/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_101/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_106/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_101/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_101/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_106/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_99/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_78/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[6\]/CLK  uart_0/uart_rx_inst/prescale_reg\[6\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_15/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_15/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_100/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_100/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[5\]/CLK  uart_0/uart_tx_inst/prescale_reg\[5\]/Q  uart_0/uart_tx_inst/prescale_reg_RNI5JHM\[2\]/B  uart_0/uart_tx_inst/prescale_reg_RNI5JHM\[2\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIGLEU\[14\]/C  uart_0/uart_tx_inst/prescale_reg_RNIGLEU\[14\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/A  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_118/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_118/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_111/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_111/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_97/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_97/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_106/C  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[18\]/CLK  uart_0/uart_rx_inst/prescale_reg\[18\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI8KV01\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNI8KV01\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNIMKHC3\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_9/B  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[3\]/CLK  uart_0/uart_rx_inst/prescale_reg\[3\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_113/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_113/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_1/B  uart_0/uart_rx_inst/un1_bit_cnt_I_1/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_15/B  uart_0/uart_rx_inst/un1_bit_cnt_I_15/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[1\]/Y  uart_0/uart_rx_inst/bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_11/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_11/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_104/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_104/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_120/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_120/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_111/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_111/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_120/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_120/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_106/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_109/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_91/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_91/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[7\]/CLK  uart_0/uart_rx_inst/prescale_reg\[7\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_13/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_13/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_100/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_100/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_fiforead/CLK  CORESPI_0/USPI/UCC/mtx_fiforead/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/B  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/A  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[2\]/CLK  uart_0/uart_tx_inst/prescale_reg\[2\]/Q  uart_0/uart_tx_inst/prescale_reg_RNI5JHM\[2\]/A  uart_0/uart_tx_inst/prescale_reg_RNI5JHM\[2\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIGLEU\[14\]/C  uart_0/uart_tx_inst/prescale_reg_RNIGLEU\[14\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/A  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_39/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_39/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_101/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_101/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_106/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_71/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_71/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_118/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_118/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_111/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_111/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_12/B  uart_0/uart_rx_inst/un1_bit_cnt_I_12/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_15/A  uart_0/uart_rx_inst/un1_bit_cnt_I_15/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[1\]/Y  uart_0/uart_rx_inst/bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_14/B  uart_0/uart_rx_inst/un1_bit_cnt_I_14/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/A  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[6\]/CLK  uart_0/uart_rx_inst/prescale_reg\[6\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_40/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_40/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_117/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[7\]/CLK  uart_0/uart_rx_inst/prescale_reg\[7\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_34/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_34/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_100/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_100/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[2\]/CLK  uart_0/uart_rx_inst/prescale_reg\[2\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_113/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_113/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_89/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_11/B  uart_0/uart_rx_inst/un1_bit_cnt_I_11/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_18/A  uart_0/uart_rx_inst/un1_bit_cnt_I_18/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[2\]/A  uart_0/uart_rx_inst/bit_cnt_RNO\[2\]/Y  uart_0/uart_rx_inst/bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_32/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_32/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_115/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_115/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_109/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_109/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/A  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m16/B  CORESPI_0/USPI/URXF/un1_counter_q_m16/Y  CORESPI_0/USPI/URXF/counter_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_5/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_5/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/Y  uart_0/uart_rx_inst/m_axis_tvalid_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_8/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_8/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/bit_cnt_RNI7LU78\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNI7LU78\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[0\]/Y  uart_0/uart_rx_inst/bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/bit_cnt_RNI7LU78\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNI7LU78\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[2\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[2\]/Y  uart_0/uart_rx_inst/bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_90/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[3\]/CLK  uart_0/uart_tx_inst/prescale_reg\[3\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIBP5J\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNIBP5J\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/B  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/Y  uart_0/uart_rx_inst/m_axis_tdata_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/Y  uart_0/uart_rx_inst/m_axis_tdata_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/Y  uart_0/uart_rx_inst/m_axis_tdata_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/Y  uart_0/uart_rx_inst/m_axis_tdata_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/Y  uart_0/uart_rx_inst/m_axis_tdata_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/Y  uart_0/uart_rx_inst/m_axis_tdata_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/Y  uart_0/uart_rx_inst/m_axis_tdata_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/Y  uart_0/uart_rx_inst/m_axis_tdata_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/empty_out_RNIC46L/A  CORESPI_0/USPI/URXF/empty_out_RNIC46L/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/A  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/A  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_31/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_31/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_93/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_93/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m16/B  CORESPI_0/USPI/UTXF/un1_counter_q_m16/Y  CORESPI_0/USPI/UTXF/counter_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIJGH71\[11\]/B  SPI_master_0/current_state_RNIJGH71\[11\]/Y  UART_fifo_0/AND2_MEMORYRE/B  UART_fifo_0/AND2_MEMORYRE/Y  UART_fifo_0/AND2_20/B  UART_fifo_0/AND2_20/Y  UART_fifo_0/AO1_1/B  UART_fifo_0/AO1_1/Y  UART_fifo_0/AO1_7/B  UART_fifo_0/AO1_7/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  UART_fifo_0/XNOR2_7/A  UART_fifo_0/XNOR2_7/Y  UART_fifo_0/AND2_8/B  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m12_0/B  CORESPI_0/USPI/URXF/un1_counter_q_m12_0/Y  CORESPI_0/USPI/URXF/un1_counter_q_m12/A  CORESPI_0/USPI/URXF/un1_counter_q_m12/Y  CORESPI_0/USPI/URXF/m3_e_2/B  CORESPI_0/USPI/URXF/m3_e_2/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_39/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_39/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_101/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_101/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_94/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_65/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[9\]/CLK  uart_0/uart_tx_inst/prescale_reg\[9\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIEJEU\[12\]/B  uart_0/uart_tx_inst/prescale_reg_RNIEJEU\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_1/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_1/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_15/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_15/Y  uart_0/uart_tx_inst/bit_cnt_RNO\[1\]/C  uart_0/uart_tx_inst/bit_cnt_RNO\[1\]/Y  uart_0/uart_tx_inst/bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/B  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/Y  uart_0/uart_rx_inst/data_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/Y  uart_0/uart_rx_inst/data_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/Y  uart_0/uart_rx_inst/data_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/Y  uart_0/uart_rx_inst/data_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/Y  uart_0/uart_rx_inst/data_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/Y  uart_0/uart_rx_inst/data_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/Y  uart_0/uart_rx_inst/data_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/bit_cnt_RNI7LU78\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNI7LU78\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[1\]/S  uart_0/uart_rx_inst/bit_cnt_RNO\[1\]/Y  uart_0/uart_rx_inst/bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/bit_cnt_RNI7LU78\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNI7LU78\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/S  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_31/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_31/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_119/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_119/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[4\]/CLK  uart_0/uart_tx_inst/prescale_reg\[4\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/A  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[10\]/CLK  uart_0/uart_tx_inst/prescale_reg\[10\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIM87F\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNIM87F\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_33/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_33/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_119/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_119/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m12_0/B  CORESPI_0/USPI/UTXF/un1_counter_q_m12_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m12/A  CORESPI_0/USPI/UTXF/un1_counter_q_m12/Y  CORESPI_0/USPI/UTXF/m3_e_2/B  CORESPI_0/USPI/UTXF/m3_e_2/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_101/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_101/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/C  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_18/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_18/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_93/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_93/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[12\]/CLK  uart_0/uart_tx_inst/prescale_reg\[12\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIEJEU\[12\]/A  uart_0/uart_tx_inst/prescale_reg_RNIEJEU\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[7\]/CLK  uart_0/uart_tx_inst/prescale_reg\[7\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIM87F\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNIM87F\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_9/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_9/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_93/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_93/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1P0_empty/CLK  UART_fifo_0/DFN1P0_empty/Q  SPI_master_0/current_state_RNIUBV11\[11\]/C  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIJGH71\[11\]/B  SPI_master_0/current_state_RNIJGH71\[11\]/Y  UART_fifo_0/AND2_MEMORYRE/B  UART_fifo_0/AND2_MEMORYRE/Y  UART_fifo_0/AND2_20/B  UART_fifo_0/AND2_20/Y  UART_fifo_0/AO1_1/B  UART_fifo_0/AO1_1/Y  UART_fifo_0/AO1_7/B  UART_fifo_0/AO1_7/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  UART_fifo_0/XNOR2_7/A  UART_fifo_0/XNOR2_7/Y  UART_fifo_0/AND2_8/B  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[16\]/CLK  uart_0/uart_tx_inst/prescale_reg\[16\]/Q  uart_0/uart_tx_inst/prescale_reg_RNI90T7\[13\]/B  uart_0/uart_tx_inst/prescale_reg_RNI90T7\[13\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[5\]/CLK  uart_0/uart_rx_inst/prescale_reg\[5\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_104/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_104/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_118/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_118/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_rx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_rx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_rx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_rx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_rx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_rx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_rx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_rx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIO7IH1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI2LGJ2\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_rx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/C  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_11/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_11/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_18/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_18/Y  uart_0/uart_tx_inst/bit_cnt_RNO\[2\]/C  uart_0/uart_tx_inst/bit_cnt_RNO\[2\]/Y  uart_0/uart_tx_inst/bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_12/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_12/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_15/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_15/Y  uart_0/uart_tx_inst/bit_cnt_RNO\[1\]/C  uart_0/uart_tx_inst/bit_cnt_RNO\[1\]/Y  uart_0/uart_tx_inst/bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIJKA28\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_rx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[11\]/CLK  SPI_master_0/current_state\[11\]/Q  SPI_master_0/current_state_RNIUBV11\[11\]/B  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIJGH71\[11\]/B  SPI_master_0/current_state_RNIJGH71\[11\]/Y  UART_fifo_0/AND2_MEMORYRE/B  UART_fifo_0/AND2_MEMORYRE/Y  UART_fifo_0/AND2_20/B  UART_fifo_0/AND2_20/Y  UART_fifo_0/AO1_1/B  UART_fifo_0/AO1_1/Y  UART_fifo_0/AO1_7/B  UART_fifo_0/AO1_7/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  UART_fifo_0/XNOR2_7/A  UART_fifo_0/XNOR2_7/Y  UART_fifo_0/AND2_8/B  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[13\]/CLK  uart_0/uart_tx_inst/prescale_reg\[13\]/Q  uart_0/uart_tx_inst/prescale_reg_RNI90T7\[13\]/A  uart_0/uart_tx_inst/prescale_reg_RNI90T7\[13\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIHHIO2\[3\]/A  uart_0/uart_tx_inst/prescale_reg_RNIHHIO2\[3\]/Y  uart_0/uart_tx_inst/un1_prescale_I_51/A  uart_0/uart_tx_inst/un1_prescale_I_51/Y  uart_0/uart_tx_inst/un1_prescale_I_74/A  uart_0/uart_tx_inst/un1_prescale_I_74/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_tx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIIIIO2\[4\]/A  uart_0/uart_tx_inst/prescale_reg_RNIIIIO2\[4\]/Y  uart_0/uart_tx_inst/un1_prescale_I_54/A  uart_0/uart_tx_inst/un1_prescale_I_54/Y  uart_0/uart_tx_inst/un1_prescale_I_76/A  uart_0/uart_tx_inst/un1_prescale_I_76/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[4\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[4\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[4\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_tx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIKKIO2\[6\]/A  uart_0/uart_tx_inst/prescale_reg_RNIKKIO2\[6\]/Y  uart_0/uart_tx_inst/un1_prescale_I_49/A  uart_0/uart_tx_inst/un1_prescale_I_49/Y  uart_0/uart_tx_inst/un1_prescale_I_62/A  uart_0/uart_tx_inst/un1_prescale_I_62/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[6\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_tx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIV38H2\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNIV38H2\[10\]/Y  uart_0/uart_tx_inst/un1_prescale_I_53/A  uart_0/uart_tx_inst/un1_prescale_I_53/Y  uart_0/uart_tx_inst/un1_prescale_I_73/A  uart_0/uart_tx_inst/un1_prescale_I_73/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_tx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI168H2\[12\]/A  uart_0/uart_tx_inst/prescale_reg_RNI168H2\[12\]/Y  uart_0/uart_tx_inst/un1_prescale_I_56/A  uart_0/uart_tx_inst/un1_prescale_I_56/Y  uart_0/uart_tx_inst/un1_prescale_I_61/A  uart_0/uart_tx_inst/un1_prescale_I_61/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_tx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/full_out_RNI1PU51/A  CORESPI_0/USPI/URXF/full_out_RNI1PU51/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[11\]/CLK  uart_0/uart_tx_inst/prescale_reg\[11\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIBP5J\[18\]/A  uart_0/uart_tx_inst/prescale_reg_RNIBP5J\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/B  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[14\]/CLK  uart_0/uart_tx_inst/prescale_reg\[14\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIGLEU\[14\]/B  uart_0/uart_tx_inst/prescale_reg_RNIGLEU\[14\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/A  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/B  uart_0/uart_rx_inst/rxd_reg_RNIRCOG6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_13/B  uart_0/uart_rx_inst/un1_bit_cnt_I_13/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNO\[0\]/Y  uart_0/uart_rx_inst/bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_118/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_118/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_65/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/full_out_RNI1PU51/B  CORESPI_0/USPI/URXF/full_out_RNI1PU51/Y  CORESPI_0/USPI/URXF/un1_counter_q_m19/B  CORESPI_0/USPI/URXF/un1_counter_q_m19/Y  CORESPI_0/USPI/URXF/m3_e_0/A  CORESPI_0/USPI/URXF/m3_e_0/Y  CORESPI_0/USPI/URXF/m3_e_1/A  CORESPI_0/USPI/URXF/m3_e_1/Y  CORESPI_0/USPI/URXF/m3_e_2/A  CORESPI_0/USPI/URXF/m3_e_2/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIDNQA2/B  CORESPI_0/USPI/UTXF/full_out_RNIDNQA2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m19/B  CORESPI_0/USPI/UTXF/un1_counter_q_m19/Y  CORESPI_0/USPI/UTXF/m3_e_0/A  CORESPI_0/USPI/UTXF/m3_e_0/Y  CORESPI_0/USPI/UTXF/m3_e_1/A  CORESPI_0/USPI/UTXF/m3_e_1/Y  CORESPI_0/USPI/UTXF/m3_e_2/A  CORESPI_0/USPI/UTXF/m3_e_2/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIMMIO2\[8\]/A  uart_0/uart_tx_inst/prescale_reg_RNIMMIO2\[8\]/Y  uart_0/uart_tx_inst/un1_prescale_I_6/A  uart_0/uart_tx_inst/un1_prescale_I_6/Y  uart_0/uart_tx_inst/un1_prescale_I_82/B  uart_0/uart_tx_inst/un1_prescale_I_82/Y  uart_0/uart_tx_inst/un1_prescale_I_96/B  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/Y  uart_0/uart_rx_inst/m_axis_tvalid_reg_RNO/B  uart_0/uart_rx_inst/m_axis_tvalid_reg_RNO/Y  uart_0/uart_rx_inst/m_axis_tvalid_reg/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNIFFIO2\[1\]/Y  uart_0/uart_tx_inst/un1_prescale_I_41/A  uart_0/uart_tx_inst/un1_prescale_I_41/Y  uart_0/uart_tx_inst/un1_prescale_I_60/A  uart_0/uart_tx_inst/un1_prescale_I_60/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[1\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_tx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIGGIO2\[2\]/B  uart_0/uart_tx_inst/prescale_reg_RNIGGIO2\[2\]/Y  uart_0/uart_tx_inst/un1_prescale_I_44/A  uart_0/uart_tx_inst/un1_prescale_I_44/Y  uart_0/uart_tx_inst/un1_prescale_I_67/A  uart_0/uart_tx_inst/un1_prescale_I_67/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[2\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_tx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNILLIO2\[7\]/B  uart_0/uart_tx_inst/prescale_reg_RNILLIO2\[7\]/Y  uart_0/uart_tx_inst/un1_prescale_I_46/A  uart_0/uart_tx_inst/un1_prescale_I_46/Y  uart_0/uart_tx_inst/un1_prescale_I_72/A  uart_0/uart_tx_inst/un1_prescale_I_72/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_tx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIJJIO2\[5\]/B  uart_0/uart_tx_inst/prescale_reg_RNIJJIO2\[5\]/Y  uart_0/uart_tx_inst/un1_prescale_I_59/A  uart_0/uart_tx_inst/un1_prescale_I_59/Y  uart_0/uart_tx_inst/un1_prescale_I_64/A  uart_0/uart_tx_inst/un1_prescale_I_64/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_tx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI058H2\[11\]/B  uart_0/uart_tx_inst/prescale_reg_RNI058H2\[11\]/Y  uart_0/uart_tx_inst/un1_prescale_I_50/A  uart_0/uart_tx_inst/un1_prescale_I_50/Y  uart_0/uart_tx_inst/un1_prescale_I_75/A  uart_0/uart_tx_inst/un1_prescale_I_75/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_tx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINNIO2\[9\]/B  uart_0/uart_tx_inst/prescale_reg_RNINNIO2\[9\]/Y  uart_0/uart_tx_inst/un1_prescale_I_43/A  uart_0/uart_tx_inst/un1_prescale_I_43/Y  uart_0/uart_tx_inst/un1_prescale_I_69/A  uart_0/uart_tx_inst/un1_prescale_I_69/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_tx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI498H2\[15\]/B  uart_0/uart_tx_inst/prescale_reg_RNI498H2\[15\]/Y  uart_0/uart_tx_inst/un1_prescale_I_45/A  uart_0/uart_tx_inst/un1_prescale_I_45/Y  uart_0/uart_tx_inst/un1_prescale_I_65/A  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIMMIO2\[8\]/B  uart_0/uart_tx_inst/prescale_reg_RNIMMIO2\[8\]/Y  uart_0/uart_tx_inst/un1_prescale_I_52/A  uart_0/uart_tx_inst/un1_prescale_I_52/Y  uart_0/uart_tx_inst/un1_prescale_I_70/A  uart_0/uart_tx_inst/un1_prescale_I_70/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[8\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_tx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI278H2\[13\]/B  uart_0/uart_tx_inst/prescale_reg_RNI278H2\[13\]/Y  uart_0/uart_tx_inst/un1_prescale_I_58/A  uart_0/uart_tx_inst/un1_prescale_I_58/Y  uart_0/uart_tx_inst/un1_prescale_I_68/A  uart_0/uart_tx_inst/un1_prescale_I_68/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_tx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI388H2\[14\]/B  uart_0/uart_tx_inst/prescale_reg_RNI388H2\[14\]/Y  uart_0/uart_tx_inst/un1_prescale_I_42/A  uart_0/uart_tx_inst/un1_prescale_I_42/Y  uart_0/uart_tx_inst/un1_prescale_I_63/A  uart_0/uart_tx_inst/un1_prescale_I_63/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[14\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_tx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6B8H2\[17\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6B8H2\[17\]/Y  uart_0/uart_tx_inst/un1_prescale_I_47/A  uart_0/uart_tx_inst/un1_prescale_I_47/Y  uart_0/uart_tx_inst/un1_prescale_I_77/A  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI5A8H2\[16\]/B  uart_0/uart_tx_inst/prescale_reg_RNI5A8H2\[16\]/Y  uart_0/uart_tx_inst/un1_prescale_I_48/A  uart_0/uart_tx_inst/un1_prescale_I_48/Y  uart_0/uart_tx_inst/un1_prescale_I_71/A  uart_0/uart_tx_inst/un1_prescale_I_71/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_tx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[5\]/CLK  uart_0/uart_rx_inst/prescale_reg\[5\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_115/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_115/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_109/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_109/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_102/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[9\]/CLK  uart_0/uart_tx_inst/prescale_reg\[9\]/Q  uart_0/uart_tx_inst/prescale_reg_RNINNIO2\[9\]/A  uart_0/uart_tx_inst/prescale_reg_RNINNIO2\[9\]/Y  uart_0/uart_tx_inst/un1_prescale_I_22/A  uart_0/uart_tx_inst/un1_prescale_I_22/Y  uart_0/uart_tx_inst/un1_prescale_I_82/C  uart_0/uart_tx_inst/un1_prescale_I_82/Y  uart_0/uart_tx_inst/un1_prescale_I_96/B  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[12\]/CLK  uart_0/uart_tx_inst/prescale_reg\[12\]/Q  uart_0/uart_tx_inst/prescale_reg_RNI168H2\[12\]/B  uart_0/uart_tx_inst/prescale_reg_RNI168H2\[12\]/Y  uart_0/uart_tx_inst/un1_prescale_I_16/A  uart_0/uart_tx_inst/un1_prescale_I_16/Y  uart_0/uart_tx_inst/un1_prescale_I_101/B  uart_0/uart_tx_inst/un1_prescale_I_101/Y  uart_0/uart_tx_inst/un1_prescale_I_106/B  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[18\]/CLK  uart_0/uart_tx_inst/prescale_reg\[18\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIBP5J\[18\]/B  uart_0/uart_tx_inst/prescale_reg_RNIBP5J\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/B  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIJGH71\[11\]/B  SPI_master_0/current_state_RNIJGH71\[11\]/Y  UART_fifo_0/AND2_MEMORYRE/B  UART_fifo_0/AND2_MEMORYRE/Y  UART_fifo_0/AND2_20/B  UART_fifo_0/AND2_20/Y  UART_fifo_0/AO1_1/B  UART_fifo_0/AO1_1/Y  UART_fifo_0/AO1_2/B  UART_fifo_0/AO1_2/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[4\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[4\]/Y  UART_fifo_0/XNOR2_4/A  UART_fifo_0/XNOR2_4/Y  UART_fifo_0/AND2_EMPTYINT/B  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[15\]/CLK  uart_0/uart_tx_inst/prescale_reg\[15\]/Q  uart_0/uart_tx_inst/prescale_reg_RNI498H2\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNI498H2\[15\]/Y  uart_0/uart_tx_inst/un1_prescale_I_19/A  uart_0/uart_tx_inst/un1_prescale_I_19/Y  uart_0/uart_tx_inst/un1_prescale_I_97/C  uart_0/uart_tx_inst/un1_prescale_I_97/Y  uart_0/uart_tx_inst/un1_prescale_I_106/C  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[17\]/CLK  uart_0/uart_tx_inst/prescale_reg\[17\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIGLEU\[14\]/A  uart_0/uart_tx_inst/prescale_reg_RNIGLEU\[14\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/A  uart_0/uart_tx_inst/prescale_reg_RNI923G2\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[10\]/CLK  uart_0/uart_tx_inst/prescale_reg\[10\]/Q  uart_0/uart_tx_inst/prescale_reg_RNIV38H2\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNIV38H2\[10\]/Y  uart_0/uart_tx_inst/un1_prescale_I_12/A  uart_0/uart_tx_inst/un1_prescale_I_12/Y  uart_0/uart_tx_inst/un1_prescale_I_105/B  uart_0/uart_tx_inst/un1_prescale_I_105/Y  uart_0/uart_tx_inst/un1_prescale_I_96/C  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[13\]/CLK  uart_0/uart_tx_inst/prescale_reg\[13\]/Q  uart_0/uart_tx_inst/prescale_reg_RNI278H2\[13\]/A  uart_0/uart_tx_inst/prescale_reg_RNI278H2\[13\]/Y  uart_0/uart_tx_inst/un1_prescale_I_14/A  uart_0/uart_tx_inst/un1_prescale_I_14/Y  uart_0/uart_tx_inst/un1_prescale_I_101/C  uart_0/uart_tx_inst/un1_prescale_I_101/Y  uart_0/uart_tx_inst/un1_prescale_I_106/B  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_31/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_31/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_93/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_93/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_99/C  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_78/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[11\]/CLK  uart_0/uart_tx_inst/prescale_reg\[11\]/Q  uart_0/uart_tx_inst/prescale_reg_RNI058H2\[11\]/A  uart_0/uart_tx_inst/prescale_reg_RNI058H2\[11\]/Y  uart_0/uart_tx_inst/un1_prescale_I_10/A  uart_0/uart_tx_inst/un1_prescale_I_10/Y  uart_0/uart_tx_inst/un1_prescale_I_105/C  uart_0/uart_tx_inst/un1_prescale_I_105/Y  uart_0/uart_tx_inst/un1_prescale_I_96/C  uart_0/uart_tx_inst/un1_prescale_I_96/Y  uart_0/uart_tx_inst/un1_prescale_I_80/C  uart_0/uart_tx_inst/un1_prescale_I_80/Y  uart_0/uart_tx_inst/un1_prescale_I_94/B  uart_0/uart_tx_inst/un1_prescale_I_94/Y  uart_0/uart_tx_inst/un1_prescale_I_98/B  uart_0/uart_tx_inst/un1_prescale_I_98/Y  uart_0/uart_tx_inst/un1_prescale_I_65/B  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_39/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_39/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_101/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_101/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_94/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_63/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_63/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[14\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_rx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_40/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_40/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_92/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_92/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_72/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_72/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_32/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_32/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_108/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_108/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_64/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_64/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_24/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_24/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_88/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_88/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_75/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_75/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_25/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_25/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_36/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_36/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_85/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_85/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_68/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_68/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_27/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_27/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_91/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_91/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_69/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_69/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_33/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_33/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[14\]/CLK  uart_0/uart_tx_inst/prescale_reg\[14\]/Q  uart_0/uart_tx_inst/prescale_reg_RNI388H2\[14\]/A  uart_0/uart_tx_inst/prescale_reg_RNI388H2\[14\]/Y  uart_0/uart_tx_inst/un1_prescale_I_20/A  uart_0/uart_tx_inst/un1_prescale_I_20/Y  uart_0/uart_tx_inst/un1_prescale_I_97/B  uart_0/uart_tx_inst/un1_prescale_I_97/Y  uart_0/uart_tx_inst/un1_prescale_I_106/C  uart_0/uart_tx_inst/un1_prescale_I_106/Y  uart_0/uart_tx_inst/un1_prescale_I_90/C  uart_0/uart_tx_inst/un1_prescale_I_90/Y  uart_0/uart_tx_inst/un1_prescale_I_86/C  uart_0/uart_tx_inst/un1_prescale_I_86/Y  uart_0/uart_tx_inst/un1_prescale_I_95/B  uart_0/uart_tx_inst/un1_prescale_I_95/Y  uart_0/uart_tx_inst/un1_prescale_I_77/B  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_34/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_34/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_100/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_100/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_87/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_91/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_91/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI7C8H2\[18\]/B  uart_0/uart_tx_inst/prescale_reg_RNI7C8H2\[18\]/Y  uart_0/uart_tx_inst/un1_prescale_I_57/A  uart_0/uart_tx_inst/un1_prescale_I_57/Y  uart_0/uart_tx_inst/un1_prescale_I_78/A  uart_0/uart_tx_inst/un1_prescale_I_78/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_83/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_83/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_92/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_92/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_72/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_72/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_15/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_15/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_92/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_92/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_72/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_72/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_11/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_11/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_108/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_108/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_64/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_64/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_6/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_6/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_91/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_91/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_69/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_69/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_16/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_16/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_85/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_85/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_68/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_68/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_12/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_12/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_88/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_88/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_75/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_75/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_20/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_20/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_18/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_18/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_1/B  uart_0/uart_tx_inst/un1_prescale_I_1/Y  uart_0/uart_tx_inst/un1_prescale_I_60/B  uart_0/uart_tx_inst/un1_prescale_I_60/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[1\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_tx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_119/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_119/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_99/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_78/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_14/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_14/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/A  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m18/B  CORESPI_0/USPI/URXF/un1_counter_q_m18/Y  CORESPI_0/USPI/URXF/counter_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_rx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_rx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_rx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_rx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_rx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_rx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_rx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_rx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7C4B6\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_rx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_83/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_83/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_92/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_92/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_72/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_72/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[8\]/CLK  uart_0/uart_rx_inst/prescale_reg\[8\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_6/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_6/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_82/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_82/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[0\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_tx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_tx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[2\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_tx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_tx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_tx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_tx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_tx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_tx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_tx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_tx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_tx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[12\]/CLK  uart_0/uart_rx_inst/prescale_reg\[12\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_16/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_16/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_101/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_101/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_119/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_119/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_99/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_78/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[15\]/CLK  uart_0/uart_rx_inst/prescale_reg\[15\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_19/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_19/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_97/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_97/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/A  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m18/B  CORESPI_0/USPI/UTXF/un1_counter_q_m18/Y  CORESPI_0/USPI/UTXF/counter_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_41/B  uart_0/uart_tx_inst/un1_prescale_I_41/Y  uart_0/uart_tx_inst/un1_prescale_I_60/A  uart_0/uart_tx_inst/un1_prescale_I_60/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[1\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_tx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_42/B  uart_0/uart_tx_inst/un1_prescale_I_42/Y  uart_0/uart_tx_inst/un1_prescale_I_63/A  uart_0/uart_tx_inst/un1_prescale_I_63/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[14\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_tx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_43/B  uart_0/uart_tx_inst/un1_prescale_I_43/Y  uart_0/uart_tx_inst/un1_prescale_I_69/A  uart_0/uart_tx_inst/un1_prescale_I_69/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_tx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_44/B  uart_0/uart_tx_inst/un1_prescale_I_44/Y  uart_0/uart_tx_inst/un1_prescale_I_67/A  uart_0/uart_tx_inst/un1_prescale_I_67/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[2\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_tx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_45/B  uart_0/uart_tx_inst/un1_prescale_I_45/Y  uart_0/uart_tx_inst/un1_prescale_I_65/A  uart_0/uart_tx_inst/un1_prescale_I_65/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_46/B  uart_0/uart_tx_inst/un1_prescale_I_46/Y  uart_0/uart_tx_inst/un1_prescale_I_72/A  uart_0/uart_tx_inst/un1_prescale_I_72/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_tx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_47/B  uart_0/uart_tx_inst/un1_prescale_I_47/Y  uart_0/uart_tx_inst/un1_prescale_I_77/A  uart_0/uart_tx_inst/un1_prescale_I_77/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_48/B  uart_0/uart_tx_inst/un1_prescale_I_48/Y  uart_0/uart_tx_inst/un1_prescale_I_71/A  uart_0/uart_tx_inst/un1_prescale_I_71/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_tx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_50/B  uart_0/uart_tx_inst/un1_prescale_I_50/Y  uart_0/uart_tx_inst/un1_prescale_I_75/A  uart_0/uart_tx_inst/un1_prescale_I_75/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_tx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_52/B  uart_0/uart_tx_inst/un1_prescale_I_52/Y  uart_0/uart_tx_inst/un1_prescale_I_70/A  uart_0/uart_tx_inst/un1_prescale_I_70/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[8\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_tx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_57/B  uart_0/uart_tx_inst/un1_prescale_I_57/Y  uart_0/uart_tx_inst/un1_prescale_I_78/A  uart_0/uart_tx_inst/un1_prescale_I_78/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_58/B  uart_0/uart_tx_inst/un1_prescale_I_58/Y  uart_0/uart_tx_inst/un1_prescale_I_68/A  uart_0/uart_tx_inst/un1_prescale_I_68/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_tx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_59/B  uart_0/uart_tx_inst/un1_prescale_I_59/Y  uart_0/uart_tx_inst/un1_prescale_I_64/A  uart_0/uart_tx_inst/un1_prescale_I_64/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_tx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/B  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[15\]/CLK  uart_0/uart_rx_inst/prescale_reg\[15\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_30/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_97/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_97/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_49/B  uart_0/uart_tx_inst/un1_prescale_I_49/Y  uart_0/uart_tx_inst/un1_prescale_I_62/A  uart_0/uart_tx_inst/un1_prescale_I_62/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[6\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_tx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_51/B  uart_0/uart_tx_inst/un1_prescale_I_51/Y  uart_0/uart_tx_inst/un1_prescale_I_74/A  uart_0/uart_tx_inst/un1_prescale_I_74/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_tx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_53/B  uart_0/uart_tx_inst/un1_prescale_I_53/Y  uart_0/uart_tx_inst/un1_prescale_I_73/A  uart_0/uart_tx_inst/un1_prescale_I_73/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_tx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_54/B  uart_0/uart_tx_inst/un1_prescale_I_54/Y  uart_0/uart_tx_inst/un1_prescale_I_76/A  uart_0/uart_tx_inst/un1_prescale_I_76/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[4\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[4\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[4\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_tx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_56/B  uart_0/uart_tx_inst/un1_prescale_I_56/Y  uart_0/uart_tx_inst/un1_prescale_I_61/A  uart_0/uart_tx_inst/un1_prescale_I_61/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_tx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIJGH71\[11\]/B  SPI_master_0/current_state_RNIJGH71\[11\]/Y  UART_fifo_0/AND2_MEMORYRE/B  UART_fifo_0/AND2_MEMORYRE/Y  UART_fifo_0/AND2_20/B  UART_fifo_0/AND2_20/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[1\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[1\]/Y  UART_fifo_0/XNOR2_3/A  UART_fifo_0/XNOR2_3/Y  UART_fifo_0/AND3_0/B  UART_fifo_0/AND3_0/Y  UART_fifo_0/AND2_8/A  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[10\]/CLK  uart_0/uart_rx_inst/prescale_reg\[10\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_12/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_12/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_105/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_105/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/B  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/Y  uart_0/uart_tx_inst/data_reg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/B  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/Y  uart_0/uart_tx_inst/data_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/B  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/Y  uart_0/uart_tx_inst/data_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/B  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/Y  uart_0/uart_tx_inst/data_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/B  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/Y  uart_0/uart_tx_inst/data_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/B  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/Y  uart_0/uart_tx_inst/data_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[13\]/CLK  uart_0/uart_rx_inst/prescale_reg\[13\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_14/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_14/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_101/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_101/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/full_out/CLK  CORESPI_0/USPI/URXF/full_out/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/full_out_RNI1PU51/A  CORESPI_0/USPI/URXF/full_out_RNI1PU51/Y  CORESPI_0/USPI/URXF/un1_counter_q_m1/B  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNI3UP12/A  CORESPI_0/USPI/URXF/empty_out_RNI3UP12/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_15/A  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_15/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_14/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_14/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[2\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_tx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[4\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_tx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_tx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_tx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_tx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[13\]/CLK  uart_0/uart_rx_inst/prescale_reg\[13\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_39/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_39/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_101/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_101/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_117/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_87/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_91/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_91/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[14\]/CLK  uart_0/uart_rx_inst/prescale_reg\[14\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_20/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_20/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_97/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_97/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_117/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_87/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_70/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_70/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[8\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_rx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_100/C  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_100/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_87/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_91/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_91/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[10\]/CLK  uart_0/uart_rx_inst/prescale_reg\[10\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_24/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_24/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_114/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_114/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_100/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_100/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_87/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_91/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_91/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_93/C  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_93/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_99/C  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_78/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[12\]/CLK  uart_0/uart_rx_inst/prescale_reg\[12\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_36/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_36/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_118/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_118/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_111/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_111/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m14/A  CORESPI_0/USPI/URXF/un1_counter_q_m14/Y  CORESPI_0/USPI/URXF/empty_out_RNO/C  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIP26D1/B  CORESPI_0/USPI/UTXF/full_out_RNIP26D1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_15/A  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_15/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_14/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_14/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[8\]/CLK  uart_0/uart_rx_inst/prescale_reg\[8\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_27/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_27/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_110/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_110/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_112/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_112/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_93/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_93/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_99/C  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_78/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_117/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_117/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_87/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_87/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_91/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_91/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[14\]/CLK  uart_0/uart_rx_inst/prescale_reg\[14\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_25/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_25/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_120/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_120/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_106/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_90/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_86/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/A  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_119/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_119/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_99/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_78/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m14/A  CORESPI_0/USPI/UTXF/un1_counter_q_m14/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/A  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_119/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_119/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_99/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_78/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIDNQA2/A  CORESPI_0/USPI/UTXF/full_out_RNIDNQA2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m1/B  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_13/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_13/Y  uart_0/uart_tx_inst/bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIGHAM6/B  uart_0/uart_rx_inst/rxd_reg_RNIGHAM6/Y  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/Y  uart_0/uart_rx_inst/data_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIGHAM6/B  uart_0/uart_rx_inst/rxd_reg_RNIGHAM6/Y  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/Y  uart_0/uart_rx_inst/data_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_1/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_60/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_60/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[1\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_rx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[9\]/CLK  uart_0/uart_rx_inst/prescale_reg\[9\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_82/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_82/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_103/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_103/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_88/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_88/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/un1_data_count_4_I_1/B  UART_AD7606_0/un1_data_count_4_I_1/Y  UART_AD7606_0/un1_data_count_4_I_10/B  UART_AD7606_0/un1_data_count_4_I_10/Y  UART_AD7606_0/data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7\[1\]/A  UART_AD7606_0/data_count_RNILKD7\[1\]/Y  UART_AD7606_0/FIFO_count_RNI5KCV\[1\]/S  UART_AD7606_0/FIFO_count_RNI5KCV\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/B  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/un1_data_count_4_I_1/B  UART_AD7606_0/un1_data_count_4_I_1/Y  UART_AD7606_0/un1_data_count_4_I_10/B  UART_AD7606_0/un1_data_count_4_I_10/Y  UART_AD7606_0/data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_85/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_85/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_68/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_68/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[13\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_92/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_92/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_72/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_72/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/un1_data_count_4_I_8/B  UART_AD7606_0/un1_data_count_4_I_8/Y  UART_AD7606_0/data_count_RNO\[0\]/C  UART_AD7606_0/data_count_RNO\[0\]/Y  UART_AD7606_0/data_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7\[1\]/A  UART_AD7606_0/data_count_RNILKD7\[1\]/Y  UART_AD7606_0/FIFO_count_RNI5KCV\[1\]/S  UART_AD7606_0/FIFO_count_RNI5KCV\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/B  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/un1_data_count_4_I_7/B  UART_AD7606_0/un1_data_count_4_I_7/Y  UART_AD7606_0/un1_data_count_4_I_10/A  UART_AD7606_0/un1_data_count_4_I_10/Y  UART_AD7606_0/data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[13\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[13\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[15\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[15\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[14\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[14\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[7\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_55/B  uart_0/uart_tx_inst/un1_prescale_I_55/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[0\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[0\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_tx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNI3UP12/A  CORESPI_0/USPI/URXF/empty_out_RNI3UP12/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_12/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_12/Y  CORESPI_0/USPI/URXF/empty_out_RNIBF1Q4/C  CORESPI_0/USPI/URXF/empty_out_RNIBF1Q4/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIKSN86\[3\]/B  uart_0/uart_tx_inst/bit_cnt_RNIKSN86\[3\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/Y  uart_0/uart_tx_inst/data_reg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIKSN86\[3\]/B  uart_0/uart_tx_inst/bit_cnt_RNIKSN86\[3\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/Y  uart_0/uart_tx_inst/data_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIKSN86\[3\]/B  uart_0/uart_tx_inst/bit_cnt_RNIKSN86\[3\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/Y  uart_0/uart_tx_inst/data_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIKSN86\[3\]/B  uart_0/uart_tx_inst/bit_cnt_RNIKSN86\[3\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/Y  uart_0/uart_tx_inst/data_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/data_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_85/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_85/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_68/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_68/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[13\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_92/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_92/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_72/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_72/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_41/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_41/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_60/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_60/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[1\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_rx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_42/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_42/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_63/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_63/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[14\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_rx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_45/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_45/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_46/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_46/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_72/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_72/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_47/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_47/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_48/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_48/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_71/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_71/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_49/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_49/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_62/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_62/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[6\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_rx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_52/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_52/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_70/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_70/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[8\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_rx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_53/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_53/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_73/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_73/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[10\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_rx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_54/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_54/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_76/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_76/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[4\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_rx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_56/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_56/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_61/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_61/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_57/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_57/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_58/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_58/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_68/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_68/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[11\]/CLK  uart_0/uart_rx_inst/prescale_reg\[11\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_105/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_105/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[1\]/CLK  UART_AD7606_0/data_count\[1\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/B  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/un1_data_count_4_I_1/B  UART_AD7606_0/un1_data_count_4_I_1/Y  UART_AD7606_0/un1_data_count_4_I_10/B  UART_AD7606_0/un1_data_count_4_I_10/Y  UART_AD7606_0/data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[9\]/CLK  uart_0/uart_rx_inst/prescale_reg\[9\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_110/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_110/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_112/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_112/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[1\]/CLK  UART_AD7606_0/data_count\[1\]/Q  UART_AD7606_0/data_count_RNILKD7\[1\]/B  UART_AD7606_0/data_count_RNILKD7\[1\]/Y  UART_AD7606_0/FIFO_count_RNI5KCV\[1\]/S  UART_AD7606_0/FIFO_count_RNI5KCV\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/B  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/un1_data_count_4_I_1/B  UART_AD7606_0/un1_data_count_4_I_1/Y  UART_AD7606_0/un1_data_count_4_I_10/B  UART_AD7606_0/un1_data_count_4_I_10/Y  UART_AD7606_0/data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1P0_empty/CLK  UART_fifo_0/DFN1P0_empty/Q  UART_fifo_0/NAND2_0/A  UART_fifo_0/NAND2_0/Y  UART_fifo_0/AND2_MEMORYRE/A  UART_fifo_0/AND2_MEMORYRE/Y  UART_fifo_0/AND2_20/B  UART_fifo_0/AND2_20/Y  UART_fifo_0/AO1_1/B  UART_fifo_0/AO1_1/Y  UART_fifo_0/AO1_7/B  UART_fifo_0/AO1_7/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  UART_fifo_0/XNOR2_7/A  UART_fifo_0/XNOR2_7/Y  UART_fifo_0/AND2_8/B  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1P0_empty/CLK  UART_fifo_0/DFN1P0_empty/Q  UART_fifo_0/NAND2_0/A  UART_fifo_0/NAND2_0/Y  UART_fifo_0/AND2_MEMORYRE/A  UART_fifo_0/AND2_MEMORYRE/Y  UART_fifo_0/AND2_20/B  UART_fifo_0/AND2_20/Y  UART_fifo_0/AO1_1/B  UART_fifo_0/AO1_1/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[2\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[2\]/Y  UART_fifo_0/XNOR2_0/A  UART_fifo_0/XNOR2_0/Y  UART_fifo_0/AND3_0/C  UART_fifo_0/AND3_0/Y  UART_fifo_0/AND2_8/A  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_1/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_1/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_79/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[2\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_rx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[11\]/CLK  uart_0/uart_rx_inst/prescale_reg\[11\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_114/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_114/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_96/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_80/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_94/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIP26D1/B  CORESPI_0/USPI/UTXF/full_out_RNIP26D1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_12/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_12/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1P0_empty/CLK  sp_fifo_0/DFN1P0_empty/Q  sp_fifo_0/NAND2_0/A  sp_fifo_0/NAND2_0/Y  sp_fifo_0/AND2_MEMORYRE/A  sp_fifo_0/AND2_MEMORYRE/Y  sp_fifo_0/AND2_20/B  sp_fifo_0/AND2_20/Y  sp_fifo_0/AO1_1/B  sp_fifo_0/AO1_1/Y  sp_fifo_0/AO1_7/B  sp_fifo_0/AO1_7/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[3\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  sp_fifo_0/XNOR2_7/A  sp_fifo_0/XNOR2_7/Y  sp_fifo_0/AND2_8/B  sp_fifo_0/AND2_8/Y  sp_fifo_0/AND2_EMPTYINT/A  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIJGH71\[11\]/B  SPI_master_0/current_state_RNIJGH71\[11\]/Y  UART_fifo_0/AND2_MEMORYRE/B  UART_fifo_0/AND2_MEMORYRE/Y  UART_fifo_0/AND2_20/B  UART_fifo_0/AND2_20/Y  UART_fifo_0/AO1_1/B  UART_fifo_0/AO1_1/Y  UART_fifo_0/AO1_7/B  UART_fifo_0/AO1_7/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  UART_fifo_0/DFN1C0_MEM_RADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIJGH71\[11\]/B  SPI_master_0/current_state_RNIJGH71\[11\]/Y  UART_fifo_0/AND2_MEMORYRE/B  UART_fifo_0/AND2_MEMORYRE/Y  UART_fifo_0/AND2_20/B  UART_fifo_0/AND2_20/Y  UART_fifo_0/AO1_1/B  UART_fifo_0/AO1_1/Y  UART_fifo_0/AO1_2/B  UART_fifo_0/AO1_2/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[4\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[4\]/Y  UART_fifo_0/DFN1C0_MEM_RADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1P0_empty/CLK  sp_fifo_0/DFN1P0_empty/Q  sp_fifo_0/NAND2_0/A  sp_fifo_0/NAND2_0/Y  sp_fifo_0/AND2_MEMORYRE/A  sp_fifo_0/AND2_MEMORYRE/Y  sp_fifo_0/AND2_20/B  sp_fifo_0/AND2_20/Y  sp_fifo_0/AO1_1/B  sp_fifo_0/AO1_1/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[2\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[2\]/Y  sp_fifo_0/XNOR2_0/A  sp_fifo_0/XNOR2_0/Y  sp_fifo_0/AND3_0/C  sp_fifo_0/AND3_0/Y  sp_fifo_0/AND2_8/A  sp_fifo_0/AND2_8/Y  sp_fifo_0/AND2_EMPTYINT/A  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/B  CORESPI_0/USPI/URXF/empty_out_RNIT77F1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m19/A  CORESPI_0/USPI/URXF/un1_counter_q_m19/Y  CORESPI_0/USPI/URXF/counter_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_83/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_83/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_62/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_62/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[6\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_rx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIJGH71\[11\]/B  SPI_master_0/current_state_RNIJGH71\[11\]/Y  UART_fifo_0/AND2_MEMORYRE/B  UART_fifo_0/AND2_MEMORYRE/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[0\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[0\]/Y  UART_fifo_0/XNOR2_2/A  UART_fifo_0/XNOR2_2/Y  UART_fifo_0/AND3_0/A  UART_fifo_0/AND3_0/Y  UART_fifo_0/AND2_8/A  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[1\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_rx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[3\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_rx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[4\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_rx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[5\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[6\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_rx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[8\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_rx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[10\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_rx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[14\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_rx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[0\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_rx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNI4UI9\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNIMCFS\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNIRA822\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNIHVPE5\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[2\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_1\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_rx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/C  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_98/C  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_65/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/B  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNO\[2\]/A  uart_0/uart_tx_inst/bit_cnt_RNO\[2\]/Y  uart_0/uart_tx_inst/bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/B  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNO\[1\]/A  uart_0/uart_tx_inst/bit_cnt_RNO\[1\]/Y  uart_0/uart_tx_inst/bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_92/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_92/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_72/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_72/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_85/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_85/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_68/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_68/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[2\]/CLK  uart_0/uart_rx_inst/prescale_reg\[2\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/C  CORESPI_0/USPI/UTXF/empty_out_RNI98PI2/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m19/A  CORESPI_0/USPI/UTXF/un1_counter_q_m19/Y  CORESPI_0/USPI/UTXF/counter_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_18/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_18/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_36/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_36/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_37/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_37/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_39/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_39/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_40/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_40/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[14\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_rx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_42/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_42/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_43/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_43/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_45/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_45/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_46/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_46/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_48/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_48/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_49/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_49/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_31/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_31/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_32/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_32/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_92/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_92/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_72/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_72/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_85/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_85/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_68/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_68/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[5\]/CLK  uart_0/uart_rx_inst/prescale_reg\[5\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_18/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_18/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNI6FK17\[10\]/Y  uart_0/uart_tx_inst/txd_reg/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_95/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_98/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_98/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_65/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/RE_reg/CLK  UART_AD7606_0/RE_reg/Q  sp_fifo_0/REBUBBLE/A  sp_fifo_0/REBUBBLE/Y  sp_fifo_0/AND2_MEMORYRE/B  sp_fifo_0/AND2_MEMORYRE/Y  sp_fifo_0/AND2_20/B  sp_fifo_0/AND2_20/Y  sp_fifo_0/AO1_1/B  sp_fifo_0/AO1_1/Y  sp_fifo_0/AO1_7/B  sp_fifo_0/AO1_7/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[3\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  sp_fifo_0/XNOR2_7/A  sp_fifo_0/XNOR2_7/Y  sp_fifo_0/AND2_8/B  sp_fifo_0/AND2_8/Y  sp_fifo_0/AND2_EMPTYINT/A  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[0\]/CLK  uart_0/uart_rx_inst/prescale_reg\[0\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[3\]/CLK  uart_0/uart_rx_inst/prescale_reg\[3\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_18/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_18/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_full/CLK  UART_fifo_0/DFN1C0_full/Q  UART_fifo_0/NAND2_1/A  UART_fifo_0/NAND2_1/Y  UART_fifo_0/AND2_MEMORYWE/A  UART_fifo_0/AND2_MEMORYWE/Y  UART_fifo_0/AND2_0/B  UART_fifo_0/AND2_0/Y  UART_fifo_0/AO1_4/B  UART_fifo_0/AO1_4/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[2\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[2\]/Y  UART_fifo_0/XNOR2_5/B  UART_fifo_0/XNOR2_5/Y  UART_fifo_0/AND3_1/C  UART_fifo_0/AND3_1/Y  UART_fifo_0/AND2_14/A  UART_fifo_0/AND2_14/Y  UART_fifo_0/AND2_FULLINT/A  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_full/CLK  sp_fifo_0/DFN1C0_full/Q  sp_fifo_0/NAND2_1/A  sp_fifo_0/NAND2_1/Y  sp_fifo_0/AND2_MEMORYWE/A  sp_fifo_0/AND2_MEMORYWE/Y  sp_fifo_0/AND2_0/B  sp_fifo_0/AND2_0/Y  sp_fifo_0/AO1_4/B  sp_fifo_0/AO1_4/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[2\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[2\]/Y  sp_fifo_0/XNOR2_5/B  sp_fifo_0/XNOR2_5/Y  sp_fifo_0/AND3_1/C  sp_fifo_0/AND3_1/Y  sp_fifo_0/AND2_14/A  sp_fifo_0/AND2_14/Y  sp_fifo_0/AND2_FULLINT/A  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[5\]/CLK  SPI_master_0/current_state\[5\]/Q  sp_fifo_0/AND2_MEMORYWE/B  sp_fifo_0/AND2_MEMORYWE/Y  sp_fifo_0/AND2_0/B  sp_fifo_0/AND2_0/Y  sp_fifo_0/AO1_4/B  sp_fifo_0/AO1_4/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[2\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[2\]/Y  sp_fifo_0/XNOR2_5/B  sp_fifo_0/XNOR2_5/Y  sp_fifo_0/AND3_1/C  sp_fifo_0/AND3_1/Y  sp_fifo_0/AND2_14/A  sp_fifo_0/AND2_14/Y  sp_fifo_0/AND2_FULLINT/A  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[5\]/CLK  SPI_master_0/current_state\[5\]/Q  sp_fifo_0/AND2_MEMORYWE/B  sp_fifo_0/AND2_MEMORYWE/Y  sp_fifo_0/AND2_0/B  sp_fifo_0/AND2_0/Y  sp_fifo_0/AO1_4/B  sp_fifo_0/AO1_4/Y  sp_fifo_0/AO1_8/B  sp_fifo_0/AO1_8/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[3\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[3\]/Y  sp_fifo_0/XNOR2_8/B  sp_fifo_0/XNOR2_8/Y  sp_fifo_0/AND2_14/B  sp_fifo_0/AND2_14/Y  sp_fifo_0/AND2_FULLINT/A  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIC86N1\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIC86N1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7LU78\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7LU78\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[0\]/Y  uart_0/uart_rx_inst/bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/Y  uart_0/uart_rx_inst/rxd_reg_RNIVHG71/B  uart_0/uart_rx_inst/rxd_reg_RNIVHG71/Y  uart_0/uart_rx_inst/rxd_reg_RNIGHAM6/A  uart_0/uart_rx_inst/rxd_reg_RNIGHAM6/Y  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/Y  uart_0/uart_rx_inst/data_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_55/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_55/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_rx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_61/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_61/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_62/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_62/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[6\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_rx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_73/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_73/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[10\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_rx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_55/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_55/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[0\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_rx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_60/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_60/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[1\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_rx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_63/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_63/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[14\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_rx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_65/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_68/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_68/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_70/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_70/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[8\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_rx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_71/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_71/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_72/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_72/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_78/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_55/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_55/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[0\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_rx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_88/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_88/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIVDTR\[9\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIVDTR\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIFHQE\[10\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIFHQE\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIHJQE\[11\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIHJQE\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNILNQE\[13\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNILNQE\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIJLQE\[12\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIJLQE\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNINPQE\[14\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNINPQE\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIPRQE\[15\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIPRQE\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIRT4B\[9\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIRT4B\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNINDCQ\[9\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNINDCQ\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIRTQE\[16\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIRTQE\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBTHL\[10\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBTHL\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI799S\[10\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI799S\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9B9S\[11\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9B9S\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDF9S\[13\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDF9S\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIDVHL\[11\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIDVHL\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIH3IL\[13\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIH3IL\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIN5TR\[5\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIN5TR\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIL3TR\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIL3TR\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIF1IL\[12\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIF1IL\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBD9S\[12\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBD9S\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIR9TR\[7\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIR9TR\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFH9S\[14\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFH9S\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJ5IL\[14\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJ5IL\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIP7TR\[6\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIP7TR\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHJ9S\[15\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHJ9S\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIL7IL\[15\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIL7IL\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJTJ9\[9\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJTJ9\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/C  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNITBTR\[8\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNITBTR\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN9IL\[16\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN9IL\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI3L0J\[10\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI3L0J\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI5N0J\[11\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI5N0J\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9R0J\[13\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9R0J\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJL4B\[5\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJL4B\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIF5CQ\[5\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIF5CQ\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNI5UEE1\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNI5UEE1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIHJ4B\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIHJ4B\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7P0J\[12\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7P0J\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIJ9CQ\[7\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIJ9CQ\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNINP4B\[7\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNINP4B\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIBT0J\[14\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIBT0J\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIH7CQ\[6\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIH7CQ\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNILN4B\[6\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNILN4B\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIDV0J\[15\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIDV0J\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIC86N1\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIC86N1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7LU78\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7LU78\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[0\]/Y  uart_0/uart_rx_inst/bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIPR4B\[8\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIPR4B\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNILBCQ\[8\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNILBCQ\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF11J\[16\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF11J\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIBLJ9\[5\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIBLJ9\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_79/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_79/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[3\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_rx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIFPJ9\[7\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIFPJ9\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIDNJ9\[6\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIDNJ9\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIHRJ9\[8\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIHRJ9\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1P0_empty/CLK  sp_fifo_0/DFN1P0_empty/Q  sp_fifo_0/NAND2_0/A  sp_fifo_0/NAND2_0/Y  sp_fifo_0/AND2_MEMORYRE/A  sp_fifo_0/AND2_MEMORYRE/Y  sp_fifo_0/AND2_20/B  sp_fifo_0/AND2_20/Y  sp_fifo_0/AO1_1/B  sp_fifo_0/AO1_1/Y  sp_fifo_0/AO1_2/B  sp_fifo_0/AO1_2/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[4\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[4\]/Y  sp_fifo_0/XNOR2_4/A  sp_fifo_0/XNOR2_4/Y  sp_fifo_0/AND2_EMPTYINT/B  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNI3UP12/A  CORESPI_0/USPI/URXF/empty_out_RNI3UP12/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_9/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_9/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_108/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_108/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_88/B  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_88/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_10/B  uart_0/uart_tx_inst/un1_prescale_0_I_10/Y  uart_0/uart_tx_inst/un1_prescale_0_I_30/A  uart_0/uart_tx_inst/un1_prescale_0_I_30/Y  uart_0/uart_tx_inst/un1_prescale_0_I_34/B  uart_0/uart_tx_inst/un1_prescale_0_I_34/Y  uart_0/uart_tx_inst/un1_prescale_0_I_35/A  uart_0/uart_tx_inst/un1_prescale_0_I_35/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_tx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[1\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_tx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[2\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_tx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_tx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_tx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[8\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_tx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_tx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_tx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[0\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[0\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_tx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_tx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_tx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[14\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_tx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_108/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_108/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_79/C  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_79/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[2\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_rx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_91/C  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_91/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_tx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[4\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[4\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[4\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_tx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[6\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_tx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_tx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[10\]/S  uart_0/uart_tx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_tx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[3\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/UTXF/full_out_RNIP26D1/B  CORESPI_0/USPI/UTXF/full_out_RNIP26D1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_9/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_9/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/WE_reg/CLK  UART_AD7606_0/WE_reg/QN  UART_fifo_0/AND2_MEMORYWE/B  UART_fifo_0/AND2_MEMORYWE/Y  UART_fifo_0/AND2_0/B  UART_fifo_0/AND2_0/Y  UART_fifo_0/AO1_4/B  UART_fifo_0/AO1_4/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[2\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[2\]/Y  UART_fifo_0/XNOR2_5/B  UART_fifo_0/XNOR2_5/Y  UART_fifo_0/AND3_1/C  UART_fifo_0/AND3_1/Y  UART_fifo_0/AND2_14/A  UART_fifo_0/AND2_14/Y  UART_fifo_0/AND2_FULLINT/A  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_108/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_108/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_88/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_88/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[8\]/CLK  uart_0/uart_rx_inst/prescale_reg\[8\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_29/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_29/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[2\]/CLK  uart_0/uart_tx_inst/prescale_reg\[2\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_10/C  uart_0/uart_tx_inst/un1_prescale_0_I_10/Y  uart_0/uart_tx_inst/un1_prescale_0_I_30/A  uart_0/uart_tx_inst/un1_prescale_0_I_30/Y  uart_0/uart_tx_inst/un1_prescale_0_I_34/B  uart_0/uart_tx_inst/un1_prescale_0_I_34/Y  uart_0/uart_tx_inst/un1_prescale_0_I_35/A  uart_0/uart_tx_inst/un1_prescale_0_I_35/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_tx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[0\]/CLK  uart_0/uart_tx_inst/prescale_reg\[0\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_10/A  uart_0/uart_tx_inst/un1_prescale_0_I_10/Y  uart_0/uart_tx_inst/un1_prescale_0_I_30/A  uart_0/uart_tx_inst/un1_prescale_0_I_30/Y  uart_0/uart_tx_inst/un1_prescale_0_I_34/B  uart_0/uart_tx_inst/un1_prescale_0_I_34/Y  uart_0/uart_tx_inst/un1_prescale_0_I_35/A  uart_0/uart_tx_inst/un1_prescale_0_I_35/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_tx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/WE_reg/CLK  UART_AD7606_0/WE_reg/QN  UART_fifo_0/AND2_MEMORYWE/B  UART_fifo_0/AND2_MEMORYWE/Y  UART_fifo_0/AND2_0/B  UART_fifo_0/AND2_0/Y  UART_fifo_0/AO1_4/B  UART_fifo_0/AO1_4/Y  UART_fifo_0/AO1_8/B  UART_fifo_0/AO1_8/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[3\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[3\]/Y  UART_fifo_0/XNOR2_8/B  UART_fifo_0/XNOR2_8/Y  UART_fifo_0/AND2_14/B  UART_fifo_0/AND2_14/Y  UART_fifo_0/AND2_FULLINT/A  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[4\]/CLK  uart_0/uart_tx_inst/prescale_reg\[4\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_18/B  uart_0/uart_tx_inst/un1_prescale_0_I_18/Y  uart_0/uart_tx_inst/un1_prescale_0_I_30/B  uart_0/uart_tx_inst/un1_prescale_0_I_30/Y  uart_0/uart_tx_inst/un1_prescale_0_I_34/B  uart_0/uart_tx_inst/un1_prescale_0_I_34/Y  uart_0/uart_tx_inst/un1_prescale_0_I_35/A  uart_0/uart_tx_inst/un1_prescale_0_I_35/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_tx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_10/B  uart_0/uart_tx_inst/un1_prescale_0_I_10/Y  uart_0/uart_tx_inst/un1_prescale_0_I_30/A  uart_0/uart_tx_inst/un1_prescale_0_I_30/Y  uart_0/uart_tx_inst/un1_prescale_0_I_36/A  uart_0/uart_tx_inst/un1_prescale_0_I_36/Y  uart_0/uart_tx_inst/un1_prescale_0_I_37/A  uart_0/uart_tx_inst/un1_prescale_0_I_37/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_tx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_10/B  uart_0/uart_tx_inst/un1_prescale_0_I_10/Y  uart_0/uart_tx_inst/un1_prescale_0_I_30/A  uart_0/uart_tx_inst/un1_prescale_0_I_30/Y  uart_0/uart_tx_inst/un1_prescale_0_I_39/A  uart_0/uart_tx_inst/un1_prescale_0_I_39/Y  uart_0/uart_tx_inst/un1_prescale_0_I_40/A  uart_0/uart_tx_inst/un1_prescale_0_I_40/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[14\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_tx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_10/B  uart_0/uart_tx_inst/un1_prescale_0_I_10/Y  uart_0/uart_tx_inst/un1_prescale_0_I_30/A  uart_0/uart_tx_inst/un1_prescale_0_I_30/Y  uart_0/uart_tx_inst/un1_prescale_0_I_42/A  uart_0/uart_tx_inst/un1_prescale_0_I_42/Y  uart_0/uart_tx_inst/un1_prescale_0_I_43/A  uart_0/uart_tx_inst/un1_prescale_0_I_43/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_10/B  uart_0/uart_tx_inst/un1_prescale_0_I_10/Y  uart_0/uart_tx_inst/un1_prescale_0_I_30/A  uart_0/uart_tx_inst/un1_prescale_0_I_30/Y  uart_0/uart_tx_inst/un1_prescale_0_I_45/A  uart_0/uart_tx_inst/un1_prescale_0_I_45/Y  uart_0/uart_tx_inst/un1_prescale_0_I_46/A  uart_0/uart_tx_inst/un1_prescale_0_I_46/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_tx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_10/B  uart_0/uart_tx_inst/un1_prescale_0_I_10/Y  uart_0/uart_tx_inst/un1_prescale_0_I_30/A  uart_0/uart_tx_inst/un1_prescale_0_I_30/Y  uart_0/uart_tx_inst/un1_prescale_0_I_48/A  uart_0/uart_tx_inst/un1_prescale_0_I_48/Y  uart_0/uart_tx_inst/un1_prescale_0_I_49/A  uart_0/uart_tx_inst/un1_prescale_0_I_49/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_10/B  uart_0/uart_tx_inst/un1_prescale_0_I_10/Y  uart_0/uart_tx_inst/un1_prescale_0_I_30/A  uart_0/uart_tx_inst/un1_prescale_0_I_30/Y  uart_0/uart_tx_inst/un1_prescale_0_I_31/A  uart_0/uart_tx_inst/un1_prescale_0_I_31/Y  uart_0/uart_tx_inst/un1_prescale_0_I_32/A  uart_0/uart_tx_inst/un1_prescale_0_I_32/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_tx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_91/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_91/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_88/C  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_88/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_60/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_60/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[1\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_rx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_63/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_63/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[14\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_rx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_68/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_68/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[13\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_70/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_70/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[8\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_rx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_71/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_71/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[16\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_72/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_72/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_78/A  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_79/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_79/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[2\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_rx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_91/A  uart_0/uart_rx_inst/un1_prescale_reg_d1_I_91/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNIT2521/B  CORESPI_0/USPI/UCC/stxs_state_RNIT2521/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_full/CLK  UART_fifo_0/DFN1C0_full/Q  UART_fifo_0/NAND2_1/A  UART_fifo_0/NAND2_1/Y  UART_fifo_0/AND2_MEMORYWE/A  UART_fifo_0/AND2_MEMORYWE/Y  UART_fifo_0/AND2_0/B  UART_fifo_0/AND2_0/Y  UART_fifo_0/AO1_4/B  UART_fifo_0/AO1_4/Y  UART_fifo_0/AO1_6/B  UART_fifo_0/AO1_6/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[4\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[4\]/Y  UART_fifo_0/XOR2_24/B  UART_fifo_0/XOR2_24/Y  UART_fifo_0/AND2_FULLINT/B  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_full/CLK  sp_fifo_0/DFN1C0_full/Q  sp_fifo_0/NAND2_1/A  sp_fifo_0/NAND2_1/Y  sp_fifo_0/AND2_MEMORYWE/A  sp_fifo_0/AND2_MEMORYWE/Y  sp_fifo_0/AND2_0/B  sp_fifo_0/AND2_0/Y  sp_fifo_0/AO1_4/B  sp_fifo_0/AO1_4/Y  sp_fifo_0/AO1_6/B  sp_fifo_0/AO1_6/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[4\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[4\]/Y  sp_fifo_0/XOR2_24/B  sp_fifo_0/XOR2_24/Y  sp_fifo_0/AND2_FULLINT/B  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[5\]/CLK  uart_0/uart_tx_inst/prescale_reg\[5\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_18/C  uart_0/uart_tx_inst/un1_prescale_0_I_18/Y  uart_0/uart_tx_inst/un1_prescale_0_I_30/B  uart_0/uart_tx_inst/un1_prescale_0_I_30/Y  uart_0/uart_tx_inst/un1_prescale_0_I_34/B  uart_0/uart_tx_inst/un1_prescale_0_I_34/Y  uart_0/uart_tx_inst/un1_prescale_0_I_35/A  uart_0/uart_tx_inst/un1_prescale_0_I_35/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_tx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[7\]/CLK  uart_0/uart_rx_inst/prescale_reg\[7\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_29/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_29/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[3\]/CLK  uart_0/uart_tx_inst/prescale_reg\[3\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_18/A  uart_0/uart_tx_inst/un1_prescale_0_I_18/Y  uart_0/uart_tx_inst/un1_prescale_0_I_30/B  uart_0/uart_tx_inst/un1_prescale_0_I_30/Y  uart_0/uart_tx_inst/un1_prescale_0_I_34/B  uart_0/uart_tx_inst/un1_prescale_0_I_34/Y  uart_0/uart_tx_inst/un1_prescale_0_I_35/A  uart_0/uart_tx_inst/un1_prescale_0_I_35/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_tx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[10\]/CLK  uart_0/uart_rx_inst/prescale_reg\[10\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_33/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_33/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_44/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_44/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_45/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_45/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_46/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_46/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[10\]/CLK  uart_0/uart_rx_inst/prescale_reg\[10\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_33/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_33/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_44/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_44/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_48/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_48/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_49/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_49/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[10\]/CLK  uart_0/uart_rx_inst/prescale_reg\[10\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_33/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_33/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_44/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_44/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_52/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_52/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_53/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_53/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_108/B  uart_0/uart_rx_inst/un1_prescale_reg_d2_I_108/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_24/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_24/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_25/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_25/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_26/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_26/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/B  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/Y  uart_0/uart_tx_inst/busy_reg/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[11\]/CLK  uart_0/uart_rx_inst/prescale_reg\[11\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_33/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_33/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_44/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_44/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_45/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_45/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_46/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_46/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_1/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_1/Y  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/B  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[6\]/CLK  uart_0/uart_rx_inst/prescale_reg\[6\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_29/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_29/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_30/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[9\]/CLK  uart_0/uart_rx_inst/prescale_reg\[9\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_33/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_33/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_44/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_44/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_45/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_45/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_46/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_46/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNIT2521/B  CORESPI_0/USPI/UCC/stxs_state_RNIT2521/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNIT2521/B  CORESPI_0/USPI/UCC/stxs_state_RNIT2521/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[2\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNIT2521/B  CORESPI_0/USPI/UCC/stxs_state_RNIT2521/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[3\]/C  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_18/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_18/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_24/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_24/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_25/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_25/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_26/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_26/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_24/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_24/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_27/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_27/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_28/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_28/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[10\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_rx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNILBPI6_0\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/Y  uart_0/uart_tx_inst/data_reg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_51/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_51/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_52/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_52/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_53/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_53/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/B  uart_0/uart_tx_inst/bit_cnt_RNILBPI6\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[0\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_tx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1P0_empty/CLK  sp_fifo_0/DFN1P0_empty/Q  sp_fifo_0/NAND2_0/A  sp_fifo_0/NAND2_0/Y  sp_fifo_0/AND2_MEMORYRE/A  sp_fifo_0/AND2_MEMORYRE/Y  sp_fifo_0/AND2_20/B  sp_fifo_0/AND2_20/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[1\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[1\]/Y  sp_fifo_0/XNOR2_3/A  sp_fifo_0/XNOR2_3/Y  sp_fifo_0/AND3_0/B  sp_fifo_0/AND3_0/Y  sp_fifo_0/AND2_8/A  sp_fifo_0/AND2_8/Y  sp_fifo_0/AND2_EMPTYINT/A  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIU24G\[2\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIU24G\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNIM7S82/C  CORESPI_0/USPI/UTXF/empty_out_RNIM7S82/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_15/A  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_15/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_14/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_14/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/A  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/A  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[8\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/A  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[12\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[12\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_18/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_18/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_51/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_51/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_52/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_52/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_53/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_53/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/B  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI0IUK\[3\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNI0IUK\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNII7R71\[3\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNII7R71\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/B  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIUFUK\[1\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIUFUK\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIC1R71\[1\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIC1R71\[1\]/Y  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/B  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNIVGUK\[2\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNIVGUK\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIF4R71\[2\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIF4R71\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIP5RL2\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIP5RL2\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/B  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI3LUK\[6\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNI3LUK\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIRGR71\[6\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIRGR71\[6\]/Y  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/A  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/A  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[0\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_m1/C  CORESPI_0/USPI/UTXF/un1_counter_q_m1/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m4/B  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/Y  UART_AD7606_0/s_axis_din_tdata_reg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/Y  UART_AD7606_0/s_axis_din_tdata_reg\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/Y  UART_AD7606_0/s_axis_din_tdata_reg\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/Y  UART_AD7606_0/s_axis_din_tdata_reg\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/Y  UART_AD7606_0/m_axis_tdata_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/Y  UART_AD7606_0/m_axis_tdata_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/Y  UART_AD7606_0/m_axis_tdata_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/Y  UART_AD7606_0/m_axis_tdata_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/Y  UART_AD7606_0/m_axis_tdata_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/Y  UART_AD7606_0/m_axis_tdata_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/Y  UART_AD7606_0/m_axis_tdata_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/Y  UART_AD7606_0/m_axis_tdata_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/s_axis_din_tdata_reg\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/s_axis_din_tdata_reg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/s_axis_din_tdata_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/s_axis_din_tdata_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/s_axis_din_tdata_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/s_axis_din_tdata_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/s_axis_din_tdata_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/s_axis_din_tdata_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/s_axis_din_tdata_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/s_axis_din_tdata_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIU24G\[2\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIU24G\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNIM7S82/C  CORESPI_0/USPI/UTXF/empty_out_RNIM7S82/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_15/A  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_15/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_14/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_14/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[1\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[1\]/Q  UART_fifo_0/AND2_6/A  UART_fifo_0/AND2_6/Y  UART_fifo_0/AO1_4/C  UART_fifo_0/AO1_4/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[2\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[2\]/Y  UART_fifo_0/XNOR2_5/B  UART_fifo_0/XNOR2_5/Y  UART_fifo_0/AND3_1/C  UART_fifo_0/AND3_1/Y  UART_fifo_0/AND2_14/A  UART_fifo_0/AND2_14/Y  UART_fifo_0/AND2_FULLINT/A  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[1\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[1\]/Q  sp_fifo_0/AND2_6/A  sp_fifo_0/AND2_6/Y  sp_fifo_0/AO1_4/C  sp_fifo_0/AO1_4/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[2\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[2\]/Y  sp_fifo_0/XNOR2_5/B  sp_fifo_0/XNOR2_5/Y  sp_fifo_0/AND3_1/C  sp_fifo_0/AND3_1/Y  sp_fifo_0/AND2_14/A  sp_fifo_0/AND2_14/Y  sp_fifo_0/AND2_FULLINT/A  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2\[0\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFO9D2_0\[0\]/Y  uart_0/uart_tx_inst/s_axis_tready_reg_RNO/A  uart_0/uart_tx_inst/s_axis_tready_reg_RNO/Y  uart_0/uart_tx_inst/s_axis_tready_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P/A  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/A  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/C  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIU24G\[2\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIU24G\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNIM7S82/C  CORESPI_0/USPI/UTXF/empty_out_RNIM7S82/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_15/A  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_15/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_14/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_14/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNI5UEE1\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNI5UEE1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI59HC2\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI59HC2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIT5DK1\[3\]/B  uart_0/uart_tx_inst/bit_cnt_RNIT5DK1\[3\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIKSN86\[3\]/A  uart_0/uart_tx_inst/bit_cnt_RNIKSN86\[3\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/Y  uart_0/uart_tx_inst/data_reg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[0\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[0\]/Q  UART_fifo_0/AND2_0/A  UART_fifo_0/AND2_0/Y  UART_fifo_0/AO1_4/B  UART_fifo_0/AO1_4/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[2\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[2\]/Y  UART_fifo_0/XNOR2_5/B  UART_fifo_0/XNOR2_5/Y  UART_fifo_0/AND3_1/C  UART_fifo_0/AND3_1/Y  UART_fifo_0/AND2_14/A  UART_fifo_0/AND2_14/Y  UART_fifo_0/AND2_FULLINT/A  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[0\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[0\]/Q  sp_fifo_0/AND2_0/A  sp_fifo_0/AND2_0/Y  sp_fifo_0/AO1_4/B  sp_fifo_0/AO1_4/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[2\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[2\]/Y  sp_fifo_0/XNOR2_5/B  sp_fifo_0/XNOR2_5/Y  sp_fifo_0/AND3_1/C  sp_fifo_0/AND3_1/Y  sp_fifo_0/AND2_14/A  sp_fifo_0/AND2_14/Y  sp_fifo_0/AND2_FULLINT/A  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI59HC2\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI59HC2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIM7S82/A  CORESPI_0/USPI/UTXF/empty_out_RNIM7S82/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_15/A  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_15/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_14/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_14/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_full/CLK  UART_fifo_0/DFN1C0_full/Q  UART_fifo_0/NAND2_1/A  UART_fifo_0/NAND2_1/Y  UART_fifo_0/AND2_MEMORYWE/A  UART_fifo_0/AND2_MEMORYWE/Y  UART_fifo_0/AND2_0/B  UART_fifo_0/AND2_0/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[1\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[1\]/Y  UART_fifo_0/XNOR2_6/B  UART_fifo_0/XNOR2_6/Y  UART_fifo_0/AND3_1/B  UART_fifo_0/AND3_1/Y  UART_fifo_0/AND2_14/A  UART_fifo_0/AND2_14/Y  UART_fifo_0/AND2_FULLINT/A  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_full/CLK  sp_fifo_0/DFN1C0_full/Q  sp_fifo_0/NAND2_1/A  sp_fifo_0/NAND2_1/Y  sp_fifo_0/AND2_MEMORYWE/A  sp_fifo_0/AND2_MEMORYWE/Y  sp_fifo_0/AND2_0/B  sp_fifo_0/AND2_0/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[1\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[1\]/Y  sp_fifo_0/XNOR2_6/B  sp_fifo_0/XNOR2_6/Y  sp_fifo_0/AND3_1/B  sp_fifo_0/AND3_1/Y  sp_fifo_0/AND2_14/A  sp_fifo_0/AND2_14/Y  sp_fifo_0/AND2_FULLINT/A  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_alldone_RNO_0/B  CORESPI_0/USPI/UCC/mtx_alldone_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_alldone_RNO/C  CORESPI_0/USPI/UCC/mtx_alldone_RNO/Y  CORESPI_0/USPI/UCC/mtx_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/A  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNI5UEE1\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNI5UEE1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[16\]/CLK  uart_0/uart_tx_inst/prescale_reg\[16\]/Q  uart_0/uart_tx_inst/prescale_reg_RNI5A8H2\[16\]/A  uart_0/uart_tx_inst/prescale_reg_RNI5A8H2\[16\]/Y  uart_0/uart_tx_inst/un1_prescale_I_18/A  uart_0/uart_tx_inst/un1_prescale_I_18/Y  uart_0/uart_tx_inst/un1_prescale_I_93/B  uart_0/uart_tx_inst/un1_prescale_I_93/Y  uart_0/uart_tx_inst/un1_prescale_I_99/C  uart_0/uart_tx_inst/un1_prescale_I_99/Y  uart_0/uart_tx_inst/un1_prescale_I_78/B  uart_0/uart_tx_inst/un1_prescale_I_78/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/C  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/Y  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/C  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/A  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/C  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIP5RL2\[2\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIP5RL2\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/C  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/Y  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/C  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/C  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/C  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNI3GG72\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNI3GG72\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/C  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVBG72\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNIVBG72\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/C  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[1\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[1\]/Q  UART_fifo_0/XOR2_26/A  UART_fifo_0/XOR2_26/Y  UART_fifo_0/AO1_4/A  UART_fifo_0/AO1_4/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[2\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[2\]/Y  UART_fifo_0/XNOR2_5/B  UART_fifo_0/XNOR2_5/Y  UART_fifo_0/AND3_1/C  UART_fifo_0/AND3_1/Y  UART_fifo_0/AND2_14/A  UART_fifo_0/AND2_14/Y  UART_fifo_0/AND2_FULLINT/A  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[1\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[1\]/Q  sp_fifo_0/XOR2_26/A  sp_fifo_0/XOR2_26/Y  sp_fifo_0/AO1_4/A  sp_fifo_0/AO1_4/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[2\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[2\]/Y  sp_fifo_0/XNOR2_5/B  sp_fifo_0/XNOR2_5/Y  sp_fifo_0/AND3_1/C  sp_fifo_0/AND3_1/Y  sp_fifo_0/AND2_14/A  sp_fifo_0/AND2_14/Y  sp_fifo_0/AND2_FULLINT/A  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI39PT2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI39PT2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI59HC2\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI59HC2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEEIO2\[0\]/B  uart_0/uart_tx_inst/prescale_reg_RNIEEIO2\[0\]/Y  uart_0/uart_tx_inst/un1_prescale_I_55/A  uart_0/uart_tx_inst/un1_prescale_I_55/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[0\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[0\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_tx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/B  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNITEUK\[0\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNITEUK\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_29/C  uart_0/uart_tx_inst/un1_prescale_0_I_29/Y  uart_0/uart_tx_inst/un1_prescale_0_I_30/C  uart_0/uart_tx_inst/un1_prescale_0_I_30/Y  uart_0/uart_tx_inst/un1_prescale_0_I_34/B  uart_0/uart_tx_inst/un1_prescale_0_I_34/Y  uart_0/uart_tx_inst/un1_prescale_0_I_35/A  uart_0/uart_tx_inst/un1_prescale_0_I_35/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_tx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[17\]/CLK  uart_0/uart_tx_inst/prescale_reg\[17\]/Q  uart_0/uart_tx_inst/prescale_reg_RNI6B8H2\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNI6B8H2\[17\]/Y  uart_0/uart_tx_inst/un1_prescale_I_9/A  uart_0/uart_tx_inst/un1_prescale_I_9/Y  uart_0/uart_tx_inst/un1_prescale_I_93/C  uart_0/uart_tx_inst/un1_prescale_I_93/Y  uart_0/uart_tx_inst/un1_prescale_I_99/C  uart_0/uart_tx_inst/un1_prescale_I_99/Y  uart_0/uart_tx_inst/un1_prescale_I_78/B  uart_0/uart_tx_inst/un1_prescale_I_78/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNICQHM\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNIFB3D1\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNIEK742\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNINMAK4\[10\]/Y  uart_0/uart_tx_inst/s_axis_tready_reg_RNO/C  uart_0/uart_tx_inst/s_axis_tready_reg_RNO/Y  uart_0/uart_tx_inst/s_axis_tready_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_1/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_1/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNI8G6G\[2\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNI8G6G\[2\]/Y  CORESPI_0/USPI/UTXF/full_out_RNIP26D1/C  CORESPI_0/USPI/UTXF/full_out_RNIP26D1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_15/A  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_15/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_14/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_14/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[0\]/CLK  CORESPI_0/USPI/URXF/counter_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m1/C  CORESPI_0/USPI/URXF/un1_counter_q_m1/Y  CORESPI_0/USPI/URXF/un1_counter_q_m4/B  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI39PT2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI39PT2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[2\]/CLK  SPI_master_0/PADDR_1\[2\]/Q  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI0IUK\[3\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNI0IUK\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNII7R71\[3\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNII7R71\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[2\]/CLK  SPI_master_0/PADDR_1\[2\]/Q  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI1JUK\[4\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNI1JUK\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNILAR71\[4\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNILAR71\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVBG72\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIVBG72\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[2\]/CLK  SPI_master_0/PADDR_1\[2\]/Q  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI2KUK\[5\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNI2KUK\[5\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIODR71\[5\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIODR71\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNI3GG72\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNI3GG72\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[2\]/CLK  SPI_master_0/PADDR_1\[2\]/Q  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/Y  CORESPI_0/USPI/URF/cfg_ssel_RNI4MUK\[7\]/A  CORESPI_0/USPI/URF/cfg_ssel_RNI4MUK\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIUJR71\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIUJR71\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_2\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_rx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[5\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_2\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[6\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_2\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_rx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[7\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_2\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[8\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_2\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_rx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_2\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[4\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_2\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_rx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[0\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_2\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_rx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[1\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_2\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_rx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[2\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_2\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_rx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[10\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_2\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_rx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[11\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_2\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[12\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_2\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_2\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[14\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_2\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_rx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[13\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_2\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[4\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_rx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[6\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_rx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[10\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_rx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI39PT2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI39PT2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[13\]/CLK  uart_0/uart_rx_inst/prescale_reg\[13\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_41/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_41/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_44/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_44/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_45/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_45/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_46/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_46/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[2\]/CLK  SPI_master_0/PADDR_1\[2\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_1/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_1/Y  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/B  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_2\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_2\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[16\]/S  uart_0/uart_rx_inst/prescale_reg_RNO_2\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[2\]/CLK  uart_0/uart_tx_inst/bit_cnt\[2\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/A  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIT5DK1\[3\]/B  uart_0/uart_tx_inst/bit_cnt_RNIT5DK1\[3\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIKSN86\[3\]/A  uart_0/uart_tx_inst/bit_cnt_RNIKSN86\[3\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/Y  uart_0/uart_tx_inst/data_reg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[4\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[6\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[6\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[9\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[9\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[10\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[10\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_2\[3\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_2\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_rx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[2\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNI9O131/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNI9O131/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFPJ51\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIFPJ51\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[14\]/CLK  uart_0/uart_rx_inst/prescale_reg\[14\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_41/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_41/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_44/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_44/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_45/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_45/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_46/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_46/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_1/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNI8G6G\[2\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNI8G6G\[2\]/Y  CORESPI_0/USPI/UTXF/full_out_RNIP26D1/C  CORESPI_0/USPI/UTXF/full_out_RNIP26D1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_15/A  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_15/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_14/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_14/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[1\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[1\]/Q  UART_fifo_0/AND2_10/A  UART_fifo_0/AND2_10/Y  UART_fifo_0/AO1_1/C  UART_fifo_0/AO1_1/Y  UART_fifo_0/AO1_7/B  UART_fifo_0/AO1_7/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  UART_fifo_0/XNOR2_7/A  UART_fifo_0/XNOR2_7/Y  UART_fifo_0/AND2_8/B  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[1\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[1\]/Q  sp_fifo_0/AND2_10/A  sp_fifo_0/AND2_10/Y  sp_fifo_0/AO1_1/C  sp_fifo_0/AO1_1/Y  sp_fifo_0/AO1_7/B  sp_fifo_0/AO1_7/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[3\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  sp_fifo_0/XNOR2_7/A  sp_fifo_0/XNOR2_7/Y  sp_fifo_0/AND2_8/B  sp_fifo_0/AND2_8/Y  sp_fifo_0/AND2_EMPTYINT/A  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[12\]/CLK  uart_0/uart_rx_inst/prescale_reg\[12\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_41/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_41/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_44/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_44/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_45/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_45/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_46/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_46/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[10\]/CLK  uart_0/uart_tx_inst/prescale_reg\[10\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_33/B  uart_0/uart_tx_inst/un1_prescale_0_I_33/Y  uart_0/uart_tx_inst/un1_prescale_0_I_44/A  uart_0/uart_tx_inst/un1_prescale_0_I_44/Y  uart_0/uart_tx_inst/un1_prescale_0_I_45/B  uart_0/uart_tx_inst/un1_prescale_0_I_45/Y  uart_0/uart_tx_inst/un1_prescale_0_I_46/A  uart_0/uart_tx_inst/un1_prescale_0_I_46/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_tx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[10\]/CLK  uart_0/uart_tx_inst/prescale_reg\[10\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_33/B  uart_0/uart_tx_inst/un1_prescale_0_I_33/Y  uart_0/uart_tx_inst/un1_prescale_0_I_44/A  uart_0/uart_tx_inst/un1_prescale_0_I_44/Y  uart_0/uart_tx_inst/un1_prescale_0_I_48/B  uart_0/uart_tx_inst/un1_prescale_0_I_48/Y  uart_0/uart_tx_inst/un1_prescale_0_I_49/A  uart_0/uart_tx_inst/un1_prescale_0_I_49/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[10\]/CLK  uart_0/uart_tx_inst/prescale_reg\[10\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_33/B  uart_0/uart_tx_inst/un1_prescale_0_I_33/Y  uart_0/uart_tx_inst/un1_prescale_0_I_44/A  uart_0/uart_tx_inst/un1_prescale_0_I_44/Y  uart_0/uart_tx_inst/un1_prescale_0_I_52/B  uart_0/uart_tx_inst/un1_prescale_0_I_52/Y  uart_0/uart_tx_inst/un1_prescale_0_I_53/A  uart_0/uart_tx_inst/un1_prescale_0_I_53/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_10/B  uart_0/uart_tx_inst/un1_prescale_0_I_10/Y  uart_0/uart_tx_inst/un1_prescale_0_I_24/A  uart_0/uart_tx_inst/un1_prescale_0_I_24/Y  uart_0/uart_tx_inst/un1_prescale_0_I_25/B  uart_0/uart_tx_inst/un1_prescale_0_I_25/Y  uart_0/uart_tx_inst/un1_prescale_0_I_26/A  uart_0/uart_tx_inst/un1_prescale_0_I_26/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_tx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[7\]/CLK  uart_0/uart_tx_inst/prescale_reg\[7\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_29/B  uart_0/uart_tx_inst/un1_prescale_0_I_29/Y  uart_0/uart_tx_inst/un1_prescale_0_I_30/C  uart_0/uart_tx_inst/un1_prescale_0_I_30/Y  uart_0/uart_tx_inst/un1_prescale_0_I_34/B  uart_0/uart_tx_inst/un1_prescale_0_I_34/Y  uart_0/uart_tx_inst/un1_prescale_0_I_35/A  uart_0/uart_tx_inst/un1_prescale_0_I_35/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_tx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNIT2521/B  CORESPI_0/USPI/UCC/stxs_state_RNIT2521/Y  CORESPI_0/USPI/UCC/stxs_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[2\]/CLK  SPI_master_0/PADDR_1\[2\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o2\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_11/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_11/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_12/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_12/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_rx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[0\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[0\]/Q  UART_fifo_0/AND2_20/A  UART_fifo_0/AND2_20/Y  UART_fifo_0/AO1_1/B  UART_fifo_0/AO1_1/Y  UART_fifo_0/AO1_7/B  UART_fifo_0/AO1_7/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  UART_fifo_0/XNOR2_7/A  UART_fifo_0/XNOR2_7/Y  UART_fifo_0/AND2_8/B  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[0\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[0\]/Q  sp_fifo_0/AND2_20/A  sp_fifo_0/AND2_20/Y  sp_fifo_0/AO1_1/B  sp_fifo_0/AO1_1/Y  sp_fifo_0/AO1_7/B  sp_fifo_0/AO1_7/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[3\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  sp_fifo_0/XNOR2_7/A  sp_fifo_0/XNOR2_7/Y  sp_fifo_0/AND2_8/B  sp_fifo_0/AND2_8/Y  sp_fifo_0/AND2_EMPTYINT/A  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIU24G\[2\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIU24G\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNIM7S82/C  CORESPI_0/USPI/UTXF/empty_out_RNIM7S82/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_12/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_12/Y  CORESPI_0/USPI/UTXF/empty_out_RNILACR4/C  CORESPI_0/USPI/UTXF/empty_out_RNILACR4/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIU24G\[2\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIU24G\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNIM7S82/C  CORESPI_0/USPI/UTXF/empty_out_RNIM7S82/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_12/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_12/Y  CORESPI_0/USPI/UTXF/empty_out_RNILACR4/C  CORESPI_0/USPI/UTXF/empty_out_RNILACR4/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[11\]/CLK  uart_0/uart_tx_inst/prescale_reg\[11\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_33/C  uart_0/uart_tx_inst/un1_prescale_0_I_33/Y  uart_0/uart_tx_inst/un1_prescale_0_I_44/A  uart_0/uart_tx_inst/un1_prescale_0_I_44/Y  uart_0/uart_tx_inst/un1_prescale_0_I_45/B  uart_0/uart_tx_inst/un1_prescale_0_I_45/Y  uart_0/uart_tx_inst/un1_prescale_0_I_46/A  uart_0/uart_tx_inst/un1_prescale_0_I_46/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_tx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNI9O131/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNI9O131/Y  CORESPI_0/USPI/UCC/mtx_state_RNI39PT2\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNI39PT2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/Y  CORESPI_0/USPI/URF/sticky_RNIC3M11\[0\]/C  CORESPI_0/USPI/URF/sticky_RNIC3M11\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[9\]/CLK  uart_0/uart_tx_inst/prescale_reg\[9\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_33/A  uart_0/uart_tx_inst/un1_prescale_0_I_33/Y  uart_0/uart_tx_inst/un1_prescale_0_I_44/A  uart_0/uart_tx_inst/un1_prescale_0_I_44/Y  uart_0/uart_tx_inst/un1_prescale_0_I_45/B  uart_0/uart_tx_inst/un1_prescale_0_I_45/Y  uart_0/uart_tx_inst/un1_prescale_0_I_46/A  uart_0/uart_tx_inst/un1_prescale_0_I_46/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_tx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[6\]/CLK  uart_0/uart_tx_inst/prescale_reg\[6\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_29/A  uart_0/uart_tx_inst/un1_prescale_0_I_29/Y  uart_0/uart_tx_inst/un1_prescale_0_I_30/C  uart_0/uart_tx_inst/un1_prescale_0_I_30/Y  uart_0/uart_tx_inst/un1_prescale_0_I_34/B  uart_0/uart_tx_inst/un1_prescale_0_I_34/Y  uart_0/uart_tx_inst/un1_prescale_0_I_35/A  uart_0/uart_tx_inst/un1_prescale_0_I_35/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_tx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/Y  CORESPI_0/USPI/URF/int_raw_RNIGH16\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIGH16\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNI3GG72\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNI3GG72\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/Y  CORESPI_0/USPI/URF/int_raw_RNIFG16\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIFG16\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVBG72\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIVBG72\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/Y  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[2\]/A  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIP5RL2\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIP5RL2\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/Y  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[3\]/B  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe3_1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3_1/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIIPAF1\[2\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIIPAF1\[2\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_15/A  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_15/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_14/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_14/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[2\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/FIFO_count\[1\]/CLK  UART_AD7606_0/FIFO_count\[1\]/Q  UART_AD7606_0/FIFO_count_RNI5KCV\[1\]/B  UART_AD7606_0/FIFO_count_RNI5KCV\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/B  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/un1_data_count_4_I_1/B  UART_AD7606_0/un1_data_count_4_I_1/Y  UART_AD7606_0/un1_data_count_4_I_10/B  UART_AD7606_0/un1_data_count_4_I_10/Y  UART_AD7606_0/data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[4\]/CLK  uart_0/uart_tx_inst/prescale_reg\[4\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_18/B  uart_0/uart_tx_inst/un1_prescale_0_I_18/Y  uart_0/uart_tx_inst/un1_prescale_0_I_24/B  uart_0/uart_tx_inst/un1_prescale_0_I_24/Y  uart_0/uart_tx_inst/un1_prescale_0_I_25/B  uart_0/uart_tx_inst/un1_prescale_0_I_25/Y  uart_0/uart_tx_inst/un1_prescale_0_I_26/A  uart_0/uart_tx_inst/un1_prescale_0_I_26/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_tx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/Y  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[7\]/B  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/rxd_reg/CLK  uart_0/uart_rx_inst/rxd_reg/Q  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIC86N1\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIC86N1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7LU78\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7LU78\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[0\]/Y  uart_0/uart_rx_inst/bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[1\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[1\]/Q  UART_fifo_0/XOR2_25/A  UART_fifo_0/XOR2_25/Y  UART_fifo_0/AO1_1/A  UART_fifo_0/AO1_1/Y  UART_fifo_0/AO1_7/B  UART_fifo_0/AO1_7/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  UART_fifo_0/XNOR2_7/A  UART_fifo_0/XNOR2_7/Y  UART_fifo_0/AND2_8/B  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[1\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[1\]/Q  sp_fifo_0/XOR2_25/A  sp_fifo_0/XOR2_25/Y  sp_fifo_0/AO1_1/A  sp_fifo_0/AO1_1/Y  sp_fifo_0/AO1_7/B  sp_fifo_0/AO1_7/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[3\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  sp_fifo_0/XNOR2_7/A  sp_fifo_0/XNOR2_7/Y  sp_fifo_0/AND2_8/B  sp_fifo_0/AND2_8/Y  sp_fifo_0/AND2_EMPTYINT/A  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[3\]/CLK  uart_0/uart_tx_inst/bit_cnt\[3\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/B  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIT5DK1\[3\]/B  uart_0/uart_tx_inst/bit_cnt_RNIT5DK1\[3\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIKSN86\[3\]/A  uart_0/uart_tx_inst/bit_cnt_RNIKSN86\[3\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/Y  uart_0/uart_tx_inst/data_reg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_10/B  uart_0/uart_tx_inst/un1_prescale_0_I_10/Y  uart_0/uart_tx_inst/un1_prescale_0_I_24/A  uart_0/uart_tx_inst/un1_prescale_0_I_24/Y  uart_0/uart_tx_inst/un1_prescale_0_I_27/A  uart_0/uart_tx_inst/un1_prescale_0_I_27/Y  uart_0/uart_tx_inst/un1_prescale_0_I_28/A  uart_0/uart_tx_inst/un1_prescale_0_I_28/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_tx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_16/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_16/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_17/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_17/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[6\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_rx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_19/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_19/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_20/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_20/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_22/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_22/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_23/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_23/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[8\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_rx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_10/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_13/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_13/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_14/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_14/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/A  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/A  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI33DF\[0\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI33DF\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISK5I1\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISK5I1\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/A  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNI7J501\[0\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNI7J501\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISK5I1\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISK5I1\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/A  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_10/B  uart_0/uart_tx_inst/un1_prescale_0_I_10/Y  uart_0/uart_tx_inst/un1_prescale_0_I_51/A  uart_0/uart_tx_inst/un1_prescale_0_I_51/Y  uart_0/uart_tx_inst/un1_prescale_0_I_52/A  uart_0/uart_tx_inst/un1_prescale_0_I_52/Y  uart_0/uart_tx_inst/un1_prescale_0_I_53/A  uart_0/uart_tx_inst/un1_prescale_0_I_53/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe3_1/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe3_1/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIIPAF1\[2\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIIPAF1\[2\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_15/A  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_15/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_14/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_14/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[2\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_0_RNIOI0P\[1\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_0_RNIOI0P\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNI3UP12/C  CORESPI_0/USPI/URXF/empty_out_RNI3UP12/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_15/A  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_15/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_14/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_14/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[2\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[5\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[5\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[11\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[13\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[13\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[14\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[14\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[9\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[9\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[1\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[12\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[12\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[10\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[10\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[8\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[7\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[7\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[6\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[6\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[4\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[4\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[2\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_busy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[16\]/CLK  uart_0/uart_rx_inst/prescale_reg\[16\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_18/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_18/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_93/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_93/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIJGH71\[11\]/B  SPI_master_0/current_state_RNIJGH71\[11\]/Y  UART_fifo_0/AND2_MEMORYRE/B  UART_fifo_0/AND2_MEMORYRE/Y  UART_fifo_0/AND2_20/B  UART_fifo_0/AND2_20/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[1\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[1\]/Y  UART_fifo_0/DFN1C0_MEM_RADDR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_18/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_18/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_22/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_22/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_23/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_23/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[8\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_rx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_18/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_18/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_19/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_19/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_20/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_20/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[7\]/CLK  uart_0/uart_rx_inst/prescale_reg\[7\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_21/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_21/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_24/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_24/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_25/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_25/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_26/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_26/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/Y  CORESPI_0/USPI/URF/control1_RNI925H\[1\]/C  CORESPI_0/USPI/URF/control1_RNI925H\[1\]/Y  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/B  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/A  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[8\]/CLK  uart_0/uart_rx_inst/prescale_reg\[8\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_29/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_29/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_51/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_51/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_52/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_52/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_53/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_53/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/A  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[4\]/CLK  uart_0/uart_tx_inst/prescale_reg\[4\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_18/B  uart_0/uart_tx_inst/un1_prescale_0_I_18/Y  uart_0/uart_tx_inst/un1_prescale_0_I_51/B  uart_0/uart_tx_inst/un1_prescale_0_I_51/Y  uart_0/uart_tx_inst/un1_prescale_0_I_52/A  uart_0/uart_tx_inst/un1_prescale_0_I_52/Y  uart_0/uart_tx_inst/un1_prescale_0_I_53/A  uart_0/uart_tx_inst/un1_prescale_0_I_53/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[6\]/CLK  uart_0/uart_rx_inst/prescale_reg\[6\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_21/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_21/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_24/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_24/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_25/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_25/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_26/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_26/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_0_RNIOI0P\[1\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_0_RNIOI0P\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNI3UP12/C  CORESPI_0/USPI/URXF/empty_out_RNI3UP12/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_15/A  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_15/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_14/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_14/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[2\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[3\]/CLK  uart_0/uart_rx_inst/bit_cnt\[3\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIC86N1\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIC86N1\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNI7LU78\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNI7LU78\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[0\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[0\]/Y  uart_0/uart_rx_inst/bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[17\]/CLK  uart_0/uart_rx_inst/prescale_reg\[17\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_9/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_9/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_93/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_93/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNI9O131/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNI9O131/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFPJ51\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIFPJ51\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q_0_RNIOI0P\[1\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_0_RNIOI0P\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNI3UP12/C  CORESPI_0/USPI/URXF/empty_out_RNI3UP12/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_15/A  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_15/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_14/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_14/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[2\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_2/B  CORESPI_0/USPI/UCC/mtx_first_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/C  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[10\]/CLK  uart_0/uart_rx_inst/prescale_reg\[10\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_33/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_33/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_39/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_39/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_40/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_40/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[14\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_rx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[10\]/CLK  uart_0/uart_rx_inst/prescale_reg\[10\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_33/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_33/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_42/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_42/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_43/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_43/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[10\]/CLK  uart_0/uart_rx_inst/prescale_reg\[10\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_33/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_33/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_36/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_36/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_37/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_37/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[17\]/CLK  uart_0/uart_rx_inst/prescale_reg\[17\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_31/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_31/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_93/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_93/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/C  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNI9O131/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNI9O131/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFPJ51\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIFPJ51\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/control1_RNIIQAA\[0\]/B  CORESPI_0/USPI/URF/control1_RNIIQAA\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNICFSI\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNICFSI\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[8\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIHRJ9\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIHRJ9\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1P0_empty/CLK  sp_fifo_0/DFN1P0_empty/Q  sp_fifo_0/NAND2_0/A  sp_fifo_0/NAND2_0/Y  sp_fifo_0/AND2_MEMORYRE/A  sp_fifo_0/AND2_MEMORYRE/Y  sp_fifo_0/AND2_20/B  sp_fifo_0/AND2_20/Y  sp_fifo_0/AO1_1/B  sp_fifo_0/AO1_1/Y  sp_fifo_0/AO1_7/B  sp_fifo_0/AO1_7/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[3\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  sp_fifo_0/DFN1C0_MEM_RADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1P0_empty/CLK  sp_fifo_0/DFN1P0_empty/Q  sp_fifo_0/NAND2_0/A  sp_fifo_0/NAND2_0/Y  sp_fifo_0/AND2_MEMORYRE/A  sp_fifo_0/AND2_MEMORYRE/Y  sp_fifo_0/AND2_20/B  sp_fifo_0/AND2_20/Y  sp_fifo_0/AO1_1/B  sp_fifo_0/AO1_1/Y  sp_fifo_0/AO1_2/B  sp_fifo_0/AO1_2/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[4\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[4\]/Y  sp_fifo_0/DFN1C0_MEM_RADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[16\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[16\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF11J\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF11J\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[8\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIHRJ9\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIHRJ9\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[8\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNILBCQ\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNILBCQ\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[8\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIPR4B\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIPR4B\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[16\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[16\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF11J\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIF11J\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[16\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[16\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[8\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNILBCQ\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNILBCQ\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB5Q81\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[16\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[16\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN9IL\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN9IL\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[8\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIPR4B\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIPR4B\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[8\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNITBTR\[8\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNITBTR\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI59HC2\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI59HC2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[6\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIDNJ9\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIDNJ9\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[7\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIFPJ9\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIFPJ9\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[16\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[16\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIJL9S\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIMTQL1\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[16\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[16\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN9IL\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN9IL\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[16\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[16\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIRTQE\[16\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIRTQE\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[8\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNITBTR\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNITBTR\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIBF1Q4/A  CORESPI_0/USPI/URXF/empty_out_RNIBF1Q4/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/empty_out_RNIBF1Q4/A  CORESPI_0/USPI/URXF/empty_out_RNIBF1Q4/Y  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[12\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7P0J\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7P0J\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[14\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIBT0J\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIBT0J\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[15\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIDV0J\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIDV0J\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI9JJ9\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[6\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIDNJ9\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIDNJ9\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[7\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIFPJ9\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIFPJ9\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[6\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIH7CQ\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIH7CQ\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[7\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIJ9CQ\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIJ9CQ\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIHJ4B\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIHJ4B\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[6\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNILN4B\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNILN4B\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[7\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNINP4B\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNINP4B\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[16\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[16\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIRTQE\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIRTQE\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[12\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7P0J\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI7P0J\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[14\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIBT0J\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIBT0J\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[15\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIDV0J\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIDV0J\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[12\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBD9S\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBD9S\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[14\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFH9S\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFH9S\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[15\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHJ9S\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHJ9S\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNID3CQ\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRKP81\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[6\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIH7CQ\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIH7CQ\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3TP81\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[7\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIJ9CQ\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIJ9CQ\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI71Q81\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[12\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIF1IL\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIF1IL\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[14\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJ5IL\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJ5IL\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[15\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIL7IL\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIL7IL\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIHJ4B\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIHJ4B\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[6\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNILN4B\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNILN4B\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[7\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNINP4B\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNINP4B\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIL3TR\[4\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIL3TR\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[6\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIP7TR\[6\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIP7TR\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[7\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIR9TR\[7\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIR9TR\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[5\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIBLJ9\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIBLJ9\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[12\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBD9S\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIBD9S\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI6DQL1\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[14\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFH9S\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIFH9S\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIELQL1\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[15\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHJ9S\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIHJ9S\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIIPQL1\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[12\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIF1IL\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIF1IL\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[14\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJ5IL\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJ5IL\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[15\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIL7IL\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIL7IL\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[12\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIJLQE\[12\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIJLQE\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[14\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNINPQE\[14\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNINPQE\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[15\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIPRQE\[15\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIPRQE\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[4\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIL3TR\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIL3TR\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[6\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIP7TR\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIP7TR\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[7\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIR9TR\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIR9TR\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[16\]/CLK  uart_0/uart_rx_inst/prescale_reg\[16\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_33/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_33/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_119/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_119/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_99/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[9\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIVDTR\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIVDTR\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[10\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI3L0J\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI3L0J\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[11\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI5N0J\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI5N0J\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[13\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9R0J\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9R0J\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[5\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIBLJ9\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIBLJ9\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[5\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIF5CQ\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIF5CQ\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[5\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJL4B\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJL4B\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[12\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIJLQE\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIJLQE\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[14\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNINPQE\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNINPQE\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[15\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIPRQE\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIPRQE\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[10\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIFHQE\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIFHQE\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[11\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIHJQE\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIHJQE\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[13\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNILNQE\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNILNQE\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[10\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI3L0J\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI3L0J\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[11\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI5N0J\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI5N0J\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[13\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9R0J\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI9R0J\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[10\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI799S\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI799S\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[11\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9B9S\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9B9S\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[13\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDF9S\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDF9S\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[5\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIF5CQ\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIF5CQ\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIVOP81\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[10\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBTHL\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBTHL\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[11\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIDVHL\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIDVHL\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[13\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIH3IL\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIH3IL\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[5\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJL4B\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJL4B\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[5\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIN5TR\[5\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIN5TR\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[0\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[10\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI799S\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI799S\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIU4QL1\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[11\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9B9S\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNI9B9S\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNI29QL1\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[13\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDF9S\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3__RNIDF9S\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1__RNIAHQL1\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[10\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBTHL\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBTHL\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[11\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIDVHL\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIDVHL\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[13\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIH3IL\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIH3IL\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[10\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIFHQE\[10\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIFHQE\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[11\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIHJQE\[11\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIHJQE\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[13\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNILNQE\[13\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNILNQE\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[5\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIN5TR\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIN5TR\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[9\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNINDCQ\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNINDCQ\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[9\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIRT4B\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIRT4B\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[9\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIVDTR\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIVDTR\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[9\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJTJ9\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJTJ9\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[9\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJTJ9\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJTJ9\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[9\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNINDCQ\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNINDCQ\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIF9Q81\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[9\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIRT4B\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIRT4B\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1P0_empty/CLK  sp_fifo_0/DFN1P0_empty/Q  sp_fifo_0/NAND2_0/A  sp_fifo_0/NAND2_0/Y  sp_fifo_0/AND2_MEMORYRE/A  sp_fifo_0/AND2_MEMORYRE/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[0\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[0\]/Y  sp_fifo_0/XNOR2_2/A  sp_fifo_0/XNOR2_2/Y  sp_fifo_0/AND3_0/A  sp_fifo_0/AND3_0/Y  sp_fifo_0/AND2_8/A  sp_fifo_0/AND2_8/Y  sp_fifo_0/AND2_EMPTYINT/A  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/busy_reg/CLK  uart_0/uart_tx_inst/busy_reg/Q  UART_AD7606_0/FIFO_count_RNI5KCV\[1\]/A  UART_AD7606_0/FIFO_count_RNI5KCV\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/B  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/un1_data_count_4_I_1/B  UART_AD7606_0/un1_data_count_4_I_1/Y  UART_AD7606_0/un1_data_count_4_I_10/B  UART_AD7606_0/un1_data_count_4_I_10/Y  UART_AD7606_0/data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[2\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q3/CLK  CORESPI_0/USPI/UCC/clock_rx_q3/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/A  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIIPAF1\[2\]/C  CORESPI_0/USPI/URXF/wr_pointer_q_RNIIPAF1\[2\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_15/A  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_15/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_14/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_14/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[2\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/Y  CORESPI_0/USPI/URF/control1\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[10\]/CLK  uart_0/uart_rx_inst/prescale_reg\[10\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_33/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_33/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_34/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/busy_reg/CLK  uart_0/uart_tx_inst/busy_reg/Q  UART_AD7606_0/data_count_RNI0RUG\[1\]/A  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/un1_data_count_4_I_1/B  UART_AD7606_0/un1_data_count_4_I_1/Y  UART_AD7606_0/un1_data_count_4_I_10/B  UART_AD7606_0/un1_data_count_4_I_10/Y  UART_AD7606_0/data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/Y  CORESPI_0/USPI/URF/int_raw\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P_0/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_rx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_rx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_rx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_rx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_rx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_rx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_rx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_rx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/A  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_rx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_re_q2/CLK  CORESPI_0/USPI/UCC/mtx_re_q2/Q  CORESPI_0/USPI/UCC/mtx_re_q2_RNILHVH/B  CORESPI_0/USPI/UCC/mtx_re_q2_RNILHVH/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe5/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB_0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[13\]/CLK  uart_0/uart_tx_inst/prescale_reg\[13\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_41/B  uart_0/uart_tx_inst/un1_prescale_0_I_41/Y  uart_0/uart_tx_inst/un1_prescale_0_I_44/B  uart_0/uart_tx_inst/un1_prescale_0_I_44/Y  uart_0/uart_tx_inst/un1_prescale_0_I_45/B  uart_0/uart_tx_inst/un1_prescale_0_I_45/Y  uart_0/uart_tx_inst/un1_prescale_0_I_46/A  uart_0/uart_tx_inst/un1_prescale_0_I_46/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_tx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_re_q1/CLK  CORESPI_0/USPI/UCC/mtx_re_q1/Q  CORESPI_0/USPI/UCC/mtx_re_q2_RNILHVH/A  CORESPI_0/USPI/UCC/mtx_re_q2_RNILHVH/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_full/CLK  UART_fifo_0/DFN1C0_full/Q  UART_fifo_0/NAND2_1/A  UART_fifo_0/NAND2_1/Y  UART_fifo_0/AND2_MEMORYWE/A  UART_fifo_0/AND2_MEMORYWE/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[0\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[0\]/Y  UART_fifo_0/XNOR2_1/B  UART_fifo_0/XNOR2_1/Y  UART_fifo_0/AND3_1/A  UART_fifo_0/AND3_1/Y  UART_fifo_0/AND2_14/A  UART_fifo_0/AND2_14/Y  UART_fifo_0/AND2_FULLINT/A  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_full/CLK  sp_fifo_0/DFN1C0_full/Q  sp_fifo_0/NAND2_1/A  sp_fifo_0/NAND2_1/Y  sp_fifo_0/AND2_MEMORYWE/A  sp_fifo_0/AND2_MEMORYWE/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[0\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[0\]/Y  sp_fifo_0/XNOR2_1/B  sp_fifo_0/XNOR2_1/Y  sp_fifo_0/AND3_1/A  sp_fifo_0/AND3_1/Y  sp_fifo_0/AND2_14/A  sp_fifo_0/AND2_14/Y  sp_fifo_0/AND2_FULLINT/A  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[14\]/CLK  uart_0/uart_tx_inst/prescale_reg\[14\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_41/C  uart_0/uart_tx_inst/un1_prescale_0_I_41/Y  uart_0/uart_tx_inst/un1_prescale_0_I_44/B  uart_0/uart_tx_inst/un1_prescale_0_I_44/Y  uart_0/uart_tx_inst/un1_prescale_0_I_45/B  uart_0/uart_tx_inst/un1_prescale_0_I_45/Y  uart_0/uart_tx_inst/un1_prescale_0_I_46/A  uart_0/uart_tx_inst/un1_prescale_0_I_46/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_tx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2/Y  CORESPI_0/USPI/URF/sticky_RNO\[1\]/B  CORESPI_0/USPI/URF/sticky_RNO\[1\]/Y  CORESPI_0/USPI/URF/sticky\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe3_1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3_1/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIIPAF1\[2\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIIPAF1\[2\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_12/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_12/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_0\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_0\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/Y  uart_0/uart_rx_inst/m_axis_tvalid_reg_RNO/B  uart_0/uart_rx_inst/m_axis_tvalid_reg_RNO/Y  uart_0/uart_rx_inst/m_axis_tvalid_reg/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[12\]/CLK  uart_0/uart_tx_inst/prescale_reg\[12\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_41/A  uart_0/uart_tx_inst/un1_prescale_0_I_41/Y  uart_0/uart_tx_inst/un1_prescale_0_I_44/B  uart_0/uart_tx_inst/un1_prescale_0_I_44/Y  uart_0/uart_tx_inst/un1_prescale_0_I_45/B  uart_0/uart_tx_inst/un1_prescale_0_I_45/Y  uart_0/uart_tx_inst/un1_prescale_0_I_46/A  uart_0/uart_tx_inst/un1_prescale_0_I_46/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_tx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/A  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/A  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[5\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[5\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[2\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[2\]/Q  UART_fifo_0/AND2_13/A  UART_fifo_0/AND2_13/Y  UART_fifo_0/AO1_9/B  UART_fifo_0/AO1_9/Y  UART_fifo_0/AO1_6/C  UART_fifo_0/AO1_6/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[4\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[4\]/Y  UART_fifo_0/XOR2_24/B  UART_fifo_0/XOR2_24/Y  UART_fifo_0/AND2_FULLINT/B  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[2\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[2\]/Q  sp_fifo_0/AND2_13/A  sp_fifo_0/AND2_13/Y  sp_fifo_0/AO1_9/B  sp_fifo_0/AO1_9/Y  sp_fifo_0/AO1_6/C  sp_fifo_0/AO1_6/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[4\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[4\]/Y  sp_fifo_0/XOR2_24/B  sp_fifo_0/XOR2_24/Y  sp_fifo_0/AND2_FULLINT/B  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_m4/C  CORESPI_0/USPI/UTXF/un1_counter_q_m4/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m7/B  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[3\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[3\]/Q  UART_fifo_0/AND2_21/A  UART_fifo_0/AND2_21/Y  UART_fifo_0/AO1_9/C  UART_fifo_0/AO1_9/Y  UART_fifo_0/AO1_6/C  UART_fifo_0/AO1_6/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[4\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[4\]/Y  UART_fifo_0/XOR2_24/B  UART_fifo_0/XOR2_24/Y  UART_fifo_0/AND2_FULLINT/B  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[3\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[3\]/Q  sp_fifo_0/AND2_21/A  sp_fifo_0/AND2_21/Y  sp_fifo_0/AO1_9/C  sp_fifo_0/AO1_9/Y  sp_fifo_0/AO1_6/C  sp_fifo_0/AO1_6/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[4\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[4\]/Y  sp_fifo_0/XOR2_24/B  sp_fifo_0/XOR2_24/Y  sp_fifo_0/AND2_FULLINT/B  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_10/B  uart_0/uart_tx_inst/un1_prescale_0_I_10/Y  uart_0/uart_tx_inst/un1_prescale_0_I_11/B  uart_0/uart_tx_inst/un1_prescale_0_I_11/Y  uart_0/uart_tx_inst/un1_prescale_0_I_12/A  uart_0/uart_tx_inst/un1_prescale_0_I_12/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[4\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[4\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[4\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_tx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISK5I1\[0\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISK5I1\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/A  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/A  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[3\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[3\]/Q  UART_fifo_0/XOR2_20/A  UART_fifo_0/XOR2_20/Y  UART_fifo_0/AO1_9/A  UART_fifo_0/AO1_9/Y  UART_fifo_0/AO1_6/C  UART_fifo_0/AO1_6/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[4\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[4\]/Y  UART_fifo_0/XOR2_24/B  UART_fifo_0/XOR2_24/Y  UART_fifo_0/AND2_FULLINT/B  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[3\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[3\]/Q  sp_fifo_0/XOR2_20/A  sp_fifo_0/XOR2_20/Y  sp_fifo_0/AO1_9/A  sp_fifo_0/AO1_9/Y  sp_fifo_0/AO1_6/C  sp_fifo_0/AO1_6/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[4\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[4\]/Y  sp_fifo_0/XOR2_24/B  sp_fifo_0/XOR2_24/Y  sp_fifo_0/AND2_FULLINT/B  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[2\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[2\]/Q  UART_fifo_0/AND2_13/A  UART_fifo_0/AND2_13/Y  UART_fifo_0/AO1_8/C  UART_fifo_0/AO1_8/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[3\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[3\]/Y  UART_fifo_0/XNOR2_8/B  UART_fifo_0/XNOR2_8/Y  UART_fifo_0/AND2_14/B  UART_fifo_0/AND2_14/Y  UART_fifo_0/AND2_FULLINT/A  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[2\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[2\]/Q  sp_fifo_0/AND2_13/A  sp_fifo_0/AND2_13/Y  sp_fifo_0/AO1_8/C  sp_fifo_0/AO1_8/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[3\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[3\]/Y  sp_fifo_0/XNOR2_8/B  sp_fifo_0/XNOR2_8/Y  sp_fifo_0/AND2_14/B  sp_fifo_0/AND2_14/Y  sp_fifo_0/AND2_FULLINT/A  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNI9O131/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNI9O131/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNIFQBQ1/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNI9O131/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNI9O131/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFPJ51\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIFPJ51\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/s_axis_tready_reg_RNO_0/B  uart_0/uart_tx_inst/s_axis_tready_reg_RNO_0/Y  uart_0/uart_tx_inst/s_axis_tready_reg_RNO/B  uart_0/uart_tx_inst/s_axis_tready_reg_RNO/Y  uart_0/uart_tx_inst/s_axis_tready_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[2\]/CLK  SPI_master_0/PADDR_1\[2\]/Q  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/B  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/Y  CORESPI_0/USPI/URF/sticky_RNIC3M11\[0\]/C  CORESPI_0/USPI/URF/sticky_RNIC3M11\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_10/B  uart_0/uart_tx_inst/un1_prescale_0_I_10/Y  uart_0/uart_tx_inst/un1_prescale_0_I_19/A  uart_0/uart_tx_inst/un1_prescale_0_I_19/Y  uart_0/uart_tx_inst/un1_prescale_0_I_20/A  uart_0/uart_tx_inst/un1_prescale_0_I_20/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_tx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_10/B  uart_0/uart_tx_inst/un1_prescale_0_I_10/Y  uart_0/uart_tx_inst/un1_prescale_0_I_22/A  uart_0/uart_tx_inst/un1_prescale_0_I_22/Y  uart_0/uart_tx_inst/un1_prescale_0_I_23/A  uart_0/uart_tx_inst/un1_prescale_0_I_23/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[8\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_tx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_10/B  uart_0/uart_tx_inst/un1_prescale_0_I_10/Y  uart_0/uart_tx_inst/un1_prescale_0_I_13/A  uart_0/uart_tx_inst/un1_prescale_0_I_13/Y  uart_0/uart_tx_inst/un1_prescale_0_I_14/A  uart_0/uart_tx_inst/un1_prescale_0_I_14/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_tx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_10/B  uart_0/uart_tx_inst/un1_prescale_0_I_10/Y  uart_0/uart_tx_inst/un1_prescale_0_I_16/A  uart_0/uart_tx_inst/un1_prescale_0_I_16/Y  uart_0/uart_tx_inst/un1_prescale_0_I_17/A  uart_0/uart_tx_inst/un1_prescale_0_I_17/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_tx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[3\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[3\]/Q  UART_fifo_0/XOR2_20/A  UART_fifo_0/XOR2_20/Y  UART_fifo_0/AND2_3/B  UART_fifo_0/AND2_3/Y  UART_fifo_0/AO1_6/A  UART_fifo_0/AO1_6/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[4\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[4\]/Y  UART_fifo_0/XOR2_24/B  UART_fifo_0/XOR2_24/Y  UART_fifo_0/AND2_FULLINT/B  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[3\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[3\]/Q  sp_fifo_0/XOR2_20/A  sp_fifo_0/XOR2_20/Y  sp_fifo_0/AND2_3/B  sp_fifo_0/AND2_3/Y  sp_fifo_0/AO1_6/A  sp_fifo_0/AO1_6/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[4\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[4\]/Y  sp_fifo_0/XOR2_24/B  sp_fifo_0/XOR2_24/Y  sp_fifo_0/AND2_FULLINT/B  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_o3\[7\]/Y  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/B  CORESPI_0/USPI/UCON/rx_fifo_read_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/B  CORESPI_0/USPI/UCON/tx_fifo_write_0_a2/Y  CORESPI_0/USPI/URF/sticky_RNO\[0\]/C  CORESPI_0/USPI/URF/sticky_RNO\[0\]/Y  CORESPI_0/USPI/URF/sticky\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/wr_pointer_q_RNI8G6G\[2\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNI8G6G\[2\]/Y  CORESPI_0/USPI/UTXF/full_out_RNIP26D1/C  CORESPI_0/USPI/UTXF/full_out_RNIP26D1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_15/A  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_15/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_14/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_14/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[2\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[2\]/Q  UART_fifo_0/XOR2_23/A  UART_fifo_0/XOR2_23/Y  UART_fifo_0/AND2_3/A  UART_fifo_0/AND2_3/Y  UART_fifo_0/AO1_6/A  UART_fifo_0/AO1_6/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[4\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[4\]/Y  UART_fifo_0/XOR2_24/B  UART_fifo_0/XOR2_24/Y  UART_fifo_0/AND2_FULLINT/B  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[2\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[2\]/Q  sp_fifo_0/XOR2_23/A  sp_fifo_0/XOR2_23/Y  sp_fifo_0/AND2_3/A  sp_fifo_0/AND2_3/Y  sp_fifo_0/AO1_6/A  sp_fifo_0/AO1_6/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[4\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[4\]/Y  sp_fifo_0/XOR2_24/B  sp_fifo_0/XOR2_24/Y  sp_fifo_0/AND2_FULLINT/B  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[2\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[2\]/Q  UART_fifo_0/XOR2_23/A  UART_fifo_0/XOR2_23/Y  UART_fifo_0/AO1_8/A  UART_fifo_0/AO1_8/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[3\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[3\]/Y  UART_fifo_0/XNOR2_8/B  UART_fifo_0/XNOR2_8/Y  UART_fifo_0/AND2_14/B  UART_fifo_0/AND2_14/Y  UART_fifo_0/AND2_FULLINT/A  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[2\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[2\]/Q  sp_fifo_0/XOR2_23/A  sp_fifo_0/XOR2_23/Y  sp_fifo_0/AO1_8/A  sp_fifo_0/AO1_8/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[3\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[3\]/Y  sp_fifo_0/XNOR2_8/B  sp_fifo_0/XNOR2_8/Y  sp_fifo_0/AND2_14/B  sp_fifo_0/AND2_14/Y  sp_fifo_0/AND2_FULLINT/A  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/FIFO_count\[0\]/CLK  UART_AD7606_0/FIFO_count\[0\]/Q  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/S  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/C  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/un1_data_count_4_I_1/B  UART_AD7606_0/un1_data_count_4_I_1/Y  UART_AD7606_0/un1_data_count_4_I_10/B  UART_AD7606_0/un1_data_count_4_I_10/Y  UART_AD7606_0/data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI59HC2\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI59HC2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIU24G\[2\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIU24G\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNIM7S82/C  CORESPI_0/USPI/UTXF/empty_out_RNIM7S82/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_9/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_9/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI7RVM1/B  CORESPI_0/USPI/UCC/stxs_state_RNI7RVM1/Y  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/B  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI7RVM1/B  CORESPI_0/USPI/UCC/stxs_state_RNI7RVM1/Y  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/B  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI7RVM1/B  CORESPI_0/USPI/UCC/stxs_state_RNI7RVM1/Y  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/B  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI7RVM1/B  CORESPI_0/USPI/UCC/stxs_state_RNI7RVM1/Y  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/B  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[1\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[1\]/CLK  CORESPI_0/USPI/URXF/counter_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m4/C  CORESPI_0/USPI/URXF/un1_counter_q_m4/Y  CORESPI_0/USPI/URXF/un1_counter_q_m7/B  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[4\]/CLK  uart_0/uart_tx_inst/prescale_reg\[4\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_18/B  uart_0/uart_tx_inst/un1_prescale_0_I_18/Y  uart_0/uart_tx_inst/un1_prescale_0_I_22/B  uart_0/uart_tx_inst/un1_prescale_0_I_22/Y  uart_0/uart_tx_inst/un1_prescale_0_I_23/A  uart_0/uart_tx_inst/un1_prescale_0_I_23/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[8\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_tx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[4\]/CLK  uart_0/uart_tx_inst/prescale_reg\[4\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_18/B  uart_0/uart_tx_inst/un1_prescale_0_I_18/Y  uart_0/uart_tx_inst/un1_prescale_0_I_19/B  uart_0/uart_tx_inst/un1_prescale_0_I_19/Y  uart_0/uart_tx_inst/un1_prescale_0_I_20/A  uart_0/uart_tx_inst/un1_prescale_0_I_20/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_tx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_29/C  uart_0/uart_tx_inst/un1_prescale_0_I_29/Y  uart_0/uart_tx_inst/un1_prescale_0_I_51/C  uart_0/uart_tx_inst/un1_prescale_0_I_51/Y  uart_0/uart_tx_inst/un1_prescale_0_I_52/A  uart_0/uart_tx_inst/un1_prescale_0_I_52/Y  uart_0/uart_tx_inst/un1_prescale_0_I_53/A  uart_0/uart_tx_inst/un1_prescale_0_I_53/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_full/CLK  UART_fifo_0/DFN1C0_full/Q  UART_fifo_0/NAND2_1/A  UART_fifo_0/NAND2_1/Y  UART_fifo_0/AND2_MEMORYWE/A  UART_fifo_0/AND2_MEMORYWE/Y  UART_fifo_0/AND2_0/B  UART_fifo_0/AND2_0/Y  UART_fifo_0/AO1_4/B  UART_fifo_0/AO1_4/Y  UART_fifo_0/AO1_6/B  UART_fifo_0/AO1_6/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[4\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[4\]/Y  UART_fifo_0/DFN1C0_MEM_WADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_full/CLK  sp_fifo_0/DFN1C0_full/Q  sp_fifo_0/NAND2_1/A  sp_fifo_0/NAND2_1/Y  sp_fifo_0/AND2_MEMORYWE/A  sp_fifo_0/AND2_MEMORYWE/Y  sp_fifo_0/AND2_0/B  sp_fifo_0/AND2_0/Y  sp_fifo_0/AO1_4/B  sp_fifo_0/AO1_4/Y  sp_fifo_0/AO1_6/B  sp_fifo_0/AO1_6/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[4\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[4\]/Y  sp_fifo_0/DFN1C0_MEM_WADDR\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[6\]/CLK  uart_0/uart_tx_inst/prescale_reg\[6\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_21/A  uart_0/uart_tx_inst/un1_prescale_0_I_21/Y  uart_0/uart_tx_inst/un1_prescale_0_I_24/C  uart_0/uart_tx_inst/un1_prescale_0_I_24/Y  uart_0/uart_tx_inst/un1_prescale_0_I_25/B  uart_0/uart_tx_inst/un1_prescale_0_I_25/Y  uart_0/uart_tx_inst/un1_prescale_0_I_26/A  uart_0/uart_tx_inst/un1_prescale_0_I_26/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_tx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[7\]/CLK  uart_0/uart_tx_inst/prescale_reg\[7\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_21/B  uart_0/uart_tx_inst/un1_prescale_0_I_21/Y  uart_0/uart_tx_inst/un1_prescale_0_I_24/C  uart_0/uart_tx_inst/un1_prescale_0_I_24/Y  uart_0/uart_tx_inst/un1_prescale_0_I_25/B  uart_0/uart_tx_inst/un1_prescale_0_I_25/Y  uart_0/uart_tx_inst/un1_prescale_0_I_26/A  uart_0/uart_tx_inst/un1_prescale_0_I_26/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_tx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q3/CLK  CORESPI_0/USPI/UCC/clock_rx_q3/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249_0/Y  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/A  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[3\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNII23C\[3\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNII23C\[3\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[2\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[2\]/Q  UART_fifo_0/AND2_9/A  UART_fifo_0/AND2_9/Y  UART_fifo_0/AO1_3/B  UART_fifo_0/AO1_3/Y  UART_fifo_0/AO1_2/C  UART_fifo_0/AO1_2/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[4\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[4\]/Y  UART_fifo_0/XNOR2_4/A  UART_fifo_0/XNOR2_4/Y  UART_fifo_0/AND2_EMPTYINT/B  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[2\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[2\]/Q  sp_fifo_0/AND2_9/A  sp_fifo_0/AND2_9/Y  sp_fifo_0/AO1_3/B  sp_fifo_0/AO1_3/Y  sp_fifo_0/AO1_2/C  sp_fifo_0/AO1_2/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[4\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[4\]/Y  sp_fifo_0/XNOR2_4/A  sp_fifo_0/XNOR2_4/Y  sp_fifo_0/AND2_EMPTYINT/B  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[3\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[3\]/Q  UART_fifo_0/AND2_15/A  UART_fifo_0/AND2_15/Y  UART_fifo_0/AO1_3/C  UART_fifo_0/AO1_3/Y  UART_fifo_0/AO1_2/C  UART_fifo_0/AO1_2/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[4\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[4\]/Y  UART_fifo_0/XNOR2_4/A  UART_fifo_0/XNOR2_4/Y  UART_fifo_0/AND2_EMPTYINT/B  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[3\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[3\]/Q  sp_fifo_0/AND2_15/A  sp_fifo_0/AND2_15/Y  sp_fifo_0/AO1_3/C  sp_fifo_0/AO1_3/Y  sp_fifo_0/AO1_2/C  sp_fifo_0/AO1_2/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[4\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[4\]/Y  sp_fifo_0/XNOR2_4/A  sp_fifo_0/XNOR2_4/Y  sp_fifo_0/AND2_EMPTYINT/B  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/A  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PWDATA_RNO\[15\]/B  SPI_master_0/PWDATA_RNO\[15\]/Y  SPI_master_0/PWDATA\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/A  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PWDATA_RNO\[14\]/B  SPI_master_0/PWDATA_RNO\[14\]/Y  SPI_master_0/PWDATA\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/A  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PWDATA_RNO\[13\]/B  SPI_master_0/PWDATA_RNO\[13\]/Y  SPI_master_0/PWDATA\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/A  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PWDATA_RNO\[12\]/B  SPI_master_0/PWDATA_RNO\[12\]/Y  SPI_master_0/PWDATA\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/A  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PWDATA_RNO\[11\]/B  SPI_master_0/PWDATA_RNO\[11\]/Y  SPI_master_0/PWDATA\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/A  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PWDATA_RNO\[10\]/B  SPI_master_0/PWDATA_RNO\[10\]/Y  SPI_master_0/PWDATA\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/A  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PWDATA_RNO\[9\]/B  SPI_master_0/PWDATA_RNO\[9\]/Y  SPI_master_0/PWDATA\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/A  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PWDATA_RNO\[8\]/B  SPI_master_0/PWDATA_RNO\[8\]/Y  SPI_master_0/PWDATA\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/A  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PWDATA_RNO\[7\]/B  SPI_master_0/PWDATA_RNO\[7\]/Y  SPI_master_0/PWDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/A  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PWDATA_RNO\[6\]/B  SPI_master_0/PWDATA_RNO\[6\]/Y  SPI_master_0/PWDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/A  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PWDATA_RNO\[5\]/B  SPI_master_0/PWDATA_RNO\[5\]/Y  SPI_master_0/PWDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/A  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PWDATA_RNO\[4\]/B  SPI_master_0/PWDATA_RNO\[4\]/Y  SPI_master_0/PWDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/A  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PWDATA_RNO\[3\]/B  SPI_master_0/PWDATA_RNO\[3\]/Y  SPI_master_0/PWDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/A  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PWDATA_RNO\[2\]/B  SPI_master_0/PWDATA_RNO\[2\]/Y  SPI_master_0/PWDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[13\]/CLK  uart_0/uart_rx_inst/prescale_reg\[13\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_41/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_41/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_42/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_42/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_43/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_43/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1P0_empty/CLK  UART_fifo_0/DFN1P0_empty/Q  UART_fifo_0/NAND2_0/A  UART_fifo_0/NAND2_0/Y  UART_fifo_0/AND2_MEMORYRE/A  UART_fifo_0/AND2_MEMORYRE/Y  UART_fifo_0/AND2_20/B  UART_fifo_0/AND2_20/Y  UART_fifo_0/AO1_1/B  UART_fifo_0/AO1_1/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[2\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[2\]/Y  UART_fifo_0/DFN1C0_MEM_RADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[10\]/CLK  uart_0/uart_tx_inst/prescale_reg\[10\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_33/B  uart_0/uart_tx_inst/un1_prescale_0_I_33/Y  uart_0/uart_tx_inst/un1_prescale_0_I_39/B  uart_0/uart_tx_inst/un1_prescale_0_I_39/Y  uart_0/uart_tx_inst/un1_prescale_0_I_40/A  uart_0/uart_tx_inst/un1_prescale_0_I_40/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[14\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_tx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[10\]/CLK  uart_0/uart_tx_inst/prescale_reg\[10\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_33/B  uart_0/uart_tx_inst/un1_prescale_0_I_33/Y  uart_0/uart_tx_inst/un1_prescale_0_I_42/B  uart_0/uart_tx_inst/un1_prescale_0_I_42/Y  uart_0/uart_tx_inst/un1_prescale_0_I_43/A  uart_0/uart_tx_inst/un1_prescale_0_I_43/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[10\]/CLK  uart_0/uart_tx_inst/prescale_reg\[10\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_33/B  uart_0/uart_tx_inst/un1_prescale_0_I_33/Y  uart_0/uart_tx_inst/un1_prescale_0_I_36/B  uart_0/uart_tx_inst/un1_prescale_0_I_36/Y  uart_0/uart_tx_inst/un1_prescale_0_I_37/A  uart_0/uart_tx_inst/un1_prescale_0_I_37/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_tx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIJGH71\[11\]/B  SPI_master_0/current_state_RNIJGH71\[11\]/Y  UART_fifo_0/AND2_MEMORYRE/B  UART_fifo_0/AND2_MEMORYRE/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[0\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[0\]/Y  UART_fifo_0/DFN1C0_MEM_RADDR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[3\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[3\]/Q  UART_fifo_0/XOR2_8/A  UART_fifo_0/XOR2_8/Y  UART_fifo_0/AO1_3/A  UART_fifo_0/AO1_3/Y  UART_fifo_0/AO1_2/C  UART_fifo_0/AO1_2/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[4\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[4\]/Y  UART_fifo_0/XNOR2_4/A  UART_fifo_0/XNOR2_4/Y  UART_fifo_0/AND2_EMPTYINT/B  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[3\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[3\]/Q  sp_fifo_0/XOR2_8/A  sp_fifo_0/XOR2_8/Y  sp_fifo_0/AO1_3/A  sp_fifo_0/AO1_3/Y  sp_fifo_0/AO1_2/C  sp_fifo_0/AO1_2/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[4\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[4\]/Y  sp_fifo_0/XNOR2_4/A  sp_fifo_0/XNOR2_4/Y  sp_fifo_0/AND2_EMPTYINT/B  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[2\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[2\]/Q  UART_fifo_0/AND2_9/A  UART_fifo_0/AND2_9/Y  UART_fifo_0/AO1_7/C  UART_fifo_0/AO1_7/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  UART_fifo_0/XNOR2_7/A  UART_fifo_0/XNOR2_7/Y  UART_fifo_0/AND2_8/B  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[2\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[2\]/Q  sp_fifo_0/AND2_9/A  sp_fifo_0/AND2_9/Y  sp_fifo_0/AO1_7/C  sp_fifo_0/AO1_7/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[3\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  sp_fifo_0/XNOR2_7/A  sp_fifo_0/XNOR2_7/Y  sp_fifo_0/AND2_8/B  sp_fifo_0/AND2_8/Y  sp_fifo_0/AND2_EMPTYINT/A  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/A  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PWDATA_RNO\[0\]/S  SPI_master_0/PWDATA_RNO\[0\]/Y  SPI_master_0/PWDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/A  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PWDATA_RNO\[1\]/S  SPI_master_0/PWDATA_RNO\[1\]/Y  SPI_master_0/PWDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/Y  uart_0/uart_rx_inst/data_reg_RNO\[0\]/B  uart_0/uart_rx_inst/data_reg_RNO\[0\]/Y  uart_0/uart_rx_inst/data_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/Y  uart_0/uart_rx_inst/data_reg_RNO\[1\]/B  uart_0/uart_rx_inst/data_reg_RNO\[1\]/Y  uart_0/uart_rx_inst/data_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/Y  uart_0/uart_rx_inst/data_reg_RNO\[2\]/B  uart_0/uart_rx_inst/data_reg_RNO\[2\]/Y  uart_0/uart_rx_inst/data_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/Y  uart_0/uart_rx_inst/data_reg_RNO\[3\]/B  uart_0/uart_rx_inst/data_reg_RNO\[3\]/Y  uart_0/uart_rx_inst/data_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/Y  uart_0/uart_rx_inst/data_reg_RNO\[4\]/B  uart_0/uart_rx_inst/data_reg_RNO\[4\]/Y  uart_0/uart_rx_inst/data_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/Y  uart_0/uart_rx_inst/data_reg_RNO\[5\]/B  uart_0/uart_rx_inst/data_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/data_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMCAS_0\[0\]/Y  uart_0/uart_rx_inst/data_reg_RNO\[6\]/B  uart_0/uart_rx_inst/data_reg_RNO\[6\]/Y  uart_0/uart_rx_inst/data_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_15/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_15/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_16/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_16/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_17/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_17/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[6\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_rx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[16\]/CLK  uart_0/uart_rx_inst/prescale_reg\[16\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_50/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_50/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_52/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_52/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_53/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_53/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[7\]/CLK  uart_0/uart_rx_inst/prescale_reg\[7\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_21/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_21/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_22/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_22/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_23/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_23/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[8\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_rx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/URF/prdata_2_i_a2_2_1\[7\]/C  CORESPI_0/USPI/URF/prdata_2_i_a2_2_1\[7\]/Y  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1P0_empty/CLK  sp_fifo_0/DFN1P0_empty/Q  sp_fifo_0/NAND2_0/A  sp_fifo_0/NAND2_0/Y  sp_fifo_0/AND2_MEMORYRE/A  sp_fifo_0/AND2_MEMORYRE/Y  sp_fifo_0/AND2_20/B  sp_fifo_0/AND2_20/Y  sp_fifo_0/AO1_1/B  sp_fifo_0/AO1_1/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[2\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[2\]/Y  sp_fifo_0/DFN1C0_MEM_RADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNI0RUG\[1\]/B  UART_AD7606_0/data_count_RNI0RUG\[1\]/Y  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/A  UART_AD7606_0/FIFO_count_RNI97PU1\[0\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNO_0/C  UART_AD7606_0/m_axis_tvalid_reg_RNO_0/Y  UART_AD7606_0/m_axis_tvalid_reg/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[5\]/CLK  SPI_master_0/current_state\[5\]/Q  sp_fifo_0/AND2_MEMORYWE/B  sp_fifo_0/AND2_MEMORYWE/Y  sp_fifo_0/AND2_0/B  sp_fifo_0/AND2_0/Y  sp_fifo_0/AO1_4/B  sp_fifo_0/AO1_4/Y  sp_fifo_0/AO1_8/B  sp_fifo_0/AO1_8/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[3\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[3\]/Y  sp_fifo_0/DFN1C0_MEM_WADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[17\]/CLK  uart_0/uart_rx_inst/prescale_reg\[17\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_50/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_50/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_52/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_52/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_53/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_53/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[16\]/CLK  uart_0/uart_rx_inst/prescale_reg\[16\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_47/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_47/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_48/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_48/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_49/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_49/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[13\]/CLK  uart_0/uart_rx_inst/prescale_reg\[13\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_38/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_38/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_39/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_39/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_40/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_40/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[14\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_rx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[0\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[0\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFPJ51\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIFPJ51\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/A  CORESPI_0/USPI/UTXF/full_out_RNIHIVS/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[3\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[3\]/Q  UART_fifo_0/XOR2_8/A  UART_fifo_0/XOR2_8/Y  UART_fifo_0/AND2_11/B  UART_fifo_0/AND2_11/Y  UART_fifo_0/AO1_2/A  UART_fifo_0/AO1_2/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[4\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[4\]/Y  UART_fifo_0/XNOR2_4/A  UART_fifo_0/XNOR2_4/Y  UART_fifo_0/AND2_EMPTYINT/B  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[3\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[3\]/Q  sp_fifo_0/XOR2_8/A  sp_fifo_0/XOR2_8/Y  sp_fifo_0/AND2_11/B  sp_fifo_0/AND2_11/Y  sp_fifo_0/AO1_2/A  sp_fifo_0/AO1_2/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[4\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[4\]/Y  sp_fifo_0/XNOR2_4/A  sp_fifo_0/XNOR2_4/Y  sp_fifo_0/AND2_EMPTYINT/B  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[15\]/CLK  uart_0/uart_rx_inst/prescale_reg\[15\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_47/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_47/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_48/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_48/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_49/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_49/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[12\]/CLK  uart_0/uart_rx_inst/prescale_reg\[12\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_38/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_38/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_39/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_39/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_40/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_40/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[14\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_rx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[2\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[2\]/Q  UART_fifo_0/XOR2_2/A  UART_fifo_0/XOR2_2/Y  UART_fifo_0/AO1_7/A  UART_fifo_0/AO1_7/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  UART_fifo_0/XNOR2_7/A  UART_fifo_0/XNOR2_7/Y  UART_fifo_0/AND2_8/B  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[2\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[2\]/Q  sp_fifo_0/XOR2_2/A  sp_fifo_0/XOR2_2/Y  sp_fifo_0/AO1_7/A  sp_fifo_0/AO1_7/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[3\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  sp_fifo_0/XNOR2_7/A  sp_fifo_0/XNOR2_7/Y  sp_fifo_0/AND2_8/B  sp_fifo_0/AND2_8/Y  sp_fifo_0/AND2_EMPTYINT/A  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[15\]/CLK  uart_0/uart_rx_inst/prescale_reg\[15\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_50/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_50/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_52/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_52/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_53/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_53/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tvalid_reg/CLK  UART_AD7606_0/m_axis_tvalid_reg/Q  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/B  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/un1_data_count_4_I_1/B  UART_AD7606_0/un1_data_count_4_I_1/Y  UART_AD7606_0/un1_data_count_4_I_10/B  UART_AD7606_0/un1_data_count_4_I_10/Y  UART_AD7606_0/data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[2\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[2\]/Q  UART_fifo_0/XOR2_2/A  UART_fifo_0/XOR2_2/Y  UART_fifo_0/AND2_11/A  UART_fifo_0/AND2_11/Y  UART_fifo_0/AO1_2/A  UART_fifo_0/AO1_2/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[4\]/B  UART_fifo_0/XOR2_RBINNXTSHIFT\[4\]/Y  UART_fifo_0/XNOR2_4/A  UART_fifo_0/XNOR2_4/Y  UART_fifo_0/AND2_EMPTYINT/B  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[2\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[2\]/Q  sp_fifo_0/XOR2_2/A  sp_fifo_0/XOR2_2/Y  sp_fifo_0/AND2_11/A  sp_fifo_0/AND2_11/Y  sp_fifo_0/AO1_2/A  sp_fifo_0/AO1_2/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[4\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[4\]/Y  sp_fifo_0/XNOR2_4/A  sp_fifo_0/XNOR2_4/Y  sp_fifo_0/AND2_EMPTYINT/B  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNIB65E\[1\]/Y  uart_0/uart_rx_inst/bit_cnt_RNINVPQ\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNINVPQ\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/Y  uart_0/uart_rx_inst/data_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[3\]/CLK  uart_0/uart_rx_inst/prescale_reg\[3\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_15/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_15/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_16/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_16/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_17/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_17/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[6\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_rx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2_1/Y  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/C  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[2\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[2\]/Q  UART_fifo_0/XOR2_14/A  UART_fifo_0/XOR2_14/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[2\]/A  UART_fifo_0/XOR2_WBINNXTSHIFT\[2\]/Y  UART_fifo_0/XNOR2_5/B  UART_fifo_0/XNOR2_5/Y  UART_fifo_0/AND3_1/C  UART_fifo_0/AND3_1/Y  UART_fifo_0/AND2_14/A  UART_fifo_0/AND2_14/Y  UART_fifo_0/AND2_FULLINT/A  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[2\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[2\]/Q  sp_fifo_0/XOR2_14/A  sp_fifo_0/XOR2_14/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[2\]/A  sp_fifo_0/XOR2_WBINNXTSHIFT\[2\]/Y  sp_fifo_0/XNOR2_5/B  sp_fifo_0/XNOR2_5/Y  sp_fifo_0/AND3_1/C  sp_fifo_0/AND3_1/Y  sp_fifo_0/AND2_14/A  sp_fifo_0/AND2_14/Y  sp_fifo_0/AND2_FULLINT/A  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[2\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIG03C\[2\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIG03C\[2\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_alldone_RNO/B  CORESPI_0/USPI/UCC/mtx_alldone_RNO/Y  CORESPI_0/USPI/UCC/mtx_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[1\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[10\]/CLK  uart_0/uart_tx_inst/prescale_reg\[10\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_33/B  uart_0/uart_tx_inst/un1_prescale_0_I_33/Y  uart_0/uart_tx_inst/un1_prescale_0_I_34/A  uart_0/uart_tx_inst/un1_prescale_0_I_34/Y  uart_0/uart_tx_inst/un1_prescale_0_I_35/A  uart_0/uart_tx_inst/un1_prescale_0_I_35/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_tx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[4\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[4\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNI62AN/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNI5UEE1\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNI5UEE1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[1\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[1\]/Q  UART_fifo_0/XOR2_28/A  UART_fifo_0/XOR2_28/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[1\]/A  UART_fifo_0/XOR2_WBINNXTSHIFT\[1\]/Y  UART_fifo_0/XNOR2_6/B  UART_fifo_0/XNOR2_6/Y  UART_fifo_0/AND3_1/B  UART_fifo_0/AND3_1/Y  UART_fifo_0/AND2_14/A  UART_fifo_0/AND2_14/Y  UART_fifo_0/AND2_FULLINT/A  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[1\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[1\]/Q  sp_fifo_0/XOR2_28/A  sp_fifo_0/XOR2_28/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[1\]/A  sp_fifo_0/XOR2_WBINNXTSHIFT\[1\]/Y  sp_fifo_0/XNOR2_6/B  sp_fifo_0/XNOR2_6/Y  sp_fifo_0/AND3_1/B  sp_fifo_0/AND3_1/Y  sp_fifo_0/AND2_14/A  sp_fifo_0/AND2_14/Y  sp_fifo_0/AND2_FULLINT/A  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P/B  CORESPI_0/USPI/UCC/stxs_state_RNIQ01P/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/A  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/URF/control1_RNIIQAA\[0\]/A  CORESPI_0/USPI/URF/control1_RNIIQAA\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNICFSI\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNICFSI\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[6\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIO83C\[6\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIO83C\[6\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[5\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe4_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNICFSI\[0\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNICFSI\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe3_1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3_1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/A  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/Y  UART_AD7606_0/PC_data_reg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/A  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/Y  UART_AD7606_0/PC_data_reg\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/A  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/Y  UART_AD7606_0/PC_data_reg\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/A  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/Y  UART_AD7606_0/PC_data_reg\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/A  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/Y  UART_AD7606_0/PC_data_reg\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/A  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/Y  UART_AD7606_0/PC_data_reg\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/A  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/Y  UART_AD7606_0/PC_data_reg\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/A  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/Y  UART_AD7606_0/PC_data_reg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/A  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/Y  UART_AD7606_0/PC_data_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/A  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/Y  UART_AD7606_0/PC_data_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/A  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/Y  UART_AD7606_0/PC_data_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/A  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/Y  UART_AD7606_0/PC_data_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/A  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/Y  UART_AD7606_0/PC_data_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/A  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/Y  UART_AD7606_0/PC_data_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/A  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/Y  UART_AD7606_0/PC_data_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/A  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/Y  UART_AD7606_0/PC_data_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N_0\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N_0\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNING163/A  CORESPI_0/USPI/UTXF/empty_out_RNING163/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/active_0_a3/A  CORESPI_0/USPI/UCC/active_0_a3/Y  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[7\]/C  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNING163/A  CORESPI_0/USPI/UTXF/empty_out_RNING163/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI9B4B\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI9B4B\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR4RB1\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR4RB1\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNING163/A  CORESPI_0/USPI/UTXF/empty_out_RNING163/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIDRSR\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIDRSR\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR4RB1\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR4RB1\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNING163/A  CORESPI_0/USPI/UTXF/empty_out_RNING163/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNIUOH8\[4\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIUOH8\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNILAR71\[4\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNILAR71\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVBG72\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIVBG72\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNIVPH8\[5\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIVPH8\[5\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIODR71\[5\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIODR71\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNI3GG72\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNI3GG72\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNI1SH8\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI1SH8\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIUJR71\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIUJR71\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNIRLH8\[1\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIRLH8\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIC1R71\[1\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIC1R71\[1\]/Y  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNISMH8\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNISMH8\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIF4R71\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIF4R71\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIP5RL2\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIP5RL2\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNITNH8\[3\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNITNH8\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNII7R71\[3\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNII7R71\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNI0RH8\[6\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI0RH8\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIRGR71\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIRGR71\[6\]/Y  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/A  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/A  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/rxd_reg/CLK  uart_0/uart_rx_inst/rxd_reg/Q  uart_0/uart_rx_inst/rxd_reg_RNI956B/B  uart_0/uart_rx_inst/rxd_reg_RNI956B/Y  uart_0/uart_rx_inst/rxd_reg_RNIVHG71/A  uart_0/uart_rx_inst/rxd_reg_RNIVHG71/Y  uart_0/uart_rx_inst/rxd_reg_RNIGHAM6/A  uart_0/uart_rx_inst/rxd_reg_RNIGHAM6/Y  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/C  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/Y  uart_0/uart_rx_inst/data_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_1/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_direct/CLK  CORESPI_0/USPI/UCC/stxs_direct/Q  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/B  CORESPI_0/USPI/UCC/stxs_direct_RNIGTKP/Y  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/B  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/B  CORESPI_0/USPI/UCC/stxs_state_RNID0QR1/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3_RNO_0\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/A  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[7\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[7\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQA3C\[7\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQA3C\[7\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/A  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIR2ST\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/A  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/A  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[0\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI33DF\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI33DF\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISK5I1\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISK5I1\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/A  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIVIKU\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITFN72\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/A  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[0\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI33DF\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI33DF\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISK5I1\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISK5I1\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/A  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[0\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNI7J501\[0\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNI7J501\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISK5I1\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISK5I1\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/A  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[0\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNI7J501\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNI7J501\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISK5I1\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISK5I1\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITV354\[0\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/A  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/A  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/S  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe3_1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3_1/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNIIPAF1\[2\]/B  CORESPI_0/USPI/URXF/wr_pointer_q_RNIIPAF1\[2\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_9/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_9/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/B  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/S  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/B  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/S  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/B  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/S  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/B  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/S  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/B  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/B  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/B  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/B  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/s_axis_tready_reg/CLK  uart_0/uart_tx_inst/s_axis_tready_reg/Q  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/A  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2/Y  UART_AD7606_0/un1_data_count_4_I_1/B  UART_AD7606_0/un1_data_count_4_I_1/Y  UART_AD7606_0/un1_data_count_4_I_10/B  UART_AD7606_0/un1_data_count_4_I_10/Y  UART_AD7606_0/data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[1\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[1\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/B  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/Y  CORESPI_0/USPI/URF/int_raw\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/B  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI7FST\[6\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI7FST\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIL8O72\[6\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIL8O72\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIBJST\[8\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIBJST\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITGO72\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITGO72\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5DST\[5\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5DST\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIH4O72\[5\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIH4O72\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9HST\[7\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9HST\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPCO72\[7\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPCO72\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/B  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/WE_reg/CLK  UART_AD7606_0/WE_reg/QN  UART_fifo_0/AND2_MEMORYWE/B  UART_fifo_0/AND2_MEMORYWE/Y  UART_fifo_0/AND2_0/B  UART_fifo_0/AND2_0/Y  UART_fifo_0/AO1_4/B  UART_fifo_0/AO1_4/Y  UART_fifo_0/AO1_8/B  UART_fifo_0/AO1_8/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[3\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[3\]/Y  UART_fifo_0/DFN1C0_MEM_WADDR\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI9TKU\[5\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI9TKU\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIH4O72\[5\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIH4O72\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDDDF\[5\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDDDF\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG96I1\[5\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG96I1\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIBVKU\[6\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIBVKU\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIL8O72\[6\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIL8O72\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIFFDF\[6\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIFFDF\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKD6I1\[6\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKD6I1\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIF3LU\[8\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIF3LU\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITGO72\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITGO72\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI55DF\[1\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI55DF\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0P5I1\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0P5I1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIJJDF\[8\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIJJDF\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISL6I1\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISL6I1\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI77DF\[2\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI77DF\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4T5I1\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4T5I1\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI99DF\[3\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI99DF\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI816I1\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI816I1\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIHHDF\[7\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIHHDF\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOH6I1\[7\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOH6I1\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/B  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIBBDF\[4\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIBBDF\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC56I1\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC56I1\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNID1LU\[7\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNID1LU\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPCO72\[7\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPCO72\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/B  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/cfg_enable_P1/CLK  CORESPI_0/USPI/UCC/cfg_enable_P1/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/cfg_enable_P1_RNI9O131/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNI9O131/Y  CORESPI_0/USPI/UCC/mtx_state_RNIFPJ51\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIFPJ51\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIHT501\[5\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIHT501\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG96I1\[5\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG96I1\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIJV501\[6\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIJV501\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKD6I1\[6\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKD6I1\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNI9L501\[1\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNI9L501\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0P5I1\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0P5I1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIN3601\[8\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIN3601\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISL6I1\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISL6I1\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIBN501\[2\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIBN501\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4T5I1\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4T5I1\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIDP501\[3\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIDP501\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI816I1\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI816I1\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIL1601\[7\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIL1601\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOH6I1\[7\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOH6I1\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/B  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIFR501\[4\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIFR501\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC56I1\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC56I1\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[5\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[5\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[2\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[2\]/Q  UART_fifo_0/XOR2_18/A  UART_fifo_0/XOR2_18/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[2\]/A  UART_fifo_0/XOR2_RBINNXTSHIFT\[2\]/Y  UART_fifo_0/XNOR2_0/A  UART_fifo_0/XNOR2_0/Y  UART_fifo_0/AND3_0/C  UART_fifo_0/AND3_0/Y  UART_fifo_0/AND2_8/A  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[2\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[2\]/Q  sp_fifo_0/XOR2_18/A  sp_fifo_0/XOR2_18/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[2\]/A  sp_fifo_0/XOR2_RBINNXTSHIFT\[2\]/Y  sp_fifo_0/XNOR2_0/A  sp_fifo_0/XNOR2_0/Y  sp_fifo_0/AND3_0/C  sp_fifo_0/AND3_0/Y  sp_fifo_0/AND2_8/A  sp_fifo_0/AND2_8/Y  sp_fifo_0/AND2_EMPTYINT/A  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/empty_out_RNILACR4/B  CORESPI_0/USPI/UTXF/empty_out_RNILACR4/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[1\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[1\]/Q  UART_fifo_0/XOR2_7/A  UART_fifo_0/XOR2_7/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[1\]/A  UART_fifo_0/XOR2_RBINNXTSHIFT\[1\]/Y  UART_fifo_0/XNOR2_3/A  UART_fifo_0/XNOR2_3/Y  UART_fifo_0/AND3_0/B  UART_fifo_0/AND3_0/Y  UART_fifo_0/AND2_8/A  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[1\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[1\]/Q  sp_fifo_0/XOR2_7/A  sp_fifo_0/XOR2_7/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[1\]/A  sp_fifo_0/XOR2_RBINNXTSHIFT\[1\]/Y  sp_fifo_0/XNOR2_3/A  sp_fifo_0/XNOR2_3/Y  sp_fifo_0/AND3_0/B  sp_fifo_0/AND3_0/Y  sp_fifo_0/AND2_8/A  sp_fifo_0/AND2_8/Y  sp_fifo_0/AND2_EMPTYINT/A  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/B  CORESPI_0/USPI/URF/prdata_2_i_a2_3\[7\]/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/S  CORESPI_0/USPI/UCC/mtx_fiforead_RNIS4RD1/Y  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/A  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNIT2521/A  CORESPI_0/USPI/UCC/stxs_state_RNIT2521/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/wr_pointer_q_RNIIPAF1\[2\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNIIPAF1\[2\]/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_15/A  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_15/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_14/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_14/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[2\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/control1_RNIMUAA\[4\]/B  CORESPI_0/USPI/URF/control1_RNIMUAA\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNILAR71\[4\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNILAR71\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVBG72\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIVBG72\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/control1_RNINVAA\[5\]/B  CORESPI_0/USPI/URF/control1_RNINVAA\[5\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIODR71\[5\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIODR71\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNI3GG72\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNI3GG72\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/control1_RNIP1BA\[7\]/B  CORESPI_0/USPI/URF/control1_RNIP1BA\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIUJR71\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIUJR71\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/control1_RNIJRAA\[1\]/B  CORESPI_0/USPI/URF/control1_RNIJRAA\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIC1R71\[1\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIC1R71\[1\]/Y  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/control1_RNIKSAA\[2\]/B  CORESPI_0/USPI/URF/control1_RNIKSAA\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIF4R71\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIF4R71\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIP5RL2\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIP5RL2\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/control1_RNILTAA\[3\]/B  CORESPI_0/USPI/URF/control1_RNILTAA\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNII7R71\[3\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNII7R71\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/control1_RNIO0BA\[6\]/B  CORESPI_0/USPI/URF/control1_RNIO0BA\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIRGR71\[6\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIRGR71\[6\]/Y  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/A  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/A  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNI3UP12/B  CORESPI_0/USPI/URXF/empty_out_RNI3UP12/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_15/A  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_15/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_14/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_14/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[2\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[2\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N_0\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N_0\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_14/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_8/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[2\]/CLK  uart_0/uart_rx_inst/prescale_reg\[2\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_84/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_84/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_74/B  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_74/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[3\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_rx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_12/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_13/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_10/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_full/CLK  UART_fifo_0/DFN1C0_full/Q  UART_fifo_0/NAND2_1/A  UART_fifo_0/NAND2_1/Y  UART_fifo_0/AND2_MEMORYWE/A  UART_fifo_0/AND2_MEMORYWE/Y  UART_fifo_0/AND2_0/B  UART_fifo_0/AND2_0/Y  UART_fifo_0/AO1_4/B  UART_fifo_0/AO1_4/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[2\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[2\]/Y  UART_fifo_0/DFN1C0_MEM_WADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_full/CLK  sp_fifo_0/DFN1C0_full/Q  sp_fifo_0/NAND2_1/A  sp_fifo_0/NAND2_1/Y  sp_fifo_0/AND2_MEMORYWE/A  sp_fifo_0/AND2_MEMORYWE/Y  sp_fifo_0/AND2_0/B  sp_fifo_0/AND2_0/Y  sp_fifo_0/AO1_4/B  sp_fifo_0/AO1_4/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[2\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[2\]/Y  sp_fifo_0/DFN1C0_MEM_WADDR\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNIM7S82/B  CORESPI_0/USPI/UTXF/empty_out_RNIM7S82/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_15/A  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_15/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_14/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_14/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/A  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PADDR_1\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_next_RNO/B  CORESPI_0/USPI/UCC/spi_clk_next_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_next/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[3\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[3\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNII23C\[3\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNII23C\[3\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[13\]/CLK  uart_0/uart_tx_inst/prescale_reg\[13\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_41/B  uart_0/uart_tx_inst/un1_prescale_0_I_41/Y  uart_0/uart_tx_inst/un1_prescale_0_I_42/C  uart_0/uart_tx_inst/un1_prescale_0_I_42/Y  uart_0/uart_tx_inst/un1_prescale_0_I_43/A  uart_0/uart_tx_inst/un1_prescale_0_I_43/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[7\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQA3C\[7\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQA3C\[7\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[4\]/CLK  uart_0/uart_tx_inst/prescale_reg\[4\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_15/B  uart_0/uart_tx_inst/un1_prescale_0_I_15/Y  uart_0/uart_tx_inst/un1_prescale_0_I_16/B  uart_0/uart_tx_inst/un1_prescale_0_I_16/Y  uart_0/uart_tx_inst/un1_prescale_0_I_17/A  uart_0/uart_tx_inst/un1_prescale_0_I_17/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_tx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[7\]/CLK  SPI_master_0/current_state\[7\]/Q  SPI_master_0/current_state_RNIBNMV\[6\]/B  SPI_master_0/current_state_RNIBNMV\[6\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/B  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PWDATA_RNO\[15\]/B  SPI_master_0/PWDATA_RNO\[15\]/Y  SPI_master_0/PWDATA\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIJ1TR\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIJ1TR\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIHVSR\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIHVSR\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIVDTR\[9\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIVDTR\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIFHQE\[10\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIFHQE\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIHJQE\[11\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIHJQE\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNILNQE\[13\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNILNQE\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIJLQE\[12\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIJLQE\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNINPQE\[14\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNINPQE\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIPRQE\[15\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIPRQE\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIRTQE\[16\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIRTQE\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIN5TR\[5\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIN5TR\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIL3TR\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIL3TR\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIR9TR\[7\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIR9TR\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIP7TR\[6\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIP7TR\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNITBTR\[8\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNITBTR\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIEH441/C  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIEH441/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[6\]/CLK  uart_0/uart_tx_inst/prescale_reg\[6\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_21/A  uart_0/uart_tx_inst/un1_prescale_0_I_21/Y  uart_0/uart_tx_inst/un1_prescale_0_I_22/C  uart_0/uart_tx_inst/un1_prescale_0_I_22/Y  uart_0/uart_tx_inst/un1_prescale_0_I_23/A  uart_0/uart_tx_inst/un1_prescale_0_I_23/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[8\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_tx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[16\]/CLK  uart_0/uart_tx_inst/prescale_reg\[16\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_50/B  uart_0/uart_tx_inst/un1_prescale_0_I_50/Y  uart_0/uart_tx_inst/un1_prescale_0_I_52/C  uart_0/uart_tx_inst/un1_prescale_0_I_52/Y  uart_0/uart_tx_inst/un1_prescale_0_I_53/A  uart_0/uart_tx_inst/un1_prescale_0_I_53/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/un1_bit_cnt_I_6/A  uart_0/uart_rx_inst/un1_bit_cnt_I_6/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/C  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFH4B\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFH4B\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI6PFA1\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI6PFA1\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIDF4B\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIDF4B\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI2LFA1\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI2LFA1\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[3\]/CLK  uart_0/uart_tx_inst/prescale_reg\[3\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_15/A  uart_0/uart_tx_inst/un1_prescale_0_I_15/Y  uart_0/uart_tx_inst/un1_prescale_0_I_16/B  uart_0/uart_tx_inst/un1_prescale_0_I_16/Y  uart_0/uart_tx_inst/un1_prescale_0_I_17/A  uart_0/uart_tx_inst/un1_prescale_0_I_17/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_tx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNI925H\[1\]/B  CORESPI_0/USPI/URF/control1_RNI925H\[1\]/Y  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/B  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/A  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/URF/control1_RNIJRAA\[1\]/A  CORESPI_0/USPI/URF/control1_RNIJRAA\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIC1R71\[1\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIC1R71\[1\]/Y  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_m7/A  CORESPI_0/USPI/UTXF/un1_counter_q_m7/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m10/B  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI6PFA1\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI6PFA1\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI2LFA1\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI2LFA1\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNI59HC2\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI59HC2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIUUNA\[3\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI7RVM1/B  CORESPI_0/USPI/UCC/stxs_state_RNI7RVM1/Y  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/A  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/Y  CORESPI_0/USPI/UCC/stxs_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_13/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_13/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_14/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_14/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[6\]/CLK  uart_0/uart_rx_inst/prescale_reg\[6\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_19/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_19/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_20/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_20/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[9\]/CLK  uart_0/uart_rx_inst/prescale_reg\[9\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_27/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_27/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_28/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_28/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[10\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_rx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[15\]/CLK  uart_0/uart_rx_inst/prescale_reg\[15\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_45/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_45/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_46/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_46/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[12\]/CLK  uart_0/uart_rx_inst/prescale_reg\[12\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_36/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_36/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_37/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_37/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[17\]/CLK  uart_0/uart_tx_inst/prescale_reg\[17\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_50/C  uart_0/uart_tx_inst/un1_prescale_0_I_50/Y  uart_0/uart_tx_inst/un1_prescale_0_I_52/C  uart_0/uart_tx_inst/un1_prescale_0_I_52/Y  uart_0/uart_tx_inst/un1_prescale_0_I_53/A  uart_0/uart_tx_inst/un1_prescale_0_I_53/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIJGH71\[11\]/B  SPI_master_0/current_state_RNIJGH71\[11\]/Y  UART_fifo_0/AND2_MEMORYRE/B  UART_fifo_0/AND2_MEMORYRE/Y  UART_fifo_0/MEMREBUBBLE/A  UART_fifo_0/MEMREBUBBLE/Y  UART_fifo_0/RAM512X18_QXI\[15\]/REN  	(9.9:9.9:9.9) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[15\]/CLK  uart_0/uart_tx_inst/prescale_reg\[15\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_47/A  uart_0/uart_tx_inst/un1_prescale_0_I_47/Y  uart_0/uart_tx_inst/un1_prescale_0_I_48/C  uart_0/uart_tx_inst/un1_prescale_0_I_48/Y  uart_0/uart_tx_inst/un1_prescale_0_I_49/A  uart_0/uart_tx_inst/un1_prescale_0_I_49/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[12\]/CLK  uart_0/uart_tx_inst/prescale_reg\[12\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_38/A  uart_0/uart_tx_inst/un1_prescale_0_I_38/Y  uart_0/uart_tx_inst/un1_prescale_0_I_39/C  uart_0/uart_tx_inst/un1_prescale_0_I_39/Y  uart_0/uart_tx_inst/un1_prescale_0_I_40/A  uart_0/uart_tx_inst/un1_prescale_0_I_40/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[14\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_tx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[2\]/CLK  SPI_master_0/PADDR_1\[2\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/C  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/S  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[16\]/CLK  uart_0/uart_tx_inst/prescale_reg\[16\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_47/B  uart_0/uart_tx_inst/un1_prescale_0_I_47/Y  uart_0/uart_tx_inst/un1_prescale_0_I_48/C  uart_0/uart_tx_inst/un1_prescale_0_I_48/Y  uart_0/uart_tx_inst/un1_prescale_0_I_49/A  uart_0/uart_tx_inst/un1_prescale_0_I_49/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[13\]/CLK  uart_0/uart_tx_inst/prescale_reg\[13\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_38/B  uart_0/uart_tx_inst/un1_prescale_0_I_38/Y  uart_0/uart_tx_inst/un1_prescale_0_I_39/C  uart_0/uart_tx_inst/un1_prescale_0_I_39/Y  uart_0/uart_tx_inst/un1_prescale_0_I_40/A  uart_0/uart_tx_inst/un1_prescale_0_I_40/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[14\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_tx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[15\]/CLK  uart_0/uart_tx_inst/prescale_reg\[15\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_50/A  uart_0/uart_tx_inst/un1_prescale_0_I_50/Y  uart_0/uart_tx_inst/un1_prescale_0_I_52/C  uart_0/uart_tx_inst/un1_prescale_0_I_52/Y  uart_0/uart_tx_inst/un1_prescale_0_I_53/A  uart_0/uart_tx_inst/un1_prescale_0_I_53/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIFTSR\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIFTSR\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[9\]/CLK  uart_0/uart_rx_inst/prescale_reg\[9\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_31/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_31/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_32/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_32/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[8\]/CLK  uart_0/uart_rx_inst/prescale_reg\[8\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_27/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_27/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_28/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_28/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[10\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_rx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_8/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_8/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_9/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_9/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[3\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_rx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[3\]/CLK  uart_0/uart_rx_inst/prescale_reg\[3\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_13/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_13/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_14/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_14/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/UTXF/full_out_RNIP26D1/A  CORESPI_0/USPI/UTXF/full_out_RNIP26D1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_15/A  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_15/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_14/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_14/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[1\]/CLK  UART_AD7606_0/PC_data_count\[1\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/A  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/A  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/Y  UART_AD7606_0/PC_data_reg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBD4B\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBD4B\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIUGFA1\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIUGFA1\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIUGFA1\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIUGFA1\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/data_count_RNO_1\[0\]/B  UART_AD7606_0/data_count_RNO_1\[0\]/Y  UART_AD7606_0/data_count_RNO\[0\]/B  UART_AD7606_0/data_count_RNO\[0\]/Y  UART_AD7606_0/data_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_1/B  CORESPI_0/USPI/UCC/mtx_first_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/B  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/Y  CORESPI_0/USPI/UCC/stxs_state_RNI7RVM1/A  CORESPI_0/USPI/UCC/stxs_state_RNI7RVM1/Y  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/B  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[2\]/CLK  uart_0/uart_rx_inst/prescale_reg\[2\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_8/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_8/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_9/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_9/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[3\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_rx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[5\]/CLK  uart_0/uart_rx_inst/prescale_reg\[5\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_16/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_16/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_17/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_17/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[6\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_rx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[10\]/CLK  uart_0/uart_rx_inst/prescale_reg\[10\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_31/C  uart_0/uart_rx_inst/un1_prescale_reg_0_I_31/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_32/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_32/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNING163/A  CORESPI_0/USPI/UTXF/empty_out_RNING163/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/un1_bit_cnt_I_9/A  uart_0/uart_rx_inst/un1_bit_cnt_I_9/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/A  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/C  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/Y  CORESPI_0/USPI/UCC/msrxs_strobe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe3_1/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe3_1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[2\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[2\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIG03C\[2\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIG03C\[2\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_0_RNIOI0P\[1\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_0_RNIOI0P\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIIQO71/A  CORESPI_0/USPI/URXF/empty_out_RNIIQO71/Y  CORESPI_0/USPI/URXF/empty_out_RNIBF1Q4/B  CORESPI_0/USPI/URXF/empty_out_RNIBF1Q4/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_0_RNIOI0P\[1\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_0_RNIOI0P\[1\]/Y  CORESPI_0/USPI/URXF/empty_out_RNIIQO71/A  CORESPI_0/USPI/URXF/empty_out_RNIIQO71/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/B  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR4RB1\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR4RB1\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNING163/A  CORESPI_0/USPI/UTXF/empty_out_RNING163/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[3\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[3\]/Q  UART_fifo_0/XOR2_11/A  UART_fifo_0/XOR2_11/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[3\]/A  UART_fifo_0/XOR2_WBINNXTSHIFT\[3\]/Y  UART_fifo_0/XNOR2_8/B  UART_fifo_0/XNOR2_8/Y  UART_fifo_0/AND2_14/B  UART_fifo_0/AND2_14/Y  UART_fifo_0/AND2_FULLINT/A  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[3\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[3\]/Q  sp_fifo_0/XOR2_11/A  sp_fifo_0/XOR2_11/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[3\]/A  sp_fifo_0/XOR2_WBINNXTSHIFT\[3\]/Y  sp_fifo_0/XNOR2_8/B  sp_fifo_0/XNOR2_8/Y  sp_fifo_0/AND2_14/B  sp_fifo_0/AND2_14/Y  sp_fifo_0/AND2_FULLINT/A  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_lastbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3_RNO_0\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/C  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_tick/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[0\]/CLK  uart_0/uart_rx_inst/prescale_reg\[0\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_6/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_6/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_7/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_7/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[2\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_rx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/A  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_15/A  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_15/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_14/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_14/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/A  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_15/A  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_15/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_14/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_14/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[2\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNICS2C\[0\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIQQ5O\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISTBG1\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/B  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_tick/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clk_div_val_reg\[6\]/CLK  CORESPI_0/USPI/UCC/clk_div_val_reg\[6\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIO83C\[6\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIO83C\[6\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/A  CORESPI_0/USPI/UCC/clk_div_val_reg_RNI57QF3\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/C  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[8\]/CLK  uart_0/uart_rx_inst/prescale_reg\[8\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_25/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_25/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_26/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_26/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_6/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_6/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_7/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_7/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[2\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_rx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[3\]/CLK  uart_0/uart_rx_inst/prescale_reg\[3\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_11/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_11/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_12/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_12/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_rx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/active_0_a3/B  CORESPI_0/USPI/UCC/active_0_a3/Y  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[7\]/C  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_next_RNO/A  CORESPI_0/USPI/UCC/spi_clk_next_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_next/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[0\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[0\]/Q  UART_fifo_0/XOR2_WBINNXTSHIFT\[0\]/A  UART_fifo_0/XOR2_WBINNXTSHIFT\[0\]/Y  UART_fifo_0/XNOR2_1/B  UART_fifo_0/XNOR2_1/Y  UART_fifo_0/AND3_1/A  UART_fifo_0/AND3_1/Y  UART_fifo_0/AND2_14/A  UART_fifo_0/AND2_14/Y  UART_fifo_0/AND2_FULLINT/A  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[0\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[0\]/Q  sp_fifo_0/XOR2_WBINNXTSHIFT\[0\]/A  sp_fifo_0/XOR2_WBINNXTSHIFT\[0\]/Y  sp_fifo_0/XNOR2_1/B  sp_fifo_0/XNOR2_1/Y  sp_fifo_0/AND3_1/A  sp_fifo_0/AND3_1/Y  sp_fifo_0/AND2_14/A  sp_fifo_0/AND2_14/Y  sp_fifo_0/AND2_FULLINT/A  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[2\]/CLK  CORESPI_0/USPI/URXF/counter_q\[2\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m7/A  CORESPI_0/USPI/URXF/un1_counter_q_m7/Y  CORESPI_0/USPI/URXF/un1_counter_q_m10/B  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/txd_reg_RNO/A  uart_0/uart_tx_inst/txd_reg_RNO/Y  uart_0/uart_tx_inst/txd_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/A  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/Y  CoreAPB3_0/CAPB3IIII/PRDATA_9/A  CoreAPB3_0/CAPB3IIII/PRDATA_9/Y  SPI_master_0/SPI_data\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/A  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/Y  CoreAPB3_0/CAPB3IIII/PRDATA_10/A  CoreAPB3_0/CAPB3IIII/PRDATA_10/Y  SPI_master_0/SPI_data\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/A  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/Y  CoreAPB3_0/CAPB3IIII/PRDATA_11/A  CoreAPB3_0/CAPB3IIII/PRDATA_11/Y  SPI_master_0/SPI_data\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/A  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/Y  CoreAPB3_0/CAPB3IIII/PRDATA_12/A  CoreAPB3_0/CAPB3IIII/PRDATA_12/Y  SPI_master_0/SPI_data\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/A  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/Y  CoreAPB3_0/CAPB3IIII/PRDATA_14/A  CoreAPB3_0/CAPB3IIII/PRDATA_14/Y  SPI_master_0/SPI_data\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/A  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/Y  CoreAPB3_0/CAPB3IIII/PRDATA_13/A  CoreAPB3_0/CAPB3IIII/PRDATA_13/Y  SPI_master_0/SPI_data\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/A  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/Y  CoreAPB3_0/CAPB3IIII/PRDATA_15/A  CoreAPB3_0/CAPB3IIII/PRDATA_15/Y  SPI_master_0/SPI_data\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/A  CORESPI_0/USPI/UCON/un1_PADDR_0_a2/Y  CoreAPB3_0/CAPB3IIII/PRDATA_8/A  CoreAPB3_0/CAPB3IIII/PRDATA_8/Y  SPI_master_0/SPI_data\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_54/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_54/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_76/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_76/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[4\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_rx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[6\]/CLK  uart_0/uart_rx_inst/prescale_reg\[6\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_49/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_49/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_62/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_62/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[6\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_rx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[8\]/CLK  uart_0/uart_rx_inst/prescale_reg\[8\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_52/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_52/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_70/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_70/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[8\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_rx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_41/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_41/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_60/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_60/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[1\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_rx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[15\]/CLK  uart_0/uart_rx_inst/prescale_reg\[15\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_45/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_45/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_65/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[12\]/CLK  uart_0/uart_rx_inst/prescale_reg\[12\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_56/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_56/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_61/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_61/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_1/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3_1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[0\]/CLK  uart_0/uart_rx_inst/bit_cnt\[0\]/Q  uart_0/uart_rx_inst/un1_bit_cnt_I_1/A  uart_0/uart_rx_inst/un1_bit_cnt_I_1/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_20/B  uart_0/uart_rx_inst/un1_bit_cnt_I_20/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/B  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N_0\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N_0\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNI5UEE1\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNI5UEE1\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_pktsel_RNO_0/B  CORESPI_0/USPI/UCC/mtx_pktsel_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/A  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/Y  CORESPI_0/USPI/UCC/mtx_pktsel/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_davailable/CLK  CORESPI_0/USPI/UCC/txfifo_davailable/Q  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIEH441/A  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIEH441/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIDRSR\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIDRSR\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR4RB1\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR4RB1\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNING163/A  CORESPI_0/USPI/UTXF/empty_out_RNING163/Y  CORESPI_0/USPI/UCC/mtx_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKD6I1\[6\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKD6I1\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG96I1\[5\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG96I1\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0P5I1\[1\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0P5I1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISL6I1\[8\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISL6I1\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4T5I1\[2\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4T5I1\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI816I1\[3\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI816I1\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOH6I1\[7\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOH6I1\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/B  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC56I1\[4\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC56I1\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[1\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_m18_0/A  CORESPI_0/USPI/UTXF/un1_counter_q_m18_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m18/A  CORESPI_0/USPI/UTXF/un1_counter_q_m18/Y  CORESPI_0/USPI/UTXF/m3_e_0/B  CORESPI_0/USPI/UTXF/m3_e_0/Y  CORESPI_0/USPI/UTXF/m3_e_1/A  CORESPI_0/USPI/UTXF/m3_e_1/Y  CORESPI_0/USPI/UTXF/m3_e_2/A  CORESPI_0/USPI/UTXF/m3_e_2/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[1\]/CLK  CORESPI_0/USPI/URXF/counter_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m18_0/A  CORESPI_0/USPI/URXF/un1_counter_q_m18_0/Y  CORESPI_0/USPI/URXF/un1_counter_q_m18/A  CORESPI_0/USPI/URXF/un1_counter_q_m18/Y  CORESPI_0/USPI/URXF/m3_e_0/B  CORESPI_0/USPI/URXF/m3_e_0/Y  CORESPI_0/USPI/URXF/m3_e_1/A  CORESPI_0/USPI/URXF/m3_e_1/Y  CORESPI_0/USPI/URXF/m3_e_2/A  CORESPI_0/USPI/URXF/m3_e_2/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNILHVU\[16\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNILHVU\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOD9N1\[16\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOD9N1\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_15/C  CoreAPB3_0/CAPB3IIII/PRDATA_15/Y  SPI_master_0/SPI_data\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIHDVU\[14\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIHDVU\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG59N1\[14\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG59N1\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_13/C  CoreAPB3_0/CAPB3IIII/PRDATA_13/Y  SPI_master_0/SPI_data\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIJFVU\[15\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIJFVU\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIK99N1\[15\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIK99N1\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_14/C  CoreAPB3_0/CAPB3IIII/PRDATA_14/Y  SPI_master_0/SPI_data\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIFBVU\[13\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIFBVU\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC19N1\[13\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC19N1\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_12/C  CoreAPB3_0/CAPB3IIII/PRDATA_12/Y  SPI_master_0/SPI_data\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNID9VU\[12\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNID9VU\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI8T8N1\[12\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI8T8N1\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_11/C  CoreAPB3_0/CAPB3IIII/PRDATA_11/Y  SPI_master_0/SPI_data\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIB7VU\[11\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIB7VU\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4P8N1\[11\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4P8N1\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_10/C  CoreAPB3_0/CAPB3IIII/PRDATA_10/Y  SPI_master_0/SPI_data\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNI95VU\[10\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNI95VU\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0L8N1\[10\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0L8N1\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_9/C  CoreAPB3_0/CAPB3IIII/PRDATA_9/Y  SPI_master_0/SPI_data\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIP5601\[9\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIP5601\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0Q6I1\[9\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0Q6I1\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_8/C  CoreAPB3_0/CAPB3IIII/PRDATA_8/Y  SPI_master_0/SPI_data\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/rxd_reg/CLK  uart_0/uart_rx_inst/rxd_reg/Q  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_0\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_0\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/Y  uart_0/uart_rx_inst/m_axis_tvalid_reg_RNO/B  uart_0/uart_rx_inst/m_axis_tvalid_reg_RNO/Y  uart_0/uart_rx_inst/m_axis_tvalid_reg/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIL8O72\[6\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIL8O72\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITGO72\[8\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITGO72\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPCO72\[7\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPCO72\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/B  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIH4O72\[5\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIH4O72\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNID9ES\[16\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNID9ES\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPOQQ1\[16\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPOQQ1\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_15/C  CoreAPB3_0/CAPB3IIII/PRDATA_15/Y  SPI_master_0/SPI_data\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIHTML\[16\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIHTML\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOD9N1\[16\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOD9N1\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_15/C  CoreAPB3_0/CAPB3IIII/PRDATA_15/Y  SPI_master_0/SPI_data\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI95ES\[14\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI95ES\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIHGQQ1\[14\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIHGQQ1\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_13/C  CoreAPB3_0/CAPB3IIII/PRDATA_13/Y  SPI_master_0/SPI_data\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPML\[14\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPML\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG59N1\[14\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG59N1\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_13/C  CoreAPB3_0/CAPB3IIII/PRDATA_13/Y  SPI_master_0/SPI_data\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIFRML\[15\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIFRML\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIK99N1\[15\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIK99N1\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_14/C  CoreAPB3_0/CAPB3IIII/PRDATA_14/Y  SPI_master_0/SPI_data\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIBNML\[13\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIBNML\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC19N1\[13\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC19N1\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_12/C  CoreAPB3_0/CAPB3IIII/PRDATA_12/Y  SPI_master_0/SPI_data\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI9LML\[12\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI9LML\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI8T8N1\[12\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI8T8N1\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_11/C  CoreAPB3_0/CAPB3IIII/PRDATA_11/Y  SPI_master_0/SPI_data\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI7JML\[11\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI7JML\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4P8N1\[11\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4P8N1\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_10/C  CoreAPB3_0/CAPB3IIII/PRDATA_10/Y  SPI_master_0/SPI_data\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HML\[10\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HML\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0L8N1\[10\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0L8N1\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_9/C  CoreAPB3_0/CAPB3IIII/PRDATA_9/Y  SPI_master_0/SPI_data\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILLDF\[9\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILLDF\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0Q6I1\[9\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0Q6I1\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_8/C  CoreAPB3_0/CAPB3IIII/PRDATA_8/Y  SPI_master_0/SPI_data\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNIB7ES\[15\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNIB7ES\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNILKQQ1\[15\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNILKQQ1\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_14/C  CoreAPB3_0/CAPB3IIII/PRDATA_14/Y  SPI_master_0/SPI_data\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI73ES\[13\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI73ES\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDCQQ1\[13\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDCQQ1\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_12/C  CoreAPB3_0/CAPB3IIII/PRDATA_12/Y  SPI_master_0/SPI_data\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI51ES\[12\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI51ES\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI98QQ1\[12\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI98QQ1\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_11/C  CoreAPB3_0/CAPB3IIII/PRDATA_11/Y  SPI_master_0/SPI_data\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI3VDS\[11\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI3VDS\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI54QQ1\[11\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI54QQ1\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_10/C  CoreAPB3_0/CAPB3IIII/PRDATA_10/Y  SPI_master_0/SPI_data\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI1TDS\[10\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI1TDS\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIG46I1\[10\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIG46I1\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_9/C  CoreAPB3_0/CAPB3IIII/PRDATA_9/Y  SPI_master_0/SPI_data\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIH5LU\[9\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIH5LU\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1LO72\[9\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1LO72\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_8/C  CoreAPB3_0/CAPB3IIII/PRDATA_8/Y  SPI_master_0/SPI_data\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/A  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/C  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/Y  CORESPI_0/USPI/UCC/mtx_pktsel/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9L5J\[16\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9L5J\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPOQQ1\[16\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPOQQ1\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_15/C  CoreAPB3_0/CAPB3IIII/PRDATA_15/Y  SPI_master_0/SPI_data\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5H5J\[14\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5H5J\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIHGQQ1\[14\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIHGQQ1\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_13/C  CoreAPB3_0/CAPB3IIII/PRDATA_13/Y  SPI_master_0/SPI_data\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI7J5J\[15\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI7J5J\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNILKQQ1\[15\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNILKQQ1\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_14/C  CoreAPB3_0/CAPB3IIII/PRDATA_14/Y  SPI_master_0/SPI_data\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3F5J\[13\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3F5J\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDCQQ1\[13\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDCQQ1\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_12/C  CoreAPB3_0/CAPB3IIII/PRDATA_12/Y  SPI_master_0/SPI_data\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1D5J\[12\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1D5J\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI98QQ1\[12\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI98QQ1\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_11/C  CoreAPB3_0/CAPB3IIII/PRDATA_11/Y  SPI_master_0/SPI_data\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIVA5J\[11\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIVA5J\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI54QQ1\[11\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI54QQ1\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_10/C  CoreAPB3_0/CAPB3IIII/PRDATA_10/Y  SPI_master_0/SPI_data\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT85J\[10\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT85J\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIG46I1\[10\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIG46I1\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_9/C  CoreAPB3_0/CAPB3IIII/PRDATA_9/Y  SPI_master_0/SPI_data\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDLST\[9\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDLST\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1LO72\[9\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1LO72\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_8/C  CoreAPB3_0/CAPB3IIII/PRDATA_8/Y  SPI_master_0/SPI_data\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[0\]/CLK  uart_0/uart_rx_inst/prescale_reg\[0\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_8/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_8/Y  uart_0/uart_rx_inst/un1_prescale_reg_0_I_9/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_9/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[3\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_rx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/data_reg_RNO\[0\]/S  uart_0/uart_tx_inst/data_reg_RNO\[0\]/Y  uart_0/uart_tx_inst/data_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/data_reg_RNO\[7\]/S  uart_0/uart_tx_inst/data_reg_RNO\[7\]/Y  uart_0/uart_tx_inst/data_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/data_reg_RNO\[6\]/S  uart_0/uart_tx_inst/data_reg_RNO\[6\]/Y  uart_0/uart_tx_inst/data_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/data_reg_RNO\[5\]/S  uart_0/uart_tx_inst/data_reg_RNO\[5\]/Y  uart_0/uart_tx_inst/data_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/data_reg_RNO\[4\]/S  uart_0/uart_tx_inst/data_reg_RNO\[4\]/Y  uart_0/uart_tx_inst/data_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/data_reg_RNO\[3\]/S  uart_0/uart_tx_inst/data_reg_RNO\[3\]/Y  uart_0/uart_tx_inst/data_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/data_reg_RNO\[2\]/S  uart_0/uart_tx_inst/data_reg_RNO\[2\]/Y  uart_0/uart_tx_inst/data_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNIFA7V\[1\]/Y  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/A  uart_0/uart_tx_inst/bit_cnt_RNIUKEU1\[0\]/Y  uart_0/uart_tx_inst/data_reg_RNO\[1\]/S  uart_0/uart_tx_inst/data_reg_RNO\[1\]/Y  uart_0/uart_tx_inst/data_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[16\]/CLK  uart_0/uart_rx_inst/prescale_reg\[16\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_48/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_48/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_71/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_71/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[7\]/CLK  uart_0/uart_rx_inst/prescale_reg\[7\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_46/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_46/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_72/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_72/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[10\]/CLK  uart_0/uart_rx_inst/prescale_reg\[10\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_53/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_53/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_73/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_73/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[10\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_rx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[13\]/CLK  uart_0/uart_rx_inst/prescale_reg\[13\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_58/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_58/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_68/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_68/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/un1_bit_cnt_5_I_9/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_9/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/Y  CORESPI_0/USPI/UCC/mtx_state_RNI59HC2\[4\]/C  CORESPI_0/USPI/UCC/mtx_state_RNI59HC2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[6\]/CLK  SPI_master_0/current_state\[6\]/Q  SPI_master_0/current_state_RNIBNMV\[6\]/A  SPI_master_0/current_state_RNIBNMV\[6\]/Y  SPI_master_0/current_state_RNIU7872\[11\]/B  SPI_master_0/current_state_RNIU7872\[11\]/Y  SPI_master_0/PWDATA_RNO\[15\]/B  SPI_master_0/PWDATA_RNO\[15\]/Y  SPI_master_0/PWDATA\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe0_2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_awe0/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[14\]/CLK  uart_0/uart_rx_inst/prescale_reg\[14\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_42/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_42/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_63/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_63/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[14\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_rx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[17\]/CLK  uart_0/uart_rx_inst/prescale_reg\[17\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_47/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_47/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_77/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/B  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/mtx_first_RNO/B  CORESPI_0/USPI/UCC/mtx_first_RNO/Y  CORESPI_0/USPI/UCC/mtx_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1P0_empty/CLK  sp_fifo_0/DFN1P0_empty/Q  sp_fifo_0/NAND2_0/A  sp_fifo_0/NAND2_0/Y  sp_fifo_0/AND2_MEMORYRE/A  sp_fifo_0/AND2_MEMORYRE/Y  sp_fifo_0/AND2_20/B  sp_fifo_0/AND2_20/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[1\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[1\]/Y  sp_fifo_0/DFN1C0_MEM_RADDR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[3\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[3\]/Q  UART_fifo_0/XOR2_10/A  UART_fifo_0/XOR2_10/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/A  UART_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  UART_fifo_0/XNOR2_7/A  UART_fifo_0/XNOR2_7/Y  UART_fifo_0/AND2_8/B  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[3\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[3\]/Q  sp_fifo_0/XOR2_10/A  sp_fifo_0/XOR2_10/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[3\]/A  sp_fifo_0/XOR2_RBINNXTSHIFT\[3\]/Y  sp_fifo_0/XNOR2_7/A  sp_fifo_0/XNOR2_7/Y  sp_fifo_0/AND2_8/B  sp_fifo_0/AND2_8/Y  sp_fifo_0/AND2_EMPTYINT/A  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/A  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_15/A  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_15/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_14/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_14/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[2\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[1\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_tx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[2\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_tx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_tx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_tx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_tx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_tx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_tx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_tx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_tx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_tx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[0\]/A  uart_0/uart_tx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_tx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastbit/CLK  CORESPI_0/USPI/UCC/mtx_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1_0/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/Y  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/B  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/Y  CORESPI_0/USPI/UCC/stxs_txzeros_RNO/B  CORESPI_0/USPI/UCC/stxs_txzeros_RNO/Y  CORESPI_0/USPI/UCC/stxs_txzeros/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[3\]/CLK  uart_0/uart_rx_inst/bit_cnt\[3\]/Q  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_0\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNIMRRQ_0\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIT7067\[3\]/Y  uart_0/uart_rx_inst/m_axis_tvalid_reg_RNO/B  uart_0/uart_rx_inst/m_axis_tvalid_reg_RNO/Y  uart_0/uart_rx_inst/m_axis_tvalid_reg/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIU24G\[2\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIU24G\[2\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNILACR4/A  CORESPI_0/USPI/UTXF/empty_out_RNILACR4/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_consecutive/CLK  CORESPI_0/USPI/UCC/mtx_consecutive/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3_RNO_0\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_6/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[4\]/CLK  uart_0/uart_rx_inst/prescale_reg\[4\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_12/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_12/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[4\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[4\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_rx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[6\]/CLK  uart_0/uart_rx_inst/prescale_reg\[6\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_17/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_17/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[6\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_rx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[9\]/CLK  uart_0/uart_rx_inst/prescale_reg\[9\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_26/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_26/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[8\]/CLK  uart_0/uart_rx_inst/prescale_reg\[8\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_23/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_23/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[8\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_rx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[1\]/CLK  uart_0/uart_rx_inst/prescale_reg\[1\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_5/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_5/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[1\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_rx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[3\]/CLK  uart_0/uart_rx_inst/prescale_reg\[3\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_9/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_9/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[3\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_rx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[15\]/CLK  uart_0/uart_rx_inst/prescale_reg\[15\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_43/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_43/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_rx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[12\]/CLK  uart_0/uart_rx_inst/prescale_reg\[12\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_35/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_rx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_tx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[4\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_tx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_tx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_tx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_tx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI6PFA1\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI6PFA1\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI2LFA1\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI2LFA1\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNII4B11/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[3\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIU24G\[2\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIU24G\[2\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIU24G\[2\]/B  CORESPI_0/USPI/UTXF/rd_pointer_q_RNIU24G\[2\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNIBOPH/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a3_1\[5\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a3_1\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a3_2\[5\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a3_2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[0\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[0\]/Q  UART_fifo_0/XOR2_RBINNXTSHIFT\[0\]/A  UART_fifo_0/XOR2_RBINNXTSHIFT\[0\]/Y  UART_fifo_0/XNOR2_2/A  UART_fifo_0/XNOR2_2/Y  UART_fifo_0/AND3_0/A  UART_fifo_0/AND3_0/Y  UART_fifo_0/AND2_8/A  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[0\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[0\]/Q  sp_fifo_0/XOR2_RBINNXTSHIFT\[0\]/A  sp_fifo_0/XOR2_RBINNXTSHIFT\[0\]/Y  sp_fifo_0/XNOR2_2/A  sp_fifo_0/XNOR2_2/Y  sp_fifo_0/AND3_0/A  sp_fifo_0/AND3_0/Y  sp_fifo_0/AND2_8/A  sp_fifo_0/AND2_8/Y  sp_fifo_0/AND2_EMPTYINT/A  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_1/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_1/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/Y  CORESPI_0/USPI/URF/control1\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[2\]/CLK  uart_0/uart_rx_inst/prescale_reg\[2\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_7/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_7/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[2\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_rx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[16\]/CLK  uart_0/uart_rx_inst/prescale_reg\[16\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_46/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_46/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_rx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[5\]/CLK  uart_0/uart_rx_inst/prescale_reg\[5\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_14/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_14/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[5\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[7\]/CLK  uart_0/uart_rx_inst/prescale_reg\[7\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_20/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_20/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_rx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[10\]/CLK  uart_0/uart_rx_inst/prescale_reg\[10\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_28/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_28/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[10\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_rx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[13\]/CLK  uart_0/uart_rx_inst/prescale_reg\[13\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_37/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_37/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_rx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIUGFA1\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIUGFA1\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[3\]/CLK  uart_0/uart_tx_inst/prescale_reg\[3\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_13/B  uart_0/uart_tx_inst/un1_prescale_0_I_13/Y  uart_0/uart_tx_inst/un1_prescale_0_I_14/A  uart_0/uart_tx_inst/un1_prescale_0_I_14/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_tx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/A  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_1/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_15/A  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_15/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_14/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_14/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe7/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/B  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[18\]/CLK  uart_0/uart_tx_inst/prescale_reg\[18\]/Q  uart_0/uart_tx_inst/prescale_reg_RNI7C8H2\[18\]/A  uart_0/uart_tx_inst/prescale_reg_RNI7C8H2\[18\]/Y  uart_0/uart_tx_inst/un1_prescale_I_57/A  uart_0/uart_tx_inst/un1_prescale_I_57/Y  uart_0/uart_tx_inst/un1_prescale_I_78/A  uart_0/uart_tx_inst/un1_prescale_I_78/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[2\]/Q  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3_3\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/int_raw_RNO_1\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNO_1\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNO_0\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/Y  CORESPI_0/USPI/URF/int_raw\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/int_raw_RNO_1\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNO_1\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIJGH71\[11\]/B  SPI_master_0/current_state_RNIJGH71\[11\]/Y  UART_fifo_0/AND2A_0/B  UART_fifo_0/AND2A_0/Y  UART_fifo_0/DFN1C0_DVLDI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_1/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI2MBC\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a3_1_RNO\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a3_1_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a3_1\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a3_1\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a3_2\[5\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a3_2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/C  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC1_stxs_txready/CLK  CORESPI_0/USPI/UCC/SYNC1_stxs_txready/Q  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIEH441/B  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNIEH441/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/C  uart_0/uart_tx_inst/bit_cnt_RNI81RE1\[3\]/Y  uart_0/uart_tx_inst/txd_reg_RNO/S  uart_0/uart_tx_inst/txd_reg_RNO/Y  uart_0/uart_tx_inst/txd_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[4\]/CLK  uart_0/uart_tx_inst/prescale_reg\[4\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_13/C  uart_0/uart_tx_inst/un1_prescale_0_I_13/Y  uart_0/uart_tx_inst/un1_prescale_0_I_14/A  uart_0/uart_tx_inst/un1_prescale_0_I_14/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_tx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[6\]/CLK  uart_0/uart_tx_inst/prescale_reg\[6\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_19/C  uart_0/uart_tx_inst/un1_prescale_0_I_19/Y  uart_0/uart_tx_inst/un1_prescale_0_I_20/A  uart_0/uart_tx_inst/un1_prescale_0_I_20/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_tx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[15\]/CLK  uart_0/uart_tx_inst/prescale_reg\[15\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_45/C  uart_0/uart_tx_inst/un1_prescale_0_I_45/Y  uart_0/uart_tx_inst/un1_prescale_0_I_46/A  uart_0/uart_tx_inst/un1_prescale_0_I_46/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_tx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[12\]/CLK  uart_0/uart_tx_inst/prescale_reg\[12\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_36/C  uart_0/uart_tx_inst/un1_prescale_0_I_36/Y  uart_0/uart_tx_inst/un1_prescale_0_I_37/A  uart_0/uart_tx_inst/un1_prescale_0_I_37/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_tx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[0\]/CLK  uart_0/uart_tx_inst/prescale_reg\[0\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_6/B  uart_0/uart_tx_inst/un1_prescale_0_I_6/Y  uart_0/uart_tx_inst/un1_prescale_0_I_7/A  uart_0/uart_tx_inst/un1_prescale_0_I_7/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[2\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_tx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[11\]/CLK  uart_0/uart_rx_inst/prescale_reg\[11\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_32/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_32/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[14\]/CLK  uart_0/uart_rx_inst/prescale_reg\[14\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_40/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_40/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[14\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_rx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[17\]/CLK  uart_0/uart_rx_inst/prescale_reg\[17\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_49/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_49/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_rx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIVDTR\[9\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIVDTR\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV9SB1\[9\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKIGP2\[9\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIFHQE\[10\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIFHQE\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIELSA1\[10\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPG53\[10\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIHJQE\[11\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIHJQE\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIPSA1\[11\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1H53\[11\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNILNQE\[13\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNILNQE\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ1TA1\[13\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIAIH53\[13\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIJLQE\[12\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIJLQE\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIMTSA1\[12\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2AH53\[12\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNINPQE\[14\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNINPQE\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIU5TA1\[14\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIIQH53\[14\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIPRQE\[15\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIPRQE\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2ATA1\[15\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIQ2I53\[15\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIRTQE\[16\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNIRTQE\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI6ETA1\[16\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7__RNI2BI53\[16\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIN5TR\[5\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIN5TR\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFPRB1\[5\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIKHFP2\[5\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIL3TR\[4\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIL3TR\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBLRB1\[4\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIC9FP2\[4\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIR9TR\[7\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIR9TR\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIN1SB1\[7\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI42GP2\[7\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIP7TR\[6\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIP7TR\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIJTRB1\[6\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNISPFP2\[6\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNITBTR\[8\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNITBTR\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR5SB1\[8\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNICAGP2\[8\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIJ1TR\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIJ1TR\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIJ1TR\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIJ1TR\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIHVSR\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIHVSR\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIHVSR\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIHVSR\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIFTSR\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIFTSR\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIFTSR\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIFTSR\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/Y  CORESPI_0/USPI/UCC/txfifo_datadelay\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_1/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_15/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_15/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_14/B  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_14/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_15/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_15/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_14/B  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_14/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[2\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[9\]/CLK  uart_0/uart_tx_inst/prescale_reg\[9\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_27/C  uart_0/uart_tx_inst/un1_prescale_0_I_27/Y  uart_0/uart_tx_inst/un1_prescale_0_I_28/A  uart_0/uart_tx_inst/un1_prescale_0_I_28/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_tx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_1\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/A  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/Y  CORESPI_0/USPI/UCC/stxs_state_RNI7RVM1/A  CORESPI_0/USPI/UCC/stxs_state_RNI7RVM1/Y  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/B  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PWRITE/CLK  SPI_master_0/PWRITE/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2_0/Y  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/B  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[9\]/CLK  uart_0/uart_tx_inst/prescale_reg\[9\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_31/B  uart_0/uart_tx_inst/un1_prescale_0_I_31/Y  uart_0/uart_tx_inst/un1_prescale_0_I_32/A  uart_0/uart_tx_inst/un1_prescale_0_I_32/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_tx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[2\]/B  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIP5RL2\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIP5RL2\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_8/B  uart_0/uart_tx_inst/un1_prescale_0_I_8/Y  uart_0/uart_tx_inst/un1_prescale_0_I_9/A  uart_0/uart_tx_inst/un1_prescale_0_I_9/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_tx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_27/B  uart_0/uart_tx_inst/un1_prescale_0_I_27/Y  uart_0/uart_tx_inst/un1_prescale_0_I_28/A  uart_0/uart_tx_inst/un1_prescale_0_I_28/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_tx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/B  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIK43C\[4\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNIAB6O\[5\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/C  CORESPI_0/USPI/UCC/clk_div_val_reg_RNISUCG1\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/A  CORESPI_0/USPI/UCC/spi_clk_tick_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_tick/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[2\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[2\]/Q  UART_fifo_0/XNOR2_0/B  UART_fifo_0/XNOR2_0/Y  UART_fifo_0/AND3_0/C  UART_fifo_0/AND3_0/Y  UART_fifo_0/AND2_8/A  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[2\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[2\]/Q  sp_fifo_0/XNOR2_0/B  sp_fifo_0/XNOR2_0/Y  sp_fifo_0/AND3_0/C  sp_fifo_0/AND3_0/Y  sp_fifo_0/AND2_8/A  sp_fifo_0/AND2_8/Y  sp_fifo_0/AND2_EMPTYINT/A  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/B  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[8\]/CLK  UART_AD7606_0/PC_data_reg\[8\]/Q  UART_AD7606_0/AD_data_count_RNO_9\[3\]/B  UART_AD7606_0/AD_data_count_RNO_9\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_8\[3\]/B  UART_AD7606_0/AD_data_count_RNO_8\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_3\[3\]/C  UART_AD7606_0/AD_data_count_RNO_3\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_0\[3\]/C  UART_AD7606_0/AD_data_count_RNO_0\[3\]/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/B  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_1\[3\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[2\]/CLK  uart_0/uart_rx_inst/bit_cnt\[2\]/Q  uart_0/uart_rx_inst/un1_bit_cnt_I_5/A  uart_0/uart_rx_inst/un1_bit_cnt_I_5/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/C  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[1\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[1\]/Q  UART_fifo_0/XNOR2_3/B  UART_fifo_0/XNOR2_3/Y  UART_fifo_0/AND3_0/B  UART_fifo_0/AND3_0/Y  UART_fifo_0/AND2_8/A  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[1\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[1\]/Q  sp_fifo_0/XNOR2_3/B  sp_fifo_0/XNOR2_3/Y  sp_fifo_0/AND3_0/B  sp_fifo_0/AND3_0/Y  sp_fifo_0/AND2_8/A  sp_fifo_0/AND2_8/Y  sp_fifo_0/AND2_EMPTYINT/A  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/C  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_1/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0_1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_rxbusy/CLK  CORESPI_0/USPI/UCC/mtx_rxbusy/Q  CORESPI_0/USPI/URF/prdata_2_i_a2_2_1\[7\]/B  CORESPI_0/USPI/URF/prdata_2_i_a2_2_1\[7\]/Y  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[10\]/CLK  uart_0/uart_tx_inst/prescale_reg\[10\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_31/C  uart_0/uart_tx_inst/un1_prescale_0_I_31/Y  uart_0/uart_tx_inst/un1_prescale_0_I_32/A  uart_0/uart_tx_inst/un1_prescale_0_I_32/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_tx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[3\]/CLK  uart_0/uart_tx_inst/prescale_reg\[3\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_11/A  uart_0/uart_tx_inst/un1_prescale_0_I_11/Y  uart_0/uart_tx_inst/un1_prescale_0_I_12/A  uart_0/uart_tx_inst/un1_prescale_0_I_12/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[4\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[4\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[4\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_tx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[2\]/CLK  uart_0/uart_tx_inst/prescale_reg\[2\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_8/C  uart_0/uart_tx_inst/un1_prescale_0_I_8/Y  uart_0/uart_tx_inst/un1_prescale_0_I_9/A  uart_0/uart_tx_inst/un1_prescale_0_I_9/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_tx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[5\]/CLK  uart_0/uart_tx_inst/prescale_reg\[5\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_16/C  uart_0/uart_tx_inst/un1_prescale_0_I_16/Y  uart_0/uart_tx_inst/un1_prescale_0_I_17/A  uart_0/uart_tx_inst/un1_prescale_0_I_17/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_tx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[3\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[3\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_m10/A  CORESPI_0/USPI/UTXF/un1_counter_q_m10/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m22/B  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[0\]/CLK  uart_0/uart_tx_inst/prescale_reg\[0\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_8/A  uart_0/uart_tx_inst/un1_prescale_0_I_8/Y  uart_0/uart_tx_inst/un1_prescale_0_I_9/A  uart_0/uart_tx_inst/un1_prescale_0_I_9/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_tx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNING163/A  CORESPI_0/USPI/UTXF/empty_out_RNING163/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI7RVM1/S  CORESPI_0/USPI/UCC/stxs_state_RNI7RVM1/Y  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/B  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNING163/A  CORESPI_0/USPI/UTXF/empty_out_RNING163/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI1BJ9\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNING163/A  CORESPI_0/USPI/UTXF/empty_out_RNING163/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNING163/A  CORESPI_0/USPI/UTXF/empty_out_RNING163/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI9B4B\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI9B4B\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR4RB1\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR4RB1\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNING163/A  CORESPI_0/USPI/UTXF/empty_out_RNING163/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI5RBQ\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIQCFA1\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNING163/A  CORESPI_0/USPI/UTXF/empty_out_RNING163/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI9B4B\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI9B4B\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR4RB1\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR4RB1\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNING163/A  CORESPI_0/USPI/UTXF/empty_out_RNING163/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIDRSR\[0\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIDRSR\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR4RB1\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR4RB1\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNING163/A  CORESPI_0/USPI/UTXF/empty_out_RNING163/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/A  CORESPI_0/USPI/UCC/mtx_lastbit_RNIID3J1/Y  CORESPI_0/USPI/UCC/msrxs_datain\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_6/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOD9N1\[16\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOD9N1\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_15/C  CoreAPB3_0/CAPB3IIII/PRDATA_15/Y  SPI_master_0/SPI_data\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG59N1\[14\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG59N1\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_13/C  CoreAPB3_0/CAPB3IIII/PRDATA_13/Y  SPI_master_0/SPI_data\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIK99N1\[15\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIK99N1\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_14/C  CoreAPB3_0/CAPB3IIII/PRDATA_14/Y  SPI_master_0/SPI_data\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC19N1\[13\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC19N1\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_12/C  CoreAPB3_0/CAPB3IIII/PRDATA_12/Y  SPI_master_0/SPI_data\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI8T8N1\[12\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI8T8N1\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_11/C  CoreAPB3_0/CAPB3IIII/PRDATA_11/Y  SPI_master_0/SPI_data\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4P8N1\[11\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4P8N1\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_10/C  CoreAPB3_0/CAPB3IIII/PRDATA_10/Y  SPI_master_0/SPI_data\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0L8N1\[10\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0L8N1\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_9/C  CoreAPB3_0/CAPB3IIII/PRDATA_9/Y  SPI_master_0/SPI_data\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0Q6I1\[9\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0Q6I1\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_8/C  CoreAPB3_0/CAPB3IIII/PRDATA_8/Y  SPI_master_0/SPI_data\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[0\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIDRSR\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIDRSR\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR4RB1\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIR4RB1\[0\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIRG4R2\[0\]/Y  CORESPI_0/USPI/UTXF/empty_out_RNING163/A  CORESPI_0/USPI/UTXF/empty_out_RNING163/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_1/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1_1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_1/B  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2_1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[2\]/CLK  SPI_master_0/PWDATA\[2\]/Q  CORESPI_0/USPI/URF/int_raw_RNO_1\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNO_1\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNO_0\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/Y  CORESPI_0/USPI/URF/int_raw\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[3\]/CLK  SPI_master_0/PWDATA\[3\]/Q  CORESPI_0/USPI/URF/int_raw_RNO_1\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNO_1\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNO_0\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a3_1_RNO\[5\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a3_1_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a3_1\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a3_1\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a3_2\[5\]/B  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a3_2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q_0\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIG46I1\[10\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIG46I1\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_9/C  CoreAPB3_0/CAPB3IIII/PRDATA_9/Y  SPI_master_0/SPI_data\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[0\]/CLK  uart_0/uart_tx_inst/bit_cnt\[0\]/Q  uart_0/uart_tx_inst/un1_bit_cnt_5_I_1/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_1/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_20/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[14\]/CLK  UART_AD7606_0/PC_data_reg\[14\]/Q  UART_AD7606_0/AD_data_count_RNO_9\[3\]/A  UART_AD7606_0/AD_data_count_RNO_9\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_8\[3\]/B  UART_AD7606_0/AD_data_count_RNO_8\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_3\[3\]/C  UART_AD7606_0/AD_data_count_RNO_3\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_0\[3\]/C  UART_AD7606_0/AD_data_count_RNO_0\[3\]/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/B  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI1BBS1\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNI74BN3\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[2\]/CLK  uart_0/uart_rx_inst/bit_cnt\[2\]/Q  uart_0/uart_rx_inst/un1_bit_cnt_I_8/A  uart_0/uart_rx_inst/un1_bit_cnt_I_8/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_22/A  uart_0/uart_rx_inst/un1_bit_cnt_I_22/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/B  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_6/A  uart_0/uart_tx_inst/un1_prescale_0_I_6/Y  uart_0/uart_tx_inst/un1_prescale_0_I_7/A  uart_0/uart_tx_inst/un1_prescale_0_I_7/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[2\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_tx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_25/A  uart_0/uart_tx_inst/un1_prescale_0_I_25/Y  uart_0/uart_tx_inst/un1_prescale_0_I_26/A  uart_0/uart_tx_inst/un1_prescale_0_I_26/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_tx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N_0\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N_0\[4\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_2/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/Y  CORESPI_0/USPI/UCC/mtx_consecutive/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[9\]/CLK  uart_0/uart_rx_inst/prescale_reg\[9\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_69/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_69/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_rx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[3\]/CLK  uart_0/uart_rx_inst/prescale_reg\[3\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_74/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_74/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[3\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_rx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPOQQ1\[16\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPOQQ1\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_15/C  CoreAPB3_0/CAPB3IIII/PRDATA_15/Y  SPI_master_0/SPI_data\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIHGQQ1\[14\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIHGQQ1\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_13/C  CoreAPB3_0/CAPB3IIII/PRDATA_13/Y  SPI_master_0/SPI_data\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNILKQQ1\[15\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNILKQQ1\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_14/C  CoreAPB3_0/CAPB3IIII/PRDATA_14/Y  SPI_master_0/SPI_data\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDCQQ1\[13\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDCQQ1\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_12/C  CoreAPB3_0/CAPB3IIII/PRDATA_12/Y  SPI_master_0/SPI_data\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI98QQ1\[12\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI98QQ1\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_11/C  CoreAPB3_0/CAPB3IIII/PRDATA_11/Y  SPI_master_0/SPI_data\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI54QQ1\[11\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI54QQ1\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_10/C  CoreAPB3_0/CAPB3IIII/PRDATA_10/Y  SPI_master_0/SPI_data\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1LO72\[9\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1LO72\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_8/C  CoreAPB3_0/CAPB3IIII/PRDATA_8/Y  SPI_master_0/SPI_data\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/S  CORESPI_0/USPI/UCC/clock_rx_q3_RNIF9K21/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tvalid_reg/CLK  UART_AD7606_0/m_axis_tvalid_reg/Q  uart_0/uart_tx_inst/data_reg_0_sqmuxa_1_0/B  uart_0/uart_tx_inst/data_reg_0_sqmuxa_1_0/Y  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/A  uart_0/uart_tx_inst/bit_cnt_RNIFGUFD\[3\]/Y  uart_0/uart_tx_inst/data_reg\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[18\]/CLK  uart_0/uart_rx_inst/prescale_reg\[18\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_57/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_57/Y  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_78/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[0\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[0\]/Q  UART_fifo_0/XNOR2_2/B  UART_fifo_0/XNOR2_2/Y  UART_fifo_0/AND3_0/A  UART_fifo_0/AND3_0/Y  UART_fifo_0/AND2_8/A  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[0\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[0\]/Q  sp_fifo_0/XNOR2_2/B  sp_fifo_0/XNOR2_2/Y  sp_fifo_0/AND3_0/A  sp_fifo_0/AND3_0/Y  sp_fifo_0/AND2_8/A  sp_fifo_0/AND2_8/Y  sp_fifo_0/AND2_EMPTYINT/A  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_busy/CLK  CORESPI_0/USPI/UCC/mtx_busy/Q  CORESPI_0/USPI/URF/prdata_2_i_a2_2_1\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_a2_2_1\[7\]/Y  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[7\]/A  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_first_RNO/A  CORESPI_0/USPI/UCC/mtx_first_RNO/Y  CORESPI_0/USPI/UCC/mtx_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[0\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[0\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNICFSI\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNICFSI\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/AD_data_count\[0\]/CLK  UART_AD7606_0/AD_data_count\[0\]/Q  UART_AD7606_0/AD_data_count_RNITM6I\[1\]/B  UART_AD7606_0/AD_data_count_RNITM6I\[1\]/Y  UART_AD7606_0/AD_data_count_RNIUHD41\[1\]/A  UART_AD7606_0/AD_data_count_RNIUHD41\[1\]/Y  UART_AD7606_0/AD_data_count_RNO\[0\]/B  UART_AD7606_0/AD_data_count_RNO\[0\]/Y  UART_AD7606_0/AD_data_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/B  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[0\]/CLK  uart_0/uart_rx_inst/prescale_reg\[0\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_5/A  uart_0/uart_rx_inst/un1_prescale_reg_0_I_5/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[1\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_rx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/AD_data_count\[0\]/CLK  UART_AD7606_0/AD_data_count\[0\]/Q  UART_AD7606_0/AD_data_count_RNITM6I\[1\]/B  UART_AD7606_0/AD_data_count_RNITM6I\[1\]/Y  UART_AD7606_0/AD_data_count_RNIUHD41\[1\]/A  UART_AD7606_0/AD_data_count_RNIUHD41\[1\]/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/S  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIQJ9E1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[2\]/CLK  uart_0/uart_rx_inst/prescale_reg\[2\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_67/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_67/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[2\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_rx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[5\]/CLK  uart_0/uart_rx_inst/prescale_reg\[5\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_64/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_64/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/B  CORESPI_0/USPI/URXF/empty_out_RNIN7SJ4/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/B  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[5\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5DST\[5\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5DST\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIH4O72\[5\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIH4O72\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[6\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI7FST\[6\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI7FST\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIL8O72\[6\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIL8O72\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[7\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9HST\[7\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9HST\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPCO72\[7\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPCO72\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/B  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[8\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIBJST\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIBJST\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITGO72\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITGO72\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT4ST\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIV6ST\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI19ST\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3BST\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[5\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5DST\[5\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5DST\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIH4O72\[5\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIH4O72\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[6\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI7FST\[6\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI7FST\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIL8O72\[6\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIL8O72\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[7\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9HST\[7\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9HST\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPCO72\[7\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPCO72\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/B  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[8\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIBJST\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIBJST\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITGO72\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITGO72\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[5\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI9TKU\[5\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI9TKU\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIH4O72\[5\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIH4O72\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[6\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIBVKU\[6\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIBVKU\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIL8O72\[6\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIL8O72\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[7\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNID1LU\[7\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNID1LU\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPCO72\[7\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPCO72\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/B  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[8\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIF3LU\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIF3LU\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITGO72\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITGO72\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[1\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI55DF\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI55DF\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0P5I1\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0P5I1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[2\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI77DF\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI77DF\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4T5I1\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4T5I1\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[3\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI99DF\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI99DF\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI816I1\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI816I1\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[4\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIBBDF\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIBBDF\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC56I1\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC56I1\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[5\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDDDF\[5\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDDDF\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG96I1\[5\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG96I1\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[6\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIFFDF\[6\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIFFDF\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKD6I1\[6\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKD6I1\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[7\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIHHDF\[7\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIHHDF\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOH6I1\[7\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOH6I1\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/B  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[8\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIJJDF\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIJJDF\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISL6I1\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISL6I1\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_full/CLK  UART_fifo_0/DFN1C0_full/Q  UART_fifo_0/NAND2_1/A  UART_fifo_0/NAND2_1/Y  UART_fifo_0/AND2_MEMORYWE/A  UART_fifo_0/AND2_MEMORYWE/Y  UART_fifo_0/AND2_0/B  UART_fifo_0/AND2_0/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[1\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[1\]/Y  UART_fifo_0/DFN1C0_MEM_WADDR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_full/CLK  sp_fifo_0/DFN1C0_full/Q  sp_fifo_0/NAND2_1/A  sp_fifo_0/NAND2_1/Y  sp_fifo_0/AND2_MEMORYWE/A  sp_fifo_0/AND2_MEMORYWE/Y  sp_fifo_0/AND2_0/B  sp_fifo_0/AND2_0/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[1\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[1\]/Y  sp_fifo_0/DFN1C0_MEM_WADDR\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI1LKU\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1KN72\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI3NKU\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5ON72\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI5PKU\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9SN72\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI7RKU\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNID0O72\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[5\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI9TKU\[5\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNI9TKU\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIH4O72\[5\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIH4O72\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[6\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIBVKU\[6\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIBVKU\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIL8O72\[6\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIL8O72\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[7\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNID1LU\[7\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNID1LU\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPCO72\[7\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPCO72\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/B  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[8\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIF3LU\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIF3LU\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITGO72\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNITGO72\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[1\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI55DF\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI55DF\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0P5I1\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0P5I1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[2\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI77DF\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI77DF\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4T5I1\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4T5I1\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[3\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI99DF\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI99DF\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI816I1\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI816I1\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[4\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIBBDF\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIBBDF\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC56I1\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC56I1\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[5\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDDDF\[5\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDDDF\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG96I1\[5\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG96I1\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[6\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIFFDF\[6\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIFFDF\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKD6I1\[6\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKD6I1\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[7\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIHHDF\[7\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIHHDF\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOH6I1\[7\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOH6I1\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/B  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[8\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIJJDF\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIJJDF\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISL6I1\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISL6I1\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[1\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNI9L501\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNI9L501\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0P5I1\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0P5I1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[2\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIBN501\[2\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIBN501\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4T5I1\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4T5I1\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[3\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIDP501\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIDP501\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI816I1\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI816I1\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[4\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIFR501\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIFR501\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC56I1\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC56I1\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[5\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIHT501\[5\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIHT501\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG96I1\[5\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG96I1\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[6\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIJV501\[6\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIJV501\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKD6I1\[6\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKD6I1\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[7\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIL1601\[7\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIL1601\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOH6I1\[7\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOH6I1\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/B  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[8\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIN3601\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIN3601\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISL6I1\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISL6I1\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[1\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNI9L501\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNI9L501\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0P5I1\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0P5I1\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI58454\[1\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[2\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIBN501\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIBN501\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4T5I1\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4T5I1\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDG454\[2\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[3\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIDP501\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIDP501\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI816I1\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI816I1\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILO454\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[4\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIFR501\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIFR501\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC56I1\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC56I1\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT0554\[4\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[5\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIHT501\[5\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIHT501\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG96I1\[5\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG96I1\[5\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI59554\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[6\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIJV501\[6\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIJV501\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKD6I1\[6\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKD6I1\[6\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDH554\[6\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[7\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIL1601\[7\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIL1601\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOH6I1\[7\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOH6I1\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILP554\[7\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/B  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[8\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIN3601\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIN3601\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISL6I1\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNISL6I1\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT1654\[8\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_reg_RNO\[14\]/B  UART_AD7606_0/PC_data_reg_RNO\[14\]/Y  UART_AD7606_0/PC_data_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_reg_RNO\[13\]/B  UART_AD7606_0/PC_data_reg_RNO\[13\]/Y  UART_AD7606_0/PC_data_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_reg_RNO\[12\]/B  UART_AD7606_0/PC_data_reg_RNO\[12\]/Y  UART_AD7606_0/PC_data_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_reg_RNO\[11\]/B  UART_AD7606_0/PC_data_reg_RNO\[11\]/Y  UART_AD7606_0/PC_data_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_reg_RNO\[10\]/B  UART_AD7606_0/PC_data_reg_RNO\[10\]/Y  UART_AD7606_0/PC_data_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_reg_RNO\[9\]/B  UART_AD7606_0/PC_data_reg_RNO\[9\]/Y  UART_AD7606_0/PC_data_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_reg_RNO\[8\]/B  UART_AD7606_0/PC_data_reg_RNO\[8\]/Y  UART_AD7606_0/PC_data_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_reg_RNO\[7\]/B  UART_AD7606_0/PC_data_reg_RNO\[7\]/Y  UART_AD7606_0/PC_data_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_reg_RNO\[6\]/B  UART_AD7606_0/PC_data_reg_RNO\[6\]/Y  UART_AD7606_0/PC_data_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_reg_RNO\[5\]/B  UART_AD7606_0/PC_data_reg_RNO\[5\]/Y  UART_AD7606_0/PC_data_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_reg_RNO\[4\]/B  UART_AD7606_0/PC_data_reg_RNO\[4\]/Y  UART_AD7606_0/PC_data_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_reg_RNO\[3\]/B  UART_AD7606_0/PC_data_reg_RNO\[3\]/Y  UART_AD7606_0/PC_data_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_reg_RNO\[2\]/B  UART_AD7606_0/PC_data_reg_RNO\[2\]/Y  UART_AD7606_0/PC_data_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_reg_RNO\[1\]/B  UART_AD7606_0/PC_data_reg_RNO\[1\]/Y  UART_AD7606_0/PC_data_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_reg_RNO\[0\]/B  UART_AD7606_0/PC_data_reg_RNO\[0\]/Y  UART_AD7606_0/PC_data_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNO\[1\]/B  UART_AD7606_0/PC_data_count_RNO\[1\]/Y  UART_AD7606_0/PC_data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_count_RNO\[0\]/B  UART_AD7606_0/PC_data_count_RNO\[0\]/Y  UART_AD7606_0/PC_data_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/PC_data_reg_RNO\[15\]/B  UART_AD7606_0/PC_data_reg_RNO\[15\]/Y  UART_AD7606_0/PC_data_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[2\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_m16_0/A  CORESPI_0/USPI/UTXF/un1_counter_q_m16_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m16/A  CORESPI_0/USPI/UTXF/un1_counter_q_m16/Y  CORESPI_0/USPI/UTXF/m3_e_1/B  CORESPI_0/USPI/UTXF/m3_e_1/Y  CORESPI_0/USPI/UTXF/m3_e_2/A  CORESPI_0/USPI/UTXF/m3_e_2/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[2\]/CLK  CORESPI_0/USPI/URXF/counter_q\[2\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m16_0/A  CORESPI_0/USPI/URXF/un1_counter_q_m16_0/Y  CORESPI_0/USPI/URXF/un1_counter_q_m16/A  CORESPI_0/USPI/URXF/un1_counter_q_m16/Y  CORESPI_0/USPI/URXF/m3_e_1/B  CORESPI_0/USPI/URXF/m3_e_1/Y  CORESPI_0/USPI/URXF/m3_e_2/A  CORESPI_0/USPI/URXF/m3_e_2/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_2\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_2\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/AD_data_count\[0\]/CLK  UART_AD7606_0/AD_data_count\[0\]/Q  UART_AD7606_0/AD_data_count_RNITM6I\[1\]/B  UART_AD7606_0/AD_data_count_RNITM6I\[1\]/Y  UART_AD7606_0/AD_data_count_RNIUHD41\[1\]/A  UART_AD7606_0/AD_data_count_RNIUHD41\[1\]/Y  UART_AD7606_0/AD_data_count_RNO\[2\]/B  UART_AD7606_0/AD_data_count_RNO\[2\]/Y  UART_AD7606_0/AD_data_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/AD_data_count\[0\]/CLK  UART_AD7606_0/AD_data_count\[0\]/Q  UART_AD7606_0/AD_data_count_RNITM6I\[1\]/B  UART_AD7606_0/AD_data_count_RNITM6I\[1\]/Y  UART_AD7606_0/AD_data_count_RNIUHD41\[1\]/A  UART_AD7606_0/AD_data_count_RNIUHD41\[1\]/Y  UART_AD7606_0/AD_data_count_RNO\[1\]/B  UART_AD7606_0/AD_data_count_RNO\[1\]/Y  UART_AD7606_0/AD_data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[0\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_m19/C  CORESPI_0/USPI/UTXF/un1_counter_q_m19/Y  CORESPI_0/USPI/UTXF/m3_e_0/A  CORESPI_0/USPI/UTXF/m3_e_0/Y  CORESPI_0/USPI/UTXF/m3_e_1/A  CORESPI_0/USPI/UTXF/m3_e_1/Y  CORESPI_0/USPI/UTXF/m3_e_2/A  CORESPI_0/USPI/UTXF/m3_e_2/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[0\]/CLK  CORESPI_0/USPI/URXF/counter_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m19/C  CORESPI_0/USPI/URXF/un1_counter_q_m19/Y  CORESPI_0/USPI/URXF/m3_e_0/A  CORESPI_0/USPI/URXF/m3_e_0/Y  CORESPI_0/USPI/URXF/m3_e_1/A  CORESPI_0/USPI/URXF/m3_e_1/Y  CORESPI_0/USPI/URXF/m3_e_2/A  CORESPI_0/USPI/URXF/m3_e_2/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[3\]/CLK  CORESPI_0/USPI/URXF/counter_q\[3\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m10/A  CORESPI_0/USPI/URXF/un1_counter_q_m10/Y  CORESPI_0/USPI/URXF/un1_counter_q_m22/B  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[11\]/CLK  uart_0/uart_rx_inst/prescale_reg\[11\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_75/A  uart_0/uart_rx_inst/un1_prescale_reg_d0_I_75/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_1\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_rx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_15/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_15/Y  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_14/B  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_14/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[2\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO/Y  CORESPI_0/USPI/UCC/stxs_strobetx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7\[1\]/A  UART_AD7606_0/data_count_RNILKD7\[1\]/Y  UART_AD7606_0/RE_reg_RNO/A  UART_AD7606_0/RE_reg_RNO/Y  UART_AD7606_0/RE_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNI59HC2\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNI59HC2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[2\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[2\]/Q  UART_fifo_0/XNOR2_5/A  UART_fifo_0/XNOR2_5/Y  UART_fifo_0/AND3_1/C  UART_fifo_0/AND3_1/Y  UART_fifo_0/AND2_14/A  UART_fifo_0/AND2_14/Y  UART_fifo_0/AND2_FULLINT/A  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[2\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[2\]/Q  sp_fifo_0/XNOR2_5/A  sp_fifo_0/XNOR2_5/Y  sp_fifo_0/AND3_1/C  sp_fifo_0/AND3_1/Y  sp_fifo_0/AND2_14/A  sp_fifo_0/AND2_14/Y  sp_fifo_0/AND2_FULLINT/A  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/B  CORESPI_0/USPI/UCC/mtx_state_tr14_5_3_i_o3/Y  CORESPI_0/USPI/UCC/spi_clk_next/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tvalid_reg/CLK  UART_AD7606_0/m_axis_tvalid_reg/Q  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/B  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/Y  UART_AD7606_0/s_axis_din_tdata_reg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a3_2\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_ns_0_0_a3_2\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNIFPJ51\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIFPJ51\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIQ4F94\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[3\]/CLK  uart_0/uart_tx_inst/prescale_reg\[3\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_9/B  uart_0/uart_tx_inst/un1_prescale_0_I_9/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[3\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[3\]/Y  uart_0/uart_tx_inst/prescale_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7\[1\]/A  UART_AD7606_0/data_count_RNILKD7\[1\]/Y  UART_AD7606_0/m_axis_tvalid_reg_RNO/C  UART_AD7606_0/m_axis_tvalid_reg_RNO/Y  UART_AD7606_0/m_axis_tvalid_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_davailable/CLK  CORESPI_0/USPI/UCC/txfifo_davailable/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7\[1\]/A  UART_AD7606_0/data_count_RNILKD7\[1\]/Y  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[0\]/B  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[0\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7\[1\]/A  UART_AD7606_0/data_count_RNILKD7\[1\]/Y  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[3\]/B  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[3\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7\[1\]/A  UART_AD7606_0/data_count_RNILKD7\[1\]/Y  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[2\]/B  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[2\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7\[1\]/A  UART_AD7606_0/data_count_RNILKD7\[1\]/Y  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[1\]/B  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[1\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[1\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[1\]/Q  UART_fifo_0/XNOR2_6/A  UART_fifo_0/XNOR2_6/Y  UART_fifo_0/AND3_1/B  UART_fifo_0/AND3_1/Y  UART_fifo_0/AND2_14/A  UART_fifo_0/AND2_14/Y  UART_fifo_0/AND2_FULLINT/A  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[1\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[1\]/Q  sp_fifo_0/XNOR2_6/A  sp_fifo_0/XNOR2_6/Y  sp_fifo_0/AND3_1/B  sp_fifo_0/AND3_1/Y  sp_fifo_0/AND2_14/A  sp_fifo_0/AND2_14/Y  sp_fifo_0/AND2_FULLINT/A  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/AD_data_count\[1\]/CLK  UART_AD7606_0/AD_data_count\[1\]/Q  UART_AD7606_0/AD_data_count_RNITM6I\[1\]/A  UART_AD7606_0/AD_data_count_RNITM6I\[1\]/Y  UART_AD7606_0/AD_data_count_RNIUHD41\[1\]/A  UART_AD7606_0/AD_data_count_RNIUHD41\[1\]/Y  UART_AD7606_0/AD_data_count_RNO\[0\]/B  UART_AD7606_0/AD_data_count_RNO\[0\]/Y  UART_AD7606_0/AD_data_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[2\]/CLK  uart_0/uart_tx_inst/bit_cnt\[2\]/Q  uart_0/uart_tx_inst/un1_bit_cnt_5_I_8/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_8/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_datahold\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_datahold\[1\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_9/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_4/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_datahold\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_11/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_5/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_direct/CLK  CORESPI_0/USPI/UCC/stxs_direct/Q  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/C  CORESPI_0/USPI/UCC/stxs_direct_RNIJVO21/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/S  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7\[1\]/A  UART_AD7606_0/data_count_RNILKD7\[1\]/Y  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[8\]/S  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[8\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7\[1\]/A  UART_AD7606_0/data_count_RNILKD7\[1\]/Y  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[15\]/S  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[15\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7\[1\]/A  UART_AD7606_0/data_count_RNILKD7\[1\]/Y  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[14\]/S  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[14\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7\[1\]/A  UART_AD7606_0/data_count_RNILKD7\[1\]/Y  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[13\]/S  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[13\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7\[1\]/A  UART_AD7606_0/data_count_RNILKD7\[1\]/Y  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[12\]/S  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[12\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7\[1\]/A  UART_AD7606_0/data_count_RNILKD7\[1\]/Y  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[11\]/S  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[11\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7\[1\]/A  UART_AD7606_0/data_count_RNILKD7\[1\]/Y  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[10\]/S  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[10\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7\[1\]/A  UART_AD7606_0/data_count_RNILKD7\[1\]/Y  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[9\]/S  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[9\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[4\]/B  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[4\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[7\]/B  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[7\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[6\]/B  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[6\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[5\]/B  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[5\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_datahold\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_datahold\[0\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_7/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_3/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/full_out/CLK  CORESPI_0/USPI/UTXF/full_out/Q  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[3\]/A  CORESPI_0/USPI/URF/prdata_2_i_a2_2\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIVH1I2\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIVH1I2\[3\]/Y  CORESPI_0/USPI/UCC/mtx_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe5/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe5/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe5/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe5/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe5/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/A  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_1/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[18\]/CLK  uart_0/uart_rx_inst/prescale_reg\[18\]/Q  uart_0/uart_rx_inst/un1_prescale_reg_0_I_53/B  uart_0/uart_rx_inst/un1_prescale_reg_0_I_53/Y  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_rx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[1\]/CLK  uart_0/uart_tx_inst/prescale_reg\[1\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_5/B  uart_0/uart_tx_inst/un1_prescale_0_I_5/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_tx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[8\]/CLK  uart_0/uart_tx_inst/prescale_reg\[8\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_23/B  uart_0/uart_tx_inst/un1_prescale_0_I_23/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[8\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[8\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[8\]/Y  uart_0/uart_tx_inst/prescale_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[15\]/CLK  uart_0/uart_tx_inst/prescale_reg\[15\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_43/B  uart_0/uart_tx_inst/un1_prescale_0_I_43/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[15\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[15\]/Y  uart_0/uart_tx_inst/prescale_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[9\]/CLK  uart_0/uart_tx_inst/prescale_reg\[9\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_26/B  uart_0/uart_tx_inst/un1_prescale_0_I_26/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[9\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[9\]/Y  uart_0/uart_tx_inst/prescale_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_1_i_a2/Y  CORESPI_0/USPI/URF/cfg_ssel\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[4\]/CLK  uart_0/uart_tx_inst/prescale_reg\[4\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_12/B  uart_0/uart_tx_inst/un1_prescale_0_I_12/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[4\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[4\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[4\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[4\]/Y  uart_0/uart_tx_inst/prescale_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[6\]/CLK  uart_0/uart_tx_inst/prescale_reg\[6\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_17/B  uart_0/uart_tx_inst/un1_prescale_0_I_17/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[6\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[6\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[6\]/Y  uart_0/uart_tx_inst/prescale_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[12\]/CLK  uart_0/uart_tx_inst/prescale_reg\[12\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_35/B  uart_0/uart_tx_inst/un1_prescale_0_I_35/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[12\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[12\]/Y  uart_0/uart_tx_inst/prescale_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_1\[3\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNI39PT2\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI39PT2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNI39PT2\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI39PT2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNI39PT2\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNI39PT2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[1\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[1\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNIRLH8\[1\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIRLH8\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIC1R71\[1\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIC1R71\[1\]/Y  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[2\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[2\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNISMH8\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNISMH8\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIF4R71\[2\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIF4R71\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIP5RL2\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIP5RL2\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[3\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[3\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNITNH8\[3\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNITNH8\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNII7R71\[3\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNII7R71\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[4\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[4\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNIUOH8\[4\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIUOH8\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNILAR71\[4\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNILAR71\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVBG72\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIVBG72\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[5\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[5\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNIVPH8\[5\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIVPH8\[5\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIODR71\[5\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIODR71\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNI3GG72\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNI3GG72\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[6\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[6\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNI0RH8\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI0RH8\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIRGR71\[6\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIRGR71\[6\]/Y  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/A  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/A  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[7\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[7\]/Q  CORESPI_0/USPI/URF/CLK_DIV_RNI1SH8\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNI1SH8\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIUJR71\[7\]/B  CORESPI_0/USPI/URF/CLK_DIV_RNIUJR71\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1P0_empty/CLK  sp_fifo_0/DFN1P0_empty/Q  sp_fifo_0/NAND2_0/A  sp_fifo_0/NAND2_0/Y  sp_fifo_0/AND2_MEMORYRE/A  sp_fifo_0/AND2_MEMORYRE/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[0\]/B  sp_fifo_0/XOR2_RBINNXTSHIFT\[0\]/Y  sp_fifo_0/DFN1C0_MEM_RADDR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNIODDL\[4\]/B  SPI_master_0/current_state_RNIODDL\[4\]/Y  SPI_master_0/current_state_RNO\[5\]/A  SPI_master_0/current_state_RNO\[5\]/Y  SPI_master_0/current_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe0/C  CORESPI_0/USPI/URXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/C  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[1\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[1\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIUFUK\[1\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIUFUK\[1\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIC1R71\[1\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIC1R71\[1\]/Y  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[2\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[2\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNIVGUK\[2\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNIVGUK\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIF4R71\[2\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIF4R71\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIP5RL2\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIP5RL2\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[3\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[3\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNI0IUK\[3\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNI0IUK\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNII7R71\[3\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNII7R71\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[4\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[4\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNI1JUK\[4\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNI1JUK\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNILAR71\[4\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNILAR71\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVBG72\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIVBG72\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[5\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[5\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNI2KUK\[5\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNI2KUK\[5\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIODR71\[5\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIODR71\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNI3GG72\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNI3GG72\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[6\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[6\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNI3LUK\[6\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNI3LUK\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIRGR71\[6\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIRGR71\[6\]/Y  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/A  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/A  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[7\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[7\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNI4MUK\[7\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNI4MUK\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIUJR71\[7\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIUJR71\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_txzeros_RNO/A  CORESPI_0/USPI/UCC/stxs_txzeros_RNO/Y  CORESPI_0/USPI/UCC/stxs_txzeros/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNI5MEF\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_15/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_15/Y  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_14/B  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_14/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/cfg_ssel\[0\]/CLK  CORESPI_0/USPI/URF/cfg_ssel\[0\]/Q  CORESPI_0/USPI/URF/cfg_ssel_RNITEUK\[0\]/B  CORESPI_0/USPI/URF/cfg_ssel_RNITEUK\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI4FE12\[0\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/C  CORESPI_0/USPI/URF/CLK_DIV_RNIGVUQ6\[0\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4KH8B\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_0/A  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/A  CORESPI_0/USPI/UTXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[0\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[0\]/Q  UART_fifo_0/XNOR2_1/A  UART_fifo_0/XNOR2_1/Y  UART_fifo_0/AND3_1/A  UART_fifo_0/AND3_1/Y  UART_fifo_0/AND2_14/A  UART_fifo_0/AND2_14/Y  UART_fifo_0/AND2_FULLINT/A  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[0\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[0\]/Q  sp_fifo_0/XNOR2_1/A  sp_fifo_0/XNOR2_1/Y  sp_fifo_0/AND3_1/A  sp_fifo_0/AND3_1/Y  sp_fifo_0/AND2_14/A  sp_fifo_0/AND2_14/Y  sp_fifo_0/AND2_FULLINT/A  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/m_axis_tdata_reg_RNO\[7\]/B  UART_AD7606_0/m_axis_tdata_reg_RNO\[7\]/Y  UART_AD7606_0/m_axis_tdata_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/m_axis_tdata_reg_RNO\[6\]/B  UART_AD7606_0/m_axis_tdata_reg_RNO\[6\]/Y  UART_AD7606_0/m_axis_tdata_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/m_axis_tdata_reg_RNO\[5\]/B  UART_AD7606_0/m_axis_tdata_reg_RNO\[5\]/Y  UART_AD7606_0/m_axis_tdata_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/m_axis_tdata_reg_RNO\[4\]/B  UART_AD7606_0/m_axis_tdata_reg_RNO\[4\]/Y  UART_AD7606_0/m_axis_tdata_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/m_axis_tdata_reg_RNO\[3\]/B  UART_AD7606_0/m_axis_tdata_reg_RNO\[3\]/Y  UART_AD7606_0/m_axis_tdata_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/m_axis_tdata_reg_RNO\[2\]/B  UART_AD7606_0/m_axis_tdata_reg_RNO\[2\]/Y  UART_AD7606_0/m_axis_tdata_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/m_axis_tdata_reg_RNO\[1\]/B  UART_AD7606_0/m_axis_tdata_reg_RNO\[1\]/Y  UART_AD7606_0/m_axis_tdata_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/data_count_RNILKD7_0\[1\]/A  UART_AD7606_0/data_count_RNILKD7_0\[1\]/Y  UART_AD7606_0/m_axis_tdata_reg_RNO\[0\]/B  UART_AD7606_0/m_axis_tdata_reg_RNO\[0\]/Y  UART_AD7606_0/m_axis_tdata_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/AD_data_count\[2\]/CLK  UART_AD7606_0/AD_data_count\[2\]/Q  UART_AD7606_0/AD_data_count_RNI1R6I\[3\]/B  UART_AD7606_0/AD_data_count_RNI1R6I\[3\]/Y  UART_AD7606_0/AD_data_count_RNIUHD41\[1\]/B  UART_AD7606_0/AD_data_count_RNIUHD41\[1\]/Y  UART_AD7606_0/AD_data_count_RNO\[0\]/B  UART_AD7606_0/AD_data_count_RNO\[0\]/Y  UART_AD7606_0/AD_data_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[2\]/CLK  uart_0/uart_tx_inst/bit_cnt\[2\]/Q  uart_0/uart_tx_inst/un1_bit_cnt_5_I_5/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_5/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/C  uart_0/uart_tx_inst/un1_bit_cnt_5_I_22/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI2LFA1\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI2LFA1\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI6PFA1\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI6PFA1\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[2\]/CLK  uart_0/uart_tx_inst/prescale_reg\[2\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_7/B  uart_0/uart_tx_inst/un1_prescale_0_I_7/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[2\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[2\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[2\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[2\]/Y  uart_0/uart_tx_inst/prescale_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[5\]/CLK  uart_0/uart_tx_inst/prescale_reg\[5\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_14/B  uart_0/uart_tx_inst/un1_prescale_0_I_14/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[5\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[5\]/Y  uart_0/uart_tx_inst/prescale_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[7\]/CLK  uart_0/uart_tx_inst/prescale_reg\[7\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_20/B  uart_0/uart_tx_inst/un1_prescale_0_I_20/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[7\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[7\]/Y  uart_0/uart_tx_inst/prescale_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[16\]/CLK  uart_0/uart_tx_inst/prescale_reg\[16\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_46/B  uart_0/uart_tx_inst/un1_prescale_0_I_46/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[16\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[16\]/Y  uart_0/uart_tx_inst/prescale_reg\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[13\]/CLK  uart_0/uart_tx_inst/prescale_reg\[13\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_37/B  uart_0/uart_tx_inst/un1_prescale_0_I_37/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[13\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[13\]/Y  uart_0/uart_tx_inst/prescale_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI5FJ9\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI2LFA1\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI2LFA1\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI7HJ9\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI6PFA1\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI6PFA1\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI2LFA1\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI2LFA1\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI6PFA1\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI6PFA1\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[2\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIDF4B\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIDF4B\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[3\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFH4B\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFH4B\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[3\]/CLK  uart_0/uart_rx_inst/bit_cnt\[3\]/Q  uart_0/uart_rx_inst/bit_cnt_RNINVPQ\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNINVPQ\[3\]/Y  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNIET8SD\[3\]/Y  uart_0/uart_rx_inst/data_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI9VBQ\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI2LFA1\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI2LFA1\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNIB1CQ\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI6PFA1\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI6PFA1\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[2\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIDF4B\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIDF4B\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[3\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFH4B\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIFH4B\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[2\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIHVSR\[2\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIHVSR\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[3\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIJ1TR\[3\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIJ1TR\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[10\]/CLK  uart_0/uart_tx_inst/prescale_reg\[10\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_28/B  uart_0/uart_tx_inst/un1_prescale_0_I_28/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[10\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[10\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[10\]/Y  uart_0/uart_tx_inst/prescale_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11_0\[11\]/A  SPI_master_0/current_state_RNIUBV11_0\[11\]/Y  SPI_master_0/PADDR_1_RNO_0\[5\]/A  SPI_master_0/PADDR_1_RNO_0\[5\]/Y  SPI_master_0/PADDR_1_RNO\[5\]/A  SPI_master_0/PADDR_1_RNO\[5\]/Y  SPI_master_0/PADDR_1\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[2\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIHVSR\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIHVSR\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI3DRB1\[2\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIB15R2\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[3\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIJ1TR\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIJ1TR\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNI7HRB1\[3\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIJ95R2\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_ns_0_i_a3\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/S  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIUGFA1\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIUGFA1\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[3\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[4\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_0/A  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/A  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3DJ9\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIUGFA1\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIUGFA1\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIUGFA1\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIUGFA1\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[1\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBD4B\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBD4B\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[2\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2__RNI7TBQ\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIUGFA1\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNIUGFA1\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[1\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBD4B\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIBD4B\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[1\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIFTSR\[1\]/A  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIFTSR\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/B  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/Y  CORESPI_0/USPI/UCC/stxs_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_state_RNO/B  CORESPI_0/USPI/UCC/stxs_state_RNO/Y  CORESPI_0/USPI/UCC/stxs_state/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[1\]/CLK  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIFTSR\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6__RNIFTSR\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4__RNIV8RB1\[1\]/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/B  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0__RNI3P4R2\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[6\]/CLK  CORESPI_0/USPI/URF/control1\[6\]/Q  CORESPI_0/USPI/URF/control1_RNIO0BA\[6\]/A  CORESPI_0/USPI/URF/control1_RNIO0BA\[6\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIRGR71\[6\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIRGR71\[6\]/Y  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/A  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/A  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[11\]/CLK  uart_0/uart_tx_inst/prescale_reg\[11\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_32/B  uart_0/uart_tx_inst/un1_prescale_0_I_32/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[11\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[11\]/Y  uart_0/uart_tx_inst/prescale_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[14\]/CLK  uart_0/uart_tx_inst/prescale_reg\[14\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_40/B  uart_0/uart_tx_inst/un1_prescale_0_I_40/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[14\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[14\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[14\]/Y  uart_0/uart_tx_inst/prescale_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[17\]/CLK  uart_0/uart_tx_inst/prescale_reg\[17\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_49/B  uart_0/uart_tx_inst/un1_prescale_0_I_49/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[17\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[17\]/Y  uart_0/uart_tx_inst/prescale_reg\[17\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNI0N89\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/s_axis_tready_reg/CLK  uart_0/uart_tx_inst/s_axis_tready_reg/Q  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/A  UART_AD7606_0/m_axis_tvalid_reg_RNIH1AP2_0/Y  UART_AD7606_0/s_axis_din_tdata_reg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe3/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/C  CORESPI_0/USPI/UTXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_ssel_pos/CLK  CORESPI_0/USPI/UCC/spi_ssel_pos/Q  CORESPI_0/USPI/URF/control1_RNI925H\[1\]/A  CORESPI_0/USPI/URF/control1_RNI925H\[1\]/Y  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/B  CORESPI_0/USPI/URF/control1_RNIV3KI2\[1\]/Y  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/A  CORESPI_0/USPI/URF/control1_RNI3A807\[1\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_6/A  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/current_state_RNIJGH71\[11\]/B  SPI_master_0/current_state_RNIJGH71\[11\]/Y  SPI_master_0/current_state\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIVH1I2\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIVH1I2\[3\]/Y  CORESPI_0/USPI/UCC/mtx_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[2\]/CLK  CORESPI_0/USPI/URF/control1\[2\]/Q  CORESPI_0/USPI/URF/control1_RNIKSAA\[2\]/A  CORESPI_0/USPI/URF/control1_RNIKSAA\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIF4R71\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIF4R71\[2\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIP5RL2\[2\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIP5RL2\[2\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITAE37\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_2/A  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[3\]/CLK  CORESPI_0/USPI/URF/control1\[3\]/Q  CORESPI_0/USPI/URF/control1_RNILTAA\[3\]/A  CORESPI_0/USPI/URF/control1_RNILTAA\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNII7R71\[3\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNII7R71\[3\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNI2G1A2\[3\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIETKN6\[4\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_3/A  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[4\]/CLK  CORESPI_0/USPI/URF/control1\[4\]/Q  CORESPI_0/USPI/URF/control1_RNIMUAA\[4\]/A  CORESPI_0/USPI/URF/control1_RNIMUAA\[4\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNILAR71\[4\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNILAR71\[4\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVBG72\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIVBG72\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[5\]/CLK  CORESPI_0/USPI/URF/control1\[5\]/Q  CORESPI_0/USPI/URF/control1_RNINVAA\[5\]/A  CORESPI_0/USPI/URF/control1_RNINVAA\[5\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIODR71\[5\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIODR71\[5\]/Y  CORESPI_0/USPI/URF/int_raw_RNI3GG72\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNI3GG72\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[7\]/CLK  CORESPI_0/USPI/URF/control1\[7\]/Q  CORESPI_0/USPI/URF/control1_RNIP1BA\[7\]/A  CORESPI_0/USPI/URF/control1_RNIP1BA\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIUJR71\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIUJR71\[7\]/Y  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/A  CORESPI_0/USPI/URF/CLK_DIV_RNIHG8Q3\[7\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNITUS78\[8\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_7/A  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/C  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe0/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe0/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/C  CORESPI_0/USPI/URXF/fifo_mem_q_awe2/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/B  CORESPI_0/USPI/URXF/fifo_mem_q_awe4/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/C  CORESPI_0/USPI/URXF/fifo_mem_q_awe6/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/C  CORESPI_0/USPI/URXF/fifo_mem_q_awe1/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_awe5/C  CORESPI_0/USPI/URXF/fifo_mem_q_awe5/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[16\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIVH1I2\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIVH1I2\[3\]/Y  CORESPI_0/USPI/UCC/mtx_fiforead/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[2\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/C  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_dataerr/CLK  CORESPI_0/USPI/UCC/stxs_dataerr/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/sticky\[1\]/CLK  CORESPI_0/USPI/URF/sticky\[1\]/Q  CORESPI_0/USPI/URF/sticky_RNIC3M11\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIC3M11\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/A  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_i_a2/Y  CORESPI_0/USPI/URF/CLK_DIV\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/cfg_enable_P1/CLK  CORESPI_0/USPI/UCC/cfg_enable_P1/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/B  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/Y  CORESPI_0/USPI/UCC/stxs_state_RNI7RVM1/A  CORESPI_0/USPI/UCC/stxs_state_RNI7RVM1/Y  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/B  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[5\]/CLK  SPI_master_0/PADDR_1\[5\]/Q  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/C  CORESPI_0/USPI/URF/un1_CLK_DIV_1_sqmuxa_2_i_a2/Y  CORESPI_0/USPI/URF/control1\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIIQO71/B  CORESPI_0/USPI/URXF/empty_out_RNIIQO71/Y  CORESPI_0/USPI/URXF/empty_out_RNIBF1Q4/B  CORESPI_0/USPI/URXF/empty_out_RNIBF1Q4/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21\[2\]/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/Y  CORESPI_0/USPI/UCC/mtx_consecutive/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[0\]/CLK  uart_0/uart_tx_inst/prescale_reg\[0\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_5/A  uart_0/uart_tx_inst/un1_prescale_0_I_5/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[1\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[1\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[1\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[1\]/Y  uart_0/uart_tx_inst/prescale_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PADDR_1\[3\]/CLK  SPI_master_0/PADDR_1\[3\]/Q  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/A  CORESPI_0/USPI/UCON/tx_fifo_last_0_a2/Y  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/m_axis_tvalid_reg/CLK  uart_0/uart_rx_inst/m_axis_tvalid_reg/Q  UART_AD7606_0/un1_PC_data_count_1_I_1/B  UART_AD7606_0/un1_PC_data_count_1_I_1/Y  UART_AD7606_0/un1_PC_data_count_1_I_10/B  UART_AD7606_0/un1_PC_data_count_1_I_10/Y  UART_AD7606_0/PC_data_count_RNO\[1\]/A  UART_AD7606_0/PC_data_count_RNO\[1\]/Y  UART_AD7606_0/PC_data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[3\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[3\]/Q  UART_fifo_0/XNOR2_7/B  UART_fifo_0/XNOR2_7/Y  UART_fifo_0/AND2_8/B  UART_fifo_0/AND2_8/Y  UART_fifo_0/AND2_EMPTYINT/A  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[3\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[3\]/Q  sp_fifo_0/XNOR2_7/B  sp_fifo_0/XNOR2_7/Y  sp_fifo_0/AND2_8/B  sp_fifo_0/AND2_8/Y  sp_fifo_0/AND2_EMPTYINT/A  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/sticky\[0\]/CLK  CORESPI_0/USPI/URF/sticky\[0\]/Q  CORESPI_0/USPI/URF/sticky_RNIC3M11\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIC3M11\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/B  CORESPI_0/USPI/URF/sticky_RNIJL433\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/A  CORESPI_0/USPI/URF/sticky_RNIFING7\[0\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_1/A  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[4\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[4\]/Q  UART_fifo_0/XOR2_0/A  UART_fifo_0/XOR2_0/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[4\]/A  UART_fifo_0/XOR2_WBINNXTSHIFT\[4\]/Y  UART_fifo_0/XOR2_24/B  UART_fifo_0/XOR2_24/Y  UART_fifo_0/AND2_FULLINT/B  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[4\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[4\]/Q  sp_fifo_0/XOR2_0/A  sp_fifo_0/XOR2_0/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[4\]/A  sp_fifo_0/XOR2_WBINNXTSHIFT\[4\]/Y  sp_fifo_0/XOR2_24/B  sp_fifo_0/XOR2_24/Y  sp_fifo_0/AND2_FULLINT/B  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/B  CORESPI_0/USPI/UTXF/empty_out_RNIO4OO1/Y  CORESPI_0/USPI/UTXF/empty_out_RNILACR4/B  CORESPI_0/USPI/UTXF/empty_out_RNILACR4/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_1/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/A  CORESPI_0/USPI/UCC/stxs_state_RNI6VCE2/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[5\]/CLK  UART_AD7606_0/PC_data_reg\[5\]/Q  UART_AD7606_0/AD_data_count_RNO_5\[3\]/B  UART_AD7606_0/AD_data_count_RNO_5\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_2\[3\]/C  UART_AD7606_0/AD_data_count_RNO_2\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_0\[3\]/B  UART_AD7606_0/AD_data_count_RNO_0\[3\]/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/B  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_first_RNO_2/C  CORESPI_0/USPI/UCC/mtx_first_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/C  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[13\]/CLK  UART_AD7606_0/PC_data_reg\[13\]/Q  UART_AD7606_0/AD_data_count_RNO_8\[3\]/A  UART_AD7606_0/AD_data_count_RNO_8\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_3\[3\]/C  UART_AD7606_0/AD_data_count_RNO_3\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_0\[3\]/C  UART_AD7606_0/AD_data_count_RNO_0\[3\]/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/B  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_first_RNO_1/A  CORESPI_0/USPI/UCC/mtx_first_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/B  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_15/C  CoreAPB3_0/CAPB3IIII/PRDATA_15/Y  SPI_master_0/SPI_data\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_13/C  CoreAPB3_0/CAPB3IIII/PRDATA_13/Y  SPI_master_0/SPI_data\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_14/C  CoreAPB3_0/CAPB3IIII/PRDATA_14/Y  SPI_master_0/SPI_data\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_12/C  CoreAPB3_0/CAPB3IIII/PRDATA_12/Y  SPI_master_0/SPI_data\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_11/C  CoreAPB3_0/CAPB3IIII/PRDATA_11/Y  SPI_master_0/SPI_data\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_10/C  CoreAPB3_0/CAPB3IIII/PRDATA_10/Y  SPI_master_0/SPI_data\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_9/C  CoreAPB3_0/CAPB3IIII/PRDATA_9/Y  SPI_master_0/SPI_data\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/S  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_8/C  CoreAPB3_0/CAPB3IIII/PRDATA_8/Y  SPI_master_0/SPI_data\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_davailable/CLK  CORESPI_0/USPI/UCC/txfifo_davailable/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNISQLI/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNI9O6F2/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/B  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[9\]/CLK  UART_AD7606_0/PC_data_reg\[9\]/Q  UART_AD7606_0/AD_data_count_RNO_7\[3\]/A  UART_AD7606_0/AD_data_count_RNO_7\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_3\[3\]/B  UART_AD7606_0/AD_data_count_RNO_3\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_0\[3\]/C  UART_AD7606_0/AD_data_count_RNO_0\[3\]/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/B  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/prescale_reg\[0\]/CLK  uart_0/uart_rx_inst/prescale_reg\[0\]/Q  uart_0/uart_rx_inst/prescale_reg_RNO_1\[0\]/B  uart_0/uart_rx_inst/prescale_reg_RNO_1\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/A  uart_0/uart_rx_inst/prescale_reg_RNO_0\[0\]/Y  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/C  uart_0/uart_rx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_rx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[1\]/CLK  uart_0/uart_tx_inst/bit_cnt\[1\]/Q  uart_0/uart_tx_inst/un1_bit_cnt_5_I_12/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_12/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_15/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_15/Y  uart_0/uart_tx_inst/bit_cnt_RNO\[1\]/C  uart_0/uart_tx_inst/bit_cnt_RNO\[1\]/Y  uart_0/uart_tx_inst/bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[2\]/CLK  uart_0/uart_tx_inst/bit_cnt\[2\]/Q  uart_0/uart_tx_inst/un1_bit_cnt_5_I_11/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_11/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_18/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_18/Y  uart_0/uart_tx_inst/bit_cnt_RNO\[2\]/C  uart_0/uart_tx_inst/bit_cnt_RNO\[2\]/Y  uart_0/uart_tx_inst/bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11_0\[11\]/A  SPI_master_0/current_state_RNIUBV11_0\[11\]/Y  SPI_master_0/current_state_RNO\[9\]/A  SPI_master_0/current_state_RNO\[9\]/Y  SPI_master_0/current_state\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[6\]/CLK  UART_AD7606_0/PC_data_reg\[6\]/Q  UART_AD7606_0/AD_data_count_RNO_4\[3\]/B  UART_AD7606_0/AD_data_count_RNO_4\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_1\[3\]/B  UART_AD7606_0/AD_data_count_RNO_1\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_0\[3\]/A  UART_AD7606_0/AD_data_count_RNO_0\[3\]/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/B  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/AD_data_count\[0\]/CLK  UART_AD7606_0/AD_data_count\[0\]/Q  UART_AD7606_0/AD_data_count_RNITM6I\[1\]/B  UART_AD7606_0/AD_data_count_RNITM6I\[1\]/Y  UART_AD7606_0/AD_data_count_RNIUHD41\[1\]/A  UART_AD7606_0/AD_data_count_RNIUHD41\[1\]/Y  UART_AD7606_0/WE_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[4\]/CLK  UART_AD7606_0/PC_data_reg\[4\]/Q  UART_AD7606_0/AD_data_count_RNO_5\[3\]/A  UART_AD7606_0/AD_data_count_RNO_5\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_2\[3\]/C  UART_AD7606_0/AD_data_count_RNO_2\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_0\[3\]/B  UART_AD7606_0/AD_data_count_RNO_0\[3\]/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/B  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[3\]/CLK  uart_0/uart_rx_inst/bit_cnt\[3\]/Q  uart_0/uart_rx_inst/un1_bit_cnt_I_14/A  uart_0/uart_rx_inst/un1_bit_cnt_I_14/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_16/A  uart_0/uart_rx_inst/un1_bit_cnt_I_16/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIO1A41\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNI5HMV\[3\]/B  SPI_master_0/current_state_RNI5HMV\[3\]/Y  SPI_master_0/PADDR_1_RNO_0\[3\]/A  SPI_master_0/PADDR_1_RNO_0\[3\]/Y  SPI_master_0/PADDR_1_RNO\[3\]/A  SPI_master_0/PADDR_1_RNO\[3\]/Y  SPI_master_0/PADDR_1\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVH1I2\[4\]/Y  CORESPI_0/USPI/UCC/mtx_datahold\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[9\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDLST\[9\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDLST\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1LO72\[9\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1LO72\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_8/C  CoreAPB3_0/CAPB3IIII/PRDATA_8/Y  SPI_master_0/SPI_data\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[10\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT85J\[10\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT85J\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIG46I1\[10\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIG46I1\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_9/C  CoreAPB3_0/CAPB3IIII/PRDATA_9/Y  SPI_master_0/SPI_data\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[11\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIVA5J\[11\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIVA5J\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI54QQ1\[11\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI54QQ1\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_10/C  CoreAPB3_0/CAPB3IIII/PRDATA_10/Y  SPI_master_0/SPI_data\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[12\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1D5J\[12\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1D5J\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI98QQ1\[12\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI98QQ1\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_11/C  CoreAPB3_0/CAPB3IIII/PRDATA_11/Y  SPI_master_0/SPI_data\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[13\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3F5J\[13\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3F5J\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDCQQ1\[13\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDCQQ1\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_12/C  CoreAPB3_0/CAPB3IIII/PRDATA_12/Y  SPI_master_0/SPI_data\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[14\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5H5J\[14\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5H5J\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIHGQQ1\[14\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIHGQQ1\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_13/C  CoreAPB3_0/CAPB3IIII/PRDATA_13/Y  SPI_master_0/SPI_data\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[15\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI7J5J\[15\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI7J5J\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNILKQQ1\[15\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNILKQQ1\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_14/C  CoreAPB3_0/CAPB3IIII/PRDATA_14/Y  SPI_master_0/SPI_data\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[16\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[16\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9L5J\[16\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9L5J\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPOQQ1\[16\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPOQQ1\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_15/C  CoreAPB3_0/CAPB3IIII/PRDATA_15/Y  SPI_master_0/SPI_data\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[9\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDLST\[9\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDLST\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1LO72\[9\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1LO72\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_8/C  CoreAPB3_0/CAPB3IIII/PRDATA_8/Y  SPI_master_0/SPI_data\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[10\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT85J\[10\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIT85J\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIG46I1\[10\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIG46I1\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_9/C  CoreAPB3_0/CAPB3IIII/PRDATA_9/Y  SPI_master_0/SPI_data\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[11\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIVA5J\[11\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIVA5J\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI54QQ1\[11\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI54QQ1\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_10/C  CoreAPB3_0/CAPB3IIII/PRDATA_10/Y  SPI_master_0/SPI_data\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[12\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1D5J\[12\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1D5J\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI98QQ1\[12\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI98QQ1\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_11/C  CoreAPB3_0/CAPB3IIII/PRDATA_11/Y  SPI_master_0/SPI_data\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[13\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3F5J\[13\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI3F5J\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDCQQ1\[13\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDCQQ1\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_12/C  CoreAPB3_0/CAPB3IIII/PRDATA_12/Y  SPI_master_0/SPI_data\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[14\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5H5J\[14\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI5H5J\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIHGQQ1\[14\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIHGQQ1\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_13/C  CoreAPB3_0/CAPB3IIII/PRDATA_13/Y  SPI_master_0/SPI_data\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[15\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI7J5J\[15\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI7J5J\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNILKQQ1\[15\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNILKQQ1\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_14/C  CoreAPB3_0/CAPB3IIII/PRDATA_14/Y  SPI_master_0/SPI_data\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[16\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[16\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9L5J\[16\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI9L5J\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPOQQ1\[16\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPOQQ1\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_15/C  CoreAPB3_0/CAPB3IIII/PRDATA_15/Y  SPI_master_0/SPI_data\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[9\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIH5LU\[9\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIH5LU\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1LO72\[9\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1LO72\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_8/C  CoreAPB3_0/CAPB3IIII/PRDATA_8/Y  SPI_master_0/SPI_data\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[10\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI1TDS\[10\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI1TDS\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIG46I1\[10\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIG46I1\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_9/C  CoreAPB3_0/CAPB3IIII/PRDATA_9/Y  SPI_master_0/SPI_data\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[11\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI3VDS\[11\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI3VDS\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI54QQ1\[11\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI54QQ1\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_10/C  CoreAPB3_0/CAPB3IIII/PRDATA_10/Y  SPI_master_0/SPI_data\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[12\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI51ES\[12\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI51ES\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI98QQ1\[12\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI98QQ1\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_11/C  CoreAPB3_0/CAPB3IIII/PRDATA_11/Y  SPI_master_0/SPI_data\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[13\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI73ES\[13\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI73ES\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDCQQ1\[13\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDCQQ1\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_12/C  CoreAPB3_0/CAPB3IIII/PRDATA_12/Y  SPI_master_0/SPI_data\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[14\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI95ES\[14\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI95ES\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIHGQQ1\[14\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIHGQQ1\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_13/C  CoreAPB3_0/CAPB3IIII/PRDATA_13/Y  SPI_master_0/SPI_data\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[15\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNIB7ES\[15\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNIB7ES\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNILKQQ1\[15\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNILKQQ1\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_14/C  CoreAPB3_0/CAPB3IIII/PRDATA_14/Y  SPI_master_0/SPI_data\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[16\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[16\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNID9ES\[16\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNID9ES\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPOQQ1\[16\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPOQQ1\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_15/C  CoreAPB3_0/CAPB3IIII/PRDATA_15/Y  SPI_master_0/SPI_data\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[9\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILLDF\[9\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILLDF\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0Q6I1\[9\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0Q6I1\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_8/C  CoreAPB3_0/CAPB3IIII/PRDATA_8/Y  SPI_master_0/SPI_data\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[10\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HML\[10\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HML\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0L8N1\[10\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0L8N1\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_9/C  CoreAPB3_0/CAPB3IIII/PRDATA_9/Y  SPI_master_0/SPI_data\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[11\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI7JML\[11\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI7JML\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4P8N1\[11\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4P8N1\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_10/C  CoreAPB3_0/CAPB3IIII/PRDATA_10/Y  SPI_master_0/SPI_data\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[12\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI9LML\[12\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI9LML\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI8T8N1\[12\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI8T8N1\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_11/C  CoreAPB3_0/CAPB3IIII/PRDATA_11/Y  SPI_master_0/SPI_data\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[13\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIBNML\[13\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIBNML\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC19N1\[13\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC19N1\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_12/C  CoreAPB3_0/CAPB3IIII/PRDATA_12/Y  SPI_master_0/SPI_data\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[14\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPML\[14\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPML\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG59N1\[14\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG59N1\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_13/C  CoreAPB3_0/CAPB3IIII/PRDATA_13/Y  SPI_master_0/SPI_data\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[15\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIFRML\[15\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIFRML\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIK99N1\[15\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIK99N1\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_14/C  CoreAPB3_0/CAPB3IIII/PRDATA_14/Y  SPI_master_0/SPI_data\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[16\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[16\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIHTML\[16\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIHTML\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOD9N1\[16\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOD9N1\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_15/C  CoreAPB3_0/CAPB3IIII/PRDATA_15/Y  SPI_master_0/SPI_data\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[4\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[4\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_m22/A  CORESPI_0/USPI/UTXF/un1_counter_q_m22/Y  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[10\]/CLK  UART_AD7606_0/PC_data_reg\[10\]/Q  UART_AD7606_0/AD_data_count_RNO_8\[3\]/C  UART_AD7606_0/AD_data_count_RNO_8\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_3\[3\]/C  UART_AD7606_0/AD_data_count_RNO_3\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_0\[3\]/C  UART_AD7606_0/AD_data_count_RNO_0\[3\]/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/B  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[9\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIH5LU\[9\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2__RNIH5LU\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1LO72\[9\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI1LO72\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_8/C  CoreAPB3_0/CAPB3IIII/PRDATA_8/Y  SPI_master_0/SPI_data\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[10\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI1TDS\[10\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI1TDS\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIG46I1\[10\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIG46I1\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_9/C  CoreAPB3_0/CAPB3IIII/PRDATA_9/Y  SPI_master_0/SPI_data\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[11\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI3VDS\[11\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI3VDS\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI54QQ1\[11\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI54QQ1\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_10/C  CoreAPB3_0/CAPB3IIII/PRDATA_10/Y  SPI_master_0/SPI_data\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[12\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI51ES\[12\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI51ES\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI98QQ1\[12\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNI98QQ1\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_11/C  CoreAPB3_0/CAPB3IIII/PRDATA_11/Y  SPI_master_0/SPI_data\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[13\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI73ES\[13\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI73ES\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDCQQ1\[13\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIDCQQ1\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_12/C  CoreAPB3_0/CAPB3IIII/PRDATA_12/Y  SPI_master_0/SPI_data\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[14\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI95ES\[14\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNI95ES\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIHGQQ1\[14\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIHGQQ1\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_13/C  CoreAPB3_0/CAPB3IIII/PRDATA_13/Y  SPI_master_0/SPI_data\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[15\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNIB7ES\[15\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNIB7ES\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNILKQQ1\[15\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNILKQQ1\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_14/C  CoreAPB3_0/CAPB3IIII/PRDATA_14/Y  SPI_master_0/SPI_data\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[16\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[16\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNID9ES\[16\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3__RNID9ES\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPOQQ1\[16\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1__RNIPOQQ1\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_15/C  CoreAPB3_0/CAPB3IIII/PRDATA_15/Y  SPI_master_0/SPI_data\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[9\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILLDF\[9\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNILLDF\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0Q6I1\[9\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0Q6I1\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_8/C  CoreAPB3_0/CAPB3IIII/PRDATA_8/Y  SPI_master_0/SPI_data\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[10\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HML\[10\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HML\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0L8N1\[10\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0L8N1\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_9/C  CoreAPB3_0/CAPB3IIII/PRDATA_9/Y  SPI_master_0/SPI_data\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[11\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI7JML\[11\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI7JML\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4P8N1\[11\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4P8N1\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_10/C  CoreAPB3_0/CAPB3IIII/PRDATA_10/Y  SPI_master_0/SPI_data\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[12\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI9LML\[12\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI9LML\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI8T8N1\[12\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI8T8N1\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_11/C  CoreAPB3_0/CAPB3IIII/PRDATA_11/Y  SPI_master_0/SPI_data\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[13\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIBNML\[13\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIBNML\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC19N1\[13\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC19N1\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_12/C  CoreAPB3_0/CAPB3IIII/PRDATA_12/Y  SPI_master_0/SPI_data\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[14\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPML\[14\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPML\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG59N1\[14\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG59N1\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_13/C  CoreAPB3_0/CAPB3IIII/PRDATA_13/Y  SPI_master_0/SPI_data\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[15\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIFRML\[15\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIFRML\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIK99N1\[15\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIK99N1\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_14/C  CoreAPB3_0/CAPB3IIII/PRDATA_14/Y  SPI_master_0/SPI_data\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[16\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[16\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIHTML\[16\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIHTML\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOD9N1\[16\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOD9N1\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_15/C  CoreAPB3_0/CAPB3IIII/PRDATA_15/Y  SPI_master_0/SPI_data\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[9\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIP5601\[9\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIP5601\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0Q6I1\[9\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0Q6I1\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_8/C  CoreAPB3_0/CAPB3IIII/PRDATA_8/Y  SPI_master_0/SPI_data\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[10\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNI95VU\[10\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNI95VU\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0L8N1\[10\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0L8N1\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_9/C  CoreAPB3_0/CAPB3IIII/PRDATA_9/Y  SPI_master_0/SPI_data\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[11\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIB7VU\[11\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIB7VU\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4P8N1\[11\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4P8N1\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_10/C  CoreAPB3_0/CAPB3IIII/PRDATA_10/Y  SPI_master_0/SPI_data\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[12\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNID9VU\[12\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNID9VU\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI8T8N1\[12\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI8T8N1\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_11/C  CoreAPB3_0/CAPB3IIII/PRDATA_11/Y  SPI_master_0/SPI_data\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[13\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIFBVU\[13\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIFBVU\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC19N1\[13\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC19N1\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_12/C  CoreAPB3_0/CAPB3IIII/PRDATA_12/Y  SPI_master_0/SPI_data\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[14\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIHDVU\[14\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIHDVU\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG59N1\[14\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG59N1\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_13/C  CoreAPB3_0/CAPB3IIII/PRDATA_13/Y  SPI_master_0/SPI_data\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[15\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIJFVU\[15\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIJFVU\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIK99N1\[15\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIK99N1\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_14/C  CoreAPB3_0/CAPB3IIII/PRDATA_14/Y  SPI_master_0/SPI_data\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[16\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[16\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNILHVU\[16\]/A  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNILHVU\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOD9N1\[16\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOD9N1\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_15/C  CoreAPB3_0/CAPB3IIII/PRDATA_15/Y  SPI_master_0/SPI_data\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tvalid_reg/CLK  UART_AD7606_0/m_axis_tvalid_reg/Q  UART_AD7606_0/data_count_RNO_0\[0\]/B  UART_AD7606_0/data_count_RNO_0\[0\]/Y  UART_AD7606_0/data_count_RNO\[0\]/A  UART_AD7606_0/data_count_RNO\[0\]/Y  UART_AD7606_0/data_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[9\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIP5601\[9\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIP5601\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0Q6I1\[9\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0Q6I1\[9\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5A654\[9\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_8/C  CoreAPB3_0/CAPB3IIII/PRDATA_8/Y  SPI_master_0/SPI_data\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[10\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNI95VU\[10\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNI95VU\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0L8N1\[10\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI0L8N1\[10\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIKKLK3\[10\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_9/C  CoreAPB3_0/CAPB3IIII/PRDATA_9/Y  SPI_master_0/SPI_data\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[11\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIB7VU\[11\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIB7VU\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4P8N1\[11\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI4P8N1\[11\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDO9T3\[11\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_10/C  CoreAPB3_0/CAPB3IIII/PRDATA_10/Y  SPI_master_0/SPI_data\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[12\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNID9VU\[12\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNID9VU\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI8T8N1\[12\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI8T8N1\[12\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL0AT3\[12\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_11/C  CoreAPB3_0/CAPB3IIII/PRDATA_11/Y  SPI_master_0/SPI_data\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[13\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIFBVU\[13\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIFBVU\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC19N1\[13\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIC19N1\[13\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIT8AT3\[13\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_12/C  CoreAPB3_0/CAPB3IIII/PRDATA_12/Y  SPI_master_0/SPI_data\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[14\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIHDVU\[14\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIHDVU\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG59N1\[14\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIG59N1\[14\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNI5HAT3\[14\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_13/C  CoreAPB3_0/CAPB3IIII/PRDATA_13/Y  SPI_master_0/SPI_data\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[15\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIJFVU\[15\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNIJFVU\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIK99N1\[15\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIK99N1\[15\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIDPAT3\[15\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_14/C  CoreAPB3_0/CAPB3IIII/PRDATA_14/Y  SPI_master_0/SPI_data\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[16\]/CLK  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[16\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNILHVU\[16\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6__RNILHVU\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOD9N1\[16\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIOD9N1\[16\]/Y  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/B  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4__RNIL1BT3\[16\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_15/C  CoreAPB3_0/CAPB3IIII/PRDATA_15/Y  SPI_master_0/SPI_data\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/clk_div_val_reg\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[7\]/CLK  SPI_master_0/current_state\[7\]/Q  SPI_master_0/current_state_RNIBNMV\[6\]/B  SPI_master_0/current_state_RNIBNMV\[6\]/Y  SPI_master_0/PADDR_1_RNO_0\[3\]/B  SPI_master_0/PADDR_1_RNO_0\[3\]/Y  SPI_master_0/PADDR_1_RNO\[3\]/A  SPI_master_0/PADDR_1_RNO\[3\]/Y  SPI_master_0/PADDR_1\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[2\]/CLK  CORESPI_0/USPI/URF/int_raw\[2\]/Q  CORESPI_0/USPI/URF/int_raw_RNIFG16\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIFG16\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVBG72\[2\]/B  CORESPI_0/USPI/URF/int_raw_RNIVBG72\[2\]/Y  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNIJ14L6\[2\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_4/A  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[3\]/CLK  CORESPI_0/USPI/URF/int_raw\[3\]/Q  CORESPI_0/USPI/URF/int_raw_RNIGH16\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIGH16\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNI3GG72\[3\]/B  CORESPI_0/USPI/URF/int_raw_RNI3GG72\[3\]/Y  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNIVD4L6\[3\]/Y  CoreAPB3_0/CAPB3IIII/PRDATA_5/A  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/AD_data_count\[0\]/CLK  UART_AD7606_0/AD_data_count\[0\]/Q  UART_AD7606_0/un2_AD_data_count_I_6/B  UART_AD7606_0/un2_AD_data_count_I_6/Y  UART_AD7606_0/un2_AD_data_count_I_7/A  UART_AD7606_0/un2_AD_data_count_I_7/Y  UART_AD7606_0/AD_data_count_RNO\[2\]/A  UART_AD7606_0/AD_data_count_RNO\[2\]/Y  UART_AD7606_0/AD_data_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNIC7N21_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/Y  CORESPI_0/USPI/UCC/mtx_midbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[18\]/CLK  uart_0/uart_tx_inst/prescale_reg\[18\]/Q  uart_0/uart_tx_inst/un1_prescale_0_I_53/B  uart_0/uart_tx_inst/un1_prescale_0_I_53/Y  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[18\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[18\]/Y  uart_0/uart_tx_inst/prescale_reg\[18\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNINJM1\[1\]/Y  CORESPI_0/USPI/UCC/spi_ssel_pos/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[12\]/CLK  UART_AD7606_0/PC_data_reg\[12\]/Q  UART_AD7606_0/AD_data_count_RNO_6\[3\]/B  UART_AD7606_0/AD_data_count_RNO_6\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_3\[3\]/A  UART_AD7606_0/AD_data_count_RNO_3\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_0\[3\]/C  UART_AD7606_0/AD_data_count_RNO_0\[3\]/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/B  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[3\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIVH1I2\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIVH1I2\[3\]/Y  CORESPI_0/USPI/UCC/mtx_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/A  CORESPI_0/USPI/UCC/stxs_state_RNI5QFT2/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNIUBV11\[11\]/A  SPI_master_0/current_state_RNIUBV11\[11\]/Y  SPI_master_0/PWRITE_RNO/A  SPI_master_0/PWRITE_RNO/Y  SPI_master_0/PWRITE/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/AD_data_count\[1\]/CLK  UART_AD7606_0/AD_data_count\[1\]/Q  UART_AD7606_0/un2_AD_data_count_I_8/B  UART_AD7606_0/un2_AD_data_count_I_8/Y  UART_AD7606_0/un2_AD_data_count_I_9/A  UART_AD7606_0/un2_AD_data_count_I_9/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/A  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[2\]/CLK  UART_AD7606_0/PC_data_reg\[2\]/Q  UART_AD7606_0/AD_data_count_RNO_4\[3\]/A  UART_AD7606_0/AD_data_count_RNO_4\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_1\[3\]/B  UART_AD7606_0/AD_data_count_RNO_1\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_0\[3\]/A  UART_AD7606_0/AD_data_count_RNO_0\[3\]/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/B  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIAP131\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIGRBQ1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[15\]/CLK  UART_AD7606_0/PC_data_reg\[15\]/Q  UART_AD7606_0/AD_data_count_RNO_7\[3\]/B  UART_AD7606_0/AD_data_count_RNO_7\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_3\[3\]/B  UART_AD7606_0/AD_data_count_RNO_3\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_0\[3\]/C  UART_AD7606_0/AD_data_count_RNO_0\[3\]/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/B  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/AD_data_count\[3\]/CLK  UART_AD7606_0/AD_data_count\[3\]/Q  UART_AD7606_0/AD_data_count_RNI1R6I\[3\]/A  UART_AD7606_0/AD_data_count_RNI1R6I\[3\]/Y  UART_AD7606_0/AD_data_count_RNIUHD41\[1\]/B  UART_AD7606_0/AD_data_count_RNIUHD41\[1\]/Y  UART_AD7606_0/AD_data_count_RNO\[0\]/B  UART_AD7606_0/AD_data_count_RNO\[0\]/Y  UART_AD7606_0/AD_data_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/A  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[0\]/CLK  SPI_master_0/current_state\[0\]/Q  SPI_master_0/current_state_RNI3FMV\[0\]/B  SPI_master_0/current_state_RNI3FMV\[0\]/Y  SPI_master_0/PWRITE_RNO_0/B  SPI_master_0/PWRITE_RNO_0/Y  SPI_master_0/PWRITE_RNO/B  SPI_master_0/PWRITE_RNO/Y  SPI_master_0/PWRITE/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[0\]/CLK  SPI_master_0/current_state\[0\]/Q  SPI_master_0/current_state_RNI3FMV\[0\]/B  SPI_master_0/current_state_RNI3FMV\[0\]/Y  SPI_master_0/current_state_RNIV6V42\[1\]/C  SPI_master_0/current_state_RNIV6V42\[1\]/Y  SPI_master_0/PWDATA_RNO\[1\]/A  SPI_master_0/PWDATA_RNO\[1\]/Y  SPI_master_0/PWDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[0\]/CLK  SPI_master_0/current_state\[0\]/Q  SPI_master_0/current_state_RNI3FMV\[0\]/B  SPI_master_0/current_state_RNI3FMV\[0\]/Y  SPI_master_0/current_state_RNIV6V42\[1\]/C  SPI_master_0/current_state_RNIV6V42\[1\]/Y  SPI_master_0/PWDATA_RNO\[0\]/A  SPI_master_0/PWDATA_RNO\[0\]/Y  SPI_master_0/PWDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/PADDR_1_RNO_1\[3\]/B  SPI_master_0/PADDR_1_RNO_1\[3\]/Y  SPI_master_0/PADDR_1_RNO\[3\]/B  SPI_master_0/PADDR_1_RNO\[3\]/Y  SPI_master_0/PADDR_1\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_12/A  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_12/Y  CORESPI_0/USPI/UTXF/empty_out_RNILACR4/C  CORESPI_0/USPI/UTXF/empty_out_RNILACR4/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_12/A  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_12/Y  CORESPI_0/USPI/URXF/empty_out_RNIBF1Q4/C  CORESPI_0/USPI/URXF/empty_out_RNIBF1Q4/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIQ3A41\[4\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/B  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/Y  CORESPI_0/USPI/UCC/stxs_midbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/C  CORESPI_0/USPI/UCC/cfg_enable_P1_RNIDQUT/Y  CORESPI_0/USPI/UCC/stxs_state_RNO/A  CORESPI_0/USPI/UCC/stxs_state_RNO/Y  CORESPI_0/USPI/UCC/stxs_state/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/B  UART_AD7606_0/PC_data_count_RNIPTB9\[1\]/Y  UART_AD7606_0/s_axis_tready_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[4\]/CLK  CORESPI_0/USPI/URXF/counter_q\[4\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m12_0/A  CORESPI_0/USPI/URXF/un1_counter_q_m12_0/Y  CORESPI_0/USPI/URXF/un1_counter_q_m12/A  CORESPI_0/USPI/URXF/un1_counter_q_m12/Y  CORESPI_0/USPI/URXF/m3_e_2/B  CORESPI_0/USPI/URXF/m3_e_2/Y  CORESPI_0/USPI/URXF/full_out_RNO/A  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[4\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[4\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_m12_0/A  CORESPI_0/USPI/UTXF/un1_counter_q_m12_0/Y  CORESPI_0/USPI/UTXF/un1_counter_q_m12/A  CORESPI_0/USPI/UTXF/un1_counter_q_m12/Y  CORESPI_0/USPI/UTXF/m3_e_2/B  CORESPI_0/USPI/UTXF/m3_e_2/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/A  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_14/A  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_14/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_14/A  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_14/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[2\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/S  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[11\]/CLK  UART_AD7606_0/PC_data_reg\[11\]/Q  UART_AD7606_0/AD_data_count_RNO_6\[3\]/A  UART_AD7606_0/AD_data_count_RNO_6\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_3\[3\]/A  UART_AD7606_0/AD_data_count_RNO_3\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_0\[3\]/C  UART_AD7606_0/AD_data_count_RNO_0\[3\]/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/B  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/S  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[3\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[3\]/Q  UART_fifo_0/XNOR2_8/A  UART_fifo_0/XNOR2_8/Y  UART_fifo_0/AND2_14/B  UART_fifo_0/AND2_14/Y  UART_fifo_0/AND2_FULLINT/A  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[3\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[3\]/Q  sp_fifo_0/XNOR2_8/A  sp_fifo_0/XNOR2_8/Y  sp_fifo_0/AND2_14/B  sp_fifo_0/AND2_14/Y  sp_fifo_0/AND2_FULLINT/A  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[3\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_full/CLK  UART_fifo_0/DFN1C0_full/Q  UART_fifo_0/NAND2_1/A  UART_fifo_0/NAND2_1/Y  UART_fifo_0/AND2_MEMORYWE/A  UART_fifo_0/AND2_MEMORYWE/Y  UART_fifo_0/XOR2_WBINNXTSHIFT\[0\]/B  UART_fifo_0/XOR2_WBINNXTSHIFT\[0\]/Y  UART_fifo_0/DFN1C0_MEM_WADDR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_full/CLK  sp_fifo_0/DFN1C0_full/Q  sp_fifo_0/NAND2_1/A  sp_fifo_0/NAND2_1/Y  sp_fifo_0/AND2_MEMORYWE/A  sp_fifo_0/AND2_MEMORYWE/Y  sp_fifo_0/XOR2_WBINNXTSHIFT\[0\]/B  sp_fifo_0/XOR2_WBINNXTSHIFT\[0\]/Y  sp_fifo_0/DFN1C0_MEM_WADDR\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1P0_empty/CLK  UART_fifo_0/DFN1P0_empty/Q  SPI_master_0/current_state_RNIUBV11_0\[11\]/B  SPI_master_0/current_state_RNIUBV11_0\[11\]/Y  SPI_master_0/PADDR_1_RNO_0\[5\]/A  SPI_master_0/PADDR_1_RNO_0\[5\]/Y  SPI_master_0/PADDR_1_RNO\[5\]/A  SPI_master_0/PADDR_1_RNO\[5\]/Y  SPI_master_0/PADDR_1\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/AD_data_count\[0\]/CLK  UART_AD7606_0/AD_data_count\[0\]/Q  UART_AD7606_0/un2_AD_data_count_I_8/A  UART_AD7606_0/un2_AD_data_count_I_8/Y  UART_AD7606_0/un2_AD_data_count_I_9/A  UART_AD7606_0/un2_AD_data_count_I_9/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/A  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[4\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[4\]/Q  UART_fifo_0/XOR2_16/A  UART_fifo_0/XOR2_16/Y  UART_fifo_0/XOR2_RBINNXTSHIFT\[4\]/A  UART_fifo_0/XOR2_RBINNXTSHIFT\[4\]/Y  UART_fifo_0/XNOR2_4/A  UART_fifo_0/XNOR2_4/Y  UART_fifo_0/AND2_EMPTYINT/B  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[4\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[4\]/Q  sp_fifo_0/XOR2_16/A  sp_fifo_0/XOR2_16/Y  sp_fifo_0/XOR2_RBINNXTSHIFT\[4\]/A  sp_fifo_0/XOR2_RBINNXTSHIFT\[4\]/Y  sp_fifo_0/XNOR2_4/A  sp_fifo_0/XNOR2_4/Y  sp_fifo_0/AND2_EMPTYINT/B  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[10\]/CLK  SPI_master_0/current_state\[10\]/Q  SPI_master_0/current_state_RNIO8RQ\[9\]/B  SPI_master_0/current_state_RNIO8RQ\[9\]/Y  SPI_master_0/PADDR_1_RNO_0\[5\]/C  SPI_master_0/PADDR_1_RNO_0\[5\]/Y  SPI_master_0/PADDR_1_RNO\[5\]/A  SPI_master_0/PADDR_1_RNO\[5\]/Y  SPI_master_0/PADDR_1\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNIODDL\[4\]/B  SPI_master_0/current_state_RNIODDL\[4\]/Y  SPI_master_0/SPI_data\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNIODDL\[4\]/B  SPI_master_0/current_state_RNIODDL\[4\]/Y  SPI_master_0/SPI_data\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNIODDL\[4\]/B  SPI_master_0/current_state_RNIODDL\[4\]/Y  SPI_master_0/SPI_data\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNIODDL\[4\]/B  SPI_master_0/current_state_RNIODDL\[4\]/Y  SPI_master_0/SPI_data\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNIODDL\[4\]/B  SPI_master_0/current_state_RNIODDL\[4\]/Y  SPI_master_0/SPI_data\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNIODDL\[4\]/B  SPI_master_0/current_state_RNIODDL\[4\]/Y  SPI_master_0/SPI_data\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNIODDL\[4\]/B  SPI_master_0/current_state_RNIODDL\[4\]/Y  SPI_master_0/SPI_data\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNIODDL\[4\]/B  SPI_master_0/current_state_RNIODDL\[4\]/Y  SPI_master_0/SPI_data\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNIODDL\[4\]/B  SPI_master_0/current_state_RNIODDL\[4\]/Y  SPI_master_0/SPI_data\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNIODDL\[4\]/B  SPI_master_0/current_state_RNIODDL\[4\]/Y  SPI_master_0/SPI_data\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNIODDL\[4\]/B  SPI_master_0/current_state_RNIODDL\[4\]/Y  SPI_master_0/SPI_data\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNIODDL\[4\]/B  SPI_master_0/current_state_RNIODDL\[4\]/Y  SPI_master_0/SPI_data\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNIODDL\[4\]/B  SPI_master_0/current_state_RNIODDL\[4\]/Y  SPI_master_0/SPI_data\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNIODDL\[4\]/B  SPI_master_0/current_state_RNIODDL\[4\]/Y  SPI_master_0/SPI_data\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNIODDL\[4\]/B  SPI_master_0/current_state_RNIODDL\[4\]/Y  SPI_master_0/SPI_data\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNIODDL\[4\]/B  SPI_master_0/current_state_RNIODDL\[4\]/Y  SPI_master_0/SPI_data\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/S  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[5\]/CLK  SPI_master_0/current_state\[5\]/Q  SPI_master_0/current_state_RNI3FMV\[0\]/A  SPI_master_0/current_state_RNI3FMV\[0\]/Y  SPI_master_0/PWRITE_RNO_0/B  SPI_master_0/PWRITE_RNO_0/Y  SPI_master_0/PWRITE_RNO/B  SPI_master_0/PWRITE_RNO/Y  SPI_master_0/PWRITE/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[4\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNIVR4N\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNIB3SP1\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNIVH1I2\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNIVH1I2\[3\]/Y  CORESPI_0/USPI/UCC/mtx_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/AD_data_count\[1\]/CLK  UART_AD7606_0/AD_data_count\[1\]/Q  UART_AD7606_0/un2_AD_data_count_I_6/A  UART_AD7606_0/un2_AD_data_count_I_6/Y  UART_AD7606_0/un2_AD_data_count_I_7/A  UART_AD7606_0/un2_AD_data_count_I_7/Y  UART_AD7606_0/AD_data_count_RNO\[2\]/A  UART_AD7606_0/AD_data_count_RNO\[2\]/Y  UART_AD7606_0/AD_data_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[4\]/CLK  CORESPI_0/USPI/URXF/counter_q\[4\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m22/A  CORESPI_0/USPI/URXF/un1_counter_q_m22/Y  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/C  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIDTB5\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/un1_PC_data_count_1_I_1/A  UART_AD7606_0/un1_PC_data_count_1_I_1/Y  UART_AD7606_0/un1_PC_data_count_1_I_10/B  UART_AD7606_0/un1_PC_data_count_1_I_10/Y  UART_AD7606_0/PC_data_count_RNO\[1\]/A  UART_AD7606_0/PC_data_count_RNO\[1\]/Y  UART_AD7606_0/PC_data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[10\]/CLK  SPI_master_0/current_state\[10\]/Q  SPI_master_0/current_state_RNIO8RQ\[9\]/B  SPI_master_0/current_state_RNIO8RQ\[9\]/Y  SPI_master_0/PENABLE_RNO_0/C  SPI_master_0/PENABLE_RNO_0/Y  SPI_master_0/PENABLE_RNO/A  SPI_master_0/PENABLE_RNO/Y  SPI_master_0/PENABLE/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[3\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[1\]/CLK  uart_0/uart_rx_inst/bit_cnt\[1\]/Q  uart_0/uart_rx_inst/un1_bit_cnt_I_12/A  uart_0/uart_rx_inst/un1_bit_cnt_I_12/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_15/A  uart_0/uart_rx_inst/un1_bit_cnt_I_15/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[1\]/B  uart_0/uart_rx_inst/bit_cnt_RNO\[1\]/Y  uart_0/uart_rx_inst/bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_1/B  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/C  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[8\]/CLK  SPI_master_0/current_state\[8\]/Q  SPI_master_0/current_state_RNISHDL\[8\]/B  SPI_master_0/current_state_RNISHDL\[8\]/Y  SPI_master_0/PWRITE_RNO_0/A  SPI_master_0/PWRITE_RNO_0/Y  SPI_master_0/PWRITE_RNO/B  SPI_master_0/PWRITE_RNO/Y  SPI_master_0/PWRITE/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/s_axis_tready_reg/CLK  uart_0/uart_tx_inst/s_axis_tready_reg/Q  UART_AD7606_0/data_count_RNO_0\[0\]/A  UART_AD7606_0/data_count_RNO_0\[0\]/Y  UART_AD7606_0/data_count_RNO\[0\]/A  UART_AD7606_0/data_count_RNO\[0\]/Y  UART_AD7606_0/data_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/m_axis_tvalid_reg/CLK  uart_0/uart_rx_inst/m_axis_tvalid_reg/Q  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/B  UART_AD7606_0/PC_data_count_RNI3FQE\[1\]/Y  UART_AD7606_0/PC_data_reg\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[2\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/A  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/Y  CORESPI_0/USPI/UCC/stxs_midbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/A  CORESPI_0/USPI/UTXF/rd_pointer_q_RNI4TP4\[0\]/Y  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_9/A  CORESPI_0/USPI/UTXF/un1_rd_pointer_q_I_9/Y  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/C  CORESPI_0/USPI/UTXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/A  CORESPI_0/USPI/URXF/rd_pointer_q_RNI2P6B\[0\]/Y  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_9/A  CORESPI_0/USPI/URXF/un1_rd_pointer_q_I_9/Y  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/C  CORESPI_0/USPI/URXF/rd_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/rd_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[2\]/CLK  uart_0/uart_rx_inst/bit_cnt\[2\]/Q  uart_0/uart_rx_inst/un1_bit_cnt_I_11/A  uart_0/uart_rx_inst/un1_bit_cnt_I_11/Y  uart_0/uart_rx_inst/un1_bit_cnt_I_18/A  uart_0/uart_rx_inst/un1_bit_cnt_I_18/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[2\]/A  uart_0/uart_rx_inst/bit_cnt_RNO\[2\]/Y  uart_0/uart_rx_inst/bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIJP6O\[2\]/Y  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/A  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/Y  CORESPI_0/USPI/UCC/stxs_txzeros/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_first_RNO_2/A  CORESPI_0/USPI/UCC/mtx_first_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/C  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/AD_data_count\[2\]/CLK  UART_AD7606_0/AD_data_count\[2\]/Q  UART_AD7606_0/un2_AD_data_count_I_8/C  UART_AD7606_0/un2_AD_data_count_I_8/Y  UART_AD7606_0/un2_AD_data_count_I_9/A  UART_AD7606_0/un2_AD_data_count_I_9/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/A  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/B  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/Y  CORESPI_0/USPI/URF/sticky_RNO\[0\]/A  CORESPI_0/USPI/URF/sticky_RNO\[0\]/Y  CORESPI_0/USPI/URF/sticky\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[8\]/CLK  SPI_master_0/current_state\[8\]/Q  SPI_master_0/current_state_RNISHDL\[8\]/B  SPI_master_0/current_state_RNISHDL\[8\]/Y  SPI_master_0/current_state_RNIV6V42\[1\]/B  SPI_master_0/current_state_RNIV6V42\[1\]/Y  SPI_master_0/PWDATA_RNO\[1\]/A  SPI_master_0/PWDATA_RNO\[1\]/Y  SPI_master_0/PWDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[5\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNI9NHI\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1P0_empty/CLK  sp_fifo_0/DFN1P0_empty/Q  sp_fifo_0/NAND2_0/A  sp_fifo_0/NAND2_0/Y  sp_fifo_0/AND2_MEMORYRE/A  sp_fifo_0/AND2_MEMORYRE/Y  sp_fifo_0/MEMREBUBBLE/A  sp_fifo_0/MEMREBUBBLE/Y  sp_fifo_0/RAM512X18_QXI\[15\]/REN  	(9.9:9.9:9.9) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[2\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[3\]/CLK  SPI_master_0/current_state\[3\]/Q  SPI_master_0/current_state_RNI5HMV\[3\]/A  SPI_master_0/current_state_RNI5HMV\[3\]/Y  SPI_master_0/PADDR_1_RNO_0\[3\]/A  SPI_master_0/PADDR_1_RNO_0\[3\]/Y  SPI_master_0/PADDR_1_RNO\[3\]/A  SPI_master_0/PADDR_1_RNO\[3\]/Y  SPI_master_0/PADDR_1\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_2/C  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_2/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/s_axis_tready_reg/CLK  uart_0/uart_tx_inst/s_axis_tready_reg/Q  uart_0/uart_tx_inst/s_axis_tready_reg_RNO_0/A  uart_0/uart_tx_inst/s_axis_tready_reg_RNO_0/Y  uart_0/uart_tx_inst/s_axis_tready_reg_RNO/B  uart_0/uart_tx_inst/s_axis_tready_reg_RNO/Y  uart_0/uart_tx_inst/s_axis_tready_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/prescale_reg\[0\]/CLK  uart_0/uart_tx_inst/prescale_reg\[0\]/Q  uart_0/uart_tx_inst/prescale_reg_RNO_0\[0\]/B  uart_0/uart_tx_inst/prescale_reg_RNO_0\[0\]/Y  uart_0/uart_tx_inst/prescale_reg_RNO\[0\]/C  uart_0/uart_tx_inst/prescale_reg_RNO\[0\]/Y  uart_0/uart_tx_inst/prescale_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_2/B  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/Y  CORESPI_0/USPI/UCC/mtx_consecutive/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[2\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[2\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/Q  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_14/A  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_14/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[11\]/CLK  SPI_master_0/current_state\[11\]/Q  SPI_master_0/current_state_RNIUBV11_0\[11\]/C  SPI_master_0/current_state_RNIUBV11_0\[11\]/Y  SPI_master_0/PADDR_1_RNO_0\[5\]/A  SPI_master_0/PADDR_1_RNO_0\[5\]/Y  SPI_master_0/PADDR_1_RNO\[5\]/A  SPI_master_0/PADDR_1_RNO\[5\]/Y  SPI_master_0/PADDR_1\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_9/A  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_9/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_12/A  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_12/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_direct/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_lastbit/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_midbit/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_checkorun/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_dataerr/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/B  CORESPI_0/USPI/UCC/clock_rx_q3_RNI3249/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[2\]/C  CORESPI_0/USPI/UCC/mtx_bitsel_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[2\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_2/A  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_2/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[7\]/CLK  SPI_master_0/current_state\[7\]/Q  SPI_master_0/current_state_RNIBNMV\[6\]/B  SPI_master_0/current_state_RNIBNMV\[6\]/Y  SPI_master_0/PWRITE_RNO/C  SPI_master_0/PWRITE_RNO/Y  SPI_master_0/PWRITE/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_first_RNO_1/C  CORESPI_0/USPI/UCC/mtx_first_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_first_RNO_0/B  CORESPI_0/USPI/UCC/mtx_first_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_first/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[3\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[3\]/Y  CORESPI_0/USPI/UCC/mtx_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[3\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[5\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[5\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_2\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_2\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/AD_data_count\[1\]/CLK  UART_AD7606_0/AD_data_count\[1\]/Q  UART_AD7606_0/un2_AD_data_count_I_5/B  UART_AD7606_0/un2_AD_data_count_I_5/Y  UART_AD7606_0/AD_data_count_RNO\[1\]/A  UART_AD7606_0/AD_data_count_RNO\[1\]/Y  UART_AD7606_0/AD_data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/un1_data_count_4_I_1/A  UART_AD7606_0/un1_data_count_4_I_1/Y  UART_AD7606_0/un1_data_count_4_I_10/B  UART_AD7606_0/un1_data_count_4_I_10/Y  UART_AD7606_0/data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNING163/B  CORESPI_0/USPI/UTXF/empty_out_RNING163/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/FIFO_count\[1\]/CLK  UART_AD7606_0/FIFO_count\[1\]/Q  UART_AD7606_0/data_count_RNO_1\[0\]/A  UART_AD7606_0/data_count_RNO_1\[0\]/Y  UART_AD7606_0/data_count_RNO\[0\]/B  UART_AD7606_0/data_count_RNO\[0\]/Y  UART_AD7606_0/data_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/m_axis_tvalid_reg/CLK  uart_0/uart_rx_inst/m_axis_tvalid_reg/Q  UART_AD7606_0/un1_PC_data_count_1_I_8/B  UART_AD7606_0/un1_PC_data_count_1_I_8/Y  UART_AD7606_0/PC_data_count_RNO\[0\]/A  UART_AD7606_0/PC_data_count_RNO\[0\]/Y  UART_AD7606_0/PC_data_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[3\]/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_1/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_consecutive/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT SPI_master_0/current_state\[9\]/CLK  SPI_master_0/current_state\[9\]/Q  SPI_master_0/current_state_RNIO8RQ\[9\]/A  SPI_master_0/current_state_RNIO8RQ\[9\]/Y  SPI_master_0/PADDR_1_RNO_0\[5\]/C  SPI_master_0/PADDR_1_RNO_0\[5\]/Y  SPI_master_0/PADDR_1_RNO\[5\]/A  SPI_master_0/PADDR_1_RNO\[5\]/Y  SPI_master_0/PADDR_1\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[11\]/CLK  SPI_master_0/current_state\[11\]/Q  SPI_master_0/PADDR_1_RNO_1\[3\]/C  SPI_master_0/PADDR_1_RNO_1\[3\]/Y  SPI_master_0/PADDR_1_RNO\[3\]/B  SPI_master_0/PADDR_1_RNO\[3\]/Y  SPI_master_0/PADDR_1\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_2/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO_2/Y  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/C  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/Y  CORESPI_0/USPI/UCC/mtx_consecutive/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[0\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_1\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CoreAPB3_0/CAPB3IIII/PRDATA_4/B  CoreAPB3_0/CAPB3IIII/PRDATA_4/Y  SPI_master_0/SPI_data\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CoreAPB3_0/CAPB3IIII/PRDATA_5/B  CoreAPB3_0/CAPB3IIII/PRDATA_5/Y  SPI_master_0/SPI_data\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CoreAPB3_0/CAPB3IIII/PRDATA_0/B  CoreAPB3_0/CAPB3IIII/PRDATA_0/Y  SPI_master_0/SPI_data\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CoreAPB3_0/CAPB3IIII/PRDATA_7/B  CoreAPB3_0/CAPB3IIII/PRDATA_7/Y  SPI_master_0/SPI_data\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CoreAPB3_0/CAPB3IIII/PRDATA_1/B  CoreAPB3_0/CAPB3IIII/PRDATA_1/Y  SPI_master_0/SPI_data\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CoreAPB3_0/CAPB3IIII/PRDATA_2/B  CoreAPB3_0/CAPB3IIII/PRDATA_2/Y  SPI_master_0/SPI_data\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CoreAPB3_0/CAPB3IIII/PRDATA_6/B  CoreAPB3_0/CAPB3IIII/PRDATA_6/Y  SPI_master_0/SPI_data\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CoreAPB3_0/CAPB3IIII/PRDATA_3/B  CoreAPB3_0/CAPB3IIII/PRDATA_3/Y  SPI_master_0/SPI_data\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CoreAPB3_0/CAPB3IIII/PRDATA_8/B  CoreAPB3_0/CAPB3IIII/PRDATA_8/Y  SPI_master_0/SPI_data\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CoreAPB3_0/CAPB3IIII/PRDATA_9/B  CoreAPB3_0/CAPB3IIII/PRDATA_9/Y  SPI_master_0/SPI_data\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CoreAPB3_0/CAPB3IIII/PRDATA_10/B  CoreAPB3_0/CAPB3IIII/PRDATA_10/Y  SPI_master_0/SPI_data\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CoreAPB3_0/CAPB3IIII/PRDATA_11/B  CoreAPB3_0/CAPB3IIII/PRDATA_11/Y  SPI_master_0/SPI_data\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CoreAPB3_0/CAPB3IIII/PRDATA_12/B  CoreAPB3_0/CAPB3IIII/PRDATA_12/Y  SPI_master_0/SPI_data\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CoreAPB3_0/CAPB3IIII/PRDATA_14/B  CoreAPB3_0/CAPB3IIII/PRDATA_14/Y  SPI_master_0/SPI_data\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CoreAPB3_0/CAPB3IIII/PRDATA_13/B  CoreAPB3_0/CAPB3IIII/PRDATA_13/Y  SPI_master_0/SPI_data\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PSEL/CLK  SPI_master_0/PSEL/Q  CoreAPB3_0/CAPB3IIII/PRDATA_15/B  CoreAPB3_0/CAPB3IIII/PRDATA_15/Y  SPI_master_0/SPI_data\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[1\]/CLK  UART_AD7606_0/PC_data_reg\[1\]/Q  UART_AD7606_0/AD_data_count_RNO_2\[3\]/B  UART_AD7606_0/AD_data_count_RNO_2\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_0\[3\]/B  UART_AD7606_0/AD_data_count_RNO_0\[3\]/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/B  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/C  CORESPI_0/USPI/UCC/stxs_state_RNI9VPA2/Y  CORESPI_0/USPI/UCC/stxs_midbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/FIFO_count\[0\]/CLK  UART_AD7606_0/FIFO_count\[0\]/Q  UART_AD7606_0/data_count_RNO_0\[0\]/C  UART_AD7606_0/data_count_RNO_0\[0\]/Y  UART_AD7606_0/data_count_RNO\[0\]/A  UART_AD7606_0/data_count_RNO\[0\]/Y  UART_AD7606_0/data_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNO/C  CORESPI_0/USPI/UCC/stxs_state_RNO/Y  CORESPI_0/USPI/UCC/stxs_state/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1P0_empty/CLK  UART_fifo_0/DFN1P0_empty/Q  SPI_master_0/PADDR_1_RNO_1\[3\]/A  SPI_master_0/PADDR_1_RNO_1\[3\]/Y  SPI_master_0/PADDR_1_RNO\[3\]/B  SPI_master_0/PADDR_1_RNO\[3\]/Y  SPI_master_0/PADDR_1\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/Q  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_12/A  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_12/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[1\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/CLK  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/Q  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_9/A  CORESPI_0/USPI/UTXF/un1_wr_pointer_q_I_9/Y  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/A  CORESPI_0/USPI/UTXF/wr_pointer_q_RNO\[0\]/Y  CORESPI_0/USPI/UTXF/wr_pointer_q\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[2\]/Q  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO_0/B  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/A  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNIFL6O\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/C  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/Y  CORESPI_0/USPI/UCC/stxs_lastbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/mtx_alldone_RNO_0/A  CORESPI_0/USPI/UCC/mtx_alldone_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_alldone_RNO/C  CORESPI_0/USPI/UCC/mtx_alldone_RNO/Y  CORESPI_0/USPI/UCC/mtx_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_strobetx_RNO/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO/Y  CORESPI_0/USPI/UCC/stxs_strobetx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/S  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/A  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNIS19E/A  CORESPI_0/USPI/UCC/stxs_state_RNIS19E/Y  CORESPI_0/USPI/UCC/stxs_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[7\]/CLK  UART_AD7606_0/PC_data_reg\[7\]/Q  UART_AD7606_0/AD_data_count_RNO_1\[3\]/A  UART_AD7606_0/AD_data_count_RNO_1\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_0\[3\]/A  UART_AD7606_0/AD_data_count_RNO_0\[3\]/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/B  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[0\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/Q  CORESPI_0/USPI/UCC/tmp_1_CO1/B  CORESPI_0/USPI/UCC/tmp_1_CO1/Y  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/B  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tvalid_reg/CLK  UART_AD7606_0/m_axis_tvalid_reg/Q  UART_AD7606_0/m_axis_tvalid_reg_RNO/B  UART_AD7606_0/m_axis_tvalid_reg_RNO/Y  UART_AD7606_0/m_axis_tvalid_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[3\]/CLK  UART_AD7606_0/PC_data_reg\[3\]/Q  UART_AD7606_0/AD_data_count_RNO_2\[3\]/A  UART_AD7606_0/AD_data_count_RNO_2\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_0\[3\]/B  UART_AD7606_0/AD_data_count_RNO_0\[3\]/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/B  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_lastbit_RNO_0/A  CORESPI_0/USPI/UCC/stxs_lastbit_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/B  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/Y  CORESPI_0/USPI/UCC/stxs_lastbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_tick/CLK  CORESPI_0/USPI/UCC/spi_clk_tick/Q  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/B  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/Y  CORESPI_0/USPI/UCC/mtx_pktsel/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tvalid_reg/CLK  UART_AD7606_0/m_axis_tvalid_reg/Q  uart_0/uart_tx_inst/bit_cnt_RNO\[2\]/B  uart_0/uart_tx_inst/bit_cnt_RNO\[2\]/Y  uart_0/uart_tx_inst/bit_cnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tvalid_reg/CLK  UART_AD7606_0/m_axis_tvalid_reg/Q  uart_0/uart_tx_inst/bit_cnt_RNO\[1\]/B  uart_0/uart_tx_inst/bit_cnt_RNO\[1\]/Y  uart_0/uart_tx_inst/bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_state/CLK  CORESPI_0/USPI/UCC/stxs_state/Q  CORESPI_0/USPI/UCC/stxs_state_RNIS19E/A  CORESPI_0/USPI/UCC/stxs_state_RNIS19E/Y  CORESPI_0/USPI/UCC/stxs_direct/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/AD_data_count\[0\]/CLK  UART_AD7606_0/AD_data_count\[0\]/Q  UART_AD7606_0/un2_AD_data_count_I_5/A  UART_AD7606_0/un2_AD_data_count_I_5/Y  UART_AD7606_0/AD_data_count_RNO\[1\]/A  UART_AD7606_0/AD_data_count_RNO\[1\]/Y  UART_AD7606_0/AD_data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/S  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/Y  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/stxp_lastframe_RNO_0/B  CORESPI_0/USPI/UCC/stxp_lastframe_RNO_0/Y  CORESPI_0/USPI/UCC/stxp_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/Q  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_2/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_2/Y  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/B  CORESPI_0/USPI/UCC/stxs_strobetx_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_strobetx/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/B  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/Y  CORESPI_0/USPI/URF/int_raw\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/B  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[0\]/CLK  UART_AD7606_0/PC_data_reg\[0\]/Q  UART_AD7606_0/AD_data_count_RNO_1\[3\]/C  UART_AD7606_0/AD_data_count_RNO_1\[3\]/Y  UART_AD7606_0/AD_data_count_RNO_0\[3\]/A  UART_AD7606_0/AD_data_count_RNO_0\[3\]/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/B  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/msrxs_first_RNO/A  CORESPI_0/USPI/UCC/msrxs_first_RNO/Y  CORESPI_0/USPI/UCC/msrxs_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/UCLKMUX1/clkout/A  CORESPI_0/USPI/UCC/UCLKMUX1/clkout/Y  CORESPI_0/USPI/UCC/clock_rx_q1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tvalid_reg/CLK  UART_AD7606_0/m_axis_tvalid_reg/Q  UART_AD7606_0/m_axis_tvalid_reg_RNO_0/B  UART_AD7606_0/m_axis_tvalid_reg_RNO_0/Y  UART_AD7606_0/m_axis_tvalid_reg/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/AD_data_count\[2\]/CLK  UART_AD7606_0/AD_data_count\[2\]/Q  UART_AD7606_0/un2_AD_data_count_I_7/B  UART_AD7606_0/un2_AD_data_count_I_7/Y  UART_AD7606_0/AD_data_count_RNO\[2\]/A  UART_AD7606_0/AD_data_count_RNO\[2\]/Y  UART_AD7606_0/AD_data_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/wr_pointer_q\[2\]/CLK  CORESPI_0/USPI/URXF/wr_pointer_q\[2\]/Q  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_14/A  CORESPI_0/USPI/URXF/un1_wr_pointer_q_I_14/Y  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[2\]/A  CORESPI_0/USPI/URXF/wr_pointer_q_RNO\[2\]/Y  CORESPI_0/USPI/URXF/wr_pointer_q\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[3\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/A  CORESPI_0/USPI/UCC/mtx_state_RNIKE5O\[3\]/Y  CORESPI_0/USPI/UCC/mtx_re/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_full/CLK  UART_fifo_0/DFN1C0_full/Q  UART_fifo_0/NAND2_1/A  UART_fifo_0/NAND2_1/Y  UART_fifo_0/AND2_MEMORYWE/A  UART_fifo_0/AND2_MEMORYWE/Y  UART_fifo_0/MEMWEBUBBLE/A  UART_fifo_0/MEMWEBUBBLE/Y  UART_fifo_0/RAM512X18_QXI\[15\]/WEN  	(9.9:9.9:9.9) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_full/CLK  sp_fifo_0/DFN1C0_full/Q  sp_fifo_0/NAND2_1/A  sp_fifo_0/NAND2_1/Y  sp_fifo_0/AND2_MEMORYWE/A  sp_fifo_0/AND2_MEMORYWE/Y  sp_fifo_0/MEMWEBUBBLE/A  sp_fifo_0/MEMWEBUBBLE/Y  sp_fifo_0/RAM512X18_QXI\[15\]/WEN  	(9.9:9.9:9.9) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNIVO56\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[3\]/CLK  uart_0/uart_tx_inst/bit_cnt\[3\]/Q  uart_0/uart_tx_inst/un1_bit_cnt_5_I_14/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_14/Y  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/A  uart_0/uart_tx_inst/un1_bit_cnt_5_I_16/Y  uart_0/uart_tx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[5\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[5\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/B  CORESPI_0/USPI/UTXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/UTXF/full_out_RNO/C  CORESPI_0/USPI/UTXF/full_out_RNO/Y  CORESPI_0/USPI/UTXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/m_axis_tvalid_reg/CLK  uart_0/uart_rx_inst/m_axis_tvalid_reg/Q  uart_0/uart_rx_inst/m_axis_tvalid_reg_RNO_0/B  uart_0/uart_rx_inst/m_axis_tvalid_reg_RNO_0/Y  uart_0/uart_rx_inst/m_axis_tvalid_reg_RNO/A  uart_0/uart_rx_inst/m_axis_tvalid_reg_RNO/Y  uart_0/uart_rx_inst/m_axis_tvalid_reg/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/B  CORESPI_0/USPI/UCC/stxp_lastframe_RNO/Y  CORESPI_0/USPI/UCC/stxp_lastframe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/counter_q\[3\]/CLK  CORESPI_0/USPI/UTXF/counter_q\[3\]/Q  CORESPI_0/USPI/UTXF/un1_counter_q_m14/B  CORESPI_0/USPI/UTXF/un1_counter_q_m14/Y  CORESPI_0/USPI/UTXF/empty_out_RNO/C  CORESPI_0/USPI/UTXF/empty_out_RNO/Y  CORESPI_0/USPI/UTXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[3\]/CLK  CORESPI_0/USPI/URXF/counter_q\[3\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_m14/B  CORESPI_0/USPI/URXF/un1_counter_q_m14/Y  CORESPI_0/USPI/URXF/empty_out_RNO/C  CORESPI_0/USPI/URXF/empty_out_RNO/Y  CORESPI_0/USPI/URXF/empty_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/A  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/Y  CORESPI_0/USPI/UCC/msrxs_strobe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  SPI_master_0/current_state_RNO\[3\]/C  SPI_master_0/current_state_RNO\[3\]/Y  SPI_master_0/current_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[8\]/CLK  SPI_master_0/current_state\[8\]/Q  SPI_master_0/current_state_RNISHDL\[8\]/B  SPI_master_0/current_state_RNISHDL\[8\]/Y  SPI_master_0/current_state_RNO\[0\]/B  SPI_master_0/current_state_RNO\[0\]/Y  SPI_master_0/current_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/current_state_RNI5HMV\[3\]/B  SPI_master_0/current_state_RNI5HMV\[3\]/Y  SPI_master_0/PENABLE_RNO/B  SPI_master_0/PENABLE_RNO/Y  SPI_master_0/PENABLE/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[5\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[5\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/C  CORESPI_0/USPI/UCC/mtx_state_RNO\[5\]/Y  CORESPI_0/USPI/UCC/mtx_state\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[1\]/CLK  SPI_master_0/current_state\[1\]/Q  SPI_master_0/current_state_RNIV6V42\[1\]/A  SPI_master_0/current_state_RNIV6V42\[1\]/Y  SPI_master_0/PWDATA_RNO\[1\]/A  SPI_master_0/PWDATA_RNO\[1\]/Y  SPI_master_0/PWDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[0\]/CLK  UART_AD7606_0/data_count\[0\]/Q  UART_AD7606_0/un1_data_count_4_I_8/A  UART_AD7606_0/un1_data_count_4_I_8/Y  UART_AD7606_0/data_count_RNO\[0\]/C  UART_AD7606_0/data_count_RNO\[0\]/Y  UART_AD7606_0/data_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0\[3\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[4\]/CLK  SPI_master_0/current_state\[4\]/Q  SPI_master_0/PSEL_RNO_0/B  SPI_master_0/PSEL_RNO_0/Y  SPI_master_0/PSEL_RNO/B  SPI_master_0/PSEL_RNO/Y  SPI_master_0/PSEL/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/B  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/Y  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/B  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/Y  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_strobe/CLK  CORESPI_0/USPI/UCC/msrxp_strobe/Q  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/B  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/Y  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNIH1C5\[3\]/Y  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/A  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/Y  CORESPI_0/USPI/UCC/stxs_lastbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/B  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/s_axis_tready_reg/CLK  uart_0/uart_tx_inst/s_axis_tready_reg/Q  UART_AD7606_0/m_axis_tvalid_reg_RNO/A  UART_AD7606_0/m_axis_tvalid_reg_RNO/Y  UART_AD7606_0/m_axis_tvalid_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[1\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO\[1\]/Y  CORESPI_0/USPI/UCC/mtx_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[7\]/CLK  SPI_master_0/current_state\[7\]/Q  SPI_master_0/PENABLE_RNO_0/B  SPI_master_0/PENABLE_RNO_0/Y  SPI_master_0/PENABLE_RNO/A  SPI_master_0/PENABLE_RNO/Y  SPI_master_0/PENABLE/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[1\]/CLK  SPI_master_0/current_state\[1\]/Q  SPI_master_0/PSEL_RNO_0/A  SPI_master_0/PSEL_RNO_0/Y  SPI_master_0/PSEL_RNO/B  SPI_master_0/PSEL_RNO/Y  SPI_master_0/PSEL/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[1\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[1\]/Q  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/B  CORESPI_0/USPI/UCC/mtx_state_RNO_0\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/A  CORESPI_0/USPI/UCC/mtx_state_RNO\[0\]/Y  CORESPI_0/USPI/UCC/mtx_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/s_axis_tready_reg/CLK  uart_0/uart_tx_inst/s_axis_tready_reg/Q  UART_AD7606_0/m_axis_tvalid_reg_RNO_0/A  UART_AD7606_0/m_axis_tvalid_reg_RNO_0/Y  UART_AD7606_0/m_axis_tvalid_reg/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/counter_q\[5\]/CLK  CORESPI_0/USPI/URXF/counter_q\[5\]/Q  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/B  CORESPI_0/USPI/URXF/un1_counter_q_ADD_6x6_fast_I29_Y/Y  CORESPI_0/USPI/URXF/full_out_RNO/C  CORESPI_0/USPI/URXF/full_out_RNO/Y  CORESPI_0/USPI/URXF/full_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/RAM512X18_QXI\[15\]/WCLK  UART_fifo_0/RAM512X18_QXI\[15\]/RD0  UART_fifo_0/DFN1E1C0_dout\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/RAM512X18_QXI\[15\]/WCLK  UART_fifo_0/RAM512X18_QXI\[15\]/RD1  UART_fifo_0/DFN1E1C0_dout\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/RAM512X18_QXI\[15\]/WCLK  UART_fifo_0/RAM512X18_QXI\[15\]/RD2  UART_fifo_0/DFN1E1C0_dout\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/RAM512X18_QXI\[15\]/WCLK  UART_fifo_0/RAM512X18_QXI\[15\]/RD3  UART_fifo_0/DFN1E1C0_dout\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/RAM512X18_QXI\[15\]/WCLK  UART_fifo_0/RAM512X18_QXI\[15\]/RD4  UART_fifo_0/DFN1E1C0_dout\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/RAM512X18_QXI\[15\]/WCLK  UART_fifo_0/RAM512X18_QXI\[15\]/RD5  UART_fifo_0/DFN1E1C0_dout\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/RAM512X18_QXI\[15\]/WCLK  UART_fifo_0/RAM512X18_QXI\[15\]/RD6  UART_fifo_0/DFN1E1C0_dout\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/RAM512X18_QXI\[15\]/WCLK  UART_fifo_0/RAM512X18_QXI\[15\]/RD7  UART_fifo_0/DFN1E1C0_dout\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/RAM512X18_QXI\[15\]/WCLK  UART_fifo_0/RAM512X18_QXI\[15\]/RD9  UART_fifo_0/DFN1E1C0_dout\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/RAM512X18_QXI\[15\]/WCLK  UART_fifo_0/RAM512X18_QXI\[15\]/RD10  UART_fifo_0/DFN1E1C0_dout\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/RAM512X18_QXI\[15\]/WCLK  UART_fifo_0/RAM512X18_QXI\[15\]/RD11  UART_fifo_0/DFN1E1C0_dout\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/RAM512X18_QXI\[15\]/WCLK  UART_fifo_0/RAM512X18_QXI\[15\]/RD12  UART_fifo_0/DFN1E1C0_dout\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/RAM512X18_QXI\[15\]/WCLK  UART_fifo_0/RAM512X18_QXI\[15\]/RD13  UART_fifo_0/DFN1E1C0_dout\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/RAM512X18_QXI\[15\]/WCLK  UART_fifo_0/RAM512X18_QXI\[15\]/RD14  UART_fifo_0/DFN1E1C0_dout\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/RAM512X18_QXI\[15\]/WCLK  UART_fifo_0/RAM512X18_QXI\[15\]/RD15  UART_fifo_0/DFN1E1C0_dout\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/RAM512X18_QXI\[15\]/WCLK  UART_fifo_0/RAM512X18_QXI\[15\]/RD16  UART_fifo_0/DFN1E1C0_dout\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/RAM512X18_QXI\[15\]/WCLK  sp_fifo_0/RAM512X18_QXI\[15\]/RD0  sp_fifo_0/DFN1E1C0_dout\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/RAM512X18_QXI\[15\]/WCLK  sp_fifo_0/RAM512X18_QXI\[15\]/RD1  sp_fifo_0/DFN1E1C0_dout\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/RAM512X18_QXI\[15\]/WCLK  sp_fifo_0/RAM512X18_QXI\[15\]/RD2  sp_fifo_0/DFN1E1C0_dout\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/RAM512X18_QXI\[15\]/WCLK  sp_fifo_0/RAM512X18_QXI\[15\]/RD3  sp_fifo_0/DFN1E1C0_dout\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/RAM512X18_QXI\[15\]/WCLK  sp_fifo_0/RAM512X18_QXI\[15\]/RD4  sp_fifo_0/DFN1E1C0_dout\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/RAM512X18_QXI\[15\]/WCLK  sp_fifo_0/RAM512X18_QXI\[15\]/RD5  sp_fifo_0/DFN1E1C0_dout\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/RAM512X18_QXI\[15\]/WCLK  sp_fifo_0/RAM512X18_QXI\[15\]/RD6  sp_fifo_0/DFN1E1C0_dout\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/RAM512X18_QXI\[15\]/WCLK  sp_fifo_0/RAM512X18_QXI\[15\]/RD7  sp_fifo_0/DFN1E1C0_dout\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/RAM512X18_QXI\[15\]/WCLK  sp_fifo_0/RAM512X18_QXI\[15\]/RD9  sp_fifo_0/DFN1E1C0_dout\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/RAM512X18_QXI\[15\]/WCLK  sp_fifo_0/RAM512X18_QXI\[15\]/RD10  sp_fifo_0/DFN1E1C0_dout\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/RAM512X18_QXI\[15\]/WCLK  sp_fifo_0/RAM512X18_QXI\[15\]/RD11  sp_fifo_0/DFN1E1C0_dout\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/RAM512X18_QXI\[15\]/WCLK  sp_fifo_0/RAM512X18_QXI\[15\]/RD12  sp_fifo_0/DFN1E1C0_dout\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/RAM512X18_QXI\[15\]/WCLK  sp_fifo_0/RAM512X18_QXI\[15\]/RD13  sp_fifo_0/DFN1E1C0_dout\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/RAM512X18_QXI\[15\]/WCLK  sp_fifo_0/RAM512X18_QXI\[15\]/RD14  sp_fifo_0/DFN1E1C0_dout\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/RAM512X18_QXI\[15\]/WCLK  sp_fifo_0/RAM512X18_QXI\[15\]/RD15  sp_fifo_0/DFN1E1C0_dout\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/RAM512X18_QXI\[15\]/WCLK  sp_fifo_0/RAM512X18_QXI\[15\]/RD16  sp_fifo_0/DFN1E1C0_dout\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/rxd_reg/CLK  uart_0/uart_rx_inst/rxd_reg/Q  uart_0/uart_rx_inst/bit_cnt_RNO\[1\]/A  uart_0/uart_rx_inst/bit_cnt_RNO\[1\]/Y  uart_0/uart_rx_inst/bit_cnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/rxd_reg/CLK  uart_0/uart_rx_inst/rxd_reg/Q  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/A  uart_0/uart_rx_inst/bit_cnt_RNO\[3\]/Y  uart_0/uart_rx_inst/bit_cnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/RE_reg/CLK  UART_AD7606_0/RE_reg/Q  sp_fifo_0/REBUBBLE/A  sp_fifo_0/REBUBBLE/Y  sp_fifo_0/AND2A_0/B  sp_fifo_0/AND2A_0/Y  sp_fifo_0/DFN1C0_DVLDI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/AD_data_count\[3\]/CLK  UART_AD7606_0/AD_data_count\[3\]/Q  UART_AD7606_0/un2_AD_data_count_I_9/B  UART_AD7606_0/un2_AD_data_count_I_9/Y  UART_AD7606_0/AD_data_count_RNO\[3\]/A  UART_AD7606_0/AD_data_count_RNO\[3\]/Y  UART_AD7606_0/AD_data_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[1\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/Q  CORESPI_0/USPI/UCC/tmp_1_CO1/A  CORESPI_0/USPI/UCC/tmp_1_CO1/Y  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/B  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[5\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[5\]/Q  CORESPI_0/USPI/UCC/mtx_pktsel_RNO_0/A  CORESPI_0/USPI/UCC/mtx_pktsel_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/A  CORESPI_0/USPI/UCC/mtx_pktsel_RNO/Y  CORESPI_0/USPI/UCC/mtx_pktsel/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_lastframe/CLK  CORESPI_0/USPI/UCC/mtx_lastframe/Q  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/A  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/Y  CORESPI_0/USPI/UCC/msrxp_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[4\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[4\]/Q  UART_fifo_0/XNOR2_4/B  UART_fifo_0/XNOR2_4/Y  UART_fifo_0/AND2_EMPTYINT/B  UART_fifo_0/AND2_EMPTYINT/Y  UART_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[4\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[4\]/Q  sp_fifo_0/XNOR2_4/B  sp_fifo_0/XNOR2_4/Y  sp_fifo_0/AND2_EMPTYINT/B  sp_fifo_0/AND2_EMPTYINT/Y  sp_fifo_0/DFN1P0_empty/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_lastbit_RNO_0/B  CORESPI_0/USPI/UCC/stxs_lastbit_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/B  CORESPI_0/USPI/UCC/stxs_lastbit_RNO/Y  CORESPI_0/USPI/UCC/stxs_lastbit/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UTXF/empty_out/CLK  CORESPI_0/USPI/UTXF/empty_out/Q  CORESPI_0/USPI/UTXF/empty_out_RNISVSA/A  CORESPI_0/USPI/UTXF/empty_out_RNISVSA/Y  CORESPI_0/USPI/UCC/txfifo_davailable/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[4\]/Q  CORESPI_0/USPI/UCC/mtx_alldone_RNO/A  CORESPI_0/USPI/UCC/mtx_alldone_RNO/Y  CORESPI_0/USPI/UCC/mtx_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[6\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/FIFO_count\[0\]/CLK  UART_AD7606_0/FIFO_count\[0\]/Q  UART_AD7606_0/un2_FIFO_count_1_1_SUM1/B  UART_AD7606_0/un2_FIFO_count_1_1_SUM1/Y  UART_AD7606_0/FIFO_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/A  CORESPI_0/USPI/UCC/msrxp_strobe_RNIMEIF/Y  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/bit_cnt\[0\]/CLK  uart_0/uart_rx_inst/bit_cnt\[0\]/Q  uart_0/uart_rx_inst/un1_bit_cnt_I_13/A  uart_0/uart_rx_inst/un1_bit_cnt_I_13/Y  uart_0/uart_rx_inst/bit_cnt_RNO\[0\]/A  uart_0/uart_rx_inst/bit_cnt_RNO\[0\]/Y  uart_0/uart_rx_inst/bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/data_count\[1\]/CLK  UART_AD7606_0/data_count\[1\]/Q  UART_AD7606_0/un1_data_count_4_I_7/A  UART_AD7606_0/un1_data_count_4_I_7/Y  UART_AD7606_0/un1_data_count_4_I_10/A  UART_AD7606_0/un1_data_count_4_I_10/Y  UART_AD7606_0/data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[0\]/CLK  UART_AD7606_0/PC_data_count\[0\]/Q  UART_AD7606_0/un1_PC_data_count_1_I_8/A  UART_AD7606_0/un1_PC_data_count_1_I_8/Y  UART_AD7606_0/PC_data_count_RNO\[0\]/A  UART_AD7606_0/PC_data_count_RNO\[0\]/Y  UART_AD7606_0/PC_data_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe/Q  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe_RNI1LDN/A  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe_RNI1LDN/Y  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/C  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/Y  CORESPI_0/USPI/UCC/msrxp_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[0\]/CLK  SPI_master_0/current_state\[0\]/Q  SPI_master_0/PENABLE_RNO_0/A  SPI_master_0/PENABLE_RNO_0/Y  SPI_master_0/PENABLE_RNO/A  SPI_master_0/PENABLE_RNO/Y  SPI_master_0/PENABLE/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/FIFO_count\[1\]/CLK  UART_AD7606_0/FIFO_count\[1\]/Q  UART_AD7606_0/FIFO_count_RNO\[0\]/B  UART_AD7606_0/FIFO_count_RNO\[0\]/Y  UART_AD7606_0/FIFO_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/A  CORESPI_0/USPI/UCC/mtx_bitsel_RNO\[4\]/Y  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[2\]/CLK  SPI_master_0/current_state\[2\]/Q  SPI_master_0/PADDR_1_RNO_0\[5\]/B  SPI_master_0/PADDR_1_RNO_0\[5\]/Y  SPI_master_0/PADDR_1_RNO\[5\]/A  SPI_master_0/PADDR_1_RNO\[5\]/Y  SPI_master_0/PADDR_1\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_lastbit/CLK  CORESPI_0/USPI/UCC/stxs_lastbit/Q  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/B  CORESPI_0/USPI/UCC/mtx_lastbit_RNI34FG/Y  CORESPI_0/USPI/UCC/msrxs_strobe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/B  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_midbit/CLK  CORESPI_0/USPI/UCC/mtx_midbit/Q  CORESPI_0/USPI/UCC/msrxs_strobe_RNO_0/A  CORESPI_0/USPI/UCC/msrxs_strobe_RNO_0/Y  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/B  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/Y  CORESPI_0/USPI/UCC/msrxs_strobe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[3\]/Q  CORESPI_0/USPI/UCC/spi_clk_out_RNO/A  CORESPI_0/USPI/UCC/spi_clk_out_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/CLK  CORESPI_0/USPI/UCC/mtx_bitsel\[4\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNO/Y  CORESPI_0/USPI/UCC/mtx_spi_data_out/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_DVLDI/CLK  UART_fifo_0/DFN1C0_DVLDI/Q  UART_fifo_0/DFN1E1C0_dout\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_DVLDI/CLK  sp_fifo_0/DFN1C0_DVLDI/Q  sp_fifo_0/DFN1E1C0_dout\[3\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_DVLDI/CLK  UART_fifo_0/DFN1C0_DVLDI/Q  UART_fifo_0/DFN1E1C0_dout\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_DVLDI/CLK  UART_fifo_0/DFN1C0_DVLDI/Q  UART_fifo_0/DFN1E1C0_dout\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_DVLDI/CLK  UART_fifo_0/DFN1C0_DVLDI/Q  UART_fifo_0/DFN1E1C0_dout\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_DVLDI/CLK  UART_fifo_0/DFN1C0_DVLDI/Q  UART_fifo_0/DFN1E1C0_dout\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_DVLDI/CLK  UART_fifo_0/DFN1C0_DVLDI/Q  UART_fifo_0/DFN1E1C0_dout\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_DVLDI/CLK  UART_fifo_0/DFN1C0_DVLDI/Q  UART_fifo_0/DFN1E1C0_dout\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_DVLDI/CLK  UART_fifo_0/DFN1C0_DVLDI/Q  UART_fifo_0/DFN1E1C0_dout\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_DVLDI/CLK  UART_fifo_0/DFN1C0_DVLDI/Q  UART_fifo_0/DFN1E1C0_dout\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_DVLDI/CLK  UART_fifo_0/DFN1C0_DVLDI/Q  UART_fifo_0/DFN1E1C0_dout\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_DVLDI/CLK  UART_fifo_0/DFN1C0_DVLDI/Q  UART_fifo_0/DFN1E1C0_dout\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_DVLDI/CLK  UART_fifo_0/DFN1C0_DVLDI/Q  UART_fifo_0/DFN1E1C0_dout\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_DVLDI/CLK  UART_fifo_0/DFN1C0_DVLDI/Q  UART_fifo_0/DFN1E1C0_dout\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_DVLDI/CLK  UART_fifo_0/DFN1C0_DVLDI/Q  UART_fifo_0/DFN1E1C0_dout\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_DVLDI/CLK  UART_fifo_0/DFN1C0_DVLDI/Q  UART_fifo_0/DFN1E1C0_dout\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_DVLDI/CLK  UART_fifo_0/DFN1C0_DVLDI/Q  UART_fifo_0/DFN1E1C0_dout\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_DVLDI/CLK  sp_fifo_0/DFN1C0_DVLDI/Q  sp_fifo_0/DFN1E1C0_dout\[2\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_DVLDI/CLK  sp_fifo_0/DFN1C0_DVLDI/Q  sp_fifo_0/DFN1E1C0_dout\[10\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_DVLDI/CLK  sp_fifo_0/DFN1C0_DVLDI/Q  sp_fifo_0/DFN1E1C0_dout\[11\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_DVLDI/CLK  sp_fifo_0/DFN1C0_DVLDI/Q  sp_fifo_0/DFN1E1C0_dout\[14\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_DVLDI/CLK  sp_fifo_0/DFN1C0_DVLDI/Q  sp_fifo_0/DFN1E1C0_dout\[9\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_DVLDI/CLK  sp_fifo_0/DFN1C0_DVLDI/Q  sp_fifo_0/DFN1E1C0_dout\[7\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_DVLDI/CLK  sp_fifo_0/DFN1C0_DVLDI/Q  sp_fifo_0/DFN1E1C0_dout\[5\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_DVLDI/CLK  sp_fifo_0/DFN1C0_DVLDI/Q  sp_fifo_0/DFN1E1C0_dout\[15\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_DVLDI/CLK  sp_fifo_0/DFN1C0_DVLDI/Q  sp_fifo_0/DFN1E1C0_dout\[12\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_DVLDI/CLK  sp_fifo_0/DFN1C0_DVLDI/Q  sp_fifo_0/DFN1E1C0_dout\[6\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_DVLDI/CLK  sp_fifo_0/DFN1C0_DVLDI/Q  sp_fifo_0/DFN1E1C0_dout\[8\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_DVLDI/CLK  sp_fifo_0/DFN1C0_DVLDI/Q  sp_fifo_0/DFN1E1C0_dout\[4\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_DVLDI/CLK  sp_fifo_0/DFN1C0_DVLDI/Q  sp_fifo_0/DFN1E1C0_dout\[13\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_DVLDI/CLK  sp_fifo_0/DFN1C0_DVLDI/Q  sp_fifo_0/DFN1E1C0_dout\[1\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_DVLDI/CLK  sp_fifo_0/DFN1C0_DVLDI/Q  sp_fifo_0/DFN1E1C0_dout\[0\]/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_checkorun/CLK  CORESPI_0/USPI/UCC/stxs_checkorun/Q  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_0/B  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/A  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_busy/CLK  CORESPI_0/USPI/UCC/mtx_busy/Q  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO_0/A  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO_0/Y  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/A  CORESPI_0/USPI/UCC/mtx_rxbusy_RNO/Y  CORESPI_0/USPI/UCC/mtx_rxbusy/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_checkorun/CLK  CORESPI_0/USPI/UCC/stxs_checkorun/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNO_0/Y  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/C  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/data_rx_q2/CLK  CORESPI_0/USPI/UCC/data_rx_q2/Q  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/A  CORESPI_0/USPI/UCC/data_rx_q2_RNI6R1S/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[0\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[6\]/CLK  CORESPI_0/USPI/URF/control1\[6\]/Q  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_1/A  CORESPI_0/USPI/UCC/stxs_checkorun_RNO_1/Y  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/C  CORESPI_0/USPI/UCC/stxs_checkorun_RNO/Y  CORESPI_0/USPI/UCC/stxs_checkorun/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[3\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[3\]/Q  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/A  CORESPI_0/USPI/UCC/mtx_consecutive_RNO/Y  CORESPI_0/USPI/UCC/mtx_consecutive/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[0\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[0\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[1\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[1\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[2\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[2\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[3\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[3\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[4\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[4\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[4\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[5\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[5\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[5\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[5\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[6\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[6\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[6\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[6\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[7\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[7\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[7\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[8\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[8\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[8\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[9\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[9\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[9\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[9\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[10\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[10\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[10\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[10\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[11\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[11\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[12\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[12\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[12\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[12\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[13\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[13\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[13\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[13\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[14\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[14\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_datadelay\[14\]/CLK  CORESPI_0/USPI/UCC/txfifo_datadelay\[14\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[15\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[15\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[0\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[0\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[1\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[2\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[3\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[4\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[4\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[5\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[5\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[5\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[5\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[5\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[6\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[6\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[6\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[6\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[6\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[7\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[7\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[7\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[7\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[7\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[8\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[8\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[8\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[9\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[9\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[9\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[9\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[9\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[10\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[10\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[10\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[10\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[10\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[11\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[11\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[12\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[12\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[12\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[12\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[12\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[13\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[13\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[13\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[13\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[13\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[14\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[14\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[14\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_datareg\[14\]/CLK  CORESPI_0/USPI/UCC/stxs_datareg\[14\]/Q  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[15\]/B  CORESPI_0/USPI/UCC/stxs_datareg_RNO_0\[15\]/Y  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/A  CORESPI_0/USPI/UCC/stxs_datareg_RNO\[15\]/Y  CORESPI_0/USPI/UCC/stxs_datareg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[2\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[2\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_alldone/CLK  CORESPI_0/USPI/UCC/msrxp_alldone/Q  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/A  CORESPI_0/USPI/UCC/msrxp_alldone_RNIPSVJ/Y  CORESPI_0/USPI/URF/sticky_RNO\[0\]/A  CORESPI_0/USPI/URF/sticky_RNO\[0\]/Y  CORESPI_0/USPI/URF/sticky\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/sticky\[0\]/CLK  CORESPI_0/USPI/URF/sticky\[0\]/Q  CORESPI_0/USPI/URF/sticky_RNO_0\[0\]/B  CORESPI_0/USPI/URF/sticky_RNO_0\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNO\[0\]/B  CORESPI_0/USPI/URF/sticky_RNO\[0\]/Y  CORESPI_0/USPI/URF/sticky\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr/CLK  CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr_RNIJ3B1/B  CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr_RNIJ3B1/Y  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_alldone/CLK  CORESPI_0/USPI/UCC/mtx_alldone/Q  CORESPI_0/USPI/URF/sticky_RNO_0\[0\]/A  CORESPI_0/USPI/URF/sticky_RNO_0\[0\]/Y  CORESPI_0/USPI/URF/sticky_RNO\[0\]/B  CORESPI_0/USPI/URF/sticky_RNO\[0\]/Y  CORESPI_0/USPI/URF/sticky\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/AD_data_count\[0\]/CLK  UART_AD7606_0/AD_data_count\[0\]/Q  UART_AD7606_0/AD_data_count_RNO\[0\]/A  UART_AD7606_0/AD_data_count_RNO\[0\]/Y  UART_AD7606_0/AD_data_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe/CLK  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe/Q  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe_RNI1LDN/B  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe_RNI1LDN/Y  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/C  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/Y  CORESPI_0/USPI/UCC/msrxp_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[4\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[4\]/Q  UART_fifo_0/XOR2_24/A  UART_fifo_0/XOR2_24/Y  UART_fifo_0/AND2_FULLINT/B  UART_fifo_0/AND2_FULLINT/Y  UART_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[4\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[4\]/Q  sp_fifo_0/XOR2_24/A  sp_fifo_0/XOR2_24/Y  sp_fifo_0/AND2_FULLINT/B  sp_fifo_0/AND2_FULLINT/Y  sp_fifo_0/DFN1C0_full/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[11\]/CLK  SPI_master_0/current_state\[11\]/Q  SPI_master_0/current_state_RNO\[3\]/B  SPI_master_0/current_state_RNO\[3\]/Y  SPI_master_0/current_state\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1P0_empty/CLK  sp_fifo_0/DFN1P0_empty/Q  UART_AD7606_0/RE_reg_RNO/B  UART_AD7606_0/RE_reg_RNO/Y  UART_AD7606_0/RE_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/B  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr/CLK  CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr_RNIJ3B1/A  CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr_RNIJ3B1/Y  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/full_out/CLK  CORESPI_0/USPI/URXF/full_out/Q  CORESPI_0/USPI/URXF/full_out_RNIGLTB/A  CORESPI_0/USPI/URXF/full_out_RNIGLTB/Y  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/C  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/Y  CORESPI_0/USPI/URF/int_raw\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/bit_cnt\[0\]/CLK  uart_0/uart_tx_inst/bit_cnt\[0\]/Q  uart_0/uart_tx_inst/un1_bit_cnt_5_I_13/B  uart_0/uart_tx_inst/un1_bit_cnt_5_I_13/Y  uart_0/uart_tx_inst/bit_cnt\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/RE_reg/CLK  UART_AD7606_0/RE_reg/Q  UART_AD7606_0/FIFO_count_RNO\[0\]/A  UART_AD7606_0/FIFO_count_RNO\[0\]/Y  UART_AD7606_0/FIFO_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/sticky\[1\]/CLK  CORESPI_0/USPI/URF/sticky\[1\]/Q  CORESPI_0/USPI/URF/sticky_RNO_0\[1\]/B  CORESPI_0/USPI/URF/sticky_RNO_0\[1\]/Y  CORESPI_0/USPI/URF/sticky_RNO\[1\]/A  CORESPI_0/USPI/URF/sticky_RNO\[1\]/Y  CORESPI_0/USPI/URF/sticky\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/FIFO_count\[0\]/CLK  UART_AD7606_0/FIFO_count\[0\]/Q  UART_AD7606_0/FIFO_count_RNO\[0\]/C  UART_AD7606_0/FIFO_count_RNO\[0\]/Y  UART_AD7606_0/FIFO_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[2\]/CLK  SPI_master_0/PWDATA\[2\]/Q  CORESPI_0/USPI/URF/CLK_DIV\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[2\]/CLK  SPI_master_0/PWDATA\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[2\]/CLK  SPI_master_0/PWDATA\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[2\]/CLK  SPI_master_0/PWDATA\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[2\]/CLK  SPI_master_0/PWDATA\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[2\]/CLK  SPI_master_0/PWDATA\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[2\]/CLK  SPI_master_0/PWDATA\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[2\]/CLK  SPI_master_0/PWDATA\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[2\]/CLK  SPI_master_0/PWDATA\[2\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[3\]/CLK  SPI_master_0/PWDATA\[3\]/Q  CORESPI_0/USPI/URF/CLK_DIV\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[3\]/CLK  SPI_master_0/PWDATA\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[3\]/CLK  SPI_master_0/PWDATA\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[3\]/CLK  SPI_master_0/PWDATA\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[3\]/CLK  SPI_master_0/PWDATA\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[3\]/CLK  SPI_master_0/PWDATA\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[3\]/CLK  SPI_master_0/PWDATA\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[3\]/CLK  SPI_master_0/PWDATA\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[3\]/CLK  SPI_master_0/PWDATA\[3\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[1\]/C  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[1\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/C  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/rx_alldone/CLK  CORESPI_0/USPI/UCC/rx_alldone/Q  CORESPI_0/USPI/URF/sticky_RNO_0\[1\]/A  CORESPI_0/USPI/URF/sticky_RNO_0\[1\]/Y  CORESPI_0/USPI/URF/sticky_RNO\[1\]/A  CORESPI_0/USPI/URF/sticky_RNO\[1\]/Y  CORESPI_0/USPI/URF/sticky\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/FIFO_count\[1\]/CLK  UART_AD7606_0/FIFO_count\[1\]/Q  UART_AD7606_0/un2_FIFO_count_1_1_SUM1/A  UART_AD7606_0/un2_FIFO_count_1_1_SUM1/Y  UART_AD7606_0/FIFO_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/CLK  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/Q  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/A  CORESPI_0/USPI/UCC/stxs_bitcnt_RNO\[4\]/Y  CORESPI_0/USPI/UCC/stxs_bitcnt\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[0\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[2\]/CLK  SPI_master_0/PWDATA\[2\]/Q  CORESPI_0/USPI/URF/control1\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[2\]/CLK  SPI_master_0/PWDATA\[2\]/Q  CORESPI_0/USPI/URF/cfg_ssel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[3\]/CLK  SPI_master_0/PWDATA\[3\]/Q  CORESPI_0/USPI/URF/control1\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[3\]/CLK  SPI_master_0/PWDATA\[3\]/Q  CORESPI_0/USPI/URF/cfg_ssel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[0\]/A  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[0\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/busy_reg/CLK  uart_0/uart_tx_inst/busy_reg/Q  UART_AD7606_0/RE_reg_RNO/C  UART_AD7606_0/RE_reg_RNO/Y  UART_AD7606_0/RE_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[0\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[0\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[0\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/CLK  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/B  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNI3G1P/Y  CORESPI_0/USPI/UCC/stxp_lastframe_RNO_0/A  CORESPI_0/USPI/UCC/stxp_lastframe_RNO_0/Y  CORESPI_0/USPI/UCC/stxp_lastframe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_AD7606_0/s_axis_tready_reg/CLK  UART_AD7606_0/s_axis_tready_reg/Q  uart_0/uart_rx_inst/m_axis_tvalid_reg_RNO_0/A  uart_0/uart_rx_inst/m_axis_tvalid_reg_RNO_0/Y  uart_0/uart_rx_inst/m_axis_tvalid_reg_RNO/A  uart_0/uart_rx_inst/m_axis_tvalid_reg_RNO/Y  uart_0/uart_rx_inst/m_axis_tvalid_reg/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_midbit/CLK  CORESPI_0/USPI/UCC/stxs_midbit/Q  CORESPI_0/USPI/UCC/msrxs_strobe_RNO_0/B  CORESPI_0/USPI/UCC/msrxs_strobe_RNO_0/Y  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/B  CORESPI_0/USPI/UCC/msrxs_strobe_RNO/Y  CORESPI_0/USPI/UCC/msrxs_strobe/E  	(9.6:9.6:9.6) )

    (PATHCONSTRAINT UART_fifo_0/DFN1P0_empty/CLK  UART_fifo_0/DFN1P0_empty/Q  UART_fifo_0/AND2A_0/A  UART_fifo_0/AND2A_0/Y  UART_fifo_0/DFN1C0_DVLDI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_count\[1\]/CLK  UART_AD7606_0/PC_data_count\[1\]/Q  UART_AD7606_0/un1_PC_data_count_1_I_10/A  UART_AD7606_0/un1_PC_data_count_1_I_10/Y  UART_AD7606_0/PC_data_count_RNO\[1\]/A  UART_AD7606_0/PC_data_count_RNO\[1\]/Y  UART_AD7606_0/PC_data_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[0\]/CLK  SPI_master_0/PWDATA\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[1\]/CLK  SPI_master_0/PWDATA\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[4\]/CLK  SPI_master_0/PWDATA\[4\]/Q  CORESPI_0/USPI/URF/CLK_DIV\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[5\]/CLK  SPI_master_0/PWDATA\[5\]/Q  CORESPI_0/USPI/URF/CLK_DIV\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[6\]/CLK  SPI_master_0/PWDATA\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[7\]/CLK  SPI_master_0/PWDATA\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[0\]/CLK  SPI_master_0/PWDATA\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[0\]/CLK  SPI_master_0/PWDATA\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[0\]/CLK  SPI_master_0/PWDATA\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[0\]/CLK  SPI_master_0/PWDATA\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[0\]/CLK  SPI_master_0/PWDATA\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[0\]/CLK  SPI_master_0/PWDATA\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[0\]/CLK  SPI_master_0/PWDATA\[0\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[1\]/CLK  SPI_master_0/PWDATA\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[1\]/CLK  SPI_master_0/PWDATA\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[1\]/CLK  SPI_master_0/PWDATA\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[1\]/CLK  SPI_master_0/PWDATA\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[1\]/CLK  SPI_master_0/PWDATA\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[1\]/CLK  SPI_master_0/PWDATA\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[1\]/CLK  SPI_master_0/PWDATA\[1\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[4\]/CLK  SPI_master_0/PWDATA\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[4\]/CLK  SPI_master_0/PWDATA\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[4\]/CLK  SPI_master_0/PWDATA\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[4\]/CLK  SPI_master_0/PWDATA\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[4\]/CLK  SPI_master_0/PWDATA\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[4\]/CLK  SPI_master_0/PWDATA\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[4\]/CLK  SPI_master_0/PWDATA\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[4\]/CLK  SPI_master_0/PWDATA\[4\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[5\]/CLK  SPI_master_0/PWDATA\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[5\]/CLK  SPI_master_0/PWDATA\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[5\]/CLK  SPI_master_0/PWDATA\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[5\]/CLK  SPI_master_0/PWDATA\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[5\]/CLK  SPI_master_0/PWDATA\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[5\]/CLK  SPI_master_0/PWDATA\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[5\]/CLK  SPI_master_0/PWDATA\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[5\]/CLK  SPI_master_0/PWDATA\[5\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[6\]/CLK  SPI_master_0/PWDATA\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[6\]/CLK  SPI_master_0/PWDATA\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[6\]/CLK  SPI_master_0/PWDATA\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[6\]/CLK  SPI_master_0/PWDATA\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[6\]/CLK  SPI_master_0/PWDATA\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[6\]/CLK  SPI_master_0/PWDATA\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[6\]/CLK  SPI_master_0/PWDATA\[6\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[7\]/CLK  SPI_master_0/PWDATA\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[7\]/CLK  SPI_master_0/PWDATA\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[7\]/CLK  SPI_master_0/PWDATA\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[7\]/CLK  SPI_master_0/PWDATA\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[7\]/CLK  SPI_master_0/PWDATA\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[7\]/CLK  SPI_master_0/PWDATA\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[7\]/CLK  SPI_master_0/PWDATA\[7\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1P0_empty/CLK  sp_fifo_0/DFN1P0_empty/Q  sp_fifo_0/AND2A_0/A  sp_fifo_0/AND2A_0/Y  sp_fifo_0/DFN1C0_DVLDI/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tvalid_reg/CLK  UART_AD7606_0/m_axis_tvalid_reg/Q  uart_0/uart_tx_inst/busy_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[0\]/CLK  SPI_master_0/PWDATA\[0\]/Q  CORESPI_0/USPI/URF/control1\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[0\]/CLK  SPI_master_0/PWDATA\[0\]/Q  CORESPI_0/USPI/URF/CLK_DIV\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[0\]/CLK  SPI_master_0/PWDATA\[0\]/Q  CORESPI_0/USPI/URF/cfg_ssel\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[1\]/CLK  SPI_master_0/PWDATA\[1\]/Q  CORESPI_0/USPI/URF/control1\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[1\]/CLK  SPI_master_0/PWDATA\[1\]/Q  CORESPI_0/USPI/URF/CLK_DIV\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[1\]/CLK  SPI_master_0/PWDATA\[1\]/Q  CORESPI_0/USPI/URF/cfg_ssel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[4\]/CLK  SPI_master_0/PWDATA\[4\]/Q  CORESPI_0/USPI/URF/control1\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[4\]/CLK  SPI_master_0/PWDATA\[4\]/Q  CORESPI_0/USPI/URF/cfg_ssel\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[5\]/CLK  SPI_master_0/PWDATA\[5\]/Q  CORESPI_0/USPI/URF/control1\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[5\]/CLK  SPI_master_0/PWDATA\[5\]/Q  CORESPI_0/USPI/URF/cfg_ssel\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[6\]/CLK  SPI_master_0/PWDATA\[6\]/Q  CORESPI_0/USPI/URF/control1\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[6\]/CLK  SPI_master_0/PWDATA\[6\]/Q  CORESPI_0/USPI/URF/CLK_DIV\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[6\]/CLK  SPI_master_0/PWDATA\[6\]/Q  CORESPI_0/USPI/URF/cfg_ssel\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[7\]/CLK  SPI_master_0/PWDATA\[7\]/Q  CORESPI_0/USPI/URF/control1\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[7\]/CLK  SPI_master_0/PWDATA\[7\]/Q  CORESPI_0/USPI/URF/CLK_DIV\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[7\]/CLK  SPI_master_0/PWDATA\[7\]/Q  CORESPI_0/USPI/URF/cfg_ssel\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[7\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/B  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[7\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[1\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[2\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[2\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[7\]/CLK  SPI_master_0/current_state\[7\]/Q  SPI_master_0/current_state_RNO\[8\]/A  SPI_master_0/current_state_RNO\[8\]/Y  SPI_master_0/current_state\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[8\]/CLK  SPI_master_0/PWDATA\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[9\]/CLK  SPI_master_0/PWDATA\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[10\]/CLK  SPI_master_0/PWDATA\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[11\]/CLK  SPI_master_0/PWDATA\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[12\]/CLK  SPI_master_0/PWDATA\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[13\]/CLK  SPI_master_0/PWDATA\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[14\]/CLK  SPI_master_0/PWDATA\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[15\]/CLK  SPI_master_0/PWDATA\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram7_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_first/CLK  CORESPI_0/USPI/UCC/msrxs_first/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[4\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[5\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[6\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[7\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[8\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[9\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[10\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[11\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[12\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[13\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[14\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[15\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram7_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/rxd_reg/CLK  uart_0/uart_rx_inst/rxd_reg/Q  uart_0/uart_rx_inst/data_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[8\]/CLK  SPI_master_0/PWDATA\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[8\]/CLK  SPI_master_0/PWDATA\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[8\]/CLK  SPI_master_0/PWDATA\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[8\]/CLK  SPI_master_0/PWDATA\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[8\]/CLK  SPI_master_0/PWDATA\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[8\]/CLK  SPI_master_0/PWDATA\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[8\]/CLK  SPI_master_0/PWDATA\[8\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[9\]/CLK  SPI_master_0/PWDATA\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[9\]/CLK  SPI_master_0/PWDATA\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[9\]/CLK  SPI_master_0/PWDATA\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[9\]/CLK  SPI_master_0/PWDATA\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[9\]/CLK  SPI_master_0/PWDATA\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[9\]/CLK  SPI_master_0/PWDATA\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[9\]/CLK  SPI_master_0/PWDATA\[9\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[10\]/CLK  SPI_master_0/PWDATA\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[10\]/CLK  SPI_master_0/PWDATA\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[10\]/CLK  SPI_master_0/PWDATA\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[10\]/CLK  SPI_master_0/PWDATA\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[10\]/CLK  SPI_master_0/PWDATA\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[10\]/CLK  SPI_master_0/PWDATA\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[10\]/CLK  SPI_master_0/PWDATA\[10\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[11\]/CLK  SPI_master_0/PWDATA\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[11\]/CLK  SPI_master_0/PWDATA\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[11\]/CLK  SPI_master_0/PWDATA\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[11\]/CLK  SPI_master_0/PWDATA\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[11\]/CLK  SPI_master_0/PWDATA\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[11\]/CLK  SPI_master_0/PWDATA\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[11\]/CLK  SPI_master_0/PWDATA\[11\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[12\]/CLK  SPI_master_0/PWDATA\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[12\]/CLK  SPI_master_0/PWDATA\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[12\]/CLK  SPI_master_0/PWDATA\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[12\]/CLK  SPI_master_0/PWDATA\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[12\]/CLK  SPI_master_0/PWDATA\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[12\]/CLK  SPI_master_0/PWDATA\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[12\]/CLK  SPI_master_0/PWDATA\[12\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[13\]/CLK  SPI_master_0/PWDATA\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[13\]/CLK  SPI_master_0/PWDATA\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[13\]/CLK  SPI_master_0/PWDATA\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[13\]/CLK  SPI_master_0/PWDATA\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[13\]/CLK  SPI_master_0/PWDATA\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[13\]/CLK  SPI_master_0/PWDATA\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[13\]/CLK  SPI_master_0/PWDATA\[13\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[14\]/CLK  SPI_master_0/PWDATA\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[14\]/CLK  SPI_master_0/PWDATA\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[14\]/CLK  SPI_master_0/PWDATA\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[14\]/CLK  SPI_master_0/PWDATA\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[14\]/CLK  SPI_master_0/PWDATA\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[14\]/CLK  SPI_master_0/PWDATA\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[14\]/CLK  SPI_master_0/PWDATA\[14\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[15\]/CLK  SPI_master_0/PWDATA\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram6_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[15\]/CLK  SPI_master_0/PWDATA\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram5_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[15\]/CLK  SPI_master_0/PWDATA\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram4_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[15\]/CLK  SPI_master_0/PWDATA\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram3_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[15\]/CLK  SPI_master_0/PWDATA\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram2_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[15\]/CLK  SPI_master_0/PWDATA\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram1_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/PWDATA\[15\]/CLK  SPI_master_0/PWDATA\[15\]/Q  CORESPI_0/USPI/UTXF/fifo_mem_q_fifo_mem_q_ram0_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_first/CLK  CORESPI_0/USPI/UCC/msrxs_first/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_first/CLK  CORESPI_0/USPI/UCC/msrxs_first/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_first/CLK  CORESPI_0/USPI/UCC/msrxs_first/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_first/CLK  CORESPI_0/USPI/UCC/msrxs_first/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_first/CLK  CORESPI_0/USPI/UCC/msrxs_first/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_first/CLK  CORESPI_0/USPI/UCC/msrxs_first/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_first/CLK  CORESPI_0/USPI/UCC/msrxs_first/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[0\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[4\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[4\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[4\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[4\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[4\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[4\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[4\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[4\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[5\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[5\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[5\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[5\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[5\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[5\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[5\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[5\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[6\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[6\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[6\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[6\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[6\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[6\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[6\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[6\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[7\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[7\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[7\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[7\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[7\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[7\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[7\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[7\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[8\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[8\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[8\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[8\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[8\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[8\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[8\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[8\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[9\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[9\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[9\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[9\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[9\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[9\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[9\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[9\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[10\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[10\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[10\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[10\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[10\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[10\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[10\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[10\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[11\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[11\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[11\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[11\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[11\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[11\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[11\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[11\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[12\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[12\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[12\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[12\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[12\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[12\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[12\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[12\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[13\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[13\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[13\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[13\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[13\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[13\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[13\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[13\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[14\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[14\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[14\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[14\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[14\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[14\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[14\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[14\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[15\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram6_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[15\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram5_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[15\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram4_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[15\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram3_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[15\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram2_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[15\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram1_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_datain\[15\]/CLK  CORESPI_0/USPI/UCC/msrxs_datain\[15\]/Q  CORESPI_0/USPI/URXF/fifo_mem_q_fifo_mem_q_ram0_\[16\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[5\]/CLK  SPI_master_0/current_state\[5\]/Q  SPI_master_0/current_state_RNO\[0\]/A  SPI_master_0/current_state_RNO\[0\]/Y  SPI_master_0/current_state\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[1\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[1\]/B  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[1\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[0\]/CLK  SPI_master_0/current_state\[0\]/Q  SPI_master_0/current_state_RNO\[1\]/A  SPI_master_0/current_state_RNO\[1\]/Y  SPI_master_0/current_state\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[10\]/CLK  SPI_master_0/current_state\[10\]/Q  SPI_master_0/current_state_RNO\[11\]/A  SPI_master_0/current_state_RNO\[11\]/Y  SPI_master_0/current_state\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/txfifo_davailable/CLK  CORESPI_0/USPI/UCC/txfifo_davailable/Q  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNO/A  CORESPI_0/USPI/UCC/SYNC1_stxs_txready_RNO/Y  CORESPI_0/USPI/UCC/SYNC1_stxs_txready/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[4\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[4\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[1\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[1\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[3\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[3\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[6\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[6\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_count\[5\]/CLK  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/Q  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/A  CORESPI_0/USPI/UCC/spi_clk_count_RNO\[5\]/Y  CORESPI_0/USPI/UCC/spi_clk_count\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[0\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[1\]/A  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[1\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[2\]/CLK  SPI_master_0/current_state\[2\]/Q  SPI_master_0/current_state_RNO\[9\]/B  SPI_master_0/current_state_RNO\[9\]/Y  SPI_master_0/current_state\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[2\]/CLK  CORESPI_0/USPI/URF/int_raw\[2\]/Q  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[2\]/Y  CORESPI_0/USPI/URF/int_raw\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/int_raw\[3\]/CLK  CORESPI_0/USPI/URF/int_raw\[3\]/Q  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/A  CORESPI_0/USPI/URF/int_raw_RNO\[3\]/Y  CORESPI_0/USPI/URF/int_raw\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[2\]/Q  CORESPI_0/USPI/UCC/mtx_rxbusy/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_state\[2\]/CLK  CORESPI_0/USPI/UCC/mtx_state\[2\]/Q  CORESPI_0/USPI/UCC/mtx_busy/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_dataerr/CLK  CORESPI_0/USPI/UCC/stxs_dataerr/Q  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/B  CORESPI_0/USPI/UCC/stxs_dataerr_RNO/Y  CORESPI_0/USPI/UCC/stxs_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[0\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[0\]/B  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[0\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[1\]/CLK  SPI_master_0/current_state\[1\]/Q  SPI_master_0/current_state_RNO\[2\]/B  SPI_master_0/current_state_RNO\[2\]/Y  SPI_master_0/current_state\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[10\]/CLK  SPI_master_0/current_state\[10\]/Q  SPI_master_0/PSEL_RNO/A  SPI_master_0/PSEL_RNO/Y  SPI_master_0/PSEL/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe/Q  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe_RNI1LDN/A  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe_RNI1LDN/Y  CORESPI_0/USPI/UCC/msrxp_strobe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_out/CLK  CORESPI_0/USPI/UCC/spi_clk_out/Q  CORESPI_0/USPI/UCC/UCLKMUX1/clkout/B  CORESPI_0/USPI/UCC/UCLKMUX1/clkout/Y  CORESPI_0/USPI/UCC/clock_rx_q1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[3\]/CLK  SPI_master_0/current_state\[3\]/Q  SPI_master_0/current_state_RNO\[4\]/B  SPI_master_0/current_state_RNO\[4\]/Y  SPI_master_0/current_state\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxp_lastframe/CLK  CORESPI_0/USPI/UCC/stxp_lastframe/Q  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/B  CORESPI_0/USPI/UCC/msrxp_alldone_RNO/Y  CORESPI_0/USPI/UCC/msrxp_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_pktsel/CLK  CORESPI_0/USPI/UCC/stxs_pktsel/Q  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/C  CORESPI_0/USPI/UCC/stxs_pktsel_RNO/Y  CORESPI_0/USPI/UCC/stxs_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[0\]/CLK  UART_fifo_0/DFN1E1C0_dout\[0\]/Q  SPI_master_0/PWDATA_RNO\[0\]/B  SPI_master_0/PWDATA_RNO\[0\]/Y  SPI_master_0/PWDATA\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[1\]/CLK  UART_fifo_0/DFN1E1C0_dout\[1\]/Q  SPI_master_0/PWDATA_RNO\[1\]/B  SPI_master_0/PWDATA_RNO\[1\]/Y  SPI_master_0/PWDATA\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_pktsel/CLK  CORESPI_0/USPI/UCC/mtx_pktsel/Q  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel_RNO/B  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel_RNO/Y  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[0\]/CLK  CORESPI_0/USPI/URF/control1\[0\]/Q  CORESPI_0/USPI/UCC/cfg_enable_P1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/CLK  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/Q  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[3\]/A  CORESPI_0/USPI/UCC/stxs_bitsel_RNO\[3\]/Y  CORESPI_0/USPI/UCC/stxs_bitsel\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[1\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[1\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[2\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[2\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[2\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[3\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[3\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[4\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[4\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[4\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[4\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[5\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[5\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[5\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[5\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[6\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[6\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[6\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[6\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[7\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[7\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[7\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[7\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[8\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[8\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[8\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[8\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[9\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[9\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[9\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[9\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[10\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[10\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[10\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[10\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[11\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[11\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[11\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[11\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[12\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[12\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[12\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[12\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[13\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[13\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[13\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[13\]/Q  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[14\]/A  CORESPI_0/USPI/UCC/msrxs_shiftreg_RNO\[14\]/Y  CORESPI_0/USPI/UCC/msrxs_shiftreg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/data_reg\[0\]/CLK  uart_0/uart_tx_inst/data_reg\[0\]/Q  uart_0/uart_tx_inst/txd_reg_RNO/B  uart_0/uart_tx_inst/txd_reg_RNO/Y  uart_0/uart_tx_inst/txd_reg/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[13\]/CLK  UART_fifo_0/DFN1E1C0_dout\[13\]/Q  SPI_master_0/PWDATA_RNO\[13\]/A  SPI_master_0/PWDATA_RNO\[13\]/Y  SPI_master_0/PWDATA\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[4\]/CLK  UART_fifo_0/DFN1E1C0_dout\[4\]/Q  SPI_master_0/PWDATA_RNO\[4\]/A  SPI_master_0/PWDATA_RNO\[4\]/Y  SPI_master_0/PWDATA\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[8\]/CLK  UART_fifo_0/DFN1E1C0_dout\[8\]/Q  SPI_master_0/PWDATA_RNO\[8\]/A  SPI_master_0/PWDATA_RNO\[8\]/Y  SPI_master_0/PWDATA\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[6\]/CLK  UART_fifo_0/DFN1E1C0_dout\[6\]/Q  SPI_master_0/PWDATA_RNO\[6\]/A  SPI_master_0/PWDATA_RNO\[6\]/Y  SPI_master_0/PWDATA\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[12\]/CLK  UART_fifo_0/DFN1E1C0_dout\[12\]/Q  SPI_master_0/PWDATA_RNO\[12\]/A  SPI_master_0/PWDATA_RNO\[12\]/Y  SPI_master_0/PWDATA\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[15\]/CLK  UART_fifo_0/DFN1E1C0_dout\[15\]/Q  SPI_master_0/PWDATA_RNO\[15\]/A  SPI_master_0/PWDATA_RNO\[15\]/Y  SPI_master_0/PWDATA\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[5\]/CLK  UART_fifo_0/DFN1E1C0_dout\[5\]/Q  SPI_master_0/PWDATA_RNO\[5\]/A  SPI_master_0/PWDATA_RNO\[5\]/Y  SPI_master_0/PWDATA\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[7\]/CLK  UART_fifo_0/DFN1E1C0_dout\[7\]/Q  SPI_master_0/PWDATA_RNO\[7\]/A  SPI_master_0/PWDATA_RNO\[7\]/Y  SPI_master_0/PWDATA\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[9\]/CLK  UART_fifo_0/DFN1E1C0_dout\[9\]/Q  SPI_master_0/PWDATA_RNO\[9\]/A  SPI_master_0/PWDATA_RNO\[9\]/Y  SPI_master_0/PWDATA\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[14\]/CLK  UART_fifo_0/DFN1E1C0_dout\[14\]/Q  SPI_master_0/PWDATA_RNO\[14\]/A  SPI_master_0/PWDATA_RNO\[14\]/Y  SPI_master_0/PWDATA\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[11\]/CLK  UART_fifo_0/DFN1E1C0_dout\[11\]/Q  SPI_master_0/PWDATA_RNO\[11\]/A  SPI_master_0/PWDATA_RNO\[11\]/Y  SPI_master_0/PWDATA\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[10\]/CLK  UART_fifo_0/DFN1E1C0_dout\[10\]/Q  SPI_master_0/PWDATA_RNO\[10\]/A  SPI_master_0/PWDATA_RNO\[10\]/Y  SPI_master_0/PWDATA\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[2\]/CLK  UART_fifo_0/DFN1E1C0_dout\[2\]/Q  SPI_master_0/PWDATA_RNO\[2\]/A  SPI_master_0/PWDATA_RNO\[2\]/Y  SPI_master_0/PWDATA\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[3\]/CLK  UART_fifo_0/DFN1E1C0_dout\[3\]/Q  SPI_master_0/PWDATA_RNO\[3\]/A  SPI_master_0/PWDATA_RNO\[3\]/Y  SPI_master_0/PWDATA\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/data_reg\[1\]/CLK  uart_0/uart_rx_inst/data_reg\[1\]/Q  uart_0/uart_rx_inst/data_reg_RNO\[0\]/A  uart_0/uart_rx_inst/data_reg_RNO\[0\]/Y  uart_0/uart_rx_inst/data_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/data_reg\[2\]/CLK  uart_0/uart_rx_inst/data_reg\[2\]/Q  uart_0/uart_rx_inst/data_reg_RNO\[1\]/A  uart_0/uart_rx_inst/data_reg_RNO\[1\]/Y  uart_0/uart_rx_inst/data_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/data_reg\[3\]/CLK  uart_0/uart_rx_inst/data_reg\[3\]/Q  uart_0/uart_rx_inst/data_reg_RNO\[2\]/A  uart_0/uart_rx_inst/data_reg_RNO\[2\]/Y  uart_0/uart_rx_inst/data_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/data_reg\[4\]/CLK  uart_0/uart_rx_inst/data_reg\[4\]/Q  uart_0/uart_rx_inst/data_reg_RNO\[3\]/A  uart_0/uart_rx_inst/data_reg_RNO\[3\]/Y  uart_0/uart_rx_inst/data_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/data_reg\[5\]/CLK  uart_0/uart_rx_inst/data_reg\[5\]/Q  uart_0/uart_rx_inst/data_reg_RNO\[4\]/A  uart_0/uart_rx_inst/data_reg_RNO\[4\]/Y  uart_0/uart_rx_inst/data_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/data_reg\[6\]/CLK  uart_0/uart_rx_inst/data_reg\[6\]/Q  uart_0/uart_rx_inst/data_reg_RNO\[5\]/A  uart_0/uart_rx_inst/data_reg_RNO\[5\]/Y  uart_0/uart_rx_inst/data_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/data_reg\[7\]/CLK  uart_0/uart_rx_inst/data_reg\[7\]/Q  uart_0/uart_rx_inst/data_reg_RNO\[6\]/A  uart_0/uart_rx_inst/data_reg_RNO\[6\]/Y  uart_0/uart_rx_inst/data_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/data_reg\[1\]/CLK  uart_0/uart_tx_inst/data_reg\[1\]/Q  uart_0/uart_tx_inst/data_reg_RNO\[0\]/A  uart_0/uart_tx_inst/data_reg_RNO\[0\]/Y  uart_0/uart_tx_inst/data_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/data_reg\[2\]/CLK  uart_0/uart_tx_inst/data_reg\[2\]/Q  uart_0/uart_tx_inst/data_reg_RNO\[1\]/A  uart_0/uart_tx_inst/data_reg_RNO\[1\]/Y  uart_0/uart_tx_inst/data_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/data_reg\[3\]/CLK  uart_0/uart_tx_inst/data_reg\[3\]/Q  uart_0/uart_tx_inst/data_reg_RNO\[2\]/A  uart_0/uart_tx_inst/data_reg_RNO\[2\]/Y  uart_0/uart_tx_inst/data_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/data_reg\[4\]/CLK  uart_0/uart_tx_inst/data_reg\[4\]/Q  uart_0/uart_tx_inst/data_reg_RNO\[3\]/A  uart_0/uart_tx_inst/data_reg_RNO\[3\]/Y  uart_0/uart_tx_inst/data_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/data_reg\[5\]/CLK  uart_0/uart_tx_inst/data_reg\[5\]/Q  uart_0/uart_tx_inst/data_reg_RNO\[4\]/A  uart_0/uart_tx_inst/data_reg_RNO\[4\]/Y  uart_0/uart_tx_inst/data_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/data_reg\[6\]/CLK  uart_0/uart_tx_inst/data_reg\[6\]/Q  uart_0/uart_tx_inst/data_reg_RNO\[5\]/A  uart_0/uart_tx_inst/data_reg_RNO\[5\]/Y  uart_0/uart_tx_inst/data_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/data_reg\[7\]/CLK  uart_0/uart_tx_inst/data_reg\[7\]/Q  uart_0/uart_tx_inst/data_reg_RNO\[6\]/A  uart_0/uart_tx_inst/data_reg_RNO\[6\]/Y  uart_0/uart_tx_inst/data_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_tx_inst/data_reg\[8\]/CLK  uart_0/uart_tx_inst/data_reg\[8\]/Q  uart_0/uart_tx_inst/data_reg_RNO\[7\]/A  uart_0/uart_tx_inst/data_reg_RNO\[7\]/Y  uart_0/uart_tx_inst/data_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[6\]/CLK  SPI_master_0/current_state\[6\]/Q  SPI_master_0/current_state_RNO\[7\]/A  SPI_master_0/current_state_RNO\[7\]/Y  SPI_master_0/current_state\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[5\]/CLK  UART_AD7606_0/PC_data_reg\[5\]/Q  UART_AD7606_0/PC_data_reg_RNO\[13\]/A  UART_AD7606_0/PC_data_reg_RNO\[13\]/Y  UART_AD7606_0/PC_data_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[6\]/CLK  UART_AD7606_0/PC_data_reg\[6\]/Q  UART_AD7606_0/PC_data_reg_RNO\[14\]/A  UART_AD7606_0/PC_data_reg_RNO\[14\]/Y  UART_AD7606_0/PC_data_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[4\]/CLK  UART_AD7606_0/PC_data_reg\[4\]/Q  UART_AD7606_0/PC_data_reg_RNO\[12\]/A  UART_AD7606_0/PC_data_reg_RNO\[12\]/Y  UART_AD7606_0/PC_data_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[2\]/CLK  UART_AD7606_0/PC_data_reg\[2\]/Q  UART_AD7606_0/PC_data_reg_RNO\[10\]/A  UART_AD7606_0/PC_data_reg_RNO\[10\]/Y  UART_AD7606_0/PC_data_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/current_state\[9\]/CLK  SPI_master_0/current_state\[9\]/Q  SPI_master_0/current_state_RNO\[10\]/A  SPI_master_0/current_state_RNO\[10\]/Y  SPI_master_0/current_state\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[1\]/CLK  UART_AD7606_0/PC_data_reg\[1\]/Q  UART_AD7606_0/PC_data_reg_RNO\[9\]/A  UART_AD7606_0/PC_data_reg_RNO\[9\]/Y  UART_AD7606_0/PC_data_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[7\]/CLK  UART_AD7606_0/PC_data_reg\[7\]/Q  UART_AD7606_0/PC_data_reg_RNO\[15\]/A  UART_AD7606_0/PC_data_reg_RNO\[15\]/Y  UART_AD7606_0/PC_data_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[3\]/CLK  UART_AD7606_0/PC_data_reg\[3\]/Q  UART_AD7606_0/PC_data_reg_RNO\[11\]/A  UART_AD7606_0/PC_data_reg_RNO\[11\]/Y  UART_AD7606_0/PC_data_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/PC_data_reg\[0\]/CLK  UART_AD7606_0/PC_data_reg\[0\]/Q  UART_AD7606_0/PC_data_reg_RNO\[8\]/A  UART_AD7606_0/PC_data_reg_RNO\[8\]/Y  UART_AD7606_0/PC_data_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tdata_reg\[0\]/CLK  UART_AD7606_0/m_axis_tdata_reg\[0\]/Q  uart_0/uart_tx_inst/data_reg_RNO\[0\]/B  uart_0/uart_tx_inst/data_reg_RNO\[0\]/Y  uart_0/uart_tx_inst/data_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tdata_reg\[1\]/CLK  UART_AD7606_0/m_axis_tdata_reg\[1\]/Q  uart_0/uart_tx_inst/data_reg_RNO\[1\]/B  uart_0/uart_tx_inst/data_reg_RNO\[1\]/Y  uart_0/uart_tx_inst/data_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tdata_reg\[2\]/CLK  UART_AD7606_0/m_axis_tdata_reg\[2\]/Q  uart_0/uart_tx_inst/data_reg_RNO\[2\]/B  uart_0/uart_tx_inst/data_reg_RNO\[2\]/Y  uart_0/uart_tx_inst/data_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tdata_reg\[3\]/CLK  UART_AD7606_0/m_axis_tdata_reg\[3\]/Q  uart_0/uart_tx_inst/data_reg_RNO\[3\]/B  uart_0/uart_tx_inst/data_reg_RNO\[3\]/Y  uart_0/uart_tx_inst/data_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tdata_reg\[4\]/CLK  UART_AD7606_0/m_axis_tdata_reg\[4\]/Q  uart_0/uart_tx_inst/data_reg_RNO\[4\]/B  uart_0/uart_tx_inst/data_reg_RNO\[4\]/Y  uart_0/uart_tx_inst/data_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tdata_reg\[5\]/CLK  UART_AD7606_0/m_axis_tdata_reg\[5\]/Q  uart_0/uart_tx_inst/data_reg_RNO\[5\]/B  uart_0/uart_tx_inst/data_reg_RNO\[5\]/Y  uart_0/uart_tx_inst/data_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tdata_reg\[6\]/CLK  UART_AD7606_0/m_axis_tdata_reg\[6\]/Q  uart_0/uart_tx_inst/data_reg_RNO\[6\]/B  uart_0/uart_tx_inst/data_reg_RNO\[6\]/Y  uart_0/uart_tx_inst/data_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/m_axis_tdata_reg\[7\]/CLK  UART_AD7606_0/m_axis_tdata_reg\[7\]/Q  uart_0/uart_tx_inst/data_reg_RNO\[7\]/B  uart_0/uart_tx_inst/data_reg_RNO\[7\]/Y  uart_0/uart_tx_inst/data_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_pktsel/CLK  CORESPI_0/USPI/UCC/stxs_pktsel/Q  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel_RNO/A  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel_RNO/Y  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_firstrx/CLK  CORESPI_0/USPI/UCC/mtx_firstrx/Q  CORESPI_0/USPI/UCC/msrxs_first_RNO/C  CORESPI_0/USPI/UCC/msrxs_first_RNO/Y  CORESPI_0/USPI/UCC/msrxs_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/s_axis_din_tdata_reg\[8\]/CLK  UART_AD7606_0/s_axis_din_tdata_reg\[8\]/Q  UART_AD7606_0/m_axis_tdata_reg_RNO\[0\]/A  UART_AD7606_0/m_axis_tdata_reg_RNO\[0\]/Y  UART_AD7606_0/m_axis_tdata_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/s_axis_din_tdata_reg\[9\]/CLK  UART_AD7606_0/s_axis_din_tdata_reg\[9\]/Q  UART_AD7606_0/m_axis_tdata_reg_RNO\[1\]/A  UART_AD7606_0/m_axis_tdata_reg_RNO\[1\]/Y  UART_AD7606_0/m_axis_tdata_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/s_axis_din_tdata_reg\[10\]/CLK  UART_AD7606_0/s_axis_din_tdata_reg\[10\]/Q  UART_AD7606_0/m_axis_tdata_reg_RNO\[2\]/A  UART_AD7606_0/m_axis_tdata_reg_RNO\[2\]/Y  UART_AD7606_0/m_axis_tdata_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/s_axis_din_tdata_reg\[11\]/CLK  UART_AD7606_0/s_axis_din_tdata_reg\[11\]/Q  UART_AD7606_0/m_axis_tdata_reg_RNO\[3\]/A  UART_AD7606_0/m_axis_tdata_reg_RNO\[3\]/Y  UART_AD7606_0/m_axis_tdata_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/s_axis_din_tdata_reg\[12\]/CLK  UART_AD7606_0/s_axis_din_tdata_reg\[12\]/Q  UART_AD7606_0/m_axis_tdata_reg_RNO\[4\]/A  UART_AD7606_0/m_axis_tdata_reg_RNO\[4\]/Y  UART_AD7606_0/m_axis_tdata_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/s_axis_din_tdata_reg\[13\]/CLK  UART_AD7606_0/s_axis_din_tdata_reg\[13\]/Q  UART_AD7606_0/m_axis_tdata_reg_RNO\[5\]/A  UART_AD7606_0/m_axis_tdata_reg_RNO\[5\]/Y  UART_AD7606_0/m_axis_tdata_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/s_axis_din_tdata_reg\[14\]/CLK  UART_AD7606_0/s_axis_din_tdata_reg\[14\]/Q  UART_AD7606_0/m_axis_tdata_reg_RNO\[6\]/A  UART_AD7606_0/m_axis_tdata_reg_RNO\[6\]/Y  UART_AD7606_0/m_axis_tdata_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/s_axis_din_tdata_reg\[15\]/CLK  UART_AD7606_0/s_axis_din_tdata_reg\[15\]/Q  UART_AD7606_0/m_axis_tdata_reg_RNO\[7\]/A  UART_AD7606_0/m_axis_tdata_reg_RNO\[7\]/Y  UART_AD7606_0/m_axis_tdata_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_re_q1/CLK  CORESPI_0/USPI/UCC/mtx_re_q1/Q  CORESPI_0/USPI/UCC/mtx_re_q2_RNO/A  CORESPI_0/USPI/UCC/mtx_re_q2_RNO/Y  CORESPI_0/USPI/UCC/mtx_re_q2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_alldone/CLK  CORESPI_0/USPI/UCC/msrxp_alldone/Q  CORESPI_0/USPI/UCC/rx_alldone_RNO/A  CORESPI_0/USPI/UCC/rx_alldone_RNO/Y  CORESPI_0/USPI/UCC/rx_alldone/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr/CLK  CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr_RNO/A  CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr_RNO/Y  CORESPI_0/USPI/UCC/SYNC3_stxp_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_first/CLK  CORESPI_0/USPI/UCC/stxs_first/Q  CORESPI_0/USPI/UCC/msrxs_first_RNO/B  CORESPI_0/USPI/UCC/msrxs_first_RNO/Y  CORESPI_0/USPI/UCC/msrxs_first/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/m_axis_tdata_reg\[0\]/CLK  uart_0/uart_rx_inst/m_axis_tdata_reg\[0\]/Q  UART_AD7606_0/PC_data_reg_RNO\[0\]/A  UART_AD7606_0/PC_data_reg_RNO\[0\]/Y  UART_AD7606_0/PC_data_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/m_axis_tdata_reg\[1\]/CLK  uart_0/uart_rx_inst/m_axis_tdata_reg\[1\]/Q  UART_AD7606_0/PC_data_reg_RNO\[1\]/A  UART_AD7606_0/PC_data_reg_RNO\[1\]/Y  UART_AD7606_0/PC_data_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/m_axis_tdata_reg\[2\]/CLK  uart_0/uart_rx_inst/m_axis_tdata_reg\[2\]/Q  UART_AD7606_0/PC_data_reg_RNO\[2\]/A  UART_AD7606_0/PC_data_reg_RNO\[2\]/Y  UART_AD7606_0/PC_data_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/m_axis_tdata_reg\[3\]/CLK  uart_0/uart_rx_inst/m_axis_tdata_reg\[3\]/Q  UART_AD7606_0/PC_data_reg_RNO\[3\]/A  UART_AD7606_0/PC_data_reg_RNO\[3\]/Y  UART_AD7606_0/PC_data_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/m_axis_tdata_reg\[4\]/CLK  uart_0/uart_rx_inst/m_axis_tdata_reg\[4\]/Q  UART_AD7606_0/PC_data_reg_RNO\[4\]/A  UART_AD7606_0/PC_data_reg_RNO\[4\]/Y  UART_AD7606_0/PC_data_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/m_axis_tdata_reg\[5\]/CLK  uart_0/uart_rx_inst/m_axis_tdata_reg\[5\]/Q  UART_AD7606_0/PC_data_reg_RNO\[5\]/A  UART_AD7606_0/PC_data_reg_RNO\[5\]/Y  UART_AD7606_0/PC_data_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/m_axis_tdata_reg\[6\]/CLK  uart_0/uart_rx_inst/m_axis_tdata_reg\[6\]/Q  UART_AD7606_0/PC_data_reg_RNO\[6\]/A  UART_AD7606_0/PC_data_reg_RNO\[6\]/Y  UART_AD7606_0/PC_data_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/m_axis_tdata_reg\[7\]/CLK  uart_0/uart_rx_inst/m_axis_tdata_reg\[7\]/Q  UART_AD7606_0/PC_data_reg_RNO\[7\]/A  UART_AD7606_0/PC_data_reg_RNO\[7\]/Y  UART_AD7606_0/PC_data_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/s_axis_din_tdata_reg\[0\]/CLK  UART_AD7606_0/s_axis_din_tdata_reg\[0\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[8\]/A  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[8\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/s_axis_din_tdata_reg\[1\]/CLK  UART_AD7606_0/s_axis_din_tdata_reg\[1\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[9\]/A  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[9\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/s_axis_din_tdata_reg\[2\]/CLK  UART_AD7606_0/s_axis_din_tdata_reg\[2\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[10\]/A  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[10\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/s_axis_din_tdata_reg\[3\]/CLK  UART_AD7606_0/s_axis_din_tdata_reg\[3\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[11\]/A  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[11\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/s_axis_din_tdata_reg\[4\]/CLK  UART_AD7606_0/s_axis_din_tdata_reg\[4\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[12\]/A  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[12\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/s_axis_din_tdata_reg\[5\]/CLK  UART_AD7606_0/s_axis_din_tdata_reg\[5\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[13\]/A  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[13\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/s_axis_din_tdata_reg\[6\]/CLK  UART_AD7606_0/s_axis_din_tdata_reg\[6\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[14\]/A  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[14\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_AD7606_0/s_axis_din_tdata_reg\[7\]/CLK  UART_AD7606_0/s_axis_din_tdata_reg\[7\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[15\]/A  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[15\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1E1C0_dout\[13\]/CLK  sp_fifo_0/DFN1E1C0_dout\[13\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[13\]/B  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[13\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1E1C0_dout\[8\]/CLK  sp_fifo_0/DFN1E1C0_dout\[8\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[8\]/B  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[8\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1E1C0_dout\[12\]/CLK  sp_fifo_0/DFN1E1C0_dout\[12\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[12\]/B  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[12\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1E1C0_dout\[15\]/CLK  sp_fifo_0/DFN1E1C0_dout\[15\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[15\]/B  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[15\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1E1C0_dout\[9\]/CLK  sp_fifo_0/DFN1E1C0_dout\[9\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[9\]/B  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[9\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1E1C0_dout\[14\]/CLK  sp_fifo_0/DFN1E1C0_dout\[14\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[14\]/B  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[14\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1E1C0_dout\[11\]/CLK  sp_fifo_0/DFN1E1C0_dout\[11\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[11\]/B  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[11\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1E1C0_dout\[10\]/CLK  sp_fifo_0/DFN1E1C0_dout\[10\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[10\]/B  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[10\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_next/CLK  CORESPI_0/USPI/UCC/spi_clk_next/Q  CORESPI_0/USPI/UCC/spi_clk_next_RNO/C  CORESPI_0/USPI/UCC/spi_clk_next_RNO/Y  CORESPI_0/USPI/UCC/spi_clk_next/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxp_frames\[2\]/CLK  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/Q  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/A  CORESPI_0/USPI/UCC/msrxp_frames_RNO\[2\]/Y  CORESPI_0/USPI/UCC/msrxp_frames\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1E1C0_dout\[0\]/CLK  sp_fifo_0/DFN1E1C0_dout\[0\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[0\]/A  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[0\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1E1C0_dout\[1\]/CLK  sp_fifo_0/DFN1E1C0_dout\[1\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[1\]/A  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[1\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1E1C0_dout\[4\]/CLK  sp_fifo_0/DFN1E1C0_dout\[4\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[4\]/A  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[4\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1E1C0_dout\[6\]/CLK  sp_fifo_0/DFN1E1C0_dout\[6\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[6\]/A  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[6\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1E1C0_dout\[5\]/CLK  sp_fifo_0/DFN1E1C0_dout\[5\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[5\]/A  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[5\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1E1C0_dout\[7\]/CLK  sp_fifo_0/DFN1E1C0_dout\[7\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[7\]/A  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[7\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1E1C0_dout\[2\]/CLK  sp_fifo_0/DFN1E1C0_dout\[2\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[2\]/A  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[2\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT sp_fifo_0/DFN1E1C0_dout\[3\]/CLK  sp_fifo_0/DFN1E1C0_dout\[3\]/Q  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[3\]/A  UART_AD7606_0/s_axis_din_tdata_reg_RNO\[3\]/Y  UART_AD7606_0/s_axis_din_tdata_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx/CLK  CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx/Q  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNO/A  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx_RNO/Y  CORESPI_0/USPI/UCC/SYNC3_stxp_strobetx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[1\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[1\]/Q  UART_fifo_0/RAM512X18_QXI\[15\]/RADDR1  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[1\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[1\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/RADDR1  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[2\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[2\]/Q  UART_fifo_0/RAM512X18_QXI\[15\]/RADDR2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[2\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[2\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/RADDR2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[3\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[3\]/Q  UART_fifo_0/RAM512X18_QXI\[15\]/RADDR3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[3\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[3\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/RADDR3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[1\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[1\]/Q  UART_fifo_0/RAM512X18_QXI\[15\]/WADDR1  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[1\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[1\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WADDR1  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[2\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[2\]/Q  UART_fifo_0/RAM512X18_QXI\[15\]/WADDR2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[2\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[2\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WADDR2  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[3\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[3\]/Q  UART_fifo_0/RAM512X18_QXI\[15\]/WADDR3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[3\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[3\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WADDR3  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_RADDR\[0\]/CLK  UART_fifo_0/DFN1C0_MEM_RADDR\[0\]/Q  UART_fifo_0/RAM512X18_QXI\[15\]/RADDR0  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_RADDR\[0\]/CLK  sp_fifo_0/DFN1C0_MEM_RADDR\[0\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/RADDR0  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT UART_fifo_0/DFN1C0_MEM_WADDR\[0\]/CLK  UART_fifo_0/DFN1C0_MEM_WADDR\[0\]/Q  UART_fifo_0/RAM512X18_QXI\[15\]/WADDR0  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT sp_fifo_0/DFN1C0_MEM_WADDR\[0\]/CLK  sp_fifo_0/DFN1C0_MEM_WADDR\[0\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WADDR0  	(9.7:9.7:9.7) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q2/CLK  CORESPI_0/USPI/UCC/clock_rx_q2/Q  CORESPI_0/USPI/UCC/clock_rx_q3/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_dataerr/CLK  CORESPI_0/USPI/UCC/stxs_dataerr/Q  CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[2\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[2\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[3\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[3\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[4\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[4\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[5\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[5\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe/CLK  CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe/Q  CORESPI_0/USPI/UCC/SYNC3_msrxp_strobe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr/CLK  CORESPI_0/USPI/UCC/SYNC1_stxp_dataerr/Q  CORESPI_0/USPI/UCC/SYNC2_stxp_dataerr/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx/CLK  CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx/Q  CORESPI_0/USPI/UCC/SYNC2_stxp_strobetx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/clock_rx_q1/CLK  CORESPI_0/USPI/UCC/clock_rx_q1/Q  CORESPI_0/USPI/UCC/clock_rx_q2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/data_rx_q1/CLK  CORESPI_0/USPI/UCC/data_rx_q1/Q  CORESPI_0/USPI/UCC/data_rx_q2/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe/CLK  CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe/Q  CORESPI_0/USPI/UCC/SYNC2_msrxp_strobe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel/CLK  CORESPI_0/USPI/UCC/SYNC1_msrxp_pktsel/Q  CORESPI_0/USPI/UCC/SYNC2_msrxp_pktsel/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_re/CLK  CORESPI_0/USPI/UCC/mtx_re/Q  CORESPI_0/USPI/UCC/mtx_re_q1/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_strobetx/CLK  CORESPI_0/USPI/UCC/stxs_strobetx/Q  CORESPI_0/USPI/UCC/SYNC1_stxp_strobetx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_strobe/CLK  CORESPI_0/USPI/UCC/msrxs_strobe/Q  CORESPI_0/USPI/UCC/SYNC1_msrxp_strobe/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/mtx_first/CLK  CORESPI_0/USPI/UCC/mtx_first/Q  CORESPI_0/USPI/UCC/mtx_firstrx/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[1\]/CLK  CORESPI_0/USPI/URF/control2\[1\]/Q  CORESPI_0/USPI/URF/control2\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[2\]/CLK  CORESPI_0/USPI/URF/control2\[2\]/Q  CORESPI_0/USPI/URF/control2\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control2\[3\]/CLK  CORESPI_0/USPI/URF/control2\[3\]/Q  CORESPI_0/USPI/URF/control2\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[0\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[0\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[1\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[1\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[6\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[6\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/CLK_DIV\[7\]/CLK  CORESPI_0/USPI/URF/CLK_DIV\[7\]/Q  CORESPI_0/USPI/UCC/clk_div_val_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[0\]/Q  CORESPI_0/USPI/UCC/msrxs_datain\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[1\]/Q  CORESPI_0/USPI/UCC/msrxs_datain\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[2\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[2\]/Q  CORESPI_0/USPI/UCC/msrxs_datain\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[3\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[3\]/Q  CORESPI_0/USPI/UCC/msrxs_datain\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[4\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[4\]/Q  CORESPI_0/USPI/UCC/msrxs_datain\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[5\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[5\]/Q  CORESPI_0/USPI/UCC/msrxs_datain\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[6\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[6\]/Q  CORESPI_0/USPI/UCC/msrxs_datain\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[7\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[7\]/Q  CORESPI_0/USPI/UCC/msrxs_datain\[8\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[8\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[8\]/Q  CORESPI_0/USPI/UCC/msrxs_datain\[9\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[9\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[9\]/Q  CORESPI_0/USPI/UCC/msrxs_datain\[10\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[10\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[10\]/Q  CORESPI_0/USPI/UCC/msrxs_datain\[11\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[11\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[11\]/Q  CORESPI_0/USPI/UCC/msrxs_datain\[12\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[12\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[12\]/Q  CORESPI_0/USPI/UCC/msrxs_datain\[13\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[13\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[13\]/Q  CORESPI_0/USPI/UCC/msrxs_datain\[14\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/data_reg\[1\]/CLK  uart_0/uart_rx_inst/data_reg\[1\]/Q  uart_0/uart_rx_inst/m_axis_tdata_reg\[1\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/data_reg\[2\]/CLK  uart_0/uart_rx_inst/data_reg\[2\]/Q  uart_0/uart_rx_inst/m_axis_tdata_reg\[2\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/data_reg\[3\]/CLK  uart_0/uart_rx_inst/data_reg\[3\]/Q  uart_0/uart_rx_inst/m_axis_tdata_reg\[3\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/data_reg\[4\]/CLK  uart_0/uart_rx_inst/data_reg\[4\]/Q  uart_0/uart_rx_inst/m_axis_tdata_reg\[4\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/data_reg\[5\]/CLK  uart_0/uart_rx_inst/data_reg\[5\]/Q  uart_0/uart_rx_inst/m_axis_tdata_reg\[5\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/data_reg\[6\]/CLK  uart_0/uart_rx_inst/data_reg\[6\]/Q  uart_0/uart_rx_inst/m_axis_tdata_reg\[6\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/data_reg\[7\]/CLK  uart_0/uart_rx_inst/data_reg\[7\]/Q  uart_0/uart_rx_inst/m_axis_tdata_reg\[7\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT uart_0/uart_rx_inst/data_reg\[0\]/CLK  uart_0/uart_rx_inst/data_reg\[0\]/Q  uart_0/uart_rx_inst/m_axis_tdata_reg\[0\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/msrxs_shiftreg\[14\]/CLK  CORESPI_0/USPI/UCC/msrxs_shiftreg\[14\]/Q  CORESPI_0/USPI/UCC/msrxs_datain\[15\]/D  	(9.5:9.5:9.5) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[0\]/CLK  SPI_master_0/SPI_data\[0\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WD0  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[1\]/CLK  SPI_master_0/SPI_data\[1\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WD1  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[2\]/CLK  SPI_master_0/SPI_data\[2\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WD2  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[3\]/CLK  SPI_master_0/SPI_data\[3\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WD3  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[4\]/CLK  SPI_master_0/SPI_data\[4\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WD4  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[5\]/CLK  SPI_master_0/SPI_data\[5\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WD5  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[6\]/CLK  SPI_master_0/SPI_data\[6\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WD6  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[7\]/CLK  SPI_master_0/SPI_data\[7\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WD7  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[8\]/CLK  SPI_master_0/SPI_data\[8\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WD9  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[9\]/CLK  SPI_master_0/SPI_data\[9\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WD10  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[10\]/CLK  SPI_master_0/SPI_data\[10\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WD11  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[11\]/CLK  SPI_master_0/SPI_data\[11\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WD12  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[12\]/CLK  SPI_master_0/SPI_data\[12\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WD13  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[13\]/CLK  SPI_master_0/SPI_data\[13\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WD14  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[14\]/CLK  SPI_master_0/SPI_data\[14\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WD15  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[15\]/CLK  SPI_master_0/SPI_data\[15\]/Q  sp_fifo_0/RAM512X18_QXI\[15\]/WD16  	(9.8:9.8:9.8) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNIDJMB1/B  CORESPI_0/USPI/UCC/mtx_spi_data_out_RNIDJMB1/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CORESPI_0/USPI/URF/control1\[1\]/CLK  CORESPI_0/USPI/URF/control1\[1\]/Q  CORESPI_0/USPI/UCC/stxs_txzeros_RNIOFMN/B  CORESPI_0/USPI/UCC/stxs_txzeros_RNIOFMN/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CORESPI_0/USPI/URXF/empty_out/CLK  CORESPI_0/USPI/URXF/empty_out/Q  CORESPI_0/USPI/URXF/empty_out_RNIQ7OE/A  CORESPI_0/USPI/URXF/empty_out_RNIQ7OE/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT sp_fifo_0/DFN1P0_empty/CLK  sp_fifo_0/DFN1P0_empty/Q  empty_pad/D  empty_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT UART_AD7606_0/RE_reg/CLK  UART_AD7606_0/RE_reg/Q  RE_pad/D  RE_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/stxs_direct/CLK  CORESPI_0/USPI/UCC/stxs_direct/Q  CORESPI_0/USPI/UCC/txfifo_datadelay_RNI7U87\[15\]/S  CORESPI_0/USPI/UCC/txfifo_datadelay_RNI7U87\[15\]/Y  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT CORESPI_0/USPI/UCC/spi_clk_out/CLK  CORESPI_0/USPI/UCC/spi_clk_out/Q  SPISCLKO_pad/D  SPISCLKO_pad/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[0\]/CLK  UART_fifo_0/DFN1E1C0_dout\[0\]/Q  dout_pad\[0\]/D  dout_pad\[0\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[1\]/CLK  UART_fifo_0/DFN1E1C0_dout\[1\]/Q  dout_pad\[1\]/D  dout_pad\[1\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[13\]/CLK  UART_fifo_0/DFN1E1C0_dout\[13\]/Q  dout_pad\[13\]/D  dout_pad\[13\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[4\]/CLK  UART_fifo_0/DFN1E1C0_dout\[4\]/Q  dout_pad\[4\]/D  dout_pad\[4\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[8\]/CLK  UART_fifo_0/DFN1E1C0_dout\[8\]/Q  dout_pad\[8\]/D  dout_pad\[8\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[6\]/CLK  UART_fifo_0/DFN1E1C0_dout\[6\]/Q  dout_pad\[6\]/D  dout_pad\[6\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[12\]/CLK  UART_fifo_0/DFN1E1C0_dout\[12\]/Q  dout_pad\[12\]/D  dout_pad\[12\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[15\]/CLK  UART_fifo_0/DFN1E1C0_dout\[15\]/Q  dout_pad\[15\]/D  dout_pad\[15\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[5\]/CLK  UART_fifo_0/DFN1E1C0_dout\[5\]/Q  dout_pad\[5\]/D  dout_pad\[5\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[7\]/CLK  UART_fifo_0/DFN1E1C0_dout\[7\]/Q  dout_pad\[7\]/D  dout_pad\[7\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[9\]/CLK  UART_fifo_0/DFN1E1C0_dout\[9\]/Q  dout_pad\[9\]/D  dout_pad\[9\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[14\]/CLK  UART_fifo_0/DFN1E1C0_dout\[14\]/Q  dout_pad\[14\]/D  dout_pad\[14\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[11\]/CLK  UART_fifo_0/DFN1E1C0_dout\[11\]/Q  dout_pad\[11\]/D  dout_pad\[11\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[10\]/CLK  UART_fifo_0/DFN1E1C0_dout\[10\]/Q  dout_pad\[10\]/D  dout_pad\[10\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[2\]/CLK  UART_fifo_0/DFN1E1C0_dout\[2\]/Q  dout_pad\[2\]/D  dout_pad\[2\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT UART_fifo_0/DFN1E1C0_dout\[3\]/CLK  UART_fifo_0/DFN1E1C0_dout\[3\]/Q  dout_pad\[3\]/D  dout_pad\[3\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[0\]/CLK  SPI_master_0/SPI_data\[0\]/Q  SPI_data_pad\[0\]/D  SPI_data_pad\[0\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[1\]/CLK  SPI_master_0/SPI_data\[1\]/Q  SPI_data_pad\[1\]/D  SPI_data_pad\[1\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[2\]/CLK  SPI_master_0/SPI_data\[2\]/Q  SPI_data_pad\[2\]/D  SPI_data_pad\[2\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[3\]/CLK  SPI_master_0/SPI_data\[3\]/Q  SPI_data_pad\[3\]/D  SPI_data_pad\[3\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[4\]/CLK  SPI_master_0/SPI_data\[4\]/Q  SPI_data_pad\[4\]/D  SPI_data_pad\[4\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[5\]/CLK  SPI_master_0/SPI_data\[5\]/Q  SPI_data_pad\[5\]/D  SPI_data_pad\[5\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[6\]/CLK  SPI_master_0/SPI_data\[6\]/Q  SPI_data_pad\[6\]/D  SPI_data_pad\[6\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[7\]/CLK  SPI_master_0/SPI_data\[7\]/Q  SPI_data_pad\[7\]/D  SPI_data_pad\[7\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[8\]/CLK  SPI_master_0/SPI_data\[8\]/Q  SPI_data_pad\[8\]/D  SPI_data_pad\[8\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[9\]/CLK  SPI_master_0/SPI_data\[9\]/Q  SPI_data_pad\[9\]/D  SPI_data_pad\[9\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[10\]/CLK  SPI_master_0/SPI_data\[10\]/Q  SPI_data_pad\[10\]/D  SPI_data_pad\[10\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[11\]/CLK  SPI_master_0/SPI_data\[11\]/Q  SPI_data_pad\[11\]/D  SPI_data_pad\[11\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[12\]/CLK  SPI_master_0/SPI_data\[12\]/Q  SPI_data_pad\[12\]/D  SPI_data_pad\[12\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[13\]/CLK  SPI_master_0/SPI_data\[13\]/Q  SPI_data_pad\[13\]/D  SPI_data_pad\[13\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[14\]/CLK  SPI_master_0/SPI_data\[14\]/Q  SPI_data_pad\[14\]/D  SPI_data_pad\[14\]/PAD  	(10.0:10.0:10.0) )

    (PATHCONSTRAINT SPI_master_0/SPI_data\[15\]/CLK  SPI_master_0/SPI_data\[15\]/Q  SPI_data_pad\[15\]/D  SPI_data_pad\[15\]/PAD  	(10.0:10.0:10.0) )

  )
)
)
