# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../Working_HDMI_passthrough.gen/sources_1/ip/clk_wiz_125M_200M" \
"../../../../Working_HDMI_passthrough.srcs/sources_1/new/bus_delay_shiftreg.v" \
"../../../../Working_HDMI_passthrough.srcs/sources_1/new/nbit_shiftreg.v" \
"../../../../Working_HDMI_passthrough.srcs/sim_1/new/bus_delay_shiftreg_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
