# Reading C:/intelFPGA_lite/17.1/modelsim_ase/tcl/vsim/pref.tcl
# do Register_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/17.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/Bonous\ Lab/Register {C:/Temp/QuartusProjects/Bonous Lab/Register/Mux2Way4.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:28 on Apr 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/Bonous Lab/Register" C:/Temp/QuartusProjects/Bonous Lab/Register/Mux2Way4.v 
# -- Compiling module Mux2Way4
# 
# Top level modules:
# 	Mux2Way4
# End time: 10:37:28 on Apr 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/Bonous\ Lab/Register {C:/Temp/QuartusProjects/Bonous Lab/Register/DTypeFF4Bit.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:28 on Apr 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/Bonous Lab/Register" C:/Temp/QuartusProjects/Bonous Lab/Register/DTypeFF4Bit.v 
# -- Compiling module DTypeFF4Bit
# 
# Top level modules:
# 	DTypeFF4Bit
# End time: 10:37:28 on Apr 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/Bonous\ Lab/Register {C:/Temp/QuartusProjects/Bonous Lab/Register/Register.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:28 on Apr 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/Bonous Lab/Register" C:/Temp/QuartusProjects/Bonous Lab/Register/Register.v 
# -- Compiling module Register
# 
# Top level modules:
# 	Register
# End time: 10:37:28 on Apr 28,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+C:/Temp/QuartusProjects/Bonous\ Lab/Register {C:/Temp/QuartusProjects/Bonous Lab/Register/Register_tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:37:28 on Apr 28,2019
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Temp/QuartusProjects/Bonous Lab/Register" C:/Temp/QuartusProjects/Bonous Lab/Register/Register_tb.v 
# -- Compiling module Register_tb
# 
# Top level modules:
# 	Register_tb
# End time: 10:37:29 on Apr 28,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs="+acc"  Register_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L fiftyfivenm_ver -L rtl_work -L work -voptargs=""+acc"" Register_tb 
# Start time: 10:37:29 on Apr 28,2019
# Loading work.Register_tb
# Loading work.Register
# Loading work.DTypeFF4Bit
# Loading work.Mux2Way4
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Note: $stop    : C:/Temp/QuartusProjects/Bonous Lab/Register/Register_tb.v(30)
#    Time: 150 ns  Iteration: 0  Instance: /Register_tb
# Break in Module Register_tb at C:/Temp/QuartusProjects/Bonous Lab/Register/Register_tb.v line 30
# End time: 10:38:09 on Apr 28,2019, Elapsed time: 0:00:40
# Errors: 0, Warnings: 0
