Running: C:\Xilinx\14.4\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -o C:/Users/Public/ISE/add_sub/add_sub_on_board_testbench_isim_beh.exe -prj C:/Users/Public/ISE/add_sub/add_sub_on_board_testbench_beh.prj work.add_sub_on_board_testbench 
ISim P.49d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 2
Turning on mult-threading, number of parallel sub-compilation jobs: 4 
Determining compilation order of HDL files
Parsing VHDL file "C:/Users/Public/ISE/add_sub/half_adder.vhd" into library work
Parsing VHDL file "C:/Users/Public/ISE/add_sub/muxn_1.vhd" into library work
Parsing VHDL file "C:/Users/Public/ISE/add_sub/full_adder.vhd" into library work
Parsing VHDL file "C:/Users/Public/ISE/add_sub/demux1_n.vhd" into library work
Parsing VHDL file "C:/Users/Public/ISE/add_sub/cathode_encoder.vhd" into library work
Parsing VHDL file "C:/Users/Public/ISE/add_sub/ripple_carry_adder.vhd" into library work
Parsing VHDL file "C:/Users/Public/ISE/add_sub/counter_mod2n.vhd" into library work
Parsing VHDL file "C:/Users/Public/ISE/add_sub/clock_filter.vhd" into library work
Parsing VHDL file "C:/Users/Public/ISE/add_sub/cathode_manager.vhd" into library work
Parsing VHDL file "C:/Users/Public/ISE/add_sub/anode_manager.vhd" into library work
Parsing VHDL file "C:/Users/Public/ISE/add_sub/edge_triggered_d_n.vhd" into library work
Parsing VHDL file "C:/Users/Public/ISE/add_sub/display.vhd" into library work
Parsing VHDL file "C:/Users/Public/ISE/add_sub/add_sub.vhd" into library work
Parsing VHDL file "C:/Users/Public/ISE/add_sub/add_sub_on_board.vhd" into library work
Parsing VHDL file "C:/Users/Public/ISE/add_sub/add_sub_on_board_testbench.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 107056 KB
Fuse CPU Usage: 608 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture behavioral of entity edge_triggered_d_n [\edge_triggered_d_n(8)\]
Compiling package std_logic_arith
Compiling architecture dataflow of entity half_adder [half_adder_default]
Compiling architecture structural of entity full_adder [full_adder_default]
Compiling architecture structural of entity ripple_carry_adder [\ripple_carry_adder(8)\]
Compiling architecture structural of entity add_sub [\add_sub(8)\]
Compiling package numeric_std
Compiling package math_real
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity clock_filter [\clock_filter(50000000,5000000)\]
Compiling architecture behavioral of entity counter_mod2n [\counter_mod2n(2)\]
Compiling architecture dataflow of entity muxn_1 [\muxn_1(2)\]
Compiling architecture behavioral of entity cathode_encoder [cathode_encoder_default]
Compiling architecture structural of entity cathode_manager [cathode_manager_default]
Compiling architecture dataflow of entity demux1_n [\demux1_n(2)\]
Compiling architecture structural of entity anode_manager [anode_manager_default]
Compiling architecture structural of entity display [\display(50000000,5000000)\]
Compiling architecture structural of entity add_sub_on_board [add_sub_on_board_default]
Compiling architecture behavior of entity add_sub_on_board_testbench
Time Resolution for simulation is 1ps.
Waiting for 15 sub-compilation(s) to finish...
Compiled 35 VHDL Units
Built simulation executable C:/Users/Public/ISE/add_sub/add_sub_on_board_testbench_isim_beh.exe
Fuse Memory Usage: 128096 KB
Fuse CPU Usage: 1044 ms
