### Hi there ðŸ‘‹ I'm AUDIY!

## Stats
<a href="https://github.com/anuraghazra/github-readme-stats">
  <img src="https://github-readme-stats.vercel.app/api?username=AUDIY" />
</a>
<a href="https://github.com/anuraghazra/github-readme-stats">
  <img src="https://github-readme-stats.vercel.app/api/top-langs/?username=AUDIY" />
</a>

## About me
What a pretty circuit!  
Twitter: [@AUDIY14](https://twitter.com/AUDIY14)  
GitHub: [AUDIY](https://github.com/AUDIY)  

## I'm currently working on
1. [FIR_x2](https://github.com/AUDIY/FIR_x2)  
FPGA based PCM oversampling FIR filter (oversample ratio: 2).  
2. [AUDIY_Verilog_IP](https://github.com/AUDIY/AUDIY_Verilog_IP)  
Verilog IP that AUDIY originally designed.  
3. [AUDIY_OSPCB](https://github.com/AUDIY/AUDIY_OSPCB)  
Open Source PCB Files Engineered by AUDIY.  

## My interest is
1. FPGA
2. Verilog HDL
3. Python
4. C/C++
5. Audio Signal Processing
6. Electronic Circuit Design

## I'm learning
1. C++
2. SystemVerilog (includding SVA)
3. VHDL
4. PSL assertion

<!--
**AUDIY/AUDIY** is a âœ¨ _special_ âœ¨ repository because its `README.md` (this file) appears on your GitHub profile.

Here are some ideas to get you started:

- ðŸ”­ Iâ€™m currently working on ...
- ðŸŒ± Iâ€™m currently learning ...
- ðŸ‘¯ Iâ€™m looking to collaborate on ...
- ðŸ¤” Iâ€™m looking for help with ...
- ðŸ’¬ Ask me about ...
- ðŸ“« How to reach me: ...
- ðŸ˜„ Pronouns: ...
- âš¡ Fun fact: ...
-->
