From 95697cd2a06a5488a6669cc6e097d08d8be4949c Mon Sep 17 00:00:00 2001
From: dongkesi <skd2278@gmail.com>
Date: Mon, 16 Sep 2019 10:35:49 +0800
Subject: [PATCH 2/3] sw_apps: zynqmp_fsbl: add ethernet reset

---
 lib/sw_apps/zynqmp_fsbl/src/xfsbl_hooks.c | 50 +++++++++++++++++++++++++++++--
 1 file changed, 48 insertions(+), 2 deletions(-)

diff --git a/lib/sw_apps/zynqmp_fsbl/src/xfsbl_hooks.c b/lib/sw_apps/zynqmp_fsbl/src/xfsbl_hooks.c
index edf8a53..dc381ea 100644
--- a/lib/sw_apps/zynqmp_fsbl/src/xfsbl_hooks.c
+++ b/lib/sw_apps/zynqmp_fsbl/src/xfsbl_hooks.c
@@ -62,7 +62,7 @@
 /***************** Macros (Inline Functions) Definitions *********************/
 
 /************************** Function Prototypes ******************************/
-
+static int rgmii_reset();
 /************************** Variable Definitions *****************************/
 #ifdef XFSBL_BS
 u32 XFsbl_HookBeforeBSDownload(void )
@@ -85,7 +85,7 @@ u32 XFsbl_HookAfterBSDownload(void )
 	/**
 	 * Add the code here
 	 */
-
+	rgmii_reset();
 	return Status;
 }
 #endif
@@ -207,3 +207,49 @@ u32 XFsbl_HookGetPosBootType(void)
 	return WarmBoot;
 }
 #endif
+
+
+#include "xgpiops.h"
+
+static int rgmii_reset(void)
+{
+#define	RGMII_RESET_PIN		82  //PS-MIO-GEM3
+#define	SGMII0_RESET_PIN	78  //PS-GTR2-GEM2
+#define	SGMII1_RESET_PIN	80  //PS-GTR1-GEM1
+	int Status;
+	XGpioPs_Config *ConfigPtr;
+	XGpioPs Gpio;	/* The driver instance for GPIO Device. */
+
+    XFsbl_Printf(DEBUG_PRINT_ALWAYS, "RGMII_RESET_PIN Start\r\n");
+
+	/*
+	 * Initialize the GPIO driver.
+	 */
+	ConfigPtr = XGpioPs_LookupConfig(XPAR_PSU_GPIO_0_DEVICE_ID);
+	Status = XGpioPs_CfgInitialize(&Gpio, ConfigPtr,
+					ConfigPtr->BaseAddr);
+	if (Status != XST_SUCCESS) {
+		XFsbl_Printf(DEBUG_PRINT_ALWAYS, "RGMII_RESET_PIN Config failed\r\n");
+		return XST_FAILURE;
+	}
+
+	// RGMII RESET PIN setting
+	XGpioPs_SetDirectionPin(&Gpio, RGMII_RESET_PIN, 1);
+	XGpioPs_SetOutputEnablePin(&Gpio, RGMII_RESET_PIN, 1);
+	XGpioPs_SetDirectionPin(&Gpio, SGMII0_RESET_PIN, 1);
+	XGpioPs_SetOutputEnablePin(&Gpio, SGMII0_RESET_PIN, 1);
+	XGpioPs_SetDirectionPin(&Gpio, SGMII1_RESET_PIN, 1);
+	XGpioPs_SetOutputEnablePin(&Gpio, SGMII1_RESET_PIN, 1);
+
+	XGpioPs_WritePin(&Gpio, RGMII_RESET_PIN, 0);
+	XGpioPs_WritePin(&Gpio, SGMII0_RESET_PIN, 0);
+	XGpioPs_WritePin(&Gpio, SGMII1_RESET_PIN, 0);
+	(void)usleep(10000);
+	XGpioPs_WritePin(&Gpio, RGMII_RESET_PIN, 1);
+	XGpioPs_WritePin(&Gpio, SGMII0_RESET_PIN, 1);
+	XGpioPs_WritePin(&Gpio, SGMII1_RESET_PIN, 1);
+
+	XFsbl_Printf(DEBUG_PRINT_ALWAYS, "RGMII_RESET_PIN Done\r\n");
+	return XST_SUCCESS;
+}
+
-- 
2.7.4

