#-----------------------------------------------------------
# Vivado v2020.1 (64-bit)
# SW Build 2902540 on Wed May 27 19:54:49 MDT 2020
# IP Build 2902112 on Wed May 27 22:43:36 MDT 2020
# Start of session at: Wed Mar 26 23:38:31 2025
# Process ID: 17864
# Current directory: D:/Hardware Encryption/hardware-encryption/vivado/encryption1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10964 D:\Hardware Encryption\hardware-encryption\vivado\encryption1\encryption1.xpr
# Log file: D:/Hardware Encryption/hardware-encryption/vivado/encryption1/vivado.log
# Journal file: D:/Hardware Encryption/hardware-encryption/vivado/encryption1\vivado.jou
#-----------------------------------------------------------
start_guopopen_project {D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.xpr}
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2020.1/data/ip'.
open_project: Time (s): cpu = 00:00:30 ; elapsed = 00:00:16 . Memory (MB): peak = 1036.418 ; gain = 0.000
update_compile_order -fileset sources_laexit
INFO: [Common 17-206] Exiting Vivado at Wed Mar 26 23:49:34 2025...
ing behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_roundkeygen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_roundkeygen_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_roundkeygen_behav xil_defaultlib.tb_roundkeygen xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_roundkeygen_behav xil_defaultlib.tb_roundkeygen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-2063] Module <sbox_impl> not found while processing module instance <sbox_inst> [D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/roundkeygen.sv:73]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1036.863 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
add_files -norecurse {{D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/sbox.sv}}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_roundkeygen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_roundkeygen_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/roundkeygen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculate_round_keys
WARNING: [VRFC 10-8361] illegal leading underscore character in based number '_000102030405060708090a0b0c0d0e0f101112131415161718191a1b1c1d1e1f' [D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/roundkeygen.sv:146]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/sbox.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sim_1/new/tb_roundkeygen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_roundkeygen
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xelab -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_roundkeygen_behav xil_defaultlib.tb_roundkeygen xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2020.1
Copyright 1986-1999, 2001-2020 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/xelab.exe -wto ef09e650e20a4ad19f57862ae02f9032 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_roundkeygen_behav xil_defaultlib.tb_roundkeygen xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
ERROR: [VRFC 10-3180] cannot find port 'index_row' on this module [D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/roundkeygen.sv:141]
ERROR: [VRFC 10-3180] cannot find port 'index_col' on this module [D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/roundkeygen.sv:142]
ERROR: [VRFC 10-3180] cannot find port 'sbox_out' on this module [D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/roundkeygen.sv:143]
ERROR: [VRFC 10-1219] part-select direction is opposite from prefix index direction [D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.srcs/sources_1/new/roundkeygen.sv:171]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1036.863 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_roundkeygen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_roundkeygen_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:10 ; elapsed = 00:03:42 . Memory (MB): peak = 1127.590 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:03:42 . Memory (MB): peak = 1127.590 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_roundkeygen' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Hardware Encryption/hardware-encryption/vivado/encryption1/encryption1.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_roundkeygen_vlog.prj"
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:46 . Memory (MB): peak = 1127.590 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'compile' step aborted
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:46 . Memory (MB): peak = 1127.590 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
exit
INFO: [Common 17-206] Exiting Vivado at Thu Mar 27 00:34:30 2025...
