icalepcs paper id 2054 icalepcs 2001 abstracts weap022 poster presenter eric siskind nycb real time computing inc email ejs slac stanford edu review status proceedings ready 01 25 02 fulltext pdf eprint physics 0111032 front end camac controller for slac control system ej siskind ae gromme slac mj browne slac most of the devices in the slac control system are accessed via interface modules in 450 camac crates low cost controllers in these crates communicate via a slac proprietary bit serial protocol with 76 satellite control computers micros within the accelerator complex a proposed upgrade replaces the existing multibus implementation of the micro hardware with cots personal computers for increased reliability and ease of maintenance these micros will move from their current electrically noisy and environmentally challenging sites to the control center's computer room with only a stand alone portion of each micro's camac interface remaining in the micro's original location this paper describes the hardware software architecture of that intelligent front end camac controller and the accompanying fiber optic link board that connects it to the pc based micro's pci bus emphasis is placed on the hardware software techniques employed to minimize real time latency for pulse to pulse operations that control accelerator timing acquire data for fast feedback loops and change device settings to close those loops the controller provides the sole interface between the cots computing networking environment and the existing camac plant it also supports higher bandwidth commercial byte serial crate controllers and legacy bitbus hardware work supported by us department of energy econf c011127 eproceedings committees participants program summary icalepcs 2001 econf last updated september 13 2002 website problem contact technical publications slac
