module mult2_to_1_4(out, i0, i1, s0);
output [3:0] out;
input [3:0] i0,i1;
input s0;
assign out = s0 ? i1:i0;
endmodule
