

================================================================
== Vitis HLS Report for 'fiat_25519_carry_mul_Pipeline_ARRAY_1_READ'
================================================================
* Date:           Thu May  9 14:24:43 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_0 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_1_READ  |       10|       10|         2|          1|          1|    10|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.22>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%arg1_r = alloca i32 1"   --->   Operation 6 'alloca' 'arg1_r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%arg1_r_1 = alloca i32 1"   --->   Operation 7 'alloca' 'arg1_r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%arg1_r_2 = alloca i32 1"   --->   Operation 8 'alloca' 'arg1_r_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%arg1_r_3 = alloca i32 1"   --->   Operation 9 'alloca' 'arg1_r_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%arg1_r_4 = alloca i32 1"   --->   Operation 10 'alloca' 'arg1_r_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%arg1_r_5 = alloca i32 1"   --->   Operation 11 'alloca' 'arg1_r_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%arg1_r_6 = alloca i32 1"   --->   Operation 12 'alloca' 'arg1_r_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%arg1_r_7 = alloca i32 1"   --->   Operation 13 'alloca' 'arg1_r_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%arg1_r_8 = alloca i32 1"   --->   Operation 14 'alloca' 'arg1_r_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%arg1_r_9 = alloca i32 1"   --->   Operation 15 'alloca' 'arg1_r_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln24_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln24"   --->   Operation 16 'read' 'sext_ln24_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%sext_ln24_cast = sext i62 %sext_ln24_read"   --->   Operation 17 'sext' 'sext_ln24_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %mem, void @empty_1, i32 0, i32 0, void @empty_2, i32 0, i32 10, void @empty_3, void @empty_4, void @empty_2, i32 16, i32 16, i32 16, i32 16, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 20 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [d3.cpp:24]   --->   Operation 21 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %mem"   --->   Operation 22 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mem_addr = getelementptr i32 %mem, i64 %sext_ln24_cast" [d3.cpp:24]   --->   Operation 23 'getelementptr' 'mem_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.79ns)   --->   "%icmp_ln24 = icmp_eq  i4 %i_2, i4 10" [d3.cpp:24]   --->   Operation 25 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 0.79> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.79ns)   --->   "%add_ln24 = add i4 %i_2, i4 1" [d3.cpp:24]   --->   Operation 26 'add' 'add_ln24' <Predicate = true> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %for.inc.split, void %ARRAY_2_READ.exitStub" [d3.cpp:24]   --->   Operation 27 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.74ns)   --->   "%switch_ln26 = switch i4 %i_2, void %arrayidx2.case.9, i4 0, void %for.inc.split.arrayidx2.exit_crit_edge3, i4 1, void %arrayidx2.case.1, i4 2, void %arrayidx2.case.2, i4 3, void %arrayidx2.case.3, i4 4, void %arrayidx2.case.4, i4 5, void %arrayidx2.case.5, i4 6, void %arrayidx2.case.6, i4 7, void %arrayidx2.case.7, i4 8, void %for.inc.split.arrayidx2.exit_crit_edge" [d3.cpp:26]   --->   Operation 28 'switch' 'switch_ln26' <Predicate = (!icmp_ln24)> <Delay = 0.74>
ST_1 : Operation 29 [1/1] (0.42ns)   --->   "%store_ln24 = store i4 %add_ln24, i4 %i" [d3.cpp:24]   --->   Operation 29 'store' 'store_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.42>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln24 = br void %for.inc" [d3.cpp:24]   --->   Operation 30 'br' 'br_ln24' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%arg1_r_load = load i32 %arg1_r"   --->   Operation 54 'load' 'arg1_r_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%arg1_r_1_load = load i32 %arg1_r_1"   --->   Operation 55 'load' 'arg1_r_1_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%arg1_r_2_load = load i32 %arg1_r_2"   --->   Operation 56 'load' 'arg1_r_2_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%arg1_r_3_load = load i32 %arg1_r_3"   --->   Operation 57 'load' 'arg1_r_3_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%arg1_r_4_load = load i32 %arg1_r_4"   --->   Operation 58 'load' 'arg1_r_4_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%arg1_r_5_load = load i32 %arg1_r_5"   --->   Operation 59 'load' 'arg1_r_5_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%arg1_r_6_load = load i32 %arg1_r_6"   --->   Operation 60 'load' 'arg1_r_6_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%arg1_r_7_load = load i32 %arg1_r_7"   --->   Operation 61 'load' 'arg1_r_7_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%arg1_r_8_load = load i32 %arg1_r_8"   --->   Operation 62 'load' 'arg1_r_8_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%arg1_r_9_load = load i32 %arg1_r_9"   --->   Operation 63 'load' 'arg1_r_9_load' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_9_out, i32 %arg1_r_9_load"   --->   Operation 64 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_8_out, i32 %arg1_r_8_load"   --->   Operation 65 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_7_out, i32 %arg1_r_7_load"   --->   Operation 66 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_6_out, i32 %arg1_r_6_load"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_5_out, i32 %arg1_r_5_load"   --->   Operation 68 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_4_out, i32 %arg1_r_4_load"   --->   Operation 69 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_3_out, i32 %arg1_r_3_load"   --->   Operation 70 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_2_out, i32 %arg1_r_2_load"   --->   Operation 71 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_1_out, i32 %arg1_r_1_load"   --->   Operation 72 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %arg1_r_out, i32 %arg1_r_load"   --->   Operation 73 'write' 'write_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 74 'ret' 'ret_ln0' <Predicate = (icmp_ln24)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 7.30>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%speclooptripcount_ln12 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10" [d3.cpp:12]   --->   Operation 31 'speclooptripcount' 'speclooptripcount_ln12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln24 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [d3.cpp:24]   --->   Operation 32 'specloopname' 'specloopname_ln24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (7.30ns)   --->   "%arg1_r_10 = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %mem_addr" [d3.cpp:26]   --->   Operation 33 'read' 'arg1_r_10' <Predicate = true> <Delay = 7.30> <CoreInst = "m_axi">   --->   Core 121 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %arg1_r_10, i32 %arg1_r_8" [d3.cpp:26]   --->   Operation 34 'store' 'store_ln26' <Predicate = (i_2 == 8)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx2.exit" [d3.cpp:26]   --->   Operation 35 'br' 'br_ln26' <Predicate = (i_2 == 8)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %arg1_r_10, i32 %arg1_r_7" [d3.cpp:26]   --->   Operation 36 'store' 'store_ln26' <Predicate = (i_2 == 7)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx2.exit" [d3.cpp:26]   --->   Operation 37 'br' 'br_ln26' <Predicate = (i_2 == 7)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %arg1_r_10, i32 %arg1_r_6" [d3.cpp:26]   --->   Operation 38 'store' 'store_ln26' <Predicate = (i_2 == 6)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx2.exit" [d3.cpp:26]   --->   Operation 39 'br' 'br_ln26' <Predicate = (i_2 == 6)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %arg1_r_10, i32 %arg1_r_5" [d3.cpp:26]   --->   Operation 40 'store' 'store_ln26' <Predicate = (i_2 == 5)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx2.exit" [d3.cpp:26]   --->   Operation 41 'br' 'br_ln26' <Predicate = (i_2 == 5)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %arg1_r_10, i32 %arg1_r_4" [d3.cpp:26]   --->   Operation 42 'store' 'store_ln26' <Predicate = (i_2 == 4)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx2.exit" [d3.cpp:26]   --->   Operation 43 'br' 'br_ln26' <Predicate = (i_2 == 4)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %arg1_r_10, i32 %arg1_r_3" [d3.cpp:26]   --->   Operation 44 'store' 'store_ln26' <Predicate = (i_2 == 3)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx2.exit" [d3.cpp:26]   --->   Operation 45 'br' 'br_ln26' <Predicate = (i_2 == 3)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %arg1_r_10, i32 %arg1_r_2" [d3.cpp:26]   --->   Operation 46 'store' 'store_ln26' <Predicate = (i_2 == 2)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx2.exit" [d3.cpp:26]   --->   Operation 47 'br' 'br_ln26' <Predicate = (i_2 == 2)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %arg1_r_10, i32 %arg1_r_1" [d3.cpp:26]   --->   Operation 48 'store' 'store_ln26' <Predicate = (i_2 == 1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx2.exit" [d3.cpp:26]   --->   Operation 49 'br' 'br_ln26' <Predicate = (i_2 == 1)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %arg1_r_10, i32 %arg1_r" [d3.cpp:26]   --->   Operation 50 'store' 'store_ln26' <Predicate = (i_2 == 0)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx2.exit" [d3.cpp:26]   --->   Operation 51 'br' 'br_ln26' <Predicate = (i_2 == 0)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%store_ln26 = store i32 %arg1_r_10, i32 %arg1_r_9" [d3.cpp:26]   --->   Operation 52 'store' 'store_ln26' <Predicate = (i_2 == 15) | (i_2 == 14) | (i_2 == 13) | (i_2 == 12) | (i_2 == 11) | (i_2 == 10) | (i_2 == 9)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln26 = br void %arrayidx2.exit" [d3.cpp:26]   --->   Operation 53 'br' 'br_ln26' <Predicate = (i_2 == 15) | (i_2 == 14) | (i_2 == 13) | (i_2 == 12) | (i_2 == 11) | (i_2 == 10) | (i_2 == 9)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.224ns
The critical path consists of the following:
	'alloca' operation ('i') [13]  (0.000 ns)
	'load' operation ('i', d3.cpp:24) on local variable 'i' [30]  (0.000 ns)
	'add' operation ('add_ln24', d3.cpp:24) [35]  (0.797 ns)
	'store' operation ('store_ln24', d3.cpp:24) of variable 'add_ln24', d3.cpp:24 on local variable 'i' [73]  (0.427 ns)

 <State 2>: 7.300ns
The critical path consists of the following:
	bus read operation ('arg1_r', d3.cpp:26) on port 'mem' (d3.cpp:26) [40]  (7.300 ns)
	'store' operation ('store_ln26', d3.cpp:26) of variable 'arg1_r', d3.cpp:26 on local variable 'arg1_r' [43]  (0.000 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
