Loading plugins phase: Elapsed time ==> 0s.111ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\SHW_OOK.cyprj -d CY8C5888LTI-LP097 -s C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 1s.523ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.079ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SHW_OOK.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\SHW_OOK.cyprj -dcpsoc3 SHW_OOK.v -verilog
======================================================================

======================================================================
Compiling:  SHW_OOK.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\SHW_OOK.cyprj -dcpsoc3 SHW_OOK.v -verilog
======================================================================

======================================================================
Compiling:  SHW_OOK.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\SHW_OOK.cyprj -dcpsoc3 -verilog SHW_OOK.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Sun Nov 05 01:11:45 2017


======================================================================
Compiling:  SHW_OOK.v
Program  :   vpp
Options  :    -yv2 -q10 SHW_OOK.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Sun Nov 05 01:11:45 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SHW_OOK.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
SHW_OOK.v (line 279, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_OOK.v (line 335, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
SHW_OOK.v (line 692, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SHW_OOK.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\SHW_OOK.cyprj -dcpsoc3 -verilog SHW_OOK.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Sun Nov 05 01:11:46 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\codegentemp\SHW_OOK.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\codegentemp\SHW_OOK.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  SHW_OOK.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\SHW_OOK.cyprj -dcpsoc3 -verilog SHW_OOK.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Sun Nov 05 01:11:46 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\codegentemp\SHW_OOK.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\codegentemp\SHW_OOK.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\FreqDiv_1:MODULE_7:b_31\
	\FreqDiv_1:MODULE_7:b_30\
	\FreqDiv_1:MODULE_7:b_29\
	\FreqDiv_1:MODULE_7:b_28\
	\FreqDiv_1:MODULE_7:b_27\
	\FreqDiv_1:MODULE_7:b_26\
	\FreqDiv_1:MODULE_7:b_25\
	\FreqDiv_1:MODULE_7:b_24\
	\FreqDiv_1:MODULE_7:b_23\
	\FreqDiv_1:MODULE_7:b_22\
	\FreqDiv_1:MODULE_7:b_21\
	\FreqDiv_1:MODULE_7:b_20\
	\FreqDiv_1:MODULE_7:b_19\
	\FreqDiv_1:MODULE_7:b_18\
	\FreqDiv_1:MODULE_7:b_17\
	\FreqDiv_1:MODULE_7:b_16\
	\FreqDiv_1:MODULE_7:b_15\
	\FreqDiv_1:MODULE_7:b_14\
	\FreqDiv_1:MODULE_7:b_13\
	\FreqDiv_1:MODULE_7:b_12\
	\FreqDiv_1:MODULE_7:b_11\
	\FreqDiv_1:MODULE_7:b_10\
	\FreqDiv_1:MODULE_7:b_9\
	\FreqDiv_1:MODULE_7:b_8\
	\FreqDiv_1:MODULE_7:b_7\
	\FreqDiv_1:MODULE_7:b_6\
	\FreqDiv_1:MODULE_7:b_5\
	\FreqDiv_1:MODULE_7:b_4\
	\FreqDiv_1:MODULE_7:b_3\
	\FreqDiv_1:MODULE_7:b_2\
	\FreqDiv_1:MODULE_7:b_1\
	\FreqDiv_1:MODULE_7:b_0\
	\FreqDiv_1:MODULE_7:g2:a0:a_31\
	\FreqDiv_1:MODULE_7:g2:a0:a_30\
	\FreqDiv_1:MODULE_7:g2:a0:a_29\
	\FreqDiv_1:MODULE_7:g2:a0:a_28\
	\FreqDiv_1:MODULE_7:g2:a0:a_27\
	\FreqDiv_1:MODULE_7:g2:a0:a_26\
	\FreqDiv_1:MODULE_7:g2:a0:a_25\
	\FreqDiv_1:MODULE_7:g2:a0:a_24\
	\FreqDiv_1:MODULE_7:g2:a0:b_31\
	\FreqDiv_1:MODULE_7:g2:a0:b_30\
	\FreqDiv_1:MODULE_7:g2:a0:b_29\
	\FreqDiv_1:MODULE_7:g2:a0:b_28\
	\FreqDiv_1:MODULE_7:g2:a0:b_27\
	\FreqDiv_1:MODULE_7:g2:a0:b_26\
	\FreqDiv_1:MODULE_7:g2:a0:b_25\
	\FreqDiv_1:MODULE_7:g2:a0:b_24\
	\FreqDiv_1:MODULE_7:g2:a0:b_23\
	\FreqDiv_1:MODULE_7:g2:a0:b_22\
	\FreqDiv_1:MODULE_7:g2:a0:b_21\
	\FreqDiv_1:MODULE_7:g2:a0:b_20\
	\FreqDiv_1:MODULE_7:g2:a0:b_19\
	\FreqDiv_1:MODULE_7:g2:a0:b_18\
	\FreqDiv_1:MODULE_7:g2:a0:b_17\
	\FreqDiv_1:MODULE_7:g2:a0:b_16\
	\FreqDiv_1:MODULE_7:g2:a0:b_15\
	\FreqDiv_1:MODULE_7:g2:a0:b_14\
	\FreqDiv_1:MODULE_7:g2:a0:b_13\
	\FreqDiv_1:MODULE_7:g2:a0:b_12\
	\FreqDiv_1:MODULE_7:g2:a0:b_11\
	\FreqDiv_1:MODULE_7:g2:a0:b_10\
	\FreqDiv_1:MODULE_7:g2:a0:b_9\
	\FreqDiv_1:MODULE_7:g2:a0:b_8\
	\FreqDiv_1:MODULE_7:g2:a0:b_7\
	\FreqDiv_1:MODULE_7:g2:a0:b_6\
	\FreqDiv_1:MODULE_7:g2:a0:b_5\
	\FreqDiv_1:MODULE_7:g2:a0:b_4\
	\FreqDiv_1:MODULE_7:g2:a0:b_3\
	\FreqDiv_1:MODULE_7:g2:a0:b_2\
	\FreqDiv_1:MODULE_7:g2:a0:b_1\
	\FreqDiv_1:MODULE_7:g2:a0:b_0\
	\FreqDiv_1:MODULE_7:g2:a0:s_31\
	\FreqDiv_1:MODULE_7:g2:a0:s_30\
	\FreqDiv_1:MODULE_7:g2:a0:s_29\
	\FreqDiv_1:MODULE_7:g2:a0:s_28\
	\FreqDiv_1:MODULE_7:g2:a0:s_27\
	\FreqDiv_1:MODULE_7:g2:a0:s_26\
	\FreqDiv_1:MODULE_7:g2:a0:s_25\
	\FreqDiv_1:MODULE_7:g2:a0:s_24\
	\FreqDiv_1:MODULE_7:g2:a0:s_23\
	\FreqDiv_1:MODULE_7:g2:a0:s_22\
	\FreqDiv_1:MODULE_7:g2:a0:s_21\
	\FreqDiv_1:MODULE_7:g2:a0:s_20\
	\FreqDiv_1:MODULE_7:g2:a0:s_19\
	\FreqDiv_1:MODULE_7:g2:a0:s_18\
	\FreqDiv_1:MODULE_7:g2:a0:s_17\
	\FreqDiv_1:MODULE_7:g2:a0:s_16\
	\FreqDiv_1:MODULE_7:g2:a0:s_15\
	\FreqDiv_1:MODULE_7:g2:a0:s_14\
	\FreqDiv_1:MODULE_7:g2:a0:s_13\
	\FreqDiv_1:MODULE_7:g2:a0:s_12\
	\FreqDiv_1:MODULE_7:g2:a0:s_11\
	\FreqDiv_1:MODULE_7:g2:a0:s_10\
	\FreqDiv_1:MODULE_7:g2:a0:s_9\
	\FreqDiv_1:MODULE_7:g2:a0:s_8\
	\FreqDiv_1:MODULE_7:g2:a0:s_7\
	\FreqDiv_1:MODULE_7:g2:a0:s_6\
	\FreqDiv_1:MODULE_7:g2:a0:s_5\
	\FreqDiv_1:MODULE_7:g2:a0:s_4\
	\FreqDiv_1:MODULE_7:g2:a0:s_3\
	\FreqDiv_1:MODULE_7:g2:a0:s_2\
	\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_31\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_30\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_29\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_28\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_27\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_26\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_25\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_24\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_23\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_22\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_21\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_20\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_19\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_18\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_17\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_16\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_15\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_14\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_13\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_12\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_11\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_10\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_9\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_8\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_7\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_6\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_5\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_4\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_3\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_2\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_1\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:b_0\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_31\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_30\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_29\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_28\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_27\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_26\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_25\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_24\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_31\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_30\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_29\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_28\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_27\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_26\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_25\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_24\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_23\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_22\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_21\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_20\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_19\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_18\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_17\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_16\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_15\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_14\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_13\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_12\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_11\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_10\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_9\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_8\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_7\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_6\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_5\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_4\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_3\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_2\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_1\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:b_0\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_31\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_30\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_29\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_28\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_27\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_26\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_25\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_24\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_23\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_22\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_21\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_20\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_19\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_18\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_17\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_16\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_15\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_14\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_13\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_12\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_11\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_10\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_9\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_8\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_7\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_6\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_5\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_4\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:albi_2\
	\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:agbi_2\
	\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:lt_3\
	\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:gt_3\
	\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:lti_1\
	\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:gti_1\
	\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:albi_1\
	\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:agbi_1\
	\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:albi_0\
	\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:agbi_0\
	\CNT_PAY_SIZE:MODULE_2:g1:a0:xneq\
	\CNT_PAY_SIZE:MODULE_2:g1:a0:xlt\
	\CNT_PAY_SIZE:MODULE_2:g1:a0:xlte\
	\CNT_PAY_SIZE:MODULE_2:g1:a0:xgt\
	\CNT_PAY_SIZE:MODULE_2:g1:a0:xgte\
	\CNT_PAY_SIZE:MODULE_2:lt\
	\CNT_PAY_SIZE:MODULE_2:gt\
	\CNT_PAY_SIZE:MODULE_2:gte\
	\CNT_PAY_SIZE:MODULE_2:lte\
	\CNT_PAY_SIZE:MODULE_2:neq\
	\CREG_PAY_SIZE:control_bus_7\
	\CREG_PAY_SIZE:control_bus_6\
	\CREG_PAY_SIZE:control_bus_5\
	\CREG_PAY_SIZE:control_bus_4\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_31\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_30\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_29\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_28\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_27\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_26\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_25\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_24\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_23\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_22\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_21\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_20\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_19\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_18\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_17\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_16\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_15\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_14\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_13\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_12\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_11\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_10\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_9\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_8\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_7\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_6\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_5\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_4\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_3\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_2\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_1\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:b_0\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_31\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_30\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_29\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_28\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_27\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_26\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_25\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_24\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_31\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_30\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_29\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_28\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_27\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_26\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_25\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_24\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_23\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_22\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_21\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_20\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_19\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_18\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_17\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_16\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_15\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_14\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_13\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_12\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_11\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_10\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_9\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_8\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_7\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_6\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_5\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_4\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_3\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_2\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_1\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:b_0\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_31\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_30\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_29\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_28\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_27\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_26\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_25\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_24\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_23\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_22\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_21\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_20\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_19\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_18\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_17\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_16\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_15\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_14\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_13\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_12\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_11\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_10\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_9\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_8\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_7\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_6\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_5\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_4\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_3\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:albi_1\
	\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:agbi_1\
	\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:lt_0\
	\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:gt_0\
	\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:lt_1\
	\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:gt_1\
	\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:lt_2\
	\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:gt_2\
	\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:lti_0\
	\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:gti_0\
	\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:albi_0\
	\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:agbi_0\
	\CNT_PAY_BYTE:MODULE_4:g1:a0:xneq\
	\CNT_PAY_BYTE:MODULE_4:g1:a0:xlt\
	\CNT_PAY_BYTE:MODULE_4:g1:a0:xlte\
	\CNT_PAY_BYTE:MODULE_4:g1:a0:xgt\
	\CNT_PAY_BYTE:MODULE_4:g1:a0:xgte\
	\CNT_PAY_BYTE:MODULE_4:lt\
	\CNT_PAY_BYTE:MODULE_4:gt\
	\CNT_PAY_BYTE:MODULE_4:gte\
	\CNT_PAY_BYTE:MODULE_4:lte\
	\CNT_PAY_BYTE:MODULE_4:neq\
	\PWM_LED_1:PWMUDB:km_run\
	\PWM_LED_1:PWMUDB:ctrl_enable\
	\PWM_LED_1:PWMUDB:control_7\
	\PWM_LED_1:PWMUDB:control_6\
	\PWM_LED_1:PWMUDB:control_5\
	\PWM_LED_1:PWMUDB:control_4\
	\PWM_LED_1:PWMUDB:control_3\
	\PWM_LED_1:PWMUDB:control_2\
	\PWM_LED_1:PWMUDB:control_1\
	\PWM_LED_1:PWMUDB:control_0\
	\PWM_LED_1:PWMUDB:ctrl_cmpmode2_2\
	\PWM_LED_1:PWMUDB:ctrl_cmpmode2_1\
	\PWM_LED_1:PWMUDB:ctrl_cmpmode2_0\
	\PWM_LED_1:PWMUDB:ctrl_cmpmode1_2\
	\PWM_LED_1:PWMUDB:ctrl_cmpmode1_1\
	\PWM_LED_1:PWMUDB:ctrl_cmpmode1_0\
	\PWM_LED_1:PWMUDB:capt_rising\
	\PWM_LED_1:PWMUDB:capt_falling\
	\PWM_LED_1:PWMUDB:trig_fall\
	\PWM_LED_1:PWMUDB:sc_kill\
	\PWM_LED_1:PWMUDB:min_kill\
	\PWM_LED_1:PWMUDB:km_tc\
	\PWM_LED_1:PWMUDB:db_tc\
	\PWM_LED_1:PWMUDB:dith_sel\
	\PWM_LED_1:PWMUDB:compare2\
	\PWM_LED_1:Net_101\
	Net_1703
	Net_1704
	\PWM_LED_1:PWMUDB:MODULE_8:b_31\
	\PWM_LED_1:PWMUDB:MODULE_8:b_30\
	\PWM_LED_1:PWMUDB:MODULE_8:b_29\
	\PWM_LED_1:PWMUDB:MODULE_8:b_28\
	\PWM_LED_1:PWMUDB:MODULE_8:b_27\
	\PWM_LED_1:PWMUDB:MODULE_8:b_26\
	\PWM_LED_1:PWMUDB:MODULE_8:b_25\
	\PWM_LED_1:PWMUDB:MODULE_8:b_24\
	\PWM_LED_1:PWMUDB:MODULE_8:b_23\
	\PWM_LED_1:PWMUDB:MODULE_8:b_22\
	\PWM_LED_1:PWMUDB:MODULE_8:b_21\
	\PWM_LED_1:PWMUDB:MODULE_8:b_20\
	\PWM_LED_1:PWMUDB:MODULE_8:b_19\
	\PWM_LED_1:PWMUDB:MODULE_8:b_18\
	\PWM_LED_1:PWMUDB:MODULE_8:b_17\
	\PWM_LED_1:PWMUDB:MODULE_8:b_16\
	\PWM_LED_1:PWMUDB:MODULE_8:b_15\
	\PWM_LED_1:PWMUDB:MODULE_8:b_14\
	\PWM_LED_1:PWMUDB:MODULE_8:b_13\
	\PWM_LED_1:PWMUDB:MODULE_8:b_12\
	\PWM_LED_1:PWMUDB:MODULE_8:b_11\
	\PWM_LED_1:PWMUDB:MODULE_8:b_10\
	\PWM_LED_1:PWMUDB:MODULE_8:b_9\
	\PWM_LED_1:PWMUDB:MODULE_8:b_8\
	\PWM_LED_1:PWMUDB:MODULE_8:b_7\
	\PWM_LED_1:PWMUDB:MODULE_8:b_6\
	\PWM_LED_1:PWMUDB:MODULE_8:b_5\
	\PWM_LED_1:PWMUDB:MODULE_8:b_4\
	\PWM_LED_1:PWMUDB:MODULE_8:b_3\
	\PWM_LED_1:PWMUDB:MODULE_8:b_2\
	\PWM_LED_1:PWMUDB:MODULE_8:b_1\
	\PWM_LED_1:PWMUDB:MODULE_8:b_0\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1705
	Net_1702
	\PWM_LED_1:Net_113\
	\PWM_LED_1:Net_107\
	\PWM_LED_1:Net_114\
	Net_1366
	Net_1367
	Net_1368
	Net_1370
	Net_1371
	Net_1372
	Net_1373
	\FDIV_EDGE:MODULE_9:b_31\
	\FDIV_EDGE:MODULE_9:b_30\
	\FDIV_EDGE:MODULE_9:b_29\
	\FDIV_EDGE:MODULE_9:b_28\
	\FDIV_EDGE:MODULE_9:b_27\
	\FDIV_EDGE:MODULE_9:b_26\
	\FDIV_EDGE:MODULE_9:b_25\
	\FDIV_EDGE:MODULE_9:b_24\
	\FDIV_EDGE:MODULE_9:b_23\
	\FDIV_EDGE:MODULE_9:b_22\
	\FDIV_EDGE:MODULE_9:b_21\
	\FDIV_EDGE:MODULE_9:b_20\
	\FDIV_EDGE:MODULE_9:b_19\
	\FDIV_EDGE:MODULE_9:b_18\
	\FDIV_EDGE:MODULE_9:b_17\
	\FDIV_EDGE:MODULE_9:b_16\
	\FDIV_EDGE:MODULE_9:b_15\
	\FDIV_EDGE:MODULE_9:b_14\
	\FDIV_EDGE:MODULE_9:b_13\
	\FDIV_EDGE:MODULE_9:b_12\
	\FDIV_EDGE:MODULE_9:b_11\
	\FDIV_EDGE:MODULE_9:b_10\
	\FDIV_EDGE:MODULE_9:b_9\
	\FDIV_EDGE:MODULE_9:b_8\
	\FDIV_EDGE:MODULE_9:b_7\
	\FDIV_EDGE:MODULE_9:b_6\
	\FDIV_EDGE:MODULE_9:b_5\
	\FDIV_EDGE:MODULE_9:b_4\
	\FDIV_EDGE:MODULE_9:b_3\
	\FDIV_EDGE:MODULE_9:b_2\
	\FDIV_EDGE:MODULE_9:b_1\
	\FDIV_EDGE:MODULE_9:b_0\
	\FDIV_EDGE:MODULE_9:g2:a0:a_31\
	\FDIV_EDGE:MODULE_9:g2:a0:a_30\
	\FDIV_EDGE:MODULE_9:g2:a0:a_29\
	\FDIV_EDGE:MODULE_9:g2:a0:a_28\
	\FDIV_EDGE:MODULE_9:g2:a0:a_27\
	\FDIV_EDGE:MODULE_9:g2:a0:a_26\
	\FDIV_EDGE:MODULE_9:g2:a0:a_25\
	\FDIV_EDGE:MODULE_9:g2:a0:a_24\
	\FDIV_EDGE:MODULE_9:g2:a0:b_31\
	\FDIV_EDGE:MODULE_9:g2:a0:b_30\
	\FDIV_EDGE:MODULE_9:g2:a0:b_29\
	\FDIV_EDGE:MODULE_9:g2:a0:b_28\
	\FDIV_EDGE:MODULE_9:g2:a0:b_27\
	\FDIV_EDGE:MODULE_9:g2:a0:b_26\
	\FDIV_EDGE:MODULE_9:g2:a0:b_25\
	\FDIV_EDGE:MODULE_9:g2:a0:b_24\
	\FDIV_EDGE:MODULE_9:g2:a0:b_23\
	\FDIV_EDGE:MODULE_9:g2:a0:b_22\
	\FDIV_EDGE:MODULE_9:g2:a0:b_21\
	\FDIV_EDGE:MODULE_9:g2:a0:b_20\
	\FDIV_EDGE:MODULE_9:g2:a0:b_19\
	\FDIV_EDGE:MODULE_9:g2:a0:b_18\
	\FDIV_EDGE:MODULE_9:g2:a0:b_17\
	\FDIV_EDGE:MODULE_9:g2:a0:b_16\
	\FDIV_EDGE:MODULE_9:g2:a0:b_15\
	\FDIV_EDGE:MODULE_9:g2:a0:b_14\
	\FDIV_EDGE:MODULE_9:g2:a0:b_13\
	\FDIV_EDGE:MODULE_9:g2:a0:b_12\
	\FDIV_EDGE:MODULE_9:g2:a0:b_11\
	\FDIV_EDGE:MODULE_9:g2:a0:b_10\
	\FDIV_EDGE:MODULE_9:g2:a0:b_9\
	\FDIV_EDGE:MODULE_9:g2:a0:b_8\
	\FDIV_EDGE:MODULE_9:g2:a0:b_7\
	\FDIV_EDGE:MODULE_9:g2:a0:b_6\
	\FDIV_EDGE:MODULE_9:g2:a0:b_5\
	\FDIV_EDGE:MODULE_9:g2:a0:b_4\
	\FDIV_EDGE:MODULE_9:g2:a0:b_3\
	\FDIV_EDGE:MODULE_9:g2:a0:b_2\
	\FDIV_EDGE:MODULE_9:g2:a0:b_1\
	\FDIV_EDGE:MODULE_9:g2:a0:b_0\
	\FDIV_EDGE:MODULE_9:g2:a0:s_31\
	\FDIV_EDGE:MODULE_9:g2:a0:s_30\
	\FDIV_EDGE:MODULE_9:g2:a0:s_29\
	\FDIV_EDGE:MODULE_9:g2:a0:s_28\
	\FDIV_EDGE:MODULE_9:g2:a0:s_27\
	\FDIV_EDGE:MODULE_9:g2:a0:s_26\
	\FDIV_EDGE:MODULE_9:g2:a0:s_25\
	\FDIV_EDGE:MODULE_9:g2:a0:s_24\
	\FDIV_EDGE:MODULE_9:g2:a0:s_23\
	\FDIV_EDGE:MODULE_9:g2:a0:s_22\
	\FDIV_EDGE:MODULE_9:g2:a0:s_21\
	\FDIV_EDGE:MODULE_9:g2:a0:s_20\
	\FDIV_EDGE:MODULE_9:g2:a0:s_19\
	\FDIV_EDGE:MODULE_9:g2:a0:s_18\
	\FDIV_EDGE:MODULE_9:g2:a0:s_17\
	\FDIV_EDGE:MODULE_9:g2:a0:s_16\
	\FDIV_EDGE:MODULE_9:g2:a0:s_15\
	\FDIV_EDGE:MODULE_9:g2:a0:s_14\
	\FDIV_EDGE:MODULE_9:g2:a0:s_13\
	\FDIV_EDGE:MODULE_9:g2:a0:s_12\
	\FDIV_EDGE:MODULE_9:g2:a0:s_11\
	\FDIV_EDGE:MODULE_9:g2:a0:s_10\
	\FDIV_EDGE:MODULE_9:g2:a0:s_9\
	\FDIV_EDGE:MODULE_9:g2:a0:s_8\
	\FDIV_EDGE:MODULE_9:g2:a0:s_7\
	\FDIV_EDGE:MODULE_9:g2:a0:s_6\
	\FDIV_EDGE:MODULE_9:g2:a0:s_5\
	\FDIV_EDGE:MODULE_9:g2:a0:s_4\
	\FDIV_EDGE:MODULE_9:g2:a0:s_3\
	\FDIV_EDGE:MODULE_9:g2:a0:s_2\
	\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	\UART:BUART:reset_sr\
	Net_1356
	Net_1357
	\UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_11:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_0\
	Net_1351
	\UART:BUART:sRX:MODULE_13:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_14:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_14:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_14:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_14:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_14:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_14:lt\
	\UART:BUART:sRX:MODULE_14:eq\
	\UART:BUART:sRX:MODULE_14:gt\
	\UART:BUART:sRX:MODULE_14:gte\
	\UART:BUART:sRX:MODULE_14:lte\
	\FDIV_TX_SLOTS:MODULE_15:b_31\
	\FDIV_TX_SLOTS:MODULE_15:b_30\
	\FDIV_TX_SLOTS:MODULE_15:b_29\
	\FDIV_TX_SLOTS:MODULE_15:b_28\
	\FDIV_TX_SLOTS:MODULE_15:b_27\
	\FDIV_TX_SLOTS:MODULE_15:b_26\
	\FDIV_TX_SLOTS:MODULE_15:b_25\
	\FDIV_TX_SLOTS:MODULE_15:b_24\
	\FDIV_TX_SLOTS:MODULE_15:b_23\
	\FDIV_TX_SLOTS:MODULE_15:b_22\
	\FDIV_TX_SLOTS:MODULE_15:b_21\
	\FDIV_TX_SLOTS:MODULE_15:b_20\
	\FDIV_TX_SLOTS:MODULE_15:b_19\
	\FDIV_TX_SLOTS:MODULE_15:b_18\
	\FDIV_TX_SLOTS:MODULE_15:b_17\
	\FDIV_TX_SLOTS:MODULE_15:b_16\
	\FDIV_TX_SLOTS:MODULE_15:b_15\
	\FDIV_TX_SLOTS:MODULE_15:b_14\
	\FDIV_TX_SLOTS:MODULE_15:b_13\
	\FDIV_TX_SLOTS:MODULE_15:b_12\
	\FDIV_TX_SLOTS:MODULE_15:b_11\
	\FDIV_TX_SLOTS:MODULE_15:b_10\
	\FDIV_TX_SLOTS:MODULE_15:b_9\
	\FDIV_TX_SLOTS:MODULE_15:b_8\
	\FDIV_TX_SLOTS:MODULE_15:b_7\
	\FDIV_TX_SLOTS:MODULE_15:b_6\
	\FDIV_TX_SLOTS:MODULE_15:b_5\
	\FDIV_TX_SLOTS:MODULE_15:b_4\
	\FDIV_TX_SLOTS:MODULE_15:b_3\
	\FDIV_TX_SLOTS:MODULE_15:b_2\
	\FDIV_TX_SLOTS:MODULE_15:b_1\
	\FDIV_TX_SLOTS:MODULE_15:b_0\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:a_31\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:a_30\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:a_29\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:a_28\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:a_27\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:a_26\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:a_25\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:a_24\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_31\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_30\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_29\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_28\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_27\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_26\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_25\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_24\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_23\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_22\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_21\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_20\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_19\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_18\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_17\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_16\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_15\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_14\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_13\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_12\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_11\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_10\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_9\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_8\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_7\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_6\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_5\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_4\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_3\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_2\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_1\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:b_0\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_31\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_30\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_29\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_28\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_27\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_26\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_25\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_24\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_23\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_22\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_21\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_20\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_19\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_18\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_17\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_16\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_15\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_14\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_13\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_12\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_11\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_10\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_9\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_8\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_7\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_6\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_5\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_4\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_3\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_2\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_1\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_25\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_31\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_30\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_29\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_28\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_27\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_26\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_25\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_24\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_23\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_22\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_21\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_20\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_19\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_18\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_17\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_16\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_15\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_14\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_13\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_12\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_11\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_10\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_9\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_8\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_7\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_6\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_5\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_4\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_3\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_2\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_1\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:b_0\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_31\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_30\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_29\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_28\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_27\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_26\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_25\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_24\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_31\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_30\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_29\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_28\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_27\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_26\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_25\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_24\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_23\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_22\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_21\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_20\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_19\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_18\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_17\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_16\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_15\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_14\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_13\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_12\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_11\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_10\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_9\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_8\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_7\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_6\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_5\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_4\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_3\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_2\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_1\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:b_0\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_31\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_30\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_29\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_28\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_27\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_26\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_25\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_24\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_23\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_22\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_21\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_20\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_19\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_18\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_17\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_16\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_15\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_14\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_13\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_12\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_11\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_10\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_9\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_8\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_7\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_6\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_5\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_4\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:albi_2\
	\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:agbi_2\
	\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:lt_3\
	\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:gt_3\
	\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:lti_1\
	\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:gti_1\
	\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:albi_1\
	\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:agbi_1\
	\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:albi_0\
	\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:agbi_0\
	\CNT_TX_SLOTS:MODULE_6:g1:a0:xneq\
	\CNT_TX_SLOTS:MODULE_6:g1:a0:xlt\
	\CNT_TX_SLOTS:MODULE_6:g1:a0:xlte\
	\CNT_TX_SLOTS:MODULE_6:g1:a0:xgt\
	\CNT_TX_SLOTS:MODULE_6:g1:a0:xgte\
	\CNT_TX_SLOTS:MODULE_6:lt\
	\CNT_TX_SLOTS:MODULE_6:gt\
	\CNT_TX_SLOTS:MODULE_6:gte\
	\CNT_TX_SLOTS:MODULE_6:lte\
	\CNT_TX_SLOTS:MODULE_6:neq\
	Net_1715
	\CREG_PAY:control_out_0\
	Net_1712
	\CREG_PAY:control_out_1\
	Net_1713
	\CREG_PAY:control_out_2\
	Net_1714
	\CREG_PAY:control_out_3\
	Net_1716
	\CREG_PAY:control_out_4\
	Net_1717
	\CREG_PAY:control_out_5\
	Net_1718
	\CREG_PAY:control_out_6\
	Net_1719
	\CREG_PAY:control_out_7\

    Synthesized names
	\FreqDiv_1:add_vi_vv_MODGEN_7_31\
	\FreqDiv_1:add_vi_vv_MODGEN_7_30\
	\FreqDiv_1:add_vi_vv_MODGEN_7_29\
	\FreqDiv_1:add_vi_vv_MODGEN_7_28\
	\FreqDiv_1:add_vi_vv_MODGEN_7_27\
	\FreqDiv_1:add_vi_vv_MODGEN_7_26\
	\FreqDiv_1:add_vi_vv_MODGEN_7_25\
	\FreqDiv_1:add_vi_vv_MODGEN_7_24\
	\FreqDiv_1:add_vi_vv_MODGEN_7_23\
	\FreqDiv_1:add_vi_vv_MODGEN_7_22\
	\FreqDiv_1:add_vi_vv_MODGEN_7_21\
	\FreqDiv_1:add_vi_vv_MODGEN_7_20\
	\FreqDiv_1:add_vi_vv_MODGEN_7_19\
	\FreqDiv_1:add_vi_vv_MODGEN_7_18\
	\FreqDiv_1:add_vi_vv_MODGEN_7_17\
	\FreqDiv_1:add_vi_vv_MODGEN_7_16\
	\FreqDiv_1:add_vi_vv_MODGEN_7_15\
	\FreqDiv_1:add_vi_vv_MODGEN_7_14\
	\FreqDiv_1:add_vi_vv_MODGEN_7_13\
	\FreqDiv_1:add_vi_vv_MODGEN_7_12\
	\FreqDiv_1:add_vi_vv_MODGEN_7_11\
	\FreqDiv_1:add_vi_vv_MODGEN_7_10\
	\FreqDiv_1:add_vi_vv_MODGEN_7_9\
	\FreqDiv_1:add_vi_vv_MODGEN_7_8\
	\FreqDiv_1:add_vi_vv_MODGEN_7_7\
	\FreqDiv_1:add_vi_vv_MODGEN_7_6\
	\FreqDiv_1:add_vi_vv_MODGEN_7_5\
	\FreqDiv_1:add_vi_vv_MODGEN_7_4\
	\FreqDiv_1:add_vi_vv_MODGEN_7_3\
	\FreqDiv_1:add_vi_vv_MODGEN_7_2\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_31\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_30\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_29\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_28\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_27\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_26\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_25\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_24\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_23\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_22\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_21\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_20\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_19\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_18\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_17\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_16\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_15\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_14\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_13\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_12\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_11\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_10\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_9\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_8\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_7\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_6\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_5\
	\CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_4\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_31\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_30\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_29\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_28\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_27\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_26\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_25\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_24\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_23\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_22\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_21\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_20\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_19\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_18\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_17\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_16\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_15\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_14\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_13\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_12\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_11\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_10\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_9\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_8\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_7\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_6\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_5\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_4\
	\CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_3\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_2\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_31\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_30\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_29\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_28\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_27\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_26\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_25\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_24\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_23\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_22\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_21\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_20\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_19\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_18\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_17\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_16\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_15\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_14\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_13\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_12\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_11\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_10\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_9\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_8\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_7\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_6\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_5\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_4\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_3\
	\FDIV_EDGE:add_vi_vv_MODGEN_9_2\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_31\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_30\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_29\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_28\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_27\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_26\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_25\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_24\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_23\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_22\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_21\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_20\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_19\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_18\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_17\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_16\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_15\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_14\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_13\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_12\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_11\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_10\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_9\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_8\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_7\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_6\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_5\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_4\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_3\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_2\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_1\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_31\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_30\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_29\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_28\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_27\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_26\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_25\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_24\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_23\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_22\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_21\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_20\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_19\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_18\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_17\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_16\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_15\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_14\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_13\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_12\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_11\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_10\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_9\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_8\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_7\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_6\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_5\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_4\

Deleted 908 User equations/components.
Deleted 206 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing zero to Net_1377
Aliasing one to tmpOE__DEB_PIN1_net_0
Aliasing tmpOE__DEB_PIN0_net_0 to tmpOE__DEB_PIN1_net_0
Aliasing Net_1376 to tmpOE__DEB_PIN1_net_0
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_23\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_22\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_21\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_20\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_19\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_18\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_17\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_16\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_15\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_14\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_13\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_12\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_11\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_10\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_9\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_8\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_7\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_6\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_5\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_4\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_3\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:a_2\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEB_PIN1_net_0
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_23\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_22\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_21\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_20\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_19\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_18\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_17\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_16\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_15\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_14\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_13\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_12\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_11\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_10\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_9\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_8\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_7\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_6\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_5\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_4\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEB_PIN1_net_0
Aliasing \CNT_PAY_SIZE:MODIN2_3\ to \CNT_PAY_SIZE:BasicCounter_1:MODIN1_3\
Aliasing \CNT_PAY_SIZE:MODIN2_2\ to \CNT_PAY_SIZE:BasicCounter_1:MODIN1_2\
Aliasing \CNT_PAY_SIZE:MODIN2_1\ to \CNT_PAY_SIZE:BasicCounter_1:MODIN1_1\
Aliasing \CNT_PAY_SIZE:MODIN2_0\ to \CNT_PAY_SIZE:BasicCounter_1:MODIN1_0\
Aliasing \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:aeqb_0\ to tmpOE__DEB_PIN1_net_0
Aliasing \CREG_PAY_SIZE:clk\ to Net_1377
Aliasing \CREG_PAY_SIZE:rst\ to Net_1377
Aliasing Net_1425_2 to Net_1377
Aliasing Net_1425_1 to Net_1377
Aliasing Net_1425_0 to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_23\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_22\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_21\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_20\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_19\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_18\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_17\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_16\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_15\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_14\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_13\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_12\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_11\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_10\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_9\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_8\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_7\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_6\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_5\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_4\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_3\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEB_PIN1_net_0
Aliasing \CNT_PAY_BYTE:MODIN5_2\ to \CNT_PAY_BYTE:BasicCounter_1:MODIN4_2\
Aliasing \CNT_PAY_BYTE:MODIN5_1\ to \CNT_PAY_BYTE:BasicCounter_1:MODIN4_1\
Aliasing \CNT_PAY_BYTE:MODIN5_0\ to \CNT_PAY_BYTE:BasicCounter_1:MODIN4_0\
Aliasing \CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:aeqb_0\ to tmpOE__DEB_PIN1_net_0
Aliasing tmpOE__LED_OUT_net_0 to tmpOE__DEB_PIN1_net_0
Aliasing \PWM_LED_1:PWMUDB:hwCapture\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:runmode_enable\\R\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:runmode_enable\\S\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:ltch_kill_reg\\R\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:ltch_kill_reg\\S\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:min_kill_reg\\R\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:min_kill_reg\\S\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:final_kill\ to tmpOE__DEB_PIN1_net_0
Aliasing \PWM_LED_1:PWMUDB:dith_count_1\\R\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:dith_count_1\\S\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:dith_count_0\\R\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:dith_count_0\\S\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:reset\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:status_6\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:status_4\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:cmp2\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:cmp1_status_reg\\R\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:cmp1_status_reg\\S\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:cmp2_status_reg\\R\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:cmp2_status_reg\\S\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:final_kill_reg\\R\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:final_kill_reg\\S\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:cs_addr_0\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:pwm1_i\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:pwm2_i\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_23\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_22\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_21\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_20\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_19\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_18\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_17\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_16\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_15\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_14\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_13\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_12\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_11\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_10\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_9\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_8\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_7\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_6\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_5\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_4\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_3\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_2\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEB_PIN1_net_0
Aliasing \CREG_TX_INIT:clk\ to Net_1377
Aliasing \CREG_TX_INIT:rst\ to Net_1377
Aliasing Net_1365 to Net_1377
Aliasing Net_1364 to tmpOE__DEB_PIN1_net_0
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_23\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_22\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_21\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_20\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_19\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_18\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_17\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_16\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_15\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_14\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_13\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_12\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_11\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_10\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_9\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_8\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_7\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_6\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_5\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_4\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_3\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:a_2\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEB_PIN1_net_0
Aliasing Net_1363 to Net_1377
Aliasing Net_1362 to tmpOE__DEB_PIN1_net_0
Aliasing \UART:BUART:tx_hd_send_break\ to Net_1377
Aliasing \UART:BUART:HalfDuplexSend\ to Net_1377
Aliasing \UART:BUART:FinalParityType_1\ to Net_1377
Aliasing \UART:BUART:FinalParityType_0\ to Net_1377
Aliasing \UART:BUART:FinalAddrMode_2\ to Net_1377
Aliasing \UART:BUART:FinalAddrMode_1\ to Net_1377
Aliasing \UART:BUART:FinalAddrMode_0\ to Net_1377
Aliasing \UART:BUART:tx_ctrl_mark\ to Net_1377
Aliasing \UART:BUART:tx_status_6\ to Net_1377
Aliasing \UART:BUART:tx_status_5\ to Net_1377
Aliasing \UART:BUART:tx_status_4\ to Net_1377
Aliasing \UART:BUART:rx_count7_bit8_wire\ to Net_1377
Aliasing \UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEB_PIN1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN14_1\ to \UART:BUART:sRX:s23Poll:MODIN13_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN14_0\ to \UART:BUART:sRX:s23Poll:MODIN13_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_11:g2:a0:newb_1\ to Net_1377
Aliasing \UART:BUART:sRX:s23Poll:MODULE_11:g2:a0:newb_0\ to tmpOE__DEB_PIN1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN15_1\ to \UART:BUART:sRX:s23Poll:MODIN13_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN15_0\ to \UART:BUART:sRX:s23Poll:MODIN13_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\ to tmpOE__DEB_PIN1_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\ to Net_1377
Aliasing \UART:BUART:rx_status_1\ to Net_1377
Aliasing \UART:BUART:sRX:MODULE_13:g2:a0:newa_6\ to Net_1377
Aliasing \UART:BUART:sRX:MODULE_13:g2:a0:newa_5\ to Net_1377
Aliasing \UART:BUART:sRX:MODULE_13:g2:a0:newa_4\ to Net_1377
Aliasing \UART:BUART:sRX:MODULE_13:g2:a0:newb_6\ to Net_1377
Aliasing \UART:BUART:sRX:MODULE_13:g2:a0:newb_5\ to Net_1377
Aliasing \UART:BUART:sRX:MODULE_13:g2:a0:newb_4\ to Net_1377
Aliasing \UART:BUART:sRX:MODULE_13:g2:a0:newb_3\ to Net_1377
Aliasing \UART:BUART:sRX:MODULE_13:g2:a0:newb_2\ to tmpOE__DEB_PIN1_net_0
Aliasing \UART:BUART:sRX:MODULE_13:g2:a0:newb_1\ to tmpOE__DEB_PIN1_net_0
Aliasing \UART:BUART:sRX:MODULE_13:g2:a0:newb_0\ to Net_1377
Aliasing \UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:aeqb_0\ to tmpOE__DEB_PIN1_net_0
Aliasing Net_31_3 to Net_1377
Aliasing Net_31_2 to Net_1377
Aliasing Net_31_1 to tmpOE__DEB_PIN1_net_0
Aliasing Net_31_0 to tmpOE__DEB_PIN1_net_0
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_23\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_22\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_21\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_20\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_19\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_18\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_17\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_16\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_15\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_14\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_13\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_12\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_11\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_10\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_9\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_8\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_7\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_6\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_5\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_4\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_3\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_2\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_1\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEB_PIN1_net_0
Aliasing tmpOE__FTDI_TX_net_0 to tmpOE__DEB_PIN1_net_0
Aliasing tmpOE__FTDI_RX_net_0 to tmpOE__DEB_PIN1_net_0
Aliasing Net_28 to tmpOE__DEB_PIN1_net_0
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_23\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_22\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_21\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_20\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_19\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_18\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_17\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_16\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_15\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_14\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_13\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_12\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_11\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_10\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_9\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_8\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_7\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_6\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_5\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_4\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODIN7_3\ to \LUT_SLOTS:tmp__LUT_SLOTS_ins_3\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODIN7_2\ to \LUT_SLOTS:tmp__LUT_SLOTS_ins_2\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODIN7_1\ to \LUT_SLOTS:tmp__LUT_SLOTS_ins_1\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODIN7_0\ to \LUT_SLOTS:tmp__LUT_SLOTS_ins_0\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__DEB_PIN1_net_0
Aliasing \CNT_TX_SLOTS:MODIN8_3\ to \LUT_SLOTS:tmp__LUT_SLOTS_ins_3\
Aliasing \CNT_TX_SLOTS:MODIN8_2\ to \LUT_SLOTS:tmp__LUT_SLOTS_ins_2\
Aliasing \CNT_TX_SLOTS:MODIN8_1\ to \LUT_SLOTS:tmp__LUT_SLOTS_ins_1\
Aliasing \CNT_TX_SLOTS:MODIN8_0\ to \LUT_SLOTS:tmp__LUT_SLOTS_ins_0\
Aliasing \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__DEB_PIN1_net_0
Aliasing tmpOE__DEB_PIN2_net_0 to tmpOE__DEB_PIN1_net_0
Aliasing tmpOE__DEB_PIN3_net_0 to tmpOE__DEB_PIN1_net_0
Aliasing tmpOE__DEB_PIN4_net_0 to tmpOE__DEB_PIN1_net_0
Aliasing \CREG_PAY:clk\ to Net_1377
Aliasing \CREG_PAY:rst\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:min_kill_reg\\D\ to tmpOE__DEB_PIN1_net_0
Aliasing \PWM_LED_1:PWMUDB:prevCapture\\D\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:trig_last\\D\ to \PWM_LED_1:PWMUDB:hwEnable\
Aliasing \PWM_LED_1:PWMUDB:ltch_kill_reg\\D\ to tmpOE__DEB_PIN1_net_0
Aliasing \PWM_LED_1:PWMUDB:prevCompare1\\D\ to \PWM_LED_1:PWMUDB:pwm_temp\
Aliasing \PWM_LED_1:PWMUDB:tc_i_reg\\D\ to \PWM_LED_1:PWMUDB:status_2\
Aliasing \UART:BUART:reset_reg\\D\ to Net_1377
Aliasing \UART:BUART:rx_break_status\\D\ to Net_1377
Removing Lhs of wire zero[7] = Net_1377[0]
Removing Lhs of wire one[8] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire tmpOE__DEB_PIN0_net_0[11] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire Net_1376[17] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_7_1\[22] = \FreqDiv_1:MODULE_7:g2:a0:s_1\[182]
Removing Lhs of wire \FreqDiv_1:add_vi_vv_MODGEN_7_0\[23] = \FreqDiv_1:MODULE_7:g2:a0:s_0\[183]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_23\[64] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_22\[65] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_21\[66] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_20\[67] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_19\[68] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_18\[69] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_17\[70] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_16\[71] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_15\[72] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_14\[73] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_13\[74] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_12\[75] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_11\[76] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_10\[77] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_9\[78] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_8\[79] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_7\[80] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_6\[81] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_5\[82] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_4\[83] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_3\[84] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_2\[85] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_1\[86] = \FreqDiv_1:MODIN10_1\[87]
Removing Lhs of wire \FreqDiv_1:MODIN10_1\[87] = \FreqDiv_1:count_1\[20]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:a_0\[88] = \FreqDiv_1:MODIN10_0\[89]
Removing Lhs of wire \FreqDiv_1:MODIN10_0\[89] = \FreqDiv_1:count_0\[21]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[221] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[222] = tmpOE__DEB_PIN1_net_0[2]
Removing Rhs of wire tx_slot3[225] = \LUT_SLOTS:tmp__LUT_SLOTS_reg_3\[1922]
Removing Rhs of wire tx_slot2[228] = \LUT_SLOTS:tmp__LUT_SLOTS_reg_2\[1923]
Removing Rhs of wire tx_init[232] = cy_srff_9[1169]
Removing Lhs of wire pay_rest_delay[233] = cy_srff_10[231]
Removing Rhs of wire pay_size_done[236] = \CNT_PAY_SIZE:cmp_vv_vv_MODGEN_2\[446]
Removing Rhs of wire pay_size_done[236] = \CNT_PAY_SIZE:MODULE_2:g1:a0:xeq\[510]
Removing Rhs of wire pay_size_done[236] = \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:aeqb_1\[489]
Removing Rhs of wire pay_empty[237] = cy_srff_1[551]
Removing Rhs of wire tx_en[239] = cy_srff_2[1158]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_3\[240] = \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_3\[403]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_2\[242] = \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_2\[404]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_1\[244] = \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_1\[405]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:add_vi_vv_MODGEN_1_0\[246] = \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_0\[406]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_23\[287] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_22\[288] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_21\[289] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_20\[290] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_19\[291] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_18\[292] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_17\[293] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_16\[294] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_15\[295] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_14\[296] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_13\[297] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_12\[298] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_11\[299] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_10\[300] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_9\[301] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_8\[302] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_7\[303] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_6\[304] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_5\[305] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_4\[306] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_3\[307] = \CNT_PAY_SIZE:BasicCounter_1:MODIN1_3\[308]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODIN1_3\[308] = Net_1396_3[238]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_2\[309] = \CNT_PAY_SIZE:BasicCounter_1:MODIN1_2\[310]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODIN1_2\[310] = Net_1396_2[241]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_1\[311] = \CNT_PAY_SIZE:BasicCounter_1:MODIN1_1\[312]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODIN1_1\[312] = Net_1396_1[243]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:a_0\[313] = \CNT_PAY_SIZE:BasicCounter_1:MODIN1_0\[314]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODIN1_0\[314] = Net_1396_0[245]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[444] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[445] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:newa_3\[447] = Net_1396_3[238]
Removing Lhs of wire \CNT_PAY_SIZE:MODIN2_3\[448] = Net_1396_3[238]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:newa_2\[449] = Net_1396_2[241]
Removing Lhs of wire \CNT_PAY_SIZE:MODIN2_2\[450] = Net_1396_2[241]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:newa_1\[451] = Net_1396_1[243]
Removing Lhs of wire \CNT_PAY_SIZE:MODIN2_1\[452] = Net_1396_1[243]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:newa_0\[453] = Net_1396_0[245]
Removing Lhs of wire \CNT_PAY_SIZE:MODIN2_0\[454] = Net_1396_0[245]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:newb_3\[455] = \CNT_PAY_SIZE:MODIN3_3\[456]
Removing Lhs of wire \CNT_PAY_SIZE:MODIN3_3\[456] = Net_1461_3[521]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:newb_2\[457] = \CNT_PAY_SIZE:MODIN3_2\[458]
Removing Lhs of wire \CNT_PAY_SIZE:MODIN3_2\[458] = Net_1461_2[522]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:newb_1\[459] = \CNT_PAY_SIZE:MODIN3_1\[460]
Removing Lhs of wire \CNT_PAY_SIZE:MODIN3_1\[460] = Net_1461_1[523]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:newb_0\[461] = \CNT_PAY_SIZE:MODIN3_0\[462]
Removing Lhs of wire \CNT_PAY_SIZE:MODIN3_0\[462] = Net_1461_0[524]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:dataa_3\[463] = Net_1396_3[238]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:dataa_2\[464] = Net_1396_2[241]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:dataa_1\[465] = Net_1396_1[243]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:dataa_0\[466] = Net_1396_0[245]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:datab_3\[467] = Net_1461_3[521]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:datab_2\[468] = Net_1461_2[522]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:datab_1\[469] = Net_1461_1[523]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:datab_0\[470] = Net_1461_0[524]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:a_3\[471] = Net_1396_3[238]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:a_2\[472] = Net_1396_2[241]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:a_1\[473] = Net_1396_1[243]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:a_0\[474] = Net_1396_0[245]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:b_3\[475] = Net_1461_3[521]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:b_2\[476] = Net_1461_2[522]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:b_1\[477] = Net_1461_1[523]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:b_0\[478] = Net_1461_0[524]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:aeqb_0\[483] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:eq_0\[484] = \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:xnor_array_0\[482]
Removing Lhs of wire \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:eqi_0\[488] = \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:eq_3\[487]
Removing Rhs of wire Net_1461_3[521] = \CREG_PAY_SIZE:control_out_3\[535]
Removing Rhs of wire Net_1461_3[521] = \CREG_PAY_SIZE:control_3\[544]
Removing Rhs of wire Net_1461_2[522] = \CREG_PAY_SIZE:control_out_2\[536]
Removing Rhs of wire Net_1461_2[522] = \CREG_PAY_SIZE:control_2\[545]
Removing Rhs of wire Net_1461_1[523] = \CREG_PAY_SIZE:control_out_1\[537]
Removing Rhs of wire Net_1461_1[523] = \CREG_PAY_SIZE:control_1\[546]
Removing Rhs of wire Net_1461_0[524] = \CREG_PAY_SIZE:control_out_0\[538]
Removing Rhs of wire Net_1461_0[524] = \CREG_PAY_SIZE:control_0\[547]
Removing Lhs of wire \CREG_PAY_SIZE:clk\[525] = Net_1377[0]
Removing Lhs of wire \CREG_PAY_SIZE:rst\[526] = Net_1377[0]
Removing Rhs of wire Net_1432[549] = \CNT_PAY_BYTE:cmp_vv_vv_MODGEN_4\[761]
Removing Rhs of wire Net_1432[549] = \CNT_PAY_BYTE:MODULE_4:g1:a0:xeq\[807]
Removing Rhs of wire Net_1432[549] = \CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:aeqb_1\[794]
Removing Lhs of wire Net_1425_2[553] = Net_1377[0]
Removing Lhs of wire Net_1425_1[554] = Net_1377[0]
Removing Lhs of wire Net_1425_0[555] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_2\[557] = \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_2\[719]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_1\[559] = \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_1\[720]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:add_vi_vv_MODGEN_3_0\[561] = \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_0\[721]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_23\[602] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_22\[603] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_21\[604] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_20\[605] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_19\[606] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_18\[607] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_17\[608] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_16\[609] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_15\[610] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_14\[611] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_13\[612] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_12\[613] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_11\[614] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_10\[615] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_9\[616] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_8\[617] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_7\[618] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_6\[619] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_5\[620] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_4\[621] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_3\[622] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_2\[623] = \CNT_PAY_BYTE:BasicCounter_1:MODIN4_2\[624]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODIN4_2\[624] = Net_1384_2[556]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_1\[625] = \CNT_PAY_BYTE:BasicCounter_1:MODIN4_1\[626]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODIN4_1\[626] = Net_1384_1[558]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:a_0\[627] = \CNT_PAY_BYTE:BasicCounter_1:MODIN4_0\[628]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODIN4_0\[628] = Net_1384_0[560]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[759] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[760] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:newa_2\[762] = Net_1384_2[556]
Removing Lhs of wire \CNT_PAY_BYTE:MODIN5_2\[763] = Net_1384_2[556]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:newa_1\[764] = Net_1384_1[558]
Removing Lhs of wire \CNT_PAY_BYTE:MODIN5_1\[765] = Net_1384_1[558]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:newa_0\[766] = Net_1384_0[560]
Removing Lhs of wire \CNT_PAY_BYTE:MODIN5_0\[767] = Net_1384_0[560]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:newb_2\[768] = \CNT_PAY_BYTE:MODIN6_2\[769]
Removing Lhs of wire \CNT_PAY_BYTE:MODIN6_2\[769] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:newb_1\[770] = \CNT_PAY_BYTE:MODIN6_1\[771]
Removing Lhs of wire \CNT_PAY_BYTE:MODIN6_1\[771] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:newb_0\[772] = \CNT_PAY_BYTE:MODIN6_0\[773]
Removing Lhs of wire \CNT_PAY_BYTE:MODIN6_0\[773] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:dataa_2\[774] = Net_1384_2[556]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:dataa_1\[775] = Net_1384_1[558]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:dataa_0\[776] = Net_1384_0[560]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:datab_2\[777] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:datab_1\[778] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:datab_0\[779] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:a_2\[780] = Net_1384_2[556]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:a_1\[781] = Net_1384_1[558]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:a_0\[782] = Net_1384_0[560]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:b_2\[783] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:b_1\[784] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:b_0\[785] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:aeqb_0\[789] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:eq_0\[790] = \CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:xnor_array_0\[788]
Removing Lhs of wire \CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:eqi_0\[793] = \CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:eq_2\[792]
Removing Lhs of wire tmpOE__LED_OUT_net_0[821] = tmpOE__DEB_PIN1_net_0[2]
Removing Rhs of wire Net_1407[822] = \PWM_LED_1:Net_96\[950]
Removing Rhs of wire Net_1407[822] = \PWM_LED_1:PWMUDB:pwm_i_reg\[942]
Removing Lhs of wire \PWM_LED_1:PWMUDB:hwCapture\[849] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:hwEnable\[850] = pwm_en[819]
Removing Lhs of wire \PWM_LED_1:PWMUDB:trig_out\[854] = \PWM_LED_1:PWMUDB:trig_rise\[852]
Removing Lhs of wire \PWM_LED_1:PWMUDB:runmode_enable\\R\[856] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:runmode_enable\\S\[857] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:final_enable\[858] = \PWM_LED_1:PWMUDB:runmode_enable\[855]
Removing Lhs of wire \PWM_LED_1:PWMUDB:ltch_kill_reg\\R\[862] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:ltch_kill_reg\\S\[863] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:min_kill_reg\\R\[864] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:min_kill_reg\\S\[865] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:final_kill\[868] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_1\[872] = \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_1\[1112]
Removing Lhs of wire \PWM_LED_1:PWMUDB:add_vi_vv_MODGEN_8_0\[874] = \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_0\[1113]
Removing Lhs of wire \PWM_LED_1:PWMUDB:dith_count_1\\R\[875] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:dith_count_1\\S\[876] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:dith_count_0\\R\[877] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:dith_count_0\\S\[878] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:reset\[881] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:status_6\[882] = Net_1377[0]
Removing Rhs of wire \PWM_LED_1:PWMUDB:status_5\[883] = \PWM_LED_1:PWMUDB:final_kill_reg\[897]
Removing Lhs of wire \PWM_LED_1:PWMUDB:status_4\[884] = Net_1377[0]
Removing Rhs of wire \PWM_LED_1:PWMUDB:status_3\[885] = \PWM_LED_1:PWMUDB:fifo_full\[904]
Removing Rhs of wire \PWM_LED_1:PWMUDB:status_1\[887] = \PWM_LED_1:PWMUDB:cmp2_status_reg\[896]
Removing Rhs of wire \PWM_LED_1:PWMUDB:status_0\[888] = \PWM_LED_1:PWMUDB:cmp1_status_reg\[895]
Removing Lhs of wire \PWM_LED_1:PWMUDB:cmp2_status\[893] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:cmp2\[894] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:cmp1_status_reg\\R\[898] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:cmp1_status_reg\\S\[899] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:cmp2_status_reg\\R\[900] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:cmp2_status_reg\\S\[901] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:final_kill_reg\\R\[902] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:final_kill_reg\\S\[903] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:cs_addr_2\[905] = \PWM_LED_1:PWMUDB:tc_i\[860]
Removing Lhs of wire \PWM_LED_1:PWMUDB:cs_addr_1\[906] = \PWM_LED_1:PWMUDB:runmode_enable\[855]
Removing Lhs of wire \PWM_LED_1:PWMUDB:cs_addr_0\[907] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:compare1\[940] = \PWM_LED_1:PWMUDB:cmp1_less\[911]
Removing Lhs of wire \PWM_LED_1:PWMUDB:pwm1_i\[945] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:pwm2_i\[947] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:pwm_temp\[953] = \PWM_LED_1:PWMUDB:cmp1\[891]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_23\[994] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_22\[995] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_21\[996] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_20\[997] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_19\[998] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_18\[999] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_17\[1000] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_16\[1001] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_15\[1002] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_14\[1003] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_13\[1004] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_12\[1005] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_11\[1006] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_10\[1007] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_9\[1008] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_8\[1009] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_7\[1010] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_6\[1011] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_5\[1012] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_4\[1013] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_3\[1014] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_2\[1015] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_1\[1016] = \PWM_LED_1:PWMUDB:MODIN11_1\[1017]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODIN11_1\[1017] = \PWM_LED_1:PWMUDB:dith_count_1\[871]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:a_0\[1018] = \PWM_LED_1:PWMUDB:MODIN11_0\[1019]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODIN11_0\[1019] = \PWM_LED_1:PWMUDB:dith_count_0\[873]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1151] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1152] = tmpOE__DEB_PIN1_net_0[2]
Removing Rhs of wire tx_slot0[1165] = \LUT_SLOTS:tmp__LUT_SLOTS_reg_0\[1925]
Removing Rhs of wire tx_slot1[1167] = \LUT_SLOTS:tmp__LUT_SLOTS_reg_1\[1924]
Removing Rhs of wire Net_1369[1170] = \CREG_TX_INIT:control_out_0\[1173]
Removing Rhs of wire Net_1369[1170] = \CREG_TX_INIT:control_0\[1196]
Removing Lhs of wire \CREG_TX_INIT:clk\[1171] = Net_1377[0]
Removing Lhs of wire \CREG_TX_INIT:rst\[1172] = Net_1377[0]
Removing Lhs of wire Net_1365[1197] = Net_1377[0]
Removing Lhs of wire Net_1364[1198] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \FDIV_EDGE:add_vi_vv_MODGEN_9_1\[1202] = \FDIV_EDGE:MODULE_9:g2:a0:s_1\[1362]
Removing Lhs of wire \FDIV_EDGE:add_vi_vv_MODGEN_9_0\[1203] = \FDIV_EDGE:MODULE_9:g2:a0:s_0\[1363]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_23\[1244] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_22\[1245] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_21\[1246] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_20\[1247] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_19\[1248] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_18\[1249] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_17\[1250] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_16\[1251] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_15\[1252] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_14\[1253] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_13\[1254] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_12\[1255] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_11\[1256] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_10\[1257] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_9\[1258] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_8\[1259] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_7\[1260] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_6\[1261] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_5\[1262] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_4\[1263] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_3\[1264] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_2\[1265] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_1\[1266] = \FDIV_EDGE:MODIN12_1\[1267]
Removing Lhs of wire \FDIV_EDGE:MODIN12_1\[1267] = \FDIV_EDGE:count_1\[1200]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:a_0\[1268] = \FDIV_EDGE:MODIN12_0\[1269]
Removing Lhs of wire \FDIV_EDGE:MODIN12_0\[1269] = \FDIV_EDGE:count_0\[1201]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1401] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1402] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire Net_1363[1403] = Net_1377[0]
Removing Lhs of wire Net_1362[1404] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \UART:Net_61\[1407] = \UART:Net_9\[1406]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[1411] = Net_1377[0]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[1412] = Net_1377[0]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[1413] = Net_1377[0]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[1414] = Net_1377[0]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[1415] = Net_1377[0]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[1416] = Net_1377[0]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[1417] = Net_1377[0]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[1418] = Net_1377[0]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[1430] = \UART:BUART:tx_bitclk_dp\[1466]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[1476] = \UART:BUART:tx_counter_dp\[1467]
Removing Lhs of wire \UART:BUART:tx_status_6\[1477] = Net_1377[0]
Removing Lhs of wire \UART:BUART:tx_status_5\[1478] = Net_1377[0]
Removing Lhs of wire \UART:BUART:tx_status_4\[1479] = Net_1377[0]
Removing Lhs of wire \UART:BUART:tx_status_1\[1481] = \UART:BUART:tx_fifo_empty\[1444]
Removing Lhs of wire \UART:BUART:tx_status_3\[1483] = \UART:BUART:tx_fifo_notfull\[1443]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[1543] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_10_1\[1551] = \UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:s_1\[1562]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_10_0\[1553] = \UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:s_0\[1563]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_11\[1554] = \UART:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_0\[1579]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_12\[1555] = \UART:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\[1593]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:a_1\[1556] = \UART:BUART:sRX:s23Poll:MODIN13_1\[1557]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN13_1\[1557] = \UART:BUART:pollcount_1\[1549]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:a_0\[1558] = \UART:BUART:sRX:s23Poll:MODIN13_0\[1559]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN13_0\[1559] = \UART:BUART:pollcount_0\[1552]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_0\[1565] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:g1:z1:s0:g1:u0:b_0\[1566] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_11:g2:a0:newa_1\[1567] = \UART:BUART:pollcount_1\[1549]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN14_1\[1568] = \UART:BUART:pollcount_1\[1549]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_11:g2:a0:newa_0\[1569] = \UART:BUART:pollcount_0\[1552]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN14_0\[1570] = \UART:BUART:pollcount_0\[1552]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_11:g2:a0:newb_1\[1571] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_11:g2:a0:newb_0\[1572] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_11:g2:a0:dataa_1\[1573] = \UART:BUART:pollcount_1\[1549]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_11:g2:a0:dataa_0\[1574] = \UART:BUART:pollcount_0\[1552]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_11:g2:a0:datab_1\[1575] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_11:g2:a0:datab_0\[1576] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_1\[1581] = \UART:BUART:pollcount_1\[1549]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN15_1\[1582] = \UART:BUART:pollcount_1\[1549]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_12:g2:a0:newa_0\[1583] = \UART:BUART:pollcount_0\[1552]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN15_0\[1584] = \UART:BUART:pollcount_0\[1552]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_1\[1585] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_12:g2:a0:newb_0\[1586] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_1\[1587] = \UART:BUART:pollcount_1\[1549]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_12:g2:a0:dataa_0\[1588] = \UART:BUART:pollcount_0\[1552]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_1\[1589] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_12:g2:a0:datab_0\[1590] = Net_1377[0]
Removing Lhs of wire \UART:BUART:rx_status_1\[1597] = Net_1377[0]
Removing Rhs of wire \UART:BUART:rx_status_2\[1598] = \UART:BUART:rx_parity_error_status\[1599]
Removing Rhs of wire \UART:BUART:rx_status_3\[1600] = \UART:BUART:rx_stop_bit_error\[1601]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_13\[1611] = \UART:BUART:sRX:MODULE_13:g2:a0:lta_0\[1660]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_14\[1615] = \UART:BUART:sRX:MODULE_14:g1:a0:xneq\[1682]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:newa_6\[1616] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:newa_5\[1617] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:newa_4\[1618] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:newa_3\[1619] = \UART:BUART:sRX:MODIN16_6\[1620]
Removing Lhs of wire \UART:BUART:sRX:MODIN16_6\[1620] = \UART:BUART:rx_count_6\[1538]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:newa_2\[1621] = \UART:BUART:sRX:MODIN16_5\[1622]
Removing Lhs of wire \UART:BUART:sRX:MODIN16_5\[1622] = \UART:BUART:rx_count_5\[1539]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:newa_1\[1623] = \UART:BUART:sRX:MODIN16_4\[1624]
Removing Lhs of wire \UART:BUART:sRX:MODIN16_4\[1624] = \UART:BUART:rx_count_4\[1540]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:newa_0\[1625] = \UART:BUART:sRX:MODIN16_3\[1626]
Removing Lhs of wire \UART:BUART:sRX:MODIN16_3\[1626] = \UART:BUART:rx_count_3\[1541]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:newb_6\[1627] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:newb_5\[1628] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:newb_4\[1629] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:newb_3\[1630] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:newb_2\[1631] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:newb_1\[1632] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:newb_0\[1633] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:dataa_6\[1634] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:dataa_5\[1635] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:dataa_4\[1636] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:dataa_3\[1637] = \UART:BUART:rx_count_6\[1538]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:dataa_2\[1638] = \UART:BUART:rx_count_5\[1539]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:dataa_1\[1639] = \UART:BUART:rx_count_4\[1540]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:dataa_0\[1640] = \UART:BUART:rx_count_3\[1541]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:datab_6\[1641] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:datab_5\[1642] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:datab_4\[1643] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:datab_3\[1644] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:datab_2\[1645] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:datab_1\[1646] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_13:g2:a0:datab_0\[1647] = Net_1377[0]
Removing Lhs of wire \UART:BUART:sRX:MODULE_14:g1:a0:newa_0\[1662] = \UART:BUART:rx_postpoll\[1497]
Removing Lhs of wire \UART:BUART:sRX:MODULE_14:g1:a0:newb_0\[1663] = \UART:BUART:rx_parity_bit\[1614]
Removing Lhs of wire \UART:BUART:sRX:MODULE_14:g1:a0:dataa_0\[1664] = \UART:BUART:rx_postpoll\[1497]
Removing Lhs of wire \UART:BUART:sRX:MODULE_14:g1:a0:datab_0\[1665] = \UART:BUART:rx_parity_bit\[1614]
Removing Lhs of wire \UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:a_0\[1666] = \UART:BUART:rx_postpoll\[1497]
Removing Lhs of wire \UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:b_0\[1667] = \UART:BUART:rx_parity_bit\[1614]
Removing Lhs of wire \UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:aeqb_0\[1669] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:eq_0\[1670] = \UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:xnor_array_0\[1668]
Removing Lhs of wire \UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:eqi_0\[1671] = \UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:xnor_array_0\[1668]
Removing Lhs of wire Net_31_3[1692] = Net_1377[0]
Removing Lhs of wire Net_31_2[1693] = Net_1377[0]
Removing Lhs of wire Net_31_1[1694] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire Net_31_0[1695] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \FDIV_TX_SLOTS:add_vi_vv_MODGEN_15_0\[1699] = \FDIV_TX_SLOTS:MODULE_15:g2:a0:s_0\[1859]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_23\[1740] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_22\[1741] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_21\[1742] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_20\[1743] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_19\[1744] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_18\[1745] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_17\[1746] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_16\[1747] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_15\[1748] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_14\[1749] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_13\[1750] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_12\[1751] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_11\[1752] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_10\[1753] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_9\[1754] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_8\[1755] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_7\[1756] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_6\[1757] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_5\[1758] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_4\[1759] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_3\[1760] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_2\[1761] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_1\[1762] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:a_0\[1763] = \FDIV_TX_SLOTS:MODIN17_0\[1764]
Removing Lhs of wire \FDIV_TX_SLOTS:MODIN17_0\[1764] = \FDIV_TX_SLOTS:count_0\[1698]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_0\[1897] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\[1898] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire tmpOE__FTDI_TX_net_0[1900] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire tmpOE__FTDI_RX_net_0[1906] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire Net_28[1912] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \LUT_SLOTS:tmp__LUT_SLOTS_ins_3\[1914] = Net_34_3[1915]
Removing Lhs of wire \LUT_SLOTS:tmp__LUT_SLOTS_ins_2\[1916] = Net_34_2[1917]
Removing Lhs of wire \LUT_SLOTS:tmp__LUT_SLOTS_ins_1\[1918] = Net_34_1[1919]
Removing Lhs of wire \LUT_SLOTS:tmp__LUT_SLOTS_ins_0\[1920] = Net_34_0[1921]
Removing Rhs of wire Net_29[1926] = \CNT_TX_SLOTS:cmp_vv_vv_MODGEN_6\[2130]
Removing Rhs of wire Net_29[1926] = \CNT_TX_SLOTS:MODULE_6:g1:a0:xeq\[2194]
Removing Rhs of wire Net_29[1926] = \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:aeqb_1\[2173]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_3\[1927] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_3\[2087]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_2\[1928] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_2\[2088]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_1\[1929] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_1\[2089]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_5_0\[1930] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_0\[2090]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_23\[1971] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_22\[1972] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_21\[1973] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_20\[1974] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_19\[1975] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_18\[1976] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_17\[1977] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_16\[1978] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_15\[1979] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_14\[1980] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_13\[1981] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_12\[1982] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_11\[1983] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_10\[1984] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_9\[1985] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_8\[1986] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_7\[1987] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_6\[1988] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_5\[1989] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_4\[1990] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_3\[1991] = Net_34_3[1915]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODIN7_3\[1992] = Net_34_3[1915]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_2\[1993] = Net_34_2[1917]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODIN7_2\[1994] = Net_34_2[1917]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_1\[1995] = Net_34_1[1919]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODIN7_1\[1996] = Net_34_1[1919]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:a_0\[1997] = Net_34_0[1921]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODIN7_0\[1998] = Net_34_0[1921]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[2128] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[2129] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:newa_3\[2131] = Net_34_3[1915]
Removing Lhs of wire \CNT_TX_SLOTS:MODIN8_3\[2132] = Net_34_3[1915]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:newa_2\[2133] = Net_34_2[1917]
Removing Lhs of wire \CNT_TX_SLOTS:MODIN8_2\[2134] = Net_34_2[1917]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:newa_1\[2135] = Net_34_1[1919]
Removing Lhs of wire \CNT_TX_SLOTS:MODIN8_1\[2136] = Net_34_1[1919]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:newa_0\[2137] = Net_34_0[1921]
Removing Lhs of wire \CNT_TX_SLOTS:MODIN8_0\[2138] = Net_34_0[1921]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:newb_3\[2139] = \CNT_TX_SLOTS:MODIN9_3\[2140]
Removing Lhs of wire \CNT_TX_SLOTS:MODIN9_3\[2140] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:newb_2\[2141] = \CNT_TX_SLOTS:MODIN9_2\[2142]
Removing Lhs of wire \CNT_TX_SLOTS:MODIN9_2\[2142] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:newb_1\[2143] = \CNT_TX_SLOTS:MODIN9_1\[2144]
Removing Lhs of wire \CNT_TX_SLOTS:MODIN9_1\[2144] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:newb_0\[2145] = \CNT_TX_SLOTS:MODIN9_0\[2146]
Removing Lhs of wire \CNT_TX_SLOTS:MODIN9_0\[2146] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:dataa_3\[2147] = Net_34_3[1915]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:dataa_2\[2148] = Net_34_2[1917]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:dataa_1\[2149] = Net_34_1[1919]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:dataa_0\[2150] = Net_34_0[1921]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:datab_3\[2151] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:datab_2\[2152] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:datab_1\[2153] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:datab_0\[2154] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:a_3\[2155] = Net_34_3[1915]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:a_2\[2156] = Net_34_2[1917]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:a_1\[2157] = Net_34_1[1919]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:a_0\[2158] = Net_34_0[1921]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:b_3\[2159] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:b_2\[2160] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:b_1\[2161] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:b_0\[2162] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:aeqb_0\[2167] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:eq_0\[2168] = \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:xnor_array_0\[2166]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:eqi_0\[2172] = \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:eq_3\[2171]
Removing Lhs of wire tmpOE__DEB_PIN2_net_0[2207] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire tmpOE__DEB_PIN3_net_0[2213] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire tmpOE__DEB_PIN4_net_0[2219] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \CREG_PAY:clk\[2224] = Net_1377[0]
Removing Lhs of wire \CREG_PAY:rst\[2225] = Net_1377[0]
Removing Lhs of wire \EdgeRising_8:EdgeDetect_1:last\\D\[2257] = tx_slot3[225]
Removing Lhs of wire \EdgeRising_4:EdgeDetect_1:last\\D\[2258] = tx_slot2[228]
Removing Lhs of wire \PWM_LED_1:PWMUDB:min_kill_reg\\D\[2268] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \PWM_LED_1:PWMUDB:prevCapture\\D\[2269] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:trig_last\\D\[2270] = pwm_en[819]
Removing Lhs of wire \PWM_LED_1:PWMUDB:ltch_kill_reg\\D\[2273] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \PWM_LED_1:PWMUDB:prevCompare1\\D\[2276] = \PWM_LED_1:PWMUDB:cmp1\[891]
Removing Lhs of wire \PWM_LED_1:PWMUDB:cmp1_status_reg\\D\[2277] = \PWM_LED_1:PWMUDB:cmp1_status\[892]
Removing Lhs of wire \PWM_LED_1:PWMUDB:cmp2_status_reg\\D\[2278] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:pwm_i_reg\\D\[2280] = \PWM_LED_1:PWMUDB:pwm_i\[943]
Removing Lhs of wire \PWM_LED_1:PWMUDB:pwm1_i_reg\\D\[2281] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:pwm2_i_reg\\D\[2282] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:tc_i_reg\\D\[2283] = \PWM_LED_1:PWMUDB:status_2\[886]
Removing Lhs of wire \EdgeRising_3:EdgeDetect_1:last\\D\[2285] = tx_slot0[1165]
Removing Lhs of wire \EdgeRising_2:EdgeDetect_1:last\\D\[2286] = tx_slot1[1167]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[2291] = Net_1377[0]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[2306] = \UART:BUART:rx_bitclk_pre\[1532]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[2315] = \UART:BUART:rx_parity_error_pre\[1609]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[2316] = Net_1377[0]

------------------------------------------------------
Aliased 0 equations, 525 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_1377' (cost = 0):
Net_1377 <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__DEB_PIN1_net_0' (cost = 0):
tmpOE__DEB_PIN1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for 'tx_slot0' (cost = 1):
tx_slot0 <= ((not Net_34_3 and not Net_34_2 and not Net_34_1 and not Net_34_0));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:s_0\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:s_0\ <= (not \FreqDiv_1:count_0\);

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for 'tx_slot3' (cost = 1):
tx_slot3 <= ((not Net_34_3 and not Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for 'tx_slot3_re' (cost = 4):
tx_slot3_re <= ((not \EdgeRising_8:EdgeDetect_1:last\ and not Net_34_3 and not Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for 'tx_slot2' (cost = 1):
tx_slot2 <= ((not Net_34_3 and not Net_34_2 and not Net_34_0 and Net_34_1));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_1396_0);

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_0\ <= (not Net_1396_0);

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:xnor_array_3\ <= ((not Net_1396_3 and not Net_1461_3)
	OR (Net_1396_3 and Net_1461_3));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_1396_2 and not Net_1461_2)
	OR (Net_1396_2 and Net_1461_2));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_1396_1 and not Net_1461_1)
	OR (Net_1396_1 and Net_1461_1));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_1396_0 and not Net_1461_0)
	OR (Net_1396_0 and Net_1461_0));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 8):
\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:eq_1\ <= ((not Net_1396_1 and not Net_1396_0 and not Net_1461_1 and not Net_1461_0)
	OR (not Net_1396_1 and not Net_1461_1 and Net_1396_0 and Net_1461_0)
	OR (not Net_1396_0 and not Net_1461_0 and Net_1396_1 and Net_1461_1)
	OR (Net_1396_1 and Net_1396_0 and Net_1461_1 and Net_1461_0));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:eq_2\' (cost = 16):
\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:eq_2\ <= ((not Net_1396_2 and not Net_1396_1 and not Net_1396_0 and not Net_1461_2 and not Net_1461_1 and not Net_1461_0)
	OR (not Net_1396_2 and not Net_1396_1 and not Net_1461_2 and not Net_1461_1 and Net_1396_0 and Net_1461_0)
	OR (not Net_1396_2 and not Net_1396_0 and not Net_1461_2 and not Net_1461_0 and Net_1396_1 and Net_1461_1)
	OR (not Net_1396_2 and not Net_1461_2 and Net_1396_1 and Net_1396_0 and Net_1461_1 and Net_1461_0)
	OR (not Net_1396_1 and not Net_1396_0 and not Net_1461_1 and not Net_1461_0 and Net_1396_2 and Net_1461_2)
	OR (not Net_1396_1 and not Net_1461_1 and Net_1396_2 and Net_1396_0 and Net_1461_2 and Net_1461_0)
	OR (not Net_1396_0 and not Net_1461_0 and Net_1396_2 and Net_1396_1 and Net_1461_2 and Net_1461_1)
	OR (Net_1396_2 and Net_1396_1 and Net_1396_0 and Net_1461_2 and Net_1461_1 and Net_1461_0));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:lt_0\' (cost = 2):
\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:lt_0\ <= ((not Net_1396_0 and Net_1461_0));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:gt_0\' (cost = 2):
\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:gt_0\ <= ((not Net_1461_0 and Net_1396_0));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:lt_1\' (cost = 6):
\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:lt_1\ <= ((not Net_1396_1 and not Net_1396_0 and Net_1461_0)
	OR (not Net_1396_0 and Net_1461_1 and Net_1461_0)
	OR (not Net_1396_1 and Net_1461_1));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:gt_1\' (cost = 6):
\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:gt_1\ <= ((not Net_1461_1 and not Net_1461_0 and Net_1396_0)
	OR (not Net_1461_0 and Net_1396_1 and Net_1396_0)
	OR (not Net_1461_1 and Net_1396_1));

Note:  Expanding virtual equation for 'Net_1433' (cost = 0):
Net_1433 <= (not cy_srff_10);

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_1384_0);

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_0\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_0\ <= (not Net_1384_0);

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:xnor_array_2\ <= (not Net_1384_2);

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= (not Net_1384_1);

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= (not Net_1384_0);

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:eq_1\' (cost = 1):
\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:eq_1\ <= ((not Net_1384_1 and not Net_1384_0));

Note:  Expanding virtual equation for 'pwm_en' (cost = 3):
pwm_en <= ((not \EdgeRising_8:EdgeDetect_1:last\ and not Net_34_3 and not Net_34_2 and tx_en and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:trig_rise\' (cost = 1):
\PWM_LED_1:PWMUDB:trig_rise\ <= ((not \EdgeRising_8:EdgeDetect_1:last\ and not \PWM_LED_1:PWMUDB:trig_last\ and not Net_34_3 and not Net_34_2 and tx_en and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:cmp1\' (cost = 0):
\PWM_LED_1:PWMUDB:cmp1\ <= (\PWM_LED_1:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_LED_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_LED_1:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_LED_1:PWMUDB:dith_count_1\ and \PWM_LED_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'dma_pay_init_done' (cost = 5):
dma_pay_init_done <= ((tx_init and dma_pay_fin));

Note:  Expanding virtual equation for 'Net_1389' (cost = 1):
Net_1389 <= ((not \EdgeRising_8:EdgeDetect_1:last\ and not Net_34_3 and not Net_34_2 and pay_empty and tx_en and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for 'dma_pay_preload' (cost = 1):
dma_pay_preload <= ((not \EdgeRising_8:EdgeDetect_1:last\ and not Net_34_3 and not Net_34_2 and tx_init and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for 'tx_slot1' (cost = 1):
tx_slot1 <= ((not Net_34_3 and not Net_34_2 and not Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FDIV_EDGE:count_0\);

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:s_0\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:s_0\ <= (not \FDIV_EDGE:count_0\);

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FDIV_EDGE:count_1\ and \FDIV_EDGE:count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_11:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_11:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_12:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_13:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_13:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_13:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_13:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_13:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_13:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_13:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_13:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_13:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_13:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_13:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_13:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_13:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_13:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_13:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_13:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_13:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_13:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_13:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_13:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_13:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_13:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_13:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_13:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_13:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_13:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_0\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:s_0\ <= (not \FDIV_TX_SLOTS:count_0\);

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FDIV_TX_SLOTS:count_0\);

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_34_0);

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_0\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_0\ <= (not Net_34_0);

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:xnor_array_3\ <= (not Net_34_3);

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:xnor_array_2\ <= (not Net_34_2);

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= (Net_34_1);

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= (Net_34_0);

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:eq_1\' (cost = 1):
\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:eq_1\ <= ((Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:eq_2\' (cost = 1):
\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:eq_2\ <= ((not Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:lt_0\' (cost = 0):
\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:lt_0\ <= (not Net_34_0);

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:gt_0\' (cost = 0):
\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:lt_1\' (cost = 2):
\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:lt_1\ <= (not Net_34_0
	OR not Net_34_1);

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:gt_1\' (cost = 0):
\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:gt_1\ <=  ('0') ;


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for 'tx_slot0_re' (cost = 1):
tx_slot0_re <= ((not \EdgeRising_3:EdgeDetect_1:last\ and not Net_34_3 and not Net_34_2 and not Net_34_1 and not Net_34_0));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:s_1\' (cost = 4):
\FreqDiv_1:MODULE_7:g2:a0:s_1\ <= ((not \FreqDiv_1:count_0\ and \FreqDiv_1:count_1\)
	OR (not \FreqDiv_1:count_1\ and \FreqDiv_1:count_0\));

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for 'symb_trigger' (cost = 60):
symb_trigger <= ((not \EdgeRising_3:EdgeDetect_1:last\ and not Net_34_3 and not Net_34_2 and not Net_34_1 and not Net_34_0 and tx_en));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:eq_3\' (cost = 16):
\CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:eq_3\ <= ((not Net_1396_3 and not Net_1396_2 and not Net_1396_1 and not Net_1396_0 and not Net_1461_3 and not Net_1461_2 and not Net_1461_1 and not Net_1461_0)
	OR (not Net_1396_3 and not Net_1396_2 and not Net_1396_1 and not Net_1461_3 and not Net_1461_2 and not Net_1461_1 and Net_1396_0 and Net_1461_0)
	OR (not Net_1396_3 and not Net_1396_2 and not Net_1396_0 and not Net_1461_3 and not Net_1461_2 and not Net_1461_0 and Net_1396_1 and Net_1461_1)
	OR (not Net_1396_3 and not Net_1396_2 and not Net_1461_3 and not Net_1461_2 and Net_1396_1 and Net_1396_0 and Net_1461_1 and Net_1461_0)
	OR (not Net_1396_3 and not Net_1396_1 and not Net_1396_0 and not Net_1461_3 and not Net_1461_1 and not Net_1461_0 and Net_1396_2 and Net_1461_2)
	OR (not Net_1396_3 and not Net_1396_1 and not Net_1461_3 and not Net_1461_1 and Net_1396_2 and Net_1396_0 and Net_1461_2 and Net_1461_0)
	OR (not Net_1396_3 and not Net_1396_0 and not Net_1461_3 and not Net_1461_0 and Net_1396_2 and Net_1396_1 and Net_1461_2 and Net_1461_1)
	OR (not Net_1396_3 and not Net_1461_3 and Net_1396_2 and Net_1396_1 and Net_1396_0 and Net_1461_2 and Net_1461_1 and Net_1461_0)
	OR (not Net_1396_2 and not Net_1396_1 and not Net_1396_0 and not Net_1461_2 and not Net_1461_1 and not Net_1461_0 and Net_1396_3 and Net_1461_3)
	OR (not Net_1396_2 and not Net_1396_1 and not Net_1461_2 and not Net_1461_1 and Net_1396_3 and Net_1396_0 and Net_1461_3 and Net_1461_0)
	OR (not Net_1396_2 and not Net_1396_0 and not Net_1461_2 and not Net_1461_0 and Net_1396_3 and Net_1396_1 and Net_1461_3 and Net_1461_1)
	OR (not Net_1396_2 and not Net_1461_2 and Net_1396_3 and Net_1396_1 and Net_1396_0 and Net_1461_3 and Net_1461_1 and Net_1461_0)
	OR (not Net_1396_1 and not Net_1396_0 and not Net_1461_1 and not Net_1461_0 and Net_1396_3 and Net_1396_2 and Net_1461_3 and Net_1461_2)
	OR (not Net_1396_1 and not Net_1461_1 and Net_1396_3 and Net_1396_2 and Net_1396_0 and Net_1461_3 and Net_1461_2 and Net_1461_0)
	OR (not Net_1396_0 and not Net_1461_0 and Net_1396_3 and Net_1396_2 and Net_1396_1 and Net_1461_3 and Net_1461_2 and Net_1461_1)
	OR (Net_1396_3 and Net_1396_2 and Net_1396_1 and Net_1396_0 and Net_1461_3 and Net_1461_2 and Net_1461_1 and Net_1461_0));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_1396_1 and Net_1396_0));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_1\' (cost = 2):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_1\ <= ((not Net_1396_0 and Net_1396_1)
	OR (not Net_1396_1 and Net_1396_0));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:eq_2\' (cost = 1):
\CNT_PAY_BYTE:MODULE_4:g1:a0:gx:u0:eq_2\ <= ((not Net_1384_2 and not Net_1384_1 and not Net_1384_0));

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_1384_1 and Net_1384_0));

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_1\' (cost = 2):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_1\ <= ((not Net_1384_0 and Net_1384_1)
	OR (not Net_1384_1 and Net_1384_0));

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_1384_2 and Net_1384_1 and Net_1384_0));

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_LED_1:PWMUDB:dith_count_0\ and \PWM_LED_1:PWMUDB:dith_count_1\)
	OR (not \PWM_LED_1:PWMUDB:dith_count_1\ and \PWM_LED_1:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:s_1\' (cost = 4):
\FDIV_EDGE:MODULE_9:g2:a0:s_1\ <= ((not \FDIV_EDGE:count_0\ and \FDIV_EDGE:count_1\)
	OR (not \FDIV_EDGE:count_1\ and \FDIV_EDGE:count_0\));

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_11:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_12:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_10:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_2\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:eq_3\' (cost = 1):
\CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:eq_3\ <= ((not Net_34_3 and not Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_1\' (cost = 2):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_1\ <= ((not Net_34_0 and Net_34_1)
	OR (not Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'pay_size_done' (cost = 16):
pay_size_done <= ((not Net_1396_3 and not Net_1396_2 and not Net_1396_1 and not Net_1396_0 and not Net_1461_3 and not Net_1461_2 and not Net_1461_1 and not Net_1461_0)
	OR (not Net_1396_3 and not Net_1396_2 and not Net_1396_1 and not Net_1461_3 and not Net_1461_2 and not Net_1461_1 and Net_1396_0 and Net_1461_0)
	OR (not Net_1396_3 and not Net_1396_2 and not Net_1396_0 and not Net_1461_3 and not Net_1461_2 and not Net_1461_0 and Net_1396_1 and Net_1461_1)
	OR (not Net_1396_3 and not Net_1396_2 and not Net_1461_3 and not Net_1461_2 and Net_1396_1 and Net_1396_0 and Net_1461_1 and Net_1461_0)
	OR (not Net_1396_3 and not Net_1396_1 and not Net_1396_0 and not Net_1461_3 and not Net_1461_1 and not Net_1461_0 and Net_1396_2 and Net_1461_2)
	OR (not Net_1396_3 and not Net_1396_1 and not Net_1461_3 and not Net_1461_1 and Net_1396_2 and Net_1396_0 and Net_1461_2 and Net_1461_0)
	OR (not Net_1396_3 and not Net_1396_0 and not Net_1461_3 and not Net_1461_0 and Net_1396_2 and Net_1396_1 and Net_1461_2 and Net_1461_1)
	OR (not Net_1396_3 and not Net_1461_3 and Net_1396_2 and Net_1396_1 and Net_1396_0 and Net_1461_2 and Net_1461_1 and Net_1461_0)
	OR (not Net_1396_2 and not Net_1396_1 and not Net_1396_0 and not Net_1461_2 and not Net_1461_1 and not Net_1461_0 and Net_1396_3 and Net_1461_3)
	OR (not Net_1396_2 and not Net_1396_1 and not Net_1461_2 and not Net_1461_1 and Net_1396_3 and Net_1396_0 and Net_1461_3 and Net_1461_0)
	OR (not Net_1396_2 and not Net_1396_0 and not Net_1461_2 and not Net_1461_0 and Net_1396_3 and Net_1396_1 and Net_1461_3 and Net_1461_1)
	OR (not Net_1396_2 and not Net_1461_2 and Net_1396_3 and Net_1396_1 and Net_1396_0 and Net_1461_3 and Net_1461_1 and Net_1461_0)
	OR (not Net_1396_1 and not Net_1396_0 and not Net_1461_1 and not Net_1461_0 and Net_1396_3 and Net_1396_2 and Net_1461_3 and Net_1461_2)
	OR (not Net_1396_1 and not Net_1461_1 and Net_1396_3 and Net_1396_2 and Net_1396_0 and Net_1461_3 and Net_1461_2 and Net_1461_0)
	OR (not Net_1396_0 and not Net_1461_0 and Net_1396_3 and Net_1396_2 and Net_1396_1 and Net_1461_3 and Net_1461_2 and Net_1461_1)
	OR (Net_1396_3 and Net_1396_2 and Net_1396_1 and Net_1396_0 and Net_1461_3 and Net_1461_2 and Net_1461_1 and Net_1461_0));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_1396_2 and Net_1396_1 and Net_1396_0));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_2\' (cost = 3):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_2\ <= ((not Net_1396_1 and Net_1396_2)
	OR (not Net_1396_0 and Net_1396_2)
	OR (not Net_1396_2 and Net_1396_1 and Net_1396_0));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_1396_3 and Net_1396_2 and Net_1396_1 and Net_1396_0));

Note:  Expanding virtual equation for 'Net_1432' (cost = 1):
Net_1432 <= ((not Net_1384_2 and not Net_1384_1 and not Net_1384_0));

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_2\' (cost = 3):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:s_2\ <= ((not Net_1384_1 and Net_1384_2)
	OR (not Net_1384_0 and Net_1384_2)
	OR (not Net_1384_2 and Net_1384_1 and Net_1384_0));

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_1355 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_1355 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_1355 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_14:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_1355 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_1355 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_29' (cost = 80):
Net_29 <= ((not Net_34_3 and not Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_2\' (cost = 12):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_2\ <= ((not Net_34_1 and Net_34_2)
	OR (not Net_34_0 and Net_34_2)
	OR (not Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_34_3 and Net_34_2 and Net_34_1 and Net_34_0));


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Virtual signal tx_done with ( cost: 1073741824 or cost_inv: 1073741824)  > 90 or with size: 16 > 102 has been made a (soft) node.
tx_done <= ((not \EdgeRising_8:EdgeDetect_1:last\ and not Net_1396_3 and not Net_1396_2 and not Net_1396_1 and not Net_1396_0 and not Net_1461_3 and not Net_1461_2 and not Net_1461_1 and not Net_1461_0 and not Net_34_3 and not Net_34_2 and Net_34_1 and Net_34_0)
	OR (not \EdgeRising_8:EdgeDetect_1:last\ and not Net_1396_3 and not Net_1396_2 and not Net_1396_1 and not Net_1461_3 and not Net_1461_2 and not Net_1461_1 and not Net_34_3 and not Net_34_2 and Net_1396_0 and Net_1461_0 and Net_34_1 and Net_34_0)
	OR (not \EdgeRising_8:EdgeDetect_1:last\ and not Net_1396_3 and not Net_1396_2 and not Net_1396_0 and not Net_1461_3 and not Net_1461_2 and not Net_1461_0 and not Net_34_3 and not Net_34_2 and Net_1396_1 and Net_1461_1 and Net_34_1 and Net_34_0)
	OR (not \EdgeRising_8:EdgeDetect_1:last\ and not Net_1396_3 and not Net_1396_2 and not Net_1461_3 and not Net_1461_2 and not Net_34_3 and not Net_34_2 and Net_1396_1 and Net_1396_0 and Net_1461_1 and Net_1461_0 and Net_34_1 and Net_34_0)
	OR (not \EdgeRising_8:EdgeDetect_1:last\ and not Net_1396_3 and not Net_1396_1 and not Net_1396_0 and not Net_1461_3 and not Net_1461_1 and not Net_1461_0 and not Net_34_3 and not Net_34_2 and Net_1396_2 and Net_1461_2 and Net_34_1 and Net_34_0)
	OR (not \EdgeRising_8:EdgeDetect_1:last\ and not Net_1396_3 and not Net_1396_1 and not Net_1461_3 and not Net_1461_1 and not Net_34_3 and not Net_34_2 and Net_1396_2 and Net_1396_0 and Net_1461_2 and Net_1461_0 and Net_34_1 and Net_34_0)
	OR (not \EdgeRising_8:EdgeDetect_1:last\ and not Net_1396_3 and not Net_1396_0 and not Net_1461_3 and not Net_1461_0 and not Net_34_3 and not Net_34_2 and Net_1396_2 and Net_1396_1 and Net_1461_2 and Net_1461_1 and Net_34_1 and Net_34_0)
	OR (not \EdgeRising_8:EdgeDetect_1:last\ and not Net_1396_3 and not Net_1461_3 and not Net_34_3 and not Net_34_2 and Net_1396_2 and Net_1396_1 and Net_1396_0 and Net_1461_2 and Net_1461_1 and Net_1461_0 and Net_34_1 and Net_34_0)
	OR (not \EdgeRising_8:EdgeDetect_1:last\ and not Net_1396_2 and not Net_1396_1 and not Net_1396_0 and not Net_1461_2 and not Net_1461_1 and not Net_1461_0 and not Net_34_3 and not Net_34_2 and Net_1396_3 and Net_1461_3 and Net_34_1 and Net_34_0)
	OR (not \EdgeRising_8:EdgeDetect_1:last\ and not Net_1396_2 and not Net_1396_1 and not Net_1461_2 and not Net_1461_1 and not Net_34_3 and not Net_34_2 and Net_1396_3 and Net_1396_0 and Net_1461_3 and Net_1461_0 and Net_34_1 and Net_34_0)
	OR (not \EdgeRising_8:EdgeDetect_1:last\ and not Net_1396_2 and not Net_1396_0 and not Net_1461_2 and not Net_1461_0 and not Net_34_3 and not Net_34_2 and Net_1396_3 and Net_1396_1 and Net_1461_3 and Net_1461_1 and Net_34_1 and Net_34_0)
	OR (not \EdgeRising_8:EdgeDetect_1:last\ and not Net_1396_2 and not Net_1461_2 and not Net_34_3 and not Net_34_2 and Net_1396_3 and Net_1396_1 and Net_1396_0 and Net_1461_3 and Net_1461_1 and Net_1461_0 and Net_34_1 and Net_34_0)
	OR (not \EdgeRising_8:EdgeDetect_1:last\ and not Net_1396_1 and not Net_1396_0 and not Net_1461_1 and not Net_1461_0 and not Net_34_3 and not Net_34_2 and Net_1396_3 and Net_1396_2 and Net_1461_3 and Net_1461_2 and Net_34_1 and Net_34_0)
	OR (not \EdgeRising_8:EdgeDetect_1:last\ and not Net_1396_1 and not Net_1461_1 and not Net_34_3 and not Net_34_2 and Net_1396_3 and Net_1396_2 and Net_1396_0 and Net_1461_3 and Net_1461_2 and Net_1461_0 and Net_34_1 and Net_34_0)
	OR (not \EdgeRising_8:EdgeDetect_1:last\ and not Net_1396_0 and not Net_1461_0 and not Net_34_3 and not Net_34_2 and Net_1396_3 and Net_1396_2 and Net_1396_1 and Net_1461_3 and Net_1461_2 and Net_1461_1 and Net_34_1 and Net_34_0)
	OR (not \EdgeRising_8:EdgeDetect_1:last\ and not Net_34_3 and not Net_34_2 and Net_1396_3 and Net_1396_2 and Net_1396_1 and Net_1396_0 and Net_1461_3 and Net_1461_2 and Net_1461_1 and Net_1461_0 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_3\' (cost = 4):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:s_3\ <= ((not Net_1396_2 and Net_1396_3)
	OR (not Net_1396_1 and Net_1396_3)
	OR (not Net_1396_0 and Net_1396_3)
	OR (not Net_1396_3 and Net_1396_2 and Net_1396_1 and Net_1396_0));

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_1437' (cost = 1):
Net_1437 <= ((not cy_srff_10 and not Net_1384_2 and not Net_1384_1 and not Net_1384_0));

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_3\' (cost = 16):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:s_3\ <= ((not Net_34_2 and Net_34_3)
	OR (not Net_34_1 and Net_34_3)
	OR (not Net_34_0 and Net_34_3)
	OR (not Net_34_3 and Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 243 signals.
	Turned 1 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_1377
Aliasing \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_1377
Aliasing \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_1377
Aliasing \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:final_capture\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_1377
Aliasing \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_1377
Aliasing \FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_1377
Aliasing \UART:BUART:rx_status_0\ to Net_1377
Aliasing \UART:BUART:rx_status_6\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_1377
Aliasing \FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to Net_1377
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to Net_1377
Aliasing \FreqDiv_1:not_last_reset\\D\ to tmpOE__DEB_PIN1_net_0
Aliasing \PWM_LED_1:PWMUDB:final_kill_reg\\D\ to Net_1377
Aliasing \FDIV_EDGE:not_last_reset\\D\ to tmpOE__DEB_PIN1_net_0
Aliasing \UART:BUART:rx_markspace_status\\D\ to Net_1377
Aliasing \UART:BUART:rx_parity_error_status\\D\ to Net_1377
Aliasing \UART:BUART:rx_addr_match_status\\D\ to Net_1377
Aliasing \FDIV_TX_SLOTS:not_last_reset\\D\ to tmpOE__DEB_PIN1_net_0
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[192] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[202] = Net_1377[0]
Removing Lhs of wire \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[212] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[415] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[425] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[435] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[730] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[740] = Net_1377[0]
Removing Lhs of wire \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[750] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:final_capture\[909] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1122] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1132] = Net_1377[0]
Removing Lhs of wire \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1142] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1372] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1382] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1392] = Net_1377[0]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[1496] = \UART:BUART:rx_bitclk\[1544]
Removing Lhs of wire \UART:BUART:rx_status_0\[1595] = Net_1377[0]
Removing Lhs of wire \UART:BUART:rx_status_6\[1604] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_24\[1868] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_16\[1878] = Net_1377[0]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_8\[1888] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[2099] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[2109] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[2119] = Net_1377[0]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:gt_2\[2187] = Net_34_2[1917]
Removing Lhs of wire \FreqDiv_1:not_last_reset\\D\[2253] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \PWM_LED_1:PWMUDB:final_kill_reg\\D\[2279] = Net_1377[0]
Removing Lhs of wire \FDIV_EDGE:not_last_reset\\D\[2288] = tmpOE__DEB_PIN1_net_0[2]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[2298] = \UART:BUART:tx_ctrl_mark_last\[1487]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[2310] = Net_1377[0]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[2311] = Net_1377[0]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[2313] = Net_1377[0]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[2314] = \UART:BUART:rx_markspace_pre\[1608]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[2319] = \UART:BUART:rx_parity_bit\[1614]
Removing Lhs of wire \FDIV_TX_SLOTS:not_last_reset\\D\[2320] = tmpOE__DEB_PIN1_net_0[2]

------------------------------------------------------
Aliased 0 equations, 36 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_14:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_1355 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_1355 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\SHW_OOK.cyprj -dcpsoc3 SHW_OOK.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 1s.397ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.1.0.3210, Family: PSoC3, Started at: Sunday, 05 November 2017 01:11:47
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\SHW_OOK.cyprj -d CY8C5888LTI-LP097 SHW_OOK.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.029ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_1377
    Removed wire end \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_1377
    Removed wire end \FreqDiv_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_1377
    Removed wire end \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_1377
    Removed wire end \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_1377
    Removed wire end \CNT_PAY_SIZE:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_1377
    Removed wire end \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:lti_0\ kept \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:lt_2\
    Removed wire end \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:gti_0\ kept \CNT_PAY_SIZE:MODULE_2:g1:a0:gx:u0:gt_2\
    Removed wire end \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_1377
    Removed wire end \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_1377
    Removed wire end \CNT_PAY_BYTE:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_1377
    Removed wire end \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_1377
    Removed wire end \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_1377
    Removed wire end \PWM_LED_1:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_1377
    Removed wire end \FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_1377
    Removed wire end \FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_1377
    Removed wire end \FDIV_EDGE:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_1377
    Removed wire end \FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_1377
    Removed wire end \FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_1377
    Removed wire end \FDIV_TX_SLOTS:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_1377
    Removed wire end \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_24\ kept Net_1377
    Removed wire end \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_16\ kept Net_1377
    Removed wire end \CNT_TX_SLOTS:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_8\ kept Net_1377
    Removed wire end \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:lti_0\ kept \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:lt_2\
    Removed wire end \CNT_TX_SLOTS:MODULE_6:g1:a0:gx:u0:gti_0\ kept Net_34_2
    Converted constant MacroCell: \PWM_LED_1:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LED_1:PWMUDB:status_1\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LED_1:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LED_1:PWMUDB:pwm1_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_LED_1:PWMUDB:pwm2_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
Assigning clock Clock_1 to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 1: Automatic-assigning  clock 'SHIFT_CLK'. Fanout=0, Signal=clk_shift
    Digital Clock 2: Automatic-assigning  clock 'SLOT_CLK'. Fanout=3, Signal=clk_rx_slots
</CYPRESSTAG>

Removing unused cells resulting from optimization
    Removed unused cell/equation '\CREG_PAY:Sync:ctrl_reg\:controlcell'
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_LED_1:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: BUS_CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: BUS_CLK, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
</CYPRESSTAG>
<CYPRESSTAG name="UDB Routed Clock Assignment">
    Routed Clock: clk_tx_slots:macrocell.q
        Effective Clock: SLOT_CLK
        Enable Signal: clk_tx_slots:macrocell.q
    Routed Clock: clk_edge:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: clk_edge:macrocell.q
    Routed Clock: pay_empty:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: pay_empty:macrocell.q
    Routed Clock: symb_trigger:macrocell.q
        Effective Clock: BUS_CLK
        Enable Signal: symb_trigger:macrocell.q
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = DEB_PIN1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DEB_PIN1(0)__PA ,
            pin_input => tx_slot0_re ,
            pad => DEB_PIN1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DEB_PIN0(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DEB_PIN0(0)__PA ,
            pin_input => clk_deb_tx_slots ,
            pad => DEB_PIN0(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED_OUT(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED_OUT(0)__PA ,
            pin_input => Net_1407 ,
            pad => LED_OUT(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FTDI_TX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => FTDI_TX(0)__PA ,
            pin_input => Net_1350 ,
            pad => FTDI_TX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = FTDI_RX(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => FTDI_RX(0)__PA ,
            fb => Net_1355 ,
            pad => FTDI_RX(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DEB_PIN2(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DEB_PIN2(0)__PA ,
            pin_input => tx_slot1_re ,
            pad => DEB_PIN2(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DEB_PIN3(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DEB_PIN3(0)__PA ,
            pin_input => tx_slot2_re ,
            pad => DEB_PIN3(0)_PAD );
        Properties:
        {
        }

    Pin : Name = DEB_PIN4(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => DEB_PIN4(0)__PA ,
            pin_input => tx_slot3_re ,
            pad => DEB_PIN4(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=tx_done_split, Mode=(Combinatorial)
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_1396_3 * !Net_1461_3
            + Net_1396_2 * !Net_1461_2
            + Net_1396_1 * !Net_1461_1
            + Net_1396_0 * !Net_1461_0
            + Net_34_3
            + Net_34_2
            + !Net_34_1
            + !Net_34_0
        );
        Output = tx_done_split (fanout=1)

    MacroCell: Name=tx_slot3_re, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EdgeRising_8:EdgeDetect_1:last\ * !Net_34_3 * !Net_34_2 * 
              Net_34_1 * Net_34_0
        );
        Output = tx_slot3_re (fanout=1)

    MacroCell: Name=tx_slot2_re, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EdgeRising_4:EdgeDetect_1:last\ * !Net_34_3 * !Net_34_2 * 
              Net_34_1 * !Net_34_0
        );
        Output = tx_slot2_re (fanout=1)

    MacroCell: Name=tx_done, Mode=(Combinatorial)
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              \EdgeRising_8:EdgeDetect_1:last\
            + !Net_1396_3 * Net_1461_3
            + !Net_1396_2 * Net_1461_2
            + !Net_1396_1 * Net_1461_1
            + !Net_1396_0 * Net_1461_0
            + tx_done_split
        );
        Output = tx_done (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    MacroCell: Name=\PWM_LED_1:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LED_1:PWMUDB:runmode_enable\ * \PWM_LED_1:PWMUDB:tc_i\
        );
        Output = \PWM_LED_1:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=symb_trigger, Mode=(Combinatorial)
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              tx_en * !\EdgeRising_3:EdgeDetect_1:last\ * !Net_34_3 * 
              !Net_34_2 * !Net_34_1 * !Net_34_0
        );
        Output = symb_trigger (fanout=4)

    MacroCell: Name=Net_1382, Mode=(Combinatorial)
        Total # of inputs        : 8
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\EdgeRising_8:EdgeDetect_1:last\ * tx_init * !Net_34_3 * 
              !Net_34_2 * Net_34_1 * Net_34_0
            + !\EdgeRising_8:EdgeDetect_1:last\ * pay_empty * tx_en * 
              !Net_34_3 * !Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = Net_1382 (fanout=1)

    MacroCell: Name=tx_slot0_re, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EdgeRising_3:EdgeDetect_1:last\ * !Net_34_3 * !Net_34_2 * 
              !Net_34_1 * !Net_34_0
        );
        Output = tx_slot0_re (fanout=1)

    MacroCell: Name=tx_slot1_re, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EdgeRising_2:EdgeDetect_1:last\ * !Net_34_3 * !Net_34_2 * 
              !Net_34_1 * Net_34_0
        );
        Output = tx_slot1_re (fanout=1)

    MacroCell: Name=Net_1350, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_1350 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_1355 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=clk_deb_tx_slots, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: PosEdge(clk_tx_slots)
        Main Equation            : 2 pterms
        !(
              !clk_deb_tx_slots * \FreqDiv_1:not_last_reset\ * 
              !\FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = clk_deb_tx_slots (fanout=2)

    MacroCell: Name=clk_tx_slots, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FDIV_TX_SLOTS:not_last_reset\ * !\FDIV_TX_SLOTS:count_0\
        );
        Output = clk_tx_slots (fanout=8)

    MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: PosEdge(clk_tx_slots)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=3)

    MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: PosEdge(clk_tx_slots)
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=1)

    MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: PosEdge(clk_tx_slots)
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=2)

    MacroCell: Name=clk_edge, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !clk_edge * \FDIV_EDGE:not_last_reset\ * !\FDIV_EDGE:count_0\
            + \FDIV_EDGE:not_last_reset\ * !\FDIV_EDGE:count_1\ * 
              \FDIV_EDGE:count_0\
        );
        Output = clk_edge (fanout=5)

    MacroCell: Name=\EdgeRising_8:EdgeDetect_1:last\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(clk_edge)
        Main Equation            : 1 pterm
        (
              !Net_34_3 * !Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = \EdgeRising_8:EdgeDetect_1:last\ (fanout=5)

    MacroCell: Name=\EdgeRising_4:EdgeDetect_1:last\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(clk_edge)
        Main Equation            : 1 pterm
        (
              !Net_34_3 * !Net_34_2 * Net_34_1 * !Net_34_0
        );
        Output = \EdgeRising_4:EdgeDetect_1:last\ (fanout=1)

    MacroCell: Name=cy_srff_10, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !cy_srff_10 * !tx_init
            + tx_en * !\EdgeRising_3:EdgeDetect_1:last\ * !Net_34_3 * 
              !Net_34_2 * !Net_34_1 * !Net_34_0
        );
        Output = cy_srff_10 (fanout=2)

    MacroCell: Name=Net_1396_3, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(pay_empty)
        Main Equation            : 2 pterms
        (
              !tx_init * tx_en * Net_1396_2 * Net_1396_1 * Net_1396_0
            + tx_init * Net_1396_3
        );
        Output = Net_1396_3 (fanout=3)

    MacroCell: Name=Net_1396_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(pay_empty)
        Main Equation            : 2 pterms
        (
              !tx_init * tx_en * Net_1396_1 * Net_1396_0
            + tx_init * Net_1396_2
        );
        Output = Net_1396_2 (fanout=4)

    MacroCell: Name=Net_1396_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(pay_empty)
        Main Equation            : 2 pterms
        (
              !tx_init * tx_en * Net_1396_0
            + tx_init * Net_1396_1
        );
        Output = Net_1396_1 (fanout=5)

    MacroCell: Name=Net_1396_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(pay_empty)
        Main Equation            : 2 pterms
        (
              !tx_init * !tx_en * Net_1396_0
            + !tx_init * tx_en * !Net_1396_0
        );
        Output = Net_1396_0 (fanout=6)

    MacroCell: Name=pay_empty, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cy_srff_10 * !dma_pay_fin * !Net_1384_2 * !Net_1384_1 * 
              !Net_1384_0
            + pay_empty * !dma_pay_fin
        );
        Output = pay_empty (fanout=6)

    MacroCell: Name=Net_1384_2, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(symb_trigger)
        Main Equation            : 2 pterms
        (
              !tx_done * tx_en * Net_1384_1 * Net_1384_0
            + tx_done * Net_1384_2
        );
        Output = Net_1384_2 (fanout=2)

    MacroCell: Name=Net_1384_1, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(symb_trigger)
        Main Equation            : 2 pterms
        (
              !tx_done * tx_en * Net_1384_0
            + tx_done * Net_1384_1
        );
        Output = Net_1384_1 (fanout=3)

    MacroCell: Name=Net_1384_0, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(symb_trigger)
        Main Equation            : 2 pterms
        (
              !tx_done * !tx_en * Net_1384_0
            + !tx_done * tx_en * !Net_1384_0
        );
        Output = Net_1384_0 (fanout=4)

    MacroCell: Name=\PWM_LED_1:PWMUDB:trig_last\, Mode=(D-Register)
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EdgeRising_8:EdgeDetect_1:last\ * tx_en * !Net_34_3 * 
              !Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = \PWM_LED_1:PWMUDB:trig_last\ (fanout=1)

    MacroCell: Name=\PWM_LED_1:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\EdgeRising_8:EdgeDetect_1:last\ * tx_en * 
              !\PWM_LED_1:PWMUDB:trig_last\ * !Net_34_3 * !Net_34_2 * 
              Net_34_1 * Net_34_0
            + !\EdgeRising_8:EdgeDetect_1:last\ * tx_en * 
              \PWM_LED_1:PWMUDB:runmode_enable\ * !Net_34_3 * !Net_34_2 * 
              Net_34_1 * Net_34_0
        );
        Output = \PWM_LED_1:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_LED_1:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LED_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_LED_1:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_LED_1:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_LED_1:PWMUDB:prevCompare1\ * \PWM_LED_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_LED_1:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=Net_1407, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LED_1:PWMUDB:runmode_enable\ * 
              \PWM_LED_1:PWMUDB:cmp1_less\
        );
        Output = Net_1407 (fanout=1)

    MacroCell: Name=tx_en, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              tx_init * !tx_done * dma_pay_fin
            + !tx_done * tx_en
        );
        Output = tx_en (fanout=13)

    MacroCell: Name=\EdgeRising_3:EdgeDetect_1:last\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(clk_edge)
        Main Equation            : 1 pterm
        (
              !Net_34_3 * !Net_34_2 * !Net_34_1 * !Net_34_0
        );
        Output = \EdgeRising_3:EdgeDetect_1:last\ (fanout=3)

    MacroCell: Name=\EdgeRising_2:EdgeDetect_1:last\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(clk_edge)
        Main Equation            : 1 pterm
        (
              !Net_34_3 * !Net_34_2 * !Net_34_1 * Net_34_0
        );
        Output = \EdgeRising_2:EdgeDetect_1:last\ (fanout=1)

    MacroCell: Name=tx_init, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !tx_init * Net_1369
            + tx_init * !dma_pay_fin
        );
        Output = tx_init (fanout=8)

    MacroCell: Name=\FDIV_EDGE:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FDIV_EDGE:not_last_reset\ (fanout=3)

    MacroCell: Name=\FDIV_EDGE:count_1\, Mode=(T-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FDIV_EDGE:not_last_reset\ * \FDIV_EDGE:count_0\
        );
        Output = \FDIV_EDGE:count_1\ (fanout=1)

    MacroCell: Name=\FDIV_EDGE:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FDIV_EDGE:not_last_reset\
        );
        Output = \FDIV_EDGE:count_0\ (fanout=2)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_1355
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_1355 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_1355 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_1355
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_1355 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_1355 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_1355
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1355
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\FDIV_TX_SLOTS:not_last_reset\, Mode=(D-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FDIV_TX_SLOTS:not_last_reset\ (fanout=2)

    MacroCell: Name=\FDIV_TX_SLOTS:count_0\, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FDIV_TX_SLOTS:not_last_reset\
        );
        Output = \FDIV_TX_SLOTS:count_0\ (fanout=1)

    MacroCell: Name=Net_34_3, Mode=(T-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: PosEdge(clk_tx_slots)
        Main Equation            : 1 pterm
        (
              Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = Net_34_3 (fanout=15)

    MacroCell: Name=Net_34_2, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: PosEdge(clk_tx_slots)
        Main Equation            : 2 pterms
        (
              Net_34_3 * Net_34_1 * Net_34_0
            + Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = Net_34_2 (fanout=16)

    MacroCell: Name=Net_34_1, Mode=(T-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: PosEdge(clk_tx_slots)
        Main Equation            : 1 pterm
        (
              Net_34_0
        );
        Output = Net_34_1 (fanout=16)

    MacroCell: Name=Net_34_0, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: PosEdge(clk_tx_slots)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_34_0 (fanout=17)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_LED_1:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            cs_addr_2 => \PWM_LED_1:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_LED_1:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_LED_1:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_LED_1:PWMUDB:tc_i\ ,
            f1_blk_stat_comb => \PWM_LED_1:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_LED_1:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            status_3 => \PWM_LED_1:PWMUDB:status_3\ ,
            status_2 => \PWM_LED_1:PWMUDB:status_2\ ,
            status_0 => \PWM_LED_1:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\CREG_PAY_SIZE:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CREG_PAY_SIZE:control_7\ ,
            control_6 => \CREG_PAY_SIZE:control_6\ ,
            control_5 => \CREG_PAY_SIZE:control_5\ ,
            control_4 => \CREG_PAY_SIZE:control_4\ ,
            control_3 => Net_1461_3 ,
            control_2 => Net_1461_2 ,
            control_1 => Net_1461_1 ,
            control_0 => Net_1461_0 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\CREG_TX_INIT:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \CREG_TX_INIT:control_7\ ,
            control_6 => \CREG_TX_INIT:control_6\ ,
            control_5 => \CREG_TX_INIT:control_5\ ,
            control_4 => \CREG_TX_INIT:control_4\ ,
            control_3 => \CREG_TX_INIT:control_3\ ,
            control_2 => \CREG_TX_INIT:control_2\ ,
            control_1 => \CREG_TX_INIT:control_1\ ,
            control_0 => Net_1369 );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">

    ------------------------------------------------------------
    DRQ listing
    ------------------------------------------------------------

    drqcell: Name =DMA_PAY
        PORT MAP (
            dmareq => Net_1382 ,
            termin => Net_1377 ,
            termout => dma_pay_fin );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =ISR_SYMB_1
        PORT MAP (
            interrupt => symb_trigger );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    0 :    4 :    4 :  0.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    1 :   31 :   32 :  3.13 %
IO                            :   11 :   37 :   48 : 22.92 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    0 :    1 :    1 :  0.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    1 :   23 :   24 :  4.17 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   68 :  124 :  192 : 35.42 %
  Unique P-terms              :  110 :  274 :  384 : 28.65 %
  Total P-terms               :  121 :      :      :        
  Datapath Cells              :    4 :   20 :   24 : 16.67 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    3 :   21 :   24 : 12.50 %
    Control Registers         :    2 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    2 :    2 :  0.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.108ms
ADD: mpr.M0037: information: Unused pieces of the design have been optimized out. See the Tech mapping section of the report file for details.
 * C:\Users\dr\Documents\GitHub\SHW\SHW_OOK.cydsn\codegentemp\SHW_OOK.rpt (Tech mapping)

Tech Mapping phase: Elapsed time ==> 0s.182ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_2@[IOP=(1)][IoId=(2)] : DEB_PIN0(0) (fixed)
IO_4@[IOP=(1)][IoId=(4)] : DEB_PIN1(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : DEB_PIN2(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : DEB_PIN3(0) (fixed)
IO_0@[IOP=(12)][IoId=(0)] : DEB_PIN4(0) (fixed)
IO_6@[IOP=(12)][IoId=(6)] : FTDI_RX(0) (fixed)
IO_7@[IOP=(12)][IoId=(7)] : FTDI_TX(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : LED_OUT(0) (fixed)
Analog Placement phase: Elapsed time ==> 0s.023ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = False
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.244ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 1.1 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   24 :   24 :   48 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            7.17
                   Pterms :            4.79
               Macrocells :            2.83
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.002ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         12 :      11.75 :       5.67
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=3, #inputs=11, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_1355
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_1355
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_1355 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=4, #inputs=6, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_1355 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_1355 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_1355 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_1355
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,1)] contents:
LAB@[UDB=(0,1)][LB=0] #macrocells=4, #inputs=10, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_1355 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(0,1)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_1355
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(0,1)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,1)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\EdgeRising_8:EdgeDetect_1:last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(clk_edge)
        Main Equation            : 1 pterm
        (
              !Net_34_3 * !Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = \EdgeRising_8:EdgeDetect_1:last\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\EdgeRising_2:EdgeDetect_1:last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(clk_edge)
        Main Equation            : 1 pterm
        (
              !Net_34_3 * !Net_34_2 * !Net_34_1 * Net_34_0
        );
        Output = \EdgeRising_2:EdgeDetect_1:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\EdgeRising_4:EdgeDetect_1:last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(clk_edge)
        Main Equation            : 1 pterm
        (
              !Net_34_3 * !Net_34_2 * Net_34_1 * !Net_34_0
        );
        Output = \EdgeRising_4:EdgeDetect_1:last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\EdgeRising_3:EdgeDetect_1:last\, Mode=(D-Register) @ [UDB=(0,1)][LB=1][MC=3]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(clk_edge)
        Main Equation            : 1 pterm
        (
              !Net_34_3 * !Net_34_2 * !Net_34_1 * !Net_34_0
        );
        Output = \EdgeRising_3:EdgeDetect_1:last\ (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=3, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(0,2)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,2)][LB=1] #macrocells=4, #inputs=4, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=clk_edge, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !clk_edge * \FDIV_EDGE:not_last_reset\ * !\FDIV_EDGE:count_0\
            + \FDIV_EDGE:not_last_reset\ * !\FDIV_EDGE:count_1\ * 
              \FDIV_EDGE:count_0\
        );
        Output = clk_edge (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FDIV_EDGE:count_1\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FDIV_EDGE:not_last_reset\ * \FDIV_EDGE:count_0\
        );
        Output = \FDIV_EDGE:count_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FDIV_EDGE:count_0\, Mode=(T-Register) @ [UDB=(0,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FDIV_EDGE:not_last_reset\
        );
        Output = \FDIV_EDGE:count_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\FDIV_EDGE:not_last_reset\, Mode=(D-Register) @ [UDB=(0,2)][LB=1][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FDIV_EDGE:not_last_reset\ (fanout=3)
        Properties               : 
        {
        }
}

UDB [UDB=(0,3)] contents:
LAB@[UDB=(0,3)][LB=0] #macrocells=1, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=tx_done_split, Mode=(Combinatorial) @ [UDB=(0,3)][LB=0][MC=0]
        Total # of inputs        : 12
        Total # of product terms : 8
            Clock Enable: True
        Main Equation            : 8 pterms
        (
              Net_1396_3 * !Net_1461_3
            + Net_1396_2 * !Net_1461_2
            + Net_1396_1 * !Net_1461_1
            + Net_1396_0 * !Net_1461_0
            + Net_34_3
            + Net_34_2
            + !Net_34_1
            + !Net_34_0
        );
        Output = tx_done_split (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,3)][LB=1] #macrocells=2, #inputs=12, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=tx_done, Mode=(Combinatorial) @ [UDB=(0,3)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 6
            Clock Enable: True
        Main Equation            : 6 pterms
        !(
              \EdgeRising_8:EdgeDetect_1:last\
            + !Net_1396_3 * Net_1461_3
            + !Net_1396_2 * Net_1461_2
            + !Net_1396_1 * Net_1461_1
            + !Net_1396_0 * Net_1461_0
            + tx_done_split
        );
        Output = tx_done (fanout=4)
        Properties               : 
        {
            soft = 1
        }

    [McSlotId=1]:     MacroCell: Name=Net_1396_3, Mode=(T-Register) @ [UDB=(0,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(pay_empty)
        Main Equation            : 2 pterms
        (
              !tx_init * tx_en * Net_1396_2 * Net_1396_1 * Net_1396_0
            + tx_init * Net_1396_3
        );
        Output = Net_1396_3 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

controlcell: Name =\CREG_PAY_SIZE:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CREG_PAY_SIZE:control_7\ ,
        control_6 => \CREG_PAY_SIZE:control_6\ ,
        control_5 => \CREG_PAY_SIZE:control_5\ ,
        control_4 => \CREG_PAY_SIZE:control_4\ ,
        control_3 => Net_1461_3 ,
        control_2 => Net_1461_2 ,
        control_1 => Net_1461_1 ,
        control_0 => Net_1461_0 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,4)] contents:
LAB@[UDB=(0,4)][LB=0] #macrocells=3, #inputs=5, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_1384_2, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(symb_trigger)
        Main Equation            : 2 pterms
        (
              !tx_done * tx_en * Net_1384_1 * Net_1384_0
            + tx_done * Net_1384_2
        );
        Output = Net_1384_2 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1384_1, Mode=(T-Register) @ [UDB=(0,4)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(symb_trigger)
        Main Equation            : 2 pterms
        (
              !tx_done * tx_en * Net_1384_0
            + tx_done * Net_1384_1
        );
        Output = Net_1384_1 (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1384_0, Mode=(D-Register) @ [UDB=(0,4)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(symb_trigger)
        Main Equation            : 2 pterms
        (
              !tx_done * !tx_en * Net_1384_0
            + !tx_done * tx_en * !Net_1384_0
        );
        Output = Net_1384_0 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(0,4)][LB=1] #macrocells=1, #inputs=6, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=pay_empty, Mode=(D-Register) @ [UDB=(0,4)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !cy_srff_10 * !dma_pay_fin * !Net_1384_2 * !Net_1384_1 * 
              !Net_1384_0
            + pay_empty * !dma_pay_fin
        );
        Output = pay_empty (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(0,5)] contents:
LAB@[UDB=(0,5)][LB=0] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=Net_1396_0, Mode=(D-Register) @ [UDB=(0,5)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(pay_empty)
        Main Equation            : 2 pterms
        (
              !tx_init * !tx_en * Net_1396_0
            + !tx_init * tx_en * !Net_1396_0
        );
        Output = Net_1396_0 (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1396_1, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(pay_empty)
        Main Equation            : 2 pterms
        (
              !tx_init * tx_en * Net_1396_0
            + tx_init * Net_1396_1
        );
        Output = Net_1396_1 (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_1396_2, Mode=(T-Register) @ [UDB=(0,5)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: PosEdge(pay_empty)
        Main Equation            : 2 pterms
        (
              !tx_init * tx_en * Net_1396_1 * Net_1396_0
            + tx_init * Net_1396_2
        );
        Output = Net_1396_2 (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=tx_slot1_re, Mode=(Combinatorial) @ [UDB=(0,5)][LB=0][MC=3]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EdgeRising_2:EdgeDetect_1:last\ * !Net_34_3 * !Net_34_2 * 
              !Net_34_1 * Net_34_0
        );
        Output = tx_slot1_re (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,5)][LB=1] #macrocells=3, #inputs=12, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(0,5)][LB=1][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1350, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_1350 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=tx_slot2_re, Mode=(Combinatorial) @ [UDB=(0,5)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EdgeRising_4:EdgeDetect_1:last\ * !Net_34_3 * !Net_34_2 * 
              Net_34_1 * !Net_34_0
        );
        Output = tx_slot2_re (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=clk_tx_slots, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              \FDIV_TX_SLOTS:not_last_reset\ * !\FDIV_TX_SLOTS:count_0\
        );
        Output = clk_tx_slots (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FDIV_TX_SLOTS:count_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \FDIV_TX_SLOTS:not_last_reset\
        );
        Output = \FDIV_TX_SLOTS:count_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FDIV_TX_SLOTS:not_last_reset\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FDIV_TX_SLOTS:not_last_reset\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=1, #inputs=3, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=tx_init, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !tx_init * Net_1369
            + tx_init * !dma_pay_fin
        );
        Output = tx_init (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

UDB [UDB=(1,1)] contents:
LAB@[UDB=(1,1)][LB=0] #macrocells=3, #inputs=8, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=clk_deb_tx_slots, Mode=(D-Register) @ [UDB=(1,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: PosEdge(clk_tx_slots)
        Main Equation            : 2 pterms
        !(
              !clk_deb_tx_slots * \FreqDiv_1:not_last_reset\ * 
              !\FreqDiv_1:count_0\
            + \FreqDiv_1:not_last_reset\ * !\FreqDiv_1:count_1\ * 
              \FreqDiv_1:count_0\
        );
        Output = clk_deb_tx_slots (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_LED_1:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(1,1)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LED_1:PWMUDB:runmode_enable\ * \PWM_LED_1:PWMUDB:tc_i\
        );
        Output = \PWM_LED_1:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,1)][LB=1] #macrocells=3, #inputs=8, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=\PWM_LED_1:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(1,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_LED_1:PWMUDB:prevCompare1\ * \PWM_LED_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_LED_1:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=tx_slot3_re, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EdgeRising_8:EdgeDetect_1:last\ * !Net_34_3 * !Net_34_2 * 
              Net_34_1 * Net_34_0
        );
        Output = tx_slot3_re (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=tx_slot0_re, Mode=(Combinatorial) @ [UDB=(1,1)][LB=1][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EdgeRising_3:EdgeDetect_1:last\ * !Net_34_3 * !Net_34_2 * 
              !Net_34_1 * !Net_34_0
        );
        Output = tx_slot0_re (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

statusicell: Name =\PWM_LED_1:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        status_3 => \PWM_LED_1:PWMUDB:status_3\ ,
        status_2 => \PWM_LED_1:PWMUDB:status_2\ ,
        status_0 => \PWM_LED_1:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=4, #inputs=12, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=cy_srff_10, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !cy_srff_10 * !tx_init
            + tx_en * !\EdgeRising_3:EdgeDetect_1:last\ * !Net_34_3 * 
              !Net_34_2 * !Net_34_1 * !Net_34_0
        );
        Output = cy_srff_10 (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\PWM_LED_1:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\EdgeRising_8:EdgeDetect_1:last\ * tx_en * 
              !\PWM_LED_1:PWMUDB:trig_last\ * !Net_34_3 * !Net_34_2 * 
              Net_34_1 * Net_34_0
            + !\EdgeRising_8:EdgeDetect_1:last\ * tx_en * 
              \PWM_LED_1:PWMUDB:runmode_enable\ * !Net_34_3 * !Net_34_2 * 
              Net_34_1 * Net_34_0
        );
        Output = \PWM_LED_1:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_LED_1:PWMUDB:trig_last\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\EdgeRising_8:EdgeDetect_1:last\ * tx_en * !Net_34_3 * 
              !Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = \PWM_LED_1:PWMUDB:trig_last\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_1382, Mode=(Combinatorial) @ [UDB=(1,2)][LB=0][MC=3]
        Total # of inputs        : 8
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\EdgeRising_8:EdgeDetect_1:last\ * tx_init * !Net_34_3 * 
              !Net_34_2 * Net_34_1 * Net_34_0
            + !\EdgeRising_8:EdgeDetect_1:last\ * pay_empty * tx_en * 
              !Net_34_3 * !Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = Net_1382 (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,2)][LB=1] #macrocells=4, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=Net_1407, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LED_1:PWMUDB:runmode_enable\ * 
              \PWM_LED_1:PWMUDB:cmp1_less\
        );
        Output = Net_1407 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=tx_en, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              tx_init * !tx_done * dma_pay_fin
            + !tx_done * tx_en
        );
        Output = tx_en (fanout=13)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_LED_1:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(1,2)][LB=1][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_BUS_CLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_LED_1:PWMUDB:cmp1_less\
        );
        Output = \PWM_LED_1:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(1,2)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_LED_1:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => ClockBlock_BUS_CLK ,
        cs_addr_2 => \PWM_LED_1:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_LED_1:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_LED_1:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_LED_1:PWMUDB:tc_i\ ,
        f1_blk_stat_comb => \PWM_LED_1:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] contents:
LAB@[UDB=(1,3)][LB=0] #macrocells=4, #inputs=3, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_34_0, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=0]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: PosEdge(clk_tx_slots)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = Net_34_0 (fanout=17)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:count_1\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: PosEdge(clk_tx_slots)
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\ * \FreqDiv_1:count_0\
        );
        Output = \FreqDiv_1:count_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\FreqDiv_1:count_0\, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: PosEdge(clk_tx_slots)
        Main Equation            : 1 pterm
        (
              \FreqDiv_1:not_last_reset\
        );
        Output = \FreqDiv_1:count_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=Net_34_1, Mode=(T-Register) @ [UDB=(1,3)][LB=0][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: PosEdge(clk_tx_slots)
        Main Equation            : 1 pterm
        (
              Net_34_0
        );
        Output = Net_34_1 (fanout=16)
        Properties               : 
        {
        }
}

LAB@[UDB=(1,3)][LB=1] #macrocells=2, #inputs=6, #pterms=3
{
    [McSlotId=0]:     MacroCell: Name=Net_34_2, Mode=(T-Register) @ [UDB=(1,3)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: PosEdge(clk_tx_slots)
        Main Equation            : 2 pterms
        (
              Net_34_3 * Net_34_1 * Net_34_0
            + Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = Net_34_2 (fanout=16)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=symb_trigger, Mode=(Combinatorial) @ [UDB=(1,3)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              tx_en * !\EdgeRising_3:EdgeDetect_1:last\ * !Net_34_3 * 
              !Net_34_2 * !Net_34_1 * !Net_34_0
        );
        Output = symb_trigger (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

UDB [UDB=(1,4)] contents:
LAB@[UDB=(1,4)][LB=0] #macrocells=3, #inputs=8, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_34_3, Mode=(T-Register) @ [UDB=(1,4)][LB=0][MC=0]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: PosEdge(clk_tx_slots)
        Main Equation            : 1 pterm
        (
              Net_34_2 * Net_34_1 * Net_34_0
        );
        Output = Net_34_3 (fanout=15)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\FreqDiv_1:not_last_reset\, Mode=(D-Register) @ [UDB=(1,4)][LB=0][MC=1]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (clk_rx_slots) => Global
            Clock Enable: PosEdge(clk_tx_slots)
        Main Equation            : 0 pterms
        !(
            0
        );
        Output = \FreqDiv_1:not_last_reset\ (fanout=3)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,4)][LB=1] #macrocells=2, #inputs=4, #pterms=4
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(1,4)][LB=1][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(1,4)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\CREG_TX_INIT:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \CREG_TX_INIT:control_7\ ,
        control_6 => \CREG_TX_INIT:control_6\ ,
        control_5 => \CREG_TX_INIT:control_5\ ,
        control_4 => \CREG_TX_INIT:control_4\ ,
        control_3 => \CREG_TX_INIT:control_3\ ,
        control_2 => \CREG_TX_INIT:control_2\ ,
        control_1 => \CREG_TX_INIT:control_1\ ,
        control_0 => Net_1369 );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,5)] contents:
LAB@[UDB=(1,5)][LB=0] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(1,5)][LB=0][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,5)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=1]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(1,5)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,0)] is empty.
UDB [UDB=(2,1)] is empty.
UDB [UDB=(2,2)] is empty.
UDB [UDB=(2,3)] is empty.
UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] is empty.
UDB [UDB=(3,1)] is empty.
UDB [UDB=(3,2)] is empty.
UDB [UDB=(3,3)] is empty.
UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =ISR_SYMB_1
        PORT MAP (
            interrupt => symb_trigger );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: 
  Dma@ [DrqContainer=(0)][DrqId=(0)] 
    drqcell: Name =DMA_PAY
        PORT MAP (
            dmareq => Net_1382 ,
            termin => Net_1377 ,
            termout => dma_pay_fin );
        Properties:
        {
            drq_type = "00"
            num_tds = 0
        }
Port 0 contains the following IO cells:
Port 1 contains the following IO cells:
[IoId=2]: 
Pin : Name = DEB_PIN0(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DEB_PIN0(0)__PA ,
        pin_input => clk_deb_tx_slots ,
        pad => DEB_PIN0(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = DEB_PIN1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DEB_PIN1(0)__PA ,
        pin_input => tx_slot0_re ,
        pad => DEB_PIN1(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = DEB_PIN2(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DEB_PIN2(0)__PA ,
        pin_input => tx_slot1_re ,
        pad => DEB_PIN2(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = DEB_PIN3(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DEB_PIN3(0)__PA ,
        pin_input => tx_slot2_re ,
        pad => DEB_PIN3(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = LED_OUT(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED_OUT(0)__PA ,
        pin_input => Net_1407 ,
        pad => LED_OUT(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=0]: 
Pin : Name = DEB_PIN4(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => DEB_PIN4(0)__PA ,
        pin_input => tx_slot3_re ,
        pad => DEB_PIN4(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = FTDI_RX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => FTDI_RX(0)__PA ,
        fb => Net_1355 ,
        pad => FTDI_RX(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = FTDI_TX(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => FTDI_TX(0)__PA ,
        pin_input => Net_1350 ,
        pad => FTDI_TX(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => \UART:Net_9\ ,
            dclk_0 => \UART:Net_9_local\ ,
            dclk_glb_1 => clk_shift ,
            dclk_1 => clk_shift_local ,
            dclk_glb_2 => clk_rx_slots ,
            dclk_2 => clk_rx_slots_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: empty
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: empty
LPF group 0: empty
SAR group 0: empty
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |             | 
Port | Pin | Fixed |      Type |       Drive Mode |        Name | Connections
-----+-----+-------+-----------+------------------+-------------+---------------------
   1 |   2 |     * |      NONE |         CMOS_OUT | DEB_PIN0(0) | In(clk_deb_tx_slots)
     |   4 |     * |      NONE |         CMOS_OUT | DEB_PIN1(0) | In(tx_slot0_re)
     |   5 |     * |      NONE |         CMOS_OUT | DEB_PIN2(0) | In(tx_slot1_re)
     |   6 |     * |      NONE |         CMOS_OUT | DEB_PIN3(0) | In(tx_slot2_re)
-----+-----+-------+-----------+------------------+-------------+---------------------
   3 |   0 |     * |      NONE |         CMOS_OUT |  LED_OUT(0) | In(Net_1407)
-----+-----+-------+-----------+------------------+-------------+---------------------
  12 |   0 |     * |      NONE |         CMOS_OUT | DEB_PIN4(0) | In(tx_slot3_re)
     |   6 |     * |      NONE |     HI_Z_DIGITAL |  FTDI_RX(0) | FB(Net_1355)
     |   7 |     * |      NONE |         CMOS_OUT |  FTDI_TX(0) | In(Net_1350)
--------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.037ms
Digital Placement phase: Elapsed time ==> 1s.473ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "SHW_OOK_r.vh2" --pcf-path "SHW_OOK.pco" --des-name "SHW_OOK" --dsf-path "SHW_OOK.dsf" --sdc-path "SHW_OOK.sdc" --lib-path "SHW_OOK_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 2s.558ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in SHW_OOK_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.419ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.238ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 5s.470ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 5s.471ms
API generation phase: Elapsed time ==> 1s.260ms
Dependency generation phase: Elapsed time ==> 0s.020ms
Cleanup phase: Elapsed time ==> 0s.000ms
