Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Sep 21 22:15:44 2022
| Host         : Andrey-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_tactico_control_sets_placed.rpt
| Design       : top_tactico
| Device       : xc7a100t
----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   143 |
|    Minimum number of control sets                        |   143 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    24 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   143 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |   129 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     1 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              79 |           24 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1173 |          430 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|             Clock Signal             |                             Enable Signal                             |                 Set/Reset Signal                | Slice Load Count | Bel Load Count |
+--------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/clk_divider_spi/mosi                    | rst_pi_IBUF                                     |                1 |              1 |
|  generate_clock_10Mhz/inst/CLK_10MHZ |                                                                       |                                                 |                4 |              4 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/contador[3]_i_1_n_0         | rst_pi_IBUF                                     |                2 |              4 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/state_machine/en_conta_reg_0[0]         | rst_pi_IBUF                                     |                3 |              7 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/reg_shift_mosi[0]           | rst_pi_IBUF                                     |                3 |              7 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/progress_reg_1[0]           | rst_pi_IBUF                                     |                3 |              7 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/rx[6]_i_1_n_0               | rst_pi_IBUF                                     |                2 |              7 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_44[0]         | rst_pi_IBUF                                     |                5 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_50[0]         | rst_pi_IBUF                                     |                5 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_65[0]         | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_67[0]         | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_74[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_35[0]         | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_34[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_73[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_68[0]         | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_57[0]         | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_5[0]          | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_56[0]         | rst_pi_IBUF                                     |                6 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_55[0]         | rst_pi_IBUF                                     |                5 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_33[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_62[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_76[0]         | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_8[0]          | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_54[0]         | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_32[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_82[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_39[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_84[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_36[0]         | rst_pi_IBUF                                     |                6 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_60[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_53[0]         | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_85[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_51[0]         | rst_pi_IBUF                                     |                6 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_83[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_72[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_30[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_61[0]         | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_52[0]         | rst_pi_IBUF                                     |                5 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_48[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_6[0]          | rst_pi_IBUF                                     |                5 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_29[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_58[0]         | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_69[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_45[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_63[0]         | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_7[0]          | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_78[0]         | rst_pi_IBUF                                     |                6 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_49[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_59[0]         | rst_pi_IBUF                                     |                5 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_38[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_4[0]          | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_70[0]         | rst_pi_IBUF                                     |                6 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_75[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_47[0]         | rst_pi_IBUF                                     |                5 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_79[0]         | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_28[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_46[0]         | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_64[0]         | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_3[0]          | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_40[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_41[0]         | rst_pi_IBUF                                     |                7 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_42[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_43[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_66[0]         | rst_pi_IBUF                                     |                5 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_77[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_80[0]         | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_37[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_87[0]         | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_88[0]         | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_86[0]         | rst_pi_IBUF                                     |                7 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_71[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_9[0]          | rst_pi_IBUF                                     |                5 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_90[0]         | rst_pi_IBUF                                     |                5 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_93[0]         | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_94[0]         | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_95[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_91[0]         | rst_pi_IBUF                                     |                5 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_96[0]         | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_97[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_92[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_98[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/we_ram2_reg_1[0]            | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/we_ram2_reg_2[0]            | rst_pi_IBUF                                     |                5 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/we_ram2_reg_3[0]            | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/we_ram2_reg_4[0]            | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_99[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_89[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/we_ram2_reg_0[0]            | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_81[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/addr2_reg[6]_6[0]           | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/addr2_reg[6]_1[0]           | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_10[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_100[0]        | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/E[0]                        | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/addr2_reg[6]_2[0]           | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/addr2_reg[6]_3[0]           | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_31[0]         | rst_pi_IBUF                                     |                5 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/addr2_reg[6]_5[0]           | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/addr2_reg[6]_4[0]           | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/addr2_reg[6]_0[0]           | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_22[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_112[0]        | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_104[0]        | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_105[0]        | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_108[0]        | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_15[0]         | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_106[0]        | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_115[0]        | rst_pi_IBUF                                     |                5 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_114[0]        | rst_pi_IBUF                                     |                5 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_11[0]         | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_113[0]        | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_116[0]        | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_101[0]        | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_102[0]        | rst_pi_IBUF                                     |                6 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_17[0]         | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_19[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_20[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_110[0]        | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_21[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_107[0]        | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_18[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_103[0]        | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_117[0]        | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_14[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_16[0]         | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_23[0]         | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_109[0]        | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_111[0]        | rst_pi_IBUF                                     |                6 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_12[0]         | rst_pi_IBUF                                     |                7 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_13[0]         | rst_pi_IBUF                                     |                2 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_24[0]         | rst_pi_IBUF                                     |                1 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_25[0]         | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_26[0]         | rst_pi_IBUF                                     |                4 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/control_spi/hold_ctrl_reg_27[0]         | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/clk_divider_spi/clk_fn                  | rst_pi_IBUF                                     |                3 |              8 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | envio_pulso_send/E[0]                                                 | rst_pi_IBUF                                     |                6 |             12 |
|  generate_clock_10Mhz/inst/CLK_10MHZ |                                                                       | rst_pi_IBUF                                     |                8 |             15 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/clk_divider_spi/cntr_flankn[31]_i_1_n_0 | interface_spi/master_race_spi/control_spi/SR[0] |                7 |             32 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | interface_spi/master_race_spi/clk_divider_spi/cntr_flankp[31]_i_1_n_0 | interface_spi/master_race_spi/control_spi/SR[0] |               11 |             32 |
|  generate_clock_10Mhz/inst/CLK_10MHZ |                                                                       | interface_spi/master_race_spi/control_spi/SR[0] |                8 |             32 |
|  generate_clock_10Mhz/inst/CLK_10MHZ |                                                                       | seg7_control/digit_timer[0]_i_1_n_0             |                8 |             32 |
|  generate_clock_10Mhz/inst/CLK_10MHZ | envio_pulso_send/start                                                | envio_pulso_send/counter[0]_i_1_n_0             |                8 |             32 |
+--------------------------------------+-----------------------------------------------------------------------+-------------------------------------------------+------------------+----------------+


