$date
	Wed Mar  1 00:49:21 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module aluControlUnit $end
$var wire 6 ! instruction_5_0 [5:0] $end
$var wire 4 " alu_out [3:0] $end
$var wire 2 # alu_op [1:0] $end
$var reg 1 $ alu_out_reg $end
$scope module get_op $end
$var wire 1 % alu_src $end
$var wire 1 & branch $end
$var wire 6 ' instr_op [5:0] $end
$var wire 1 ( mem_read $end
$var wire 1 ) mem_to_reg $end
$var wire 1 * mem_write $end
$var wire 1 + reg_dst $end
$var wire 1 , reg_st $end
$var wire 1 - reg_write $end
$var wire 2 . alu_op [1:0] $end
$var reg 1 / alu_op_reg $end
$var reg 1 0 alu_src_reg $end
$var reg 1 1 branch_reg $end
$var reg 1 2 mem_read_reg $end
$var reg 1 3 mem_to_reg_reg $end
$var reg 1 4 mem_write_reg $end
$var reg 1 5 reg_dst_reg $end
$var reg 1 6 reg_write_reg $end
$upscope $end
$upscope $end
$scope module datapath_tb $end
$var wire 4 7 alu_result [3:0] $end
$var wire 9 8 result [8:0] $end
$var reg 9 9 R [8:0] $end
$var reg 4 : R_alu [3:0] $end
$var reg 1 ; clk $end
$var reg 6 < instr_field [5:0] $end
$var reg 6 = instr_op [5:0] $end
$var integer 32 > failedTests [31:0] $end
$var integer 32 ? totalTests [31:0] $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ?
b0 >
bx =
bx <
1;
bx :
bx 9
bz 8
bz 7
16
15
04
03
02
01
00
0/
b0 .
1-
1,
z+
0*
0)
0(
bz '
0&
0%
0$
b0 #
b0 "
bz !
$end
#10000
0;
#20000
1;
#30000
b100100010 9
b0 =
b1 ?
0;
#40000
1;
#50000
0;
#60000
1;
#70000
0;
#80000
1;
#90000
0;
#100000
1;
#110000
0;
#120000
1;
#130000
0;
b11110000 9
b100011 =
b10 ?
#140000
1;
#150000
0;
#160000
1;
#170000
0;
#180000
1;
#190000
0;
#200000
1;
#210000
0;
#220000
1;
#230000
0;
bx1x001000 9
b101011 =
b11 ?
#240000
1;
#250000
0;
#260000
1;
#270000
0;
#280000
1;
#290000
0;
#300000
1;
#310000
0;
#320000
1;
#330000
0;
bx0x000101 9
b100 =
b100 ?
#340000
1;
#350000
0;
#360000
1;
#370000
0;
#380000
1;
#390000
0;
#400000
1;
#410000
0;
#420000
1;
#430000
0;
b10 :
b100000 <
b0 =
b101 ?
#440000
1;
#450000
0;
#460000
1;
#470000
0;
#480000
1;
#490000
0;
#500000
1;
#510000
0;
#520000
1;
#530000
0;
b110 :
b100010 <
b110 ?
b1 >
#540000
1;
#550000
0;
#560000
1;
#570000
0;
#580000
1;
#590000
0;
#600000
1;
#610000
0;
#620000
1;
#630000
0;
b0 :
b100100 <
b111 ?
b10 >
#640000
1;
#650000
0;
#660000
1;
#670000
0;
#680000
1;
#690000
0;
#700000
1;
#710000
0;
#720000
1;
#730000
0;
b1 :
b1000 ?
b11 >
#740000
1;
#750000
0;
#760000
1;
#770000
0;
#780000
1;
#790000
0;
#800000
1;
#810000
0;
#820000
1;
#830000
0;
b1100 :
b100111 <
b1001 ?
b100 >
#840000
1;
#850000
0;
#860000
1;
#870000
0;
#880000
1;
#890000
0;
#900000
1;
#910000
0;
#920000
1;
#930000
0;
b111 :
b101010 <
b1010 ?
b101 >
#940000
1;
#950000
0;
#960000
1;
#970000
0;
#980000
1;
#990000
0;
#1000000
1;
#1010000
0;
#1020000
1;
#1030000
0;
b10 :
bx <
b100011 =
b1011 ?
b110 >
#1040000
1;
#1050000
0;
#1060000
1;
#1070000
0;
#1080000
1;
#1090000
0;
#1100000
1;
#1110000
0;
#1120000
1;
#1130000
0;
b101011 =
b1100 ?
b111 >
#1140000
1;
#1150000
0;
#1160000
1;
#1170000
0;
#1180000
1;
#1190000
0;
#1200000
1;
#1210000
0;
#1220000
1;
#1230000
0;
b100 =
b1101 ?
b1000 >
#1240000
1;
#1250000
0;
#1260000
1;
#1270000
0;
#1280000
1;
#1290000
0;
#1300000
1;
#1310000
0;
#1320000
1;
#1330000
0;
b1001 >
