// Seed: 1783415619
module module_0 (
    input wire id_0
);
  assign id_2 = id_0;
  module_2 modCall_1 (
      id_2,
      id_2,
      id_2
  );
  assign modCall_1.id_2 = 0;
  logic [7:0] id_3;
  wire id_4;
  assign id_3[1] = 1;
  wire id_5;
endmodule
module module_1 (
    input uwire id_0
);
  module_0 modCall_1 (id_0);
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    output tri0 id_0,
    output tri0 id_1,
    output supply1 id_2
);
  wire id_4, id_5, id_6, id_7, id_8, id_9, id_10;
endmodule
module module_3 (
    input tri0 id_0,
    output wor id_1,
    input wor id_2,
    output supply1 id_3,
    output tri0 id_4,
    input supply0 id_5,
    input uwire id_6,
    input supply1 id_7,
    input wire id_8,
    input tri1 id_9,
    input wand id_10,
    output uwire id_11,
    input tri0 id_12,
    output wor id_13,
    input tri1 id_14,
    output wand id_15,
    input tri0 id_16,
    output supply1 id_17,
    output supply0 id_18,
    output supply1 id_19
);
  xnor primCall (id_15, id_5, id_0, id_14, id_16, id_9, id_10, id_12, id_7, id_8);
  module_2 modCall_1 (
      id_15,
      id_1,
      id_15
  );
endmodule
