<profile>

<section name = "Vivado HLS Report for 'forward_pool'" level="0">
<item name = "Date">Fri May 24 00:15:54 2019
</item>
<item name = "Version">2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)</item>
<item name = "Project">zynqconn</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 8.080, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">?, ?, ?, -, -, 14, no</column>
<column name=" + Loop 1.1">?, ?, ?, -, -, 14, no</column>
<column name="  ++ Loop 1.1.1">?, ?, ?, -, -, 6, no</column>
<column name="   +++ Loop 1.1.1.1">?, ?, ?, -, -, ?, no</column>
<column name="    ++++ Loop 1.1.1.1.1">?, ?, 3, -, -, ?, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 424</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">-, -, -, -</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 125</column>
<column name="Register">-, -, 280, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 1</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="avg_V_fu_450_p2">+, 0, 0, 23, 16, 16</column>
<column name="ch_fu_301_p2">+, 0, 0, 12, 3, 1</column>
<column name="h_fu_434_p2">+, 0, 0, 39, 1, 32</column>
<column name="next_mul2_fu_283_p2">+, 0, 0, 17, 13, 10</column>
<column name="next_mul_fu_289_p2">+, 0, 0, 14, 10, 8</column>
<column name="o_x_fu_229_p2">+, 0, 0, 13, 4, 1</column>
<column name="o_y_fu_195_p2">+, 0, 0, 13, 4, 1</column>
<column name="tmp1_fu_316_p2">+, 0, 0, 14, 10, 10</column>
<column name="tmp_19_fu_429_p2">+, 0, 0, 9, 32, 32</column>
<column name="tmp_1_fu_251_p2">+, 0, 0, 15, 5, 2</column>
<column name="tmp_7_fu_325_p2">+, 0, 0, 12, 12, 12</column>
<column name="tmp_8_fu_213_p2">+, 0, 0, 15, 5, 2</column>
<column name="tmp_fu_423_p2">+, 0, 0, 9, 32, 32</column>
<column name="v_1_fu_440_p2">+, 0, 0, 39, 32, 1</column>
<column name="p_neg_fu_347_p2">-, 0, 0, 24, 1, 17</column>
<column name="tmp_15_fu_381_p2">-, 0, 0, 23, 1, 16</column>
<column name="tmp_18_fu_417_p2">-, 0, 0, 39, 32, 32</column>
<column name="tmp_3_fu_273_p2">-, 0, 0, 15, 9, 9</column>
<column name="exitcond1_fu_223_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="exitcond2_fu_189_p2">icmp, 0, 0, 9, 4, 3</column>
<column name="exitcond_fu_295_p2">icmp, 0, 0, 9, 3, 3</column>
<column name="tmp_11_fu_400_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="tmp_9_fu_311_p2">icmp, 0, 0, 18, 32, 32</column>
<column name="pool_layer_2_2_1_28_28_6_output_data_V_d0">select, 0, 0, 16, 1, 16</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">44, 9, 1, 9</column>
<column name="p_Val2_s_reg_164">9, 2, 16, 32</column>
<column name="p_x_assign_1_reg_154">9, 2, 32, 64</column>
<column name="p_x_assign_reg_86">9, 2, 4, 8</column>
<column name="p_y_assign_1_reg_97">9, 2, 4, 8</column>
<column name="p_y_assign_2_reg_176">9, 2, 32, 64</column>
<column name="p_z_assign_reg_108">9, 2, 3, 6</column>
<column name="phi_mul1_reg_131">9, 2, 13, 26</column>
<column name="phi_mul_reg_119">9, 2, 10, 20</column>
<column name="t_V_reg_142">9, 2, 16, 32</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="ch_reg_515">3, 0, 3, 0</column>
<column name="h_2_cast4_reg_487">4, 0, 32, 28</column>
<column name="h_reg_536">32, 0, 32, 0</column>
<column name="next_mul2_reg_502">13, 0, 13, 0</column>
<column name="next_mul_reg_507">10, 0, 10, 0</column>
<column name="o_x_reg_482">4, 0, 4, 0</column>
<column name="o_y_reg_464">4, 0, 4, 0</column>
<column name="p_Val2_s_reg_164">16, 0, 16, 0</column>
<column name="p_x_assign_1_reg_154">32, 0, 32, 0</column>
<column name="p_x_assign_3_cast_reg_469">4, 0, 32, 28</column>
<column name="p_x_assign_cast6_reg_456">4, 0, 10, 6</column>
<column name="p_x_assign_reg_86">4, 0, 4, 0</column>
<column name="p_y_assign_1_reg_97">4, 0, 4, 0</column>
<column name="p_y_assign_2_reg_176">32, 0, 32, 0</column>
<column name="p_z_assign_reg_108">3, 0, 3, 0</column>
<column name="phi_mul1_reg_131">13, 0, 13, 0</column>
<column name="phi_mul_reg_119">10, 0, 10, 0</column>
<column name="t_V_reg_142">16, 0, 16, 0</column>
<column name="tmp_19_reg_531">32, 0, 32, 0</column>
<column name="tmp_1_cast_reg_492">4, 0, 32, 28</column>
<column name="tmp_3_cast_reg_497">11, 0, 12, 1</column>
<column name="tmp_8_cast_reg_474">4, 0, 32, 28</column>
<column name="tmp_cast7_reg_520">13, 0, 32, 19</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, forward_pool, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, forward_pool, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, forward_pool, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, forward_pool, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, forward_pool, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, forward_pool, return value</column>
<column name="pool_layer_2_2_1_28_28_6_input_data_V_address0">out, 13, ap_memory, pool_layer_2_2_1_28_28_6_input_data_V, array</column>
<column name="pool_layer_2_2_1_28_28_6_input_data_V_ce0">out, 1, ap_memory, pool_layer_2_2_1_28_28_6_input_data_V, array</column>
<column name="pool_layer_2_2_1_28_28_6_input_data_V_q0">in, 16, ap_memory, pool_layer_2_2_1_28_28_6_input_data_V, array</column>
<column name="pool_layer_2_2_1_28_28_6_output_data_V_address0">out, 11, ap_memory, pool_layer_2_2_1_28_28_6_output_data_V, array</column>
<column name="pool_layer_2_2_1_28_28_6_output_data_V_ce0">out, 1, ap_memory, pool_layer_2_2_1_28_28_6_output_data_V, array</column>
<column name="pool_layer_2_2_1_28_28_6_output_data_V_we0">out, 1, ap_memory, pool_layer_2_2_1_28_28_6_output_data_V, array</column>
<column name="pool_layer_2_2_1_28_28_6_output_data_V_d0">out, 16, ap_memory, pool_layer_2_2_1_28_28_6_output_data_V, array</column>
</table>
</item>
</section>
</profile>
