// Seed: 856074463
module module_0 (
    output tri0 id_0,
    input supply0 id_1,
    input tri1 id_2,
    input wire id_3,
    output wire id_4,
    input wire id_5,
    input tri0 id_6,
    output wor id_7,
    output wire id_8,
    output wand id_9,
    output uwire id_10,
    output tri0 id_11
    , id_17,
    input wor id_12,
    output supply1 id_13,
    input wire id_14,
    output wor id_15
);
endmodule
module module_1 (
    output tri id_0,
    input tri id_1,
    input tri0 id_2,
    input supply0 id_3,
    input uwire id_4,
    output tri id_5,
    input tri1 id_6,
    output logic id_7,
    input supply1 id_8,
    input wor id_9,
    input tri id_10,
    output supply1 id_11,
    input uwire id_12,
    input tri0 id_13,
    output wand id_14
);
  wire id_16;
  wire id_17;
  module_0 modCall_1 (
      id_0,
      id_8,
      id_3,
      id_12,
      id_11,
      id_4,
      id_8,
      id_11,
      id_5,
      id_11,
      id_5,
      id_14,
      id_10,
      id_0,
      id_1,
      id_0
  );
  assign modCall_1.id_12 = 0;
  wire id_18;
  always repeat (1) id_7 = #1 1'h0;
endmodule
