Running: fuse.exe -relaunch -intstyle "ise" -incremental -o "E:/pipeline-cpu/CPU/PC/testCPU_isim_beh.exe" -prj "E:/pipeline-cpu/CPU/PC/testCPU_beh.prj" "work.testCPU" 
ISim O.76xd (signature 0xc3576ebc)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/WB_Reg_MUX.vhd" into library work
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/Rxyz_MUX.vhd" into library work
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/PC_EX_MUX.vhd" into library work
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/PC_ALU.vhd" into library work
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/PC.vhd" into library work
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/parseCtrl.vhd" into library work
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/MEM_WB.vhd" into library work
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/Memory.vhd" into library work
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/Main_Reg.vhd" into library work
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/immidiate_mux_extend.vhd" into library work
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/IDEX_Reg.vhd" into library work
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/EX_MEM.vhd" into library work
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/ctrl.vhd" into library work
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/ALU2_MUX.vhd" into library work
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/ALU1_MUX.vhd" into library work
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/ALU.vhd" into library work
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/Addr_MUX.vhd" into library work
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/CPU.vhd" into library work
Parsing VHDL file "E:/pipeline-cpu/CPU/PC/testCPU.vhd" into library work
Starting static elaboration
Completed static elaboration
Compiling package standard
Compiling package std_logic_1164
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling architecture behavioral of entity PC [pc_default]
Compiling architecture behavioral of entity PC_ALU [pc_alu_default]
Compiling architecture behavioral of entity PC_EX_MUX [pc_ex_mux_default]
Compiling architecture behavioral of entity Addr_MUX [addr_mux_default]
Compiling architecture behavioral of entity Memory [memory_default]
Compiling architecture behavioral of entity parseCtrl [parsectrl_default]
Compiling architecture behavioral of entity Rxyz_MUX [rxyz_mux_default]
Compiling architecture behavioral of entity immidiate_mux_extend [immidiate_mux_extend_default]
Compiling architecture behavioral of entity Main_Reg [main_reg_default]
Compiling architecture behavioral of entity IDEX_Reg [idex_reg_default]
Compiling architecture behavioral of entity ALU1_MUX [alu1_mux_default]
Compiling architecture behavioral of entity ALU2_MUX [alu2_mux_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behavioral of entity EX_MEM [ex_mem_default]
Compiling architecture behavioral of entity MEM_WB [mem_wb_default]
Compiling architecture behavioral of entity WB_Reg_MUX [wb_reg_mux_default]
Compiling architecture behavioral of entity ctrl [ctrl_default]
Compiling architecture behavioral of entity CPU [cpu_default]
Compiling architecture behavior of entity testcpu
Time Resolution for simulation is 1ps.
Waiting for 14 sub-compilation(s) to finish...
Compiled 41 VHDL Units
Built simulation executable E:/pipeline-cpu/CPU/PC/testCPU_isim_beh.exe
Fuse Memory Usage: 34772 KB
Fuse CPU Usage: 1357 ms
