# Homework 4 - Single Cycle CPU

### Task
* Use Verilog to construct a single cycle CPU which supports RISC-V instructions as follow :
  + add
  + sub
  + mul
  + and
  + or
  + addi

### Data Path
<p><img src="https://github.com/jnfem112/Computer-Architecture/blob/master/Homework%204/README/data_path.png"></p>

### Implementation
* See <a href="https://github.com/jnfem112/Computer-Architecture/blob/master/Homework%204/README/report.pdf">report.pdf</a>
