
COPYRIGHT TEXT:
--------------

Copyright (c) 2022 RapidSilicon

Permission is hereby granted, free of charge, to any person obtaining a copy of
this software and associated documentation files (the "Software"), to deal in
the Software without restriction, including without limitation the rights to
use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of 
the Software, and to permit persons to whom the Software is furnished to do so, 
subject to the following conditions: The above copyright notice and this 
permission notice shall be included in all copies or substantial portions of the
Software.

THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR 
IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS 
FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR 
COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER 
IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN 
CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.

FILES:
rapidsilicon/ip/axil_uart/v1_0/axil_uart_gen.py
rapidsilicon/ip/axil_uart/v1_0/litex_sim/axil_uart_litex_wrapper.py

---------------------------------------------------------------------------------------

COPYRIGHT TEXT:
--------------

Copyright (C) 2000, 2001 Jacob Gorban, Igor Mohor                        
                                                            
This source file may be used and distributed without       
restriction provided that this copyright statement is not   
removed from the file and that any derivative work contains 
the original copyright notice and the associated disclaimer.
                                                            
This source file is free software; you can redistribute it  
and/or modify it under the terms of the GNU Lesser General  
Public License as published by the Free Software Foundation;
either version 2.1 of the License, or (at your option) any  
later version.                                              
                                                            
This source is distributed in the hope that it will be      
useful, but WITHOUT ANY WARRANTY; without even the implied  
warranty of MERCHANTABILITY or FITNESS FOR A PARTICULAR     
PURPOSE.  See the GNU Lesser General Public License for more
details.                                                    
                                                            
You should have received a copy of the GNU Lesser General   
Public License along with this source; if not, download it  
from http://www.opencores.org/lgpl.shtml

FILES:
rapidsilicon/ip/axil_uart/v1_0/src/axi4lite_uart_top.v
rapidsilicon/ip/axil_uart/v1_0/src/axi4lite_slave.v
rapidsilicon/ip/axil_uart/v1_0/src/raminfr.v
rapidsilicon/ip/axil_uart/v1_0/src/timescale.v
rapidsilicon/ip/axil_uart/v1_0/src/uart_debug_if.v
rapidsilicon/ip/axil_uart/v1_0/src/uart_defines.vh
rapidsilicon/ip/axil_uart/v1_0/src/uart_receiver.v
rapidsilicon/ip/axil_uart/v1_0/src/uart_regs.v
rapidsilicon/ip/axil_uart/v1_0/src/uart_rfifo.v
rapidsilicon/ip/axil_uart/v1_0/src/uart_sync_flops.v
rapidsilicon/ip/axil_uart/v1_0/src/uart_tfifo.v
rapidsilicon/ip/axil_uart/v1_0/src/uart_transmitter.v

---------------------------------------------------------------------------------------