
Demo5_2_CountingSemaphore.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000075e0  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08007770  08007770  00008770  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080078e0  080078e0  0000906c  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080078e0  080078e0  000088e0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080078e8  080078e8  0000906c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080078e8  080078e8  000088e8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080078ec  080078ec  000088ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  080078f0  00009000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000906c  2**0
                  CONTENTS
 10 .bss          00004c10  2000006c  2000006c  0000906c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  20004c7c  20004c7c  0000906c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000906c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001bbf3  00000000  00000000  0000909c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003ed4  00000000  00000000  00024c8f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001768  00000000  00000000  00028b68  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001212  00000000  00000000  0002a2d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025875  00000000  00000000  0002b4e2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001b52f  00000000  00000000  00050d57  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000dde9b  00000000  00000000  0006c286  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014a121  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006944  00000000  00000000  0014a164  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000077  00000000  00000000  00150aa8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000006c 	.word	0x2000006c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08007758 	.word	0x08007758

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000070 	.word	0x20000070
 80001cc:	08007758 	.word	0x08007758

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b988 	b.w	8000598 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9d08      	ldr	r5, [sp, #32]
 80002a6:	468e      	mov	lr, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	4688      	mov	r8, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4617      	mov	r7, r2
 80002b4:	d962      	bls.n	800037c <__udivmoddi4+0xdc>
 80002b6:	fab2 f682 	clz	r6, r2
 80002ba:	b14e      	cbz	r6, 80002d0 <__udivmoddi4+0x30>
 80002bc:	f1c6 0320 	rsb	r3, r6, #32
 80002c0:	fa01 f806 	lsl.w	r8, r1, r6
 80002c4:	fa20 f303 	lsr.w	r3, r0, r3
 80002c8:	40b7      	lsls	r7, r6
 80002ca:	ea43 0808 	orr.w	r8, r3, r8
 80002ce:	40b4      	lsls	r4, r6
 80002d0:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80002d4:	fa1f fc87 	uxth.w	ip, r7
 80002d8:	fbb8 f1fe 	udiv	r1, r8, lr
 80002dc:	0c23      	lsrs	r3, r4, #16
 80002de:	fb0e 8811 	mls	r8, lr, r1, r8
 80002e2:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 80002e6:	fb01 f20c 	mul.w	r2, r1, ip
 80002ea:	429a      	cmp	r2, r3
 80002ec:	d909      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ee:	18fb      	adds	r3, r7, r3
 80002f0:	f101 30ff 	add.w	r0, r1, #4294967295
 80002f4:	f080 80ea 	bcs.w	80004cc <__udivmoddi4+0x22c>
 80002f8:	429a      	cmp	r2, r3
 80002fa:	f240 80e7 	bls.w	80004cc <__udivmoddi4+0x22c>
 80002fe:	3902      	subs	r1, #2
 8000300:	443b      	add	r3, r7
 8000302:	1a9a      	subs	r2, r3, r2
 8000304:	b2a3      	uxth	r3, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000312:	fb00 fc0c 	mul.w	ip, r0, ip
 8000316:	459c      	cmp	ip, r3
 8000318:	d909      	bls.n	800032e <__udivmoddi4+0x8e>
 800031a:	18fb      	adds	r3, r7, r3
 800031c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000320:	f080 80d6 	bcs.w	80004d0 <__udivmoddi4+0x230>
 8000324:	459c      	cmp	ip, r3
 8000326:	f240 80d3 	bls.w	80004d0 <__udivmoddi4+0x230>
 800032a:	443b      	add	r3, r7
 800032c:	3802      	subs	r0, #2
 800032e:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000332:	eba3 030c 	sub.w	r3, r3, ip
 8000336:	2100      	movs	r1, #0
 8000338:	b11d      	cbz	r5, 8000342 <__udivmoddi4+0xa2>
 800033a:	40f3      	lsrs	r3, r6
 800033c:	2200      	movs	r2, #0
 800033e:	e9c5 3200 	strd	r3, r2, [r5]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d905      	bls.n	8000356 <__udivmoddi4+0xb6>
 800034a:	b10d      	cbz	r5, 8000350 <__udivmoddi4+0xb0>
 800034c:	e9c5 0100 	strd	r0, r1, [r5]
 8000350:	2100      	movs	r1, #0
 8000352:	4608      	mov	r0, r1
 8000354:	e7f5      	b.n	8000342 <__udivmoddi4+0xa2>
 8000356:	fab3 f183 	clz	r1, r3
 800035a:	2900      	cmp	r1, #0
 800035c:	d146      	bne.n	80003ec <__udivmoddi4+0x14c>
 800035e:	4573      	cmp	r3, lr
 8000360:	d302      	bcc.n	8000368 <__udivmoddi4+0xc8>
 8000362:	4282      	cmp	r2, r0
 8000364:	f200 8105 	bhi.w	8000572 <__udivmoddi4+0x2d2>
 8000368:	1a84      	subs	r4, r0, r2
 800036a:	eb6e 0203 	sbc.w	r2, lr, r3
 800036e:	2001      	movs	r0, #1
 8000370:	4690      	mov	r8, r2
 8000372:	2d00      	cmp	r5, #0
 8000374:	d0e5      	beq.n	8000342 <__udivmoddi4+0xa2>
 8000376:	e9c5 4800 	strd	r4, r8, [r5]
 800037a:	e7e2      	b.n	8000342 <__udivmoddi4+0xa2>
 800037c:	2a00      	cmp	r2, #0
 800037e:	f000 8090 	beq.w	80004a2 <__udivmoddi4+0x202>
 8000382:	fab2 f682 	clz	r6, r2
 8000386:	2e00      	cmp	r6, #0
 8000388:	f040 80a4 	bne.w	80004d4 <__udivmoddi4+0x234>
 800038c:	1a8a      	subs	r2, r1, r2
 800038e:	0c03      	lsrs	r3, r0, #16
 8000390:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000394:	b280      	uxth	r0, r0
 8000396:	b2bc      	uxth	r4, r7
 8000398:	2101      	movs	r1, #1
 800039a:	fbb2 fcfe 	udiv	ip, r2, lr
 800039e:	fb0e 221c 	mls	r2, lr, ip, r2
 80003a2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80003a6:	fb04 f20c 	mul.w	r2, r4, ip
 80003aa:	429a      	cmp	r2, r3
 80003ac:	d907      	bls.n	80003be <__udivmoddi4+0x11e>
 80003ae:	18fb      	adds	r3, r7, r3
 80003b0:	f10c 38ff 	add.w	r8, ip, #4294967295
 80003b4:	d202      	bcs.n	80003bc <__udivmoddi4+0x11c>
 80003b6:	429a      	cmp	r2, r3
 80003b8:	f200 80e0 	bhi.w	800057c <__udivmoddi4+0x2dc>
 80003bc:	46c4      	mov	ip, r8
 80003be:	1a9b      	subs	r3, r3, r2
 80003c0:	fbb3 f2fe 	udiv	r2, r3, lr
 80003c4:	fb0e 3312 	mls	r3, lr, r2, r3
 80003c8:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 80003cc:	fb02 f404 	mul.w	r4, r2, r4
 80003d0:	429c      	cmp	r4, r3
 80003d2:	d907      	bls.n	80003e4 <__udivmoddi4+0x144>
 80003d4:	18fb      	adds	r3, r7, r3
 80003d6:	f102 30ff 	add.w	r0, r2, #4294967295
 80003da:	d202      	bcs.n	80003e2 <__udivmoddi4+0x142>
 80003dc:	429c      	cmp	r4, r3
 80003de:	f200 80ca 	bhi.w	8000576 <__udivmoddi4+0x2d6>
 80003e2:	4602      	mov	r2, r0
 80003e4:	1b1b      	subs	r3, r3, r4
 80003e6:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 80003ea:	e7a5      	b.n	8000338 <__udivmoddi4+0x98>
 80003ec:	f1c1 0620 	rsb	r6, r1, #32
 80003f0:	408b      	lsls	r3, r1
 80003f2:	fa22 f706 	lsr.w	r7, r2, r6
 80003f6:	431f      	orrs	r7, r3
 80003f8:	fa0e f401 	lsl.w	r4, lr, r1
 80003fc:	fa20 f306 	lsr.w	r3, r0, r6
 8000400:	fa2e fe06 	lsr.w	lr, lr, r6
 8000404:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000408:	4323      	orrs	r3, r4
 800040a:	fa00 f801 	lsl.w	r8, r0, r1
 800040e:	fa1f fc87 	uxth.w	ip, r7
 8000412:	fbbe f0f9 	udiv	r0, lr, r9
 8000416:	0c1c      	lsrs	r4, r3, #16
 8000418:	fb09 ee10 	mls	lr, r9, r0, lr
 800041c:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000420:	fb00 fe0c 	mul.w	lr, r0, ip
 8000424:	45a6      	cmp	lr, r4
 8000426:	fa02 f201 	lsl.w	r2, r2, r1
 800042a:	d909      	bls.n	8000440 <__udivmoddi4+0x1a0>
 800042c:	193c      	adds	r4, r7, r4
 800042e:	f100 3aff 	add.w	sl, r0, #4294967295
 8000432:	f080 809c 	bcs.w	800056e <__udivmoddi4+0x2ce>
 8000436:	45a6      	cmp	lr, r4
 8000438:	f240 8099 	bls.w	800056e <__udivmoddi4+0x2ce>
 800043c:	3802      	subs	r0, #2
 800043e:	443c      	add	r4, r7
 8000440:	eba4 040e 	sub.w	r4, r4, lr
 8000444:	fa1f fe83 	uxth.w	lr, r3
 8000448:	fbb4 f3f9 	udiv	r3, r4, r9
 800044c:	fb09 4413 	mls	r4, r9, r3, r4
 8000450:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000454:	fb03 fc0c 	mul.w	ip, r3, ip
 8000458:	45a4      	cmp	ip, r4
 800045a:	d908      	bls.n	800046e <__udivmoddi4+0x1ce>
 800045c:	193c      	adds	r4, r7, r4
 800045e:	f103 3eff 	add.w	lr, r3, #4294967295
 8000462:	f080 8082 	bcs.w	800056a <__udivmoddi4+0x2ca>
 8000466:	45a4      	cmp	ip, r4
 8000468:	d97f      	bls.n	800056a <__udivmoddi4+0x2ca>
 800046a:	3b02      	subs	r3, #2
 800046c:	443c      	add	r4, r7
 800046e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000472:	eba4 040c 	sub.w	r4, r4, ip
 8000476:	fba0 ec02 	umull	lr, ip, r0, r2
 800047a:	4564      	cmp	r4, ip
 800047c:	4673      	mov	r3, lr
 800047e:	46e1      	mov	r9, ip
 8000480:	d362      	bcc.n	8000548 <__udivmoddi4+0x2a8>
 8000482:	d05f      	beq.n	8000544 <__udivmoddi4+0x2a4>
 8000484:	b15d      	cbz	r5, 800049e <__udivmoddi4+0x1fe>
 8000486:	ebb8 0203 	subs.w	r2, r8, r3
 800048a:	eb64 0409 	sbc.w	r4, r4, r9
 800048e:	fa04 f606 	lsl.w	r6, r4, r6
 8000492:	fa22 f301 	lsr.w	r3, r2, r1
 8000496:	431e      	orrs	r6, r3
 8000498:	40cc      	lsrs	r4, r1
 800049a:	e9c5 6400 	strd	r6, r4, [r5]
 800049e:	2100      	movs	r1, #0
 80004a0:	e74f      	b.n	8000342 <__udivmoddi4+0xa2>
 80004a2:	fbb1 fcf2 	udiv	ip, r1, r2
 80004a6:	0c01      	lsrs	r1, r0, #16
 80004a8:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 80004ac:	b280      	uxth	r0, r0
 80004ae:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 80004b2:	463b      	mov	r3, r7
 80004b4:	4638      	mov	r0, r7
 80004b6:	463c      	mov	r4, r7
 80004b8:	46b8      	mov	r8, r7
 80004ba:	46be      	mov	lr, r7
 80004bc:	2620      	movs	r6, #32
 80004be:	fbb1 f1f7 	udiv	r1, r1, r7
 80004c2:	eba2 0208 	sub.w	r2, r2, r8
 80004c6:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 80004ca:	e766      	b.n	800039a <__udivmoddi4+0xfa>
 80004cc:	4601      	mov	r1, r0
 80004ce:	e718      	b.n	8000302 <__udivmoddi4+0x62>
 80004d0:	4610      	mov	r0, r2
 80004d2:	e72c      	b.n	800032e <__udivmoddi4+0x8e>
 80004d4:	f1c6 0220 	rsb	r2, r6, #32
 80004d8:	fa2e f302 	lsr.w	r3, lr, r2
 80004dc:	40b7      	lsls	r7, r6
 80004de:	40b1      	lsls	r1, r6
 80004e0:	fa20 f202 	lsr.w	r2, r0, r2
 80004e4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80004e8:	430a      	orrs	r2, r1
 80004ea:	fbb3 f8fe 	udiv	r8, r3, lr
 80004ee:	b2bc      	uxth	r4, r7
 80004f0:	fb0e 3318 	mls	r3, lr, r8, r3
 80004f4:	0c11      	lsrs	r1, r2, #16
 80004f6:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004fa:	fb08 f904 	mul.w	r9, r8, r4
 80004fe:	40b0      	lsls	r0, r6
 8000500:	4589      	cmp	r9, r1
 8000502:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000506:	b280      	uxth	r0, r0
 8000508:	d93e      	bls.n	8000588 <__udivmoddi4+0x2e8>
 800050a:	1879      	adds	r1, r7, r1
 800050c:	f108 3cff 	add.w	ip, r8, #4294967295
 8000510:	d201      	bcs.n	8000516 <__udivmoddi4+0x276>
 8000512:	4589      	cmp	r9, r1
 8000514:	d81f      	bhi.n	8000556 <__udivmoddi4+0x2b6>
 8000516:	eba1 0109 	sub.w	r1, r1, r9
 800051a:	fbb1 f9fe 	udiv	r9, r1, lr
 800051e:	fb09 f804 	mul.w	r8, r9, r4
 8000522:	fb0e 1119 	mls	r1, lr, r9, r1
 8000526:	b292      	uxth	r2, r2
 8000528:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 800052c:	4542      	cmp	r2, r8
 800052e:	d229      	bcs.n	8000584 <__udivmoddi4+0x2e4>
 8000530:	18ba      	adds	r2, r7, r2
 8000532:	f109 31ff 	add.w	r1, r9, #4294967295
 8000536:	d2c4      	bcs.n	80004c2 <__udivmoddi4+0x222>
 8000538:	4542      	cmp	r2, r8
 800053a:	d2c2      	bcs.n	80004c2 <__udivmoddi4+0x222>
 800053c:	f1a9 0102 	sub.w	r1, r9, #2
 8000540:	443a      	add	r2, r7
 8000542:	e7be      	b.n	80004c2 <__udivmoddi4+0x222>
 8000544:	45f0      	cmp	r8, lr
 8000546:	d29d      	bcs.n	8000484 <__udivmoddi4+0x1e4>
 8000548:	ebbe 0302 	subs.w	r3, lr, r2
 800054c:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000550:	3801      	subs	r0, #1
 8000552:	46e1      	mov	r9, ip
 8000554:	e796      	b.n	8000484 <__udivmoddi4+0x1e4>
 8000556:	eba7 0909 	sub.w	r9, r7, r9
 800055a:	4449      	add	r1, r9
 800055c:	f1a8 0c02 	sub.w	ip, r8, #2
 8000560:	fbb1 f9fe 	udiv	r9, r1, lr
 8000564:	fb09 f804 	mul.w	r8, r9, r4
 8000568:	e7db      	b.n	8000522 <__udivmoddi4+0x282>
 800056a:	4673      	mov	r3, lr
 800056c:	e77f      	b.n	800046e <__udivmoddi4+0x1ce>
 800056e:	4650      	mov	r0, sl
 8000570:	e766      	b.n	8000440 <__udivmoddi4+0x1a0>
 8000572:	4608      	mov	r0, r1
 8000574:	e6fd      	b.n	8000372 <__udivmoddi4+0xd2>
 8000576:	443b      	add	r3, r7
 8000578:	3a02      	subs	r2, #2
 800057a:	e733      	b.n	80003e4 <__udivmoddi4+0x144>
 800057c:	f1ac 0c02 	sub.w	ip, ip, #2
 8000580:	443b      	add	r3, r7
 8000582:	e71c      	b.n	80003be <__udivmoddi4+0x11e>
 8000584:	4649      	mov	r1, r9
 8000586:	e79c      	b.n	80004c2 <__udivmoddi4+0x222>
 8000588:	eba1 0109 	sub.w	r1, r1, r9
 800058c:	46c4      	mov	ip, r8
 800058e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000592:	fb09 f804 	mul.w	r8, r9, r4
 8000596:	e7c4      	b.n	8000522 <__udivmoddi4+0x282>

08000598 <__aeabi_idiv0>:
 8000598:	4770      	bx	lr
 800059a:	bf00      	nop

0800059c <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 800059c:	b580      	push	{r7, lr}
 800059e:	af00      	add	r7, sp, #0
  /* add mutexes, ... */
  /* USER CODE END RTOS_MUTEX */

  /* Create the semaphores(s) */
  /* creation of Sem_Tables */
  Sem_TablesHandle = osSemaphoreNew(5, 0, &Sem_Tables_attributes);
 80005a0:	4a08      	ldr	r2, [pc, #32]	@ (80005c4 <MX_FREERTOS_Init+0x28>)
 80005a2:	2100      	movs	r1, #0
 80005a4:	2005      	movs	r0, #5
 80005a6:	f002 ffd1 	bl	800354c <osSemaphoreNew>
 80005aa:	4603      	mov	r3, r0
 80005ac:	4a06      	ldr	r2, [pc, #24]	@ (80005c8 <MX_FREERTOS_Init+0x2c>)
 80005ae:	6013      	str	r3, [r2, #0]
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of Task_CheckIn */
  Task_CheckInHandle = osThreadNew(AppTask_CheckIn, NULL, &Task_CheckIn_attributes);
 80005b0:	4a06      	ldr	r2, [pc, #24]	@ (80005cc <MX_FREERTOS_Init+0x30>)
 80005b2:	2100      	movs	r1, #0
 80005b4:	4806      	ldr	r0, [pc, #24]	@ (80005d0 <MX_FREERTOS_Init+0x34>)
 80005b6:	f002 ff37 	bl	8003428 <osThreadNew>
 80005ba:	4603      	mov	r3, r0
 80005bc:	4a05      	ldr	r2, [pc, #20]	@ (80005d4 <MX_FREERTOS_Init+0x38>)
 80005be:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80005c0:	bf00      	nop
 80005c2:	bd80      	pop	{r7, pc}
 80005c4:	08007884 	.word	0x08007884
 80005c8:	2000008c 	.word	0x2000008c
 80005cc:	08007860 	.word	0x08007860
 80005d0:	080005d9 	.word	0x080005d9
 80005d4:	20000088 	.word	0x20000088

080005d8 <AppTask_CheckIn>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_AppTask_CheckIn */
void AppTask_CheckIn(void *argument)
{
 80005d8:	b580      	push	{r7, lr}
 80005da:	b086      	sub	sp, #24
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN AppTask_CheckIn */
	UBaseType_t totalTables=uxSemaphoreGetCount(Sem_TablesHandle);						///<Get Semaphore Count
 80005e0:	4b1a      	ldr	r3, [pc, #104]	@ (800064c <AppTask_CheckIn+0x74>)
 80005e2:	681b      	ldr	r3, [r3, #0]
 80005e4:	4618      	mov	r0, r3
 80005e6:	f003 fef9 	bl	80043dc <uxQueueMessagesWaiting>
 80005ea:	6178      	str	r0, [r7, #20]
	printf("Total tables=  %ld.\r\n",totalTables);
 80005ec:	6979      	ldr	r1, [r7, #20]
 80005ee:	4818      	ldr	r0, [pc, #96]	@ (8000650 <AppTask_CheckIn+0x78>)
 80005f0:	f006 f97c 	bl	80068ec <iprintf>

	/* Infinite loop */
	for(;;)
	{
		GPIO_PinState keyState=HAL_GPIO_ReadPin(KeyRight_GPIO_Port, KeyRight_Pin); 	///<PA6=KeyRight
 80005f4:	2140      	movs	r1, #64	@ 0x40
 80005f6:	4817      	ldr	r0, [pc, #92]	@ (8000654 <AppTask_CheckIn+0x7c>)
 80005f8:	f000 ff2e 	bl	8001458 <HAL_GPIO_ReadPin>
 80005fc:	4603      	mov	r3, r0
 80005fe:	74fb      	strb	r3, [r7, #19]
		if (keyState==GPIO_PIN_RESET)  																			///<KeyRight Active low
 8000600:	7cfb      	ldrb	r3, [r7, #19]
 8000602:	2b00      	cmp	r3, #0
 8000604:	d114      	bne.n	8000630 <AppTask_CheckIn+0x58>
		{
			BaseType_t result=xSemaphoreTake(Sem_TablesHandle, pdMS_TO_TICKS(100));
 8000606:	4b11      	ldr	r3, [pc, #68]	@ (800064c <AppTask_CheckIn+0x74>)
 8000608:	681b      	ldr	r3, [r3, #0]
 800060a:	2164      	movs	r1, #100	@ 0x64
 800060c:	4618      	mov	r0, r3
 800060e:	f003 fdd5 	bl	80041bc <xQueueSemaphoreTake>
 8000612:	60f8      	str	r0, [r7, #12]
			if (result==pdTRUE)
 8000614:	68fb      	ldr	r3, [r7, #12]
 8000616:	2b01      	cmp	r3, #1
 8000618:	d103      	bne.n	8000622 <AppTask_CheckIn+0x4a>
				printf("Check in OK. \r\n");
 800061a:	480f      	ldr	r0, [pc, #60]	@ (8000658 <AppTask_CheckIn+0x80>)
 800061c:	f006 f9ce 	bl	80069bc <puts>
 8000620:	e002      	b.n	8000628 <AppTask_CheckIn+0x50>
			else
				printf("Check in fail. \r\n");
 8000622:	480e      	ldr	r0, [pc, #56]	@ (800065c <AppTask_CheckIn+0x84>)
 8000624:	f006 f9ca 	bl	80069bc <puts>
			vTaskDelay(pdMS_TO_TICKS(300)); ///<Delay, remove jitter effects, and allow task scheduling to be executed
 8000628:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800062c:	f004 fa88 	bl	8004b40 <vTaskDelay>
		}
		UBaseType_t availableTables=uxSemaphoreGetCount(Sem_TablesHandle);
 8000630:	4b06      	ldr	r3, [pc, #24]	@ (800064c <AppTask_CheckIn+0x74>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	4618      	mov	r0, r3
 8000636:	f003 fed1 	bl	80043dc <uxQueueMessagesWaiting>
 800063a:	60b8      	str	r0, [r7, #8]
		printf("Available tables=  %ld.\r\n",availableTables);
 800063c:	68b9      	ldr	r1, [r7, #8]
 800063e:	4808      	ldr	r0, [pc, #32]	@ (8000660 <AppTask_CheckIn+0x88>)
 8000640:	f006 f954 	bl	80068ec <iprintf>
		vTaskDelay(pdMS_TO_TICKS(10));
 8000644:	200a      	movs	r0, #10
 8000646:	f004 fa7b 	bl	8004b40 <vTaskDelay>
	{
 800064a:	e7d3      	b.n	80005f4 <AppTask_CheckIn+0x1c>
 800064c:	2000008c 	.word	0x2000008c
 8000650:	0800778c 	.word	0x0800778c
 8000654:	40021400 	.word	0x40021400
 8000658:	080077a4 	.word	0x080077a4
 800065c:	080077b4 	.word	0x080077b4
 8000660:	080077c8 	.word	0x080077c8

08000664 <HAL_RTCEx_WakeUpTimerEventCallback>:
 * and the semaphore is released
 * and a scheduling task is applied for each interrupt.
 *
 */
void HAL_RTCEx_WakeUpTimerEventCallback(RTC_HandleTypeDef *hrtc)
{
 8000664:	b580      	push	{r7, lr}
 8000666:	b084      	sub	sp, #16
 8000668:	af00      	add	r7, sp, #0
 800066a:	6078      	str	r0, [r7, #4]
	if (Sem_TablesHandle != NULL)
 800066c:	4b0e      	ldr	r3, [pc, #56]	@ (80006a8 <HAL_RTCEx_WakeUpTimerEventCallback+0x44>)
 800066e:	681b      	ldr	r3, [r3, #0]
 8000670:	2b00      	cmp	r3, #0
 8000672:	d014      	beq.n	800069e <HAL_RTCEx_WakeUpTimerEventCallback+0x3a>
	{
		BaseType_t  highTaskWoken=pdFALSE;
 8000674:	2300      	movs	r3, #0
 8000676:	60fb      	str	r3, [r7, #12]
		xSemaphoreGiveFromISR(Sem_TablesHandle, &highTaskWoken);
 8000678:	4b0b      	ldr	r3, [pc, #44]	@ (80006a8 <HAL_RTCEx_WakeUpTimerEventCallback+0x44>)
 800067a:	681b      	ldr	r3, [r3, #0]
 800067c:	f107 020c 	add.w	r2, r7, #12
 8000680:	4611      	mov	r1, r2
 8000682:	4618      	mov	r0, r3
 8000684:	f003 fc28 	bl	8003ed8 <xQueueGiveFromISR>
		portYIELD_FROM_ISR(highTaskWoken);
 8000688:	68fb      	ldr	r3, [r7, #12]
 800068a:	2b00      	cmp	r3, #0
 800068c:	d007      	beq.n	800069e <HAL_RTCEx_WakeUpTimerEventCallback+0x3a>
 800068e:	4b07      	ldr	r3, [pc, #28]	@ (80006ac <HAL_RTCEx_WakeUpTimerEventCallback+0x48>)
 8000690:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8000694:	601a      	str	r2, [r3, #0]
 8000696:	f3bf 8f4f 	dsb	sy
 800069a:	f3bf 8f6f 	isb	sy
	}
}
 800069e:	bf00      	nop
 80006a0:	3710      	adds	r7, #16
 80006a2:	46bd      	mov	sp, r7
 80006a4:	bd80      	pop	{r7, pc}
 80006a6:	bf00      	nop
 80006a8:	2000008c 	.word	0x2000008c
 80006ac:	e000ed04 	.word	0xe000ed04

080006b0 <__io_putchar>:

int __io_putchar(int ch)
{
 80006b0:	b580      	push	{r7, lr}
 80006b2:	b082      	sub	sp, #8
 80006b4:	af00      	add	r7, sp, #0
 80006b6:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart3,(uint8_t*)&ch,1,0xFFFF);
 80006b8:	1d39      	adds	r1, r7, #4
 80006ba:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80006be:	2201      	movs	r2, #1
 80006c0:	4803      	ldr	r0, [pc, #12]	@ (80006d0 <__io_putchar+0x20>)
 80006c2:	f002 fa67 	bl	8002b94 <HAL_UART_Transmit>
	return ch;
 80006c6:	687b      	ldr	r3, [r7, #4]
}
 80006c8:	4618      	mov	r0, r3
 80006ca:	3708      	adds	r7, #8
 80006cc:	46bd      	mov	sp, r7
 80006ce:	bd80      	pop	{r7, pc}
 80006d0:	200000fc 	.word	0x200000fc

080006d4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b08a      	sub	sp, #40	@ 0x28
 80006d8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006da:	f107 0314 	add.w	r3, r7, #20
 80006de:	2200      	movs	r2, #0
 80006e0:	601a      	str	r2, [r3, #0]
 80006e2:	605a      	str	r2, [r3, #4]
 80006e4:	609a      	str	r2, [r3, #8]
 80006e6:	60da      	str	r2, [r3, #12]
 80006e8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80006ea:	2300      	movs	r3, #0
 80006ec:	613b      	str	r3, [r7, #16]
 80006ee:	4b2a      	ldr	r3, [pc, #168]	@ (8000798 <MX_GPIO_Init+0xc4>)
 80006f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006f2:	4a29      	ldr	r2, [pc, #164]	@ (8000798 <MX_GPIO_Init+0xc4>)
 80006f4:	f043 0304 	orr.w	r3, r3, #4
 80006f8:	6313      	str	r3, [r2, #48]	@ 0x30
 80006fa:	4b27      	ldr	r3, [pc, #156]	@ (8000798 <MX_GPIO_Init+0xc4>)
 80006fc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80006fe:	f003 0304 	and.w	r3, r3, #4
 8000702:	613b      	str	r3, [r7, #16]
 8000704:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000706:	2300      	movs	r3, #0
 8000708:	60fb      	str	r3, [r7, #12]
 800070a:	4b23      	ldr	r3, [pc, #140]	@ (8000798 <MX_GPIO_Init+0xc4>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800070e:	4a22      	ldr	r2, [pc, #136]	@ (8000798 <MX_GPIO_Init+0xc4>)
 8000710:	f043 0320 	orr.w	r3, r3, #32
 8000714:	6313      	str	r3, [r2, #48]	@ 0x30
 8000716:	4b20      	ldr	r3, [pc, #128]	@ (8000798 <MX_GPIO_Init+0xc4>)
 8000718:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800071a:	f003 0320 	and.w	r3, r3, #32
 800071e:	60fb      	str	r3, [r7, #12]
 8000720:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000722:	2300      	movs	r3, #0
 8000724:	60bb      	str	r3, [r7, #8]
 8000726:	4b1c      	ldr	r3, [pc, #112]	@ (8000798 <MX_GPIO_Init+0xc4>)
 8000728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800072a:	4a1b      	ldr	r2, [pc, #108]	@ (8000798 <MX_GPIO_Init+0xc4>)
 800072c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000730:	6313      	str	r3, [r2, #48]	@ 0x30
 8000732:	4b19      	ldr	r3, [pc, #100]	@ (8000798 <MX_GPIO_Init+0xc4>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000736:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800073a:	60bb      	str	r3, [r7, #8]
 800073c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800073e:	2300      	movs	r3, #0
 8000740:	607b      	str	r3, [r7, #4]
 8000742:	4b15      	ldr	r3, [pc, #84]	@ (8000798 <MX_GPIO_Init+0xc4>)
 8000744:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000746:	4a14      	ldr	r2, [pc, #80]	@ (8000798 <MX_GPIO_Init+0xc4>)
 8000748:	f043 0302 	orr.w	r3, r3, #2
 800074c:	6313      	str	r3, [r2, #48]	@ 0x30
 800074e:	4b12      	ldr	r3, [pc, #72]	@ (8000798 <MX_GPIO_Init+0xc4>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000752:	f003 0302 	and.w	r3, r3, #2
 8000756:	607b      	str	r3, [r7, #4]
 8000758:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800075a:	2300      	movs	r3, #0
 800075c:	603b      	str	r3, [r7, #0]
 800075e:	4b0e      	ldr	r3, [pc, #56]	@ (8000798 <MX_GPIO_Init+0xc4>)
 8000760:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000762:	4a0d      	ldr	r2, [pc, #52]	@ (8000798 <MX_GPIO_Init+0xc4>)
 8000764:	f043 0301 	orr.w	r3, r3, #1
 8000768:	6313      	str	r3, [r2, #48]	@ 0x30
 800076a:	4b0b      	ldr	r3, [pc, #44]	@ (8000798 <MX_GPIO_Init+0xc4>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800076e:	f003 0301 	and.w	r3, r3, #1
 8000772:	603b      	str	r3, [r7, #0]
 8000774:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin : KeyRight_Pin */
  GPIO_InitStruct.Pin = KeyRight_Pin;
 8000776:	2340      	movs	r3, #64	@ 0x40
 8000778:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800077a:	2300      	movs	r3, #0
 800077c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800077e:	2301      	movs	r3, #1
 8000780:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(KeyRight_GPIO_Port, &GPIO_InitStruct);
 8000782:	f107 0314 	add.w	r3, r7, #20
 8000786:	4619      	mov	r1, r3
 8000788:	4804      	ldr	r0, [pc, #16]	@ (800079c <MX_GPIO_Init+0xc8>)
 800078a:	f000 fcc9 	bl	8001120 <HAL_GPIO_Init>

}
 800078e:	bf00      	nop
 8000790:	3728      	adds	r7, #40	@ 0x28
 8000792:	46bd      	mov	sp, r7
 8000794:	bd80      	pop	{r7, pc}
 8000796:	bf00      	nop
 8000798:	40023800 	.word	0x40023800
 800079c:	40021400 	.word	0x40021400

080007a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80007a0:	b5b0      	push	{r4, r5, r7, lr}
 80007a2:	b09a      	sub	sp, #104	@ 0x68
 80007a4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007a6:	f000 fb97 	bl	8000ed8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007aa:	f000 f851 	bl	8000850 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80007ae:	f7ff ff91 	bl	80006d4 <MX_GPIO_Init>
  MX_RTC_Init();
 80007b2:	f000 f8d1 	bl	8000958 <MX_RTC_Init>
  MX_USART3_UART_Init();
 80007b6:	f000 faf3 	bl	8000da0 <MX_USART3_UART_Init>
  /* USER CODE BEGIN 2 */
  //startup menu
   uint8_t startstr[] = "Demo5_2: Counting Semaphore.\r\n";
 80007ba:	4b21      	ldr	r3, [pc, #132]	@ (8000840 <main+0xa0>)
 80007bc:	f107 0448 	add.w	r4, r7, #72	@ 0x48
 80007c0:	461d      	mov	r5, r3
 80007c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007c6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80007ca:	c407      	stmia	r4!, {r0, r1, r2}
 80007cc:	8023      	strh	r3, [r4, #0]
 80007ce:	3402      	adds	r4, #2
 80007d0:	0c1b      	lsrs	r3, r3, #16
 80007d2:	7023      	strb	r3, [r4, #0]
   HAL_UART_Transmit(&huart3,startstr,sizeof(startstr),0xFFFF);
 80007d4:	f107 0148 	add.w	r1, r7, #72	@ 0x48
 80007d8:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007dc:	221f      	movs	r2, #31
 80007de:	4819      	ldr	r0, [pc, #100]	@ (8000844 <main+0xa4>)
 80007e0:	f002 f9d8 	bl	8002b94 <HAL_UART_Transmit>
   uint8_t startstr1[] = "Press S5=KeyRight to check in.\r\n";
 80007e4:	4b18      	ldr	r3, [pc, #96]	@ (8000848 <main+0xa8>)
 80007e6:	f107 0424 	add.w	r4, r7, #36	@ 0x24
 80007ea:	461d      	mov	r5, r3
 80007ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007f0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80007f2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80007f4:	682b      	ldr	r3, [r5, #0]
 80007f6:	7023      	strb	r3, [r4, #0]
   HAL_UART_Transmit(&huart3,startstr1,sizeof(startstr1),0xFFFF);
 80007f8:	f107 0124 	add.w	r1, r7, #36	@ 0x24
 80007fc:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000800:	2221      	movs	r2, #33	@ 0x21
 8000802:	4810      	ldr	r0, [pc, #64]	@ (8000844 <main+0xa4>)
 8000804:	f002 f9c6 	bl	8002b94 <HAL_UART_Transmit>
   uint8_t startstr2[] = "Auto Check out every 3sec.\r\n\r\n";
 8000808:	4b10      	ldr	r3, [pc, #64]	@ (800084c <main+0xac>)
 800080a:	1d3c      	adds	r4, r7, #4
 800080c:	461d      	mov	r5, r3
 800080e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000810:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000812:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 8000816:	c407      	stmia	r4!, {r0, r1, r2}
 8000818:	8023      	strh	r3, [r4, #0]
 800081a:	3402      	adds	r4, #2
 800081c:	0c1b      	lsrs	r3, r3, #16
 800081e:	7023      	strb	r3, [r4, #0]
   HAL_UART_Transmit(&huart3,startstr2,sizeof(startstr2),0xFFFF);
 8000820:	1d39      	adds	r1, r7, #4
 8000822:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8000826:	221f      	movs	r2, #31
 8000828:	4806      	ldr	r0, [pc, #24]	@ (8000844 <main+0xa4>)
 800082a:	f002 f9b3 	bl	8002b94 <HAL_UART_Transmit>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 800082e:	f002 fdb1 	bl	8003394 <osKernelInitialize>

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 8000832:	f7ff feb3 	bl	800059c <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8000836:	f002 fdd1 	bl	80033dc <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 800083a:	bf00      	nop
 800083c:	e7fd      	b.n	800083a <main+0x9a>
 800083e:	bf00      	nop
 8000840:	080077e4 	.word	0x080077e4
 8000844:	200000fc 	.word	0x200000fc
 8000848:	08007804 	.word	0x08007804
 800084c:	08007828 	.word	0x08007828

08000850 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000850:	b580      	push	{r7, lr}
 8000852:	b094      	sub	sp, #80	@ 0x50
 8000854:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000856:	f107 0320 	add.w	r3, r7, #32
 800085a:	2230      	movs	r2, #48	@ 0x30
 800085c:	2100      	movs	r1, #0
 800085e:	4618      	mov	r0, r3
 8000860:	f006 f98c 	bl	8006b7c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000864:	f107 030c 	add.w	r3, r7, #12
 8000868:	2200      	movs	r2, #0
 800086a:	601a      	str	r2, [r3, #0]
 800086c:	605a      	str	r2, [r3, #4]
 800086e:	609a      	str	r2, [r3, #8]
 8000870:	60da      	str	r2, [r3, #12]
 8000872:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000874:	2300      	movs	r3, #0
 8000876:	60bb      	str	r3, [r7, #8]
 8000878:	4b29      	ldr	r3, [pc, #164]	@ (8000920 <SystemClock_Config+0xd0>)
 800087a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800087c:	4a28      	ldr	r2, [pc, #160]	@ (8000920 <SystemClock_Config+0xd0>)
 800087e:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000882:	6413      	str	r3, [r2, #64]	@ 0x40
 8000884:	4b26      	ldr	r3, [pc, #152]	@ (8000920 <SystemClock_Config+0xd0>)
 8000886:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000888:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800088c:	60bb      	str	r3, [r7, #8]
 800088e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000890:	2300      	movs	r3, #0
 8000892:	607b      	str	r3, [r7, #4]
 8000894:	4b23      	ldr	r3, [pc, #140]	@ (8000924 <SystemClock_Config+0xd4>)
 8000896:	681b      	ldr	r3, [r3, #0]
 8000898:	4a22      	ldr	r2, [pc, #136]	@ (8000924 <SystemClock_Config+0xd4>)
 800089a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800089e:	6013      	str	r3, [r2, #0]
 80008a0:	4b20      	ldr	r3, [pc, #128]	@ (8000924 <SystemClock_Config+0xd4>)
 80008a2:	681b      	ldr	r3, [r3, #0]
 80008a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80008a8:	607b      	str	r3, [r7, #4]
 80008aa:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE|RCC_OSCILLATORTYPE_LSE;
 80008ac:	2305      	movs	r3, #5
 80008ae:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80008b0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80008b4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80008b6:	2301      	movs	r3, #1
 80008b8:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80008ba:	2302      	movs	r3, #2
 80008bc:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80008be:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80008c2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 25;
 80008c4:	2319      	movs	r3, #25
 80008c6:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 80008c8:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 80008cc:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80008ce:	2302      	movs	r3, #2
 80008d0:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80008d2:	2304      	movs	r3, #4
 80008d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008d6:	f107 0320 	add.w	r3, r7, #32
 80008da:	4618      	mov	r0, r3
 80008dc:	f000 fdd4 	bl	8001488 <HAL_RCC_OscConfig>
 80008e0:	4603      	mov	r3, r0
 80008e2:	2b00      	cmp	r3, #0
 80008e4:	d001      	beq.n	80008ea <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80008e6:	f000 f831 	bl	800094c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008ea:	230f      	movs	r3, #15
 80008ec:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008ee:	2302      	movs	r3, #2
 80008f0:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008f2:	2300      	movs	r3, #0
 80008f4:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008f6:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 80008fa:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008fc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000900:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8000902:	f107 030c 	add.w	r3, r7, #12
 8000906:	2105      	movs	r1, #5
 8000908:	4618      	mov	r0, r3
 800090a:	f001 f835 	bl	8001978 <HAL_RCC_ClockConfig>
 800090e:	4603      	mov	r3, r0
 8000910:	2b00      	cmp	r3, #0
 8000912:	d001      	beq.n	8000918 <SystemClock_Config+0xc8>
  {
    Error_Handler();
 8000914:	f000 f81a 	bl	800094c <Error_Handler>
  }
}
 8000918:	bf00      	nop
 800091a:	3750      	adds	r7, #80	@ 0x50
 800091c:	46bd      	mov	sp, r7
 800091e:	bd80      	pop	{r7, pc}
 8000920:	40023800 	.word	0x40023800
 8000924:	40007000 	.word	0x40007000

08000928 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000928:	b580      	push	{r7, lr}
 800092a:	b082      	sub	sp, #8
 800092c:	af00      	add	r7, sp, #0
 800092e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8000930:	687b      	ldr	r3, [r7, #4]
 8000932:	681b      	ldr	r3, [r3, #0]
 8000934:	4a04      	ldr	r2, [pc, #16]	@ (8000948 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000936:	4293      	cmp	r3, r2
 8000938:	d101      	bne.n	800093e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800093a:	f000 faef 	bl	8000f1c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800093e:	bf00      	nop
 8000940:	3708      	adds	r7, #8
 8000942:	46bd      	mov	sp, r7
 8000944:	bd80      	pop	{r7, pc}
 8000946:	bf00      	nop
 8000948:	40001000 	.word	0x40001000

0800094c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800094c:	b480      	push	{r7}
 800094e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000950:	b672      	cpsid	i
}
 8000952:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000954:	bf00      	nop
 8000956:	e7fd      	b.n	8000954 <Error_Handler+0x8>

08000958 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b086      	sub	sp, #24
 800095c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 800095e:	1d3b      	adds	r3, r7, #4
 8000960:	2200      	movs	r2, #0
 8000962:	601a      	str	r2, [r3, #0]
 8000964:	605a      	str	r2, [r3, #4]
 8000966:	609a      	str	r2, [r3, #8]
 8000968:	60da      	str	r2, [r3, #12]
 800096a:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 800096c:	2300      	movs	r3, #0
 800096e:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8000970:	4b29      	ldr	r3, [pc, #164]	@ (8000a18 <MX_RTC_Init+0xc0>)
 8000972:	4a2a      	ldr	r2, [pc, #168]	@ (8000a1c <MX_RTC_Init+0xc4>)
 8000974:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8000976:	4b28      	ldr	r3, [pc, #160]	@ (8000a18 <MX_RTC_Init+0xc0>)
 8000978:	2200      	movs	r2, #0
 800097a:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 800097c:	4b26      	ldr	r3, [pc, #152]	@ (8000a18 <MX_RTC_Init+0xc0>)
 800097e:	227f      	movs	r2, #127	@ 0x7f
 8000980:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8000982:	4b25      	ldr	r3, [pc, #148]	@ (8000a18 <MX_RTC_Init+0xc0>)
 8000984:	22ff      	movs	r2, #255	@ 0xff
 8000986:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8000988:	4b23      	ldr	r3, [pc, #140]	@ (8000a18 <MX_RTC_Init+0xc0>)
 800098a:	2200      	movs	r2, #0
 800098c:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 800098e:	4b22      	ldr	r3, [pc, #136]	@ (8000a18 <MX_RTC_Init+0xc0>)
 8000990:	2200      	movs	r2, #0
 8000992:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8000994:	4b20      	ldr	r3, [pc, #128]	@ (8000a18 <MX_RTC_Init+0xc0>)
 8000996:	2200      	movs	r2, #0
 8000998:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800099a:	481f      	ldr	r0, [pc, #124]	@ (8000a18 <MX_RTC_Init+0xc0>)
 800099c:	f001 fae0 	bl	8001f60 <HAL_RTC_Init>
 80009a0:	4603      	mov	r3, r0
 80009a2:	2b00      	cmp	r3, #0
 80009a4:	d001      	beq.n	80009aa <MX_RTC_Init+0x52>
  {
    Error_Handler();
 80009a6:	f7ff ffd1 	bl	800094c <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 9;
 80009aa:	2309      	movs	r3, #9
 80009ac:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 6;
 80009ae:	2306      	movs	r3, #6
 80009b0:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 10;
 80009b2:	230a      	movs	r3, #10
 80009b4:	71bb      	strb	r3, [r7, #6]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80009b6:	2300      	movs	r3, #0
 80009b8:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 80009ba:	2300      	movs	r3, #0
 80009bc:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 80009be:	1d3b      	adds	r3, r7, #4
 80009c0:	2200      	movs	r2, #0
 80009c2:	4619      	mov	r1, r3
 80009c4:	4814      	ldr	r0, [pc, #80]	@ (8000a18 <MX_RTC_Init+0xc0>)
 80009c6:	f001 fb4e 	bl	8002066 <HAL_RTC_SetTime>
 80009ca:	4603      	mov	r3, r0
 80009cc:	2b00      	cmp	r3, #0
 80009ce:	d001      	beq.n	80009d4 <MX_RTC_Init+0x7c>
  {
    Error_Handler();
 80009d0:	f7ff ffbc 	bl	800094c <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_FRIDAY;
 80009d4:	2305      	movs	r3, #5
 80009d6:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_APRIL;
 80009d8:	2304      	movs	r3, #4
 80009da:	707b      	strb	r3, [r7, #1]
  sDate.Date = 25;
 80009dc:	2319      	movs	r3, #25
 80009de:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 25;
 80009e0:	2319      	movs	r3, #25
 80009e2:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BIN) != HAL_OK)
 80009e4:	463b      	mov	r3, r7
 80009e6:	2200      	movs	r2, #0
 80009e8:	4619      	mov	r1, r3
 80009ea:	480b      	ldr	r0, [pc, #44]	@ (8000a18 <MX_RTC_Init+0xc0>)
 80009ec:	f001 fbd5 	bl	800219a <HAL_RTC_SetDate>
 80009f0:	4603      	mov	r3, r0
 80009f2:	2b00      	cmp	r3, #0
 80009f4:	d001      	beq.n	80009fa <MX_RTC_Init+0xa2>
  {
    Error_Handler();
 80009f6:	f7ff ffa9 	bl	800094c <Error_Handler>
  }

  /** Enable the WakeUp
  */
  if (HAL_RTCEx_SetWakeUpTimer_IT(&hrtc, 2, RTC_WAKEUPCLOCK_CK_SPRE_16BITS) != HAL_OK)
 80009fa:	2204      	movs	r2, #4
 80009fc:	2102      	movs	r1, #2
 80009fe:	4806      	ldr	r0, [pc, #24]	@ (8000a18 <MX_RTC_Init+0xc0>)
 8000a00:	f001 fcf0 	bl	80023e4 <HAL_RTCEx_SetWakeUpTimer_IT>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b00      	cmp	r3, #0
 8000a08:	d001      	beq.n	8000a0e <MX_RTC_Init+0xb6>
  {
    Error_Handler();
 8000a0a:	f7ff ff9f 	bl	800094c <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8000a0e:	bf00      	nop
 8000a10:	3718      	adds	r7, #24
 8000a12:	46bd      	mov	sp, r7
 8000a14:	bd80      	pop	{r7, pc}
 8000a16:	bf00      	nop
 8000a18:	20000090 	.word	0x20000090
 8000a1c:	40002800 	.word	0x40002800

08000a20 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8000a20:	b580      	push	{r7, lr}
 8000a22:	b086      	sub	sp, #24
 8000a24:	af00      	add	r7, sp, #0
 8000a26:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000a28:	f107 0308 	add.w	r3, r7, #8
 8000a2c:	2200      	movs	r2, #0
 8000a2e:	601a      	str	r2, [r3, #0]
 8000a30:	605a      	str	r2, [r3, #4]
 8000a32:	609a      	str	r2, [r3, #8]
 8000a34:	60da      	str	r2, [r3, #12]
  if(rtcHandle->Instance==RTC)
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	4a10      	ldr	r2, [pc, #64]	@ (8000a7c <HAL_RTC_MspInit+0x5c>)
 8000a3c:	4293      	cmp	r3, r2
 8000a3e:	d119      	bne.n	8000a74 <HAL_RTC_MspInit+0x54>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8000a40:	2302      	movs	r3, #2
 8000a42:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8000a44:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000a48:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000a4a:	f107 0308 	add.w	r3, r7, #8
 8000a4e:	4618      	mov	r0, r3
 8000a50:	f001 f9a4 	bl	8001d9c <HAL_RCCEx_PeriphCLKConfig>
 8000a54:	4603      	mov	r3, r0
 8000a56:	2b00      	cmp	r3, #0
 8000a58:	d001      	beq.n	8000a5e <HAL_RTC_MspInit+0x3e>
    {
      Error_Handler();
 8000a5a:	f7ff ff77 	bl	800094c <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8000a5e:	4b08      	ldr	r3, [pc, #32]	@ (8000a80 <HAL_RTC_MspInit+0x60>)
 8000a60:	2201      	movs	r2, #1
 8000a62:	601a      	str	r2, [r3, #0]

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(RTC_WKUP_IRQn, 5, 0);
 8000a64:	2200      	movs	r2, #0
 8000a66:	2105      	movs	r1, #5
 8000a68:	2003      	movs	r0, #3
 8000a6a:	f000 fb2f 	bl	80010cc <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_WKUP_IRQn);
 8000a6e:	2003      	movs	r0, #3
 8000a70:	f000 fb48 	bl	8001104 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8000a74:	bf00      	nop
 8000a76:	3718      	adds	r7, #24
 8000a78:	46bd      	mov	sp, r7
 8000a7a:	bd80      	pop	{r7, pc}
 8000a7c:	40002800 	.word	0x40002800
 8000a80:	42470e3c 	.word	0x42470e3c

08000a84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000a84:	b580      	push	{r7, lr}
 8000a86:	b082      	sub	sp, #8
 8000a88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000a8a:	2300      	movs	r3, #0
 8000a8c:	607b      	str	r3, [r7, #4]
 8000a8e:	4b12      	ldr	r3, [pc, #72]	@ (8000ad8 <HAL_MspInit+0x54>)
 8000a90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a92:	4a11      	ldr	r2, [pc, #68]	@ (8000ad8 <HAL_MspInit+0x54>)
 8000a94:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000a98:	6453      	str	r3, [r2, #68]	@ 0x44
 8000a9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000ad8 <HAL_MspInit+0x54>)
 8000a9c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000a9e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8000aa2:	607b      	str	r3, [r7, #4]
 8000aa4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	603b      	str	r3, [r7, #0]
 8000aaa:	4b0b      	ldr	r3, [pc, #44]	@ (8000ad8 <HAL_MspInit+0x54>)
 8000aac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aae:	4a0a      	ldr	r2, [pc, #40]	@ (8000ad8 <HAL_MspInit+0x54>)
 8000ab0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000ab4:	6413      	str	r3, [r2, #64]	@ 0x40
 8000ab6:	4b08      	ldr	r3, [pc, #32]	@ (8000ad8 <HAL_MspInit+0x54>)
 8000ab8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000aba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000abe:	603b      	str	r3, [r7, #0]
 8000ac0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8000ac2:	2200      	movs	r2, #0
 8000ac4:	210f      	movs	r1, #15
 8000ac6:	f06f 0001 	mvn.w	r0, #1
 8000aca:	f000 faff 	bl	80010cc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000ace:	bf00      	nop
 8000ad0:	3708      	adds	r7, #8
 8000ad2:	46bd      	mov	sp, r7
 8000ad4:	bd80      	pop	{r7, pc}
 8000ad6:	bf00      	nop
 8000ad8:	40023800 	.word	0x40023800

08000adc <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000adc:	b580      	push	{r7, lr}
 8000ade:	b08e      	sub	sp, #56	@ 0x38
 8000ae0:	af00      	add	r7, sp, #0
 8000ae2:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000ae4:	2300      	movs	r3, #0
 8000ae6:	62fb      	str	r3, [r7, #44]	@ 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000ae8:	2300      	movs	r3, #0
 8000aea:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000aec:	2300      	movs	r3, #0
 8000aee:	60fb      	str	r3, [r7, #12]
 8000af0:	4b33      	ldr	r3, [pc, #204]	@ (8000bc0 <HAL_InitTick+0xe4>)
 8000af2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000af4:	4a32      	ldr	r2, [pc, #200]	@ (8000bc0 <HAL_InitTick+0xe4>)
 8000af6:	f043 0310 	orr.w	r3, r3, #16
 8000afa:	6413      	str	r3, [r2, #64]	@ 0x40
 8000afc:	4b30      	ldr	r3, [pc, #192]	@ (8000bc0 <HAL_InitTick+0xe4>)
 8000afe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000b00:	f003 0310 	and.w	r3, r3, #16
 8000b04:	60fb      	str	r3, [r7, #12]
 8000b06:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b08:	f107 0210 	add.w	r2, r7, #16
 8000b0c:	f107 0314 	add.w	r3, r7, #20
 8000b10:	4611      	mov	r1, r2
 8000b12:	4618      	mov	r0, r3
 8000b14:	f001 f910 	bl	8001d38 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000b18:	6a3b      	ldr	r3, [r7, #32]
 8000b1a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  /* Compute TIM6 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 8000b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d103      	bne.n	8000b2a <HAL_InitTick+0x4e>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000b22:	f001 f8e1 	bl	8001ce8 <HAL_RCC_GetPCLK1Freq>
 8000b26:	6378      	str	r0, [r7, #52]	@ 0x34
 8000b28:	e004      	b.n	8000b34 <HAL_InitTick+0x58>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000b2a:	f001 f8dd 	bl	8001ce8 <HAL_RCC_GetPCLK1Freq>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	005b      	lsls	r3, r3, #1
 8000b32:	637b      	str	r3, [r7, #52]	@ 0x34
  }

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000b34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000b36:	4a23      	ldr	r2, [pc, #140]	@ (8000bc4 <HAL_InitTick+0xe8>)
 8000b38:	fba2 2303 	umull	r2, r3, r2, r3
 8000b3c:	0c9b      	lsrs	r3, r3, #18
 8000b3e:	3b01      	subs	r3, #1
 8000b40:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b42:	4b21      	ldr	r3, [pc, #132]	@ (8000bc8 <HAL_InitTick+0xec>)
 8000b44:	4a21      	ldr	r2, [pc, #132]	@ (8000bcc <HAL_InitTick+0xf0>)
 8000b46:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8000b48:	4b1f      	ldr	r3, [pc, #124]	@ (8000bc8 <HAL_InitTick+0xec>)
 8000b4a:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000b4e:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b50:	4a1d      	ldr	r2, [pc, #116]	@ (8000bc8 <HAL_InitTick+0xec>)
 8000b52:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000b54:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b56:	4b1c      	ldr	r3, [pc, #112]	@ (8000bc8 <HAL_InitTick+0xec>)
 8000b58:	2200      	movs	r2, #0
 8000b5a:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b5c:	4b1a      	ldr	r3, [pc, #104]	@ (8000bc8 <HAL_InitTick+0xec>)
 8000b5e:	2200      	movs	r2, #0
 8000b60:	609a      	str	r2, [r3, #8]
  htim6.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000b62:	4b19      	ldr	r3, [pc, #100]	@ (8000bc8 <HAL_InitTick+0xec>)
 8000b64:	2200      	movs	r2, #0
 8000b66:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim6);
 8000b68:	4817      	ldr	r0, [pc, #92]	@ (8000bc8 <HAL_InitTick+0xec>)
 8000b6a:	f001 fd21 	bl	80025b0 <HAL_TIM_Base_Init>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
  if (status == HAL_OK)
 8000b74:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b78:	2b00      	cmp	r3, #0
 8000b7a:	d11b      	bne.n	8000bb4 <HAL_InitTick+0xd8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8000b7c:	4812      	ldr	r0, [pc, #72]	@ (8000bc8 <HAL_InitTick+0xec>)
 8000b7e:	f001 fd71 	bl	8002664 <HAL_TIM_Base_Start_IT>
 8000b82:	4603      	mov	r3, r0
 8000b84:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
    if (status == HAL_OK)
 8000b88:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d111      	bne.n	8000bb4 <HAL_InitTick+0xd8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8000b90:	2036      	movs	r0, #54	@ 0x36
 8000b92:	f000 fab7 	bl	8001104 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	2b0f      	cmp	r3, #15
 8000b9a:	d808      	bhi.n	8000bae <HAL_InitTick+0xd2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 8000b9c:	2200      	movs	r2, #0
 8000b9e:	6879      	ldr	r1, [r7, #4]
 8000ba0:	2036      	movs	r0, #54	@ 0x36
 8000ba2:	f000 fa93 	bl	80010cc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000ba6:	4a0a      	ldr	r2, [pc, #40]	@ (8000bd0 <HAL_InitTick+0xf4>)
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	6013      	str	r3, [r2, #0]
 8000bac:	e002      	b.n	8000bb4 <HAL_InitTick+0xd8>
      }
      else
      {
        status = HAL_ERROR;
 8000bae:	2301      	movs	r3, #1
 8000bb0:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
      }
    }
  }

 /* Return function status */
  return status;
 8000bb4:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
}
 8000bb8:	4618      	mov	r0, r3
 8000bba:	3738      	adds	r7, #56	@ 0x38
 8000bbc:	46bd      	mov	sp, r7
 8000bbe:	bd80      	pop	{r7, pc}
 8000bc0:	40023800 	.word	0x40023800
 8000bc4:	431bde83 	.word	0x431bde83
 8000bc8:	200000b0 	.word	0x200000b0
 8000bcc:	40001000 	.word	0x40001000
 8000bd0:	20000004 	.word	0x20000004

08000bd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000bd4:	b480      	push	{r7}
 8000bd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000bd8:	bf00      	nop
 8000bda:	e7fd      	b.n	8000bd8 <NMI_Handler+0x4>

08000bdc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bdc:	b480      	push	{r7}
 8000bde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000be0:	bf00      	nop
 8000be2:	e7fd      	b.n	8000be0 <HardFault_Handler+0x4>

08000be4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000be4:	b480      	push	{r7}
 8000be6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000be8:	bf00      	nop
 8000bea:	e7fd      	b.n	8000be8 <MemManage_Handler+0x4>

08000bec <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bf0:	bf00      	nop
 8000bf2:	e7fd      	b.n	8000bf0 <BusFault_Handler+0x4>

08000bf4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bf4:	b480      	push	{r7}
 8000bf6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bf8:	bf00      	nop
 8000bfa:	e7fd      	b.n	8000bf8 <UsageFault_Handler+0x4>

08000bfc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bfc:	b480      	push	{r7}
 8000bfe:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000c00:	bf00      	nop
 8000c02:	46bd      	mov	sp, r7
 8000c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c08:	4770      	bx	lr
	...

08000c0c <RTC_WKUP_IRQHandler>:

/**
  * @brief This function handles RTC wake-up interrupt through EXTI line 22.
  */
void RTC_WKUP_IRQHandler(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_WKUP_IRQn 0 */

  /* USER CODE END RTC_WKUP_IRQn 0 */
  HAL_RTCEx_WakeUpTimerIRQHandler(&hrtc);
 8000c10:	4802      	ldr	r0, [pc, #8]	@ (8000c1c <RTC_WKUP_IRQHandler+0x10>)
 8000c12:	f001 fca9 	bl	8002568 <HAL_RTCEx_WakeUpTimerIRQHandler>
  /* USER CODE BEGIN RTC_WKUP_IRQn 1 */

  /* USER CODE END RTC_WKUP_IRQn 1 */
}
 8000c16:	bf00      	nop
 8000c18:	bd80      	pop	{r7, pc}
 8000c1a:	bf00      	nop
 8000c1c:	20000090 	.word	0x20000090

08000c20 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000c24:	4802      	ldr	r0, [pc, #8]	@ (8000c30 <TIM6_DAC_IRQHandler+0x10>)
 8000c26:	f001 fd8d 	bl	8002744 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000c2a:	bf00      	nop
 8000c2c:	bd80      	pop	{r7, pc}
 8000c2e:	bf00      	nop
 8000c30:	200000b0 	.word	0x200000b0

08000c34 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000c34:	b580      	push	{r7, lr}
 8000c36:	b086      	sub	sp, #24
 8000c38:	af00      	add	r7, sp, #0
 8000c3a:	60f8      	str	r0, [r7, #12]
 8000c3c:	60b9      	str	r1, [r7, #8]
 8000c3e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c40:	2300      	movs	r3, #0
 8000c42:	617b      	str	r3, [r7, #20]
 8000c44:	e00a      	b.n	8000c5c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000c46:	f3af 8000 	nop.w
 8000c4a:	4601      	mov	r1, r0
 8000c4c:	68bb      	ldr	r3, [r7, #8]
 8000c4e:	1c5a      	adds	r2, r3, #1
 8000c50:	60ba      	str	r2, [r7, #8]
 8000c52:	b2ca      	uxtb	r2, r1
 8000c54:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c56:	697b      	ldr	r3, [r7, #20]
 8000c58:	3301      	adds	r3, #1
 8000c5a:	617b      	str	r3, [r7, #20]
 8000c5c:	697a      	ldr	r2, [r7, #20]
 8000c5e:	687b      	ldr	r3, [r7, #4]
 8000c60:	429a      	cmp	r2, r3
 8000c62:	dbf0      	blt.n	8000c46 <_read+0x12>
  }

  return len;
 8000c64:	687b      	ldr	r3, [r7, #4]
}
 8000c66:	4618      	mov	r0, r3
 8000c68:	3718      	adds	r7, #24
 8000c6a:	46bd      	mov	sp, r7
 8000c6c:	bd80      	pop	{r7, pc}

08000c6e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000c6e:	b580      	push	{r7, lr}
 8000c70:	b086      	sub	sp, #24
 8000c72:	af00      	add	r7, sp, #0
 8000c74:	60f8      	str	r0, [r7, #12]
 8000c76:	60b9      	str	r1, [r7, #8]
 8000c78:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	617b      	str	r3, [r7, #20]
 8000c7e:	e009      	b.n	8000c94 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	1c5a      	adds	r2, r3, #1
 8000c84:	60ba      	str	r2, [r7, #8]
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	4618      	mov	r0, r3
 8000c8a:	f7ff fd11 	bl	80006b0 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000c8e:	697b      	ldr	r3, [r7, #20]
 8000c90:	3301      	adds	r3, #1
 8000c92:	617b      	str	r3, [r7, #20]
 8000c94:	697a      	ldr	r2, [r7, #20]
 8000c96:	687b      	ldr	r3, [r7, #4]
 8000c98:	429a      	cmp	r2, r3
 8000c9a:	dbf1      	blt.n	8000c80 <_write+0x12>
  }
  return len;
 8000c9c:	687b      	ldr	r3, [r7, #4]
}
 8000c9e:	4618      	mov	r0, r3
 8000ca0:	3718      	adds	r7, #24
 8000ca2:	46bd      	mov	sp, r7
 8000ca4:	bd80      	pop	{r7, pc}

08000ca6 <_close>:

int _close(int file)
{
 8000ca6:	b480      	push	{r7}
 8000ca8:	b083      	sub	sp, #12
 8000caa:	af00      	add	r7, sp, #0
 8000cac:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000cae:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000cb2:	4618      	mov	r0, r3
 8000cb4:	370c      	adds	r7, #12
 8000cb6:	46bd      	mov	sp, r7
 8000cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cbc:	4770      	bx	lr

08000cbe <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000cbe:	b480      	push	{r7}
 8000cc0:	b083      	sub	sp, #12
 8000cc2:	af00      	add	r7, sp, #0
 8000cc4:	6078      	str	r0, [r7, #4]
 8000cc6:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000cc8:	683b      	ldr	r3, [r7, #0]
 8000cca:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000cce:	605a      	str	r2, [r3, #4]
  return 0;
 8000cd0:	2300      	movs	r3, #0
}
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	370c      	adds	r7, #12
 8000cd6:	46bd      	mov	sp, r7
 8000cd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cdc:	4770      	bx	lr

08000cde <_isatty>:

int _isatty(int file)
{
 8000cde:	b480      	push	{r7}
 8000ce0:	b083      	sub	sp, #12
 8000ce2:	af00      	add	r7, sp, #0
 8000ce4:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000ce6:	2301      	movs	r3, #1
}
 8000ce8:	4618      	mov	r0, r3
 8000cea:	370c      	adds	r7, #12
 8000cec:	46bd      	mov	sp, r7
 8000cee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cf2:	4770      	bx	lr

08000cf4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000cf4:	b480      	push	{r7}
 8000cf6:	b085      	sub	sp, #20
 8000cf8:	af00      	add	r7, sp, #0
 8000cfa:	60f8      	str	r0, [r7, #12]
 8000cfc:	60b9      	str	r1, [r7, #8]
 8000cfe:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000d00:	2300      	movs	r3, #0
}
 8000d02:	4618      	mov	r0, r3
 8000d04:	3714      	adds	r7, #20
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr
	...

08000d10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b086      	sub	sp, #24
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000d18:	4a14      	ldr	r2, [pc, #80]	@ (8000d6c <_sbrk+0x5c>)
 8000d1a:	4b15      	ldr	r3, [pc, #84]	@ (8000d70 <_sbrk+0x60>)
 8000d1c:	1ad3      	subs	r3, r2, r3
 8000d1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000d20:	697b      	ldr	r3, [r7, #20]
 8000d22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000d24:	4b13      	ldr	r3, [pc, #76]	@ (8000d74 <_sbrk+0x64>)
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d102      	bne.n	8000d32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000d2c:	4b11      	ldr	r3, [pc, #68]	@ (8000d74 <_sbrk+0x64>)
 8000d2e:	4a12      	ldr	r2, [pc, #72]	@ (8000d78 <_sbrk+0x68>)
 8000d30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000d32:	4b10      	ldr	r3, [pc, #64]	@ (8000d74 <_sbrk+0x64>)
 8000d34:	681a      	ldr	r2, [r3, #0]
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	4413      	add	r3, r2
 8000d3a:	693a      	ldr	r2, [r7, #16]
 8000d3c:	429a      	cmp	r2, r3
 8000d3e:	d207      	bcs.n	8000d50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000d40:	f005 ffc8 	bl	8006cd4 <__errno>
 8000d44:	4603      	mov	r3, r0
 8000d46:	220c      	movs	r2, #12
 8000d48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8000d4e:	e009      	b.n	8000d64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000d50:	4b08      	ldr	r3, [pc, #32]	@ (8000d74 <_sbrk+0x64>)
 8000d52:	681b      	ldr	r3, [r3, #0]
 8000d54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000d56:	4b07      	ldr	r3, [pc, #28]	@ (8000d74 <_sbrk+0x64>)
 8000d58:	681a      	ldr	r2, [r3, #0]
 8000d5a:	687b      	ldr	r3, [r7, #4]
 8000d5c:	4413      	add	r3, r2
 8000d5e:	4a05      	ldr	r2, [pc, #20]	@ (8000d74 <_sbrk+0x64>)
 8000d60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000d62:	68fb      	ldr	r3, [r7, #12]
}
 8000d64:	4618      	mov	r0, r3
 8000d66:	3718      	adds	r7, #24
 8000d68:	46bd      	mov	sp, r7
 8000d6a:	bd80      	pop	{r7, pc}
 8000d6c:	20020000 	.word	0x20020000
 8000d70:	00000400 	.word	0x00000400
 8000d74:	200000f8 	.word	0x200000f8
 8000d78:	20004c80 	.word	0x20004c80

08000d7c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000d7c:	b480      	push	{r7}
 8000d7e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000d80:	4b06      	ldr	r3, [pc, #24]	@ (8000d9c <SystemInit+0x20>)
 8000d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000d86:	4a05      	ldr	r2, [pc, #20]	@ (8000d9c <SystemInit+0x20>)
 8000d88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000d8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000d90:	bf00      	nop
 8000d92:	46bd      	mov	sp, r7
 8000d94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d98:	4770      	bx	lr
 8000d9a:	bf00      	nop
 8000d9c:	e000ed00 	.word	0xe000ed00

08000da0 <MX_USART3_UART_Init>:
UART_HandleTypeDef huart3;

/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8000da4:	4b11      	ldr	r3, [pc, #68]	@ (8000dec <MX_USART3_UART_Init+0x4c>)
 8000da6:	4a12      	ldr	r2, [pc, #72]	@ (8000df0 <MX_USART3_UART_Init+0x50>)
 8000da8:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 9600;
 8000daa:	4b10      	ldr	r3, [pc, #64]	@ (8000dec <MX_USART3_UART_Init+0x4c>)
 8000dac:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000db0:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8000db2:	4b0e      	ldr	r3, [pc, #56]	@ (8000dec <MX_USART3_UART_Init+0x4c>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8000db8:	4b0c      	ldr	r3, [pc, #48]	@ (8000dec <MX_USART3_UART_Init+0x4c>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8000dbe:	4b0b      	ldr	r3, [pc, #44]	@ (8000dec <MX_USART3_UART_Init+0x4c>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8000dc4:	4b09      	ldr	r3, [pc, #36]	@ (8000dec <MX_USART3_UART_Init+0x4c>)
 8000dc6:	220c      	movs	r2, #12
 8000dc8:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000dca:	4b08      	ldr	r3, [pc, #32]	@ (8000dec <MX_USART3_UART_Init+0x4c>)
 8000dcc:	2200      	movs	r2, #0
 8000dce:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8000dd0:	4b06      	ldr	r3, [pc, #24]	@ (8000dec <MX_USART3_UART_Init+0x4c>)
 8000dd2:	2200      	movs	r2, #0
 8000dd4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8000dd6:	4805      	ldr	r0, [pc, #20]	@ (8000dec <MX_USART3_UART_Init+0x4c>)
 8000dd8:	f001 fe8c 	bl	8002af4 <HAL_UART_Init>
 8000ddc:	4603      	mov	r3, r0
 8000dde:	2b00      	cmp	r3, #0
 8000de0:	d001      	beq.n	8000de6 <MX_USART3_UART_Init+0x46>
  {
    Error_Handler();
 8000de2:	f7ff fdb3 	bl	800094c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8000de6:	bf00      	nop
 8000de8:	bd80      	pop	{r7, pc}
 8000dea:	bf00      	nop
 8000dec:	200000fc 	.word	0x200000fc
 8000df0:	40004800 	.word	0x40004800

08000df4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000df4:	b580      	push	{r7, lr}
 8000df6:	b08a      	sub	sp, #40	@ 0x28
 8000df8:	af00      	add	r7, sp, #0
 8000dfa:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000dfc:	f107 0314 	add.w	r3, r7, #20
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]
 8000e04:	605a      	str	r2, [r3, #4]
 8000e06:	609a      	str	r2, [r3, #8]
 8000e08:	60da      	str	r2, [r3, #12]
 8000e0a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART3)
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a19      	ldr	r2, [pc, #100]	@ (8000e78 <HAL_UART_MspInit+0x84>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d12c      	bne.n	8000e70 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART3_MspInit 0 */

  /* USER CODE END USART3_MspInit 0 */
    /* USART3 clock enable */
    __HAL_RCC_USART3_CLK_ENABLE();
 8000e16:	2300      	movs	r3, #0
 8000e18:	613b      	str	r3, [r7, #16]
 8000e1a:	4b18      	ldr	r3, [pc, #96]	@ (8000e7c <HAL_UART_MspInit+0x88>)
 8000e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e1e:	4a17      	ldr	r2, [pc, #92]	@ (8000e7c <HAL_UART_MspInit+0x88>)
 8000e20:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000e24:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e26:	4b15      	ldr	r3, [pc, #84]	@ (8000e7c <HAL_UART_MspInit+0x88>)
 8000e28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e2a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000e2e:	613b      	str	r3, [r7, #16]
 8000e30:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000e32:	2300      	movs	r3, #0
 8000e34:	60fb      	str	r3, [r7, #12]
 8000e36:	4b11      	ldr	r3, [pc, #68]	@ (8000e7c <HAL_UART_MspInit+0x88>)
 8000e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e3a:	4a10      	ldr	r2, [pc, #64]	@ (8000e7c <HAL_UART_MspInit+0x88>)
 8000e3c:	f043 0302 	orr.w	r3, r3, #2
 8000e40:	6313      	str	r3, [r2, #48]	@ 0x30
 8000e42:	4b0e      	ldr	r3, [pc, #56]	@ (8000e7c <HAL_UART_MspInit+0x88>)
 8000e44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000e46:	f003 0302 	and.w	r3, r3, #2
 8000e4a:	60fb      	str	r3, [r7, #12]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
    /**USART3 GPIO Configuration
    PB10     ------> USART3_TX
    PB11     ------> USART3_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000e4e:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8000e52:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e54:	2302      	movs	r3, #2
 8000e56:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e58:	2300      	movs	r3, #0
 8000e5a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000e5c:	2303      	movs	r3, #3
 8000e5e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8000e60:	2307      	movs	r3, #7
 8000e62:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000e64:	f107 0314 	add.w	r3, r7, #20
 8000e68:	4619      	mov	r1, r3
 8000e6a:	4805      	ldr	r0, [pc, #20]	@ (8000e80 <HAL_UART_MspInit+0x8c>)
 8000e6c:	f000 f958 	bl	8001120 <HAL_GPIO_Init>

  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8000e70:	bf00      	nop
 8000e72:	3728      	adds	r7, #40	@ 0x28
 8000e74:	46bd      	mov	sp, r7
 8000e76:	bd80      	pop	{r7, pc}
 8000e78:	40004800 	.word	0x40004800
 8000e7c:	40023800 	.word	0x40023800
 8000e80:	40020400 	.word	0x40020400

08000e84 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000e84:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000ebc <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8000e88:	f7ff ff78 	bl	8000d7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8000e8c:	480c      	ldr	r0, [pc, #48]	@ (8000ec0 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000e8e:	490d      	ldr	r1, [pc, #52]	@ (8000ec4 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000e90:	4a0d      	ldr	r2, [pc, #52]	@ (8000ec8 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000e92:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000e94:	e002      	b.n	8000e9c <LoopCopyDataInit>

08000e96 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000e96:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000e98:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000e9a:	3304      	adds	r3, #4

08000e9c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000e9c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000e9e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000ea0:	d3f9      	bcc.n	8000e96 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000ea2:	4a0a      	ldr	r2, [pc, #40]	@ (8000ecc <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000ea4:	4c0a      	ldr	r4, [pc, #40]	@ (8000ed0 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000ea6:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000ea8:	e001      	b.n	8000eae <LoopFillZerobss>

08000eaa <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000eaa:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000eac:	3204      	adds	r2, #4

08000eae <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000eae:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000eb0:	d3fb      	bcc.n	8000eaa <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000eb2:	f005 ff15 	bl	8006ce0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000eb6:	f7ff fc73 	bl	80007a0 <main>
  bx  lr    
 8000eba:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000ebc:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000ec0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000ec4:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8000ec8:	080078f0 	.word	0x080078f0
  ldr r2, =_sbss
 8000ecc:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8000ed0:	20004c7c 	.word	0x20004c7c

08000ed4 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000ed4:	e7fe      	b.n	8000ed4 <ADC_IRQHandler>
	...

08000ed8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000ed8:	b580      	push	{r7, lr}
 8000eda:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000edc:	4b0e      	ldr	r3, [pc, #56]	@ (8000f18 <HAL_Init+0x40>)
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	4a0d      	ldr	r2, [pc, #52]	@ (8000f18 <HAL_Init+0x40>)
 8000ee2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8000ee6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000ee8:	4b0b      	ldr	r3, [pc, #44]	@ (8000f18 <HAL_Init+0x40>)
 8000eea:	681b      	ldr	r3, [r3, #0]
 8000eec:	4a0a      	ldr	r2, [pc, #40]	@ (8000f18 <HAL_Init+0x40>)
 8000eee:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000ef2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000ef4:	4b08      	ldr	r3, [pc, #32]	@ (8000f18 <HAL_Init+0x40>)
 8000ef6:	681b      	ldr	r3, [r3, #0]
 8000ef8:	4a07      	ldr	r2, [pc, #28]	@ (8000f18 <HAL_Init+0x40>)
 8000efa:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000efe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000f00:	2003      	movs	r0, #3
 8000f02:	f000 f8d8 	bl	80010b6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000f06:	2000      	movs	r0, #0
 8000f08:	f7ff fde8 	bl	8000adc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000f0c:	f7ff fdba 	bl	8000a84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000f10:	2300      	movs	r3, #0
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	bd80      	pop	{r7, pc}
 8000f16:	bf00      	nop
 8000f18:	40023c00 	.word	0x40023c00

08000f1c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f20:	4b06      	ldr	r3, [pc, #24]	@ (8000f3c <HAL_IncTick+0x20>)
 8000f22:	781b      	ldrb	r3, [r3, #0]
 8000f24:	461a      	mov	r2, r3
 8000f26:	4b06      	ldr	r3, [pc, #24]	@ (8000f40 <HAL_IncTick+0x24>)
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4413      	add	r3, r2
 8000f2c:	4a04      	ldr	r2, [pc, #16]	@ (8000f40 <HAL_IncTick+0x24>)
 8000f2e:	6013      	str	r3, [r2, #0]
}
 8000f30:	bf00      	nop
 8000f32:	46bd      	mov	sp, r7
 8000f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f38:	4770      	bx	lr
 8000f3a:	bf00      	nop
 8000f3c:	20000008 	.word	0x20000008
 8000f40:	20000144 	.word	0x20000144

08000f44 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000f44:	b480      	push	{r7}
 8000f46:	af00      	add	r7, sp, #0
  return uwTick;
 8000f48:	4b03      	ldr	r3, [pc, #12]	@ (8000f58 <HAL_GetTick+0x14>)
 8000f4a:	681b      	ldr	r3, [r3, #0]
}
 8000f4c:	4618      	mov	r0, r3
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	20000144 	.word	0x20000144

08000f5c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b085      	sub	sp, #20
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	f003 0307 	and.w	r3, r3, #7
 8000f6a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000f6c:	4b0c      	ldr	r3, [pc, #48]	@ (8000fa0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f6e:	68db      	ldr	r3, [r3, #12]
 8000f70:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000f72:	68ba      	ldr	r2, [r7, #8]
 8000f74:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000f78:	4013      	ands	r3, r2
 8000f7a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000f7c:	68fb      	ldr	r3, [r7, #12]
 8000f7e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000f80:	68bb      	ldr	r3, [r7, #8]
 8000f82:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000f84:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000f88:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000f8c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000f8e:	4a04      	ldr	r2, [pc, #16]	@ (8000fa0 <__NVIC_SetPriorityGrouping+0x44>)
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	60d3      	str	r3, [r2, #12]
}
 8000f94:	bf00      	nop
 8000f96:	3714      	adds	r7, #20
 8000f98:	46bd      	mov	sp, r7
 8000f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9e:	4770      	bx	lr
 8000fa0:	e000ed00 	.word	0xe000ed00

08000fa4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000fa8:	4b04      	ldr	r3, [pc, #16]	@ (8000fbc <__NVIC_GetPriorityGrouping+0x18>)
 8000faa:	68db      	ldr	r3, [r3, #12]
 8000fac:	0a1b      	lsrs	r3, r3, #8
 8000fae:	f003 0307 	and.w	r3, r3, #7
}
 8000fb2:	4618      	mov	r0, r3
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fba:	4770      	bx	lr
 8000fbc:	e000ed00 	.word	0xe000ed00

08000fc0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000fca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	db0b      	blt.n	8000fea <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	f003 021f 	and.w	r2, r3, #31
 8000fd8:	4907      	ldr	r1, [pc, #28]	@ (8000ff8 <__NVIC_EnableIRQ+0x38>)
 8000fda:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000fde:	095b      	lsrs	r3, r3, #5
 8000fe0:	2001      	movs	r0, #1
 8000fe2:	fa00 f202 	lsl.w	r2, r0, r2
 8000fe6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8000fea:	bf00      	nop
 8000fec:	370c      	adds	r7, #12
 8000fee:	46bd      	mov	sp, r7
 8000ff0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff4:	4770      	bx	lr
 8000ff6:	bf00      	nop
 8000ff8:	e000e100 	.word	0xe000e100

08000ffc <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000ffc:	b480      	push	{r7}
 8000ffe:	b083      	sub	sp, #12
 8001000:	af00      	add	r7, sp, #0
 8001002:	4603      	mov	r3, r0
 8001004:	6039      	str	r1, [r7, #0]
 8001006:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001008:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800100c:	2b00      	cmp	r3, #0
 800100e:	db0a      	blt.n	8001026 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	b2da      	uxtb	r2, r3
 8001014:	490c      	ldr	r1, [pc, #48]	@ (8001048 <__NVIC_SetPriority+0x4c>)
 8001016:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800101a:	0112      	lsls	r2, r2, #4
 800101c:	b2d2      	uxtb	r2, r2
 800101e:	440b      	add	r3, r1
 8001020:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001024:	e00a      	b.n	800103c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001026:	683b      	ldr	r3, [r7, #0]
 8001028:	b2da      	uxtb	r2, r3
 800102a:	4908      	ldr	r1, [pc, #32]	@ (800104c <__NVIC_SetPriority+0x50>)
 800102c:	79fb      	ldrb	r3, [r7, #7]
 800102e:	f003 030f 	and.w	r3, r3, #15
 8001032:	3b04      	subs	r3, #4
 8001034:	0112      	lsls	r2, r2, #4
 8001036:	b2d2      	uxtb	r2, r2
 8001038:	440b      	add	r3, r1
 800103a:	761a      	strb	r2, [r3, #24]
}
 800103c:	bf00      	nop
 800103e:	370c      	adds	r7, #12
 8001040:	46bd      	mov	sp, r7
 8001042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001046:	4770      	bx	lr
 8001048:	e000e100 	.word	0xe000e100
 800104c:	e000ed00 	.word	0xe000ed00

08001050 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001050:	b480      	push	{r7}
 8001052:	b089      	sub	sp, #36	@ 0x24
 8001054:	af00      	add	r7, sp, #0
 8001056:	60f8      	str	r0, [r7, #12]
 8001058:	60b9      	str	r1, [r7, #8]
 800105a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800105c:	68fb      	ldr	r3, [r7, #12]
 800105e:	f003 0307 	and.w	r3, r3, #7
 8001062:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001064:	69fb      	ldr	r3, [r7, #28]
 8001066:	f1c3 0307 	rsb	r3, r3, #7
 800106a:	2b04      	cmp	r3, #4
 800106c:	bf28      	it	cs
 800106e:	2304      	movcs	r3, #4
 8001070:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	3304      	adds	r3, #4
 8001076:	2b06      	cmp	r3, #6
 8001078:	d902      	bls.n	8001080 <NVIC_EncodePriority+0x30>
 800107a:	69fb      	ldr	r3, [r7, #28]
 800107c:	3b03      	subs	r3, #3
 800107e:	e000      	b.n	8001082 <NVIC_EncodePriority+0x32>
 8001080:	2300      	movs	r3, #0
 8001082:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001084:	f04f 32ff 	mov.w	r2, #4294967295
 8001088:	69bb      	ldr	r3, [r7, #24]
 800108a:	fa02 f303 	lsl.w	r3, r2, r3
 800108e:	43da      	mvns	r2, r3
 8001090:	68bb      	ldr	r3, [r7, #8]
 8001092:	401a      	ands	r2, r3
 8001094:	697b      	ldr	r3, [r7, #20]
 8001096:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001098:	f04f 31ff 	mov.w	r1, #4294967295
 800109c:	697b      	ldr	r3, [r7, #20]
 800109e:	fa01 f303 	lsl.w	r3, r1, r3
 80010a2:	43d9      	mvns	r1, r3
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010a8:	4313      	orrs	r3, r2
         );
}
 80010aa:	4618      	mov	r0, r3
 80010ac:	3724      	adds	r7, #36	@ 0x24
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr

080010b6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80010b6:	b580      	push	{r7, lr}
 80010b8:	b082      	sub	sp, #8
 80010ba:	af00      	add	r7, sp, #0
 80010bc:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80010be:	6878      	ldr	r0, [r7, #4]
 80010c0:	f7ff ff4c 	bl	8000f5c <__NVIC_SetPriorityGrouping>
}
 80010c4:	bf00      	nop
 80010c6:	3708      	adds	r7, #8
 80010c8:	46bd      	mov	sp, r7
 80010ca:	bd80      	pop	{r7, pc}

080010cc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80010cc:	b580      	push	{r7, lr}
 80010ce:	b086      	sub	sp, #24
 80010d0:	af00      	add	r7, sp, #0
 80010d2:	4603      	mov	r3, r0
 80010d4:	60b9      	str	r1, [r7, #8]
 80010d6:	607a      	str	r2, [r7, #4]
 80010d8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80010da:	2300      	movs	r3, #0
 80010dc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80010de:	f7ff ff61 	bl	8000fa4 <__NVIC_GetPriorityGrouping>
 80010e2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80010e4:	687a      	ldr	r2, [r7, #4]
 80010e6:	68b9      	ldr	r1, [r7, #8]
 80010e8:	6978      	ldr	r0, [r7, #20]
 80010ea:	f7ff ffb1 	bl	8001050 <NVIC_EncodePriority>
 80010ee:	4602      	mov	r2, r0
 80010f0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80010f4:	4611      	mov	r1, r2
 80010f6:	4618      	mov	r0, r3
 80010f8:	f7ff ff80 	bl	8000ffc <__NVIC_SetPriority>
}
 80010fc:	bf00      	nop
 80010fe:	3718      	adds	r7, #24
 8001100:	46bd      	mov	sp, r7
 8001102:	bd80      	pop	{r7, pc}

08001104 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001104:	b580      	push	{r7, lr}
 8001106:	b082      	sub	sp, #8
 8001108:	af00      	add	r7, sp, #0
 800110a:	4603      	mov	r3, r0
 800110c:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 800110e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001112:	4618      	mov	r0, r3
 8001114:	f7ff ff54 	bl	8000fc0 <__NVIC_EnableIRQ>
}
 8001118:	bf00      	nop
 800111a:	3708      	adds	r7, #8
 800111c:	46bd      	mov	sp, r7
 800111e:	bd80      	pop	{r7, pc}

08001120 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001120:	b480      	push	{r7}
 8001122:	b089      	sub	sp, #36	@ 0x24
 8001124:	af00      	add	r7, sp, #0
 8001126:	6078      	str	r0, [r7, #4]
 8001128:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800112a:	2300      	movs	r3, #0
 800112c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800112e:	2300      	movs	r3, #0
 8001130:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001132:	2300      	movs	r3, #0
 8001134:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001136:	2300      	movs	r3, #0
 8001138:	61fb      	str	r3, [r7, #28]
 800113a:	e16b      	b.n	8001414 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800113c:	2201      	movs	r2, #1
 800113e:	69fb      	ldr	r3, [r7, #28]
 8001140:	fa02 f303 	lsl.w	r3, r2, r3
 8001144:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001146:	683b      	ldr	r3, [r7, #0]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	697a      	ldr	r2, [r7, #20]
 800114c:	4013      	ands	r3, r2
 800114e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001150:	693a      	ldr	r2, [r7, #16]
 8001152:	697b      	ldr	r3, [r7, #20]
 8001154:	429a      	cmp	r2, r3
 8001156:	f040 815a 	bne.w	800140e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800115a:	683b      	ldr	r3, [r7, #0]
 800115c:	685b      	ldr	r3, [r3, #4]
 800115e:	f003 0303 	and.w	r3, r3, #3
 8001162:	2b01      	cmp	r3, #1
 8001164:	d005      	beq.n	8001172 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001166:	683b      	ldr	r3, [r7, #0]
 8001168:	685b      	ldr	r3, [r3, #4]
 800116a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800116e:	2b02      	cmp	r3, #2
 8001170:	d130      	bne.n	80011d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001172:	687b      	ldr	r3, [r7, #4]
 8001174:	689b      	ldr	r3, [r3, #8]
 8001176:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001178:	69fb      	ldr	r3, [r7, #28]
 800117a:	005b      	lsls	r3, r3, #1
 800117c:	2203      	movs	r2, #3
 800117e:	fa02 f303 	lsl.w	r3, r2, r3
 8001182:	43db      	mvns	r3, r3
 8001184:	69ba      	ldr	r2, [r7, #24]
 8001186:	4013      	ands	r3, r2
 8001188:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800118a:	683b      	ldr	r3, [r7, #0]
 800118c:	68da      	ldr	r2, [r3, #12]
 800118e:	69fb      	ldr	r3, [r7, #28]
 8001190:	005b      	lsls	r3, r3, #1
 8001192:	fa02 f303 	lsl.w	r3, r2, r3
 8001196:	69ba      	ldr	r2, [r7, #24]
 8001198:	4313      	orrs	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	69ba      	ldr	r2, [r7, #24]
 80011a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	685b      	ldr	r3, [r3, #4]
 80011a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80011a8:	2201      	movs	r2, #1
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	fa02 f303 	lsl.w	r3, r2, r3
 80011b0:	43db      	mvns	r3, r3
 80011b2:	69ba      	ldr	r2, [r7, #24]
 80011b4:	4013      	ands	r3, r2
 80011b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80011b8:	683b      	ldr	r3, [r7, #0]
 80011ba:	685b      	ldr	r3, [r3, #4]
 80011bc:	091b      	lsrs	r3, r3, #4
 80011be:	f003 0201 	and.w	r2, r3, #1
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	fa02 f303 	lsl.w	r3, r2, r3
 80011c8:	69ba      	ldr	r2, [r7, #24]
 80011ca:	4313      	orrs	r3, r2
 80011cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011ce:	687b      	ldr	r3, [r7, #4]
 80011d0:	69ba      	ldr	r2, [r7, #24]
 80011d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	685b      	ldr	r3, [r3, #4]
 80011d8:	f003 0303 	and.w	r3, r3, #3
 80011dc:	2b03      	cmp	r3, #3
 80011de:	d017      	beq.n	8001210 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80011e0:	687b      	ldr	r3, [r7, #4]
 80011e2:	68db      	ldr	r3, [r3, #12]
 80011e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011e6:	69fb      	ldr	r3, [r7, #28]
 80011e8:	005b      	lsls	r3, r3, #1
 80011ea:	2203      	movs	r2, #3
 80011ec:	fa02 f303 	lsl.w	r3, r2, r3
 80011f0:	43db      	mvns	r3, r3
 80011f2:	69ba      	ldr	r2, [r7, #24]
 80011f4:	4013      	ands	r3, r2
 80011f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011f8:	683b      	ldr	r3, [r7, #0]
 80011fa:	689a      	ldr	r2, [r3, #8]
 80011fc:	69fb      	ldr	r3, [r7, #28]
 80011fe:	005b      	lsls	r3, r3, #1
 8001200:	fa02 f303 	lsl.w	r3, r2, r3
 8001204:	69ba      	ldr	r2, [r7, #24]
 8001206:	4313      	orrs	r3, r2
 8001208:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800120a:	687b      	ldr	r3, [r7, #4]
 800120c:	69ba      	ldr	r2, [r7, #24]
 800120e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001210:	683b      	ldr	r3, [r7, #0]
 8001212:	685b      	ldr	r3, [r3, #4]
 8001214:	f003 0303 	and.w	r3, r3, #3
 8001218:	2b02      	cmp	r3, #2
 800121a:	d123      	bne.n	8001264 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800121c:	69fb      	ldr	r3, [r7, #28]
 800121e:	08da      	lsrs	r2, r3, #3
 8001220:	687b      	ldr	r3, [r7, #4]
 8001222:	3208      	adds	r2, #8
 8001224:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001228:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800122a:	69fb      	ldr	r3, [r7, #28]
 800122c:	f003 0307 	and.w	r3, r3, #7
 8001230:	009b      	lsls	r3, r3, #2
 8001232:	220f      	movs	r2, #15
 8001234:	fa02 f303 	lsl.w	r3, r2, r3
 8001238:	43db      	mvns	r3, r3
 800123a:	69ba      	ldr	r2, [r7, #24]
 800123c:	4013      	ands	r3, r2
 800123e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001240:	683b      	ldr	r3, [r7, #0]
 8001242:	691a      	ldr	r2, [r3, #16]
 8001244:	69fb      	ldr	r3, [r7, #28]
 8001246:	f003 0307 	and.w	r3, r3, #7
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	fa02 f303 	lsl.w	r3, r2, r3
 8001250:	69ba      	ldr	r2, [r7, #24]
 8001252:	4313      	orrs	r3, r2
 8001254:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001256:	69fb      	ldr	r3, [r7, #28]
 8001258:	08da      	lsrs	r2, r3, #3
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	3208      	adds	r2, #8
 800125e:	69b9      	ldr	r1, [r7, #24]
 8001260:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	681b      	ldr	r3, [r3, #0]
 8001268:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800126a:	69fb      	ldr	r3, [r7, #28]
 800126c:	005b      	lsls	r3, r3, #1
 800126e:	2203      	movs	r2, #3
 8001270:	fa02 f303 	lsl.w	r3, r2, r3
 8001274:	43db      	mvns	r3, r3
 8001276:	69ba      	ldr	r2, [r7, #24]
 8001278:	4013      	ands	r3, r2
 800127a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800127c:	683b      	ldr	r3, [r7, #0]
 800127e:	685b      	ldr	r3, [r3, #4]
 8001280:	f003 0203 	and.w	r2, r3, #3
 8001284:	69fb      	ldr	r3, [r7, #28]
 8001286:	005b      	lsls	r3, r3, #1
 8001288:	fa02 f303 	lsl.w	r3, r2, r3
 800128c:	69ba      	ldr	r2, [r7, #24]
 800128e:	4313      	orrs	r3, r2
 8001290:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001292:	687b      	ldr	r3, [r7, #4]
 8001294:	69ba      	ldr	r2, [r7, #24]
 8001296:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001298:	683b      	ldr	r3, [r7, #0]
 800129a:	685b      	ldr	r3, [r3, #4]
 800129c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80012a0:	2b00      	cmp	r3, #0
 80012a2:	f000 80b4 	beq.w	800140e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012a6:	2300      	movs	r3, #0
 80012a8:	60fb      	str	r3, [r7, #12]
 80012aa:	4b60      	ldr	r3, [pc, #384]	@ (800142c <HAL_GPIO_Init+0x30c>)
 80012ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ae:	4a5f      	ldr	r2, [pc, #380]	@ (800142c <HAL_GPIO_Init+0x30c>)
 80012b0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80012b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80012b6:	4b5d      	ldr	r3, [pc, #372]	@ (800142c <HAL_GPIO_Init+0x30c>)
 80012b8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80012ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80012be:	60fb      	str	r3, [r7, #12]
 80012c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80012c2:	4a5b      	ldr	r2, [pc, #364]	@ (8001430 <HAL_GPIO_Init+0x310>)
 80012c4:	69fb      	ldr	r3, [r7, #28]
 80012c6:	089b      	lsrs	r3, r3, #2
 80012c8:	3302      	adds	r3, #2
 80012ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80012ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80012d0:	69fb      	ldr	r3, [r7, #28]
 80012d2:	f003 0303 	and.w	r3, r3, #3
 80012d6:	009b      	lsls	r3, r3, #2
 80012d8:	220f      	movs	r2, #15
 80012da:	fa02 f303 	lsl.w	r3, r2, r3
 80012de:	43db      	mvns	r3, r3
 80012e0:	69ba      	ldr	r2, [r7, #24]
 80012e2:	4013      	ands	r3, r2
 80012e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80012e6:	687b      	ldr	r3, [r7, #4]
 80012e8:	4a52      	ldr	r2, [pc, #328]	@ (8001434 <HAL_GPIO_Init+0x314>)
 80012ea:	4293      	cmp	r3, r2
 80012ec:	d02b      	beq.n	8001346 <HAL_GPIO_Init+0x226>
 80012ee:	687b      	ldr	r3, [r7, #4]
 80012f0:	4a51      	ldr	r2, [pc, #324]	@ (8001438 <HAL_GPIO_Init+0x318>)
 80012f2:	4293      	cmp	r3, r2
 80012f4:	d025      	beq.n	8001342 <HAL_GPIO_Init+0x222>
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	4a50      	ldr	r2, [pc, #320]	@ (800143c <HAL_GPIO_Init+0x31c>)
 80012fa:	4293      	cmp	r3, r2
 80012fc:	d01f      	beq.n	800133e <HAL_GPIO_Init+0x21e>
 80012fe:	687b      	ldr	r3, [r7, #4]
 8001300:	4a4f      	ldr	r2, [pc, #316]	@ (8001440 <HAL_GPIO_Init+0x320>)
 8001302:	4293      	cmp	r3, r2
 8001304:	d019      	beq.n	800133a <HAL_GPIO_Init+0x21a>
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	4a4e      	ldr	r2, [pc, #312]	@ (8001444 <HAL_GPIO_Init+0x324>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d013      	beq.n	8001336 <HAL_GPIO_Init+0x216>
 800130e:	687b      	ldr	r3, [r7, #4]
 8001310:	4a4d      	ldr	r2, [pc, #308]	@ (8001448 <HAL_GPIO_Init+0x328>)
 8001312:	4293      	cmp	r3, r2
 8001314:	d00d      	beq.n	8001332 <HAL_GPIO_Init+0x212>
 8001316:	687b      	ldr	r3, [r7, #4]
 8001318:	4a4c      	ldr	r2, [pc, #304]	@ (800144c <HAL_GPIO_Init+0x32c>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d007      	beq.n	800132e <HAL_GPIO_Init+0x20e>
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	4a4b      	ldr	r2, [pc, #300]	@ (8001450 <HAL_GPIO_Init+0x330>)
 8001322:	4293      	cmp	r3, r2
 8001324:	d101      	bne.n	800132a <HAL_GPIO_Init+0x20a>
 8001326:	2307      	movs	r3, #7
 8001328:	e00e      	b.n	8001348 <HAL_GPIO_Init+0x228>
 800132a:	2308      	movs	r3, #8
 800132c:	e00c      	b.n	8001348 <HAL_GPIO_Init+0x228>
 800132e:	2306      	movs	r3, #6
 8001330:	e00a      	b.n	8001348 <HAL_GPIO_Init+0x228>
 8001332:	2305      	movs	r3, #5
 8001334:	e008      	b.n	8001348 <HAL_GPIO_Init+0x228>
 8001336:	2304      	movs	r3, #4
 8001338:	e006      	b.n	8001348 <HAL_GPIO_Init+0x228>
 800133a:	2303      	movs	r3, #3
 800133c:	e004      	b.n	8001348 <HAL_GPIO_Init+0x228>
 800133e:	2302      	movs	r3, #2
 8001340:	e002      	b.n	8001348 <HAL_GPIO_Init+0x228>
 8001342:	2301      	movs	r3, #1
 8001344:	e000      	b.n	8001348 <HAL_GPIO_Init+0x228>
 8001346:	2300      	movs	r3, #0
 8001348:	69fa      	ldr	r2, [r7, #28]
 800134a:	f002 0203 	and.w	r2, r2, #3
 800134e:	0092      	lsls	r2, r2, #2
 8001350:	4093      	lsls	r3, r2
 8001352:	69ba      	ldr	r2, [r7, #24]
 8001354:	4313      	orrs	r3, r2
 8001356:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001358:	4935      	ldr	r1, [pc, #212]	@ (8001430 <HAL_GPIO_Init+0x310>)
 800135a:	69fb      	ldr	r3, [r7, #28]
 800135c:	089b      	lsrs	r3, r3, #2
 800135e:	3302      	adds	r3, #2
 8001360:	69ba      	ldr	r2, [r7, #24]
 8001362:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001366:	4b3b      	ldr	r3, [pc, #236]	@ (8001454 <HAL_GPIO_Init+0x334>)
 8001368:	689b      	ldr	r3, [r3, #8]
 800136a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800136c:	693b      	ldr	r3, [r7, #16]
 800136e:	43db      	mvns	r3, r3
 8001370:	69ba      	ldr	r2, [r7, #24]
 8001372:	4013      	ands	r3, r2
 8001374:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	685b      	ldr	r3, [r3, #4]
 800137a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800137e:	2b00      	cmp	r3, #0
 8001380:	d003      	beq.n	800138a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001382:	69ba      	ldr	r2, [r7, #24]
 8001384:	693b      	ldr	r3, [r7, #16]
 8001386:	4313      	orrs	r3, r2
 8001388:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800138a:	4a32      	ldr	r2, [pc, #200]	@ (8001454 <HAL_GPIO_Init+0x334>)
 800138c:	69bb      	ldr	r3, [r7, #24]
 800138e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001390:	4b30      	ldr	r3, [pc, #192]	@ (8001454 <HAL_GPIO_Init+0x334>)
 8001392:	68db      	ldr	r3, [r3, #12]
 8001394:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001396:	693b      	ldr	r3, [r7, #16]
 8001398:	43db      	mvns	r3, r3
 800139a:	69ba      	ldr	r2, [r7, #24]
 800139c:	4013      	ands	r3, r2
 800139e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80013a0:	683b      	ldr	r3, [r7, #0]
 80013a2:	685b      	ldr	r3, [r3, #4]
 80013a4:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80013a8:	2b00      	cmp	r3, #0
 80013aa:	d003      	beq.n	80013b4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 80013ac:	69ba      	ldr	r2, [r7, #24]
 80013ae:	693b      	ldr	r3, [r7, #16]
 80013b0:	4313      	orrs	r3, r2
 80013b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80013b4:	4a27      	ldr	r2, [pc, #156]	@ (8001454 <HAL_GPIO_Init+0x334>)
 80013b6:	69bb      	ldr	r3, [r7, #24]
 80013b8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 80013ba:	4b26      	ldr	r3, [pc, #152]	@ (8001454 <HAL_GPIO_Init+0x334>)
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013c0:	693b      	ldr	r3, [r7, #16]
 80013c2:	43db      	mvns	r3, r3
 80013c4:	69ba      	ldr	r2, [r7, #24]
 80013c6:	4013      	ands	r3, r2
 80013c8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80013ca:	683b      	ldr	r3, [r7, #0]
 80013cc:	685b      	ldr	r3, [r3, #4]
 80013ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80013d2:	2b00      	cmp	r3, #0
 80013d4:	d003      	beq.n	80013de <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80013d6:	69ba      	ldr	r2, [r7, #24]
 80013d8:	693b      	ldr	r3, [r7, #16]
 80013da:	4313      	orrs	r3, r2
 80013dc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80013de:	4a1d      	ldr	r2, [pc, #116]	@ (8001454 <HAL_GPIO_Init+0x334>)
 80013e0:	69bb      	ldr	r3, [r7, #24]
 80013e2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80013e4:	4b1b      	ldr	r3, [pc, #108]	@ (8001454 <HAL_GPIO_Init+0x334>)
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	43db      	mvns	r3, r3
 80013ee:	69ba      	ldr	r2, [r7, #24]
 80013f0:	4013      	ands	r3, r2
 80013f2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80013f4:	683b      	ldr	r3, [r7, #0]
 80013f6:	685b      	ldr	r3, [r3, #4]
 80013f8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80013fc:	2b00      	cmp	r3, #0
 80013fe:	d003      	beq.n	8001408 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001400:	69ba      	ldr	r2, [r7, #24]
 8001402:	693b      	ldr	r3, [r7, #16]
 8001404:	4313      	orrs	r3, r2
 8001406:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001408:	4a12      	ldr	r2, [pc, #72]	@ (8001454 <HAL_GPIO_Init+0x334>)
 800140a:	69bb      	ldr	r3, [r7, #24]
 800140c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800140e:	69fb      	ldr	r3, [r7, #28]
 8001410:	3301      	adds	r3, #1
 8001412:	61fb      	str	r3, [r7, #28]
 8001414:	69fb      	ldr	r3, [r7, #28]
 8001416:	2b0f      	cmp	r3, #15
 8001418:	f67f ae90 	bls.w	800113c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800141c:	bf00      	nop
 800141e:	bf00      	nop
 8001420:	3724      	adds	r7, #36	@ 0x24
 8001422:	46bd      	mov	sp, r7
 8001424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001428:	4770      	bx	lr
 800142a:	bf00      	nop
 800142c:	40023800 	.word	0x40023800
 8001430:	40013800 	.word	0x40013800
 8001434:	40020000 	.word	0x40020000
 8001438:	40020400 	.word	0x40020400
 800143c:	40020800 	.word	0x40020800
 8001440:	40020c00 	.word	0x40020c00
 8001444:	40021000 	.word	0x40021000
 8001448:	40021400 	.word	0x40021400
 800144c:	40021800 	.word	0x40021800
 8001450:	40021c00 	.word	0x40021c00
 8001454:	40013c00 	.word	0x40013c00

08001458 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001458:	b480      	push	{r7}
 800145a:	b085      	sub	sp, #20
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
 8001460:	460b      	mov	r3, r1
 8001462:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	691a      	ldr	r2, [r3, #16]
 8001468:	887b      	ldrh	r3, [r7, #2]
 800146a:	4013      	ands	r3, r2
 800146c:	2b00      	cmp	r3, #0
 800146e:	d002      	beq.n	8001476 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8001470:	2301      	movs	r3, #1
 8001472:	73fb      	strb	r3, [r7, #15]
 8001474:	e001      	b.n	800147a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8001476:	2300      	movs	r3, #0
 8001478:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800147a:	7bfb      	ldrb	r3, [r7, #15]
}
 800147c:	4618      	mov	r0, r3
 800147e:	3714      	adds	r7, #20
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr

08001488 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001490:	687b      	ldr	r3, [r7, #4]
 8001492:	2b00      	cmp	r3, #0
 8001494:	d101      	bne.n	800149a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001496:	2301      	movs	r3, #1
 8001498:	e267      	b.n	800196a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	f003 0301 	and.w	r3, r3, #1
 80014a2:	2b00      	cmp	r3, #0
 80014a4:	d075      	beq.n	8001592 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80014a6:	4b88      	ldr	r3, [pc, #544]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 80014a8:	689b      	ldr	r3, [r3, #8]
 80014aa:	f003 030c 	and.w	r3, r3, #12
 80014ae:	2b04      	cmp	r3, #4
 80014b0:	d00c      	beq.n	80014cc <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014b2:	4b85      	ldr	r3, [pc, #532]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 80014b4:	689b      	ldr	r3, [r3, #8]
 80014b6:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80014ba:	2b08      	cmp	r3, #8
 80014bc:	d112      	bne.n	80014e4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80014be:	4b82      	ldr	r3, [pc, #520]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 80014c0:	685b      	ldr	r3, [r3, #4]
 80014c2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80014c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80014ca:	d10b      	bne.n	80014e4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014cc:	4b7e      	ldr	r3, [pc, #504]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d05b      	beq.n	8001590 <HAL_RCC_OscConfig+0x108>
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	685b      	ldr	r3, [r3, #4]
 80014dc:	2b00      	cmp	r3, #0
 80014de:	d157      	bne.n	8001590 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80014e0:	2301      	movs	r3, #1
 80014e2:	e242      	b.n	800196a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80014e4:	687b      	ldr	r3, [r7, #4]
 80014e6:	685b      	ldr	r3, [r3, #4]
 80014e8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80014ec:	d106      	bne.n	80014fc <HAL_RCC_OscConfig+0x74>
 80014ee:	4b76      	ldr	r3, [pc, #472]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 80014f0:	681b      	ldr	r3, [r3, #0]
 80014f2:	4a75      	ldr	r2, [pc, #468]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 80014f4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80014f8:	6013      	str	r3, [r2, #0]
 80014fa:	e01d      	b.n	8001538 <HAL_RCC_OscConfig+0xb0>
 80014fc:	687b      	ldr	r3, [r7, #4]
 80014fe:	685b      	ldr	r3, [r3, #4]
 8001500:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001504:	d10c      	bne.n	8001520 <HAL_RCC_OscConfig+0x98>
 8001506:	4b70      	ldr	r3, [pc, #448]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 8001508:	681b      	ldr	r3, [r3, #0]
 800150a:	4a6f      	ldr	r2, [pc, #444]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 800150c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001510:	6013      	str	r3, [r2, #0]
 8001512:	4b6d      	ldr	r3, [pc, #436]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a6c      	ldr	r2, [pc, #432]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 8001518:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800151c:	6013      	str	r3, [r2, #0]
 800151e:	e00b      	b.n	8001538 <HAL_RCC_OscConfig+0xb0>
 8001520:	4b69      	ldr	r3, [pc, #420]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 8001522:	681b      	ldr	r3, [r3, #0]
 8001524:	4a68      	ldr	r2, [pc, #416]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 8001526:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800152a:	6013      	str	r3, [r2, #0]
 800152c:	4b66      	ldr	r3, [pc, #408]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	4a65      	ldr	r2, [pc, #404]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 8001532:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001536:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8001538:	687b      	ldr	r3, [r7, #4]
 800153a:	685b      	ldr	r3, [r3, #4]
 800153c:	2b00      	cmp	r3, #0
 800153e:	d013      	beq.n	8001568 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001540:	f7ff fd00 	bl	8000f44 <HAL_GetTick>
 8001544:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001546:	e008      	b.n	800155a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001548:	f7ff fcfc 	bl	8000f44 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	2b64      	cmp	r3, #100	@ 0x64
 8001554:	d901      	bls.n	800155a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e207      	b.n	800196a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800155a:	4b5b      	ldr	r3, [pc, #364]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001562:	2b00      	cmp	r3, #0
 8001564:	d0f0      	beq.n	8001548 <HAL_RCC_OscConfig+0xc0>
 8001566:	e014      	b.n	8001592 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001568:	f7ff fcec 	bl	8000f44 <HAL_GetTick>
 800156c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800156e:	e008      	b.n	8001582 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001570:	f7ff fce8 	bl	8000f44 <HAL_GetTick>
 8001574:	4602      	mov	r2, r0
 8001576:	693b      	ldr	r3, [r7, #16]
 8001578:	1ad3      	subs	r3, r2, r3
 800157a:	2b64      	cmp	r3, #100	@ 0x64
 800157c:	d901      	bls.n	8001582 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800157e:	2303      	movs	r3, #3
 8001580:	e1f3      	b.n	800196a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001582:	4b51      	ldr	r3, [pc, #324]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 8001584:	681b      	ldr	r3, [r3, #0]
 8001586:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800158a:	2b00      	cmp	r3, #0
 800158c:	d1f0      	bne.n	8001570 <HAL_RCC_OscConfig+0xe8>
 800158e:	e000      	b.n	8001592 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001590:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	681b      	ldr	r3, [r3, #0]
 8001596:	f003 0302 	and.w	r3, r3, #2
 800159a:	2b00      	cmp	r3, #0
 800159c:	d063      	beq.n	8001666 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800159e:	4b4a      	ldr	r3, [pc, #296]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 80015a0:	689b      	ldr	r3, [r3, #8]
 80015a2:	f003 030c 	and.w	r3, r3, #12
 80015a6:	2b00      	cmp	r3, #0
 80015a8:	d00b      	beq.n	80015c2 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015aa:	4b47      	ldr	r3, [pc, #284]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 80015ac:	689b      	ldr	r3, [r3, #8]
 80015ae:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80015b2:	2b08      	cmp	r3, #8
 80015b4:	d11c      	bne.n	80015f0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80015b6:	4b44      	ldr	r3, [pc, #272]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 80015b8:	685b      	ldr	r3, [r3, #4]
 80015ba:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015be:	2b00      	cmp	r3, #0
 80015c0:	d116      	bne.n	80015f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015c2:	4b41      	ldr	r3, [pc, #260]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 0302 	and.w	r3, r3, #2
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d005      	beq.n	80015da <HAL_RCC_OscConfig+0x152>
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	68db      	ldr	r3, [r3, #12]
 80015d2:	2b01      	cmp	r3, #1
 80015d4:	d001      	beq.n	80015da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80015d6:	2301      	movs	r3, #1
 80015d8:	e1c7      	b.n	800196a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80015da:	4b3b      	ldr	r3, [pc, #236]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80015e2:	687b      	ldr	r3, [r7, #4]
 80015e4:	691b      	ldr	r3, [r3, #16]
 80015e6:	00db      	lsls	r3, r3, #3
 80015e8:	4937      	ldr	r1, [pc, #220]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 80015ea:	4313      	orrs	r3, r2
 80015ec:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80015ee:	e03a      	b.n	8001666 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	68db      	ldr	r3, [r3, #12]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d020      	beq.n	800163a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80015f8:	4b34      	ldr	r3, [pc, #208]	@ (80016cc <HAL_RCC_OscConfig+0x244>)
 80015fa:	2201      	movs	r2, #1
 80015fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80015fe:	f7ff fca1 	bl	8000f44 <HAL_GetTick>
 8001602:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001604:	e008      	b.n	8001618 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001606:	f7ff fc9d 	bl	8000f44 <HAL_GetTick>
 800160a:	4602      	mov	r2, r0
 800160c:	693b      	ldr	r3, [r7, #16]
 800160e:	1ad3      	subs	r3, r2, r3
 8001610:	2b02      	cmp	r3, #2
 8001612:	d901      	bls.n	8001618 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001614:	2303      	movs	r3, #3
 8001616:	e1a8      	b.n	800196a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001618:	4b2b      	ldr	r3, [pc, #172]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 800161a:	681b      	ldr	r3, [r3, #0]
 800161c:	f003 0302 	and.w	r3, r3, #2
 8001620:	2b00      	cmp	r3, #0
 8001622:	d0f0      	beq.n	8001606 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001624:	4b28      	ldr	r3, [pc, #160]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800162c:	687b      	ldr	r3, [r7, #4]
 800162e:	691b      	ldr	r3, [r3, #16]
 8001630:	00db      	lsls	r3, r3, #3
 8001632:	4925      	ldr	r1, [pc, #148]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 8001634:	4313      	orrs	r3, r2
 8001636:	600b      	str	r3, [r1, #0]
 8001638:	e015      	b.n	8001666 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800163a:	4b24      	ldr	r3, [pc, #144]	@ (80016cc <HAL_RCC_OscConfig+0x244>)
 800163c:	2200      	movs	r2, #0
 800163e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001640:	f7ff fc80 	bl	8000f44 <HAL_GetTick>
 8001644:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001646:	e008      	b.n	800165a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001648:	f7ff fc7c 	bl	8000f44 <HAL_GetTick>
 800164c:	4602      	mov	r2, r0
 800164e:	693b      	ldr	r3, [r7, #16]
 8001650:	1ad3      	subs	r3, r2, r3
 8001652:	2b02      	cmp	r3, #2
 8001654:	d901      	bls.n	800165a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001656:	2303      	movs	r3, #3
 8001658:	e187      	b.n	800196a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800165a:	4b1b      	ldr	r3, [pc, #108]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 800165c:	681b      	ldr	r3, [r3, #0]
 800165e:	f003 0302 	and.w	r3, r3, #2
 8001662:	2b00      	cmp	r3, #0
 8001664:	d1f0      	bne.n	8001648 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f003 0308 	and.w	r3, r3, #8
 800166e:	2b00      	cmp	r3, #0
 8001670:	d036      	beq.n	80016e0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8001672:	687b      	ldr	r3, [r7, #4]
 8001674:	695b      	ldr	r3, [r3, #20]
 8001676:	2b00      	cmp	r3, #0
 8001678:	d016      	beq.n	80016a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800167a:	4b15      	ldr	r3, [pc, #84]	@ (80016d0 <HAL_RCC_OscConfig+0x248>)
 800167c:	2201      	movs	r2, #1
 800167e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001680:	f7ff fc60 	bl	8000f44 <HAL_GetTick>
 8001684:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001686:	e008      	b.n	800169a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001688:	f7ff fc5c 	bl	8000f44 <HAL_GetTick>
 800168c:	4602      	mov	r2, r0
 800168e:	693b      	ldr	r3, [r7, #16]
 8001690:	1ad3      	subs	r3, r2, r3
 8001692:	2b02      	cmp	r3, #2
 8001694:	d901      	bls.n	800169a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001696:	2303      	movs	r3, #3
 8001698:	e167      	b.n	800196a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800169a:	4b0b      	ldr	r3, [pc, #44]	@ (80016c8 <HAL_RCC_OscConfig+0x240>)
 800169c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800169e:	f003 0302 	and.w	r3, r3, #2
 80016a2:	2b00      	cmp	r3, #0
 80016a4:	d0f0      	beq.n	8001688 <HAL_RCC_OscConfig+0x200>
 80016a6:	e01b      	b.n	80016e0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016a8:	4b09      	ldr	r3, [pc, #36]	@ (80016d0 <HAL_RCC_OscConfig+0x248>)
 80016aa:	2200      	movs	r2, #0
 80016ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016ae:	f7ff fc49 	bl	8000f44 <HAL_GetTick>
 80016b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016b4:	e00e      	b.n	80016d4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80016b6:	f7ff fc45 	bl	8000f44 <HAL_GetTick>
 80016ba:	4602      	mov	r2, r0
 80016bc:	693b      	ldr	r3, [r7, #16]
 80016be:	1ad3      	subs	r3, r2, r3
 80016c0:	2b02      	cmp	r3, #2
 80016c2:	d907      	bls.n	80016d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80016c4:	2303      	movs	r3, #3
 80016c6:	e150      	b.n	800196a <HAL_RCC_OscConfig+0x4e2>
 80016c8:	40023800 	.word	0x40023800
 80016cc:	42470000 	.word	0x42470000
 80016d0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80016d4:	4b88      	ldr	r3, [pc, #544]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 80016d6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80016d8:	f003 0302 	and.w	r3, r3, #2
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d1ea      	bne.n	80016b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016e0:	687b      	ldr	r3, [r7, #4]
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f003 0304 	and.w	r3, r3, #4
 80016e8:	2b00      	cmp	r3, #0
 80016ea:	f000 8097 	beq.w	800181c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016ee:	2300      	movs	r3, #0
 80016f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016f2:	4b81      	ldr	r3, [pc, #516]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 80016f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80016f6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d10f      	bne.n	800171e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016fe:	2300      	movs	r3, #0
 8001700:	60bb      	str	r3, [r7, #8]
 8001702:	4b7d      	ldr	r3, [pc, #500]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 8001704:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001706:	4a7c      	ldr	r2, [pc, #496]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 8001708:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800170c:	6413      	str	r3, [r2, #64]	@ 0x40
 800170e:	4b7a      	ldr	r3, [pc, #488]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 8001710:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001712:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001716:	60bb      	str	r3, [r7, #8]
 8001718:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800171a:	2301      	movs	r3, #1
 800171c:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800171e:	4b77      	ldr	r3, [pc, #476]	@ (80018fc <HAL_RCC_OscConfig+0x474>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001726:	2b00      	cmp	r3, #0
 8001728:	d118      	bne.n	800175c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800172a:	4b74      	ldr	r3, [pc, #464]	@ (80018fc <HAL_RCC_OscConfig+0x474>)
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	4a73      	ldr	r2, [pc, #460]	@ (80018fc <HAL_RCC_OscConfig+0x474>)
 8001730:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001734:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001736:	f7ff fc05 	bl	8000f44 <HAL_GetTick>
 800173a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800173c:	e008      	b.n	8001750 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800173e:	f7ff fc01 	bl	8000f44 <HAL_GetTick>
 8001742:	4602      	mov	r2, r0
 8001744:	693b      	ldr	r3, [r7, #16]
 8001746:	1ad3      	subs	r3, r2, r3
 8001748:	2b02      	cmp	r3, #2
 800174a:	d901      	bls.n	8001750 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800174c:	2303      	movs	r3, #3
 800174e:	e10c      	b.n	800196a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001750:	4b6a      	ldr	r3, [pc, #424]	@ (80018fc <HAL_RCC_OscConfig+0x474>)
 8001752:	681b      	ldr	r3, [r3, #0]
 8001754:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001758:	2b00      	cmp	r3, #0
 800175a:	d0f0      	beq.n	800173e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800175c:	687b      	ldr	r3, [r7, #4]
 800175e:	689b      	ldr	r3, [r3, #8]
 8001760:	2b01      	cmp	r3, #1
 8001762:	d106      	bne.n	8001772 <HAL_RCC_OscConfig+0x2ea>
 8001764:	4b64      	ldr	r3, [pc, #400]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 8001766:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001768:	4a63      	ldr	r2, [pc, #396]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 800176a:	f043 0301 	orr.w	r3, r3, #1
 800176e:	6713      	str	r3, [r2, #112]	@ 0x70
 8001770:	e01c      	b.n	80017ac <HAL_RCC_OscConfig+0x324>
 8001772:	687b      	ldr	r3, [r7, #4]
 8001774:	689b      	ldr	r3, [r3, #8]
 8001776:	2b05      	cmp	r3, #5
 8001778:	d10c      	bne.n	8001794 <HAL_RCC_OscConfig+0x30c>
 800177a:	4b5f      	ldr	r3, [pc, #380]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 800177c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800177e:	4a5e      	ldr	r2, [pc, #376]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 8001780:	f043 0304 	orr.w	r3, r3, #4
 8001784:	6713      	str	r3, [r2, #112]	@ 0x70
 8001786:	4b5c      	ldr	r3, [pc, #368]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 8001788:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800178a:	4a5b      	ldr	r2, [pc, #364]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 800178c:	f043 0301 	orr.w	r3, r3, #1
 8001790:	6713      	str	r3, [r2, #112]	@ 0x70
 8001792:	e00b      	b.n	80017ac <HAL_RCC_OscConfig+0x324>
 8001794:	4b58      	ldr	r3, [pc, #352]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 8001796:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001798:	4a57      	ldr	r2, [pc, #348]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 800179a:	f023 0301 	bic.w	r3, r3, #1
 800179e:	6713      	str	r3, [r2, #112]	@ 0x70
 80017a0:	4b55      	ldr	r3, [pc, #340]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 80017a2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017a4:	4a54      	ldr	r2, [pc, #336]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 80017a6:	f023 0304 	bic.w	r3, r3, #4
 80017aa:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	689b      	ldr	r3, [r3, #8]
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d015      	beq.n	80017e0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80017b4:	f7ff fbc6 	bl	8000f44 <HAL_GetTick>
 80017b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017ba:	e00a      	b.n	80017d2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017bc:	f7ff fbc2 	bl	8000f44 <HAL_GetTick>
 80017c0:	4602      	mov	r2, r0
 80017c2:	693b      	ldr	r3, [r7, #16]
 80017c4:	1ad3      	subs	r3, r2, r3
 80017c6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017ca:	4293      	cmp	r3, r2
 80017cc:	d901      	bls.n	80017d2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80017ce:	2303      	movs	r3, #3
 80017d0:	e0cb      	b.n	800196a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80017d2:	4b49      	ldr	r3, [pc, #292]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 80017d4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80017d6:	f003 0302 	and.w	r3, r3, #2
 80017da:	2b00      	cmp	r3, #0
 80017dc:	d0ee      	beq.n	80017bc <HAL_RCC_OscConfig+0x334>
 80017de:	e014      	b.n	800180a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017e0:	f7ff fbb0 	bl	8000f44 <HAL_GetTick>
 80017e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017e6:	e00a      	b.n	80017fe <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80017e8:	f7ff fbac 	bl	8000f44 <HAL_GetTick>
 80017ec:	4602      	mov	r2, r0
 80017ee:	693b      	ldr	r3, [r7, #16]
 80017f0:	1ad3      	subs	r3, r2, r3
 80017f2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80017f6:	4293      	cmp	r3, r2
 80017f8:	d901      	bls.n	80017fe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80017fa:	2303      	movs	r3, #3
 80017fc:	e0b5      	b.n	800196a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80017fe:	4b3e      	ldr	r3, [pc, #248]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 8001800:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001802:	f003 0302 	and.w	r3, r3, #2
 8001806:	2b00      	cmp	r3, #0
 8001808:	d1ee      	bne.n	80017e8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800180a:	7dfb      	ldrb	r3, [r7, #23]
 800180c:	2b01      	cmp	r3, #1
 800180e:	d105      	bne.n	800181c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001810:	4b39      	ldr	r3, [pc, #228]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 8001812:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001814:	4a38      	ldr	r2, [pc, #224]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 8001816:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800181a:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	699b      	ldr	r3, [r3, #24]
 8001820:	2b00      	cmp	r3, #0
 8001822:	f000 80a1 	beq.w	8001968 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001826:	4b34      	ldr	r3, [pc, #208]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 8001828:	689b      	ldr	r3, [r3, #8]
 800182a:	f003 030c 	and.w	r3, r3, #12
 800182e:	2b08      	cmp	r3, #8
 8001830:	d05c      	beq.n	80018ec <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001832:	687b      	ldr	r3, [r7, #4]
 8001834:	699b      	ldr	r3, [r3, #24]
 8001836:	2b02      	cmp	r3, #2
 8001838:	d141      	bne.n	80018be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800183a:	4b31      	ldr	r3, [pc, #196]	@ (8001900 <HAL_RCC_OscConfig+0x478>)
 800183c:	2200      	movs	r2, #0
 800183e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001840:	f7ff fb80 	bl	8000f44 <HAL_GetTick>
 8001844:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001846:	e008      	b.n	800185a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001848:	f7ff fb7c 	bl	8000f44 <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	693b      	ldr	r3, [r7, #16]
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	2b02      	cmp	r3, #2
 8001854:	d901      	bls.n	800185a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8001856:	2303      	movs	r3, #3
 8001858:	e087      	b.n	800196a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800185a:	4b27      	ldr	r3, [pc, #156]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001862:	2b00      	cmp	r3, #0
 8001864:	d1f0      	bne.n	8001848 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001866:	687b      	ldr	r3, [r7, #4]
 8001868:	69da      	ldr	r2, [r3, #28]
 800186a:	687b      	ldr	r3, [r7, #4]
 800186c:	6a1b      	ldr	r3, [r3, #32]
 800186e:	431a      	orrs	r2, r3
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001874:	019b      	lsls	r3, r3, #6
 8001876:	431a      	orrs	r2, r3
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800187c:	085b      	lsrs	r3, r3, #1
 800187e:	3b01      	subs	r3, #1
 8001880:	041b      	lsls	r3, r3, #16
 8001882:	431a      	orrs	r2, r3
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001888:	061b      	lsls	r3, r3, #24
 800188a:	491b      	ldr	r1, [pc, #108]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 800188c:	4313      	orrs	r3, r2
 800188e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001890:	4b1b      	ldr	r3, [pc, #108]	@ (8001900 <HAL_RCC_OscConfig+0x478>)
 8001892:	2201      	movs	r2, #1
 8001894:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001896:	f7ff fb55 	bl	8000f44 <HAL_GetTick>
 800189a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800189c:	e008      	b.n	80018b0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800189e:	f7ff fb51 	bl	8000f44 <HAL_GetTick>
 80018a2:	4602      	mov	r2, r0
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	1ad3      	subs	r3, r2, r3
 80018a8:	2b02      	cmp	r3, #2
 80018aa:	d901      	bls.n	80018b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80018ac:	2303      	movs	r3, #3
 80018ae:	e05c      	b.n	800196a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018b0:	4b11      	ldr	r3, [pc, #68]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018b8:	2b00      	cmp	r3, #0
 80018ba:	d0f0      	beq.n	800189e <HAL_RCC_OscConfig+0x416>
 80018bc:	e054      	b.n	8001968 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018be:	4b10      	ldr	r3, [pc, #64]	@ (8001900 <HAL_RCC_OscConfig+0x478>)
 80018c0:	2200      	movs	r2, #0
 80018c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018c4:	f7ff fb3e 	bl	8000f44 <HAL_GetTick>
 80018c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018ca:	e008      	b.n	80018de <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80018cc:	f7ff fb3a 	bl	8000f44 <HAL_GetTick>
 80018d0:	4602      	mov	r2, r0
 80018d2:	693b      	ldr	r3, [r7, #16]
 80018d4:	1ad3      	subs	r3, r2, r3
 80018d6:	2b02      	cmp	r3, #2
 80018d8:	d901      	bls.n	80018de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80018da:	2303      	movs	r3, #3
 80018dc:	e045      	b.n	800196a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80018de:	4b06      	ldr	r3, [pc, #24]	@ (80018f8 <HAL_RCC_OscConfig+0x470>)
 80018e0:	681b      	ldr	r3, [r3, #0]
 80018e2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80018e6:	2b00      	cmp	r3, #0
 80018e8:	d1f0      	bne.n	80018cc <HAL_RCC_OscConfig+0x444>
 80018ea:	e03d      	b.n	8001968 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80018ec:	687b      	ldr	r3, [r7, #4]
 80018ee:	699b      	ldr	r3, [r3, #24]
 80018f0:	2b01      	cmp	r3, #1
 80018f2:	d107      	bne.n	8001904 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80018f4:	2301      	movs	r3, #1
 80018f6:	e038      	b.n	800196a <HAL_RCC_OscConfig+0x4e2>
 80018f8:	40023800 	.word	0x40023800
 80018fc:	40007000 	.word	0x40007000
 8001900:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001904:	4b1b      	ldr	r3, [pc, #108]	@ (8001974 <HAL_RCC_OscConfig+0x4ec>)
 8001906:	685b      	ldr	r3, [r3, #4]
 8001908:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800190a:	687b      	ldr	r3, [r7, #4]
 800190c:	699b      	ldr	r3, [r3, #24]
 800190e:	2b01      	cmp	r3, #1
 8001910:	d028      	beq.n	8001964 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800191c:	429a      	cmp	r2, r3
 800191e:	d121      	bne.n	8001964 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8001920:	68fb      	ldr	r3, [r7, #12]
 8001922:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800192a:	429a      	cmp	r2, r3
 800192c:	d11a      	bne.n	8001964 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800192e:	68fa      	ldr	r2, [r7, #12]
 8001930:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8001934:	4013      	ands	r3, r2
 8001936:	687a      	ldr	r2, [r7, #4]
 8001938:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800193a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800193c:	4293      	cmp	r3, r2
 800193e:	d111      	bne.n	8001964 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001940:	68fb      	ldr	r3, [r7, #12]
 8001942:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800194a:	085b      	lsrs	r3, r3, #1
 800194c:	3b01      	subs	r3, #1
 800194e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8001950:	429a      	cmp	r2, r3
 8001952:	d107      	bne.n	8001964 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8001954:	68fb      	ldr	r3, [r7, #12]
 8001956:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800195e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8001960:	429a      	cmp	r2, r3
 8001962:	d001      	beq.n	8001968 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8001964:	2301      	movs	r3, #1
 8001966:	e000      	b.n	800196a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8001968:	2300      	movs	r3, #0
}
 800196a:	4618      	mov	r0, r3
 800196c:	3718      	adds	r7, #24
 800196e:	46bd      	mov	sp, r7
 8001970:	bd80      	pop	{r7, pc}
 8001972:	bf00      	nop
 8001974:	40023800 	.word	0x40023800

08001978 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b084      	sub	sp, #16
 800197c:	af00      	add	r7, sp, #0
 800197e:	6078      	str	r0, [r7, #4]
 8001980:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001982:	687b      	ldr	r3, [r7, #4]
 8001984:	2b00      	cmp	r3, #0
 8001986:	d101      	bne.n	800198c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001988:	2301      	movs	r3, #1
 800198a:	e0cc      	b.n	8001b26 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800198c:	4b68      	ldr	r3, [pc, #416]	@ (8001b30 <HAL_RCC_ClockConfig+0x1b8>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f003 0307 	and.w	r3, r3, #7
 8001994:	683a      	ldr	r2, [r7, #0]
 8001996:	429a      	cmp	r2, r3
 8001998:	d90c      	bls.n	80019b4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800199a:	4b65      	ldr	r3, [pc, #404]	@ (8001b30 <HAL_RCC_ClockConfig+0x1b8>)
 800199c:	683a      	ldr	r2, [r7, #0]
 800199e:	b2d2      	uxtb	r2, r2
 80019a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80019a2:	4b63      	ldr	r3, [pc, #396]	@ (8001b30 <HAL_RCC_ClockConfig+0x1b8>)
 80019a4:	681b      	ldr	r3, [r3, #0]
 80019a6:	f003 0307 	and.w	r3, r3, #7
 80019aa:	683a      	ldr	r2, [r7, #0]
 80019ac:	429a      	cmp	r2, r3
 80019ae:	d001      	beq.n	80019b4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80019b0:	2301      	movs	r3, #1
 80019b2:	e0b8      	b.n	8001b26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019b4:	687b      	ldr	r3, [r7, #4]
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	f003 0302 	and.w	r3, r3, #2
 80019bc:	2b00      	cmp	r3, #0
 80019be:	d020      	beq.n	8001a02 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80019c0:	687b      	ldr	r3, [r7, #4]
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	f003 0304 	and.w	r3, r3, #4
 80019c8:	2b00      	cmp	r3, #0
 80019ca:	d005      	beq.n	80019d8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80019cc:	4b59      	ldr	r3, [pc, #356]	@ (8001b34 <HAL_RCC_ClockConfig+0x1bc>)
 80019ce:	689b      	ldr	r3, [r3, #8]
 80019d0:	4a58      	ldr	r2, [pc, #352]	@ (8001b34 <HAL_RCC_ClockConfig+0x1bc>)
 80019d2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80019d6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 0308 	and.w	r3, r3, #8
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d005      	beq.n	80019f0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80019e4:	4b53      	ldr	r3, [pc, #332]	@ (8001b34 <HAL_RCC_ClockConfig+0x1bc>)
 80019e6:	689b      	ldr	r3, [r3, #8]
 80019e8:	4a52      	ldr	r2, [pc, #328]	@ (8001b34 <HAL_RCC_ClockConfig+0x1bc>)
 80019ea:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80019ee:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019f0:	4b50      	ldr	r3, [pc, #320]	@ (8001b34 <HAL_RCC_ClockConfig+0x1bc>)
 80019f2:	689b      	ldr	r3, [r3, #8]
 80019f4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	689b      	ldr	r3, [r3, #8]
 80019fc:	494d      	ldr	r1, [pc, #308]	@ (8001b34 <HAL_RCC_ClockConfig+0x1bc>)
 80019fe:	4313      	orrs	r3, r2
 8001a00:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	f003 0301 	and.w	r3, r3, #1
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d044      	beq.n	8001a98 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	685b      	ldr	r3, [r3, #4]
 8001a12:	2b01      	cmp	r3, #1
 8001a14:	d107      	bne.n	8001a26 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a16:	4b47      	ldr	r3, [pc, #284]	@ (8001b34 <HAL_RCC_ClockConfig+0x1bc>)
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d119      	bne.n	8001a56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a22:	2301      	movs	r3, #1
 8001a24:	e07f      	b.n	8001b26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a26:	687b      	ldr	r3, [r7, #4]
 8001a28:	685b      	ldr	r3, [r3, #4]
 8001a2a:	2b02      	cmp	r3, #2
 8001a2c:	d003      	beq.n	8001a36 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001a32:	2b03      	cmp	r3, #3
 8001a34:	d107      	bne.n	8001a46 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001a36:	4b3f      	ldr	r3, [pc, #252]	@ (8001b34 <HAL_RCC_ClockConfig+0x1bc>)
 8001a38:	681b      	ldr	r3, [r3, #0]
 8001a3a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d109      	bne.n	8001a56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a42:	2301      	movs	r3, #1
 8001a44:	e06f      	b.n	8001b26 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001a46:	4b3b      	ldr	r3, [pc, #236]	@ (8001b34 <HAL_RCC_ClockConfig+0x1bc>)
 8001a48:	681b      	ldr	r3, [r3, #0]
 8001a4a:	f003 0302 	and.w	r3, r3, #2
 8001a4e:	2b00      	cmp	r3, #0
 8001a50:	d101      	bne.n	8001a56 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001a52:	2301      	movs	r3, #1
 8001a54:	e067      	b.n	8001b26 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a56:	4b37      	ldr	r3, [pc, #220]	@ (8001b34 <HAL_RCC_ClockConfig+0x1bc>)
 8001a58:	689b      	ldr	r3, [r3, #8]
 8001a5a:	f023 0203 	bic.w	r2, r3, #3
 8001a5e:	687b      	ldr	r3, [r7, #4]
 8001a60:	685b      	ldr	r3, [r3, #4]
 8001a62:	4934      	ldr	r1, [pc, #208]	@ (8001b34 <HAL_RCC_ClockConfig+0x1bc>)
 8001a64:	4313      	orrs	r3, r2
 8001a66:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a68:	f7ff fa6c 	bl	8000f44 <HAL_GetTick>
 8001a6c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a6e:	e00a      	b.n	8001a86 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a70:	f7ff fa68 	bl	8000f44 <HAL_GetTick>
 8001a74:	4602      	mov	r2, r0
 8001a76:	68fb      	ldr	r3, [r7, #12]
 8001a78:	1ad3      	subs	r3, r2, r3
 8001a7a:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001a7e:	4293      	cmp	r3, r2
 8001a80:	d901      	bls.n	8001a86 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001a82:	2303      	movs	r3, #3
 8001a84:	e04f      	b.n	8001b26 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001a86:	4b2b      	ldr	r3, [pc, #172]	@ (8001b34 <HAL_RCC_ClockConfig+0x1bc>)
 8001a88:	689b      	ldr	r3, [r3, #8]
 8001a8a:	f003 020c 	and.w	r2, r3, #12
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	685b      	ldr	r3, [r3, #4]
 8001a92:	009b      	lsls	r3, r3, #2
 8001a94:	429a      	cmp	r2, r3
 8001a96:	d1eb      	bne.n	8001a70 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001a98:	4b25      	ldr	r3, [pc, #148]	@ (8001b30 <HAL_RCC_ClockConfig+0x1b8>)
 8001a9a:	681b      	ldr	r3, [r3, #0]
 8001a9c:	f003 0307 	and.w	r3, r3, #7
 8001aa0:	683a      	ldr	r2, [r7, #0]
 8001aa2:	429a      	cmp	r2, r3
 8001aa4:	d20c      	bcs.n	8001ac0 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001aa6:	4b22      	ldr	r3, [pc, #136]	@ (8001b30 <HAL_RCC_ClockConfig+0x1b8>)
 8001aa8:	683a      	ldr	r2, [r7, #0]
 8001aaa:	b2d2      	uxtb	r2, r2
 8001aac:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001aae:	4b20      	ldr	r3, [pc, #128]	@ (8001b30 <HAL_RCC_ClockConfig+0x1b8>)
 8001ab0:	681b      	ldr	r3, [r3, #0]
 8001ab2:	f003 0307 	and.w	r3, r3, #7
 8001ab6:	683a      	ldr	r2, [r7, #0]
 8001ab8:	429a      	cmp	r2, r3
 8001aba:	d001      	beq.n	8001ac0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001abc:	2301      	movs	r3, #1
 8001abe:	e032      	b.n	8001b26 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	681b      	ldr	r3, [r3, #0]
 8001ac4:	f003 0304 	and.w	r3, r3, #4
 8001ac8:	2b00      	cmp	r3, #0
 8001aca:	d008      	beq.n	8001ade <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001acc:	4b19      	ldr	r3, [pc, #100]	@ (8001b34 <HAL_RCC_ClockConfig+0x1bc>)
 8001ace:	689b      	ldr	r3, [r3, #8]
 8001ad0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8001ad4:	687b      	ldr	r3, [r7, #4]
 8001ad6:	68db      	ldr	r3, [r3, #12]
 8001ad8:	4916      	ldr	r1, [pc, #88]	@ (8001b34 <HAL_RCC_ClockConfig+0x1bc>)
 8001ada:	4313      	orrs	r3, r2
 8001adc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001ade:	687b      	ldr	r3, [r7, #4]
 8001ae0:	681b      	ldr	r3, [r3, #0]
 8001ae2:	f003 0308 	and.w	r3, r3, #8
 8001ae6:	2b00      	cmp	r3, #0
 8001ae8:	d009      	beq.n	8001afe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001aea:	4b12      	ldr	r3, [pc, #72]	@ (8001b34 <HAL_RCC_ClockConfig+0x1bc>)
 8001aec:	689b      	ldr	r3, [r3, #8]
 8001aee:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8001af2:	687b      	ldr	r3, [r7, #4]
 8001af4:	691b      	ldr	r3, [r3, #16]
 8001af6:	00db      	lsls	r3, r3, #3
 8001af8:	490e      	ldr	r1, [pc, #56]	@ (8001b34 <HAL_RCC_ClockConfig+0x1bc>)
 8001afa:	4313      	orrs	r3, r2
 8001afc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001afe:	f000 f821 	bl	8001b44 <HAL_RCC_GetSysClockFreq>
 8001b02:	4602      	mov	r2, r0
 8001b04:	4b0b      	ldr	r3, [pc, #44]	@ (8001b34 <HAL_RCC_ClockConfig+0x1bc>)
 8001b06:	689b      	ldr	r3, [r3, #8]
 8001b08:	091b      	lsrs	r3, r3, #4
 8001b0a:	f003 030f 	and.w	r3, r3, #15
 8001b0e:	490a      	ldr	r1, [pc, #40]	@ (8001b38 <HAL_RCC_ClockConfig+0x1c0>)
 8001b10:	5ccb      	ldrb	r3, [r1, r3]
 8001b12:	fa22 f303 	lsr.w	r3, r2, r3
 8001b16:	4a09      	ldr	r2, [pc, #36]	@ (8001b3c <HAL_RCC_ClockConfig+0x1c4>)
 8001b18:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8001b1a:	4b09      	ldr	r3, [pc, #36]	@ (8001b40 <HAL_RCC_ClockConfig+0x1c8>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	4618      	mov	r0, r3
 8001b20:	f7fe ffdc 	bl	8000adc <HAL_InitTick>

  return HAL_OK;
 8001b24:	2300      	movs	r3, #0
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3710      	adds	r7, #16
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
 8001b2e:	bf00      	nop
 8001b30:	40023c00 	.word	0x40023c00
 8001b34:	40023800 	.word	0x40023800
 8001b38:	08007894 	.word	0x08007894
 8001b3c:	20000000 	.word	0x20000000
 8001b40:	20000004 	.word	0x20000004

08001b44 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001b44:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001b48:	b090      	sub	sp, #64	@ 0x40
 8001b4a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8001b4c:	2300      	movs	r3, #0
 8001b4e:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8001b50:	2300      	movs	r3, #0
 8001b52:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8001b54:	2300      	movs	r3, #0
 8001b56:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 8001b58:	2300      	movs	r3, #0
 8001b5a:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001b5c:	4b59      	ldr	r3, [pc, #356]	@ (8001cc4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b5e:	689b      	ldr	r3, [r3, #8]
 8001b60:	f003 030c 	and.w	r3, r3, #12
 8001b64:	2b08      	cmp	r3, #8
 8001b66:	d00d      	beq.n	8001b84 <HAL_RCC_GetSysClockFreq+0x40>
 8001b68:	2b08      	cmp	r3, #8
 8001b6a:	f200 80a1 	bhi.w	8001cb0 <HAL_RCC_GetSysClockFreq+0x16c>
 8001b6e:	2b00      	cmp	r3, #0
 8001b70:	d002      	beq.n	8001b78 <HAL_RCC_GetSysClockFreq+0x34>
 8001b72:	2b04      	cmp	r3, #4
 8001b74:	d003      	beq.n	8001b7e <HAL_RCC_GetSysClockFreq+0x3a>
 8001b76:	e09b      	b.n	8001cb0 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001b78:	4b53      	ldr	r3, [pc, #332]	@ (8001cc8 <HAL_RCC_GetSysClockFreq+0x184>)
 8001b7a:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001b7c:	e09b      	b.n	8001cb6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001b7e:	4b53      	ldr	r3, [pc, #332]	@ (8001ccc <HAL_RCC_GetSysClockFreq+0x188>)
 8001b80:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001b82:	e098      	b.n	8001cb6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001b84:	4b4f      	ldr	r3, [pc, #316]	@ (8001cc4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b86:	685b      	ldr	r3, [r3, #4]
 8001b88:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001b8c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001b8e:	4b4d      	ldr	r3, [pc, #308]	@ (8001cc4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001b96:	2b00      	cmp	r3, #0
 8001b98:	d028      	beq.n	8001bec <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001b9a:	4b4a      	ldr	r3, [pc, #296]	@ (8001cc4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001b9c:	685b      	ldr	r3, [r3, #4]
 8001b9e:	099b      	lsrs	r3, r3, #6
 8001ba0:	2200      	movs	r2, #0
 8001ba2:	623b      	str	r3, [r7, #32]
 8001ba4:	627a      	str	r2, [r7, #36]	@ 0x24
 8001ba6:	6a3b      	ldr	r3, [r7, #32]
 8001ba8:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8001bac:	2100      	movs	r1, #0
 8001bae:	4b47      	ldr	r3, [pc, #284]	@ (8001ccc <HAL_RCC_GetSysClockFreq+0x188>)
 8001bb0:	fb03 f201 	mul.w	r2, r3, r1
 8001bb4:	2300      	movs	r3, #0
 8001bb6:	fb00 f303 	mul.w	r3, r0, r3
 8001bba:	4413      	add	r3, r2
 8001bbc:	4a43      	ldr	r2, [pc, #268]	@ (8001ccc <HAL_RCC_GetSysClockFreq+0x188>)
 8001bbe:	fba0 1202 	umull	r1, r2, r0, r2
 8001bc2:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8001bc4:	460a      	mov	r2, r1
 8001bc6:	62ba      	str	r2, [r7, #40]	@ 0x28
 8001bc8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001bca:	4413      	add	r3, r2
 8001bcc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001bce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	61bb      	str	r3, [r7, #24]
 8001bd4:	61fa      	str	r2, [r7, #28]
 8001bd6:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001bda:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8001bde:	f7fe fb47 	bl	8000270 <__aeabi_uldivmod>
 8001be2:	4602      	mov	r2, r0
 8001be4:	460b      	mov	r3, r1
 8001be6:	4613      	mov	r3, r2
 8001be8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8001bea:	e053      	b.n	8001c94 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001bec:	4b35      	ldr	r3, [pc, #212]	@ (8001cc4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001bee:	685b      	ldr	r3, [r3, #4]
 8001bf0:	099b      	lsrs	r3, r3, #6
 8001bf2:	2200      	movs	r2, #0
 8001bf4:	613b      	str	r3, [r7, #16]
 8001bf6:	617a      	str	r2, [r7, #20]
 8001bf8:	693b      	ldr	r3, [r7, #16]
 8001bfa:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8001bfe:	f04f 0b00 	mov.w	fp, #0
 8001c02:	4652      	mov	r2, sl
 8001c04:	465b      	mov	r3, fp
 8001c06:	f04f 0000 	mov.w	r0, #0
 8001c0a:	f04f 0100 	mov.w	r1, #0
 8001c0e:	0159      	lsls	r1, r3, #5
 8001c10:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c14:	0150      	lsls	r0, r2, #5
 8001c16:	4602      	mov	r2, r0
 8001c18:	460b      	mov	r3, r1
 8001c1a:	ebb2 080a 	subs.w	r8, r2, sl
 8001c1e:	eb63 090b 	sbc.w	r9, r3, fp
 8001c22:	f04f 0200 	mov.w	r2, #0
 8001c26:	f04f 0300 	mov.w	r3, #0
 8001c2a:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8001c2e:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8001c32:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8001c36:	ebb2 0408 	subs.w	r4, r2, r8
 8001c3a:	eb63 0509 	sbc.w	r5, r3, r9
 8001c3e:	f04f 0200 	mov.w	r2, #0
 8001c42:	f04f 0300 	mov.w	r3, #0
 8001c46:	00eb      	lsls	r3, r5, #3
 8001c48:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001c4c:	00e2      	lsls	r2, r4, #3
 8001c4e:	4614      	mov	r4, r2
 8001c50:	461d      	mov	r5, r3
 8001c52:	eb14 030a 	adds.w	r3, r4, sl
 8001c56:	603b      	str	r3, [r7, #0]
 8001c58:	eb45 030b 	adc.w	r3, r5, fp
 8001c5c:	607b      	str	r3, [r7, #4]
 8001c5e:	f04f 0200 	mov.w	r2, #0
 8001c62:	f04f 0300 	mov.w	r3, #0
 8001c66:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001c6a:	4629      	mov	r1, r5
 8001c6c:	028b      	lsls	r3, r1, #10
 8001c6e:	4621      	mov	r1, r4
 8001c70:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8001c74:	4621      	mov	r1, r4
 8001c76:	028a      	lsls	r2, r1, #10
 8001c78:	4610      	mov	r0, r2
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001c7e:	2200      	movs	r2, #0
 8001c80:	60bb      	str	r3, [r7, #8]
 8001c82:	60fa      	str	r2, [r7, #12]
 8001c84:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001c88:	f7fe faf2 	bl	8000270 <__aeabi_uldivmod>
 8001c8c:	4602      	mov	r2, r0
 8001c8e:	460b      	mov	r3, r1
 8001c90:	4613      	mov	r3, r2
 8001c92:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8001c94:	4b0b      	ldr	r3, [pc, #44]	@ (8001cc4 <HAL_RCC_GetSysClockFreq+0x180>)
 8001c96:	685b      	ldr	r3, [r3, #4]
 8001c98:	0c1b      	lsrs	r3, r3, #16
 8001c9a:	f003 0303 	and.w	r3, r3, #3
 8001c9e:	3301      	adds	r3, #1
 8001ca0:	005b      	lsls	r3, r3, #1
 8001ca2:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8001ca4:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8001ca6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8001ca8:	fbb2 f3f3 	udiv	r3, r2, r3
 8001cac:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001cae:	e002      	b.n	8001cb6 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001cb0:	4b05      	ldr	r3, [pc, #20]	@ (8001cc8 <HAL_RCC_GetSysClockFreq+0x184>)
 8001cb2:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8001cb4:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001cb6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8001cb8:	4618      	mov	r0, r3
 8001cba:	3740      	adds	r7, #64	@ 0x40
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001cc2:	bf00      	nop
 8001cc4:	40023800 	.word	0x40023800
 8001cc8:	00f42400 	.word	0x00f42400
 8001ccc:	017d7840 	.word	0x017d7840

08001cd0 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001cd4:	4b03      	ldr	r3, [pc, #12]	@ (8001ce4 <HAL_RCC_GetHCLKFreq+0x14>)
 8001cd6:	681b      	ldr	r3, [r3, #0]
}
 8001cd8:	4618      	mov	r0, r3
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ce0:	4770      	bx	lr
 8001ce2:	bf00      	nop
 8001ce4:	20000000 	.word	0x20000000

08001ce8 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001ce8:	b580      	push	{r7, lr}
 8001cea:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001cec:	f7ff fff0 	bl	8001cd0 <HAL_RCC_GetHCLKFreq>
 8001cf0:	4602      	mov	r2, r0
 8001cf2:	4b05      	ldr	r3, [pc, #20]	@ (8001d08 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001cf4:	689b      	ldr	r3, [r3, #8]
 8001cf6:	0a9b      	lsrs	r3, r3, #10
 8001cf8:	f003 0307 	and.w	r3, r3, #7
 8001cfc:	4903      	ldr	r1, [pc, #12]	@ (8001d0c <HAL_RCC_GetPCLK1Freq+0x24>)
 8001cfe:	5ccb      	ldrb	r3, [r1, r3]
 8001d00:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d04:	4618      	mov	r0, r3
 8001d06:	bd80      	pop	{r7, pc}
 8001d08:	40023800 	.word	0x40023800
 8001d0c:	080078a4 	.word	0x080078a4

08001d10 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001d14:	f7ff ffdc 	bl	8001cd0 <HAL_RCC_GetHCLKFreq>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	4b05      	ldr	r3, [pc, #20]	@ (8001d30 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001d1c:	689b      	ldr	r3, [r3, #8]
 8001d1e:	0b5b      	lsrs	r3, r3, #13
 8001d20:	f003 0307 	and.w	r3, r3, #7
 8001d24:	4903      	ldr	r1, [pc, #12]	@ (8001d34 <HAL_RCC_GetPCLK2Freq+0x24>)
 8001d26:	5ccb      	ldrb	r3, [r1, r3]
 8001d28:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001d2c:	4618      	mov	r0, r3
 8001d2e:	bd80      	pop	{r7, pc}
 8001d30:	40023800 	.word	0x40023800
 8001d34:	080078a4 	.word	0x080078a4

08001d38 <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001d38:	b480      	push	{r7}
 8001d3a:	b083      	sub	sp, #12
 8001d3c:	af00      	add	r7, sp, #0
 8001d3e:	6078      	str	r0, [r7, #4]
 8001d40:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001d42:	687b      	ldr	r3, [r7, #4]
 8001d44:	220f      	movs	r2, #15
 8001d46:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001d48:	4b12      	ldr	r3, [pc, #72]	@ (8001d94 <HAL_RCC_GetClockConfig+0x5c>)
 8001d4a:	689b      	ldr	r3, [r3, #8]
 8001d4c:	f003 0203 	and.w	r2, r3, #3
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001d54:	4b0f      	ldr	r3, [pc, #60]	@ (8001d94 <HAL_RCC_GetClockConfig+0x5c>)
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001d5c:	687b      	ldr	r3, [r7, #4]
 8001d5e:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001d60:	4b0c      	ldr	r3, [pc, #48]	@ (8001d94 <HAL_RCC_GetClockConfig+0x5c>)
 8001d62:	689b      	ldr	r3, [r3, #8]
 8001d64:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001d6c:	4b09      	ldr	r3, [pc, #36]	@ (8001d94 <HAL_RCC_GetClockConfig+0x5c>)
 8001d6e:	689b      	ldr	r3, [r3, #8]
 8001d70:	08db      	lsrs	r3, r3, #3
 8001d72:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001d7a:	4b07      	ldr	r3, [pc, #28]	@ (8001d98 <HAL_RCC_GetClockConfig+0x60>)
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	f003 0207 	and.w	r2, r3, #7
 8001d82:	683b      	ldr	r3, [r7, #0]
 8001d84:	601a      	str	r2, [r3, #0]
}
 8001d86:	bf00      	nop
 8001d88:	370c      	adds	r7, #12
 8001d8a:	46bd      	mov	sp, r7
 8001d8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d90:	4770      	bx	lr
 8001d92:	bf00      	nop
 8001d94:	40023800 	.word	0x40023800
 8001d98:	40023c00 	.word	0x40023c00

08001d9c <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8001d9c:	b580      	push	{r7, lr}
 8001d9e:	b086      	sub	sp, #24
 8001da0:	af00      	add	r7, sp, #0
 8001da2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8001da4:	2300      	movs	r3, #0
 8001da6:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8001da8:	2300      	movs	r3, #0
 8001daa:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	f003 0301 	and.w	r3, r3, #1
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	d105      	bne.n	8001dc4 <HAL_RCCEx_PeriphCLKConfig+0x28>
      (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	f003 0304 	and.w	r3, r3, #4
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d035      	beq.n	8001e30 <HAL_RCCEx_PeriphCLKConfig+0x94>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8001dc4:	4b62      	ldr	r3, [pc, #392]	@ (8001f50 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001dc6:	2200      	movs	r2, #0
 8001dc8:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001dca:	f7ff f8bb 	bl	8000f44 <HAL_GetTick>
 8001dce:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001dd0:	e008      	b.n	8001de4 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001dd2:	f7ff f8b7 	bl	8000f44 <HAL_GetTick>
 8001dd6:	4602      	mov	r2, r0
 8001dd8:	697b      	ldr	r3, [r7, #20]
 8001dda:	1ad3      	subs	r3, r2, r3
 8001ddc:	2b02      	cmp	r3, #2
 8001dde:	d901      	bls.n	8001de4 <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001de0:	2303      	movs	r3, #3
 8001de2:	e0b0      	b.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8001de4:	4b5b      	ldr	r3, [pc, #364]	@ (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001dec:	2b00      	cmp	r3, #0
 8001dee:	d1f0      	bne.n	8001dd2 <HAL_RCCEx_PeriphCLKConfig+0x36>
                                   PeriphClkInit->PLLI2S.PLLI2SR);
#else
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8001df0:	687b      	ldr	r3, [r7, #4]
 8001df2:	685b      	ldr	r3, [r3, #4]
 8001df4:	019a      	lsls	r2, r3, #6
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	689b      	ldr	r3, [r3, #8]
 8001dfa:	071b      	lsls	r3, r3, #28
 8001dfc:	4955      	ldr	r1, [pc, #340]	@ (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001dfe:	4313      	orrs	r3, r2
 8001e00:	f8c1 3084 	str.w	r3, [r1, #132]	@ 0x84
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8001e04:	4b52      	ldr	r3, [pc, #328]	@ (8001f50 <HAL_RCCEx_PeriphCLKConfig+0x1b4>)
 8001e06:	2201      	movs	r2, #1
 8001e08:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8001e0a:	f7ff f89b 	bl	8000f44 <HAL_GetTick>
 8001e0e:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001e10:	e008      	b.n	8001e24 <HAL_RCCEx_PeriphCLKConfig+0x88>
    {
      if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 8001e12:	f7ff f897 	bl	8000f44 <HAL_GetTick>
 8001e16:	4602      	mov	r2, r0
 8001e18:	697b      	ldr	r3, [r7, #20]
 8001e1a:	1ad3      	subs	r3, r2, r3
 8001e1c:	2b02      	cmp	r3, #2
 8001e1e:	d901      	bls.n	8001e24 <HAL_RCCEx_PeriphCLKConfig+0x88>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8001e20:	2303      	movs	r3, #3
 8001e22:	e090      	b.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8001e24:	4b4b      	ldr	r3, [pc, #300]	@ (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e26:	681b      	ldr	r3, [r3, #0]
 8001e28:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8001e2c:	2b00      	cmp	r3, #0
 8001e2e:	d0f0      	beq.n	8001e12 <HAL_RCCEx_PeriphCLKConfig+0x76>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8001e30:	687b      	ldr	r3, [r7, #4]
 8001e32:	681b      	ldr	r3, [r3, #0]
 8001e34:	f003 0302 	and.w	r3, r3, #2
 8001e38:	2b00      	cmp	r3, #0
 8001e3a:	f000 8083 	beq.w	8001f44 <HAL_RCCEx_PeriphCLKConfig+0x1a8>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8001e3e:	2300      	movs	r3, #0
 8001e40:	60fb      	str	r3, [r7, #12]
 8001e42:	4b44      	ldr	r3, [pc, #272]	@ (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e46:	4a43      	ldr	r2, [pc, #268]	@ (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e48:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e4c:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e4e:	4b41      	ldr	r3, [pc, #260]	@ (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e50:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e52:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e56:	60fb      	str	r3, [r7, #12]
 8001e58:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8001e5a:	4b3f      	ldr	r3, [pc, #252]	@ (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e5c:	681b      	ldr	r3, [r3, #0]
 8001e5e:	4a3e      	ldr	r2, [pc, #248]	@ (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e60:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001e64:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8001e66:	f7ff f86d 	bl	8000f44 <HAL_GetTick>
 8001e6a:	6178      	str	r0, [r7, #20]

    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8001e6c:	e008      	b.n	8001e80 <HAL_RCCEx_PeriphCLKConfig+0xe4>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001e6e:	f7ff f869 	bl	8000f44 <HAL_GetTick>
 8001e72:	4602      	mov	r2, r0
 8001e74:	697b      	ldr	r3, [r7, #20]
 8001e76:	1ad3      	subs	r3, r2, r3
 8001e78:	2b02      	cmp	r3, #2
 8001e7a:	d901      	bls.n	8001e80 <HAL_RCCEx_PeriphCLKConfig+0xe4>
      {
        return HAL_TIMEOUT;
 8001e7c:	2303      	movs	r3, #3
 8001e7e:	e062      	b.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
    while ((PWR->CR & PWR_CR_DBP) == RESET)
 8001e80:	4b35      	ldr	r3, [pc, #212]	@ (8001f58 <HAL_RCCEx_PeriphCLKConfig+0x1bc>)
 8001e82:	681b      	ldr	r3, [r3, #0]
 8001e84:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e88:	2b00      	cmp	r3, #0
 8001e8a:	d0f0      	beq.n	8001e6e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8001e8c:	4b31      	ldr	r3, [pc, #196]	@ (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001e8e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001e90:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001e94:	613b      	str	r3, [r7, #16]
    if ((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8001e96:	693b      	ldr	r3, [r7, #16]
 8001e98:	2b00      	cmp	r3, #0
 8001e9a:	d02f      	beq.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x160>
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	68db      	ldr	r3, [r3, #12]
 8001ea0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001ea4:	693a      	ldr	r2, [r7, #16]
 8001ea6:	429a      	cmp	r2, r3
 8001ea8:	d028      	beq.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x160>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8001eaa:	4b2a      	ldr	r3, [pc, #168]	@ (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001eac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eae:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001eb2:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8001eb4:	4b29      	ldr	r3, [pc, #164]	@ (8001f5c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001eb6:	2201      	movs	r2, #1
 8001eb8:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8001eba:	4b28      	ldr	r3, [pc, #160]	@ (8001f5c <HAL_RCCEx_PeriphCLKConfig+0x1c0>)
 8001ebc:	2200      	movs	r2, #0
 8001ebe:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8001ec0:	4a24      	ldr	r2, [pc, #144]	@ (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	6713      	str	r3, [r2, #112]	@ 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8001ec6:	4b23      	ldr	r3, [pc, #140]	@ (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ec8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001eca:	f003 0301 	and.w	r3, r3, #1
 8001ece:	2b01      	cmp	r3, #1
 8001ed0:	d114      	bne.n	8001efc <HAL_RCCEx_PeriphCLKConfig+0x160>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8001ed2:	f7ff f837 	bl	8000f44 <HAL_GetTick>
 8001ed6:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ed8:	e00a      	b.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x154>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001eda:	f7ff f833 	bl	8000f44 <HAL_GetTick>
 8001ede:	4602      	mov	r2, r0
 8001ee0:	697b      	ldr	r3, [r7, #20]
 8001ee2:	1ad3      	subs	r3, r2, r3
 8001ee4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d901      	bls.n	8001ef0 <HAL_RCCEx_PeriphCLKConfig+0x154>
          {
            return HAL_TIMEOUT;
 8001eec:	2303      	movs	r3, #3
 8001eee:	e02a      	b.n	8001f46 <HAL_RCCEx_PeriphCLKConfig+0x1aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001ef0:	4b18      	ldr	r3, [pc, #96]	@ (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001ef2:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8001ef4:	f003 0302 	and.w	r3, r3, #2
 8001ef8:	2b00      	cmp	r3, #0
 8001efa:	d0ee      	beq.n	8001eda <HAL_RCCEx_PeriphCLKConfig+0x13e>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8001efc:	687b      	ldr	r3, [r7, #4]
 8001efe:	68db      	ldr	r3, [r3, #12]
 8001f00:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8001f04:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001f08:	d10d      	bne.n	8001f26 <HAL_RCCEx_PeriphCLKConfig+0x18a>
 8001f0a:	4b12      	ldr	r3, [pc, #72]	@ (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f0c:	689b      	ldr	r3, [r3, #8]
 8001f0e:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	68db      	ldr	r3, [r3, #12]
 8001f16:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 8001f1a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8001f1e:	490d      	ldr	r1, [pc, #52]	@ (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f20:	4313      	orrs	r3, r2
 8001f22:	608b      	str	r3, [r1, #8]
 8001f24:	e005      	b.n	8001f32 <HAL_RCCEx_PeriphCLKConfig+0x196>
 8001f26:	4b0b      	ldr	r3, [pc, #44]	@ (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f28:	689b      	ldr	r3, [r3, #8]
 8001f2a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f2c:	f423 13f8 	bic.w	r3, r3, #2031616	@ 0x1f0000
 8001f30:	6093      	str	r3, [r2, #8]
 8001f32:	4b08      	ldr	r3, [pc, #32]	@ (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f34:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	68db      	ldr	r3, [r3, #12]
 8001f3a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001f3e:	4905      	ldr	r1, [pc, #20]	@ (8001f54 <HAL_RCCEx_PeriphCLKConfig+0x1b8>)
 8001f40:	4313      	orrs	r3, r2
 8001f42:	670b      	str	r3, [r1, #112]	@ 0x70
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8001f44:	2300      	movs	r3, #0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3718      	adds	r7, #24
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	bd80      	pop	{r7, pc}
 8001f4e:	bf00      	nop
 8001f50:	42470068 	.word	0x42470068
 8001f54:	40023800 	.word	0x40023800
 8001f58:	40007000 	.word	0x40007000
 8001f5c:	42470e40 	.word	0x42470e40

08001f60 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 8001f60:	b580      	push	{r7, lr}
 8001f62:	b084      	sub	sp, #16
 8001f64:	af00      	add	r7, sp, #0
 8001f66:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 8001f68:	2301      	movs	r3, #1
 8001f6a:	73fb      	strb	r3, [r7, #15]

  /* Check RTC handler validity */
  if (hrtc == NULL)
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	2b00      	cmp	r3, #0
 8001f70:	d101      	bne.n	8001f76 <HAL_RTC_Init+0x16>
  {
    return HAL_ERROR;
 8001f72:	2301      	movs	r3, #1
 8001f74:	e073      	b.n	800205e <HAL_RTC_Init+0xfe>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 8001f76:	687b      	ldr	r3, [r7, #4]
 8001f78:	7f5b      	ldrb	r3, [r3, #29]
 8001f7a:	b2db      	uxtb	r3, r3
 8001f7c:	2b00      	cmp	r3, #0
 8001f7e:	d105      	bne.n	8001f8c <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2200      	movs	r2, #0
 8001f84:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 8001f86:	6878      	ldr	r0, [r7, #4]
 8001f88:	f7fe fd4a 	bl	8000a20 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	2202      	movs	r2, #2
 8001f90:	775a      	strb	r2, [r3, #29]

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	68db      	ldr	r3, [r3, #12]
 8001f98:	f003 0310 	and.w	r3, r3, #16
 8001f9c:	2b10      	cmp	r3, #16
 8001f9e:	d055      	beq.n	800204c <HAL_RTC_Init+0xec>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	681b      	ldr	r3, [r3, #0]
 8001fa4:	22ca      	movs	r2, #202	@ 0xca
 8001fa6:	625a      	str	r2, [r3, #36]	@ 0x24
 8001fa8:	687b      	ldr	r3, [r7, #4]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	2253      	movs	r2, #83	@ 0x53
 8001fae:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8001fb0:	6878      	ldr	r0, [r7, #4]
 8001fb2:	f000 f99d 	bl	80022f0 <RTC_EnterInitMode>
 8001fb6:	4603      	mov	r3, r0
 8001fb8:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 8001fba:	7bfb      	ldrb	r3, [r7, #15]
 8001fbc:	2b00      	cmp	r3, #0
 8001fbe:	d12c      	bne.n	800201a <HAL_RTC_Init+0xba>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 8001fc0:	687b      	ldr	r3, [r7, #4]
 8001fc2:	681b      	ldr	r3, [r3, #0]
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	687a      	ldr	r2, [r7, #4]
 8001fc8:	6812      	ldr	r2, [r2, #0]
 8001fca:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 8001fce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001fd2:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8001fd4:	687b      	ldr	r3, [r7, #4]
 8001fd6:	681b      	ldr	r3, [r3, #0]
 8001fd8:	6899      	ldr	r1, [r3, #8]
 8001fda:	687b      	ldr	r3, [r7, #4]
 8001fdc:	685a      	ldr	r2, [r3, #4]
 8001fde:	687b      	ldr	r3, [r7, #4]
 8001fe0:	691b      	ldr	r3, [r3, #16]
 8001fe2:	431a      	orrs	r2, r3
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	695b      	ldr	r3, [r3, #20]
 8001fe8:	431a      	orrs	r2, r3
 8001fea:	687b      	ldr	r3, [r7, #4]
 8001fec:	681b      	ldr	r3, [r3, #0]
 8001fee:	430a      	orrs	r2, r1
 8001ff0:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	687a      	ldr	r2, [r7, #4]
 8001ff8:	68d2      	ldr	r2, [r2, #12]
 8001ffa:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 8001ffc:	687b      	ldr	r3, [r7, #4]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	6919      	ldr	r1, [r3, #16]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	689b      	ldr	r3, [r3, #8]
 8002006:	041a      	lsls	r2, r3, #16
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	430a      	orrs	r2, r1
 800200e:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8002010:	6878      	ldr	r0, [r7, #4]
 8002012:	f000 f9a4 	bl	800235e <RTC_ExitInitMode>
 8002016:	4603      	mov	r3, r0
 8002018:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800201a:	7bfb      	ldrb	r3, [r7, #15]
 800201c:	2b00      	cmp	r3, #0
 800201e:	d110      	bne.n	8002042 <HAL_RTC_Init+0xe2>
    {
      hrtc->Instance->TAFCR &= (uint32_t)~RTC_OUTPUT_TYPE_PUSHPULL;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	681b      	ldr	r3, [r3, #0]
 8002024:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800202e:	641a      	str	r2, [r3, #64]	@ 0x40
      hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	6c19      	ldr	r1, [r3, #64]	@ 0x40
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	699a      	ldr	r2, [r3, #24]
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	430a      	orrs	r2, r1
 8002040:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	22ff      	movs	r2, #255	@ 0xff
 8002048:	625a      	str	r2, [r3, #36]	@ 0x24
 800204a:	e001      	b.n	8002050 <HAL_RTC_Init+0xf0>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800204c:	2300      	movs	r3, #0
 800204e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 8002050:	7bfb      	ldrb	r3, [r7, #15]
 8002052:	2b00      	cmp	r3, #0
 8002054:	d102      	bne.n	800205c <HAL_RTC_Init+0xfc>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002056:	687b      	ldr	r3, [r7, #4]
 8002058:	2201      	movs	r2, #1
 800205a:	775a      	strb	r2, [r3, #29]
  }

  return status;
 800205c:	7bfb      	ldrb	r3, [r7, #15]
}
 800205e:	4618      	mov	r0, r3
 8002060:	3710      	adds	r7, #16
 8002062:	46bd      	mov	sp, r7
 8002064:	bd80      	pop	{r7, pc}

08002066 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 8002066:	b590      	push	{r4, r7, lr}
 8002068:	b087      	sub	sp, #28
 800206a:	af00      	add	r7, sp, #0
 800206c:	60f8      	str	r0, [r7, #12]
 800206e:	60b9      	str	r1, [r7, #8]
 8002070:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 8002072:	2300      	movs	r3, #0
 8002074:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002076:	68fb      	ldr	r3, [r7, #12]
 8002078:	7f1b      	ldrb	r3, [r3, #28]
 800207a:	2b01      	cmp	r3, #1
 800207c:	d101      	bne.n	8002082 <HAL_RTC_SetTime+0x1c>
 800207e:	2302      	movs	r3, #2
 8002080:	e087      	b.n	8002192 <HAL_RTC_SetTime+0x12c>
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	2201      	movs	r2, #1
 8002086:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002088:	68fb      	ldr	r3, [r7, #12]
 800208a:	2202      	movs	r2, #2
 800208c:	775a      	strb	r2, [r3, #29]

  if (Format == RTC_FORMAT_BIN)
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	2b00      	cmp	r3, #0
 8002092:	d126      	bne.n	80020e2 <HAL_RTC_SetTime+0x7c>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	689b      	ldr	r3, [r3, #8]
 800209a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d102      	bne.n	80020a8 <HAL_RTC_SetTime+0x42>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80020a2:	68bb      	ldr	r3, [r7, #8]
 80020a4:	2200      	movs	r2, #0
 80020a6:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80020a8:	68bb      	ldr	r3, [r7, #8]
 80020aa:	781b      	ldrb	r3, [r3, #0]
 80020ac:	4618      	mov	r0, r3
 80020ae:	f000 f97b 	bl	80023a8 <RTC_ByteToBcd2>
 80020b2:	4603      	mov	r3, r0
 80020b4:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	785b      	ldrb	r3, [r3, #1]
 80020ba:	4618      	mov	r0, r3
 80020bc:	f000 f974 	bl	80023a8 <RTC_ByteToBcd2>
 80020c0:	4603      	mov	r3, r0
 80020c2:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80020c4:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 80020c6:	68bb      	ldr	r3, [r7, #8]
 80020c8:	789b      	ldrb	r3, [r3, #2]
 80020ca:	4618      	mov	r0, r3
 80020cc:	f000 f96c 	bl	80023a8 <RTC_ByteToBcd2>
 80020d0:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 80020d2:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 80020d6:	68bb      	ldr	r3, [r7, #8]
 80020d8:	78db      	ldrb	r3, [r3, #3]
 80020da:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 80020dc:	4313      	orrs	r3, r2
 80020de:	617b      	str	r3, [r7, #20]
 80020e0:	e018      	b.n	8002114 <HAL_RTC_SetTime+0xae>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 80020e2:	68fb      	ldr	r3, [r7, #12]
 80020e4:	681b      	ldr	r3, [r3, #0]
 80020e6:	689b      	ldr	r3, [r3, #8]
 80020e8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80020ec:	2b00      	cmp	r3, #0
 80020ee:	d102      	bne.n	80020f6 <HAL_RTC_SetTime+0x90>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 80020f0:	68bb      	ldr	r3, [r7, #8]
 80020f2:	2200      	movs	r2, #0
 80020f4:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 80020f6:	68bb      	ldr	r3, [r7, #8]
 80020f8:	781b      	ldrb	r3, [r3, #0]
 80020fa:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 80020fc:	68bb      	ldr	r3, [r7, #8]
 80020fe:	785b      	ldrb	r3, [r3, #1]
 8002100:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002102:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 8002104:	68ba      	ldr	r2, [r7, #8]
 8002106:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 8002108:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800210a:	68bb      	ldr	r3, [r7, #8]
 800210c:	78db      	ldrb	r3, [r3, #3]
 800210e:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 8002110:	4313      	orrs	r3, r2
 8002112:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002114:	68fb      	ldr	r3, [r7, #12]
 8002116:	681b      	ldr	r3, [r3, #0]
 8002118:	22ca      	movs	r2, #202	@ 0xca
 800211a:	625a      	str	r2, [r3, #36]	@ 0x24
 800211c:	68fb      	ldr	r3, [r7, #12]
 800211e:	681b      	ldr	r3, [r3, #0]
 8002120:	2253      	movs	r2, #83	@ 0x53
 8002122:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002124:	68f8      	ldr	r0, [r7, #12]
 8002126:	f000 f8e3 	bl	80022f0 <RTC_EnterInitMode>
 800212a:	4603      	mov	r3, r0
 800212c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800212e:	7cfb      	ldrb	r3, [r7, #19]
 8002130:	2b00      	cmp	r3, #0
 8002132:	d120      	bne.n	8002176 <HAL_RTC_SetTime+0x110>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 8002134:	68fb      	ldr	r3, [r7, #12]
 8002136:	681a      	ldr	r2, [r3, #0]
 8002138:	697b      	ldr	r3, [r7, #20]
 800213a:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800213e:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 8002142:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 8002144:	68fb      	ldr	r3, [r7, #12]
 8002146:	681b      	ldr	r3, [r3, #0]
 8002148:	689a      	ldr	r2, [r3, #8]
 800214a:	68fb      	ldr	r3, [r7, #12]
 800214c:	681b      	ldr	r3, [r3, #0]
 800214e:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8002152:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 8002154:	68fb      	ldr	r3, [r7, #12]
 8002156:	681b      	ldr	r3, [r3, #0]
 8002158:	6899      	ldr	r1, [r3, #8]
 800215a:	68bb      	ldr	r3, [r7, #8]
 800215c:	68da      	ldr	r2, [r3, #12]
 800215e:	68bb      	ldr	r3, [r7, #8]
 8002160:	691b      	ldr	r3, [r3, #16]
 8002162:	431a      	orrs	r2, r3
 8002164:	68fb      	ldr	r3, [r7, #12]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	430a      	orrs	r2, r1
 800216a:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800216c:	68f8      	ldr	r0, [r7, #12]
 800216e:	f000 f8f6 	bl	800235e <RTC_ExitInitMode>
 8002172:	4603      	mov	r3, r0
 8002174:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 8002176:	7cfb      	ldrb	r3, [r7, #19]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d102      	bne.n	8002182 <HAL_RTC_SetTime+0x11c>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800217c:	68fb      	ldr	r3, [r7, #12]
 800217e:	2201      	movs	r2, #1
 8002180:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	681b      	ldr	r3, [r3, #0]
 8002186:	22ff      	movs	r2, #255	@ 0xff
 8002188:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800218a:	68fb      	ldr	r3, [r7, #12]
 800218c:	2200      	movs	r2, #0
 800218e:	771a      	strb	r2, [r3, #28]

  return status;
 8002190:	7cfb      	ldrb	r3, [r7, #19]
}
 8002192:	4618      	mov	r0, r3
 8002194:	371c      	adds	r7, #28
 8002196:	46bd      	mov	sp, r7
 8002198:	bd90      	pop	{r4, r7, pc}

0800219a <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800219a:	b590      	push	{r4, r7, lr}
 800219c:	b087      	sub	sp, #28
 800219e:	af00      	add	r7, sp, #0
 80021a0:	60f8      	str	r0, [r7, #12]
 80021a2:	60b9      	str	r1, [r7, #8]
 80021a4:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 80021a6:	2300      	movs	r3, #0
 80021a8:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80021aa:	68fb      	ldr	r3, [r7, #12]
 80021ac:	7f1b      	ldrb	r3, [r3, #28]
 80021ae:	2b01      	cmp	r3, #1
 80021b0:	d101      	bne.n	80021b6 <HAL_RTC_SetDate+0x1c>
 80021b2:	2302      	movs	r3, #2
 80021b4:	e071      	b.n	800229a <HAL_RTC_SetDate+0x100>
 80021b6:	68fb      	ldr	r3, [r7, #12]
 80021b8:	2201      	movs	r2, #1
 80021ba:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 80021bc:	68fb      	ldr	r3, [r7, #12]
 80021be:	2202      	movs	r2, #2
 80021c0:	775a      	strb	r2, [r3, #29]

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	2b00      	cmp	r3, #0
 80021c6:	d10e      	bne.n	80021e6 <HAL_RTC_SetDate+0x4c>
 80021c8:	68bb      	ldr	r3, [r7, #8]
 80021ca:	785b      	ldrb	r3, [r3, #1]
 80021cc:	f003 0310 	and.w	r3, r3, #16
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d008      	beq.n	80021e6 <HAL_RTC_SetDate+0x4c>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 80021d4:	68bb      	ldr	r3, [r7, #8]
 80021d6:	785b      	ldrb	r3, [r3, #1]
 80021d8:	f023 0310 	bic.w	r3, r3, #16
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	330a      	adds	r3, #10
 80021e0:	b2da      	uxtb	r2, r3
 80021e2:	68bb      	ldr	r3, [r7, #8]
 80021e4:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	2b00      	cmp	r3, #0
 80021ea:	d11c      	bne.n	8002226 <HAL_RTC_SetDate+0x8c>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 80021ec:	68bb      	ldr	r3, [r7, #8]
 80021ee:	78db      	ldrb	r3, [r3, #3]
 80021f0:	4618      	mov	r0, r3
 80021f2:	f000 f8d9 	bl	80023a8 <RTC_ByteToBcd2>
 80021f6:	4603      	mov	r3, r0
 80021f8:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 80021fa:	68bb      	ldr	r3, [r7, #8]
 80021fc:	785b      	ldrb	r3, [r3, #1]
 80021fe:	4618      	mov	r0, r3
 8002200:	f000 f8d2 	bl	80023a8 <RTC_ByteToBcd2>
 8002204:	4603      	mov	r3, r0
 8002206:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002208:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	789b      	ldrb	r3, [r3, #2]
 800220e:	4618      	mov	r0, r3
 8002210:	f000 f8ca 	bl	80023a8 <RTC_ByteToBcd2>
 8002214:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 8002216:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800221a:	68bb      	ldr	r3, [r7, #8]
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 8002220:	4313      	orrs	r3, r2
 8002222:	617b      	str	r3, [r7, #20]
 8002224:	e00e      	b.n	8002244 <HAL_RTC_SetDate+0xaa>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002226:	68bb      	ldr	r3, [r7, #8]
 8002228:	78db      	ldrb	r3, [r3, #3]
 800222a:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800222c:	68bb      	ldr	r3, [r7, #8]
 800222e:	785b      	ldrb	r3, [r3, #1]
 8002230:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002232:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 8002234:	68ba      	ldr	r2, [r7, #8]
 8002236:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 8002238:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800223a:	68bb      	ldr	r3, [r7, #8]
 800223c:	781b      	ldrb	r3, [r3, #0]
 800223e:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 8002240:	4313      	orrs	r3, r2
 8002242:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8002244:	68fb      	ldr	r3, [r7, #12]
 8002246:	681b      	ldr	r3, [r3, #0]
 8002248:	22ca      	movs	r2, #202	@ 0xca
 800224a:	625a      	str	r2, [r3, #36]	@ 0x24
 800224c:	68fb      	ldr	r3, [r7, #12]
 800224e:	681b      	ldr	r3, [r3, #0]
 8002250:	2253      	movs	r2, #83	@ 0x53
 8002252:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 8002254:	68f8      	ldr	r0, [r7, #12]
 8002256:	f000 f84b 	bl	80022f0 <RTC_EnterInitMode>
 800225a:	4603      	mov	r3, r0
 800225c:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800225e:	7cfb      	ldrb	r3, [r7, #19]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d10c      	bne.n	800227e <HAL_RTC_SetDate+0xe4>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 8002264:	68fb      	ldr	r3, [r7, #12]
 8002266:	681a      	ldr	r2, [r3, #0]
 8002268:	697b      	ldr	r3, [r7, #20]
 800226a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800226e:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8002272:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 8002274:	68f8      	ldr	r0, [r7, #12]
 8002276:	f000 f872 	bl	800235e <RTC_ExitInitMode>
 800227a:	4603      	mov	r3, r0
 800227c:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800227e:	7cfb      	ldrb	r3, [r7, #19]
 8002280:	2b00      	cmp	r3, #0
 8002282:	d102      	bne.n	800228a <HAL_RTC_SetDate+0xf0>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 8002284:	68fb      	ldr	r3, [r7, #12]
 8002286:	2201      	movs	r2, #1
 8002288:	775a      	strb	r2, [r3, #29]
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800228a:	68fb      	ldr	r3, [r7, #12]
 800228c:	681b      	ldr	r3, [r3, #0]
 800228e:	22ff      	movs	r2, #255	@ 0xff
 8002290:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002292:	68fb      	ldr	r3, [r7, #12]
 8002294:	2200      	movs	r2, #0
 8002296:	771a      	strb	r2, [r3, #28]

  return status;
 8002298:	7cfb      	ldrb	r3, [r7, #19]
}
 800229a:	4618      	mov	r0, r3
 800229c:	371c      	adds	r7, #28
 800229e:	46bd      	mov	sp, r7
 80022a0:	bd90      	pop	{r4, r7, pc}
	...

080022a4 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	b084      	sub	sp, #16
 80022a8:	af00      	add	r7, sp, #0
 80022aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80022ac:	2300      	movs	r3, #0
 80022ae:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	4a0d      	ldr	r2, [pc, #52]	@ (80022ec <HAL_RTC_WaitForSynchro+0x48>)
 80022b6:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 80022b8:	f7fe fe44 	bl	8000f44 <HAL_GetTick>
 80022bc:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80022be:	e009      	b.n	80022d4 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80022c0:	f7fe fe40 	bl	8000f44 <HAL_GetTick>
 80022c4:	4602      	mov	r2, r0
 80022c6:	68fb      	ldr	r3, [r7, #12]
 80022c8:	1ad3      	subs	r3, r2, r3
 80022ca:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 80022ce:	d901      	bls.n	80022d4 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80022d0:	2303      	movs	r3, #3
 80022d2:	e007      	b.n	80022e4 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	68db      	ldr	r3, [r3, #12]
 80022da:	f003 0320 	and.w	r3, r3, #32
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d0ee      	beq.n	80022c0 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 80022e2:	2300      	movs	r3, #0
}
 80022e4:	4618      	mov	r0, r3
 80022e6:	3710      	adds	r7, #16
 80022e8:	46bd      	mov	sp, r7
 80022ea:	bd80      	pop	{r7, pc}
 80022ec:	00017f5f 	.word	0x00017f5f

080022f0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 80022f0:	b580      	push	{r7, lr}
 80022f2:	b084      	sub	sp, #16
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80022f8:	2300      	movs	r3, #0
 80022fa:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 80022fc:	2300      	movs	r3, #0
 80022fe:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	681b      	ldr	r3, [r3, #0]
 8002304:	68db      	ldr	r3, [r3, #12]
 8002306:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800230a:	2b00      	cmp	r3, #0
 800230c:	d122      	bne.n	8002354 <RTC_EnterInitMode+0x64>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	68da      	ldr	r2, [r3, #12]
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800231c:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800231e:	f7fe fe11 	bl	8000f44 <HAL_GetTick>
 8002322:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002324:	e00c      	b.n	8002340 <RTC_EnterInitMode+0x50>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 8002326:	f7fe fe0d 	bl	8000f44 <HAL_GetTick>
 800232a:	4602      	mov	r2, r0
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	1ad3      	subs	r3, r2, r3
 8002330:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8002334:	d904      	bls.n	8002340 <RTC_EnterInitMode+0x50>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	2204      	movs	r2, #4
 800233a:	775a      	strb	r2, [r3, #29]
        status = HAL_ERROR;
 800233c:	2301      	movs	r3, #1
 800233e:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 8002340:	687b      	ldr	r3, [r7, #4]
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	68db      	ldr	r3, [r3, #12]
 8002346:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800234a:	2b00      	cmp	r3, #0
 800234c:	d102      	bne.n	8002354 <RTC_EnterInitMode+0x64>
 800234e:	7bfb      	ldrb	r3, [r7, #15]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d1e8      	bne.n	8002326 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 8002354:	7bfb      	ldrb	r3, [r7, #15]
}
 8002356:	4618      	mov	r0, r3
 8002358:	3710      	adds	r7, #16
 800235a:	46bd      	mov	sp, r7
 800235c:	bd80      	pop	{r7, pc}

0800235e <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800235e:	b580      	push	{r7, lr}
 8002360:	b084      	sub	sp, #16
 8002362:	af00      	add	r7, sp, #0
 8002364:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002366:	2300      	movs	r3, #0
 8002368:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	681b      	ldr	r3, [r3, #0]
 800236e:	68da      	ldr	r2, [r3, #12]
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	681b      	ldr	r3, [r3, #0]
 8002374:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002378:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	689b      	ldr	r3, [r3, #8]
 8002380:	f003 0320 	and.w	r3, r3, #32
 8002384:	2b00      	cmp	r3, #0
 8002386:	d10a      	bne.n	800239e <RTC_ExitInitMode+0x40>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 8002388:	6878      	ldr	r0, [r7, #4]
 800238a:	f7ff ff8b 	bl	80022a4 <HAL_RTC_WaitForSynchro>
 800238e:	4603      	mov	r3, r0
 8002390:	2b00      	cmp	r3, #0
 8002392:	d004      	beq.n	800239e <RTC_ExitInitMode+0x40>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2204      	movs	r2, #4
 8002398:	775a      	strb	r2, [r3, #29]
      status = HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800239e:	7bfb      	ldrb	r3, [r7, #15]
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3710      	adds	r7, #16
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b085      	sub	sp, #20
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	4603      	mov	r3, r0
 80023b0:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 80023b2:	2300      	movs	r3, #0
 80023b4:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 80023b6:	e005      	b.n	80023c4 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 80023b8:	68fb      	ldr	r3, [r7, #12]
 80023ba:	3301      	adds	r3, #1
 80023bc:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 80023be:	79fb      	ldrb	r3, [r7, #7]
 80023c0:	3b0a      	subs	r3, #10
 80023c2:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 80023c4:	79fb      	ldrb	r3, [r7, #7]
 80023c6:	2b09      	cmp	r3, #9
 80023c8:	d8f6      	bhi.n	80023b8 <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 80023ca:	68fb      	ldr	r3, [r7, #12]
 80023cc:	b2db      	uxtb	r3, r3
 80023ce:	011b      	lsls	r3, r3, #4
 80023d0:	b2da      	uxtb	r2, r3
 80023d2:	79fb      	ldrb	r3, [r7, #7]
 80023d4:	4313      	orrs	r3, r2
 80023d6:	b2db      	uxtb	r3, r3
}
 80023d8:	4618      	mov	r0, r3
 80023da:	3714      	adds	r7, #20
 80023dc:	46bd      	mov	sp, r7
 80023de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e2:	4770      	bx	lr

080023e4 <HAL_RTCEx_SetWakeUpTimer_IT>:
  * @param  WakeUpCounter Wakeup counter
  * @param  WakeUpClock Wakeup clock
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetWakeUpTimer_IT(RTC_HandleTypeDef *hrtc, uint32_t WakeUpCounter, uint32_t WakeUpClock)
{
 80023e4:	b480      	push	{r7}
 80023e6:	b087      	sub	sp, #28
 80023e8:	af00      	add	r7, sp, #0
 80023ea:	60f8      	str	r0, [r7, #12]
 80023ec:	60b9      	str	r1, [r7, #8]
 80023ee:	607a      	str	r2, [r7, #4]
  __IO uint32_t count  = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 80023f0:	4b5a      	ldr	r3, [pc, #360]	@ (800255c <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 80023f2:	681b      	ldr	r3, [r3, #0]
 80023f4:	4a5a      	ldr	r2, [pc, #360]	@ (8002560 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 80023f6:	fba2 2303 	umull	r2, r3, r2, r3
 80023fa:	0adb      	lsrs	r3, r3, #11
 80023fc:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 8002400:	fb02 f303 	mul.w	r3, r2, r3
 8002404:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_RTC_WAKEUP_CLOCK(WakeUpClock));
  assert_param(IS_RTC_WAKEUP_COUNTER(WakeUpCounter));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 8002406:	68fb      	ldr	r3, [r7, #12]
 8002408:	7f1b      	ldrb	r3, [r3, #28]
 800240a:	2b01      	cmp	r3, #1
 800240c:	d101      	bne.n	8002412 <HAL_RTCEx_SetWakeUpTimer_IT+0x2e>
 800240e:	2302      	movs	r3, #2
 8002410:	e09d      	b.n	800254e <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	2201      	movs	r2, #1
 8002416:	771a      	strb	r2, [r3, #28]

  hrtc->State = HAL_RTC_STATE_BUSY;
 8002418:	68fb      	ldr	r3, [r7, #12]
 800241a:	2202      	movs	r2, #2
 800241c:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800241e:	68fb      	ldr	r3, [r7, #12]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	22ca      	movs	r2, #202	@ 0xca
 8002424:	625a      	str	r2, [r3, #36]	@ 0x24
 8002426:	68fb      	ldr	r3, [r7, #12]
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	2253      	movs	r2, #83	@ 0x53
 800242c:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Check RTC WUTWF flag is reset only when wakeup timer enabled */
  if ((hrtc->Instance->CR & RTC_CR_WUTE) != 0U)
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	689b      	ldr	r3, [r3, #8]
 8002434:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002438:	2b00      	cmp	r3, #0
 800243a:	d018      	beq.n	800246e <HAL_RTCEx_SetWakeUpTimer_IT+0x8a>
  {
    /* Wait till RTC WUTWF flag is reset and if timeout is reached exit */
    do
    {
      count = count - 1U;
 800243c:	697b      	ldr	r3, [r7, #20]
 800243e:	3b01      	subs	r3, #1
 8002440:	617b      	str	r3, [r7, #20]
      if (count == 0U)
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	2b00      	cmp	r3, #0
 8002446:	d10b      	bne.n	8002460 <HAL_RTCEx_SetWakeUpTimer_IT+0x7c>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002448:	68fb      	ldr	r3, [r7, #12]
 800244a:	681b      	ldr	r3, [r3, #0]
 800244c:	22ff      	movs	r2, #255	@ 0xff
 800244e:	625a      	str	r2, [r3, #36]	@ 0x24

        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 8002450:	68fb      	ldr	r3, [r7, #12]
 8002452:	2203      	movs	r2, #3
 8002454:	775a      	strb	r2, [r3, #29]

        /* Process Unlocked */
        __HAL_UNLOCK(hrtc);
 8002456:	68fb      	ldr	r3, [r7, #12]
 8002458:	2200      	movs	r2, #0
 800245a:	771a      	strb	r2, [r3, #28]

        return HAL_TIMEOUT;
 800245c:	2303      	movs	r3, #3
 800245e:	e076      	b.n	800254e <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
      }
    } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) != 0U);
 8002460:	68fb      	ldr	r3, [r7, #12]
 8002462:	681b      	ldr	r3, [r3, #0]
 8002464:	68db      	ldr	r3, [r3, #12]
 8002466:	f003 0304 	and.w	r3, r3, #4
 800246a:	2b00      	cmp	r3, #0
 800246c:	d1e6      	bne.n	800243c <HAL_RTCEx_SetWakeUpTimer_IT+0x58>
  }

  /* Disable the Wakeup timer */
  __HAL_RTC_WAKEUPTIMER_DISABLE(hrtc);
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	689a      	ldr	r2, [r3, #8]
 8002474:	68fb      	ldr	r3, [r7, #12]
 8002476:	681b      	ldr	r3, [r3, #0]
 8002478:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800247c:	609a      	str	r2, [r3, #8]

  /* Clear the Wakeup flag */
  __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 800247e:	68fb      	ldr	r3, [r7, #12]
 8002480:	681b      	ldr	r3, [r3, #0]
 8002482:	68db      	ldr	r3, [r3, #12]
 8002484:	b2da      	uxtb	r2, r3
 8002486:	68fb      	ldr	r3, [r7, #12]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 800248e:	60da      	str	r2, [r3, #12]

  /* Reload the counter */
  count = RTC_TIMEOUT_VALUE * (SystemCoreClock / 32U / 1000U);
 8002490:	4b32      	ldr	r3, [pc, #200]	@ (800255c <HAL_RTCEx_SetWakeUpTimer_IT+0x178>)
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	4a32      	ldr	r2, [pc, #200]	@ (8002560 <HAL_RTCEx_SetWakeUpTimer_IT+0x17c>)
 8002496:	fba2 2303 	umull	r2, r3, r2, r3
 800249a:	0adb      	lsrs	r3, r3, #11
 800249c:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80024a0:	fb02 f303 	mul.w	r3, r2, r3
 80024a4:	617b      	str	r3, [r7, #20]

  /* Wait till RTC WUTWF flag is set and if timeout is reached exit */
  do
  {
    count = count - 1U;
 80024a6:	697b      	ldr	r3, [r7, #20]
 80024a8:	3b01      	subs	r3, #1
 80024aa:	617b      	str	r3, [r7, #20]
    if (count == 0U)
 80024ac:	697b      	ldr	r3, [r7, #20]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d10b      	bne.n	80024ca <HAL_RTCEx_SetWakeUpTimer_IT+0xe6>
    {
      /* Enable the write protection for RTC registers */
      __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80024b2:	68fb      	ldr	r3, [r7, #12]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	22ff      	movs	r2, #255	@ 0xff
 80024b8:	625a      	str	r2, [r3, #36]	@ 0x24

      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80024ba:	68fb      	ldr	r3, [r7, #12]
 80024bc:	2203      	movs	r2, #3
 80024be:	775a      	strb	r2, [r3, #29]

      /* Process Unlocked */
      __HAL_UNLOCK(hrtc);
 80024c0:	68fb      	ldr	r3, [r7, #12]
 80024c2:	2200      	movs	r2, #0
 80024c4:	771a      	strb	r2, [r3, #28]

      return HAL_TIMEOUT;
 80024c6:	2303      	movs	r3, #3
 80024c8:	e041      	b.n	800254e <HAL_RTCEx_SetWakeUpTimer_IT+0x16a>
    }
  } while (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTWF) == 0U);
 80024ca:	68fb      	ldr	r3, [r7, #12]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	68db      	ldr	r3, [r3, #12]
 80024d0:	f003 0304 	and.w	r3, r3, #4
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d0e6      	beq.n	80024a6 <HAL_RTCEx_SetWakeUpTimer_IT+0xc2>

  /* Clear the Wakeup Timer clock source bits in CR register */
  hrtc->Instance->CR &= (uint32_t)~RTC_CR_WUCKSEL;
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	689a      	ldr	r2, [r3, #8]
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	f022 0207 	bic.w	r2, r2, #7
 80024e6:	609a      	str	r2, [r3, #8]

  /* Configure the clock source */
  hrtc->Instance->CR |= (uint32_t)WakeUpClock;
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	6899      	ldr	r1, [r3, #8]
 80024ee:	68fb      	ldr	r3, [r7, #12]
 80024f0:	681b      	ldr	r3, [r3, #0]
 80024f2:	687a      	ldr	r2, [r7, #4]
 80024f4:	430a      	orrs	r2, r1
 80024f6:	609a      	str	r2, [r3, #8]

  /* Configure the Wakeup Timer counter */
  hrtc->Instance->WUTR = (uint32_t)WakeUpCounter;
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	68ba      	ldr	r2, [r7, #8]
 80024fe:	615a      	str	r2, [r3, #20]

  /* RTC wakeup timer Interrupt Configuration: EXTI configuration */
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_IT();
 8002500:	4b18      	ldr	r3, [pc, #96]	@ (8002564 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	4a17      	ldr	r2, [pc, #92]	@ (8002564 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 8002506:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800250a:	6013      	str	r3, [r2, #0]
  __HAL_RTC_WAKEUPTIMER_EXTI_ENABLE_RISING_EDGE();
 800250c:	4b15      	ldr	r3, [pc, #84]	@ (8002564 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 800250e:	689b      	ldr	r3, [r3, #8]
 8002510:	4a14      	ldr	r2, [pc, #80]	@ (8002564 <HAL_RTCEx_SetWakeUpTimer_IT+0x180>)
 8002512:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8002516:	6093      	str	r3, [r2, #8]

  /* Configure the interrupt in the RTC_CR register */
  __HAL_RTC_WAKEUPTIMER_ENABLE_IT(hrtc, RTC_IT_WUT);
 8002518:	68fb      	ldr	r3, [r7, #12]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	689a      	ldr	r2, [r3, #8]
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	681b      	ldr	r3, [r3, #0]
 8002522:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002526:	609a      	str	r2, [r3, #8]

  /* Enable the Wakeup Timer */
  __HAL_RTC_WAKEUPTIMER_ENABLE(hrtc);
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	681b      	ldr	r3, [r3, #0]
 800252c:	689a      	ldr	r2, [r3, #8]
 800252e:	68fb      	ldr	r3, [r7, #12]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 8002536:	609a      	str	r2, [r3, #8]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8002538:	68fb      	ldr	r3, [r7, #12]
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	22ff      	movs	r2, #255	@ 0xff
 800253e:	625a      	str	r2, [r3, #36]	@ 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	2201      	movs	r2, #1
 8002544:	775a      	strb	r2, [r3, #29]

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8002546:	68fb      	ldr	r3, [r7, #12]
 8002548:	2200      	movs	r2, #0
 800254a:	771a      	strb	r2, [r3, #28]

  return HAL_OK;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	371c      	adds	r7, #28
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	20000000 	.word	0x20000000
 8002560:	10624dd3 	.word	0x10624dd3
 8002564:	40013c00 	.word	0x40013c00

08002568 <HAL_RTCEx_WakeUpTimerIRQHandler>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval None
  */
void HAL_RTCEx_WakeUpTimerIRQHandler(RTC_HandleTypeDef *hrtc)
{
 8002568:	b580      	push	{r7, lr}
 800256a:	b082      	sub	sp, #8
 800256c:	af00      	add	r7, sp, #0
 800256e:	6078      	str	r0, [r7, #4]
  /* Clear the EXTI's line Flag for RTC WakeUpTimer */
  __HAL_RTC_WAKEUPTIMER_EXTI_CLEAR_FLAG();
 8002570:	4b0e      	ldr	r3, [pc, #56]	@ (80025ac <HAL_RTCEx_WakeUpTimerIRQHandler+0x44>)
 8002572:	f44f 0280 	mov.w	r2, #4194304	@ 0x400000
 8002576:	615a      	str	r2, [r3, #20]

  /* Get the pending status of the Wakeup timer Interrupt */
  if (__HAL_RTC_WAKEUPTIMER_GET_FLAG(hrtc, RTC_FLAG_WUTF) != 0U)
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	68db      	ldr	r3, [r3, #12]
 800257e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002582:	2b00      	cmp	r3, #0
 8002584:	d00b      	beq.n	800259e <HAL_RTCEx_WakeUpTimerIRQHandler+0x36>
  {
    /* Clear the Wakeup timer interrupt pending bit */
    __HAL_RTC_WAKEUPTIMER_CLEAR_FLAG(hrtc, RTC_FLAG_WUTF);
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	68db      	ldr	r3, [r3, #12]
 800258c:	b2da      	uxtb	r2, r3
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	f462 6290 	orn	r2, r2, #1152	@ 0x480
 8002596:	60da      	str	r2, [r3, #12]

    /* Wakeup timer callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    hrtc->WakeUpTimerEventCallback(hrtc);
#else
    HAL_RTCEx_WakeUpTimerEventCallback(hrtc);
 8002598:	6878      	ldr	r0, [r7, #4]
 800259a:	f7fe f863 	bl	8000664 <HAL_RTCEx_WakeUpTimerEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	2201      	movs	r2, #1
 80025a2:	775a      	strb	r2, [r3, #29]
}
 80025a4:	bf00      	nop
 80025a6:	3708      	adds	r7, #8
 80025a8:	46bd      	mov	sp, r7
 80025aa:	bd80      	pop	{r7, pc}
 80025ac:	40013c00 	.word	0x40013c00

080025b0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80025b0:	b580      	push	{r7, lr}
 80025b2:	b082      	sub	sp, #8
 80025b4:	af00      	add	r7, sp, #0
 80025b6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2b00      	cmp	r3, #0
 80025bc:	d101      	bne.n	80025c2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80025be:	2301      	movs	r3, #1
 80025c0:	e041      	b.n	8002646 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80025c8:	b2db      	uxtb	r3, r3
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d106      	bne.n	80025dc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2200      	movs	r2, #0
 80025d2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80025d6:	6878      	ldr	r0, [r7, #4]
 80025d8:	f000 f839 	bl	800264e <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	2202      	movs	r2, #2
 80025e0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	681a      	ldr	r2, [r3, #0]
 80025e8:	687b      	ldr	r3, [r7, #4]
 80025ea:	3304      	adds	r3, #4
 80025ec:	4619      	mov	r1, r3
 80025ee:	4610      	mov	r0, r2
 80025f0:	f000 f9c0 	bl	8002974 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	2201      	movs	r2, #1
 80025f8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2201      	movs	r2, #1
 8002600:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	2201      	movs	r2, #1
 8002608:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	2201      	movs	r2, #1
 8002610:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	2201      	movs	r2, #1
 8002618:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2201      	movs	r2, #1
 8002620:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	2201      	movs	r2, #1
 8002628:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800262c:	687b      	ldr	r3, [r7, #4]
 800262e:	2201      	movs	r2, #1
 8002630:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002634:	687b      	ldr	r3, [r7, #4]
 8002636:	2201      	movs	r2, #1
 8002638:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800263c:	687b      	ldr	r3, [r7, #4]
 800263e:	2201      	movs	r2, #1
 8002640:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002644:	2300      	movs	r3, #0
}
 8002646:	4618      	mov	r0, r3
 8002648:	3708      	adds	r7, #8
 800264a:	46bd      	mov	sp, r7
 800264c:	bd80      	pop	{r7, pc}

0800264e <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 800264e:	b480      	push	{r7}
 8002650:	b083      	sub	sp, #12
 8002652:	af00      	add	r7, sp, #0
 8002654:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8002656:	bf00      	nop
 8002658:	370c      	adds	r7, #12
 800265a:	46bd      	mov	sp, r7
 800265c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002660:	4770      	bx	lr
	...

08002664 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002664:	b480      	push	{r7}
 8002666:	b085      	sub	sp, #20
 8002668:	af00      	add	r7, sp, #0
 800266a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002672:	b2db      	uxtb	r3, r3
 8002674:	2b01      	cmp	r3, #1
 8002676:	d001      	beq.n	800267c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002678:	2301      	movs	r3, #1
 800267a:	e04e      	b.n	800271a <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800267c:	687b      	ldr	r3, [r7, #4]
 800267e:	2202      	movs	r2, #2
 8002680:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	68da      	ldr	r2, [r3, #12]
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	f042 0201 	orr.w	r2, r2, #1
 8002692:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a23      	ldr	r2, [pc, #140]	@ (8002728 <HAL_TIM_Base_Start_IT+0xc4>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d022      	beq.n	80026e4 <HAL_TIM_Base_Start_IT+0x80>
 800269e:	687b      	ldr	r3, [r7, #4]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80026a6:	d01d      	beq.n	80026e4 <HAL_TIM_Base_Start_IT+0x80>
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a1f      	ldr	r2, [pc, #124]	@ (800272c <HAL_TIM_Base_Start_IT+0xc8>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d018      	beq.n	80026e4 <HAL_TIM_Base_Start_IT+0x80>
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a1e      	ldr	r2, [pc, #120]	@ (8002730 <HAL_TIM_Base_Start_IT+0xcc>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d013      	beq.n	80026e4 <HAL_TIM_Base_Start_IT+0x80>
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a1c      	ldr	r2, [pc, #112]	@ (8002734 <HAL_TIM_Base_Start_IT+0xd0>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d00e      	beq.n	80026e4 <HAL_TIM_Base_Start_IT+0x80>
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	4a1b      	ldr	r2, [pc, #108]	@ (8002738 <HAL_TIM_Base_Start_IT+0xd4>)
 80026cc:	4293      	cmp	r3, r2
 80026ce:	d009      	beq.n	80026e4 <HAL_TIM_Base_Start_IT+0x80>
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	4a19      	ldr	r2, [pc, #100]	@ (800273c <HAL_TIM_Base_Start_IT+0xd8>)
 80026d6:	4293      	cmp	r3, r2
 80026d8:	d004      	beq.n	80026e4 <HAL_TIM_Base_Start_IT+0x80>
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	4a18      	ldr	r2, [pc, #96]	@ (8002740 <HAL_TIM_Base_Start_IT+0xdc>)
 80026e0:	4293      	cmp	r3, r2
 80026e2:	d111      	bne.n	8002708 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	689b      	ldr	r3, [r3, #8]
 80026ea:	f003 0307 	and.w	r3, r3, #7
 80026ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80026f0:	68fb      	ldr	r3, [r7, #12]
 80026f2:	2b06      	cmp	r3, #6
 80026f4:	d010      	beq.n	8002718 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	681b      	ldr	r3, [r3, #0]
 80026fa:	681a      	ldr	r2, [r3, #0]
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	f042 0201 	orr.w	r2, r2, #1
 8002704:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002706:	e007      	b.n	8002718 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	681a      	ldr	r2, [r3, #0]
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	681b      	ldr	r3, [r3, #0]
 8002712:	f042 0201 	orr.w	r2, r2, #1
 8002716:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002718:	2300      	movs	r3, #0
}
 800271a:	4618      	mov	r0, r3
 800271c:	3714      	adds	r7, #20
 800271e:	46bd      	mov	sp, r7
 8002720:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002724:	4770      	bx	lr
 8002726:	bf00      	nop
 8002728:	40010000 	.word	0x40010000
 800272c:	40000400 	.word	0x40000400
 8002730:	40000800 	.word	0x40000800
 8002734:	40000c00 	.word	0x40000c00
 8002738:	40010400 	.word	0x40010400
 800273c:	40014000 	.word	0x40014000
 8002740:	40001800 	.word	0x40001800

08002744 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002744:	b580      	push	{r7, lr}
 8002746:	b084      	sub	sp, #16
 8002748:	af00      	add	r7, sp, #0
 800274a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	681b      	ldr	r3, [r3, #0]
 8002750:	68db      	ldr	r3, [r3, #12]
 8002752:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	681b      	ldr	r3, [r3, #0]
 8002758:	691b      	ldr	r3, [r3, #16]
 800275a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800275c:	68bb      	ldr	r3, [r7, #8]
 800275e:	f003 0302 	and.w	r3, r3, #2
 8002762:	2b00      	cmp	r3, #0
 8002764:	d020      	beq.n	80027a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002766:	68fb      	ldr	r3, [r7, #12]
 8002768:	f003 0302 	and.w	r3, r3, #2
 800276c:	2b00      	cmp	r3, #0
 800276e:	d01b      	beq.n	80027a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	681b      	ldr	r3, [r3, #0]
 8002774:	f06f 0202 	mvn.w	r2, #2
 8002778:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2201      	movs	r2, #1
 800277e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	699b      	ldr	r3, [r3, #24]
 8002786:	f003 0303 	and.w	r3, r3, #3
 800278a:	2b00      	cmp	r3, #0
 800278c:	d003      	beq.n	8002796 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800278e:	6878      	ldr	r0, [r7, #4]
 8002790:	f000 f8d2 	bl	8002938 <HAL_TIM_IC_CaptureCallback>
 8002794:	e005      	b.n	80027a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002796:	6878      	ldr	r0, [r7, #4]
 8002798:	f000 f8c4 	bl	8002924 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800279c:	6878      	ldr	r0, [r7, #4]
 800279e:	f000 f8d5 	bl	800294c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027a2:	687b      	ldr	r3, [r7, #4]
 80027a4:	2200      	movs	r2, #0
 80027a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	f003 0304 	and.w	r3, r3, #4
 80027ae:	2b00      	cmp	r3, #0
 80027b0:	d020      	beq.n	80027f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	f003 0304 	and.w	r3, r3, #4
 80027b8:	2b00      	cmp	r3, #0
 80027ba:	d01b      	beq.n	80027f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	f06f 0204 	mvn.w	r2, #4
 80027c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2202      	movs	r2, #2
 80027ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80027cc:	687b      	ldr	r3, [r7, #4]
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	699b      	ldr	r3, [r3, #24]
 80027d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80027d6:	2b00      	cmp	r3, #0
 80027d8:	d003      	beq.n	80027e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80027da:	6878      	ldr	r0, [r7, #4]
 80027dc:	f000 f8ac 	bl	8002938 <HAL_TIM_IC_CaptureCallback>
 80027e0:	e005      	b.n	80027ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80027e2:	6878      	ldr	r0, [r7, #4]
 80027e4:	f000 f89e 	bl	8002924 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80027e8:	6878      	ldr	r0, [r7, #4]
 80027ea:	f000 f8af 	bl	800294c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	2200      	movs	r2, #0
 80027f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80027f4:	68bb      	ldr	r3, [r7, #8]
 80027f6:	f003 0308 	and.w	r3, r3, #8
 80027fa:	2b00      	cmp	r3, #0
 80027fc:	d020      	beq.n	8002840 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80027fe:	68fb      	ldr	r3, [r7, #12]
 8002800:	f003 0308 	and.w	r3, r3, #8
 8002804:	2b00      	cmp	r3, #0
 8002806:	d01b      	beq.n	8002840 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002808:	687b      	ldr	r3, [r7, #4]
 800280a:	681b      	ldr	r3, [r3, #0]
 800280c:	f06f 0208 	mvn.w	r2, #8
 8002810:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	2204      	movs	r2, #4
 8002816:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	681b      	ldr	r3, [r3, #0]
 800281c:	69db      	ldr	r3, [r3, #28]
 800281e:	f003 0303 	and.w	r3, r3, #3
 8002822:	2b00      	cmp	r3, #0
 8002824:	d003      	beq.n	800282e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002826:	6878      	ldr	r0, [r7, #4]
 8002828:	f000 f886 	bl	8002938 <HAL_TIM_IC_CaptureCallback>
 800282c:	e005      	b.n	800283a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f000 f878 	bl	8002924 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002834:	6878      	ldr	r0, [r7, #4]
 8002836:	f000 f889 	bl	800294c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	2200      	movs	r2, #0
 800283e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002840:	68bb      	ldr	r3, [r7, #8]
 8002842:	f003 0310 	and.w	r3, r3, #16
 8002846:	2b00      	cmp	r3, #0
 8002848:	d020      	beq.n	800288c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800284a:	68fb      	ldr	r3, [r7, #12]
 800284c:	f003 0310 	and.w	r3, r3, #16
 8002850:	2b00      	cmp	r3, #0
 8002852:	d01b      	beq.n	800288c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	f06f 0210 	mvn.w	r2, #16
 800285c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	2208      	movs	r2, #8
 8002862:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002864:	687b      	ldr	r3, [r7, #4]
 8002866:	681b      	ldr	r3, [r3, #0]
 8002868:	69db      	ldr	r3, [r3, #28]
 800286a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800286e:	2b00      	cmp	r3, #0
 8002870:	d003      	beq.n	800287a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f000 f860 	bl	8002938 <HAL_TIM_IC_CaptureCallback>
 8002878:	e005      	b.n	8002886 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f000 f852 	bl	8002924 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002880:	6878      	ldr	r0, [r7, #4]
 8002882:	f000 f863 	bl	800294c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	2200      	movs	r2, #0
 800288a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800288c:	68bb      	ldr	r3, [r7, #8]
 800288e:	f003 0301 	and.w	r3, r3, #1
 8002892:	2b00      	cmp	r3, #0
 8002894:	d00c      	beq.n	80028b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002896:	68fb      	ldr	r3, [r7, #12]
 8002898:	f003 0301 	and.w	r3, r3, #1
 800289c:	2b00      	cmp	r3, #0
 800289e:	d007      	beq.n	80028b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	f06f 0201 	mvn.w	r2, #1
 80028a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80028aa:	6878      	ldr	r0, [r7, #4]
 80028ac:	f7fe f83c 	bl	8000928 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80028b0:	68bb      	ldr	r3, [r7, #8]
 80028b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d00c      	beq.n	80028d4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80028c0:	2b00      	cmp	r3, #0
 80028c2:	d007      	beq.n	80028d4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80028cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80028ce:	6878      	ldr	r0, [r7, #4]
 80028d0:	f000 f906 	bl	8002ae0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028da:	2b00      	cmp	r3, #0
 80028dc:	d00c      	beq.n	80028f8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80028e4:	2b00      	cmp	r3, #0
 80028e6:	d007      	beq.n	80028f8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80028e8:	687b      	ldr	r3, [r7, #4]
 80028ea:	681b      	ldr	r3, [r3, #0]
 80028ec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80028f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80028f2:	6878      	ldr	r0, [r7, #4]
 80028f4:	f000 f834 	bl	8002960 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80028f8:	68bb      	ldr	r3, [r7, #8]
 80028fa:	f003 0320 	and.w	r3, r3, #32
 80028fe:	2b00      	cmp	r3, #0
 8002900:	d00c      	beq.n	800291c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	f003 0320 	and.w	r3, r3, #32
 8002908:	2b00      	cmp	r3, #0
 800290a:	d007      	beq.n	800291c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f06f 0220 	mvn.w	r2, #32
 8002914:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002916:	6878      	ldr	r0, [r7, #4]
 8002918:	f000 f8d8 	bl	8002acc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800291c:	bf00      	nop
 800291e:	3710      	adds	r7, #16
 8002920:	46bd      	mov	sp, r7
 8002922:	bd80      	pop	{r7, pc}

08002924 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002924:	b480      	push	{r7}
 8002926:	b083      	sub	sp, #12
 8002928:	af00      	add	r7, sp, #0
 800292a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800292c:	bf00      	nop
 800292e:	370c      	adds	r7, #12
 8002930:	46bd      	mov	sp, r7
 8002932:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002936:	4770      	bx	lr

08002938 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002938:	b480      	push	{r7}
 800293a:	b083      	sub	sp, #12
 800293c:	af00      	add	r7, sp, #0
 800293e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002940:	bf00      	nop
 8002942:	370c      	adds	r7, #12
 8002944:	46bd      	mov	sp, r7
 8002946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800294a:	4770      	bx	lr

0800294c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800294c:	b480      	push	{r7}
 800294e:	b083      	sub	sp, #12
 8002950:	af00      	add	r7, sp, #0
 8002952:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002954:	bf00      	nop
 8002956:	370c      	adds	r7, #12
 8002958:	46bd      	mov	sp, r7
 800295a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800295e:	4770      	bx	lr

08002960 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002960:	b480      	push	{r7}
 8002962:	b083      	sub	sp, #12
 8002964:	af00      	add	r7, sp, #0
 8002966:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8002968:	bf00      	nop
 800296a:	370c      	adds	r7, #12
 800296c:	46bd      	mov	sp, r7
 800296e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002972:	4770      	bx	lr

08002974 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002974:	b480      	push	{r7}
 8002976:	b085      	sub	sp, #20
 8002978:	af00      	add	r7, sp, #0
 800297a:	6078      	str	r0, [r7, #4]
 800297c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002984:	687b      	ldr	r3, [r7, #4]
 8002986:	4a46      	ldr	r2, [pc, #280]	@ (8002aa0 <TIM_Base_SetConfig+0x12c>)
 8002988:	4293      	cmp	r3, r2
 800298a:	d013      	beq.n	80029b4 <TIM_Base_SetConfig+0x40>
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002992:	d00f      	beq.n	80029b4 <TIM_Base_SetConfig+0x40>
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	4a43      	ldr	r2, [pc, #268]	@ (8002aa4 <TIM_Base_SetConfig+0x130>)
 8002998:	4293      	cmp	r3, r2
 800299a:	d00b      	beq.n	80029b4 <TIM_Base_SetConfig+0x40>
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	4a42      	ldr	r2, [pc, #264]	@ (8002aa8 <TIM_Base_SetConfig+0x134>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d007      	beq.n	80029b4 <TIM_Base_SetConfig+0x40>
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	4a41      	ldr	r2, [pc, #260]	@ (8002aac <TIM_Base_SetConfig+0x138>)
 80029a8:	4293      	cmp	r3, r2
 80029aa:	d003      	beq.n	80029b4 <TIM_Base_SetConfig+0x40>
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	4a40      	ldr	r2, [pc, #256]	@ (8002ab0 <TIM_Base_SetConfig+0x13c>)
 80029b0:	4293      	cmp	r3, r2
 80029b2:	d108      	bne.n	80029c6 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80029ba:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	685b      	ldr	r3, [r3, #4]
 80029c0:	68fa      	ldr	r2, [r7, #12]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	4a35      	ldr	r2, [pc, #212]	@ (8002aa0 <TIM_Base_SetConfig+0x12c>)
 80029ca:	4293      	cmp	r3, r2
 80029cc:	d02b      	beq.n	8002a26 <TIM_Base_SetConfig+0xb2>
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029d4:	d027      	beq.n	8002a26 <TIM_Base_SetConfig+0xb2>
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	4a32      	ldr	r2, [pc, #200]	@ (8002aa4 <TIM_Base_SetConfig+0x130>)
 80029da:	4293      	cmp	r3, r2
 80029dc:	d023      	beq.n	8002a26 <TIM_Base_SetConfig+0xb2>
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a31      	ldr	r2, [pc, #196]	@ (8002aa8 <TIM_Base_SetConfig+0x134>)
 80029e2:	4293      	cmp	r3, r2
 80029e4:	d01f      	beq.n	8002a26 <TIM_Base_SetConfig+0xb2>
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	4a30      	ldr	r2, [pc, #192]	@ (8002aac <TIM_Base_SetConfig+0x138>)
 80029ea:	4293      	cmp	r3, r2
 80029ec:	d01b      	beq.n	8002a26 <TIM_Base_SetConfig+0xb2>
 80029ee:	687b      	ldr	r3, [r7, #4]
 80029f0:	4a2f      	ldr	r2, [pc, #188]	@ (8002ab0 <TIM_Base_SetConfig+0x13c>)
 80029f2:	4293      	cmp	r3, r2
 80029f4:	d017      	beq.n	8002a26 <TIM_Base_SetConfig+0xb2>
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	4a2e      	ldr	r2, [pc, #184]	@ (8002ab4 <TIM_Base_SetConfig+0x140>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d013      	beq.n	8002a26 <TIM_Base_SetConfig+0xb2>
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a2d      	ldr	r2, [pc, #180]	@ (8002ab8 <TIM_Base_SetConfig+0x144>)
 8002a02:	4293      	cmp	r3, r2
 8002a04:	d00f      	beq.n	8002a26 <TIM_Base_SetConfig+0xb2>
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	4a2c      	ldr	r2, [pc, #176]	@ (8002abc <TIM_Base_SetConfig+0x148>)
 8002a0a:	4293      	cmp	r3, r2
 8002a0c:	d00b      	beq.n	8002a26 <TIM_Base_SetConfig+0xb2>
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	4a2b      	ldr	r2, [pc, #172]	@ (8002ac0 <TIM_Base_SetConfig+0x14c>)
 8002a12:	4293      	cmp	r3, r2
 8002a14:	d007      	beq.n	8002a26 <TIM_Base_SetConfig+0xb2>
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	4a2a      	ldr	r2, [pc, #168]	@ (8002ac4 <TIM_Base_SetConfig+0x150>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	d003      	beq.n	8002a26 <TIM_Base_SetConfig+0xb2>
 8002a1e:	687b      	ldr	r3, [r7, #4]
 8002a20:	4a29      	ldr	r2, [pc, #164]	@ (8002ac8 <TIM_Base_SetConfig+0x154>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d108      	bne.n	8002a38 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002a26:	68fb      	ldr	r3, [r7, #12]
 8002a28:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002a2c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	68db      	ldr	r3, [r3, #12]
 8002a32:	68fa      	ldr	r2, [r7, #12]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8002a3e:	683b      	ldr	r3, [r7, #0]
 8002a40:	695b      	ldr	r3, [r3, #20]
 8002a42:	4313      	orrs	r3, r2
 8002a44:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	68fa      	ldr	r2, [r7, #12]
 8002a4a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002a4c:	683b      	ldr	r3, [r7, #0]
 8002a4e:	689a      	ldr	r2, [r3, #8]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002a54:	683b      	ldr	r3, [r7, #0]
 8002a56:	681a      	ldr	r2, [r3, #0]
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	4a10      	ldr	r2, [pc, #64]	@ (8002aa0 <TIM_Base_SetConfig+0x12c>)
 8002a60:	4293      	cmp	r3, r2
 8002a62:	d003      	beq.n	8002a6c <TIM_Base_SetConfig+0xf8>
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	4a12      	ldr	r2, [pc, #72]	@ (8002ab0 <TIM_Base_SetConfig+0x13c>)
 8002a68:	4293      	cmp	r3, r2
 8002a6a:	d103      	bne.n	8002a74 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002a6c:	683b      	ldr	r3, [r7, #0]
 8002a6e:	691a      	ldr	r2, [r3, #16]
 8002a70:	687b      	ldr	r3, [r7, #4]
 8002a72:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2201      	movs	r2, #1
 8002a78:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002a7a:	687b      	ldr	r3, [r7, #4]
 8002a7c:	691b      	ldr	r3, [r3, #16]
 8002a7e:	f003 0301 	and.w	r3, r3, #1
 8002a82:	2b01      	cmp	r3, #1
 8002a84:	d105      	bne.n	8002a92 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	691b      	ldr	r3, [r3, #16]
 8002a8a:	f023 0201 	bic.w	r2, r3, #1
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	611a      	str	r2, [r3, #16]
  }
}
 8002a92:	bf00      	nop
 8002a94:	3714      	adds	r7, #20
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	40010000 	.word	0x40010000
 8002aa4:	40000400 	.word	0x40000400
 8002aa8:	40000800 	.word	0x40000800
 8002aac:	40000c00 	.word	0x40000c00
 8002ab0:	40010400 	.word	0x40010400
 8002ab4:	40014000 	.word	0x40014000
 8002ab8:	40014400 	.word	0x40014400
 8002abc:	40014800 	.word	0x40014800
 8002ac0:	40001800 	.word	0x40001800
 8002ac4:	40001c00 	.word	0x40001c00
 8002ac8:	40002000 	.word	0x40002000

08002acc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8002acc:	b480      	push	{r7}
 8002ace:	b083      	sub	sp, #12
 8002ad0:	af00      	add	r7, sp, #0
 8002ad2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8002ad4:	bf00      	nop
 8002ad6:	370c      	adds	r7, #12
 8002ad8:	46bd      	mov	sp, r7
 8002ada:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ade:	4770      	bx	lr

08002ae0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002ae0:	b480      	push	{r7}
 8002ae2:	b083      	sub	sp, #12
 8002ae4:	af00      	add	r7, sp, #0
 8002ae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002ae8:	bf00      	nop
 8002aea:	370c      	adds	r7, #12
 8002aec:	46bd      	mov	sp, r7
 8002aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002af2:	4770      	bx	lr

08002af4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002af4:	b580      	push	{r7, lr}
 8002af6:	b082      	sub	sp, #8
 8002af8:	af00      	add	r7, sp, #0
 8002afa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002afc:	687b      	ldr	r3, [r7, #4]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d101      	bne.n	8002b06 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e042      	b.n	8002b8c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	2b00      	cmp	r3, #0
 8002b10:	d106      	bne.n	8002b20 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	2200      	movs	r2, #0
 8002b16:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f7fe f96a 	bl	8000df4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	2224      	movs	r2, #36	@ 0x24
 8002b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	68da      	ldr	r2, [r3, #12]
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002b36:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f000 f973 	bl	8002e24 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	691a      	ldr	r2, [r3, #16]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002b4c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	695a      	ldr	r2, [r3, #20]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002b5c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	68da      	ldr	r2, [r3, #12]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002b6c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	2200      	movs	r2, #0
 8002b72:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	2220      	movs	r2, #32
 8002b78:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	2220      	movs	r2, #32
 8002b80:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2200      	movs	r2, #0
 8002b88:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002b8a:	2300      	movs	r3, #0
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	3708      	adds	r7, #8
 8002b90:	46bd      	mov	sp, r7
 8002b92:	bd80      	pop	{r7, pc}

08002b94 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002b94:	b580      	push	{r7, lr}
 8002b96:	b08a      	sub	sp, #40	@ 0x28
 8002b98:	af02      	add	r7, sp, #8
 8002b9a:	60f8      	str	r0, [r7, #12]
 8002b9c:	60b9      	str	r1, [r7, #8]
 8002b9e:	603b      	str	r3, [r7, #0]
 8002ba0:	4613      	mov	r3, r2
 8002ba2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002ba4:	2300      	movs	r3, #0
 8002ba6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002bae:	b2db      	uxtb	r3, r3
 8002bb0:	2b20      	cmp	r3, #32
 8002bb2:	d175      	bne.n	8002ca0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d002      	beq.n	8002bc0 <HAL_UART_Transmit+0x2c>
 8002bba:	88fb      	ldrh	r3, [r7, #6]
 8002bbc:	2b00      	cmp	r3, #0
 8002bbe:	d101      	bne.n	8002bc4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002bc0:	2301      	movs	r3, #1
 8002bc2:	e06e      	b.n	8002ca2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	2200      	movs	r2, #0
 8002bc8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	2221      	movs	r2, #33	@ 0x21
 8002bce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002bd2:	f7fe f9b7 	bl	8000f44 <HAL_GetTick>
 8002bd6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	88fa      	ldrh	r2, [r7, #6]
 8002bdc:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	88fa      	ldrh	r2, [r7, #6]
 8002be2:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002be4:	68fb      	ldr	r3, [r7, #12]
 8002be6:	689b      	ldr	r3, [r3, #8]
 8002be8:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bec:	d108      	bne.n	8002c00 <HAL_UART_Transmit+0x6c>
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	691b      	ldr	r3, [r3, #16]
 8002bf2:	2b00      	cmp	r3, #0
 8002bf4:	d104      	bne.n	8002c00 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002bf6:	2300      	movs	r3, #0
 8002bf8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002bfa:	68bb      	ldr	r3, [r7, #8]
 8002bfc:	61bb      	str	r3, [r7, #24]
 8002bfe:	e003      	b.n	8002c08 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002c00:	68bb      	ldr	r3, [r7, #8]
 8002c02:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002c04:	2300      	movs	r3, #0
 8002c06:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002c08:	e02e      	b.n	8002c68 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002c0a:	683b      	ldr	r3, [r7, #0]
 8002c0c:	9300      	str	r3, [sp, #0]
 8002c0e:	697b      	ldr	r3, [r7, #20]
 8002c10:	2200      	movs	r2, #0
 8002c12:	2180      	movs	r1, #128	@ 0x80
 8002c14:	68f8      	ldr	r0, [r7, #12]
 8002c16:	f000 f848 	bl	8002caa <UART_WaitOnFlagUntilTimeout>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d005      	beq.n	8002c2c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	2220      	movs	r2, #32
 8002c24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002c28:	2303      	movs	r3, #3
 8002c2a:	e03a      	b.n	8002ca2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002c2c:	69fb      	ldr	r3, [r7, #28]
 8002c2e:	2b00      	cmp	r3, #0
 8002c30:	d10b      	bne.n	8002c4a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002c32:	69bb      	ldr	r3, [r7, #24]
 8002c34:	881b      	ldrh	r3, [r3, #0]
 8002c36:	461a      	mov	r2, r3
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002c40:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002c42:	69bb      	ldr	r3, [r7, #24]
 8002c44:	3302      	adds	r3, #2
 8002c46:	61bb      	str	r3, [r7, #24]
 8002c48:	e007      	b.n	8002c5a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002c4a:	69fb      	ldr	r3, [r7, #28]
 8002c4c:	781a      	ldrb	r2, [r3, #0]
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	681b      	ldr	r3, [r3, #0]
 8002c52:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002c54:	69fb      	ldr	r3, [r7, #28]
 8002c56:	3301      	adds	r3, #1
 8002c58:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c5e:	b29b      	uxth	r3, r3
 8002c60:	3b01      	subs	r3, #1
 8002c62:	b29a      	uxth	r2, r3
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002c6c:	b29b      	uxth	r3, r3
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d1cb      	bne.n	8002c0a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002c72:	683b      	ldr	r3, [r7, #0]
 8002c74:	9300      	str	r3, [sp, #0]
 8002c76:	697b      	ldr	r3, [r7, #20]
 8002c78:	2200      	movs	r2, #0
 8002c7a:	2140      	movs	r1, #64	@ 0x40
 8002c7c:	68f8      	ldr	r0, [r7, #12]
 8002c7e:	f000 f814 	bl	8002caa <UART_WaitOnFlagUntilTimeout>
 8002c82:	4603      	mov	r3, r0
 8002c84:	2b00      	cmp	r3, #0
 8002c86:	d005      	beq.n	8002c94 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002c88:	68fb      	ldr	r3, [r7, #12]
 8002c8a:	2220      	movs	r2, #32
 8002c8c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002c90:	2303      	movs	r3, #3
 8002c92:	e006      	b.n	8002ca2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	2220      	movs	r2, #32
 8002c98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002c9c:	2300      	movs	r3, #0
 8002c9e:	e000      	b.n	8002ca2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002ca0:	2302      	movs	r3, #2
  }
}
 8002ca2:	4618      	mov	r0, r3
 8002ca4:	3720      	adds	r7, #32
 8002ca6:	46bd      	mov	sp, r7
 8002ca8:	bd80      	pop	{r7, pc}

08002caa <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002caa:	b580      	push	{r7, lr}
 8002cac:	b086      	sub	sp, #24
 8002cae:	af00      	add	r7, sp, #0
 8002cb0:	60f8      	str	r0, [r7, #12]
 8002cb2:	60b9      	str	r1, [r7, #8]
 8002cb4:	603b      	str	r3, [r7, #0]
 8002cb6:	4613      	mov	r3, r2
 8002cb8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002cba:	e03b      	b.n	8002d34 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002cbc:	6a3b      	ldr	r3, [r7, #32]
 8002cbe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002cc2:	d037      	beq.n	8002d34 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002cc4:	f7fe f93e 	bl	8000f44 <HAL_GetTick>
 8002cc8:	4602      	mov	r2, r0
 8002cca:	683b      	ldr	r3, [r7, #0]
 8002ccc:	1ad3      	subs	r3, r2, r3
 8002cce:	6a3a      	ldr	r2, [r7, #32]
 8002cd0:	429a      	cmp	r2, r3
 8002cd2:	d302      	bcc.n	8002cda <UART_WaitOnFlagUntilTimeout+0x30>
 8002cd4:	6a3b      	ldr	r3, [r7, #32]
 8002cd6:	2b00      	cmp	r3, #0
 8002cd8:	d101      	bne.n	8002cde <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002cda:	2303      	movs	r3, #3
 8002cdc:	e03a      	b.n	8002d54 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	681b      	ldr	r3, [r3, #0]
 8002ce2:	68db      	ldr	r3, [r3, #12]
 8002ce4:	f003 0304 	and.w	r3, r3, #4
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d023      	beq.n	8002d34 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002cec:	68bb      	ldr	r3, [r7, #8]
 8002cee:	2b80      	cmp	r3, #128	@ 0x80
 8002cf0:	d020      	beq.n	8002d34 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002cf2:	68bb      	ldr	r3, [r7, #8]
 8002cf4:	2b40      	cmp	r3, #64	@ 0x40
 8002cf6:	d01d      	beq.n	8002d34 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002cf8:	68fb      	ldr	r3, [r7, #12]
 8002cfa:	681b      	ldr	r3, [r3, #0]
 8002cfc:	681b      	ldr	r3, [r3, #0]
 8002cfe:	f003 0308 	and.w	r3, r3, #8
 8002d02:	2b08      	cmp	r3, #8
 8002d04:	d116      	bne.n	8002d34 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002d06:	2300      	movs	r3, #0
 8002d08:	617b      	str	r3, [r7, #20]
 8002d0a:	68fb      	ldr	r3, [r7, #12]
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	681b      	ldr	r3, [r3, #0]
 8002d10:	617b      	str	r3, [r7, #20]
 8002d12:	68fb      	ldr	r3, [r7, #12]
 8002d14:	681b      	ldr	r3, [r3, #0]
 8002d16:	685b      	ldr	r3, [r3, #4]
 8002d18:	617b      	str	r3, [r7, #20]
 8002d1a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002d1c:	68f8      	ldr	r0, [r7, #12]
 8002d1e:	f000 f81d 	bl	8002d5c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002d22:	68fb      	ldr	r3, [r7, #12]
 8002d24:	2208      	movs	r2, #8
 8002d26:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002d28:	68fb      	ldr	r3, [r7, #12]
 8002d2a:	2200      	movs	r2, #0
 8002d2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002d30:	2301      	movs	r3, #1
 8002d32:	e00f      	b.n	8002d54 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002d34:	68fb      	ldr	r3, [r7, #12]
 8002d36:	681b      	ldr	r3, [r3, #0]
 8002d38:	681a      	ldr	r2, [r3, #0]
 8002d3a:	68bb      	ldr	r3, [r7, #8]
 8002d3c:	4013      	ands	r3, r2
 8002d3e:	68ba      	ldr	r2, [r7, #8]
 8002d40:	429a      	cmp	r2, r3
 8002d42:	bf0c      	ite	eq
 8002d44:	2301      	moveq	r3, #1
 8002d46:	2300      	movne	r3, #0
 8002d48:	b2db      	uxtb	r3, r3
 8002d4a:	461a      	mov	r2, r3
 8002d4c:	79fb      	ldrb	r3, [r7, #7]
 8002d4e:	429a      	cmp	r2, r3
 8002d50:	d0b4      	beq.n	8002cbc <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002d52:	2300      	movs	r3, #0
}
 8002d54:	4618      	mov	r0, r3
 8002d56:	3718      	adds	r7, #24
 8002d58:	46bd      	mov	sp, r7
 8002d5a:	bd80      	pop	{r7, pc}

08002d5c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b095      	sub	sp, #84	@ 0x54
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	330c      	adds	r3, #12
 8002d6a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002d6c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002d6e:	e853 3f00 	ldrex	r3, [r3]
 8002d72:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002d74:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002d76:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002d7a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	330c      	adds	r3, #12
 8002d82:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002d84:	643a      	str	r2, [r7, #64]	@ 0x40
 8002d86:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002d88:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002d8a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002d8c:	e841 2300 	strex	r3, r2, [r1]
 8002d90:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002d92:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002d94:	2b00      	cmp	r3, #0
 8002d96:	d1e5      	bne.n	8002d64 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	3314      	adds	r3, #20
 8002d9e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002da0:	6a3b      	ldr	r3, [r7, #32]
 8002da2:	e853 3f00 	ldrex	r3, [r3]
 8002da6:	61fb      	str	r3, [r7, #28]
   return(result);
 8002da8:	69fb      	ldr	r3, [r7, #28]
 8002daa:	f023 0301 	bic.w	r3, r3, #1
 8002dae:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	3314      	adds	r3, #20
 8002db6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002db8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002dba:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002dbc:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002dbe:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002dc0:	e841 2300 	strex	r3, r2, [r1]
 8002dc4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002dc6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d1e5      	bne.n	8002d98 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dd0:	2b01      	cmp	r3, #1
 8002dd2:	d119      	bne.n	8002e08 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	330c      	adds	r3, #12
 8002dda:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	e853 3f00 	ldrex	r3, [r3]
 8002de2:	60bb      	str	r3, [r7, #8]
   return(result);
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	f023 0310 	bic.w	r3, r3, #16
 8002dea:	647b      	str	r3, [r7, #68]	@ 0x44
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	681b      	ldr	r3, [r3, #0]
 8002df0:	330c      	adds	r3, #12
 8002df2:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002df4:	61ba      	str	r2, [r7, #24]
 8002df6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002df8:	6979      	ldr	r1, [r7, #20]
 8002dfa:	69ba      	ldr	r2, [r7, #24]
 8002dfc:	e841 2300 	strex	r3, r2, [r1]
 8002e00:	613b      	str	r3, [r7, #16]
   return(result);
 8002e02:	693b      	ldr	r3, [r7, #16]
 8002e04:	2b00      	cmp	r3, #0
 8002e06:	d1e5      	bne.n	8002dd4 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2220      	movs	r2, #32
 8002e0c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	2200      	movs	r2, #0
 8002e14:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002e16:	bf00      	nop
 8002e18:	3754      	adds	r7, #84	@ 0x54
 8002e1a:	46bd      	mov	sp, r7
 8002e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e20:	4770      	bx	lr
	...

08002e24 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002e24:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8002e28:	b0c0      	sub	sp, #256	@ 0x100
 8002e2a:	af00      	add	r7, sp, #0
 8002e2c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002e30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	691b      	ldr	r3, [r3, #16]
 8002e38:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8002e3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e40:	68d9      	ldr	r1, [r3, #12]
 8002e42:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e46:	681a      	ldr	r2, [r3, #0]
 8002e48:	ea40 0301 	orr.w	r3, r0, r1
 8002e4c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002e4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e52:	689a      	ldr	r2, [r3, #8]
 8002e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e58:	691b      	ldr	r3, [r3, #16]
 8002e5a:	431a      	orrs	r2, r3
 8002e5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e60:	695b      	ldr	r3, [r3, #20]
 8002e62:	431a      	orrs	r2, r3
 8002e64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e68:	69db      	ldr	r3, [r3, #28]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8002e70:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e74:	681b      	ldr	r3, [r3, #0]
 8002e76:	68db      	ldr	r3, [r3, #12]
 8002e78:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8002e7c:	f021 010c 	bic.w	r1, r1, #12
 8002e80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e84:	681a      	ldr	r2, [r3, #0]
 8002e86:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8002e8a:	430b      	orrs	r3, r1
 8002e8c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002e8e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e92:	681b      	ldr	r3, [r3, #0]
 8002e94:	695b      	ldr	r3, [r3, #20]
 8002e96:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8002e9a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002e9e:	6999      	ldr	r1, [r3, #24]
 8002ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ea4:	681a      	ldr	r2, [r3, #0]
 8002ea6:	ea40 0301 	orr.w	r3, r0, r1
 8002eaa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002eac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eb0:	681a      	ldr	r2, [r3, #0]
 8002eb2:	4b8f      	ldr	r3, [pc, #572]	@ (80030f0 <UART_SetConfig+0x2cc>)
 8002eb4:	429a      	cmp	r2, r3
 8002eb6:	d005      	beq.n	8002ec4 <UART_SetConfig+0xa0>
 8002eb8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002ebc:	681a      	ldr	r2, [r3, #0]
 8002ebe:	4b8d      	ldr	r3, [pc, #564]	@ (80030f4 <UART_SetConfig+0x2d0>)
 8002ec0:	429a      	cmp	r2, r3
 8002ec2:	d104      	bne.n	8002ece <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002ec4:	f7fe ff24 	bl	8001d10 <HAL_RCC_GetPCLK2Freq>
 8002ec8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8002ecc:	e003      	b.n	8002ed6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8002ece:	f7fe ff0b 	bl	8001ce8 <HAL_RCC_GetPCLK1Freq>
 8002ed2:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002ed6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002eda:	69db      	ldr	r3, [r3, #28]
 8002edc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002ee0:	f040 810c 	bne.w	80030fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002ee4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002ee8:	2200      	movs	r2, #0
 8002eea:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8002eee:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8002ef2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8002ef6:	4622      	mov	r2, r4
 8002ef8:	462b      	mov	r3, r5
 8002efa:	1891      	adds	r1, r2, r2
 8002efc:	65b9      	str	r1, [r7, #88]	@ 0x58
 8002efe:	415b      	adcs	r3, r3
 8002f00:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002f02:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8002f06:	4621      	mov	r1, r4
 8002f08:	eb12 0801 	adds.w	r8, r2, r1
 8002f0c:	4629      	mov	r1, r5
 8002f0e:	eb43 0901 	adc.w	r9, r3, r1
 8002f12:	f04f 0200 	mov.w	r2, #0
 8002f16:	f04f 0300 	mov.w	r3, #0
 8002f1a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8002f1e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8002f22:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8002f26:	4690      	mov	r8, r2
 8002f28:	4699      	mov	r9, r3
 8002f2a:	4623      	mov	r3, r4
 8002f2c:	eb18 0303 	adds.w	r3, r8, r3
 8002f30:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8002f34:	462b      	mov	r3, r5
 8002f36:	eb49 0303 	adc.w	r3, r9, r3
 8002f3a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8002f3e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002f42:	685b      	ldr	r3, [r3, #4]
 8002f44:	2200      	movs	r2, #0
 8002f46:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8002f4a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8002f4e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8002f52:	460b      	mov	r3, r1
 8002f54:	18db      	adds	r3, r3, r3
 8002f56:	653b      	str	r3, [r7, #80]	@ 0x50
 8002f58:	4613      	mov	r3, r2
 8002f5a:	eb42 0303 	adc.w	r3, r2, r3
 8002f5e:	657b      	str	r3, [r7, #84]	@ 0x54
 8002f60:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8002f64:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8002f68:	f7fd f982 	bl	8000270 <__aeabi_uldivmod>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	460b      	mov	r3, r1
 8002f70:	4b61      	ldr	r3, [pc, #388]	@ (80030f8 <UART_SetConfig+0x2d4>)
 8002f72:	fba3 2302 	umull	r2, r3, r3, r2
 8002f76:	095b      	lsrs	r3, r3, #5
 8002f78:	011c      	lsls	r4, r3, #4
 8002f7a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8002f84:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8002f88:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8002f8c:	4642      	mov	r2, r8
 8002f8e:	464b      	mov	r3, r9
 8002f90:	1891      	adds	r1, r2, r2
 8002f92:	64b9      	str	r1, [r7, #72]	@ 0x48
 8002f94:	415b      	adcs	r3, r3
 8002f96:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f98:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8002f9c:	4641      	mov	r1, r8
 8002f9e:	eb12 0a01 	adds.w	sl, r2, r1
 8002fa2:	4649      	mov	r1, r9
 8002fa4:	eb43 0b01 	adc.w	fp, r3, r1
 8002fa8:	f04f 0200 	mov.w	r2, #0
 8002fac:	f04f 0300 	mov.w	r3, #0
 8002fb0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8002fb4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8002fb8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002fbc:	4692      	mov	sl, r2
 8002fbe:	469b      	mov	fp, r3
 8002fc0:	4643      	mov	r3, r8
 8002fc2:	eb1a 0303 	adds.w	r3, sl, r3
 8002fc6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8002fca:	464b      	mov	r3, r9
 8002fcc:	eb4b 0303 	adc.w	r3, fp, r3
 8002fd0:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8002fd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8002fd8:	685b      	ldr	r3, [r3, #4]
 8002fda:	2200      	movs	r2, #0
 8002fdc:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002fe0:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8002fe4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8002fe8:	460b      	mov	r3, r1
 8002fea:	18db      	adds	r3, r3, r3
 8002fec:	643b      	str	r3, [r7, #64]	@ 0x40
 8002fee:	4613      	mov	r3, r2
 8002ff0:	eb42 0303 	adc.w	r3, r2, r3
 8002ff4:	647b      	str	r3, [r7, #68]	@ 0x44
 8002ff6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8002ffa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8002ffe:	f7fd f937 	bl	8000270 <__aeabi_uldivmod>
 8003002:	4602      	mov	r2, r0
 8003004:	460b      	mov	r3, r1
 8003006:	4611      	mov	r1, r2
 8003008:	4b3b      	ldr	r3, [pc, #236]	@ (80030f8 <UART_SetConfig+0x2d4>)
 800300a:	fba3 2301 	umull	r2, r3, r3, r1
 800300e:	095b      	lsrs	r3, r3, #5
 8003010:	2264      	movs	r2, #100	@ 0x64
 8003012:	fb02 f303 	mul.w	r3, r2, r3
 8003016:	1acb      	subs	r3, r1, r3
 8003018:	00db      	lsls	r3, r3, #3
 800301a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800301e:	4b36      	ldr	r3, [pc, #216]	@ (80030f8 <UART_SetConfig+0x2d4>)
 8003020:	fba3 2302 	umull	r2, r3, r3, r2
 8003024:	095b      	lsrs	r3, r3, #5
 8003026:	005b      	lsls	r3, r3, #1
 8003028:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800302c:	441c      	add	r4, r3
 800302e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003032:	2200      	movs	r2, #0
 8003034:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003038:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800303c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8003040:	4642      	mov	r2, r8
 8003042:	464b      	mov	r3, r9
 8003044:	1891      	adds	r1, r2, r2
 8003046:	63b9      	str	r1, [r7, #56]	@ 0x38
 8003048:	415b      	adcs	r3, r3
 800304a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800304c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8003050:	4641      	mov	r1, r8
 8003052:	1851      	adds	r1, r2, r1
 8003054:	6339      	str	r1, [r7, #48]	@ 0x30
 8003056:	4649      	mov	r1, r9
 8003058:	414b      	adcs	r3, r1
 800305a:	637b      	str	r3, [r7, #52]	@ 0x34
 800305c:	f04f 0200 	mov.w	r2, #0
 8003060:	f04f 0300 	mov.w	r3, #0
 8003064:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8003068:	4659      	mov	r1, fp
 800306a:	00cb      	lsls	r3, r1, #3
 800306c:	4651      	mov	r1, sl
 800306e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003072:	4651      	mov	r1, sl
 8003074:	00ca      	lsls	r2, r1, #3
 8003076:	4610      	mov	r0, r2
 8003078:	4619      	mov	r1, r3
 800307a:	4603      	mov	r3, r0
 800307c:	4642      	mov	r2, r8
 800307e:	189b      	adds	r3, r3, r2
 8003080:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003084:	464b      	mov	r3, r9
 8003086:	460a      	mov	r2, r1
 8003088:	eb42 0303 	adc.w	r3, r2, r3
 800308c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003090:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003094:	685b      	ldr	r3, [r3, #4]
 8003096:	2200      	movs	r2, #0
 8003098:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800309c:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80030a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80030a4:	460b      	mov	r3, r1
 80030a6:	18db      	adds	r3, r3, r3
 80030a8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80030aa:	4613      	mov	r3, r2
 80030ac:	eb42 0303 	adc.w	r3, r2, r3
 80030b0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80030b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80030b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80030ba:	f7fd f8d9 	bl	8000270 <__aeabi_uldivmod>
 80030be:	4602      	mov	r2, r0
 80030c0:	460b      	mov	r3, r1
 80030c2:	4b0d      	ldr	r3, [pc, #52]	@ (80030f8 <UART_SetConfig+0x2d4>)
 80030c4:	fba3 1302 	umull	r1, r3, r3, r2
 80030c8:	095b      	lsrs	r3, r3, #5
 80030ca:	2164      	movs	r1, #100	@ 0x64
 80030cc:	fb01 f303 	mul.w	r3, r1, r3
 80030d0:	1ad3      	subs	r3, r2, r3
 80030d2:	00db      	lsls	r3, r3, #3
 80030d4:	3332      	adds	r3, #50	@ 0x32
 80030d6:	4a08      	ldr	r2, [pc, #32]	@ (80030f8 <UART_SetConfig+0x2d4>)
 80030d8:	fba2 2303 	umull	r2, r3, r2, r3
 80030dc:	095b      	lsrs	r3, r3, #5
 80030de:	f003 0207 	and.w	r2, r3, #7
 80030e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	4422      	add	r2, r4
 80030ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80030ec:	e106      	b.n	80032fc <UART_SetConfig+0x4d8>
 80030ee:	bf00      	nop
 80030f0:	40011000 	.word	0x40011000
 80030f4:	40011400 	.word	0x40011400
 80030f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80030fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003100:	2200      	movs	r2, #0
 8003102:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003106:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 800310a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800310e:	4642      	mov	r2, r8
 8003110:	464b      	mov	r3, r9
 8003112:	1891      	adds	r1, r2, r2
 8003114:	6239      	str	r1, [r7, #32]
 8003116:	415b      	adcs	r3, r3
 8003118:	627b      	str	r3, [r7, #36]	@ 0x24
 800311a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800311e:	4641      	mov	r1, r8
 8003120:	1854      	adds	r4, r2, r1
 8003122:	4649      	mov	r1, r9
 8003124:	eb43 0501 	adc.w	r5, r3, r1
 8003128:	f04f 0200 	mov.w	r2, #0
 800312c:	f04f 0300 	mov.w	r3, #0
 8003130:	00eb      	lsls	r3, r5, #3
 8003132:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003136:	00e2      	lsls	r2, r4, #3
 8003138:	4614      	mov	r4, r2
 800313a:	461d      	mov	r5, r3
 800313c:	4643      	mov	r3, r8
 800313e:	18e3      	adds	r3, r4, r3
 8003140:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003144:	464b      	mov	r3, r9
 8003146:	eb45 0303 	adc.w	r3, r5, r3
 800314a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800314e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8003152:	685b      	ldr	r3, [r3, #4]
 8003154:	2200      	movs	r2, #0
 8003156:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800315a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800315e:	f04f 0200 	mov.w	r2, #0
 8003162:	f04f 0300 	mov.w	r3, #0
 8003166:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 800316a:	4629      	mov	r1, r5
 800316c:	008b      	lsls	r3, r1, #2
 800316e:	4621      	mov	r1, r4
 8003170:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003174:	4621      	mov	r1, r4
 8003176:	008a      	lsls	r2, r1, #2
 8003178:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 800317c:	f7fd f878 	bl	8000270 <__aeabi_uldivmod>
 8003180:	4602      	mov	r2, r0
 8003182:	460b      	mov	r3, r1
 8003184:	4b60      	ldr	r3, [pc, #384]	@ (8003308 <UART_SetConfig+0x4e4>)
 8003186:	fba3 2302 	umull	r2, r3, r3, r2
 800318a:	095b      	lsrs	r3, r3, #5
 800318c:	011c      	lsls	r4, r3, #4
 800318e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8003192:	2200      	movs	r2, #0
 8003194:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8003198:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 800319c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80031a0:	4642      	mov	r2, r8
 80031a2:	464b      	mov	r3, r9
 80031a4:	1891      	adds	r1, r2, r2
 80031a6:	61b9      	str	r1, [r7, #24]
 80031a8:	415b      	adcs	r3, r3
 80031aa:	61fb      	str	r3, [r7, #28]
 80031ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80031b0:	4641      	mov	r1, r8
 80031b2:	1851      	adds	r1, r2, r1
 80031b4:	6139      	str	r1, [r7, #16]
 80031b6:	4649      	mov	r1, r9
 80031b8:	414b      	adcs	r3, r1
 80031ba:	617b      	str	r3, [r7, #20]
 80031bc:	f04f 0200 	mov.w	r2, #0
 80031c0:	f04f 0300 	mov.w	r3, #0
 80031c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80031c8:	4659      	mov	r1, fp
 80031ca:	00cb      	lsls	r3, r1, #3
 80031cc:	4651      	mov	r1, sl
 80031ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80031d2:	4651      	mov	r1, sl
 80031d4:	00ca      	lsls	r2, r1, #3
 80031d6:	4610      	mov	r0, r2
 80031d8:	4619      	mov	r1, r3
 80031da:	4603      	mov	r3, r0
 80031dc:	4642      	mov	r2, r8
 80031de:	189b      	adds	r3, r3, r2
 80031e0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 80031e4:	464b      	mov	r3, r9
 80031e6:	460a      	mov	r2, r1
 80031e8:	eb42 0303 	adc.w	r3, r2, r3
 80031ec:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 80031f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	2200      	movs	r2, #0
 80031f8:	67bb      	str	r3, [r7, #120]	@ 0x78
 80031fa:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80031fc:	f04f 0200 	mov.w	r2, #0
 8003200:	f04f 0300 	mov.w	r3, #0
 8003204:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8003208:	4649      	mov	r1, r9
 800320a:	008b      	lsls	r3, r1, #2
 800320c:	4641      	mov	r1, r8
 800320e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003212:	4641      	mov	r1, r8
 8003214:	008a      	lsls	r2, r1, #2
 8003216:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 800321a:	f7fd f829 	bl	8000270 <__aeabi_uldivmod>
 800321e:	4602      	mov	r2, r0
 8003220:	460b      	mov	r3, r1
 8003222:	4611      	mov	r1, r2
 8003224:	4b38      	ldr	r3, [pc, #224]	@ (8003308 <UART_SetConfig+0x4e4>)
 8003226:	fba3 2301 	umull	r2, r3, r3, r1
 800322a:	095b      	lsrs	r3, r3, #5
 800322c:	2264      	movs	r2, #100	@ 0x64
 800322e:	fb02 f303 	mul.w	r3, r2, r3
 8003232:	1acb      	subs	r3, r1, r3
 8003234:	011b      	lsls	r3, r3, #4
 8003236:	3332      	adds	r3, #50	@ 0x32
 8003238:	4a33      	ldr	r2, [pc, #204]	@ (8003308 <UART_SetConfig+0x4e4>)
 800323a:	fba2 2303 	umull	r2, r3, r2, r3
 800323e:	095b      	lsrs	r3, r3, #5
 8003240:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8003244:	441c      	add	r4, r3
 8003246:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800324a:	2200      	movs	r2, #0
 800324c:	673b      	str	r3, [r7, #112]	@ 0x70
 800324e:	677a      	str	r2, [r7, #116]	@ 0x74
 8003250:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8003254:	4642      	mov	r2, r8
 8003256:	464b      	mov	r3, r9
 8003258:	1891      	adds	r1, r2, r2
 800325a:	60b9      	str	r1, [r7, #8]
 800325c:	415b      	adcs	r3, r3
 800325e:	60fb      	str	r3, [r7, #12]
 8003260:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003264:	4641      	mov	r1, r8
 8003266:	1851      	adds	r1, r2, r1
 8003268:	6039      	str	r1, [r7, #0]
 800326a:	4649      	mov	r1, r9
 800326c:	414b      	adcs	r3, r1
 800326e:	607b      	str	r3, [r7, #4]
 8003270:	f04f 0200 	mov.w	r2, #0
 8003274:	f04f 0300 	mov.w	r3, #0
 8003278:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800327c:	4659      	mov	r1, fp
 800327e:	00cb      	lsls	r3, r1, #3
 8003280:	4651      	mov	r1, sl
 8003282:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003286:	4651      	mov	r1, sl
 8003288:	00ca      	lsls	r2, r1, #3
 800328a:	4610      	mov	r0, r2
 800328c:	4619      	mov	r1, r3
 800328e:	4603      	mov	r3, r0
 8003290:	4642      	mov	r2, r8
 8003292:	189b      	adds	r3, r3, r2
 8003294:	66bb      	str	r3, [r7, #104]	@ 0x68
 8003296:	464b      	mov	r3, r9
 8003298:	460a      	mov	r2, r1
 800329a:	eb42 0303 	adc.w	r3, r2, r3
 800329e:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80032a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032a4:	685b      	ldr	r3, [r3, #4]
 80032a6:	2200      	movs	r2, #0
 80032a8:	663b      	str	r3, [r7, #96]	@ 0x60
 80032aa:	667a      	str	r2, [r7, #100]	@ 0x64
 80032ac:	f04f 0200 	mov.w	r2, #0
 80032b0:	f04f 0300 	mov.w	r3, #0
 80032b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 80032b8:	4649      	mov	r1, r9
 80032ba:	008b      	lsls	r3, r1, #2
 80032bc:	4641      	mov	r1, r8
 80032be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80032c2:	4641      	mov	r1, r8
 80032c4:	008a      	lsls	r2, r1, #2
 80032c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 80032ca:	f7fc ffd1 	bl	8000270 <__aeabi_uldivmod>
 80032ce:	4602      	mov	r2, r0
 80032d0:	460b      	mov	r3, r1
 80032d2:	4b0d      	ldr	r3, [pc, #52]	@ (8003308 <UART_SetConfig+0x4e4>)
 80032d4:	fba3 1302 	umull	r1, r3, r3, r2
 80032d8:	095b      	lsrs	r3, r3, #5
 80032da:	2164      	movs	r1, #100	@ 0x64
 80032dc:	fb01 f303 	mul.w	r3, r1, r3
 80032e0:	1ad3      	subs	r3, r2, r3
 80032e2:	011b      	lsls	r3, r3, #4
 80032e4:	3332      	adds	r3, #50	@ 0x32
 80032e6:	4a08      	ldr	r2, [pc, #32]	@ (8003308 <UART_SetConfig+0x4e4>)
 80032e8:	fba2 2303 	umull	r2, r3, r2, r3
 80032ec:	095b      	lsrs	r3, r3, #5
 80032ee:	f003 020f 	and.w	r2, r3, #15
 80032f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	4422      	add	r2, r4
 80032fa:	609a      	str	r2, [r3, #8]
}
 80032fc:	bf00      	nop
 80032fe:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8003302:	46bd      	mov	sp, r7
 8003304:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003308:	51eb851f 	.word	0x51eb851f

0800330c <__NVIC_SetPriority>:
{
 800330c:	b480      	push	{r7}
 800330e:	b083      	sub	sp, #12
 8003310:	af00      	add	r7, sp, #0
 8003312:	4603      	mov	r3, r0
 8003314:	6039      	str	r1, [r7, #0]
 8003316:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003318:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800331c:	2b00      	cmp	r3, #0
 800331e:	db0a      	blt.n	8003336 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003320:	683b      	ldr	r3, [r7, #0]
 8003322:	b2da      	uxtb	r2, r3
 8003324:	490c      	ldr	r1, [pc, #48]	@ (8003358 <__NVIC_SetPriority+0x4c>)
 8003326:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800332a:	0112      	lsls	r2, r2, #4
 800332c:	b2d2      	uxtb	r2, r2
 800332e:	440b      	add	r3, r1
 8003330:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8003334:	e00a      	b.n	800334c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003336:	683b      	ldr	r3, [r7, #0]
 8003338:	b2da      	uxtb	r2, r3
 800333a:	4908      	ldr	r1, [pc, #32]	@ (800335c <__NVIC_SetPriority+0x50>)
 800333c:	79fb      	ldrb	r3, [r7, #7]
 800333e:	f003 030f 	and.w	r3, r3, #15
 8003342:	3b04      	subs	r3, #4
 8003344:	0112      	lsls	r2, r2, #4
 8003346:	b2d2      	uxtb	r2, r2
 8003348:	440b      	add	r3, r1
 800334a:	761a      	strb	r2, [r3, #24]
}
 800334c:	bf00      	nop
 800334e:	370c      	adds	r7, #12
 8003350:	46bd      	mov	sp, r7
 8003352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003356:	4770      	bx	lr
 8003358:	e000e100 	.word	0xe000e100
 800335c:	e000ed00 	.word	0xe000ed00

08003360 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8003360:	b580      	push	{r7, lr}
 8003362:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8003364:	4b05      	ldr	r3, [pc, #20]	@ (800337c <SysTick_Handler+0x1c>)
 8003366:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8003368:	f002 f884 	bl	8005474 <xTaskGetSchedulerState>
 800336c:	4603      	mov	r3, r0
 800336e:	2b01      	cmp	r3, #1
 8003370:	d001      	beq.n	8003376 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8003372:	f002 ff79 	bl	8006268 <xPortSysTickHandler>
  }
}
 8003376:	bf00      	nop
 8003378:	bd80      	pop	{r7, pc}
 800337a:	bf00      	nop
 800337c:	e000e010 	.word	0xe000e010

08003380 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8003380:	b580      	push	{r7, lr}
 8003382:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8003384:	2100      	movs	r1, #0
 8003386:	f06f 0004 	mvn.w	r0, #4
 800338a:	f7ff ffbf 	bl	800330c <__NVIC_SetPriority>
#endif
}
 800338e:	bf00      	nop
 8003390:	bd80      	pop	{r7, pc}
	...

08003394 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8003394:	b480      	push	{r7}
 8003396:	b083      	sub	sp, #12
 8003398:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800339a:	f3ef 8305 	mrs	r3, IPSR
 800339e:	603b      	str	r3, [r7, #0]
  return(result);
 80033a0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80033a2:	2b00      	cmp	r3, #0
 80033a4:	d003      	beq.n	80033ae <osKernelInitialize+0x1a>
    stat = osErrorISR;
 80033a6:	f06f 0305 	mvn.w	r3, #5
 80033aa:	607b      	str	r3, [r7, #4]
 80033ac:	e00c      	b.n	80033c8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 80033ae:	4b0a      	ldr	r3, [pc, #40]	@ (80033d8 <osKernelInitialize+0x44>)
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	2b00      	cmp	r3, #0
 80033b4:	d105      	bne.n	80033c2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 80033b6:	4b08      	ldr	r3, [pc, #32]	@ (80033d8 <osKernelInitialize+0x44>)
 80033b8:	2201      	movs	r2, #1
 80033ba:	601a      	str	r2, [r3, #0]
      stat = osOK;
 80033bc:	2300      	movs	r3, #0
 80033be:	607b      	str	r3, [r7, #4]
 80033c0:	e002      	b.n	80033c8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 80033c2:	f04f 33ff 	mov.w	r3, #4294967295
 80033c6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 80033c8:	687b      	ldr	r3, [r7, #4]
}
 80033ca:	4618      	mov	r0, r3
 80033cc:	370c      	adds	r7, #12
 80033ce:	46bd      	mov	sp, r7
 80033d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033d4:	4770      	bx	lr
 80033d6:	bf00      	nop
 80033d8:	20000148 	.word	0x20000148

080033dc <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 80033dc:	b580      	push	{r7, lr}
 80033de:	b082      	sub	sp, #8
 80033e0:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80033e2:	f3ef 8305 	mrs	r3, IPSR
 80033e6:	603b      	str	r3, [r7, #0]
  return(result);
 80033e8:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 80033ea:	2b00      	cmp	r3, #0
 80033ec:	d003      	beq.n	80033f6 <osKernelStart+0x1a>
    stat = osErrorISR;
 80033ee:	f06f 0305 	mvn.w	r3, #5
 80033f2:	607b      	str	r3, [r7, #4]
 80033f4:	e010      	b.n	8003418 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 80033f6:	4b0b      	ldr	r3, [pc, #44]	@ (8003424 <osKernelStart+0x48>)
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	2b01      	cmp	r3, #1
 80033fc:	d109      	bne.n	8003412 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 80033fe:	f7ff ffbf 	bl	8003380 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8003402:	4b08      	ldr	r3, [pc, #32]	@ (8003424 <osKernelStart+0x48>)
 8003404:	2202      	movs	r2, #2
 8003406:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8003408:	f001 fbd0 	bl	8004bac <vTaskStartScheduler>
      stat = osOK;
 800340c:	2300      	movs	r3, #0
 800340e:	607b      	str	r3, [r7, #4]
 8003410:	e002      	b.n	8003418 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8003412:	f04f 33ff 	mov.w	r3, #4294967295
 8003416:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8003418:	687b      	ldr	r3, [r7, #4]
}
 800341a:	4618      	mov	r0, r3
 800341c:	3708      	adds	r7, #8
 800341e:	46bd      	mov	sp, r7
 8003420:	bd80      	pop	{r7, pc}
 8003422:	bf00      	nop
 8003424:	20000148 	.word	0x20000148

08003428 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8003428:	b580      	push	{r7, lr}
 800342a:	b08e      	sub	sp, #56	@ 0x38
 800342c:	af04      	add	r7, sp, #16
 800342e:	60f8      	str	r0, [r7, #12]
 8003430:	60b9      	str	r1, [r7, #8]
 8003432:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8003434:	2300      	movs	r3, #0
 8003436:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8003438:	f3ef 8305 	mrs	r3, IPSR
 800343c:	617b      	str	r3, [r7, #20]
  return(result);
 800343e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8003440:	2b00      	cmp	r3, #0
 8003442:	d17e      	bne.n	8003542 <osThreadNew+0x11a>
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	2b00      	cmp	r3, #0
 8003448:	d07b      	beq.n	8003542 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 800344a:	2380      	movs	r3, #128	@ 0x80
 800344c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 800344e:	2318      	movs	r3, #24
 8003450:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8003452:	2300      	movs	r3, #0
 8003454:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8003456:	f04f 33ff 	mov.w	r3, #4294967295
 800345a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2b00      	cmp	r3, #0
 8003460:	d045      	beq.n	80034ee <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	2b00      	cmp	r3, #0
 8003468:	d002      	beq.n	8003470 <osThreadNew+0x48>
        name = attr->name;
 800346a:	687b      	ldr	r3, [r7, #4]
 800346c:	681b      	ldr	r3, [r3, #0]
 800346e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	699b      	ldr	r3, [r3, #24]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d002      	beq.n	800347e <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	699b      	ldr	r3, [r3, #24]
 800347c:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 800347e:	69fb      	ldr	r3, [r7, #28]
 8003480:	2b00      	cmp	r3, #0
 8003482:	d008      	beq.n	8003496 <osThreadNew+0x6e>
 8003484:	69fb      	ldr	r3, [r7, #28]
 8003486:	2b38      	cmp	r3, #56	@ 0x38
 8003488:	d805      	bhi.n	8003496 <osThreadNew+0x6e>
 800348a:	687b      	ldr	r3, [r7, #4]
 800348c:	685b      	ldr	r3, [r3, #4]
 800348e:	f003 0301 	and.w	r3, r3, #1
 8003492:	2b00      	cmp	r3, #0
 8003494:	d001      	beq.n	800349a <osThreadNew+0x72>
        return (NULL);
 8003496:	2300      	movs	r3, #0
 8003498:	e054      	b.n	8003544 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 800349a:	687b      	ldr	r3, [r7, #4]
 800349c:	695b      	ldr	r3, [r3, #20]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d003      	beq.n	80034aa <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	695b      	ldr	r3, [r3, #20]
 80034a6:	089b      	lsrs	r3, r3, #2
 80034a8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	689b      	ldr	r3, [r3, #8]
 80034ae:	2b00      	cmp	r3, #0
 80034b0:	d00e      	beq.n	80034d0 <osThreadNew+0xa8>
 80034b2:	687b      	ldr	r3, [r7, #4]
 80034b4:	68db      	ldr	r3, [r3, #12]
 80034b6:	2ba7      	cmp	r3, #167	@ 0xa7
 80034b8:	d90a      	bls.n	80034d0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d006      	beq.n	80034d0 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 80034c2:	687b      	ldr	r3, [r7, #4]
 80034c4:	695b      	ldr	r3, [r3, #20]
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d002      	beq.n	80034d0 <osThreadNew+0xa8>
        mem = 1;
 80034ca:	2301      	movs	r3, #1
 80034cc:	61bb      	str	r3, [r7, #24]
 80034ce:	e010      	b.n	80034f2 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 80034d0:	687b      	ldr	r3, [r7, #4]
 80034d2:	689b      	ldr	r3, [r3, #8]
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d10c      	bne.n	80034f2 <osThreadNew+0xca>
 80034d8:	687b      	ldr	r3, [r7, #4]
 80034da:	68db      	ldr	r3, [r3, #12]
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d108      	bne.n	80034f2 <osThreadNew+0xca>
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	691b      	ldr	r3, [r3, #16]
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d104      	bne.n	80034f2 <osThreadNew+0xca>
          mem = 0;
 80034e8:	2300      	movs	r3, #0
 80034ea:	61bb      	str	r3, [r7, #24]
 80034ec:	e001      	b.n	80034f2 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 80034ee:	2300      	movs	r3, #0
 80034f0:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 80034f2:	69bb      	ldr	r3, [r7, #24]
 80034f4:	2b01      	cmp	r3, #1
 80034f6:	d110      	bne.n	800351a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 80034fc:	687a      	ldr	r2, [r7, #4]
 80034fe:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8003500:	9202      	str	r2, [sp, #8]
 8003502:	9301      	str	r3, [sp, #4]
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	9300      	str	r3, [sp, #0]
 8003508:	68bb      	ldr	r3, [r7, #8]
 800350a:	6a3a      	ldr	r2, [r7, #32]
 800350c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800350e:	68f8      	ldr	r0, [r7, #12]
 8003510:	f001 f958 	bl	80047c4 <xTaskCreateStatic>
 8003514:	4603      	mov	r3, r0
 8003516:	613b      	str	r3, [r7, #16]
 8003518:	e013      	b.n	8003542 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 800351a:	69bb      	ldr	r3, [r7, #24]
 800351c:	2b00      	cmp	r3, #0
 800351e:	d110      	bne.n	8003542 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8003520:	6a3b      	ldr	r3, [r7, #32]
 8003522:	b29a      	uxth	r2, r3
 8003524:	f107 0310 	add.w	r3, r7, #16
 8003528:	9301      	str	r3, [sp, #4]
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	9300      	str	r3, [sp, #0]
 800352e:	68bb      	ldr	r3, [r7, #8]
 8003530:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003532:	68f8      	ldr	r0, [r7, #12]
 8003534:	f001 f9a6 	bl	8004884 <xTaskCreate>
 8003538:	4603      	mov	r3, r0
 800353a:	2b01      	cmp	r3, #1
 800353c:	d001      	beq.n	8003542 <osThreadNew+0x11a>
            hTask = NULL;
 800353e:	2300      	movs	r3, #0
 8003540:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8003542:	693b      	ldr	r3, [r7, #16]
}
 8003544:	4618      	mov	r0, r3
 8003546:	3728      	adds	r7, #40	@ 0x28
 8003548:	46bd      	mov	sp, r7
 800354a:	bd80      	pop	{r7, pc}

0800354c <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800354c:	b580      	push	{r7, lr}
 800354e:	b08a      	sub	sp, #40	@ 0x28
 8003550:	af02      	add	r7, sp, #8
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	60b9      	str	r1, [r7, #8]
 8003556:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 8003558:	2300      	movs	r3, #0
 800355a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800355c:	f3ef 8305 	mrs	r3, IPSR
 8003560:	613b      	str	r3, [r7, #16]
  return(result);
 8003562:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8003564:	2b00      	cmp	r3, #0
 8003566:	d175      	bne.n	8003654 <osSemaphoreNew+0x108>
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	2b00      	cmp	r3, #0
 800356c:	d072      	beq.n	8003654 <osSemaphoreNew+0x108>
 800356e:	68ba      	ldr	r2, [r7, #8]
 8003570:	68fb      	ldr	r3, [r7, #12]
 8003572:	429a      	cmp	r2, r3
 8003574:	d86e      	bhi.n	8003654 <osSemaphoreNew+0x108>
    mem = -1;
 8003576:	f04f 33ff 	mov.w	r3, #4294967295
 800357a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	2b00      	cmp	r3, #0
 8003580:	d015      	beq.n	80035ae <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	689b      	ldr	r3, [r3, #8]
 8003586:	2b00      	cmp	r3, #0
 8003588:	d006      	beq.n	8003598 <osSemaphoreNew+0x4c>
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	68db      	ldr	r3, [r3, #12]
 800358e:	2b4f      	cmp	r3, #79	@ 0x4f
 8003590:	d902      	bls.n	8003598 <osSemaphoreNew+0x4c>
        mem = 1;
 8003592:	2301      	movs	r3, #1
 8003594:	61bb      	str	r3, [r7, #24]
 8003596:	e00c      	b.n	80035b2 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	689b      	ldr	r3, [r3, #8]
 800359c:	2b00      	cmp	r3, #0
 800359e:	d108      	bne.n	80035b2 <osSemaphoreNew+0x66>
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	68db      	ldr	r3, [r3, #12]
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d104      	bne.n	80035b2 <osSemaphoreNew+0x66>
          mem = 0;
 80035a8:	2300      	movs	r3, #0
 80035aa:	61bb      	str	r3, [r7, #24]
 80035ac:	e001      	b.n	80035b2 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80035ae:	2300      	movs	r3, #0
 80035b0:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80035b2:	69bb      	ldr	r3, [r7, #24]
 80035b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80035b8:	d04c      	beq.n	8003654 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80035ba:	68fb      	ldr	r3, [r7, #12]
 80035bc:	2b01      	cmp	r3, #1
 80035be:	d128      	bne.n	8003612 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80035c0:	69bb      	ldr	r3, [r7, #24]
 80035c2:	2b01      	cmp	r3, #1
 80035c4:	d10a      	bne.n	80035dc <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	689b      	ldr	r3, [r3, #8]
 80035ca:	2203      	movs	r2, #3
 80035cc:	9200      	str	r2, [sp, #0]
 80035ce:	2200      	movs	r2, #0
 80035d0:	2100      	movs	r1, #0
 80035d2:	2001      	movs	r0, #1
 80035d4:	f000 f996 	bl	8003904 <xQueueGenericCreateStatic>
 80035d8:	61f8      	str	r0, [r7, #28]
 80035da:	e005      	b.n	80035e8 <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80035dc:	2203      	movs	r2, #3
 80035de:	2100      	movs	r1, #0
 80035e0:	2001      	movs	r0, #1
 80035e2:	f000 fa0c 	bl	80039fe <xQueueGenericCreate>
 80035e6:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80035e8:	69fb      	ldr	r3, [r7, #28]
 80035ea:	2b00      	cmp	r3, #0
 80035ec:	d022      	beq.n	8003634 <osSemaphoreNew+0xe8>
 80035ee:	68bb      	ldr	r3, [r7, #8]
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d01f      	beq.n	8003634 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80035f4:	2300      	movs	r3, #0
 80035f6:	2200      	movs	r2, #0
 80035f8:	2100      	movs	r1, #0
 80035fa:	69f8      	ldr	r0, [r7, #28]
 80035fc:	f000 facc 	bl	8003b98 <xQueueGenericSend>
 8003600:	4603      	mov	r3, r0
 8003602:	2b01      	cmp	r3, #1
 8003604:	d016      	beq.n	8003634 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 8003606:	69f8      	ldr	r0, [r7, #28]
 8003608:	f000 ff07 	bl	800441a <vQueueDelete>
            hSemaphore = NULL;
 800360c:	2300      	movs	r3, #0
 800360e:	61fb      	str	r3, [r7, #28]
 8003610:	e010      	b.n	8003634 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8003612:	69bb      	ldr	r3, [r7, #24]
 8003614:	2b01      	cmp	r3, #1
 8003616:	d108      	bne.n	800362a <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	689b      	ldr	r3, [r3, #8]
 800361c:	461a      	mov	r2, r3
 800361e:	68b9      	ldr	r1, [r7, #8]
 8003620:	68f8      	ldr	r0, [r7, #12]
 8003622:	f000 fa4a 	bl	8003aba <xQueueCreateCountingSemaphoreStatic>
 8003626:	61f8      	str	r0, [r7, #28]
 8003628:	e004      	b.n	8003634 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800362a:	68b9      	ldr	r1, [r7, #8]
 800362c:	68f8      	ldr	r0, [r7, #12]
 800362e:	f000 fa7d 	bl	8003b2c <xQueueCreateCountingSemaphore>
 8003632:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8003634:	69fb      	ldr	r3, [r7, #28]
 8003636:	2b00      	cmp	r3, #0
 8003638:	d00c      	beq.n	8003654 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800363a:	687b      	ldr	r3, [r7, #4]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d003      	beq.n	8003648 <osSemaphoreNew+0xfc>
          name = attr->name;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	617b      	str	r3, [r7, #20]
 8003646:	e001      	b.n	800364c <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 8003648:	2300      	movs	r3, #0
 800364a:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800364c:	6979      	ldr	r1, [r7, #20]
 800364e:	69f8      	ldr	r0, [r7, #28]
 8003650:	f001 f830 	bl	80046b4 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8003654:	69fb      	ldr	r3, [r7, #28]
}
 8003656:	4618      	mov	r0, r3
 8003658:	3720      	adds	r7, #32
 800365a:	46bd      	mov	sp, r7
 800365c:	bd80      	pop	{r7, pc}
	...

08003660 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8003660:	b480      	push	{r7}
 8003662:	b085      	sub	sp, #20
 8003664:	af00      	add	r7, sp, #0
 8003666:	60f8      	str	r0, [r7, #12]
 8003668:	60b9      	str	r1, [r7, #8]
 800366a:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 800366c:	68fb      	ldr	r3, [r7, #12]
 800366e:	4a07      	ldr	r2, [pc, #28]	@ (800368c <vApplicationGetIdleTaskMemory+0x2c>)
 8003670:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8003672:	68bb      	ldr	r3, [r7, #8]
 8003674:	4a06      	ldr	r2, [pc, #24]	@ (8003690 <vApplicationGetIdleTaskMemory+0x30>)
 8003676:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2280      	movs	r2, #128	@ 0x80
 800367c:	601a      	str	r2, [r3, #0]
}
 800367e:	bf00      	nop
 8003680:	3714      	adds	r7, #20
 8003682:	46bd      	mov	sp, r7
 8003684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003688:	4770      	bx	lr
 800368a:	bf00      	nop
 800368c:	2000014c 	.word	0x2000014c
 8003690:	200001f4 	.word	0x200001f4

08003694 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8003694:	b480      	push	{r7}
 8003696:	b085      	sub	sp, #20
 8003698:	af00      	add	r7, sp, #0
 800369a:	60f8      	str	r0, [r7, #12]
 800369c:	60b9      	str	r1, [r7, #8]
 800369e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 80036a0:	68fb      	ldr	r3, [r7, #12]
 80036a2:	4a07      	ldr	r2, [pc, #28]	@ (80036c0 <vApplicationGetTimerTaskMemory+0x2c>)
 80036a4:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	4a06      	ldr	r2, [pc, #24]	@ (80036c4 <vApplicationGetTimerTaskMemory+0x30>)
 80036aa:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80036b2:	601a      	str	r2, [r3, #0]
}
 80036b4:	bf00      	nop
 80036b6:	3714      	adds	r7, #20
 80036b8:	46bd      	mov	sp, r7
 80036ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036be:	4770      	bx	lr
 80036c0:	200003f4 	.word	0x200003f4
 80036c4:	2000049c 	.word	0x2000049c

080036c8 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 80036c8:	b480      	push	{r7}
 80036ca:	b083      	sub	sp, #12
 80036cc:	af00      	add	r7, sp, #0
 80036ce:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036d0:	687b      	ldr	r3, [r7, #4]
 80036d2:	f103 0208 	add.w	r2, r3, #8
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	f04f 32ff 	mov.w	r2, #4294967295
 80036e0:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	f103 0208 	add.w	r2, r3, #8
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	f103 0208 	add.w	r2, r3, #8
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2200      	movs	r2, #0
 80036fa:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 80036fc:	bf00      	nop
 80036fe:	370c      	adds	r7, #12
 8003700:	46bd      	mov	sp, r7
 8003702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003706:	4770      	bx	lr

08003708 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8003708:	b480      	push	{r7}
 800370a:	b083      	sub	sp, #12
 800370c:	af00      	add	r7, sp, #0
 800370e:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8003716:	bf00      	nop
 8003718:	370c      	adds	r7, #12
 800371a:	46bd      	mov	sp, r7
 800371c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003720:	4770      	bx	lr

08003722 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8003722:	b480      	push	{r7}
 8003724:	b085      	sub	sp, #20
 8003726:	af00      	add	r7, sp, #0
 8003728:	6078      	str	r0, [r7, #4]
 800372a:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	685b      	ldr	r3, [r3, #4]
 8003730:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8003732:	683b      	ldr	r3, [r7, #0]
 8003734:	68fa      	ldr	r2, [r7, #12]
 8003736:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8003738:	68fb      	ldr	r3, [r7, #12]
 800373a:	689a      	ldr	r2, [r3, #8]
 800373c:	683b      	ldr	r3, [r7, #0]
 800373e:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8003740:	68fb      	ldr	r3, [r7, #12]
 8003742:	689b      	ldr	r3, [r3, #8]
 8003744:	683a      	ldr	r2, [r7, #0]
 8003746:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8003748:	68fb      	ldr	r3, [r7, #12]
 800374a:	683a      	ldr	r2, [r7, #0]
 800374c:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 800374e:	683b      	ldr	r3, [r7, #0]
 8003750:	687a      	ldr	r2, [r7, #4]
 8003752:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	1c5a      	adds	r2, r3, #1
 800375a:	687b      	ldr	r3, [r7, #4]
 800375c:	601a      	str	r2, [r3, #0]
}
 800375e:	bf00      	nop
 8003760:	3714      	adds	r7, #20
 8003762:	46bd      	mov	sp, r7
 8003764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003768:	4770      	bx	lr

0800376a <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 800376a:	b480      	push	{r7}
 800376c:	b085      	sub	sp, #20
 800376e:	af00      	add	r7, sp, #0
 8003770:	6078      	str	r0, [r7, #4]
 8003772:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8003774:	683b      	ldr	r3, [r7, #0]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 800377a:	68bb      	ldr	r3, [r7, #8]
 800377c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003780:	d103      	bne.n	800378a <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	691b      	ldr	r3, [r3, #16]
 8003786:	60fb      	str	r3, [r7, #12]
 8003788:	e00c      	b.n	80037a4 <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	3308      	adds	r3, #8
 800378e:	60fb      	str	r3, [r7, #12]
 8003790:	e002      	b.n	8003798 <vListInsert+0x2e>
 8003792:	68fb      	ldr	r3, [r7, #12]
 8003794:	685b      	ldr	r3, [r3, #4]
 8003796:	60fb      	str	r3, [r7, #12]
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	685b      	ldr	r3, [r3, #4]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	68ba      	ldr	r2, [r7, #8]
 80037a0:	429a      	cmp	r2, r3
 80037a2:	d2f6      	bcs.n	8003792 <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 80037a4:	68fb      	ldr	r3, [r7, #12]
 80037a6:	685a      	ldr	r2, [r3, #4]
 80037a8:	683b      	ldr	r3, [r7, #0]
 80037aa:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 80037ac:	683b      	ldr	r3, [r7, #0]
 80037ae:	685b      	ldr	r3, [r3, #4]
 80037b0:	683a      	ldr	r2, [r7, #0]
 80037b2:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 80037b4:	683b      	ldr	r3, [r7, #0]
 80037b6:	68fa      	ldr	r2, [r7, #12]
 80037b8:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	683a      	ldr	r2, [r7, #0]
 80037be:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 80037c0:	683b      	ldr	r3, [r7, #0]
 80037c2:	687a      	ldr	r2, [r7, #4]
 80037c4:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	1c5a      	adds	r2, r3, #1
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	601a      	str	r2, [r3, #0]
}
 80037d0:	bf00      	nop
 80037d2:	3714      	adds	r7, #20
 80037d4:	46bd      	mov	sp, r7
 80037d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037da:	4770      	bx	lr

080037dc <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 80037dc:	b480      	push	{r7}
 80037de:	b085      	sub	sp, #20
 80037e0:	af00      	add	r7, sp, #0
 80037e2:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	691b      	ldr	r3, [r3, #16]
 80037e8:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	685b      	ldr	r3, [r3, #4]
 80037ee:	687a      	ldr	r2, [r7, #4]
 80037f0:	6892      	ldr	r2, [r2, #8]
 80037f2:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	689b      	ldr	r3, [r3, #8]
 80037f8:	687a      	ldr	r2, [r7, #4]
 80037fa:	6852      	ldr	r2, [r2, #4]
 80037fc:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	685b      	ldr	r3, [r3, #4]
 8003802:	687a      	ldr	r2, [r7, #4]
 8003804:	429a      	cmp	r2, r3
 8003806:	d103      	bne.n	8003810 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	689a      	ldr	r2, [r3, #8]
 800380c:	68fb      	ldr	r3, [r7, #12]
 800380e:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2200      	movs	r2, #0
 8003814:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8003816:	68fb      	ldr	r3, [r7, #12]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	1e5a      	subs	r2, r3, #1
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	681b      	ldr	r3, [r3, #0]
}
 8003824:	4618      	mov	r0, r3
 8003826:	3714      	adds	r7, #20
 8003828:	46bd      	mov	sp, r7
 800382a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800382e:	4770      	bx	lr

08003830 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8003830:	b580      	push	{r7, lr}
 8003832:	b084      	sub	sp, #16
 8003834:	af00      	add	r7, sp, #0
 8003836:	6078      	str	r0, [r7, #4]
 8003838:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	2b00      	cmp	r3, #0
 8003842:	d10b      	bne.n	800385c <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8003844:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003848:	f383 8811 	msr	BASEPRI, r3
 800384c:	f3bf 8f6f 	isb	sy
 8003850:	f3bf 8f4f 	dsb	sy
 8003854:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8003856:	bf00      	nop
 8003858:	bf00      	nop
 800385a:	e7fd      	b.n	8003858 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 800385c:	f002 fc74 	bl	8006148 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681a      	ldr	r2, [r3, #0]
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003868:	68f9      	ldr	r1, [r7, #12]
 800386a:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 800386c:	fb01 f303 	mul.w	r3, r1, r3
 8003870:	441a      	add	r2, r3
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	2200      	movs	r2, #0
 800387a:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	681a      	ldr	r2, [r3, #0]
 8003880:	68fb      	ldr	r3, [r7, #12]
 8003882:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681a      	ldr	r2, [r3, #0]
 8003888:	68fb      	ldr	r3, [r7, #12]
 800388a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800388c:	3b01      	subs	r3, #1
 800388e:	68f9      	ldr	r1, [r7, #12]
 8003890:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8003892:	fb01 f303 	mul.w	r3, r1, r3
 8003896:	441a      	add	r2, r3
 8003898:	68fb      	ldr	r3, [r7, #12]
 800389a:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	22ff      	movs	r2, #255	@ 0xff
 80038a0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 80038a4:	68fb      	ldr	r3, [r7, #12]
 80038a6:	22ff      	movs	r2, #255	@ 0xff
 80038a8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 80038ac:	683b      	ldr	r3, [r7, #0]
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d114      	bne.n	80038dc <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	691b      	ldr	r3, [r3, #16]
 80038b6:	2b00      	cmp	r3, #0
 80038b8:	d01a      	beq.n	80038f0 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80038ba:	68fb      	ldr	r3, [r7, #12]
 80038bc:	3310      	adds	r3, #16
 80038be:	4618      	mov	r0, r3
 80038c0:	f001 fc12 	bl	80050e8 <xTaskRemoveFromEventList>
 80038c4:	4603      	mov	r3, r0
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d012      	beq.n	80038f0 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80038ca:	4b0d      	ldr	r3, [pc, #52]	@ (8003900 <xQueueGenericReset+0xd0>)
 80038cc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80038d0:	601a      	str	r2, [r3, #0]
 80038d2:	f3bf 8f4f 	dsb	sy
 80038d6:	f3bf 8f6f 	isb	sy
 80038da:	e009      	b.n	80038f0 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	3310      	adds	r3, #16
 80038e0:	4618      	mov	r0, r3
 80038e2:	f7ff fef1 	bl	80036c8 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80038e6:	68fb      	ldr	r3, [r7, #12]
 80038e8:	3324      	adds	r3, #36	@ 0x24
 80038ea:	4618      	mov	r0, r3
 80038ec:	f7ff feec 	bl	80036c8 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80038f0:	f002 fc5c 	bl	80061ac <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80038f4:	2301      	movs	r3, #1
}
 80038f6:	4618      	mov	r0, r3
 80038f8:	3710      	adds	r7, #16
 80038fa:	46bd      	mov	sp, r7
 80038fc:	bd80      	pop	{r7, pc}
 80038fe:	bf00      	nop
 8003900:	e000ed04 	.word	0xe000ed04

08003904 <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8003904:	b580      	push	{r7, lr}
 8003906:	b08e      	sub	sp, #56	@ 0x38
 8003908:	af02      	add	r7, sp, #8
 800390a:	60f8      	str	r0, [r7, #12]
 800390c:	60b9      	str	r1, [r7, #8]
 800390e:	607a      	str	r2, [r7, #4]
 8003910:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003912:	68fb      	ldr	r3, [r7, #12]
 8003914:	2b00      	cmp	r3, #0
 8003916:	d10b      	bne.n	8003930 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8003918:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800391c:	f383 8811 	msr	BASEPRI, r3
 8003920:	f3bf 8f6f 	isb	sy
 8003924:	f3bf 8f4f 	dsb	sy
 8003928:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800392a:	bf00      	nop
 800392c:	bf00      	nop
 800392e:	e7fd      	b.n	800392c <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d10b      	bne.n	800394e <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8003936:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800393a:	f383 8811 	msr	BASEPRI, r3
 800393e:	f3bf 8f6f 	isb	sy
 8003942:	f3bf 8f4f 	dsb	sy
 8003946:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003948:	bf00      	nop
 800394a:	bf00      	nop
 800394c:	e7fd      	b.n	800394a <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d002      	beq.n	800395a <xQueueGenericCreateStatic+0x56>
 8003954:	68bb      	ldr	r3, [r7, #8]
 8003956:	2b00      	cmp	r3, #0
 8003958:	d001      	beq.n	800395e <xQueueGenericCreateStatic+0x5a>
 800395a:	2301      	movs	r3, #1
 800395c:	e000      	b.n	8003960 <xQueueGenericCreateStatic+0x5c>
 800395e:	2300      	movs	r3, #0
 8003960:	2b00      	cmp	r3, #0
 8003962:	d10b      	bne.n	800397c <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8003964:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003968:	f383 8811 	msr	BASEPRI, r3
 800396c:	f3bf 8f6f 	isb	sy
 8003970:	f3bf 8f4f 	dsb	sy
 8003974:	623b      	str	r3, [r7, #32]
}
 8003976:	bf00      	nop
 8003978:	bf00      	nop
 800397a:	e7fd      	b.n	8003978 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d102      	bne.n	8003988 <xQueueGenericCreateStatic+0x84>
 8003982:	68bb      	ldr	r3, [r7, #8]
 8003984:	2b00      	cmp	r3, #0
 8003986:	d101      	bne.n	800398c <xQueueGenericCreateStatic+0x88>
 8003988:	2301      	movs	r3, #1
 800398a:	e000      	b.n	800398e <xQueueGenericCreateStatic+0x8a>
 800398c:	2300      	movs	r3, #0
 800398e:	2b00      	cmp	r3, #0
 8003990:	d10b      	bne.n	80039aa <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8003992:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003996:	f383 8811 	msr	BASEPRI, r3
 800399a:	f3bf 8f6f 	isb	sy
 800399e:	f3bf 8f4f 	dsb	sy
 80039a2:	61fb      	str	r3, [r7, #28]
}
 80039a4:	bf00      	nop
 80039a6:	bf00      	nop
 80039a8:	e7fd      	b.n	80039a6 <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 80039aa:	2350      	movs	r3, #80	@ 0x50
 80039ac:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 80039ae:	697b      	ldr	r3, [r7, #20]
 80039b0:	2b50      	cmp	r3, #80	@ 0x50
 80039b2:	d00b      	beq.n	80039cc <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 80039b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80039b8:	f383 8811 	msr	BASEPRI, r3
 80039bc:	f3bf 8f6f 	isb	sy
 80039c0:	f3bf 8f4f 	dsb	sy
 80039c4:	61bb      	str	r3, [r7, #24]
}
 80039c6:	bf00      	nop
 80039c8:	bf00      	nop
 80039ca:	e7fd      	b.n	80039c8 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80039cc:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80039ce:	683b      	ldr	r3, [r7, #0]
 80039d0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80039d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039d4:	2b00      	cmp	r3, #0
 80039d6:	d00d      	beq.n	80039f4 <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80039d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039da:	2201      	movs	r2, #1
 80039dc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80039e0:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80039e4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80039e6:	9300      	str	r3, [sp, #0]
 80039e8:	4613      	mov	r3, r2
 80039ea:	687a      	ldr	r2, [r7, #4]
 80039ec:	68b9      	ldr	r1, [r7, #8]
 80039ee:	68f8      	ldr	r0, [r7, #12]
 80039f0:	f000 f840 	bl	8003a74 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80039f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80039f6:	4618      	mov	r0, r3
 80039f8:	3730      	adds	r7, #48	@ 0x30
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bd80      	pop	{r7, pc}

080039fe <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 80039fe:	b580      	push	{r7, lr}
 8003a00:	b08a      	sub	sp, #40	@ 0x28
 8003a02:	af02      	add	r7, sp, #8
 8003a04:	60f8      	str	r0, [r7, #12]
 8003a06:	60b9      	str	r1, [r7, #8]
 8003a08:	4613      	mov	r3, r2
 8003a0a:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8003a0c:	68fb      	ldr	r3, [r7, #12]
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d10b      	bne.n	8003a2a <xQueueGenericCreate+0x2c>
	__asm volatile
 8003a12:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003a16:	f383 8811 	msr	BASEPRI, r3
 8003a1a:	f3bf 8f6f 	isb	sy
 8003a1e:	f3bf 8f4f 	dsb	sy
 8003a22:	613b      	str	r3, [r7, #16]
}
 8003a24:	bf00      	nop
 8003a26:	bf00      	nop
 8003a28:	e7fd      	b.n	8003a26 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	68ba      	ldr	r2, [r7, #8]
 8003a2e:	fb02 f303 	mul.w	r3, r2, r3
 8003a32:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8003a34:	69fb      	ldr	r3, [r7, #28]
 8003a36:	3350      	adds	r3, #80	@ 0x50
 8003a38:	4618      	mov	r0, r3
 8003a3a:	f002 fca7 	bl	800638c <pvPortMalloc>
 8003a3e:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 8003a40:	69bb      	ldr	r3, [r7, #24]
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d011      	beq.n	8003a6a <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 8003a46:	69bb      	ldr	r3, [r7, #24]
 8003a48:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	3350      	adds	r3, #80	@ 0x50
 8003a4e:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 8003a50:	69bb      	ldr	r3, [r7, #24]
 8003a52:	2200      	movs	r2, #0
 8003a54:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8003a58:	79fa      	ldrb	r2, [r7, #7]
 8003a5a:	69bb      	ldr	r3, [r7, #24]
 8003a5c:	9300      	str	r3, [sp, #0]
 8003a5e:	4613      	mov	r3, r2
 8003a60:	697a      	ldr	r2, [r7, #20]
 8003a62:	68b9      	ldr	r1, [r7, #8]
 8003a64:	68f8      	ldr	r0, [r7, #12]
 8003a66:	f000 f805 	bl	8003a74 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 8003a6a:	69bb      	ldr	r3, [r7, #24]
	}
 8003a6c:	4618      	mov	r0, r3
 8003a6e:	3720      	adds	r7, #32
 8003a70:	46bd      	mov	sp, r7
 8003a72:	bd80      	pop	{r7, pc}

08003a74 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 8003a74:	b580      	push	{r7, lr}
 8003a76:	b084      	sub	sp, #16
 8003a78:	af00      	add	r7, sp, #0
 8003a7a:	60f8      	str	r0, [r7, #12]
 8003a7c:	60b9      	str	r1, [r7, #8]
 8003a7e:	607a      	str	r2, [r7, #4]
 8003a80:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 8003a82:	68bb      	ldr	r3, [r7, #8]
 8003a84:	2b00      	cmp	r3, #0
 8003a86:	d103      	bne.n	8003a90 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 8003a88:	69bb      	ldr	r3, [r7, #24]
 8003a8a:	69ba      	ldr	r2, [r7, #24]
 8003a8c:	601a      	str	r2, [r3, #0]
 8003a8e:	e002      	b.n	8003a96 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8003a90:	69bb      	ldr	r3, [r7, #24]
 8003a92:	687a      	ldr	r2, [r7, #4]
 8003a94:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8003a96:	69bb      	ldr	r3, [r7, #24]
 8003a98:	68fa      	ldr	r2, [r7, #12]
 8003a9a:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8003a9c:	69bb      	ldr	r3, [r7, #24]
 8003a9e:	68ba      	ldr	r2, [r7, #8]
 8003aa0:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8003aa2:	2101      	movs	r1, #1
 8003aa4:	69b8      	ldr	r0, [r7, #24]
 8003aa6:	f7ff fec3 	bl	8003830 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8003aaa:	69bb      	ldr	r3, [r7, #24]
 8003aac:	78fa      	ldrb	r2, [r7, #3]
 8003aae:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8003ab2:	bf00      	nop
 8003ab4:	3710      	adds	r7, #16
 8003ab6:	46bd      	mov	sp, r7
 8003ab8:	bd80      	pop	{r7, pc}

08003aba <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8003aba:	b580      	push	{r7, lr}
 8003abc:	b08a      	sub	sp, #40	@ 0x28
 8003abe:	af02      	add	r7, sp, #8
 8003ac0:	60f8      	str	r0, [r7, #12]
 8003ac2:	60b9      	str	r1, [r7, #8]
 8003ac4:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	2b00      	cmp	r3, #0
 8003aca:	d10b      	bne.n	8003ae4 <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 8003acc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ad0:	f383 8811 	msr	BASEPRI, r3
 8003ad4:	f3bf 8f6f 	isb	sy
 8003ad8:	f3bf 8f4f 	dsb	sy
 8003adc:	61bb      	str	r3, [r7, #24]
}
 8003ade:	bf00      	nop
 8003ae0:	bf00      	nop
 8003ae2:	e7fd      	b.n	8003ae0 <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 8003ae4:	68ba      	ldr	r2, [r7, #8]
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	429a      	cmp	r2, r3
 8003aea:	d90b      	bls.n	8003b04 <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 8003aec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003af0:	f383 8811 	msr	BASEPRI, r3
 8003af4:	f3bf 8f6f 	isb	sy
 8003af8:	f3bf 8f4f 	dsb	sy
 8003afc:	617b      	str	r3, [r7, #20]
}
 8003afe:	bf00      	nop
 8003b00:	bf00      	nop
 8003b02:	e7fd      	b.n	8003b00 <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8003b04:	2302      	movs	r3, #2
 8003b06:	9300      	str	r3, [sp, #0]
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	2200      	movs	r2, #0
 8003b0c:	2100      	movs	r1, #0
 8003b0e:	68f8      	ldr	r0, [r7, #12]
 8003b10:	f7ff fef8 	bl	8003904 <xQueueGenericCreateStatic>
 8003b14:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 8003b16:	69fb      	ldr	r3, [r7, #28]
 8003b18:	2b00      	cmp	r3, #0
 8003b1a:	d002      	beq.n	8003b22 <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8003b1c:	69fb      	ldr	r3, [r7, #28]
 8003b1e:	68ba      	ldr	r2, [r7, #8]
 8003b20:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8003b22:	69fb      	ldr	r3, [r7, #28]
	}
 8003b24:	4618      	mov	r0, r3
 8003b26:	3720      	adds	r7, #32
 8003b28:	46bd      	mov	sp, r7
 8003b2a:	bd80      	pop	{r7, pc}

08003b2c <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8003b2c:	b580      	push	{r7, lr}
 8003b2e:	b086      	sub	sp, #24
 8003b30:	af00      	add	r7, sp, #0
 8003b32:	6078      	str	r0, [r7, #4]
 8003b34:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	2b00      	cmp	r3, #0
 8003b3a:	d10b      	bne.n	8003b54 <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8003b3c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b40:	f383 8811 	msr	BASEPRI, r3
 8003b44:	f3bf 8f6f 	isb	sy
 8003b48:	f3bf 8f4f 	dsb	sy
 8003b4c:	613b      	str	r3, [r7, #16]
}
 8003b4e:	bf00      	nop
 8003b50:	bf00      	nop
 8003b52:	e7fd      	b.n	8003b50 <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 8003b54:	683a      	ldr	r2, [r7, #0]
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	429a      	cmp	r2, r3
 8003b5a:	d90b      	bls.n	8003b74 <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8003b5c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003b60:	f383 8811 	msr	BASEPRI, r3
 8003b64:	f3bf 8f6f 	isb	sy
 8003b68:	f3bf 8f4f 	dsb	sy
 8003b6c:	60fb      	str	r3, [r7, #12]
}
 8003b6e:	bf00      	nop
 8003b70:	bf00      	nop
 8003b72:	e7fd      	b.n	8003b70 <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 8003b74:	2202      	movs	r2, #2
 8003b76:	2100      	movs	r1, #0
 8003b78:	6878      	ldr	r0, [r7, #4]
 8003b7a:	f7ff ff40 	bl	80039fe <xQueueGenericCreate>
 8003b7e:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 8003b80:	697b      	ldr	r3, [r7, #20]
 8003b82:	2b00      	cmp	r3, #0
 8003b84:	d002      	beq.n	8003b8c <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8003b86:	697b      	ldr	r3, [r7, #20]
 8003b88:	683a      	ldr	r2, [r7, #0]
 8003b8a:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8003b8c:	697b      	ldr	r3, [r7, #20]
	}
 8003b8e:	4618      	mov	r0, r3
 8003b90:	3718      	adds	r7, #24
 8003b92:	46bd      	mov	sp, r7
 8003b94:	bd80      	pop	{r7, pc}
	...

08003b98 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8003b98:	b580      	push	{r7, lr}
 8003b9a:	b08e      	sub	sp, #56	@ 0x38
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	60f8      	str	r0, [r7, #12]
 8003ba0:	60b9      	str	r1, [r7, #8]
 8003ba2:	607a      	str	r2, [r7, #4]
 8003ba4:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 8003ba6:	2300      	movs	r3, #0
 8003ba8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8003bae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bb0:	2b00      	cmp	r3, #0
 8003bb2:	d10b      	bne.n	8003bcc <xQueueGenericSend+0x34>
	__asm volatile
 8003bb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003bb8:	f383 8811 	msr	BASEPRI, r3
 8003bbc:	f3bf 8f6f 	isb	sy
 8003bc0:	f3bf 8f4f 	dsb	sy
 8003bc4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003bc6:	bf00      	nop
 8003bc8:	bf00      	nop
 8003bca:	e7fd      	b.n	8003bc8 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003bcc:	68bb      	ldr	r3, [r7, #8]
 8003bce:	2b00      	cmp	r3, #0
 8003bd0:	d103      	bne.n	8003bda <xQueueGenericSend+0x42>
 8003bd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003bd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003bd6:	2b00      	cmp	r3, #0
 8003bd8:	d101      	bne.n	8003bde <xQueueGenericSend+0x46>
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e000      	b.n	8003be0 <xQueueGenericSend+0x48>
 8003bde:	2300      	movs	r3, #0
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d10b      	bne.n	8003bfc <xQueueGenericSend+0x64>
	__asm volatile
 8003be4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003be8:	f383 8811 	msr	BASEPRI, r3
 8003bec:	f3bf 8f6f 	isb	sy
 8003bf0:	f3bf 8f4f 	dsb	sy
 8003bf4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003bf6:	bf00      	nop
 8003bf8:	bf00      	nop
 8003bfa:	e7fd      	b.n	8003bf8 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003bfc:	683b      	ldr	r3, [r7, #0]
 8003bfe:	2b02      	cmp	r3, #2
 8003c00:	d103      	bne.n	8003c0a <xQueueGenericSend+0x72>
 8003c02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c06:	2b01      	cmp	r3, #1
 8003c08:	d101      	bne.n	8003c0e <xQueueGenericSend+0x76>
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	e000      	b.n	8003c10 <xQueueGenericSend+0x78>
 8003c0e:	2300      	movs	r3, #0
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	d10b      	bne.n	8003c2c <xQueueGenericSend+0x94>
	__asm volatile
 8003c14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c18:	f383 8811 	msr	BASEPRI, r3
 8003c1c:	f3bf 8f6f 	isb	sy
 8003c20:	f3bf 8f4f 	dsb	sy
 8003c24:	623b      	str	r3, [r7, #32]
}
 8003c26:	bf00      	nop
 8003c28:	bf00      	nop
 8003c2a:	e7fd      	b.n	8003c28 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8003c2c:	f001 fc22 	bl	8005474 <xTaskGetSchedulerState>
 8003c30:	4603      	mov	r3, r0
 8003c32:	2b00      	cmp	r3, #0
 8003c34:	d102      	bne.n	8003c3c <xQueueGenericSend+0xa4>
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	2b00      	cmp	r3, #0
 8003c3a:	d101      	bne.n	8003c40 <xQueueGenericSend+0xa8>
 8003c3c:	2301      	movs	r3, #1
 8003c3e:	e000      	b.n	8003c42 <xQueueGenericSend+0xaa>
 8003c40:	2300      	movs	r3, #0
 8003c42:	2b00      	cmp	r3, #0
 8003c44:	d10b      	bne.n	8003c5e <xQueueGenericSend+0xc6>
	__asm volatile
 8003c46:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003c4a:	f383 8811 	msr	BASEPRI, r3
 8003c4e:	f3bf 8f6f 	isb	sy
 8003c52:	f3bf 8f4f 	dsb	sy
 8003c56:	61fb      	str	r3, [r7, #28]
}
 8003c58:	bf00      	nop
 8003c5a:	bf00      	nop
 8003c5c:	e7fd      	b.n	8003c5a <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8003c5e:	f002 fa73 	bl	8006148 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c64:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003c66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c68:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003c6a:	429a      	cmp	r2, r3
 8003c6c:	d302      	bcc.n	8003c74 <xQueueGenericSend+0xdc>
 8003c6e:	683b      	ldr	r3, [r7, #0]
 8003c70:	2b02      	cmp	r3, #2
 8003c72:	d129      	bne.n	8003cc8 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003c74:	683a      	ldr	r2, [r7, #0]
 8003c76:	68b9      	ldr	r1, [r7, #8]
 8003c78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003c7a:	f000 fc0a 	bl	8004492 <prvCopyDataToQueue>
 8003c7e:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003c80:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c84:	2b00      	cmp	r3, #0
 8003c86:	d010      	beq.n	8003caa <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003c88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003c8a:	3324      	adds	r3, #36	@ 0x24
 8003c8c:	4618      	mov	r0, r3
 8003c8e:	f001 fa2b 	bl	80050e8 <xTaskRemoveFromEventList>
 8003c92:	4603      	mov	r3, r0
 8003c94:	2b00      	cmp	r3, #0
 8003c96:	d013      	beq.n	8003cc0 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8003c98:	4b3f      	ldr	r3, [pc, #252]	@ (8003d98 <xQueueGenericSend+0x200>)
 8003c9a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003c9e:	601a      	str	r2, [r3, #0]
 8003ca0:	f3bf 8f4f 	dsb	sy
 8003ca4:	f3bf 8f6f 	isb	sy
 8003ca8:	e00a      	b.n	8003cc0 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8003caa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003cac:	2b00      	cmp	r3, #0
 8003cae:	d007      	beq.n	8003cc0 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8003cb0:	4b39      	ldr	r3, [pc, #228]	@ (8003d98 <xQueueGenericSend+0x200>)
 8003cb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003cb6:	601a      	str	r2, [r3, #0]
 8003cb8:	f3bf 8f4f 	dsb	sy
 8003cbc:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8003cc0:	f002 fa74 	bl	80061ac <vPortExitCritical>
				return pdPASS;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e063      	b.n	8003d90 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d103      	bne.n	8003cd6 <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8003cce:	f002 fa6d 	bl	80061ac <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8003cd2:	2300      	movs	r3, #0
 8003cd4:	e05c      	b.n	8003d90 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 8003cd6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003cd8:	2b00      	cmp	r3, #0
 8003cda:	d106      	bne.n	8003cea <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8003cdc:	f107 0314 	add.w	r3, r7, #20
 8003ce0:	4618      	mov	r0, r3
 8003ce2:	f001 fa65 	bl	80051b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8003ce6:	2301      	movs	r3, #1
 8003ce8:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8003cea:	f002 fa5f 	bl	80061ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8003cee:	f000 ffcd 	bl	8004c8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8003cf2:	f002 fa29 	bl	8006148 <vPortEnterCritical>
 8003cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003cf8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8003cfc:	b25b      	sxtb	r3, r3
 8003cfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d02:	d103      	bne.n	8003d0c <xQueueGenericSend+0x174>
 8003d04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d06:	2200      	movs	r2, #0
 8003d08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8003d0c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d0e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003d12:	b25b      	sxtb	r3, r3
 8003d14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d18:	d103      	bne.n	8003d22 <xQueueGenericSend+0x18a>
 8003d1a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d1c:	2200      	movs	r2, #0
 8003d1e:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8003d22:	f002 fa43 	bl	80061ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8003d26:	1d3a      	adds	r2, r7, #4
 8003d28:	f107 0314 	add.w	r3, r7, #20
 8003d2c:	4611      	mov	r1, r2
 8003d2e:	4618      	mov	r0, r3
 8003d30:	f001 fa54 	bl	80051dc <xTaskCheckForTimeOut>
 8003d34:	4603      	mov	r3, r0
 8003d36:	2b00      	cmp	r3, #0
 8003d38:	d124      	bne.n	8003d84 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8003d3a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d3c:	f000 fca1 	bl	8004682 <prvIsQueueFull>
 8003d40:	4603      	mov	r3, r0
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d018      	beq.n	8003d78 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 8003d46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003d48:	3310      	adds	r3, #16
 8003d4a:	687a      	ldr	r2, [r7, #4]
 8003d4c:	4611      	mov	r1, r2
 8003d4e:	4618      	mov	r0, r3
 8003d50:	f001 f978 	bl	8005044 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 8003d54:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d56:	f000 fc2c 	bl	80045b2 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8003d5a:	f000 ffa5 	bl	8004ca8 <xTaskResumeAll>
 8003d5e:	4603      	mov	r3, r0
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	f47f af7c 	bne.w	8003c5e <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 8003d66:	4b0c      	ldr	r3, [pc, #48]	@ (8003d98 <xQueueGenericSend+0x200>)
 8003d68:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8003d6c:	601a      	str	r2, [r3, #0]
 8003d6e:	f3bf 8f4f 	dsb	sy
 8003d72:	f3bf 8f6f 	isb	sy
 8003d76:	e772      	b.n	8003c5e <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8003d78:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d7a:	f000 fc1a 	bl	80045b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8003d7e:	f000 ff93 	bl	8004ca8 <xTaskResumeAll>
 8003d82:	e76c      	b.n	8003c5e <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8003d84:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003d86:	f000 fc14 	bl	80045b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8003d8a:	f000 ff8d 	bl	8004ca8 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8003d8e:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8003d90:	4618      	mov	r0, r3
 8003d92:	3738      	adds	r7, #56	@ 0x38
 8003d94:	46bd      	mov	sp, r7
 8003d96:	bd80      	pop	{r7, pc}
 8003d98:	e000ed04 	.word	0xe000ed04

08003d9c <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8003d9c:	b580      	push	{r7, lr}
 8003d9e:	b090      	sub	sp, #64	@ 0x40
 8003da0:	af00      	add	r7, sp, #0
 8003da2:	60f8      	str	r0, [r7, #12]
 8003da4:	60b9      	str	r1, [r7, #8]
 8003da6:	607a      	str	r2, [r7, #4]
 8003da8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8003dae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d10b      	bne.n	8003dcc <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8003db4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003db8:	f383 8811 	msr	BASEPRI, r3
 8003dbc:	f3bf 8f6f 	isb	sy
 8003dc0:	f3bf 8f4f 	dsb	sy
 8003dc4:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8003dc6:	bf00      	nop
 8003dc8:	bf00      	nop
 8003dca:	e7fd      	b.n	8003dc8 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8003dcc:	68bb      	ldr	r3, [r7, #8]
 8003dce:	2b00      	cmp	r3, #0
 8003dd0:	d103      	bne.n	8003dda <xQueueGenericSendFromISR+0x3e>
 8003dd2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003dd4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d101      	bne.n	8003dde <xQueueGenericSendFromISR+0x42>
 8003dda:	2301      	movs	r3, #1
 8003ddc:	e000      	b.n	8003de0 <xQueueGenericSendFromISR+0x44>
 8003dde:	2300      	movs	r3, #0
 8003de0:	2b00      	cmp	r3, #0
 8003de2:	d10b      	bne.n	8003dfc <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8003de4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003de8:	f383 8811 	msr	BASEPRI, r3
 8003dec:	f3bf 8f6f 	isb	sy
 8003df0:	f3bf 8f4f 	dsb	sy
 8003df4:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8003df6:	bf00      	nop
 8003df8:	bf00      	nop
 8003dfa:	e7fd      	b.n	8003df8 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8003dfc:	683b      	ldr	r3, [r7, #0]
 8003dfe:	2b02      	cmp	r3, #2
 8003e00:	d103      	bne.n	8003e0a <xQueueGenericSendFromISR+0x6e>
 8003e02:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e04:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e06:	2b01      	cmp	r3, #1
 8003e08:	d101      	bne.n	8003e0e <xQueueGenericSendFromISR+0x72>
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	e000      	b.n	8003e10 <xQueueGenericSendFromISR+0x74>
 8003e0e:	2300      	movs	r3, #0
 8003e10:	2b00      	cmp	r3, #0
 8003e12:	d10b      	bne.n	8003e2c <xQueueGenericSendFromISR+0x90>
	__asm volatile
 8003e14:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e18:	f383 8811 	msr	BASEPRI, r3
 8003e1c:	f3bf 8f6f 	isb	sy
 8003e20:	f3bf 8f4f 	dsb	sy
 8003e24:	623b      	str	r3, [r7, #32]
}
 8003e26:	bf00      	nop
 8003e28:	bf00      	nop
 8003e2a:	e7fd      	b.n	8003e28 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003e2c:	f002 fa6c 	bl	8006308 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8003e30:	f3ef 8211 	mrs	r2, BASEPRI
 8003e34:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003e38:	f383 8811 	msr	BASEPRI, r3
 8003e3c:	f3bf 8f6f 	isb	sy
 8003e40:	f3bf 8f4f 	dsb	sy
 8003e44:	61fa      	str	r2, [r7, #28]
 8003e46:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8003e48:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003e4a:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8003e4c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e4e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003e50:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e52:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003e54:	429a      	cmp	r2, r3
 8003e56:	d302      	bcc.n	8003e5e <xQueueGenericSendFromISR+0xc2>
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	2b02      	cmp	r3, #2
 8003e5c:	d12f      	bne.n	8003ebe <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003e5e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e60:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003e64:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003e68:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e6a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003e6c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8003e6e:	683a      	ldr	r2, [r7, #0]
 8003e70:	68b9      	ldr	r1, [r7, #8]
 8003e72:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8003e74:	f000 fb0d 	bl	8004492 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003e78:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8003e7c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003e80:	d112      	bne.n	8003ea8 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003e82:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e84:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e86:	2b00      	cmp	r3, #0
 8003e88:	d016      	beq.n	8003eb8 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003e8a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e8c:	3324      	adds	r3, #36	@ 0x24
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f001 f92a 	bl	80050e8 <xTaskRemoveFromEventList>
 8003e94:	4603      	mov	r3, r0
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d00e      	beq.n	8003eb8 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2b00      	cmp	r3, #0
 8003e9e:	d00b      	beq.n	8003eb8 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	2201      	movs	r2, #1
 8003ea4:	601a      	str	r2, [r3, #0]
 8003ea6:	e007      	b.n	8003eb8 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003ea8:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8003eac:	3301      	adds	r3, #1
 8003eae:	b2db      	uxtb	r3, r3
 8003eb0:	b25a      	sxtb	r2, r3
 8003eb2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003eb4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003eb8:	2301      	movs	r3, #1
 8003eba:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8003ebc:	e001      	b.n	8003ec2 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003ebe:	2300      	movs	r3, #0
 8003ec0:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8003ec2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003ec4:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8003ec6:	697b      	ldr	r3, [r7, #20]
 8003ec8:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8003ecc:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003ece:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8003ed0:	4618      	mov	r0, r3
 8003ed2:	3740      	adds	r7, #64	@ 0x40
 8003ed4:	46bd      	mov	sp, r7
 8003ed6:	bd80      	pop	{r7, pc}

08003ed8 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8003ed8:	b580      	push	{r7, lr}
 8003eda:	b08e      	sub	sp, #56	@ 0x38
 8003edc:	af00      	add	r7, sp, #0
 8003ede:	6078      	str	r0, [r7, #4]
 8003ee0:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8003ee6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003ee8:	2b00      	cmp	r3, #0
 8003eea:	d10b      	bne.n	8003f04 <xQueueGiveFromISR+0x2c>
	__asm volatile
 8003eec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003ef0:	f383 8811 	msr	BASEPRI, r3
 8003ef4:	f3bf 8f6f 	isb	sy
 8003ef8:	f3bf 8f4f 	dsb	sy
 8003efc:	623b      	str	r3, [r7, #32]
}
 8003efe:	bf00      	nop
 8003f00:	bf00      	nop
 8003f02:	e7fd      	b.n	8003f00 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8003f04:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f06:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f08:	2b00      	cmp	r3, #0
 8003f0a:	d00b      	beq.n	8003f24 <xQueueGiveFromISR+0x4c>
	__asm volatile
 8003f0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f10:	f383 8811 	msr	BASEPRI, r3
 8003f14:	f3bf 8f6f 	isb	sy
 8003f18:	f3bf 8f4f 	dsb	sy
 8003f1c:	61fb      	str	r3, [r7, #28]
}
 8003f1e:	bf00      	nop
 8003f20:	bf00      	nop
 8003f22:	e7fd      	b.n	8003f20 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8003f24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	d103      	bne.n	8003f34 <xQueueGiveFromISR+0x5c>
 8003f2c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f2e:	689b      	ldr	r3, [r3, #8]
 8003f30:	2b00      	cmp	r3, #0
 8003f32:	d101      	bne.n	8003f38 <xQueueGiveFromISR+0x60>
 8003f34:	2301      	movs	r3, #1
 8003f36:	e000      	b.n	8003f3a <xQueueGiveFromISR+0x62>
 8003f38:	2300      	movs	r3, #0
 8003f3a:	2b00      	cmp	r3, #0
 8003f3c:	d10b      	bne.n	8003f56 <xQueueGiveFromISR+0x7e>
	__asm volatile
 8003f3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f42:	f383 8811 	msr	BASEPRI, r3
 8003f46:	f3bf 8f6f 	isb	sy
 8003f4a:	f3bf 8f4f 	dsb	sy
 8003f4e:	61bb      	str	r3, [r7, #24]
}
 8003f50:	bf00      	nop
 8003f52:	bf00      	nop
 8003f54:	e7fd      	b.n	8003f52 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8003f56:	f002 f9d7 	bl	8006308 <vPortValidateInterruptPriority>
	__asm volatile
 8003f5a:	f3ef 8211 	mrs	r2, BASEPRI
 8003f5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8003f62:	f383 8811 	msr	BASEPRI, r3
 8003f66:	f3bf 8f6f 	isb	sy
 8003f6a:	f3bf 8f4f 	dsb	sy
 8003f6e:	617a      	str	r2, [r7, #20]
 8003f70:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 8003f72:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8003f74:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8003f76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f78:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003f7a:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8003f7c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f7e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003f80:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8003f82:	429a      	cmp	r2, r3
 8003f84:	d22b      	bcs.n	8003fde <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8003f86:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f88:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8003f8c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8003f90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003f92:	1c5a      	adds	r2, r3, #1
 8003f94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003f96:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8003f98:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8003f9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fa0:	d112      	bne.n	8003fc8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8003fa2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fa4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d016      	beq.n	8003fd8 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8003faa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fac:	3324      	adds	r3, #36	@ 0x24
 8003fae:	4618      	mov	r0, r3
 8003fb0:	f001 f89a 	bl	80050e8 <xTaskRemoveFromEventList>
 8003fb4:	4603      	mov	r3, r0
 8003fb6:	2b00      	cmp	r3, #0
 8003fb8:	d00e      	beq.n	8003fd8 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8003fba:	683b      	ldr	r3, [r7, #0]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d00b      	beq.n	8003fd8 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8003fc0:	683b      	ldr	r3, [r7, #0]
 8003fc2:	2201      	movs	r2, #1
 8003fc4:	601a      	str	r2, [r3, #0]
 8003fc6:	e007      	b.n	8003fd8 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8003fc8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8003fcc:	3301      	adds	r3, #1
 8003fce:	b2db      	uxtb	r3, r3
 8003fd0:	b25a      	sxtb	r2, r3
 8003fd2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003fd4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8003fd8:	2301      	movs	r3, #1
 8003fda:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fdc:	e001      	b.n	8003fe2 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8003fde:	2300      	movs	r3, #0
 8003fe0:	637b      	str	r3, [r7, #52]	@ 0x34
 8003fe2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003fe4:	60fb      	str	r3, [r7, #12]
	__asm volatile
 8003fe6:	68fb      	ldr	r3, [r7, #12]
 8003fe8:	f383 8811 	msr	BASEPRI, r3
}
 8003fec:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8003fee:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8003ff0:	4618      	mov	r0, r3
 8003ff2:	3738      	adds	r7, #56	@ 0x38
 8003ff4:	46bd      	mov	sp, r7
 8003ff6:	bd80      	pop	{r7, pc}

08003ff8 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 8003ff8:	b580      	push	{r7, lr}
 8003ffa:	b08c      	sub	sp, #48	@ 0x30
 8003ffc:	af00      	add	r7, sp, #0
 8003ffe:	60f8      	str	r0, [r7, #12]
 8004000:	60b9      	str	r1, [r7, #8]
 8004002:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8004004:	2300      	movs	r3, #0
 8004006:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800400c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800400e:	2b00      	cmp	r3, #0
 8004010:	d10b      	bne.n	800402a <xQueueReceive+0x32>
	__asm volatile
 8004012:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004016:	f383 8811 	msr	BASEPRI, r3
 800401a:	f3bf 8f6f 	isb	sy
 800401e:	f3bf 8f4f 	dsb	sy
 8004022:	623b      	str	r3, [r7, #32]
}
 8004024:	bf00      	nop
 8004026:	bf00      	nop
 8004028:	e7fd      	b.n	8004026 <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 800402a:	68bb      	ldr	r3, [r7, #8]
 800402c:	2b00      	cmp	r3, #0
 800402e:	d103      	bne.n	8004038 <xQueueReceive+0x40>
 8004030:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004032:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004034:	2b00      	cmp	r3, #0
 8004036:	d101      	bne.n	800403c <xQueueReceive+0x44>
 8004038:	2301      	movs	r3, #1
 800403a:	e000      	b.n	800403e <xQueueReceive+0x46>
 800403c:	2300      	movs	r3, #0
 800403e:	2b00      	cmp	r3, #0
 8004040:	d10b      	bne.n	800405a <xQueueReceive+0x62>
	__asm volatile
 8004042:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004046:	f383 8811 	msr	BASEPRI, r3
 800404a:	f3bf 8f6f 	isb	sy
 800404e:	f3bf 8f4f 	dsb	sy
 8004052:	61fb      	str	r3, [r7, #28]
}
 8004054:	bf00      	nop
 8004056:	bf00      	nop
 8004058:	e7fd      	b.n	8004056 <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800405a:	f001 fa0b 	bl	8005474 <xTaskGetSchedulerState>
 800405e:	4603      	mov	r3, r0
 8004060:	2b00      	cmp	r3, #0
 8004062:	d102      	bne.n	800406a <xQueueReceive+0x72>
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	2b00      	cmp	r3, #0
 8004068:	d101      	bne.n	800406e <xQueueReceive+0x76>
 800406a:	2301      	movs	r3, #1
 800406c:	e000      	b.n	8004070 <xQueueReceive+0x78>
 800406e:	2300      	movs	r3, #0
 8004070:	2b00      	cmp	r3, #0
 8004072:	d10b      	bne.n	800408c <xQueueReceive+0x94>
	__asm volatile
 8004074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004078:	f383 8811 	msr	BASEPRI, r3
 800407c:	f3bf 8f6f 	isb	sy
 8004080:	f3bf 8f4f 	dsb	sy
 8004084:	61bb      	str	r3, [r7, #24]
}
 8004086:	bf00      	nop
 8004088:	bf00      	nop
 800408a:	e7fd      	b.n	8004088 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 800408c:	f002 f85c 	bl	8006148 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8004090:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004092:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004094:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004096:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004098:	2b00      	cmp	r3, #0
 800409a:	d01f      	beq.n	80040dc <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 800409c:	68b9      	ldr	r1, [r7, #8]
 800409e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80040a0:	f000 fa61 	bl	8004566 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 80040a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040a6:	1e5a      	subs	r2, r3, #1
 80040a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040aa:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80040ac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040ae:	691b      	ldr	r3, [r3, #16]
 80040b0:	2b00      	cmp	r3, #0
 80040b2:	d00f      	beq.n	80040d4 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80040b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80040b6:	3310      	adds	r3, #16
 80040b8:	4618      	mov	r0, r3
 80040ba:	f001 f815 	bl	80050e8 <xTaskRemoveFromEventList>
 80040be:	4603      	mov	r3, r0
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d007      	beq.n	80040d4 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80040c4:	4b3c      	ldr	r3, [pc, #240]	@ (80041b8 <xQueueReceive+0x1c0>)
 80040c6:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80040ca:	601a      	str	r2, [r3, #0]
 80040cc:	f3bf 8f4f 	dsb	sy
 80040d0:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80040d4:	f002 f86a 	bl	80061ac <vPortExitCritical>
				return pdPASS;
 80040d8:	2301      	movs	r3, #1
 80040da:	e069      	b.n	80041b0 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	2b00      	cmp	r3, #0
 80040e0:	d103      	bne.n	80040ea <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80040e2:	f002 f863 	bl	80061ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80040e6:	2300      	movs	r3, #0
 80040e8:	e062      	b.n	80041b0 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80040ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80040ec:	2b00      	cmp	r3, #0
 80040ee:	d106      	bne.n	80040fe <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80040f0:	f107 0310 	add.w	r3, r7, #16
 80040f4:	4618      	mov	r0, r3
 80040f6:	f001 f85b 	bl	80051b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80040fa:	2301      	movs	r3, #1
 80040fc:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80040fe:	f002 f855 	bl	80061ac <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8004102:	f000 fdc3 	bl	8004c8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8004106:	f002 f81f 	bl	8006148 <vPortEnterCritical>
 800410a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800410c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004110:	b25b      	sxtb	r3, r3
 8004112:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004116:	d103      	bne.n	8004120 <xQueueReceive+0x128>
 8004118:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800411a:	2200      	movs	r2, #0
 800411c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004120:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004122:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004126:	b25b      	sxtb	r3, r3
 8004128:	f1b3 3fff 	cmp.w	r3, #4294967295
 800412c:	d103      	bne.n	8004136 <xQueueReceive+0x13e>
 800412e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004130:	2200      	movs	r2, #0
 8004132:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004136:	f002 f839 	bl	80061ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 800413a:	1d3a      	adds	r2, r7, #4
 800413c:	f107 0310 	add.w	r3, r7, #16
 8004140:	4611      	mov	r1, r2
 8004142:	4618      	mov	r0, r3
 8004144:	f001 f84a 	bl	80051dc <xTaskCheckForTimeOut>
 8004148:	4603      	mov	r3, r0
 800414a:	2b00      	cmp	r3, #0
 800414c:	d123      	bne.n	8004196 <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800414e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004150:	f000 fa81 	bl	8004656 <prvIsQueueEmpty>
 8004154:	4603      	mov	r3, r0
 8004156:	2b00      	cmp	r3, #0
 8004158:	d017      	beq.n	800418a <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 800415a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800415c:	3324      	adds	r3, #36	@ 0x24
 800415e:	687a      	ldr	r2, [r7, #4]
 8004160:	4611      	mov	r1, r2
 8004162:	4618      	mov	r0, r3
 8004164:	f000 ff6e 	bl	8005044 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004168:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800416a:	f000 fa22 	bl	80045b2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 800416e:	f000 fd9b 	bl	8004ca8 <xTaskResumeAll>
 8004172:	4603      	mov	r3, r0
 8004174:	2b00      	cmp	r3, #0
 8004176:	d189      	bne.n	800408c <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8004178:	4b0f      	ldr	r3, [pc, #60]	@ (80041b8 <xQueueReceive+0x1c0>)
 800417a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800417e:	601a      	str	r2, [r3, #0]
 8004180:	f3bf 8f4f 	dsb	sy
 8004184:	f3bf 8f6f 	isb	sy
 8004188:	e780      	b.n	800408c <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 800418a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800418c:	f000 fa11 	bl	80045b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8004190:	f000 fd8a 	bl	8004ca8 <xTaskResumeAll>
 8004194:	e77a      	b.n	800408c <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 8004196:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8004198:	f000 fa0b 	bl	80045b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 800419c:	f000 fd84 	bl	8004ca8 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80041a0:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80041a2:	f000 fa58 	bl	8004656 <prvIsQueueEmpty>
 80041a6:	4603      	mov	r3, r0
 80041a8:	2b00      	cmp	r3, #0
 80041aa:	f43f af6f 	beq.w	800408c <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80041ae:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	3730      	adds	r7, #48	@ 0x30
 80041b4:	46bd      	mov	sp, r7
 80041b6:	bd80      	pop	{r7, pc}
 80041b8:	e000ed04 	.word	0xe000ed04

080041bc <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b08e      	sub	sp, #56	@ 0x38
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	6078      	str	r0, [r7, #4]
 80041c4:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 80041c6:	2300      	movs	r3, #0
 80041c8:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80041ce:	2300      	movs	r3, #0
 80041d0:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80041d2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d10b      	bne.n	80041f0 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80041d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041dc:	f383 8811 	msr	BASEPRI, r3
 80041e0:	f3bf 8f6f 	isb	sy
 80041e4:	f3bf 8f4f 	dsb	sy
 80041e8:	623b      	str	r3, [r7, #32]
}
 80041ea:	bf00      	nop
 80041ec:	bf00      	nop
 80041ee:	e7fd      	b.n	80041ec <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80041f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80041f2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041f4:	2b00      	cmp	r3, #0
 80041f6:	d00b      	beq.n	8004210 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80041f8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80041fc:	f383 8811 	msr	BASEPRI, r3
 8004200:	f3bf 8f6f 	isb	sy
 8004204:	f3bf 8f4f 	dsb	sy
 8004208:	61fb      	str	r3, [r7, #28]
}
 800420a:	bf00      	nop
 800420c:	bf00      	nop
 800420e:	e7fd      	b.n	800420c <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8004210:	f001 f930 	bl	8005474 <xTaskGetSchedulerState>
 8004214:	4603      	mov	r3, r0
 8004216:	2b00      	cmp	r3, #0
 8004218:	d102      	bne.n	8004220 <xQueueSemaphoreTake+0x64>
 800421a:	683b      	ldr	r3, [r7, #0]
 800421c:	2b00      	cmp	r3, #0
 800421e:	d101      	bne.n	8004224 <xQueueSemaphoreTake+0x68>
 8004220:	2301      	movs	r3, #1
 8004222:	e000      	b.n	8004226 <xQueueSemaphoreTake+0x6a>
 8004224:	2300      	movs	r3, #0
 8004226:	2b00      	cmp	r3, #0
 8004228:	d10b      	bne.n	8004242 <xQueueSemaphoreTake+0x86>
	__asm volatile
 800422a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800422e:	f383 8811 	msr	BASEPRI, r3
 8004232:	f3bf 8f6f 	isb	sy
 8004236:	f3bf 8f4f 	dsb	sy
 800423a:	61bb      	str	r3, [r7, #24]
}
 800423c:	bf00      	nop
 800423e:	bf00      	nop
 8004240:	e7fd      	b.n	800423e <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8004242:	f001 ff81 	bl	8006148 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8004246:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004248:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800424a:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 800424c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800424e:	2b00      	cmp	r3, #0
 8004250:	d024      	beq.n	800429c <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8004252:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004254:	1e5a      	subs	r2, r3, #1
 8004256:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004258:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 800425a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800425c:	681b      	ldr	r3, [r3, #0]
 800425e:	2b00      	cmp	r3, #0
 8004260:	d104      	bne.n	800426c <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8004262:	f001 fa81 	bl	8005768 <pvTaskIncrementMutexHeldCount>
 8004266:	4602      	mov	r2, r0
 8004268:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800426a:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800426c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800426e:	691b      	ldr	r3, [r3, #16]
 8004270:	2b00      	cmp	r3, #0
 8004272:	d00f      	beq.n	8004294 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8004274:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004276:	3310      	adds	r3, #16
 8004278:	4618      	mov	r0, r3
 800427a:	f000 ff35 	bl	80050e8 <xTaskRemoveFromEventList>
 800427e:	4603      	mov	r3, r0
 8004280:	2b00      	cmp	r3, #0
 8004282:	d007      	beq.n	8004294 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8004284:	4b54      	ldr	r3, [pc, #336]	@ (80043d8 <xQueueSemaphoreTake+0x21c>)
 8004286:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800428a:	601a      	str	r2, [r3, #0]
 800428c:	f3bf 8f4f 	dsb	sy
 8004290:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8004294:	f001 ff8a 	bl	80061ac <vPortExitCritical>
				return pdPASS;
 8004298:	2301      	movs	r3, #1
 800429a:	e098      	b.n	80043ce <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 800429c:	683b      	ldr	r3, [r7, #0]
 800429e:	2b00      	cmp	r3, #0
 80042a0:	d112      	bne.n	80042c8 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 80042a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80042a4:	2b00      	cmp	r3, #0
 80042a6:	d00b      	beq.n	80042c0 <xQueueSemaphoreTake+0x104>
	__asm volatile
 80042a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80042ac:	f383 8811 	msr	BASEPRI, r3
 80042b0:	f3bf 8f6f 	isb	sy
 80042b4:	f3bf 8f4f 	dsb	sy
 80042b8:	617b      	str	r3, [r7, #20]
}
 80042ba:	bf00      	nop
 80042bc:	bf00      	nop
 80042be:	e7fd      	b.n	80042bc <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 80042c0:	f001 ff74 	bl	80061ac <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80042c4:	2300      	movs	r3, #0
 80042c6:	e082      	b.n	80043ce <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 80042c8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80042ca:	2b00      	cmp	r3, #0
 80042cc:	d106      	bne.n	80042dc <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80042ce:	f107 030c 	add.w	r3, r7, #12
 80042d2:	4618      	mov	r0, r3
 80042d4:	f000 ff6c 	bl	80051b0 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80042d8:	2301      	movs	r3, #1
 80042da:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80042dc:	f001 ff66 	bl	80061ac <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 80042e0:	f000 fcd4 	bl	8004c8c <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80042e4:	f001 ff30 	bl	8006148 <vPortEnterCritical>
 80042e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042ea:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80042ee:	b25b      	sxtb	r3, r3
 80042f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042f4:	d103      	bne.n	80042fe <xQueueSemaphoreTake+0x142>
 80042f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042f8:	2200      	movs	r2, #0
 80042fa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80042fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004300:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8004304:	b25b      	sxtb	r3, r3
 8004306:	f1b3 3fff 	cmp.w	r3, #4294967295
 800430a:	d103      	bne.n	8004314 <xQueueSemaphoreTake+0x158>
 800430c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800430e:	2200      	movs	r2, #0
 8004310:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8004314:	f001 ff4a 	bl	80061ac <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8004318:	463a      	mov	r2, r7
 800431a:	f107 030c 	add.w	r3, r7, #12
 800431e:	4611      	mov	r1, r2
 8004320:	4618      	mov	r0, r3
 8004322:	f000 ff5b 	bl	80051dc <xTaskCheckForTimeOut>
 8004326:	4603      	mov	r3, r0
 8004328:	2b00      	cmp	r3, #0
 800432a:	d132      	bne.n	8004392 <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800432c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800432e:	f000 f992 	bl	8004656 <prvIsQueueEmpty>
 8004332:	4603      	mov	r3, r0
 8004334:	2b00      	cmp	r3, #0
 8004336:	d026      	beq.n	8004386 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8004338:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	2b00      	cmp	r3, #0
 800433e:	d109      	bne.n	8004354 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8004340:	f001 ff02 	bl	8006148 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8004344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004346:	689b      	ldr	r3, [r3, #8]
 8004348:	4618      	mov	r0, r3
 800434a:	f001 f8b1 	bl	80054b0 <xTaskPriorityInherit>
 800434e:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8004350:	f001 ff2c 	bl	80061ac <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8004354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004356:	3324      	adds	r3, #36	@ 0x24
 8004358:	683a      	ldr	r2, [r7, #0]
 800435a:	4611      	mov	r1, r2
 800435c:	4618      	mov	r0, r3
 800435e:	f000 fe71 	bl	8005044 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8004362:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004364:	f000 f925 	bl	80045b2 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8004368:	f000 fc9e 	bl	8004ca8 <xTaskResumeAll>
 800436c:	4603      	mov	r3, r0
 800436e:	2b00      	cmp	r3, #0
 8004370:	f47f af67 	bne.w	8004242 <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8004374:	4b18      	ldr	r3, [pc, #96]	@ (80043d8 <xQueueSemaphoreTake+0x21c>)
 8004376:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800437a:	601a      	str	r2, [r3, #0]
 800437c:	f3bf 8f4f 	dsb	sy
 8004380:	f3bf 8f6f 	isb	sy
 8004384:	e75d      	b.n	8004242 <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8004386:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004388:	f000 f913 	bl	80045b2 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 800438c:	f000 fc8c 	bl	8004ca8 <xTaskResumeAll>
 8004390:	e757      	b.n	8004242 <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8004392:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8004394:	f000 f90d 	bl	80045b2 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8004398:	f000 fc86 	bl	8004ca8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 800439c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800439e:	f000 f95a 	bl	8004656 <prvIsQueueEmpty>
 80043a2:	4603      	mov	r3, r0
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	f43f af4c 	beq.w	8004242 <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 80043aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d00d      	beq.n	80043cc <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 80043b0:	f001 feca 	bl	8006148 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 80043b4:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80043b6:	f000 f854 	bl	8004462 <prvGetDisinheritPriorityAfterTimeout>
 80043ba:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 80043bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80043c2:	4618      	mov	r0, r3
 80043c4:	f001 f94c 	bl	8005660 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 80043c8:	f001 fef0 	bl	80061ac <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 80043cc:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 80043ce:	4618      	mov	r0, r3
 80043d0:	3738      	adds	r7, #56	@ 0x38
 80043d2:	46bd      	mov	sp, r7
 80043d4:	bd80      	pop	{r7, pc}
 80043d6:	bf00      	nop
 80043d8:	e000ed04 	.word	0xe000ed04

080043dc <uxQueueMessagesWaiting>:
	return xReturn;
}
/*-----------------------------------------------------------*/

UBaseType_t uxQueueMessagesWaiting( const QueueHandle_t xQueue )
{
 80043dc:	b580      	push	{r7, lr}
 80043de:	b084      	sub	sp, #16
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	6078      	str	r0, [r7, #4]
UBaseType_t uxReturn;

	configASSERT( xQueue );
 80043e4:	687b      	ldr	r3, [r7, #4]
 80043e6:	2b00      	cmp	r3, #0
 80043e8:	d10b      	bne.n	8004402 <uxQueueMessagesWaiting+0x26>
	__asm volatile
 80043ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80043ee:	f383 8811 	msr	BASEPRI, r3
 80043f2:	f3bf 8f6f 	isb	sy
 80043f6:	f3bf 8f4f 	dsb	sy
 80043fa:	60bb      	str	r3, [r7, #8]
}
 80043fc:	bf00      	nop
 80043fe:	bf00      	nop
 8004400:	e7fd      	b.n	80043fe <uxQueueMessagesWaiting+0x22>

	taskENTER_CRITICAL();
 8004402:	f001 fea1 	bl	8006148 <vPortEnterCritical>
	{
		uxReturn = ( ( Queue_t * ) xQueue )->uxMessagesWaiting;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800440a:	60fb      	str	r3, [r7, #12]
	}
	taskEXIT_CRITICAL();
 800440c:	f001 fece 	bl	80061ac <vPortExitCritical>

	return uxReturn;
 8004410:	68fb      	ldr	r3, [r7, #12]
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
 8004412:	4618      	mov	r0, r3
 8004414:	3710      	adds	r7, #16
 8004416:	46bd      	mov	sp, r7
 8004418:	bd80      	pop	{r7, pc}

0800441a <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 800441a:	b580      	push	{r7, lr}
 800441c:	b084      	sub	sp, #16
 800441e:	af00      	add	r7, sp, #0
 8004420:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2b00      	cmp	r3, #0
 800442a:	d10b      	bne.n	8004444 <vQueueDelete+0x2a>
	__asm volatile
 800442c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004430:	f383 8811 	msr	BASEPRI, r3
 8004434:	f3bf 8f6f 	isb	sy
 8004438:	f3bf 8f4f 	dsb	sy
 800443c:	60bb      	str	r3, [r7, #8]
}
 800443e:	bf00      	nop
 8004440:	bf00      	nop
 8004442:	e7fd      	b.n	8004440 <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8004444:	68f8      	ldr	r0, [r7, #12]
 8004446:	f000 f95f 	bl	8004708 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8004450:	2b00      	cmp	r3, #0
 8004452:	d102      	bne.n	800445a <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8004454:	68f8      	ldr	r0, [r7, #12]
 8004456:	f002 f867 	bl	8006528 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 800445a:	bf00      	nop
 800445c:	3710      	adds	r7, #16
 800445e:	46bd      	mov	sp, r7
 8004460:	bd80      	pop	{r7, pc}

08004462 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8004462:	b480      	push	{r7}
 8004464:	b085      	sub	sp, #20
 8004466:	af00      	add	r7, sp, #0
 8004468:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 800446a:	687b      	ldr	r3, [r7, #4]
 800446c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800446e:	2b00      	cmp	r3, #0
 8004470:	d006      	beq.n	8004480 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004476:	681b      	ldr	r3, [r3, #0]
 8004478:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 800447c:	60fb      	str	r3, [r7, #12]
 800447e:	e001      	b.n	8004484 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8004480:	2300      	movs	r3, #0
 8004482:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8004484:	68fb      	ldr	r3, [r7, #12]
	}
 8004486:	4618      	mov	r0, r3
 8004488:	3714      	adds	r7, #20
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr

08004492 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8004492:	b580      	push	{r7, lr}
 8004494:	b086      	sub	sp, #24
 8004496:	af00      	add	r7, sp, #0
 8004498:	60f8      	str	r0, [r7, #12]
 800449a:	60b9      	str	r1, [r7, #8]
 800449c:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 800449e:	2300      	movs	r3, #0
 80044a0:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80044a6:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ac:	2b00      	cmp	r3, #0
 80044ae:	d10d      	bne.n	80044cc <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	681b      	ldr	r3, [r3, #0]
 80044b4:	2b00      	cmp	r3, #0
 80044b6:	d14d      	bne.n	8004554 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	689b      	ldr	r3, [r3, #8]
 80044bc:	4618      	mov	r0, r3
 80044be:	f001 f85f 	bl	8005580 <xTaskPriorityDisinherit>
 80044c2:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2200      	movs	r2, #0
 80044c8:	609a      	str	r2, [r3, #8]
 80044ca:	e043      	b.n	8004554 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	2b00      	cmp	r3, #0
 80044d0:	d119      	bne.n	8004506 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 80044d2:	68fb      	ldr	r3, [r7, #12]
 80044d4:	6858      	ldr	r0, [r3, #4]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044da:	461a      	mov	r2, r3
 80044dc:	68b9      	ldr	r1, [r7, #8]
 80044de:	f002 fc26 	bl	8006d2e <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	685a      	ldr	r2, [r3, #4]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80044ea:	441a      	add	r2, r3
 80044ec:	68fb      	ldr	r3, [r7, #12]
 80044ee:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80044f0:	68fb      	ldr	r3, [r7, #12]
 80044f2:	685a      	ldr	r2, [r3, #4]
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	689b      	ldr	r3, [r3, #8]
 80044f8:	429a      	cmp	r2, r3
 80044fa:	d32b      	bcc.n	8004554 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	681a      	ldr	r2, [r3, #0]
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	605a      	str	r2, [r3, #4]
 8004504:	e026      	b.n	8004554 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	68d8      	ldr	r0, [r3, #12]
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800450e:	461a      	mov	r2, r3
 8004510:	68b9      	ldr	r1, [r7, #8]
 8004512:	f002 fc0c 	bl	8006d2e <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	68da      	ldr	r2, [r3, #12]
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800451e:	425b      	negs	r3, r3
 8004520:	441a      	add	r2, r3
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	68da      	ldr	r2, [r3, #12]
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	681b      	ldr	r3, [r3, #0]
 800452e:	429a      	cmp	r2, r3
 8004530:	d207      	bcs.n	8004542 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	689a      	ldr	r2, [r3, #8]
 8004536:	68fb      	ldr	r3, [r7, #12]
 8004538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453a:	425b      	negs	r3, r3
 800453c:	441a      	add	r2, r3
 800453e:	68fb      	ldr	r3, [r7, #12]
 8004540:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	2b02      	cmp	r3, #2
 8004546:	d105      	bne.n	8004554 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8004548:	693b      	ldr	r3, [r7, #16]
 800454a:	2b00      	cmp	r3, #0
 800454c:	d002      	beq.n	8004554 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 800454e:	693b      	ldr	r3, [r7, #16]
 8004550:	3b01      	subs	r3, #1
 8004552:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	1c5a      	adds	r2, r3, #1
 8004558:	68fb      	ldr	r3, [r7, #12]
 800455a:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 800455c:	697b      	ldr	r3, [r7, #20]
}
 800455e:	4618      	mov	r0, r3
 8004560:	3718      	adds	r7, #24
 8004562:	46bd      	mov	sp, r7
 8004564:	bd80      	pop	{r7, pc}

08004566 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8004566:	b580      	push	{r7, lr}
 8004568:	b082      	sub	sp, #8
 800456a:	af00      	add	r7, sp, #0
 800456c:	6078      	str	r0, [r7, #4]
 800456e:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004574:	2b00      	cmp	r3, #0
 8004576:	d018      	beq.n	80045aa <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	68da      	ldr	r2, [r3, #12]
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004580:	441a      	add	r2, r3
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8004586:	687b      	ldr	r3, [r7, #4]
 8004588:	68da      	ldr	r2, [r3, #12]
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	689b      	ldr	r3, [r3, #8]
 800458e:	429a      	cmp	r2, r3
 8004590:	d303      	bcc.n	800459a <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8004592:	687b      	ldr	r3, [r7, #4]
 8004594:	681a      	ldr	r2, [r3, #0]
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	68d9      	ldr	r1, [r3, #12]
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80045a2:	461a      	mov	r2, r3
 80045a4:	6838      	ldr	r0, [r7, #0]
 80045a6:	f002 fbc2 	bl	8006d2e <memcpy>
	}
}
 80045aa:	bf00      	nop
 80045ac:	3708      	adds	r7, #8
 80045ae:	46bd      	mov	sp, r7
 80045b0:	bd80      	pop	{r7, pc}

080045b2 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 80045b2:	b580      	push	{r7, lr}
 80045b4:	b084      	sub	sp, #16
 80045b6:	af00      	add	r7, sp, #0
 80045b8:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 80045ba:	f001 fdc5 	bl	8006148 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80045c4:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80045c6:	e011      	b.n	80045ec <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d012      	beq.n	80045f6 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	3324      	adds	r3, #36	@ 0x24
 80045d4:	4618      	mov	r0, r3
 80045d6:	f000 fd87 	bl	80050e8 <xTaskRemoveFromEventList>
 80045da:	4603      	mov	r3, r0
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d001      	beq.n	80045e4 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80045e0:	f000 fe60 	bl	80052a4 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80045e4:	7bfb      	ldrb	r3, [r7, #15]
 80045e6:	3b01      	subs	r3, #1
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80045ec:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80045f0:	2b00      	cmp	r3, #0
 80045f2:	dce9      	bgt.n	80045c8 <prvUnlockQueue+0x16>
 80045f4:	e000      	b.n	80045f8 <prvUnlockQueue+0x46>
					break;
 80045f6:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	22ff      	movs	r2, #255	@ 0xff
 80045fc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8004600:	f001 fdd4 	bl	80061ac <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8004604:	f001 fda0 	bl	8006148 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800460e:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004610:	e011      	b.n	8004636 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	691b      	ldr	r3, [r3, #16]
 8004616:	2b00      	cmp	r3, #0
 8004618:	d012      	beq.n	8004640 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	3310      	adds	r3, #16
 800461e:	4618      	mov	r0, r3
 8004620:	f000 fd62 	bl	80050e8 <xTaskRemoveFromEventList>
 8004624:	4603      	mov	r3, r0
 8004626:	2b00      	cmp	r3, #0
 8004628:	d001      	beq.n	800462e <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 800462a:	f000 fe3b 	bl	80052a4 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 800462e:	7bbb      	ldrb	r3, [r7, #14]
 8004630:	3b01      	subs	r3, #1
 8004632:	b2db      	uxtb	r3, r3
 8004634:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8004636:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800463a:	2b00      	cmp	r3, #0
 800463c:	dce9      	bgt.n	8004612 <prvUnlockQueue+0x60>
 800463e:	e000      	b.n	8004642 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8004640:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	22ff      	movs	r2, #255	@ 0xff
 8004646:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 800464a:	f001 fdaf 	bl	80061ac <vPortExitCritical>
}
 800464e:	bf00      	nop
 8004650:	3710      	adds	r7, #16
 8004652:	46bd      	mov	sp, r7
 8004654:	bd80      	pop	{r7, pc}

08004656 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8004656:	b580      	push	{r7, lr}
 8004658:	b084      	sub	sp, #16
 800465a:	af00      	add	r7, sp, #0
 800465c:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800465e:	f001 fd73 	bl	8006148 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004666:	2b00      	cmp	r3, #0
 8004668:	d102      	bne.n	8004670 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 800466a:	2301      	movs	r3, #1
 800466c:	60fb      	str	r3, [r7, #12]
 800466e:	e001      	b.n	8004674 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8004670:	2300      	movs	r3, #0
 8004672:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8004674:	f001 fd9a 	bl	80061ac <vPortExitCritical>

	return xReturn;
 8004678:	68fb      	ldr	r3, [r7, #12]
}
 800467a:	4618      	mov	r0, r3
 800467c:	3710      	adds	r7, #16
 800467e:	46bd      	mov	sp, r7
 8004680:	bd80      	pop	{r7, pc}

08004682 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8004682:	b580      	push	{r7, lr}
 8004684:	b084      	sub	sp, #16
 8004686:	af00      	add	r7, sp, #0
 8004688:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 800468a:	f001 fd5d 	bl	8006148 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 800468e:	687b      	ldr	r3, [r7, #4]
 8004690:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004696:	429a      	cmp	r2, r3
 8004698:	d102      	bne.n	80046a0 <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 800469a:	2301      	movs	r3, #1
 800469c:	60fb      	str	r3, [r7, #12]
 800469e:	e001      	b.n	80046a4 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 80046a0:	2300      	movs	r3, #0
 80046a2:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 80046a4:	f001 fd82 	bl	80061ac <vPortExitCritical>

	return xReturn;
 80046a8:	68fb      	ldr	r3, [r7, #12]
}
 80046aa:	4618      	mov	r0, r3
 80046ac:	3710      	adds	r7, #16
 80046ae:	46bd      	mov	sp, r7
 80046b0:	bd80      	pop	{r7, pc}
	...

080046b4 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 80046b4:	b480      	push	{r7}
 80046b6:	b085      	sub	sp, #20
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80046be:	2300      	movs	r3, #0
 80046c0:	60fb      	str	r3, [r7, #12]
 80046c2:	e014      	b.n	80046ee <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 80046c4:	4a0f      	ldr	r2, [pc, #60]	@ (8004704 <vQueueAddToRegistry+0x50>)
 80046c6:	68fb      	ldr	r3, [r7, #12]
 80046c8:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 80046cc:	2b00      	cmp	r3, #0
 80046ce:	d10b      	bne.n	80046e8 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 80046d0:	490c      	ldr	r1, [pc, #48]	@ (8004704 <vQueueAddToRegistry+0x50>)
 80046d2:	68fb      	ldr	r3, [r7, #12]
 80046d4:	683a      	ldr	r2, [r7, #0]
 80046d6:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 80046da:	4a0a      	ldr	r2, [pc, #40]	@ (8004704 <vQueueAddToRegistry+0x50>)
 80046dc:	68fb      	ldr	r3, [r7, #12]
 80046de:	00db      	lsls	r3, r3, #3
 80046e0:	4413      	add	r3, r2
 80046e2:	687a      	ldr	r2, [r7, #4]
 80046e4:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 80046e6:	e006      	b.n	80046f6 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	3301      	adds	r3, #1
 80046ec:	60fb      	str	r3, [r7, #12]
 80046ee:	68fb      	ldr	r3, [r7, #12]
 80046f0:	2b07      	cmp	r3, #7
 80046f2:	d9e7      	bls.n	80046c4 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 80046f4:	bf00      	nop
 80046f6:	bf00      	nop
 80046f8:	3714      	adds	r7, #20
 80046fa:	46bd      	mov	sp, r7
 80046fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004700:	4770      	bx	lr
 8004702:	bf00      	nop
 8004704:	2000089c 	.word	0x2000089c

08004708 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8004708:	b480      	push	{r7}
 800470a:	b085      	sub	sp, #20
 800470c:	af00      	add	r7, sp, #0
 800470e:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8004710:	2300      	movs	r3, #0
 8004712:	60fb      	str	r3, [r7, #12]
 8004714:	e016      	b.n	8004744 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8004716:	4a10      	ldr	r2, [pc, #64]	@ (8004758 <vQueueUnregisterQueue+0x50>)
 8004718:	68fb      	ldr	r3, [r7, #12]
 800471a:	00db      	lsls	r3, r3, #3
 800471c:	4413      	add	r3, r2
 800471e:	685b      	ldr	r3, [r3, #4]
 8004720:	687a      	ldr	r2, [r7, #4]
 8004722:	429a      	cmp	r2, r3
 8004724:	d10b      	bne.n	800473e <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8004726:	4a0c      	ldr	r2, [pc, #48]	@ (8004758 <vQueueUnregisterQueue+0x50>)
 8004728:	68fb      	ldr	r3, [r7, #12]
 800472a:	2100      	movs	r1, #0
 800472c:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8004730:	4a09      	ldr	r2, [pc, #36]	@ (8004758 <vQueueUnregisterQueue+0x50>)
 8004732:	68fb      	ldr	r3, [r7, #12]
 8004734:	00db      	lsls	r3, r3, #3
 8004736:	4413      	add	r3, r2
 8004738:	2200      	movs	r2, #0
 800473a:	605a      	str	r2, [r3, #4]
				break;
 800473c:	e006      	b.n	800474c <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	3301      	adds	r3, #1
 8004742:	60fb      	str	r3, [r7, #12]
 8004744:	68fb      	ldr	r3, [r7, #12]
 8004746:	2b07      	cmp	r3, #7
 8004748:	d9e5      	bls.n	8004716 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 800474a:	bf00      	nop
 800474c:	bf00      	nop
 800474e:	3714      	adds	r7, #20
 8004750:	46bd      	mov	sp, r7
 8004752:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004756:	4770      	bx	lr
 8004758:	2000089c 	.word	0x2000089c

0800475c <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 800475c:	b580      	push	{r7, lr}
 800475e:	b086      	sub	sp, #24
 8004760:	af00      	add	r7, sp, #0
 8004762:	60f8      	str	r0, [r7, #12]
 8004764:	60b9      	str	r1, [r7, #8]
 8004766:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8004768:	68fb      	ldr	r3, [r7, #12]
 800476a:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 800476c:	f001 fcec 	bl	8006148 <vPortEnterCritical>
 8004770:	697b      	ldr	r3, [r7, #20]
 8004772:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8004776:	b25b      	sxtb	r3, r3
 8004778:	f1b3 3fff 	cmp.w	r3, #4294967295
 800477c:	d103      	bne.n	8004786 <vQueueWaitForMessageRestricted+0x2a>
 800477e:	697b      	ldr	r3, [r7, #20]
 8004780:	2200      	movs	r2, #0
 8004782:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004786:	697b      	ldr	r3, [r7, #20]
 8004788:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800478c:	b25b      	sxtb	r3, r3
 800478e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004792:	d103      	bne.n	800479c <vQueueWaitForMessageRestricted+0x40>
 8004794:	697b      	ldr	r3, [r7, #20]
 8004796:	2200      	movs	r2, #0
 8004798:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800479c:	f001 fd06 	bl	80061ac <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80047a0:	697b      	ldr	r3, [r7, #20]
 80047a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d106      	bne.n	80047b6 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80047a8:	697b      	ldr	r3, [r7, #20]
 80047aa:	3324      	adds	r3, #36	@ 0x24
 80047ac:	687a      	ldr	r2, [r7, #4]
 80047ae:	68b9      	ldr	r1, [r7, #8]
 80047b0:	4618      	mov	r0, r3
 80047b2:	f000 fc6d 	bl	8005090 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80047b6:	6978      	ldr	r0, [r7, #20]
 80047b8:	f7ff fefb 	bl	80045b2 <prvUnlockQueue>
	}
 80047bc:	bf00      	nop
 80047be:	3718      	adds	r7, #24
 80047c0:	46bd      	mov	sp, r7
 80047c2:	bd80      	pop	{r7, pc}

080047c4 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 80047c4:	b580      	push	{r7, lr}
 80047c6:	b08e      	sub	sp, #56	@ 0x38
 80047c8:	af04      	add	r7, sp, #16
 80047ca:	60f8      	str	r0, [r7, #12]
 80047cc:	60b9      	str	r1, [r7, #8]
 80047ce:	607a      	str	r2, [r7, #4]
 80047d0:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 80047d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80047d4:	2b00      	cmp	r3, #0
 80047d6:	d10b      	bne.n	80047f0 <xTaskCreateStatic+0x2c>
	__asm volatile
 80047d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047dc:	f383 8811 	msr	BASEPRI, r3
 80047e0:	f3bf 8f6f 	isb	sy
 80047e4:	f3bf 8f4f 	dsb	sy
 80047e8:	623b      	str	r3, [r7, #32]
}
 80047ea:	bf00      	nop
 80047ec:	bf00      	nop
 80047ee:	e7fd      	b.n	80047ec <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 80047f0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047f2:	2b00      	cmp	r3, #0
 80047f4:	d10b      	bne.n	800480e <xTaskCreateStatic+0x4a>
	__asm volatile
 80047f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80047fa:	f383 8811 	msr	BASEPRI, r3
 80047fe:	f3bf 8f6f 	isb	sy
 8004802:	f3bf 8f4f 	dsb	sy
 8004806:	61fb      	str	r3, [r7, #28]
}
 8004808:	bf00      	nop
 800480a:	bf00      	nop
 800480c:	e7fd      	b.n	800480a <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 800480e:	23a8      	movs	r3, #168	@ 0xa8
 8004810:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8004812:	693b      	ldr	r3, [r7, #16]
 8004814:	2ba8      	cmp	r3, #168	@ 0xa8
 8004816:	d00b      	beq.n	8004830 <xTaskCreateStatic+0x6c>
	__asm volatile
 8004818:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800481c:	f383 8811 	msr	BASEPRI, r3
 8004820:	f3bf 8f6f 	isb	sy
 8004824:	f3bf 8f4f 	dsb	sy
 8004828:	61bb      	str	r3, [r7, #24]
}
 800482a:	bf00      	nop
 800482c:	bf00      	nop
 800482e:	e7fd      	b.n	800482c <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8004830:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8004832:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004834:	2b00      	cmp	r3, #0
 8004836:	d01e      	beq.n	8004876 <xTaskCreateStatic+0xb2>
 8004838:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800483a:	2b00      	cmp	r3, #0
 800483c:	d01b      	beq.n	8004876 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 800483e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004840:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8004842:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004844:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004846:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8004848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800484a:	2202      	movs	r2, #2
 800484c:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8004850:	2300      	movs	r3, #0
 8004852:	9303      	str	r3, [sp, #12]
 8004854:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004856:	9302      	str	r3, [sp, #8]
 8004858:	f107 0314 	add.w	r3, r7, #20
 800485c:	9301      	str	r3, [sp, #4]
 800485e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004860:	9300      	str	r3, [sp, #0]
 8004862:	683b      	ldr	r3, [r7, #0]
 8004864:	687a      	ldr	r2, [r7, #4]
 8004866:	68b9      	ldr	r1, [r7, #8]
 8004868:	68f8      	ldr	r0, [r7, #12]
 800486a:	f000 f851 	bl	8004910 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800486e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8004870:	f000 f8f6 	bl	8004a60 <prvAddNewTaskToReadyList>
 8004874:	e001      	b.n	800487a <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8004876:	2300      	movs	r3, #0
 8004878:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 800487a:	697b      	ldr	r3, [r7, #20]
	}
 800487c:	4618      	mov	r0, r3
 800487e:	3728      	adds	r7, #40	@ 0x28
 8004880:	46bd      	mov	sp, r7
 8004882:	bd80      	pop	{r7, pc}

08004884 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8004884:	b580      	push	{r7, lr}
 8004886:	b08c      	sub	sp, #48	@ 0x30
 8004888:	af04      	add	r7, sp, #16
 800488a:	60f8      	str	r0, [r7, #12]
 800488c:	60b9      	str	r1, [r7, #8]
 800488e:	603b      	str	r3, [r7, #0]
 8004890:	4613      	mov	r3, r2
 8004892:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8004894:	88fb      	ldrh	r3, [r7, #6]
 8004896:	009b      	lsls	r3, r3, #2
 8004898:	4618      	mov	r0, r3
 800489a:	f001 fd77 	bl	800638c <pvPortMalloc>
 800489e:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 80048a0:	697b      	ldr	r3, [r7, #20]
 80048a2:	2b00      	cmp	r3, #0
 80048a4:	d00e      	beq.n	80048c4 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80048a6:	20a8      	movs	r0, #168	@ 0xa8
 80048a8:	f001 fd70 	bl	800638c <pvPortMalloc>
 80048ac:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 80048ae:	69fb      	ldr	r3, [r7, #28]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d003      	beq.n	80048bc <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 80048b4:	69fb      	ldr	r3, [r7, #28]
 80048b6:	697a      	ldr	r2, [r7, #20]
 80048b8:	631a      	str	r2, [r3, #48]	@ 0x30
 80048ba:	e005      	b.n	80048c8 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 80048bc:	6978      	ldr	r0, [r7, #20]
 80048be:	f001 fe33 	bl	8006528 <vPortFree>
 80048c2:	e001      	b.n	80048c8 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 80048c4:	2300      	movs	r3, #0
 80048c6:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 80048c8:	69fb      	ldr	r3, [r7, #28]
 80048ca:	2b00      	cmp	r3, #0
 80048cc:	d017      	beq.n	80048fe <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 80048ce:	69fb      	ldr	r3, [r7, #28]
 80048d0:	2200      	movs	r2, #0
 80048d2:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80048d6:	88fa      	ldrh	r2, [r7, #6]
 80048d8:	2300      	movs	r3, #0
 80048da:	9303      	str	r3, [sp, #12]
 80048dc:	69fb      	ldr	r3, [r7, #28]
 80048de:	9302      	str	r3, [sp, #8]
 80048e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80048e2:	9301      	str	r3, [sp, #4]
 80048e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80048e6:	9300      	str	r3, [sp, #0]
 80048e8:	683b      	ldr	r3, [r7, #0]
 80048ea:	68b9      	ldr	r1, [r7, #8]
 80048ec:	68f8      	ldr	r0, [r7, #12]
 80048ee:	f000 f80f 	bl	8004910 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80048f2:	69f8      	ldr	r0, [r7, #28]
 80048f4:	f000 f8b4 	bl	8004a60 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80048f8:	2301      	movs	r3, #1
 80048fa:	61bb      	str	r3, [r7, #24]
 80048fc:	e002      	b.n	8004904 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80048fe:	f04f 33ff 	mov.w	r3, #4294967295
 8004902:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8004904:	69bb      	ldr	r3, [r7, #24]
	}
 8004906:	4618      	mov	r0, r3
 8004908:	3720      	adds	r7, #32
 800490a:	46bd      	mov	sp, r7
 800490c:	bd80      	pop	{r7, pc}
	...

08004910 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8004910:	b580      	push	{r7, lr}
 8004912:	b088      	sub	sp, #32
 8004914:	af00      	add	r7, sp, #0
 8004916:	60f8      	str	r0, [r7, #12]
 8004918:	60b9      	str	r1, [r7, #8]
 800491a:	607a      	str	r2, [r7, #4]
 800491c:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 800491e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004920:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	009b      	lsls	r3, r3, #2
 8004926:	461a      	mov	r2, r3
 8004928:	21a5      	movs	r1, #165	@ 0xa5
 800492a:	f002 f927 	bl	8006b7c <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 800492e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004930:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8004938:	3b01      	subs	r3, #1
 800493a:	009b      	lsls	r3, r3, #2
 800493c:	4413      	add	r3, r2
 800493e:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8004940:	69bb      	ldr	r3, [r7, #24]
 8004942:	f023 0307 	bic.w	r3, r3, #7
 8004946:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8004948:	69bb      	ldr	r3, [r7, #24]
 800494a:	f003 0307 	and.w	r3, r3, #7
 800494e:	2b00      	cmp	r3, #0
 8004950:	d00b      	beq.n	800496a <prvInitialiseNewTask+0x5a>
	__asm volatile
 8004952:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004956:	f383 8811 	msr	BASEPRI, r3
 800495a:	f3bf 8f6f 	isb	sy
 800495e:	f3bf 8f4f 	dsb	sy
 8004962:	617b      	str	r3, [r7, #20]
}
 8004964:	bf00      	nop
 8004966:	bf00      	nop
 8004968:	e7fd      	b.n	8004966 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 800496a:	68bb      	ldr	r3, [r7, #8]
 800496c:	2b00      	cmp	r3, #0
 800496e:	d01f      	beq.n	80049b0 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004970:	2300      	movs	r3, #0
 8004972:	61fb      	str	r3, [r7, #28]
 8004974:	e012      	b.n	800499c <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8004976:	68ba      	ldr	r2, [r7, #8]
 8004978:	69fb      	ldr	r3, [r7, #28]
 800497a:	4413      	add	r3, r2
 800497c:	7819      	ldrb	r1, [r3, #0]
 800497e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004980:	69fb      	ldr	r3, [r7, #28]
 8004982:	4413      	add	r3, r2
 8004984:	3334      	adds	r3, #52	@ 0x34
 8004986:	460a      	mov	r2, r1
 8004988:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 800498a:	68ba      	ldr	r2, [r7, #8]
 800498c:	69fb      	ldr	r3, [r7, #28]
 800498e:	4413      	add	r3, r2
 8004990:	781b      	ldrb	r3, [r3, #0]
 8004992:	2b00      	cmp	r3, #0
 8004994:	d006      	beq.n	80049a4 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8004996:	69fb      	ldr	r3, [r7, #28]
 8004998:	3301      	adds	r3, #1
 800499a:	61fb      	str	r3, [r7, #28]
 800499c:	69fb      	ldr	r3, [r7, #28]
 800499e:	2b0f      	cmp	r3, #15
 80049a0:	d9e9      	bls.n	8004976 <prvInitialiseNewTask+0x66>
 80049a2:	e000      	b.n	80049a6 <prvInitialiseNewTask+0x96>
			{
				break;
 80049a4:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 80049a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049a8:	2200      	movs	r2, #0
 80049aa:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80049ae:	e003      	b.n	80049b8 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80049b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049b2:	2200      	movs	r2, #0
 80049b4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80049b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049ba:	2b37      	cmp	r3, #55	@ 0x37
 80049bc:	d901      	bls.n	80049c2 <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80049be:	2337      	movs	r3, #55	@ 0x37
 80049c0:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 80049c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049c4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80049c6:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 80049c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ca:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80049cc:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 80049ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d0:	2200      	movs	r2, #0
 80049d2:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80049d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049d6:	3304      	adds	r3, #4
 80049d8:	4618      	mov	r0, r3
 80049da:	f7fe fe95 	bl	8003708 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80049de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049e0:	3318      	adds	r3, #24
 80049e2:	4618      	mov	r0, r3
 80049e4:	f7fe fe90 	bl	8003708 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80049e8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049ec:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80049ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80049f0:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80049f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049f6:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80049f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80049fa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80049fc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80049fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a00:	2200      	movs	r2, #0
 8004a02:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8004a06:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a08:	2200      	movs	r2, #0
 8004a0a:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8004a0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a10:	3354      	adds	r3, #84	@ 0x54
 8004a12:	224c      	movs	r2, #76	@ 0x4c
 8004a14:	2100      	movs	r1, #0
 8004a16:	4618      	mov	r0, r3
 8004a18:	f002 f8b0 	bl	8006b7c <memset>
 8004a1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a1e:	4a0d      	ldr	r2, [pc, #52]	@ (8004a54 <prvInitialiseNewTask+0x144>)
 8004a20:	659a      	str	r2, [r3, #88]	@ 0x58
 8004a22:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a24:	4a0c      	ldr	r2, [pc, #48]	@ (8004a58 <prvInitialiseNewTask+0x148>)
 8004a26:	65da      	str	r2, [r3, #92]	@ 0x5c
 8004a28:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a2a:	4a0c      	ldr	r2, [pc, #48]	@ (8004a5c <prvInitialiseNewTask+0x14c>)
 8004a2c:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8004a2e:	683a      	ldr	r2, [r7, #0]
 8004a30:	68f9      	ldr	r1, [r7, #12]
 8004a32:	69b8      	ldr	r0, [r7, #24]
 8004a34:	f001 fa5a 	bl	8005eec <pxPortInitialiseStack>
 8004a38:	4602      	mov	r2, r0
 8004a3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a3c:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8004a3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a40:	2b00      	cmp	r3, #0
 8004a42:	d002      	beq.n	8004a4a <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8004a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a46:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8004a48:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004a4a:	bf00      	nop
 8004a4c:	3720      	adds	r7, #32
 8004a4e:	46bd      	mov	sp, r7
 8004a50:	bd80      	pop	{r7, pc}
 8004a52:	bf00      	nop
 8004a54:	20004b30 	.word	0x20004b30
 8004a58:	20004b98 	.word	0x20004b98
 8004a5c:	20004c00 	.word	0x20004c00

08004a60 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8004a60:	b580      	push	{r7, lr}
 8004a62:	b082      	sub	sp, #8
 8004a64:	af00      	add	r7, sp, #0
 8004a66:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8004a68:	f001 fb6e 	bl	8006148 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8004a6c:	4b2d      	ldr	r3, [pc, #180]	@ (8004b24 <prvAddNewTaskToReadyList+0xc4>)
 8004a6e:	681b      	ldr	r3, [r3, #0]
 8004a70:	3301      	adds	r3, #1
 8004a72:	4a2c      	ldr	r2, [pc, #176]	@ (8004b24 <prvAddNewTaskToReadyList+0xc4>)
 8004a74:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8004a76:	4b2c      	ldr	r3, [pc, #176]	@ (8004b28 <prvAddNewTaskToReadyList+0xc8>)
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	2b00      	cmp	r3, #0
 8004a7c:	d109      	bne.n	8004a92 <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8004a7e:	4a2a      	ldr	r2, [pc, #168]	@ (8004b28 <prvAddNewTaskToReadyList+0xc8>)
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8004a84:	4b27      	ldr	r3, [pc, #156]	@ (8004b24 <prvAddNewTaskToReadyList+0xc4>)
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	2b01      	cmp	r3, #1
 8004a8a:	d110      	bne.n	8004aae <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8004a8c:	f000 fc2e 	bl	80052ec <prvInitialiseTaskLists>
 8004a90:	e00d      	b.n	8004aae <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8004a92:	4b26      	ldr	r3, [pc, #152]	@ (8004b2c <prvAddNewTaskToReadyList+0xcc>)
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	2b00      	cmp	r3, #0
 8004a98:	d109      	bne.n	8004aae <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8004a9a:	4b23      	ldr	r3, [pc, #140]	@ (8004b28 <prvAddNewTaskToReadyList+0xc8>)
 8004a9c:	681b      	ldr	r3, [r3, #0]
 8004a9e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004aa0:	687b      	ldr	r3, [r7, #4]
 8004aa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004aa4:	429a      	cmp	r2, r3
 8004aa6:	d802      	bhi.n	8004aae <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8004aa8:	4a1f      	ldr	r2, [pc, #124]	@ (8004b28 <prvAddNewTaskToReadyList+0xc8>)
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8004aae:	4b20      	ldr	r3, [pc, #128]	@ (8004b30 <prvAddNewTaskToReadyList+0xd0>)
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	4a1e      	ldr	r2, [pc, #120]	@ (8004b30 <prvAddNewTaskToReadyList+0xd0>)
 8004ab6:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8004ab8:	4b1d      	ldr	r3, [pc, #116]	@ (8004b30 <prvAddNewTaskToReadyList+0xd0>)
 8004aba:	681a      	ldr	r2, [r3, #0]
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ac4:	4b1b      	ldr	r3, [pc, #108]	@ (8004b34 <prvAddNewTaskToReadyList+0xd4>)
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	429a      	cmp	r2, r3
 8004aca:	d903      	bls.n	8004ad4 <prvAddNewTaskToReadyList+0x74>
 8004acc:	687b      	ldr	r3, [r7, #4]
 8004ace:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004ad0:	4a18      	ldr	r2, [pc, #96]	@ (8004b34 <prvAddNewTaskToReadyList+0xd4>)
 8004ad2:	6013      	str	r3, [r2, #0]
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ad8:	4613      	mov	r3, r2
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	4413      	add	r3, r2
 8004ade:	009b      	lsls	r3, r3, #2
 8004ae0:	4a15      	ldr	r2, [pc, #84]	@ (8004b38 <prvAddNewTaskToReadyList+0xd8>)
 8004ae2:	441a      	add	r2, r3
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	3304      	adds	r3, #4
 8004ae8:	4619      	mov	r1, r3
 8004aea:	4610      	mov	r0, r2
 8004aec:	f7fe fe19 	bl	8003722 <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8004af0:	f001 fb5c 	bl	80061ac <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8004af4:	4b0d      	ldr	r3, [pc, #52]	@ (8004b2c <prvAddNewTaskToReadyList+0xcc>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	2b00      	cmp	r3, #0
 8004afa:	d00e      	beq.n	8004b1a <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8004afc:	4b0a      	ldr	r3, [pc, #40]	@ (8004b28 <prvAddNewTaskToReadyList+0xc8>)
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b06:	429a      	cmp	r2, r3
 8004b08:	d207      	bcs.n	8004b1a <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8004b0a:	4b0c      	ldr	r3, [pc, #48]	@ (8004b3c <prvAddNewTaskToReadyList+0xdc>)
 8004b0c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b10:	601a      	str	r2, [r3, #0]
 8004b12:	f3bf 8f4f 	dsb	sy
 8004b16:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8004b1a:	bf00      	nop
 8004b1c:	3708      	adds	r7, #8
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	bd80      	pop	{r7, pc}
 8004b22:	bf00      	nop
 8004b24:	20000db0 	.word	0x20000db0
 8004b28:	200008dc 	.word	0x200008dc
 8004b2c:	20000dbc 	.word	0x20000dbc
 8004b30:	20000dcc 	.word	0x20000dcc
 8004b34:	20000db8 	.word	0x20000db8
 8004b38:	200008e0 	.word	0x200008e0
 8004b3c:	e000ed04 	.word	0xe000ed04

08004b40 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b084      	sub	sp, #16
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8004b48:	2300      	movs	r3, #0
 8004b4a:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	2b00      	cmp	r3, #0
 8004b50:	d018      	beq.n	8004b84 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8004b52:	4b14      	ldr	r3, [pc, #80]	@ (8004ba4 <vTaskDelay+0x64>)
 8004b54:	681b      	ldr	r3, [r3, #0]
 8004b56:	2b00      	cmp	r3, #0
 8004b58:	d00b      	beq.n	8004b72 <vTaskDelay+0x32>
	__asm volatile
 8004b5a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004b5e:	f383 8811 	msr	BASEPRI, r3
 8004b62:	f3bf 8f6f 	isb	sy
 8004b66:	f3bf 8f4f 	dsb	sy
 8004b6a:	60bb      	str	r3, [r7, #8]
}
 8004b6c:	bf00      	nop
 8004b6e:	bf00      	nop
 8004b70:	e7fd      	b.n	8004b6e <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8004b72:	f000 f88b 	bl	8004c8c <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8004b76:	2100      	movs	r1, #0
 8004b78:	6878      	ldr	r0, [r7, #4]
 8004b7a:	f000 fe09 	bl	8005790 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8004b7e:	f000 f893 	bl	8004ca8 <xTaskResumeAll>
 8004b82:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8004b84:	68fb      	ldr	r3, [r7, #12]
 8004b86:	2b00      	cmp	r3, #0
 8004b88:	d107      	bne.n	8004b9a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8004b8a:	4b07      	ldr	r3, [pc, #28]	@ (8004ba8 <vTaskDelay+0x68>)
 8004b8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004b90:	601a      	str	r2, [r3, #0]
 8004b92:	f3bf 8f4f 	dsb	sy
 8004b96:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8004b9a:	bf00      	nop
 8004b9c:	3710      	adds	r7, #16
 8004b9e:	46bd      	mov	sp, r7
 8004ba0:	bd80      	pop	{r7, pc}
 8004ba2:	bf00      	nop
 8004ba4:	20000dd8 	.word	0x20000dd8
 8004ba8:	e000ed04 	.word	0xe000ed04

08004bac <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8004bac:	b580      	push	{r7, lr}
 8004bae:	b08a      	sub	sp, #40	@ 0x28
 8004bb0:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8004bb2:	2300      	movs	r3, #0
 8004bb4:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8004bba:	463a      	mov	r2, r7
 8004bbc:	1d39      	adds	r1, r7, #4
 8004bbe:	f107 0308 	add.w	r3, r7, #8
 8004bc2:	4618      	mov	r0, r3
 8004bc4:	f7fe fd4c 	bl	8003660 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8004bc8:	6839      	ldr	r1, [r7, #0]
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	68ba      	ldr	r2, [r7, #8]
 8004bce:	9202      	str	r2, [sp, #8]
 8004bd0:	9301      	str	r3, [sp, #4]
 8004bd2:	2300      	movs	r3, #0
 8004bd4:	9300      	str	r3, [sp, #0]
 8004bd6:	2300      	movs	r3, #0
 8004bd8:	460a      	mov	r2, r1
 8004bda:	4924      	ldr	r1, [pc, #144]	@ (8004c6c <vTaskStartScheduler+0xc0>)
 8004bdc:	4824      	ldr	r0, [pc, #144]	@ (8004c70 <vTaskStartScheduler+0xc4>)
 8004bde:	f7ff fdf1 	bl	80047c4 <xTaskCreateStatic>
 8004be2:	4603      	mov	r3, r0
 8004be4:	4a23      	ldr	r2, [pc, #140]	@ (8004c74 <vTaskStartScheduler+0xc8>)
 8004be6:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8004be8:	4b22      	ldr	r3, [pc, #136]	@ (8004c74 <vTaskStartScheduler+0xc8>)
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	2b00      	cmp	r3, #0
 8004bee:	d002      	beq.n	8004bf6 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8004bf0:	2301      	movs	r3, #1
 8004bf2:	617b      	str	r3, [r7, #20]
 8004bf4:	e001      	b.n	8004bfa <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8004bfa:	697b      	ldr	r3, [r7, #20]
 8004bfc:	2b01      	cmp	r3, #1
 8004bfe:	d102      	bne.n	8004c06 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8004c00:	f000 fe1a 	bl	8005838 <xTimerCreateTimerTask>
 8004c04:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8004c06:	697b      	ldr	r3, [r7, #20]
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d11b      	bne.n	8004c44 <vTaskStartScheduler+0x98>
	__asm volatile
 8004c0c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c10:	f383 8811 	msr	BASEPRI, r3
 8004c14:	f3bf 8f6f 	isb	sy
 8004c18:	f3bf 8f4f 	dsb	sy
 8004c1c:	613b      	str	r3, [r7, #16]
}
 8004c1e:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8004c20:	4b15      	ldr	r3, [pc, #84]	@ (8004c78 <vTaskStartScheduler+0xcc>)
 8004c22:	681b      	ldr	r3, [r3, #0]
 8004c24:	3354      	adds	r3, #84	@ 0x54
 8004c26:	4a15      	ldr	r2, [pc, #84]	@ (8004c7c <vTaskStartScheduler+0xd0>)
 8004c28:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8004c2a:	4b15      	ldr	r3, [pc, #84]	@ (8004c80 <vTaskStartScheduler+0xd4>)
 8004c2c:	f04f 32ff 	mov.w	r2, #4294967295
 8004c30:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8004c32:	4b14      	ldr	r3, [pc, #80]	@ (8004c84 <vTaskStartScheduler+0xd8>)
 8004c34:	2201      	movs	r2, #1
 8004c36:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8004c38:	4b13      	ldr	r3, [pc, #76]	@ (8004c88 <vTaskStartScheduler+0xdc>)
 8004c3a:	2200      	movs	r2, #0
 8004c3c:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8004c3e:	f001 f9df 	bl	8006000 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8004c42:	e00f      	b.n	8004c64 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c4a:	d10b      	bne.n	8004c64 <vTaskStartScheduler+0xb8>
	__asm volatile
 8004c4c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004c50:	f383 8811 	msr	BASEPRI, r3
 8004c54:	f3bf 8f6f 	isb	sy
 8004c58:	f3bf 8f4f 	dsb	sy
 8004c5c:	60fb      	str	r3, [r7, #12]
}
 8004c5e:	bf00      	nop
 8004c60:	bf00      	nop
 8004c62:	e7fd      	b.n	8004c60 <vTaskStartScheduler+0xb4>
}
 8004c64:	bf00      	nop
 8004c66:	3718      	adds	r7, #24
 8004c68:	46bd      	mov	sp, r7
 8004c6a:	bd80      	pop	{r7, pc}
 8004c6c:	08007848 	.word	0x08007848
 8004c70:	080052bd 	.word	0x080052bd
 8004c74:	20000dd4 	.word	0x20000dd4
 8004c78:	200008dc 	.word	0x200008dc
 8004c7c:	2000001c 	.word	0x2000001c
 8004c80:	20000dd0 	.word	0x20000dd0
 8004c84:	20000dbc 	.word	0x20000dbc
 8004c88:	20000db4 	.word	0x20000db4

08004c8c <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8004c8c:	b480      	push	{r7}
 8004c8e:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8004c90:	4b04      	ldr	r3, [pc, #16]	@ (8004ca4 <vTaskSuspendAll+0x18>)
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	3301      	adds	r3, #1
 8004c96:	4a03      	ldr	r2, [pc, #12]	@ (8004ca4 <vTaskSuspendAll+0x18>)
 8004c98:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8004c9a:	bf00      	nop
 8004c9c:	46bd      	mov	sp, r7
 8004c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ca2:	4770      	bx	lr
 8004ca4:	20000dd8 	.word	0x20000dd8

08004ca8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8004ca8:	b580      	push	{r7, lr}
 8004caa:	b084      	sub	sp, #16
 8004cac:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8004cae:	2300      	movs	r3, #0
 8004cb0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8004cb2:	2300      	movs	r3, #0
 8004cb4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8004cb6:	4b42      	ldr	r3, [pc, #264]	@ (8004dc0 <xTaskResumeAll+0x118>)
 8004cb8:	681b      	ldr	r3, [r3, #0]
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d10b      	bne.n	8004cd6 <xTaskResumeAll+0x2e>
	__asm volatile
 8004cbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004cc2:	f383 8811 	msr	BASEPRI, r3
 8004cc6:	f3bf 8f6f 	isb	sy
 8004cca:	f3bf 8f4f 	dsb	sy
 8004cce:	603b      	str	r3, [r7, #0]
}
 8004cd0:	bf00      	nop
 8004cd2:	bf00      	nop
 8004cd4:	e7fd      	b.n	8004cd2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8004cd6:	f001 fa37 	bl	8006148 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8004cda:	4b39      	ldr	r3, [pc, #228]	@ (8004dc0 <xTaskResumeAll+0x118>)
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	3b01      	subs	r3, #1
 8004ce0:	4a37      	ldr	r2, [pc, #220]	@ (8004dc0 <xTaskResumeAll+0x118>)
 8004ce2:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004ce4:	4b36      	ldr	r3, [pc, #216]	@ (8004dc0 <xTaskResumeAll+0x118>)
 8004ce6:	681b      	ldr	r3, [r3, #0]
 8004ce8:	2b00      	cmp	r3, #0
 8004cea:	d162      	bne.n	8004db2 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8004cec:	4b35      	ldr	r3, [pc, #212]	@ (8004dc4 <xTaskResumeAll+0x11c>)
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	2b00      	cmp	r3, #0
 8004cf2:	d05e      	beq.n	8004db2 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004cf4:	e02f      	b.n	8004d56 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004cf6:	4b34      	ldr	r3, [pc, #208]	@ (8004dc8 <xTaskResumeAll+0x120>)
 8004cf8:	68db      	ldr	r3, [r3, #12]
 8004cfa:	68db      	ldr	r3, [r3, #12]
 8004cfc:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004cfe:	68fb      	ldr	r3, [r7, #12]
 8004d00:	3318      	adds	r3, #24
 8004d02:	4618      	mov	r0, r3
 8004d04:	f7fe fd6a 	bl	80037dc <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	3304      	adds	r3, #4
 8004d0c:	4618      	mov	r0, r3
 8004d0e:	f7fe fd65 	bl	80037dc <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8004d12:	68fb      	ldr	r3, [r7, #12]
 8004d14:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d16:	4b2d      	ldr	r3, [pc, #180]	@ (8004dcc <xTaskResumeAll+0x124>)
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	429a      	cmp	r2, r3
 8004d1c:	d903      	bls.n	8004d26 <xTaskResumeAll+0x7e>
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d22:	4a2a      	ldr	r2, [pc, #168]	@ (8004dcc <xTaskResumeAll+0x124>)
 8004d24:	6013      	str	r3, [r2, #0]
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d2a:	4613      	mov	r3, r2
 8004d2c:	009b      	lsls	r3, r3, #2
 8004d2e:	4413      	add	r3, r2
 8004d30:	009b      	lsls	r3, r3, #2
 8004d32:	4a27      	ldr	r2, [pc, #156]	@ (8004dd0 <xTaskResumeAll+0x128>)
 8004d34:	441a      	add	r2, r3
 8004d36:	68fb      	ldr	r3, [r7, #12]
 8004d38:	3304      	adds	r3, #4
 8004d3a:	4619      	mov	r1, r3
 8004d3c:	4610      	mov	r0, r2
 8004d3e:	f7fe fcf0 	bl	8003722 <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004d46:	4b23      	ldr	r3, [pc, #140]	@ (8004dd4 <xTaskResumeAll+0x12c>)
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004d4c:	429a      	cmp	r2, r3
 8004d4e:	d302      	bcc.n	8004d56 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8004d50:	4b21      	ldr	r3, [pc, #132]	@ (8004dd8 <xTaskResumeAll+0x130>)
 8004d52:	2201      	movs	r2, #1
 8004d54:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8004d56:	4b1c      	ldr	r3, [pc, #112]	@ (8004dc8 <xTaskResumeAll+0x120>)
 8004d58:	681b      	ldr	r3, [r3, #0]
 8004d5a:	2b00      	cmp	r3, #0
 8004d5c:	d1cb      	bne.n	8004cf6 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8004d5e:	68fb      	ldr	r3, [r7, #12]
 8004d60:	2b00      	cmp	r3, #0
 8004d62:	d001      	beq.n	8004d68 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8004d64:	f000 fb66 	bl	8005434 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8004d68:	4b1c      	ldr	r3, [pc, #112]	@ (8004ddc <xTaskResumeAll+0x134>)
 8004d6a:	681b      	ldr	r3, [r3, #0]
 8004d6c:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d010      	beq.n	8004d96 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8004d74:	f000 f846 	bl	8004e04 <xTaskIncrementTick>
 8004d78:	4603      	mov	r3, r0
 8004d7a:	2b00      	cmp	r3, #0
 8004d7c:	d002      	beq.n	8004d84 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 8004d7e:	4b16      	ldr	r3, [pc, #88]	@ (8004dd8 <xTaskResumeAll+0x130>)
 8004d80:	2201      	movs	r2, #1
 8004d82:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8004d84:	687b      	ldr	r3, [r7, #4]
 8004d86:	3b01      	subs	r3, #1
 8004d88:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	2b00      	cmp	r3, #0
 8004d8e:	d1f1      	bne.n	8004d74 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 8004d90:	4b12      	ldr	r3, [pc, #72]	@ (8004ddc <xTaskResumeAll+0x134>)
 8004d92:	2200      	movs	r2, #0
 8004d94:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8004d96:	4b10      	ldr	r3, [pc, #64]	@ (8004dd8 <xTaskResumeAll+0x130>)
 8004d98:	681b      	ldr	r3, [r3, #0]
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d009      	beq.n	8004db2 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 8004d9e:	2301      	movs	r3, #1
 8004da0:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 8004da2:	4b0f      	ldr	r3, [pc, #60]	@ (8004de0 <xTaskResumeAll+0x138>)
 8004da4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8004da8:	601a      	str	r2, [r3, #0]
 8004daa:	f3bf 8f4f 	dsb	sy
 8004dae:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8004db2:	f001 f9fb 	bl	80061ac <vPortExitCritical>

	return xAlreadyYielded;
 8004db6:	68bb      	ldr	r3, [r7, #8]
}
 8004db8:	4618      	mov	r0, r3
 8004dba:	3710      	adds	r7, #16
 8004dbc:	46bd      	mov	sp, r7
 8004dbe:	bd80      	pop	{r7, pc}
 8004dc0:	20000dd8 	.word	0x20000dd8
 8004dc4:	20000db0 	.word	0x20000db0
 8004dc8:	20000d70 	.word	0x20000d70
 8004dcc:	20000db8 	.word	0x20000db8
 8004dd0:	200008e0 	.word	0x200008e0
 8004dd4:	200008dc 	.word	0x200008dc
 8004dd8:	20000dc4 	.word	0x20000dc4
 8004ddc:	20000dc0 	.word	0x20000dc0
 8004de0:	e000ed04 	.word	0xe000ed04

08004de4 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8004de4:	b480      	push	{r7}
 8004de6:	b083      	sub	sp, #12
 8004de8:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8004dea:	4b05      	ldr	r3, [pc, #20]	@ (8004e00 <xTaskGetTickCount+0x1c>)
 8004dec:	681b      	ldr	r3, [r3, #0]
 8004dee:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8004df0:	687b      	ldr	r3, [r7, #4]
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	370c      	adds	r7, #12
 8004df6:	46bd      	mov	sp, r7
 8004df8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dfc:	4770      	bx	lr
 8004dfe:	bf00      	nop
 8004e00:	20000db4 	.word	0x20000db4

08004e04 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b086      	sub	sp, #24
 8004e08:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8004e0a:	2300      	movs	r3, #0
 8004e0c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8004e0e:	4b4f      	ldr	r3, [pc, #316]	@ (8004f4c <xTaskIncrementTick+0x148>)
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	2b00      	cmp	r3, #0
 8004e14:	f040 8090 	bne.w	8004f38 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8004e18:	4b4d      	ldr	r3, [pc, #308]	@ (8004f50 <xTaskIncrementTick+0x14c>)
 8004e1a:	681b      	ldr	r3, [r3, #0]
 8004e1c:	3301      	adds	r3, #1
 8004e1e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8004e20:	4a4b      	ldr	r2, [pc, #300]	@ (8004f50 <xTaskIncrementTick+0x14c>)
 8004e22:	693b      	ldr	r3, [r7, #16]
 8004e24:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	2b00      	cmp	r3, #0
 8004e2a:	d121      	bne.n	8004e70 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8004e2c:	4b49      	ldr	r3, [pc, #292]	@ (8004f54 <xTaskIncrementTick+0x150>)
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	681b      	ldr	r3, [r3, #0]
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d00b      	beq.n	8004e4e <xTaskIncrementTick+0x4a>
	__asm volatile
 8004e36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004e3a:	f383 8811 	msr	BASEPRI, r3
 8004e3e:	f3bf 8f6f 	isb	sy
 8004e42:	f3bf 8f4f 	dsb	sy
 8004e46:	603b      	str	r3, [r7, #0]
}
 8004e48:	bf00      	nop
 8004e4a:	bf00      	nop
 8004e4c:	e7fd      	b.n	8004e4a <xTaskIncrementTick+0x46>
 8004e4e:	4b41      	ldr	r3, [pc, #260]	@ (8004f54 <xTaskIncrementTick+0x150>)
 8004e50:	681b      	ldr	r3, [r3, #0]
 8004e52:	60fb      	str	r3, [r7, #12]
 8004e54:	4b40      	ldr	r3, [pc, #256]	@ (8004f58 <xTaskIncrementTick+0x154>)
 8004e56:	681b      	ldr	r3, [r3, #0]
 8004e58:	4a3e      	ldr	r2, [pc, #248]	@ (8004f54 <xTaskIncrementTick+0x150>)
 8004e5a:	6013      	str	r3, [r2, #0]
 8004e5c:	4a3e      	ldr	r2, [pc, #248]	@ (8004f58 <xTaskIncrementTick+0x154>)
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	6013      	str	r3, [r2, #0]
 8004e62:	4b3e      	ldr	r3, [pc, #248]	@ (8004f5c <xTaskIncrementTick+0x158>)
 8004e64:	681b      	ldr	r3, [r3, #0]
 8004e66:	3301      	adds	r3, #1
 8004e68:	4a3c      	ldr	r2, [pc, #240]	@ (8004f5c <xTaskIncrementTick+0x158>)
 8004e6a:	6013      	str	r3, [r2, #0]
 8004e6c:	f000 fae2 	bl	8005434 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8004e70:	4b3b      	ldr	r3, [pc, #236]	@ (8004f60 <xTaskIncrementTick+0x15c>)
 8004e72:	681b      	ldr	r3, [r3, #0]
 8004e74:	693a      	ldr	r2, [r7, #16]
 8004e76:	429a      	cmp	r2, r3
 8004e78:	d349      	bcc.n	8004f0e <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004e7a:	4b36      	ldr	r3, [pc, #216]	@ (8004f54 <xTaskIncrementTick+0x150>)
 8004e7c:	681b      	ldr	r3, [r3, #0]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d104      	bne.n	8004e8e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8004e84:	4b36      	ldr	r3, [pc, #216]	@ (8004f60 <xTaskIncrementTick+0x15c>)
 8004e86:	f04f 32ff 	mov.w	r2, #4294967295
 8004e8a:	601a      	str	r2, [r3, #0]
					break;
 8004e8c:	e03f      	b.n	8004f0e <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004e8e:	4b31      	ldr	r3, [pc, #196]	@ (8004f54 <xTaskIncrementTick+0x150>)
 8004e90:	681b      	ldr	r3, [r3, #0]
 8004e92:	68db      	ldr	r3, [r3, #12]
 8004e94:	68db      	ldr	r3, [r3, #12]
 8004e96:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8004e98:	68bb      	ldr	r3, [r7, #8]
 8004e9a:	685b      	ldr	r3, [r3, #4]
 8004e9c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8004e9e:	693a      	ldr	r2, [r7, #16]
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	429a      	cmp	r2, r3
 8004ea4:	d203      	bcs.n	8004eae <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8004ea6:	4a2e      	ldr	r2, [pc, #184]	@ (8004f60 <xTaskIncrementTick+0x15c>)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8004eac:	e02f      	b.n	8004f0e <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8004eae:	68bb      	ldr	r3, [r7, #8]
 8004eb0:	3304      	adds	r3, #4
 8004eb2:	4618      	mov	r0, r3
 8004eb4:	f7fe fc92 	bl	80037dc <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8004eb8:	68bb      	ldr	r3, [r7, #8]
 8004eba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ebc:	2b00      	cmp	r3, #0
 8004ebe:	d004      	beq.n	8004eca <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8004ec0:	68bb      	ldr	r3, [r7, #8]
 8004ec2:	3318      	adds	r3, #24
 8004ec4:	4618      	mov	r0, r3
 8004ec6:	f7fe fc89 	bl	80037dc <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8004eca:	68bb      	ldr	r3, [r7, #8]
 8004ecc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ece:	4b25      	ldr	r3, [pc, #148]	@ (8004f64 <xTaskIncrementTick+0x160>)
 8004ed0:	681b      	ldr	r3, [r3, #0]
 8004ed2:	429a      	cmp	r2, r3
 8004ed4:	d903      	bls.n	8004ede <xTaskIncrementTick+0xda>
 8004ed6:	68bb      	ldr	r3, [r7, #8]
 8004ed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004eda:	4a22      	ldr	r2, [pc, #136]	@ (8004f64 <xTaskIncrementTick+0x160>)
 8004edc:	6013      	str	r3, [r2, #0]
 8004ede:	68bb      	ldr	r3, [r7, #8]
 8004ee0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004ee2:	4613      	mov	r3, r2
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	4413      	add	r3, r2
 8004ee8:	009b      	lsls	r3, r3, #2
 8004eea:	4a1f      	ldr	r2, [pc, #124]	@ (8004f68 <xTaskIncrementTick+0x164>)
 8004eec:	441a      	add	r2, r3
 8004eee:	68bb      	ldr	r3, [r7, #8]
 8004ef0:	3304      	adds	r3, #4
 8004ef2:	4619      	mov	r1, r3
 8004ef4:	4610      	mov	r0, r2
 8004ef6:	f7fe fc14 	bl	8003722 <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8004efa:	68bb      	ldr	r3, [r7, #8]
 8004efc:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004efe:	4b1b      	ldr	r3, [pc, #108]	@ (8004f6c <xTaskIncrementTick+0x168>)
 8004f00:	681b      	ldr	r3, [r3, #0]
 8004f02:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004f04:	429a      	cmp	r2, r3
 8004f06:	d3b8      	bcc.n	8004e7a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8004f08:	2301      	movs	r3, #1
 8004f0a:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8004f0c:	e7b5      	b.n	8004e7a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8004f0e:	4b17      	ldr	r3, [pc, #92]	@ (8004f6c <xTaskIncrementTick+0x168>)
 8004f10:	681b      	ldr	r3, [r3, #0]
 8004f12:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8004f14:	4914      	ldr	r1, [pc, #80]	@ (8004f68 <xTaskIncrementTick+0x164>)
 8004f16:	4613      	mov	r3, r2
 8004f18:	009b      	lsls	r3, r3, #2
 8004f1a:	4413      	add	r3, r2
 8004f1c:	009b      	lsls	r3, r3, #2
 8004f1e:	440b      	add	r3, r1
 8004f20:	681b      	ldr	r3, [r3, #0]
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d901      	bls.n	8004f2a <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 8004f26:	2301      	movs	r3, #1
 8004f28:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8004f2a:	4b11      	ldr	r3, [pc, #68]	@ (8004f70 <xTaskIncrementTick+0x16c>)
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	2b00      	cmp	r3, #0
 8004f30:	d007      	beq.n	8004f42 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8004f32:	2301      	movs	r3, #1
 8004f34:	617b      	str	r3, [r7, #20]
 8004f36:	e004      	b.n	8004f42 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8004f38:	4b0e      	ldr	r3, [pc, #56]	@ (8004f74 <xTaskIncrementTick+0x170>)
 8004f3a:	681b      	ldr	r3, [r3, #0]
 8004f3c:	3301      	adds	r3, #1
 8004f3e:	4a0d      	ldr	r2, [pc, #52]	@ (8004f74 <xTaskIncrementTick+0x170>)
 8004f40:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8004f42:	697b      	ldr	r3, [r7, #20]
}
 8004f44:	4618      	mov	r0, r3
 8004f46:	3718      	adds	r7, #24
 8004f48:	46bd      	mov	sp, r7
 8004f4a:	bd80      	pop	{r7, pc}
 8004f4c:	20000dd8 	.word	0x20000dd8
 8004f50:	20000db4 	.word	0x20000db4
 8004f54:	20000d68 	.word	0x20000d68
 8004f58:	20000d6c 	.word	0x20000d6c
 8004f5c:	20000dc8 	.word	0x20000dc8
 8004f60:	20000dd0 	.word	0x20000dd0
 8004f64:	20000db8 	.word	0x20000db8
 8004f68:	200008e0 	.word	0x200008e0
 8004f6c:	200008dc 	.word	0x200008dc
 8004f70:	20000dc4 	.word	0x20000dc4
 8004f74:	20000dc0 	.word	0x20000dc0

08004f78 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b085      	sub	sp, #20
 8004f7c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8004f7e:	4b2b      	ldr	r3, [pc, #172]	@ (800502c <vTaskSwitchContext+0xb4>)
 8004f80:	681b      	ldr	r3, [r3, #0]
 8004f82:	2b00      	cmp	r3, #0
 8004f84:	d003      	beq.n	8004f8e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8004f86:	4b2a      	ldr	r3, [pc, #168]	@ (8005030 <vTaskSwitchContext+0xb8>)
 8004f88:	2201      	movs	r2, #1
 8004f8a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8004f8c:	e047      	b.n	800501e <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 8004f8e:	4b28      	ldr	r3, [pc, #160]	@ (8005030 <vTaskSwitchContext+0xb8>)
 8004f90:	2200      	movs	r2, #0
 8004f92:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8004f94:	4b27      	ldr	r3, [pc, #156]	@ (8005034 <vTaskSwitchContext+0xbc>)
 8004f96:	681b      	ldr	r3, [r3, #0]
 8004f98:	60fb      	str	r3, [r7, #12]
 8004f9a:	e011      	b.n	8004fc0 <vTaskSwitchContext+0x48>
 8004f9c:	68fb      	ldr	r3, [r7, #12]
 8004f9e:	2b00      	cmp	r3, #0
 8004fa0:	d10b      	bne.n	8004fba <vTaskSwitchContext+0x42>
	__asm volatile
 8004fa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8004fa6:	f383 8811 	msr	BASEPRI, r3
 8004faa:	f3bf 8f6f 	isb	sy
 8004fae:	f3bf 8f4f 	dsb	sy
 8004fb2:	607b      	str	r3, [r7, #4]
}
 8004fb4:	bf00      	nop
 8004fb6:	bf00      	nop
 8004fb8:	e7fd      	b.n	8004fb6 <vTaskSwitchContext+0x3e>
 8004fba:	68fb      	ldr	r3, [r7, #12]
 8004fbc:	3b01      	subs	r3, #1
 8004fbe:	60fb      	str	r3, [r7, #12]
 8004fc0:	491d      	ldr	r1, [pc, #116]	@ (8005038 <vTaskSwitchContext+0xc0>)
 8004fc2:	68fa      	ldr	r2, [r7, #12]
 8004fc4:	4613      	mov	r3, r2
 8004fc6:	009b      	lsls	r3, r3, #2
 8004fc8:	4413      	add	r3, r2
 8004fca:	009b      	lsls	r3, r3, #2
 8004fcc:	440b      	add	r3, r1
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	2b00      	cmp	r3, #0
 8004fd2:	d0e3      	beq.n	8004f9c <vTaskSwitchContext+0x24>
 8004fd4:	68fa      	ldr	r2, [r7, #12]
 8004fd6:	4613      	mov	r3, r2
 8004fd8:	009b      	lsls	r3, r3, #2
 8004fda:	4413      	add	r3, r2
 8004fdc:	009b      	lsls	r3, r3, #2
 8004fde:	4a16      	ldr	r2, [pc, #88]	@ (8005038 <vTaskSwitchContext+0xc0>)
 8004fe0:	4413      	add	r3, r2
 8004fe2:	60bb      	str	r3, [r7, #8]
 8004fe4:	68bb      	ldr	r3, [r7, #8]
 8004fe6:	685b      	ldr	r3, [r3, #4]
 8004fe8:	685a      	ldr	r2, [r3, #4]
 8004fea:	68bb      	ldr	r3, [r7, #8]
 8004fec:	605a      	str	r2, [r3, #4]
 8004fee:	68bb      	ldr	r3, [r7, #8]
 8004ff0:	685a      	ldr	r2, [r3, #4]
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	3308      	adds	r3, #8
 8004ff6:	429a      	cmp	r2, r3
 8004ff8:	d104      	bne.n	8005004 <vTaskSwitchContext+0x8c>
 8004ffa:	68bb      	ldr	r3, [r7, #8]
 8004ffc:	685b      	ldr	r3, [r3, #4]
 8004ffe:	685a      	ldr	r2, [r3, #4]
 8005000:	68bb      	ldr	r3, [r7, #8]
 8005002:	605a      	str	r2, [r3, #4]
 8005004:	68bb      	ldr	r3, [r7, #8]
 8005006:	685b      	ldr	r3, [r3, #4]
 8005008:	68db      	ldr	r3, [r3, #12]
 800500a:	4a0c      	ldr	r2, [pc, #48]	@ (800503c <vTaskSwitchContext+0xc4>)
 800500c:	6013      	str	r3, [r2, #0]
 800500e:	4a09      	ldr	r2, [pc, #36]	@ (8005034 <vTaskSwitchContext+0xbc>)
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8005014:	4b09      	ldr	r3, [pc, #36]	@ (800503c <vTaskSwitchContext+0xc4>)
 8005016:	681b      	ldr	r3, [r3, #0]
 8005018:	3354      	adds	r3, #84	@ 0x54
 800501a:	4a09      	ldr	r2, [pc, #36]	@ (8005040 <vTaskSwitchContext+0xc8>)
 800501c:	6013      	str	r3, [r2, #0]
}
 800501e:	bf00      	nop
 8005020:	3714      	adds	r7, #20
 8005022:	46bd      	mov	sp, r7
 8005024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005028:	4770      	bx	lr
 800502a:	bf00      	nop
 800502c:	20000dd8 	.word	0x20000dd8
 8005030:	20000dc4 	.word	0x20000dc4
 8005034:	20000db8 	.word	0x20000db8
 8005038:	200008e0 	.word	0x200008e0
 800503c:	200008dc 	.word	0x200008dc
 8005040:	2000001c 	.word	0x2000001c

08005044 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8005044:	b580      	push	{r7, lr}
 8005046:	b084      	sub	sp, #16
 8005048:	af00      	add	r7, sp, #0
 800504a:	6078      	str	r0, [r7, #4]
 800504c:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d10b      	bne.n	800506c <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8005054:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005058:	f383 8811 	msr	BASEPRI, r3
 800505c:	f3bf 8f6f 	isb	sy
 8005060:	f3bf 8f4f 	dsb	sy
 8005064:	60fb      	str	r3, [r7, #12]
}
 8005066:	bf00      	nop
 8005068:	bf00      	nop
 800506a:	e7fd      	b.n	8005068 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 800506c:	4b07      	ldr	r3, [pc, #28]	@ (800508c <vTaskPlaceOnEventList+0x48>)
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	3318      	adds	r3, #24
 8005072:	4619      	mov	r1, r3
 8005074:	6878      	ldr	r0, [r7, #4]
 8005076:	f7fe fb78 	bl	800376a <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 800507a:	2101      	movs	r1, #1
 800507c:	6838      	ldr	r0, [r7, #0]
 800507e:	f000 fb87 	bl	8005790 <prvAddCurrentTaskToDelayedList>
}
 8005082:	bf00      	nop
 8005084:	3710      	adds	r7, #16
 8005086:	46bd      	mov	sp, r7
 8005088:	bd80      	pop	{r7, pc}
 800508a:	bf00      	nop
 800508c:	200008dc 	.word	0x200008dc

08005090 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8005090:	b580      	push	{r7, lr}
 8005092:	b086      	sub	sp, #24
 8005094:	af00      	add	r7, sp, #0
 8005096:	60f8      	str	r0, [r7, #12]
 8005098:	60b9      	str	r1, [r7, #8]
 800509a:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	2b00      	cmp	r3, #0
 80050a0:	d10b      	bne.n	80050ba <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80050a2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80050a6:	f383 8811 	msr	BASEPRI, r3
 80050aa:	f3bf 8f6f 	isb	sy
 80050ae:	f3bf 8f4f 	dsb	sy
 80050b2:	617b      	str	r3, [r7, #20]
}
 80050b4:	bf00      	nop
 80050b6:	bf00      	nop
 80050b8:	e7fd      	b.n	80050b6 <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80050ba:	4b0a      	ldr	r3, [pc, #40]	@ (80050e4 <vTaskPlaceOnEventListRestricted+0x54>)
 80050bc:	681b      	ldr	r3, [r3, #0]
 80050be:	3318      	adds	r3, #24
 80050c0:	4619      	mov	r1, r3
 80050c2:	68f8      	ldr	r0, [r7, #12]
 80050c4:	f7fe fb2d 	bl	8003722 <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	2b00      	cmp	r3, #0
 80050cc:	d002      	beq.n	80050d4 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80050ce:	f04f 33ff 	mov.w	r3, #4294967295
 80050d2:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80050d4:	6879      	ldr	r1, [r7, #4]
 80050d6:	68b8      	ldr	r0, [r7, #8]
 80050d8:	f000 fb5a 	bl	8005790 <prvAddCurrentTaskToDelayedList>
	}
 80050dc:	bf00      	nop
 80050de:	3718      	adds	r7, #24
 80050e0:	46bd      	mov	sp, r7
 80050e2:	bd80      	pop	{r7, pc}
 80050e4:	200008dc 	.word	0x200008dc

080050e8 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 80050e8:	b580      	push	{r7, lr}
 80050ea:	b086      	sub	sp, #24
 80050ec:	af00      	add	r7, sp, #0
 80050ee:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	68db      	ldr	r3, [r3, #12]
 80050f4:	68db      	ldr	r3, [r3, #12]
 80050f6:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 80050f8:	693b      	ldr	r3, [r7, #16]
 80050fa:	2b00      	cmp	r3, #0
 80050fc:	d10b      	bne.n	8005116 <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 80050fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005102:	f383 8811 	msr	BASEPRI, r3
 8005106:	f3bf 8f6f 	isb	sy
 800510a:	f3bf 8f4f 	dsb	sy
 800510e:	60fb      	str	r3, [r7, #12]
}
 8005110:	bf00      	nop
 8005112:	bf00      	nop
 8005114:	e7fd      	b.n	8005112 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8005116:	693b      	ldr	r3, [r7, #16]
 8005118:	3318      	adds	r3, #24
 800511a:	4618      	mov	r0, r3
 800511c:	f7fe fb5e 	bl	80037dc <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005120:	4b1d      	ldr	r3, [pc, #116]	@ (8005198 <xTaskRemoveFromEventList+0xb0>)
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d11d      	bne.n	8005164 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8005128:	693b      	ldr	r3, [r7, #16]
 800512a:	3304      	adds	r3, #4
 800512c:	4618      	mov	r0, r3
 800512e:	f7fe fb55 	bl	80037dc <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8005132:	693b      	ldr	r3, [r7, #16]
 8005134:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005136:	4b19      	ldr	r3, [pc, #100]	@ (800519c <xTaskRemoveFromEventList+0xb4>)
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	429a      	cmp	r2, r3
 800513c:	d903      	bls.n	8005146 <xTaskRemoveFromEventList+0x5e>
 800513e:	693b      	ldr	r3, [r7, #16]
 8005140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005142:	4a16      	ldr	r2, [pc, #88]	@ (800519c <xTaskRemoveFromEventList+0xb4>)
 8005144:	6013      	str	r3, [r2, #0]
 8005146:	693b      	ldr	r3, [r7, #16]
 8005148:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800514a:	4613      	mov	r3, r2
 800514c:	009b      	lsls	r3, r3, #2
 800514e:	4413      	add	r3, r2
 8005150:	009b      	lsls	r3, r3, #2
 8005152:	4a13      	ldr	r2, [pc, #76]	@ (80051a0 <xTaskRemoveFromEventList+0xb8>)
 8005154:	441a      	add	r2, r3
 8005156:	693b      	ldr	r3, [r7, #16]
 8005158:	3304      	adds	r3, #4
 800515a:	4619      	mov	r1, r3
 800515c:	4610      	mov	r0, r2
 800515e:	f7fe fae0 	bl	8003722 <vListInsertEnd>
 8005162:	e005      	b.n	8005170 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8005164:	693b      	ldr	r3, [r7, #16]
 8005166:	3318      	adds	r3, #24
 8005168:	4619      	mov	r1, r3
 800516a:	480e      	ldr	r0, [pc, #56]	@ (80051a4 <xTaskRemoveFromEventList+0xbc>)
 800516c:	f7fe fad9 	bl	8003722 <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8005170:	693b      	ldr	r3, [r7, #16]
 8005172:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005174:	4b0c      	ldr	r3, [pc, #48]	@ (80051a8 <xTaskRemoveFromEventList+0xc0>)
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800517a:	429a      	cmp	r2, r3
 800517c:	d905      	bls.n	800518a <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 800517e:	2301      	movs	r3, #1
 8005180:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8005182:	4b0a      	ldr	r3, [pc, #40]	@ (80051ac <xTaskRemoveFromEventList+0xc4>)
 8005184:	2201      	movs	r2, #1
 8005186:	601a      	str	r2, [r3, #0]
 8005188:	e001      	b.n	800518e <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 800518a:	2300      	movs	r3, #0
 800518c:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 800518e:	697b      	ldr	r3, [r7, #20]
}
 8005190:	4618      	mov	r0, r3
 8005192:	3718      	adds	r7, #24
 8005194:	46bd      	mov	sp, r7
 8005196:	bd80      	pop	{r7, pc}
 8005198:	20000dd8 	.word	0x20000dd8
 800519c:	20000db8 	.word	0x20000db8
 80051a0:	200008e0 	.word	0x200008e0
 80051a4:	20000d70 	.word	0x20000d70
 80051a8:	200008dc 	.word	0x200008dc
 80051ac:	20000dc4 	.word	0x20000dc4

080051b0 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80051b0:	b480      	push	{r7}
 80051b2:	b083      	sub	sp, #12
 80051b4:	af00      	add	r7, sp, #0
 80051b6:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80051b8:	4b06      	ldr	r3, [pc, #24]	@ (80051d4 <vTaskInternalSetTimeOutState+0x24>)
 80051ba:	681a      	ldr	r2, [r3, #0]
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80051c0:	4b05      	ldr	r3, [pc, #20]	@ (80051d8 <vTaskInternalSetTimeOutState+0x28>)
 80051c2:	681a      	ldr	r2, [r3, #0]
 80051c4:	687b      	ldr	r3, [r7, #4]
 80051c6:	605a      	str	r2, [r3, #4]
}
 80051c8:	bf00      	nop
 80051ca:	370c      	adds	r7, #12
 80051cc:	46bd      	mov	sp, r7
 80051ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d2:	4770      	bx	lr
 80051d4:	20000dc8 	.word	0x20000dc8
 80051d8:	20000db4 	.word	0x20000db4

080051dc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 80051dc:	b580      	push	{r7, lr}
 80051de:	b088      	sub	sp, #32
 80051e0:	af00      	add	r7, sp, #0
 80051e2:	6078      	str	r0, [r7, #4]
 80051e4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d10b      	bne.n	8005204 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 80051ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80051f0:	f383 8811 	msr	BASEPRI, r3
 80051f4:	f3bf 8f6f 	isb	sy
 80051f8:	f3bf 8f4f 	dsb	sy
 80051fc:	613b      	str	r3, [r7, #16]
}
 80051fe:	bf00      	nop
 8005200:	bf00      	nop
 8005202:	e7fd      	b.n	8005200 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8005204:	683b      	ldr	r3, [r7, #0]
 8005206:	2b00      	cmp	r3, #0
 8005208:	d10b      	bne.n	8005222 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 800520a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800520e:	f383 8811 	msr	BASEPRI, r3
 8005212:	f3bf 8f6f 	isb	sy
 8005216:	f3bf 8f4f 	dsb	sy
 800521a:	60fb      	str	r3, [r7, #12]
}
 800521c:	bf00      	nop
 800521e:	bf00      	nop
 8005220:	e7fd      	b.n	800521e <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8005222:	f000 ff91 	bl	8006148 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8005226:	4b1d      	ldr	r3, [pc, #116]	@ (800529c <xTaskCheckForTimeOut+0xc0>)
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	69ba      	ldr	r2, [r7, #24]
 8005232:	1ad3      	subs	r3, r2, r3
 8005234:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800523e:	d102      	bne.n	8005246 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8005240:	2300      	movs	r3, #0
 8005242:	61fb      	str	r3, [r7, #28]
 8005244:	e023      	b.n	800528e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	681a      	ldr	r2, [r3, #0]
 800524a:	4b15      	ldr	r3, [pc, #84]	@ (80052a0 <xTaskCheckForTimeOut+0xc4>)
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	429a      	cmp	r2, r3
 8005250:	d007      	beq.n	8005262 <xTaskCheckForTimeOut+0x86>
 8005252:	687b      	ldr	r3, [r7, #4]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	69ba      	ldr	r2, [r7, #24]
 8005258:	429a      	cmp	r2, r3
 800525a:	d302      	bcc.n	8005262 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 800525c:	2301      	movs	r3, #1
 800525e:	61fb      	str	r3, [r7, #28]
 8005260:	e015      	b.n	800528e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8005262:	683b      	ldr	r3, [r7, #0]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	697a      	ldr	r2, [r7, #20]
 8005268:	429a      	cmp	r2, r3
 800526a:	d20b      	bcs.n	8005284 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 800526c:	683b      	ldr	r3, [r7, #0]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	697b      	ldr	r3, [r7, #20]
 8005272:	1ad2      	subs	r2, r2, r3
 8005274:	683b      	ldr	r3, [r7, #0]
 8005276:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8005278:	6878      	ldr	r0, [r7, #4]
 800527a:	f7ff ff99 	bl	80051b0 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 800527e:	2300      	movs	r3, #0
 8005280:	61fb      	str	r3, [r7, #28]
 8005282:	e004      	b.n	800528e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8005284:	683b      	ldr	r3, [r7, #0]
 8005286:	2200      	movs	r2, #0
 8005288:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 800528a:	2301      	movs	r3, #1
 800528c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 800528e:	f000 ff8d 	bl	80061ac <vPortExitCritical>

	return xReturn;
 8005292:	69fb      	ldr	r3, [r7, #28]
}
 8005294:	4618      	mov	r0, r3
 8005296:	3720      	adds	r7, #32
 8005298:	46bd      	mov	sp, r7
 800529a:	bd80      	pop	{r7, pc}
 800529c:	20000db4 	.word	0x20000db4
 80052a0:	20000dc8 	.word	0x20000dc8

080052a4 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80052a4:	b480      	push	{r7}
 80052a6:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80052a8:	4b03      	ldr	r3, [pc, #12]	@ (80052b8 <vTaskMissedYield+0x14>)
 80052aa:	2201      	movs	r2, #1
 80052ac:	601a      	str	r2, [r3, #0]
}
 80052ae:	bf00      	nop
 80052b0:	46bd      	mov	sp, r7
 80052b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052b6:	4770      	bx	lr
 80052b8:	20000dc4 	.word	0x20000dc4

080052bc <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80052bc:	b580      	push	{r7, lr}
 80052be:	b082      	sub	sp, #8
 80052c0:	af00      	add	r7, sp, #0
 80052c2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80052c4:	f000 f852 	bl	800536c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80052c8:	4b06      	ldr	r3, [pc, #24]	@ (80052e4 <prvIdleTask+0x28>)
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	2b01      	cmp	r3, #1
 80052ce:	d9f9      	bls.n	80052c4 <prvIdleTask+0x8>
			{
				taskYIELD();
 80052d0:	4b05      	ldr	r3, [pc, #20]	@ (80052e8 <prvIdleTask+0x2c>)
 80052d2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80052d6:	601a      	str	r2, [r3, #0]
 80052d8:	f3bf 8f4f 	dsb	sy
 80052dc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 80052e0:	e7f0      	b.n	80052c4 <prvIdleTask+0x8>
 80052e2:	bf00      	nop
 80052e4:	200008e0 	.word	0x200008e0
 80052e8:	e000ed04 	.word	0xe000ed04

080052ec <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 80052ec:	b580      	push	{r7, lr}
 80052ee:	b082      	sub	sp, #8
 80052f0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 80052f2:	2300      	movs	r3, #0
 80052f4:	607b      	str	r3, [r7, #4]
 80052f6:	e00c      	b.n	8005312 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 80052f8:	687a      	ldr	r2, [r7, #4]
 80052fa:	4613      	mov	r3, r2
 80052fc:	009b      	lsls	r3, r3, #2
 80052fe:	4413      	add	r3, r2
 8005300:	009b      	lsls	r3, r3, #2
 8005302:	4a12      	ldr	r2, [pc, #72]	@ (800534c <prvInitialiseTaskLists+0x60>)
 8005304:	4413      	add	r3, r2
 8005306:	4618      	mov	r0, r3
 8005308:	f7fe f9de 	bl	80036c8 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800530c:	687b      	ldr	r3, [r7, #4]
 800530e:	3301      	adds	r3, #1
 8005310:	607b      	str	r3, [r7, #4]
 8005312:	687b      	ldr	r3, [r7, #4]
 8005314:	2b37      	cmp	r3, #55	@ 0x37
 8005316:	d9ef      	bls.n	80052f8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8005318:	480d      	ldr	r0, [pc, #52]	@ (8005350 <prvInitialiseTaskLists+0x64>)
 800531a:	f7fe f9d5 	bl	80036c8 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 800531e:	480d      	ldr	r0, [pc, #52]	@ (8005354 <prvInitialiseTaskLists+0x68>)
 8005320:	f7fe f9d2 	bl	80036c8 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8005324:	480c      	ldr	r0, [pc, #48]	@ (8005358 <prvInitialiseTaskLists+0x6c>)
 8005326:	f7fe f9cf 	bl	80036c8 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 800532a:	480c      	ldr	r0, [pc, #48]	@ (800535c <prvInitialiseTaskLists+0x70>)
 800532c:	f7fe f9cc 	bl	80036c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8005330:	480b      	ldr	r0, [pc, #44]	@ (8005360 <prvInitialiseTaskLists+0x74>)
 8005332:	f7fe f9c9 	bl	80036c8 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8005336:	4b0b      	ldr	r3, [pc, #44]	@ (8005364 <prvInitialiseTaskLists+0x78>)
 8005338:	4a05      	ldr	r2, [pc, #20]	@ (8005350 <prvInitialiseTaskLists+0x64>)
 800533a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 800533c:	4b0a      	ldr	r3, [pc, #40]	@ (8005368 <prvInitialiseTaskLists+0x7c>)
 800533e:	4a05      	ldr	r2, [pc, #20]	@ (8005354 <prvInitialiseTaskLists+0x68>)
 8005340:	601a      	str	r2, [r3, #0]
}
 8005342:	bf00      	nop
 8005344:	3708      	adds	r7, #8
 8005346:	46bd      	mov	sp, r7
 8005348:	bd80      	pop	{r7, pc}
 800534a:	bf00      	nop
 800534c:	200008e0 	.word	0x200008e0
 8005350:	20000d40 	.word	0x20000d40
 8005354:	20000d54 	.word	0x20000d54
 8005358:	20000d70 	.word	0x20000d70
 800535c:	20000d84 	.word	0x20000d84
 8005360:	20000d9c 	.word	0x20000d9c
 8005364:	20000d68 	.word	0x20000d68
 8005368:	20000d6c 	.word	0x20000d6c

0800536c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 800536c:	b580      	push	{r7, lr}
 800536e:	b082      	sub	sp, #8
 8005370:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8005372:	e019      	b.n	80053a8 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8005374:	f000 fee8 	bl	8006148 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005378:	4b10      	ldr	r3, [pc, #64]	@ (80053bc <prvCheckTasksWaitingTermination+0x50>)
 800537a:	68db      	ldr	r3, [r3, #12]
 800537c:	68db      	ldr	r3, [r3, #12]
 800537e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8005380:	687b      	ldr	r3, [r7, #4]
 8005382:	3304      	adds	r3, #4
 8005384:	4618      	mov	r0, r3
 8005386:	f7fe fa29 	bl	80037dc <uxListRemove>
				--uxCurrentNumberOfTasks;
 800538a:	4b0d      	ldr	r3, [pc, #52]	@ (80053c0 <prvCheckTasksWaitingTermination+0x54>)
 800538c:	681b      	ldr	r3, [r3, #0]
 800538e:	3b01      	subs	r3, #1
 8005390:	4a0b      	ldr	r2, [pc, #44]	@ (80053c0 <prvCheckTasksWaitingTermination+0x54>)
 8005392:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8005394:	4b0b      	ldr	r3, [pc, #44]	@ (80053c4 <prvCheckTasksWaitingTermination+0x58>)
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	3b01      	subs	r3, #1
 800539a:	4a0a      	ldr	r2, [pc, #40]	@ (80053c4 <prvCheckTasksWaitingTermination+0x58>)
 800539c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 800539e:	f000 ff05 	bl	80061ac <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80053a2:	6878      	ldr	r0, [r7, #4]
 80053a4:	f000 f810 	bl	80053c8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80053a8:	4b06      	ldr	r3, [pc, #24]	@ (80053c4 <prvCheckTasksWaitingTermination+0x58>)
 80053aa:	681b      	ldr	r3, [r3, #0]
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d1e1      	bne.n	8005374 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80053b0:	bf00      	nop
 80053b2:	bf00      	nop
 80053b4:	3708      	adds	r7, #8
 80053b6:	46bd      	mov	sp, r7
 80053b8:	bd80      	pop	{r7, pc}
 80053ba:	bf00      	nop
 80053bc:	20000d84 	.word	0x20000d84
 80053c0:	20000db0 	.word	0x20000db0
 80053c4:	20000d98 	.word	0x20000d98

080053c8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80053c8:	b580      	push	{r7, lr}
 80053ca:	b084      	sub	sp, #16
 80053cc:	af00      	add	r7, sp, #0
 80053ce:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 80053d0:	687b      	ldr	r3, [r7, #4]
 80053d2:	3354      	adds	r3, #84	@ 0x54
 80053d4:	4618      	mov	r0, r3
 80053d6:	f001 fbe9 	bl	8006bac <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80053e0:	2b00      	cmp	r3, #0
 80053e2:	d108      	bne.n	80053f6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 80053e4:	687b      	ldr	r3, [r7, #4]
 80053e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053e8:	4618      	mov	r0, r3
 80053ea:	f001 f89d 	bl	8006528 <vPortFree>
				vPortFree( pxTCB );
 80053ee:	6878      	ldr	r0, [r7, #4]
 80053f0:	f001 f89a 	bl	8006528 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 80053f4:	e019      	b.n	800542a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 80053fc:	2b01      	cmp	r3, #1
 80053fe:	d103      	bne.n	8005408 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8005400:	6878      	ldr	r0, [r7, #4]
 8005402:	f001 f891 	bl	8006528 <vPortFree>
	}
 8005406:	e010      	b.n	800542a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8005408:	687b      	ldr	r3, [r7, #4]
 800540a:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 800540e:	2b02      	cmp	r3, #2
 8005410:	d00b      	beq.n	800542a <prvDeleteTCB+0x62>
	__asm volatile
 8005412:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005416:	f383 8811 	msr	BASEPRI, r3
 800541a:	f3bf 8f6f 	isb	sy
 800541e:	f3bf 8f4f 	dsb	sy
 8005422:	60fb      	str	r3, [r7, #12]
}
 8005424:	bf00      	nop
 8005426:	bf00      	nop
 8005428:	e7fd      	b.n	8005426 <prvDeleteTCB+0x5e>
	}
 800542a:	bf00      	nop
 800542c:	3710      	adds	r7, #16
 800542e:	46bd      	mov	sp, r7
 8005430:	bd80      	pop	{r7, pc}
	...

08005434 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8005434:	b480      	push	{r7}
 8005436:	b083      	sub	sp, #12
 8005438:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 800543a:	4b0c      	ldr	r3, [pc, #48]	@ (800546c <prvResetNextTaskUnblockTime+0x38>)
 800543c:	681b      	ldr	r3, [r3, #0]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	2b00      	cmp	r3, #0
 8005442:	d104      	bne.n	800544e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8005444:	4b0a      	ldr	r3, [pc, #40]	@ (8005470 <prvResetNextTaskUnblockTime+0x3c>)
 8005446:	f04f 32ff 	mov.w	r2, #4294967295
 800544a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 800544c:	e008      	b.n	8005460 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800544e:	4b07      	ldr	r3, [pc, #28]	@ (800546c <prvResetNextTaskUnblockTime+0x38>)
 8005450:	681b      	ldr	r3, [r3, #0]
 8005452:	68db      	ldr	r3, [r3, #12]
 8005454:	68db      	ldr	r3, [r3, #12]
 8005456:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8005458:	687b      	ldr	r3, [r7, #4]
 800545a:	685b      	ldr	r3, [r3, #4]
 800545c:	4a04      	ldr	r2, [pc, #16]	@ (8005470 <prvResetNextTaskUnblockTime+0x3c>)
 800545e:	6013      	str	r3, [r2, #0]
}
 8005460:	bf00      	nop
 8005462:	370c      	adds	r7, #12
 8005464:	46bd      	mov	sp, r7
 8005466:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546a:	4770      	bx	lr
 800546c:	20000d68 	.word	0x20000d68
 8005470:	20000dd0 	.word	0x20000dd0

08005474 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8005474:	b480      	push	{r7}
 8005476:	b083      	sub	sp, #12
 8005478:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 800547a:	4b0b      	ldr	r3, [pc, #44]	@ (80054a8 <xTaskGetSchedulerState+0x34>)
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	2b00      	cmp	r3, #0
 8005480:	d102      	bne.n	8005488 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8005482:	2301      	movs	r3, #1
 8005484:	607b      	str	r3, [r7, #4]
 8005486:	e008      	b.n	800549a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8005488:	4b08      	ldr	r3, [pc, #32]	@ (80054ac <xTaskGetSchedulerState+0x38>)
 800548a:	681b      	ldr	r3, [r3, #0]
 800548c:	2b00      	cmp	r3, #0
 800548e:	d102      	bne.n	8005496 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8005490:	2302      	movs	r3, #2
 8005492:	607b      	str	r3, [r7, #4]
 8005494:	e001      	b.n	800549a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8005496:	2300      	movs	r3, #0
 8005498:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 800549a:	687b      	ldr	r3, [r7, #4]
	}
 800549c:	4618      	mov	r0, r3
 800549e:	370c      	adds	r7, #12
 80054a0:	46bd      	mov	sp, r7
 80054a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a6:	4770      	bx	lr
 80054a8:	20000dbc 	.word	0x20000dbc
 80054ac:	20000dd8 	.word	0x20000dd8

080054b0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 80054b0:	b580      	push	{r7, lr}
 80054b2:	b084      	sub	sp, #16
 80054b4:	af00      	add	r7, sp, #0
 80054b6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 80054b8:	687b      	ldr	r3, [r7, #4]
 80054ba:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 80054bc:	2300      	movs	r3, #0
 80054be:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 80054c0:	687b      	ldr	r3, [r7, #4]
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d051      	beq.n	800556a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 80054c6:	68bb      	ldr	r3, [r7, #8]
 80054c8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054ca:	4b2a      	ldr	r3, [pc, #168]	@ (8005574 <xTaskPriorityInherit+0xc4>)
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054d0:	429a      	cmp	r2, r3
 80054d2:	d241      	bcs.n	8005558 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80054d4:	68bb      	ldr	r3, [r7, #8]
 80054d6:	699b      	ldr	r3, [r3, #24]
 80054d8:	2b00      	cmp	r3, #0
 80054da:	db06      	blt.n	80054ea <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80054dc:	4b25      	ldr	r3, [pc, #148]	@ (8005574 <xTaskPriorityInherit+0xc4>)
 80054de:	681b      	ldr	r3, [r3, #0]
 80054e0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80054e2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80054e6:	68bb      	ldr	r3, [r7, #8]
 80054e8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 80054ea:	68bb      	ldr	r3, [r7, #8]
 80054ec:	6959      	ldr	r1, [r3, #20]
 80054ee:	68bb      	ldr	r3, [r7, #8]
 80054f0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80054f2:	4613      	mov	r3, r2
 80054f4:	009b      	lsls	r3, r3, #2
 80054f6:	4413      	add	r3, r2
 80054f8:	009b      	lsls	r3, r3, #2
 80054fa:	4a1f      	ldr	r2, [pc, #124]	@ (8005578 <xTaskPriorityInherit+0xc8>)
 80054fc:	4413      	add	r3, r2
 80054fe:	4299      	cmp	r1, r3
 8005500:	d122      	bne.n	8005548 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005502:	68bb      	ldr	r3, [r7, #8]
 8005504:	3304      	adds	r3, #4
 8005506:	4618      	mov	r0, r3
 8005508:	f7fe f968 	bl	80037dc <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800550c:	4b19      	ldr	r3, [pc, #100]	@ (8005574 <xTaskPriorityInherit+0xc4>)
 800550e:	681b      	ldr	r3, [r3, #0]
 8005510:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005512:	68bb      	ldr	r3, [r7, #8]
 8005514:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8005516:	68bb      	ldr	r3, [r7, #8]
 8005518:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800551a:	4b18      	ldr	r3, [pc, #96]	@ (800557c <xTaskPriorityInherit+0xcc>)
 800551c:	681b      	ldr	r3, [r3, #0]
 800551e:	429a      	cmp	r2, r3
 8005520:	d903      	bls.n	800552a <xTaskPriorityInherit+0x7a>
 8005522:	68bb      	ldr	r3, [r7, #8]
 8005524:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005526:	4a15      	ldr	r2, [pc, #84]	@ (800557c <xTaskPriorityInherit+0xcc>)
 8005528:	6013      	str	r3, [r2, #0]
 800552a:	68bb      	ldr	r3, [r7, #8]
 800552c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800552e:	4613      	mov	r3, r2
 8005530:	009b      	lsls	r3, r3, #2
 8005532:	4413      	add	r3, r2
 8005534:	009b      	lsls	r3, r3, #2
 8005536:	4a10      	ldr	r2, [pc, #64]	@ (8005578 <xTaskPriorityInherit+0xc8>)
 8005538:	441a      	add	r2, r3
 800553a:	68bb      	ldr	r3, [r7, #8]
 800553c:	3304      	adds	r3, #4
 800553e:	4619      	mov	r1, r3
 8005540:	4610      	mov	r0, r2
 8005542:	f7fe f8ee 	bl	8003722 <vListInsertEnd>
 8005546:	e004      	b.n	8005552 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8005548:	4b0a      	ldr	r3, [pc, #40]	@ (8005574 <xTaskPriorityInherit+0xc4>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800554e:	68bb      	ldr	r3, [r7, #8]
 8005550:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8005552:	2301      	movs	r3, #1
 8005554:	60fb      	str	r3, [r7, #12]
 8005556:	e008      	b.n	800556a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8005558:	68bb      	ldr	r3, [r7, #8]
 800555a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800555c:	4b05      	ldr	r3, [pc, #20]	@ (8005574 <xTaskPriorityInherit+0xc4>)
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005562:	429a      	cmp	r2, r3
 8005564:	d201      	bcs.n	800556a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8005566:	2301      	movs	r3, #1
 8005568:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800556a:	68fb      	ldr	r3, [r7, #12]
	}
 800556c:	4618      	mov	r0, r3
 800556e:	3710      	adds	r7, #16
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}
 8005574:	200008dc 	.word	0x200008dc
 8005578:	200008e0 	.word	0x200008e0
 800557c:	20000db8 	.word	0x20000db8

08005580 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8005580:	b580      	push	{r7, lr}
 8005582:	b086      	sub	sp, #24
 8005584:	af00      	add	r7, sp, #0
 8005586:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 800558c:	2300      	movs	r3, #0
 800558e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d058      	beq.n	8005648 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8005596:	4b2f      	ldr	r3, [pc, #188]	@ (8005654 <xTaskPriorityDisinherit+0xd4>)
 8005598:	681b      	ldr	r3, [r3, #0]
 800559a:	693a      	ldr	r2, [r7, #16]
 800559c:	429a      	cmp	r2, r3
 800559e:	d00b      	beq.n	80055b8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 80055a0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055a4:	f383 8811 	msr	BASEPRI, r3
 80055a8:	f3bf 8f6f 	isb	sy
 80055ac:	f3bf 8f4f 	dsb	sy
 80055b0:	60fb      	str	r3, [r7, #12]
}
 80055b2:	bf00      	nop
 80055b4:	bf00      	nop
 80055b6:	e7fd      	b.n	80055b4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 80055b8:	693b      	ldr	r3, [r7, #16]
 80055ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055bc:	2b00      	cmp	r3, #0
 80055be:	d10b      	bne.n	80055d8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 80055c0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80055c4:	f383 8811 	msr	BASEPRI, r3
 80055c8:	f3bf 8f6f 	isb	sy
 80055cc:	f3bf 8f4f 	dsb	sy
 80055d0:	60bb      	str	r3, [r7, #8]
}
 80055d2:	bf00      	nop
 80055d4:	bf00      	nop
 80055d6:	e7fd      	b.n	80055d4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 80055d8:	693b      	ldr	r3, [r7, #16]
 80055da:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055dc:	1e5a      	subs	r2, r3, #1
 80055de:	693b      	ldr	r3, [r7, #16]
 80055e0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 80055e2:	693b      	ldr	r3, [r7, #16]
 80055e4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80055e6:	693b      	ldr	r3, [r7, #16]
 80055e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80055ea:	429a      	cmp	r2, r3
 80055ec:	d02c      	beq.n	8005648 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 80055ee:	693b      	ldr	r3, [r7, #16]
 80055f0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d128      	bne.n	8005648 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80055f6:	693b      	ldr	r3, [r7, #16]
 80055f8:	3304      	adds	r3, #4
 80055fa:	4618      	mov	r0, r3
 80055fc:	f7fe f8ee 	bl	80037dc <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8005600:	693b      	ldr	r3, [r7, #16]
 8005602:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8005604:	693b      	ldr	r3, [r7, #16]
 8005606:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005608:	693b      	ldr	r3, [r7, #16]
 800560a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800560c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8005610:	693b      	ldr	r3, [r7, #16]
 8005612:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8005614:	693b      	ldr	r3, [r7, #16]
 8005616:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005618:	4b0f      	ldr	r3, [pc, #60]	@ (8005658 <xTaskPriorityDisinherit+0xd8>)
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	429a      	cmp	r2, r3
 800561e:	d903      	bls.n	8005628 <xTaskPriorityDisinherit+0xa8>
 8005620:	693b      	ldr	r3, [r7, #16]
 8005622:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005624:	4a0c      	ldr	r2, [pc, #48]	@ (8005658 <xTaskPriorityDisinherit+0xd8>)
 8005626:	6013      	str	r3, [r2, #0]
 8005628:	693b      	ldr	r3, [r7, #16]
 800562a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800562c:	4613      	mov	r3, r2
 800562e:	009b      	lsls	r3, r3, #2
 8005630:	4413      	add	r3, r2
 8005632:	009b      	lsls	r3, r3, #2
 8005634:	4a09      	ldr	r2, [pc, #36]	@ (800565c <xTaskPriorityDisinherit+0xdc>)
 8005636:	441a      	add	r2, r3
 8005638:	693b      	ldr	r3, [r7, #16]
 800563a:	3304      	adds	r3, #4
 800563c:	4619      	mov	r1, r3
 800563e:	4610      	mov	r0, r2
 8005640:	f7fe f86f 	bl	8003722 <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 8005644:	2301      	movs	r3, #1
 8005646:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8005648:	697b      	ldr	r3, [r7, #20]
	}
 800564a:	4618      	mov	r0, r3
 800564c:	3718      	adds	r7, #24
 800564e:	46bd      	mov	sp, r7
 8005650:	bd80      	pop	{r7, pc}
 8005652:	bf00      	nop
 8005654:	200008dc 	.word	0x200008dc
 8005658:	20000db8 	.word	0x20000db8
 800565c:	200008e0 	.word	0x200008e0

08005660 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 8005660:	b580      	push	{r7, lr}
 8005662:	b088      	sub	sp, #32
 8005664:	af00      	add	r7, sp, #0
 8005666:	6078      	str	r0, [r7, #4]
 8005668:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800566a:	687b      	ldr	r3, [r7, #4]
 800566c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800566e:	2301      	movs	r3, #1
 8005670:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8005672:	687b      	ldr	r3, [r7, #4]
 8005674:	2b00      	cmp	r3, #0
 8005676:	d06c      	beq.n	8005752 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 8005678:	69bb      	ldr	r3, [r7, #24]
 800567a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800567c:	2b00      	cmp	r3, #0
 800567e:	d10b      	bne.n	8005698 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 8005680:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005684:	f383 8811 	msr	BASEPRI, r3
 8005688:	f3bf 8f6f 	isb	sy
 800568c:	f3bf 8f4f 	dsb	sy
 8005690:	60fb      	str	r3, [r7, #12]
}
 8005692:	bf00      	nop
 8005694:	bf00      	nop
 8005696:	e7fd      	b.n	8005694 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 8005698:	69bb      	ldr	r3, [r7, #24]
 800569a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800569c:	683a      	ldr	r2, [r7, #0]
 800569e:	429a      	cmp	r2, r3
 80056a0:	d902      	bls.n	80056a8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 80056a2:	683b      	ldr	r3, [r7, #0]
 80056a4:	61fb      	str	r3, [r7, #28]
 80056a6:	e002      	b.n	80056ae <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 80056a8:	69bb      	ldr	r3, [r7, #24]
 80056aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80056ac:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 80056ae:	69bb      	ldr	r3, [r7, #24]
 80056b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056b2:	69fa      	ldr	r2, [r7, #28]
 80056b4:	429a      	cmp	r2, r3
 80056b6:	d04c      	beq.n	8005752 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 80056b8:	69bb      	ldr	r3, [r7, #24]
 80056ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80056bc:	697a      	ldr	r2, [r7, #20]
 80056be:	429a      	cmp	r2, r3
 80056c0:	d147      	bne.n	8005752 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 80056c2:	4b26      	ldr	r3, [pc, #152]	@ (800575c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	69ba      	ldr	r2, [r7, #24]
 80056c8:	429a      	cmp	r2, r3
 80056ca:	d10b      	bne.n	80056e4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 80056cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80056d0:	f383 8811 	msr	BASEPRI, r3
 80056d4:	f3bf 8f6f 	isb	sy
 80056d8:	f3bf 8f4f 	dsb	sy
 80056dc:	60bb      	str	r3, [r7, #8]
}
 80056de:	bf00      	nop
 80056e0:	bf00      	nop
 80056e2:	e7fd      	b.n	80056e0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 80056e4:	69bb      	ldr	r3, [r7, #24]
 80056e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80056e8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 80056ea:	69bb      	ldr	r3, [r7, #24]
 80056ec:	69fa      	ldr	r2, [r7, #28]
 80056ee:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 80056f0:	69bb      	ldr	r3, [r7, #24]
 80056f2:	699b      	ldr	r3, [r3, #24]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	db04      	blt.n	8005702 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80056f8:	69fb      	ldr	r3, [r7, #28]
 80056fa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 80056fe:	69bb      	ldr	r3, [r7, #24]
 8005700:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 8005702:	69bb      	ldr	r3, [r7, #24]
 8005704:	6959      	ldr	r1, [r3, #20]
 8005706:	693a      	ldr	r2, [r7, #16]
 8005708:	4613      	mov	r3, r2
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	4413      	add	r3, r2
 800570e:	009b      	lsls	r3, r3, #2
 8005710:	4a13      	ldr	r2, [pc, #76]	@ (8005760 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005712:	4413      	add	r3, r2
 8005714:	4299      	cmp	r1, r3
 8005716:	d11c      	bne.n	8005752 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	3304      	adds	r3, #4
 800571c:	4618      	mov	r0, r3
 800571e:	f7fe f85d 	bl	80037dc <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 8005722:	69bb      	ldr	r3, [r7, #24]
 8005724:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005726:	4b0f      	ldr	r3, [pc, #60]	@ (8005764 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	429a      	cmp	r2, r3
 800572c:	d903      	bls.n	8005736 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800572e:	69bb      	ldr	r3, [r7, #24]
 8005730:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005732:	4a0c      	ldr	r2, [pc, #48]	@ (8005764 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 8005734:	6013      	str	r3, [r2, #0]
 8005736:	69bb      	ldr	r3, [r7, #24]
 8005738:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800573a:	4613      	mov	r3, r2
 800573c:	009b      	lsls	r3, r3, #2
 800573e:	4413      	add	r3, r2
 8005740:	009b      	lsls	r3, r3, #2
 8005742:	4a07      	ldr	r2, [pc, #28]	@ (8005760 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 8005744:	441a      	add	r2, r3
 8005746:	69bb      	ldr	r3, [r7, #24]
 8005748:	3304      	adds	r3, #4
 800574a:	4619      	mov	r1, r3
 800574c:	4610      	mov	r0, r2
 800574e:	f7fd ffe8 	bl	8003722 <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8005752:	bf00      	nop
 8005754:	3720      	adds	r7, #32
 8005756:	46bd      	mov	sp, r7
 8005758:	bd80      	pop	{r7, pc}
 800575a:	bf00      	nop
 800575c:	200008dc 	.word	0x200008dc
 8005760:	200008e0 	.word	0x200008e0
 8005764:	20000db8 	.word	0x20000db8

08005768 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 8005768:	b480      	push	{r7}
 800576a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800576c:	4b07      	ldr	r3, [pc, #28]	@ (800578c <pvTaskIncrementMutexHeldCount+0x24>)
 800576e:	681b      	ldr	r3, [r3, #0]
 8005770:	2b00      	cmp	r3, #0
 8005772:	d004      	beq.n	800577e <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 8005774:	4b05      	ldr	r3, [pc, #20]	@ (800578c <pvTaskIncrementMutexHeldCount+0x24>)
 8005776:	681b      	ldr	r3, [r3, #0]
 8005778:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800577a:	3201      	adds	r2, #1
 800577c:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800577e:	4b03      	ldr	r3, [pc, #12]	@ (800578c <pvTaskIncrementMutexHeldCount+0x24>)
 8005780:	681b      	ldr	r3, [r3, #0]
	}
 8005782:	4618      	mov	r0, r3
 8005784:	46bd      	mov	sp, r7
 8005786:	f85d 7b04 	ldr.w	r7, [sp], #4
 800578a:	4770      	bx	lr
 800578c:	200008dc 	.word	0x200008dc

08005790 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 8005790:	b580      	push	{r7, lr}
 8005792:	b084      	sub	sp, #16
 8005794:	af00      	add	r7, sp, #0
 8005796:	6078      	str	r0, [r7, #4]
 8005798:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800579a:	4b21      	ldr	r3, [pc, #132]	@ (8005820 <prvAddCurrentTaskToDelayedList+0x90>)
 800579c:	681b      	ldr	r3, [r3, #0]
 800579e:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80057a0:	4b20      	ldr	r3, [pc, #128]	@ (8005824 <prvAddCurrentTaskToDelayedList+0x94>)
 80057a2:	681b      	ldr	r3, [r3, #0]
 80057a4:	3304      	adds	r3, #4
 80057a6:	4618      	mov	r0, r3
 80057a8:	f7fe f818 	bl	80037dc <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80057b2:	d10a      	bne.n	80057ca <prvAddCurrentTaskToDelayedList+0x3a>
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	2b00      	cmp	r3, #0
 80057b8:	d007      	beq.n	80057ca <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80057ba:	4b1a      	ldr	r3, [pc, #104]	@ (8005824 <prvAddCurrentTaskToDelayedList+0x94>)
 80057bc:	681b      	ldr	r3, [r3, #0]
 80057be:	3304      	adds	r3, #4
 80057c0:	4619      	mov	r1, r3
 80057c2:	4819      	ldr	r0, [pc, #100]	@ (8005828 <prvAddCurrentTaskToDelayedList+0x98>)
 80057c4:	f7fd ffad 	bl	8003722 <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80057c8:	e026      	b.n	8005818 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80057ca:	68fa      	ldr	r2, [r7, #12]
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	4413      	add	r3, r2
 80057d0:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 80057d2:	4b14      	ldr	r3, [pc, #80]	@ (8005824 <prvAddCurrentTaskToDelayedList+0x94>)
 80057d4:	681b      	ldr	r3, [r3, #0]
 80057d6:	68ba      	ldr	r2, [r7, #8]
 80057d8:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 80057da:	68ba      	ldr	r2, [r7, #8]
 80057dc:	68fb      	ldr	r3, [r7, #12]
 80057de:	429a      	cmp	r2, r3
 80057e0:	d209      	bcs.n	80057f6 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80057e2:	4b12      	ldr	r3, [pc, #72]	@ (800582c <prvAddCurrentTaskToDelayedList+0x9c>)
 80057e4:	681a      	ldr	r2, [r3, #0]
 80057e6:	4b0f      	ldr	r3, [pc, #60]	@ (8005824 <prvAddCurrentTaskToDelayedList+0x94>)
 80057e8:	681b      	ldr	r3, [r3, #0]
 80057ea:	3304      	adds	r3, #4
 80057ec:	4619      	mov	r1, r3
 80057ee:	4610      	mov	r0, r2
 80057f0:	f7fd ffbb 	bl	800376a <vListInsert>
}
 80057f4:	e010      	b.n	8005818 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80057f6:	4b0e      	ldr	r3, [pc, #56]	@ (8005830 <prvAddCurrentTaskToDelayedList+0xa0>)
 80057f8:	681a      	ldr	r2, [r3, #0]
 80057fa:	4b0a      	ldr	r3, [pc, #40]	@ (8005824 <prvAddCurrentTaskToDelayedList+0x94>)
 80057fc:	681b      	ldr	r3, [r3, #0]
 80057fe:	3304      	adds	r3, #4
 8005800:	4619      	mov	r1, r3
 8005802:	4610      	mov	r0, r2
 8005804:	f7fd ffb1 	bl	800376a <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 8005808:	4b0a      	ldr	r3, [pc, #40]	@ (8005834 <prvAddCurrentTaskToDelayedList+0xa4>)
 800580a:	681b      	ldr	r3, [r3, #0]
 800580c:	68ba      	ldr	r2, [r7, #8]
 800580e:	429a      	cmp	r2, r3
 8005810:	d202      	bcs.n	8005818 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8005812:	4a08      	ldr	r2, [pc, #32]	@ (8005834 <prvAddCurrentTaskToDelayedList+0xa4>)
 8005814:	68bb      	ldr	r3, [r7, #8]
 8005816:	6013      	str	r3, [r2, #0]
}
 8005818:	bf00      	nop
 800581a:	3710      	adds	r7, #16
 800581c:	46bd      	mov	sp, r7
 800581e:	bd80      	pop	{r7, pc}
 8005820:	20000db4 	.word	0x20000db4
 8005824:	200008dc 	.word	0x200008dc
 8005828:	20000d9c 	.word	0x20000d9c
 800582c:	20000d6c 	.word	0x20000d6c
 8005830:	20000d68 	.word	0x20000d68
 8005834:	20000dd0 	.word	0x20000dd0

08005838 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 8005838:	b580      	push	{r7, lr}
 800583a:	b08a      	sub	sp, #40	@ 0x28
 800583c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800583e:	2300      	movs	r3, #0
 8005840:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8005842:	f000 fb13 	bl	8005e6c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 8005846:	4b1d      	ldr	r3, [pc, #116]	@ (80058bc <xTimerCreateTimerTask+0x84>)
 8005848:	681b      	ldr	r3, [r3, #0]
 800584a:	2b00      	cmp	r3, #0
 800584c:	d021      	beq.n	8005892 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800584e:	2300      	movs	r3, #0
 8005850:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8005852:	2300      	movs	r3, #0
 8005854:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 8005856:	1d3a      	adds	r2, r7, #4
 8005858:	f107 0108 	add.w	r1, r7, #8
 800585c:	f107 030c 	add.w	r3, r7, #12
 8005860:	4618      	mov	r0, r3
 8005862:	f7fd ff17 	bl	8003694 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 8005866:	6879      	ldr	r1, [r7, #4]
 8005868:	68bb      	ldr	r3, [r7, #8]
 800586a:	68fa      	ldr	r2, [r7, #12]
 800586c:	9202      	str	r2, [sp, #8]
 800586e:	9301      	str	r3, [sp, #4]
 8005870:	2302      	movs	r3, #2
 8005872:	9300      	str	r3, [sp, #0]
 8005874:	2300      	movs	r3, #0
 8005876:	460a      	mov	r2, r1
 8005878:	4911      	ldr	r1, [pc, #68]	@ (80058c0 <xTimerCreateTimerTask+0x88>)
 800587a:	4812      	ldr	r0, [pc, #72]	@ (80058c4 <xTimerCreateTimerTask+0x8c>)
 800587c:	f7fe ffa2 	bl	80047c4 <xTaskCreateStatic>
 8005880:	4603      	mov	r3, r0
 8005882:	4a11      	ldr	r2, [pc, #68]	@ (80058c8 <xTimerCreateTimerTask+0x90>)
 8005884:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 8005886:	4b10      	ldr	r3, [pc, #64]	@ (80058c8 <xTimerCreateTimerTask+0x90>)
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	2b00      	cmp	r3, #0
 800588c:	d001      	beq.n	8005892 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800588e:	2301      	movs	r3, #1
 8005890:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 8005892:	697b      	ldr	r3, [r7, #20]
 8005894:	2b00      	cmp	r3, #0
 8005896:	d10b      	bne.n	80058b0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 8005898:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800589c:	f383 8811 	msr	BASEPRI, r3
 80058a0:	f3bf 8f6f 	isb	sy
 80058a4:	f3bf 8f4f 	dsb	sy
 80058a8:	613b      	str	r3, [r7, #16]
}
 80058aa:	bf00      	nop
 80058ac:	bf00      	nop
 80058ae:	e7fd      	b.n	80058ac <xTimerCreateTimerTask+0x74>
	return xReturn;
 80058b0:	697b      	ldr	r3, [r7, #20]
}
 80058b2:	4618      	mov	r0, r3
 80058b4:	3718      	adds	r7, #24
 80058b6:	46bd      	mov	sp, r7
 80058b8:	bd80      	pop	{r7, pc}
 80058ba:	bf00      	nop
 80058bc:	20000e0c 	.word	0x20000e0c
 80058c0:	08007850 	.word	0x08007850
 80058c4:	08005a05 	.word	0x08005a05
 80058c8:	20000e10 	.word	0x20000e10

080058cc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 80058cc:	b580      	push	{r7, lr}
 80058ce:	b08a      	sub	sp, #40	@ 0x28
 80058d0:	af00      	add	r7, sp, #0
 80058d2:	60f8      	str	r0, [r7, #12]
 80058d4:	60b9      	str	r1, [r7, #8]
 80058d6:	607a      	str	r2, [r7, #4]
 80058d8:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 80058da:	2300      	movs	r3, #0
 80058dc:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d10b      	bne.n	80058fc <xTimerGenericCommand+0x30>
	__asm volatile
 80058e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80058e8:	f383 8811 	msr	BASEPRI, r3
 80058ec:	f3bf 8f6f 	isb	sy
 80058f0:	f3bf 8f4f 	dsb	sy
 80058f4:	623b      	str	r3, [r7, #32]
}
 80058f6:	bf00      	nop
 80058f8:	bf00      	nop
 80058fa:	e7fd      	b.n	80058f8 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 80058fc:	4b19      	ldr	r3, [pc, #100]	@ (8005964 <xTimerGenericCommand+0x98>)
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	2b00      	cmp	r3, #0
 8005902:	d02a      	beq.n	800595a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8005904:	68bb      	ldr	r3, [r7, #8]
 8005906:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800590c:	68fb      	ldr	r3, [r7, #12]
 800590e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8005910:	68bb      	ldr	r3, [r7, #8]
 8005912:	2b05      	cmp	r3, #5
 8005914:	dc18      	bgt.n	8005948 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8005916:	f7ff fdad 	bl	8005474 <xTaskGetSchedulerState>
 800591a:	4603      	mov	r3, r0
 800591c:	2b02      	cmp	r3, #2
 800591e:	d109      	bne.n	8005934 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8005920:	4b10      	ldr	r3, [pc, #64]	@ (8005964 <xTimerGenericCommand+0x98>)
 8005922:	6818      	ldr	r0, [r3, #0]
 8005924:	f107 0110 	add.w	r1, r7, #16
 8005928:	2300      	movs	r3, #0
 800592a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800592c:	f7fe f934 	bl	8003b98 <xQueueGenericSend>
 8005930:	6278      	str	r0, [r7, #36]	@ 0x24
 8005932:	e012      	b.n	800595a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8005934:	4b0b      	ldr	r3, [pc, #44]	@ (8005964 <xTimerGenericCommand+0x98>)
 8005936:	6818      	ldr	r0, [r3, #0]
 8005938:	f107 0110 	add.w	r1, r7, #16
 800593c:	2300      	movs	r3, #0
 800593e:	2200      	movs	r2, #0
 8005940:	f7fe f92a 	bl	8003b98 <xQueueGenericSend>
 8005944:	6278      	str	r0, [r7, #36]	@ 0x24
 8005946:	e008      	b.n	800595a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8005948:	4b06      	ldr	r3, [pc, #24]	@ (8005964 <xTimerGenericCommand+0x98>)
 800594a:	6818      	ldr	r0, [r3, #0]
 800594c:	f107 0110 	add.w	r1, r7, #16
 8005950:	2300      	movs	r3, #0
 8005952:	683a      	ldr	r2, [r7, #0]
 8005954:	f7fe fa22 	bl	8003d9c <xQueueGenericSendFromISR>
 8005958:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800595a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800595c:	4618      	mov	r0, r3
 800595e:	3728      	adds	r7, #40	@ 0x28
 8005960:	46bd      	mov	sp, r7
 8005962:	bd80      	pop	{r7, pc}
 8005964:	20000e0c 	.word	0x20000e0c

08005968 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8005968:	b580      	push	{r7, lr}
 800596a:	b088      	sub	sp, #32
 800596c:	af02      	add	r7, sp, #8
 800596e:	6078      	str	r0, [r7, #4]
 8005970:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005972:	4b23      	ldr	r3, [pc, #140]	@ (8005a00 <prvProcessExpiredTimer+0x98>)
 8005974:	681b      	ldr	r3, [r3, #0]
 8005976:	68db      	ldr	r3, [r3, #12]
 8005978:	68db      	ldr	r3, [r3, #12]
 800597a:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800597c:	697b      	ldr	r3, [r7, #20]
 800597e:	3304      	adds	r3, #4
 8005980:	4618      	mov	r0, r3
 8005982:	f7fd ff2b 	bl	80037dc <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005986:	697b      	ldr	r3, [r7, #20]
 8005988:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800598c:	f003 0304 	and.w	r3, r3, #4
 8005990:	2b00      	cmp	r3, #0
 8005992:	d023      	beq.n	80059dc <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8005994:	697b      	ldr	r3, [r7, #20]
 8005996:	699a      	ldr	r2, [r3, #24]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	18d1      	adds	r1, r2, r3
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	683a      	ldr	r2, [r7, #0]
 80059a0:	6978      	ldr	r0, [r7, #20]
 80059a2:	f000 f8d5 	bl	8005b50 <prvInsertTimerInActiveList>
 80059a6:	4603      	mov	r3, r0
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d020      	beq.n	80059ee <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 80059ac:	2300      	movs	r3, #0
 80059ae:	9300      	str	r3, [sp, #0]
 80059b0:	2300      	movs	r3, #0
 80059b2:	687a      	ldr	r2, [r7, #4]
 80059b4:	2100      	movs	r1, #0
 80059b6:	6978      	ldr	r0, [r7, #20]
 80059b8:	f7ff ff88 	bl	80058cc <xTimerGenericCommand>
 80059bc:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 80059be:	693b      	ldr	r3, [r7, #16]
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d114      	bne.n	80059ee <prvProcessExpiredTimer+0x86>
	__asm volatile
 80059c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80059c8:	f383 8811 	msr	BASEPRI, r3
 80059cc:	f3bf 8f6f 	isb	sy
 80059d0:	f3bf 8f4f 	dsb	sy
 80059d4:	60fb      	str	r3, [r7, #12]
}
 80059d6:	bf00      	nop
 80059d8:	bf00      	nop
 80059da:	e7fd      	b.n	80059d8 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 80059dc:	697b      	ldr	r3, [r7, #20]
 80059de:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 80059e2:	f023 0301 	bic.w	r3, r3, #1
 80059e6:	b2da      	uxtb	r2, r3
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 80059ee:	697b      	ldr	r3, [r7, #20]
 80059f0:	6a1b      	ldr	r3, [r3, #32]
 80059f2:	6978      	ldr	r0, [r7, #20]
 80059f4:	4798      	blx	r3
}
 80059f6:	bf00      	nop
 80059f8:	3718      	adds	r7, #24
 80059fa:	46bd      	mov	sp, r7
 80059fc:	bd80      	pop	{r7, pc}
 80059fe:	bf00      	nop
 8005a00:	20000e04 	.word	0x20000e04

08005a04 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8005a04:	b580      	push	{r7, lr}
 8005a06:	b084      	sub	sp, #16
 8005a08:	af00      	add	r7, sp, #0
 8005a0a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005a0c:	f107 0308 	add.w	r3, r7, #8
 8005a10:	4618      	mov	r0, r3
 8005a12:	f000 f859 	bl	8005ac8 <prvGetNextExpireTime>
 8005a16:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8005a18:	68bb      	ldr	r3, [r7, #8]
 8005a1a:	4619      	mov	r1, r3
 8005a1c:	68f8      	ldr	r0, [r7, #12]
 8005a1e:	f000 f805 	bl	8005a2c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8005a22:	f000 f8d7 	bl	8005bd4 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8005a26:	bf00      	nop
 8005a28:	e7f0      	b.n	8005a0c <prvTimerTask+0x8>
	...

08005a2c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8005a2c:	b580      	push	{r7, lr}
 8005a2e:	b084      	sub	sp, #16
 8005a30:	af00      	add	r7, sp, #0
 8005a32:	6078      	str	r0, [r7, #4]
 8005a34:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8005a36:	f7ff f929 	bl	8004c8c <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005a3a:	f107 0308 	add.w	r3, r7, #8
 8005a3e:	4618      	mov	r0, r3
 8005a40:	f000 f866 	bl	8005b10 <prvSampleTimeNow>
 8005a44:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8005a46:	68bb      	ldr	r3, [r7, #8]
 8005a48:	2b00      	cmp	r3, #0
 8005a4a:	d130      	bne.n	8005aae <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8005a4c:	683b      	ldr	r3, [r7, #0]
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d10a      	bne.n	8005a68 <prvProcessTimerOrBlockTask+0x3c>
 8005a52:	687a      	ldr	r2, [r7, #4]
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	429a      	cmp	r2, r3
 8005a58:	d806      	bhi.n	8005a68 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8005a5a:	f7ff f925 	bl	8004ca8 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8005a5e:	68f9      	ldr	r1, [r7, #12]
 8005a60:	6878      	ldr	r0, [r7, #4]
 8005a62:	f7ff ff81 	bl	8005968 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8005a66:	e024      	b.n	8005ab2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8005a68:	683b      	ldr	r3, [r7, #0]
 8005a6a:	2b00      	cmp	r3, #0
 8005a6c:	d008      	beq.n	8005a80 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8005a6e:	4b13      	ldr	r3, [pc, #76]	@ (8005abc <prvProcessTimerOrBlockTask+0x90>)
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	681b      	ldr	r3, [r3, #0]
 8005a74:	2b00      	cmp	r3, #0
 8005a76:	d101      	bne.n	8005a7c <prvProcessTimerOrBlockTask+0x50>
 8005a78:	2301      	movs	r3, #1
 8005a7a:	e000      	b.n	8005a7e <prvProcessTimerOrBlockTask+0x52>
 8005a7c:	2300      	movs	r3, #0
 8005a7e:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8005a80:	4b0f      	ldr	r3, [pc, #60]	@ (8005ac0 <prvProcessTimerOrBlockTask+0x94>)
 8005a82:	6818      	ldr	r0, [r3, #0]
 8005a84:	687a      	ldr	r2, [r7, #4]
 8005a86:	68fb      	ldr	r3, [r7, #12]
 8005a88:	1ad3      	subs	r3, r2, r3
 8005a8a:	683a      	ldr	r2, [r7, #0]
 8005a8c:	4619      	mov	r1, r3
 8005a8e:	f7fe fe65 	bl	800475c <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8005a92:	f7ff f909 	bl	8004ca8 <xTaskResumeAll>
 8005a96:	4603      	mov	r3, r0
 8005a98:	2b00      	cmp	r3, #0
 8005a9a:	d10a      	bne.n	8005ab2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8005a9c:	4b09      	ldr	r3, [pc, #36]	@ (8005ac4 <prvProcessTimerOrBlockTask+0x98>)
 8005a9e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8005aa2:	601a      	str	r2, [r3, #0]
 8005aa4:	f3bf 8f4f 	dsb	sy
 8005aa8:	f3bf 8f6f 	isb	sy
}
 8005aac:	e001      	b.n	8005ab2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8005aae:	f7ff f8fb 	bl	8004ca8 <xTaskResumeAll>
}
 8005ab2:	bf00      	nop
 8005ab4:	3710      	adds	r7, #16
 8005ab6:	46bd      	mov	sp, r7
 8005ab8:	bd80      	pop	{r7, pc}
 8005aba:	bf00      	nop
 8005abc:	20000e08 	.word	0x20000e08
 8005ac0:	20000e0c 	.word	0x20000e0c
 8005ac4:	e000ed04 	.word	0xe000ed04

08005ac8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8005ac8:	b480      	push	{r7}
 8005aca:	b085      	sub	sp, #20
 8005acc:	af00      	add	r7, sp, #0
 8005ace:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8005ad0:	4b0e      	ldr	r3, [pc, #56]	@ (8005b0c <prvGetNextExpireTime+0x44>)
 8005ad2:	681b      	ldr	r3, [r3, #0]
 8005ad4:	681b      	ldr	r3, [r3, #0]
 8005ad6:	2b00      	cmp	r3, #0
 8005ad8:	d101      	bne.n	8005ade <prvGetNextExpireTime+0x16>
 8005ada:	2201      	movs	r2, #1
 8005adc:	e000      	b.n	8005ae0 <prvGetNextExpireTime+0x18>
 8005ade:	2200      	movs	r2, #0
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	681b      	ldr	r3, [r3, #0]
 8005ae8:	2b00      	cmp	r3, #0
 8005aea:	d105      	bne.n	8005af8 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005aec:	4b07      	ldr	r3, [pc, #28]	@ (8005b0c <prvGetNextExpireTime+0x44>)
 8005aee:	681b      	ldr	r3, [r3, #0]
 8005af0:	68db      	ldr	r3, [r3, #12]
 8005af2:	681b      	ldr	r3, [r3, #0]
 8005af4:	60fb      	str	r3, [r7, #12]
 8005af6:	e001      	b.n	8005afc <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8005af8:	2300      	movs	r3, #0
 8005afa:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8005afc:	68fb      	ldr	r3, [r7, #12]
}
 8005afe:	4618      	mov	r0, r3
 8005b00:	3714      	adds	r7, #20
 8005b02:	46bd      	mov	sp, r7
 8005b04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b08:	4770      	bx	lr
 8005b0a:	bf00      	nop
 8005b0c:	20000e04 	.word	0x20000e04

08005b10 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8005b10:	b580      	push	{r7, lr}
 8005b12:	b084      	sub	sp, #16
 8005b14:	af00      	add	r7, sp, #0
 8005b16:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8005b18:	f7ff f964 	bl	8004de4 <xTaskGetTickCount>
 8005b1c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8005b1e:	4b0b      	ldr	r3, [pc, #44]	@ (8005b4c <prvSampleTimeNow+0x3c>)
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	68fa      	ldr	r2, [r7, #12]
 8005b24:	429a      	cmp	r2, r3
 8005b26:	d205      	bcs.n	8005b34 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8005b28:	f000 f93a 	bl	8005da0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	601a      	str	r2, [r3, #0]
 8005b32:	e002      	b.n	8005b3a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8005b34:	687b      	ldr	r3, [r7, #4]
 8005b36:	2200      	movs	r2, #0
 8005b38:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8005b3a:	4a04      	ldr	r2, [pc, #16]	@ (8005b4c <prvSampleTimeNow+0x3c>)
 8005b3c:	68fb      	ldr	r3, [r7, #12]
 8005b3e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8005b40:	68fb      	ldr	r3, [r7, #12]
}
 8005b42:	4618      	mov	r0, r3
 8005b44:	3710      	adds	r7, #16
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bd80      	pop	{r7, pc}
 8005b4a:	bf00      	nop
 8005b4c:	20000e14 	.word	0x20000e14

08005b50 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8005b50:	b580      	push	{r7, lr}
 8005b52:	b086      	sub	sp, #24
 8005b54:	af00      	add	r7, sp, #0
 8005b56:	60f8      	str	r0, [r7, #12]
 8005b58:	60b9      	str	r1, [r7, #8]
 8005b5a:	607a      	str	r2, [r7, #4]
 8005b5c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8005b5e:	2300      	movs	r3, #0
 8005b60:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	68ba      	ldr	r2, [r7, #8]
 8005b66:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005b68:	68fb      	ldr	r3, [r7, #12]
 8005b6a:	68fa      	ldr	r2, [r7, #12]
 8005b6c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8005b6e:	68ba      	ldr	r2, [r7, #8]
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	429a      	cmp	r2, r3
 8005b74:	d812      	bhi.n	8005b9c <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8005b76:	687a      	ldr	r2, [r7, #4]
 8005b78:	683b      	ldr	r3, [r7, #0]
 8005b7a:	1ad2      	subs	r2, r2, r3
 8005b7c:	68fb      	ldr	r3, [r7, #12]
 8005b7e:	699b      	ldr	r3, [r3, #24]
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d302      	bcc.n	8005b8a <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8005b84:	2301      	movs	r3, #1
 8005b86:	617b      	str	r3, [r7, #20]
 8005b88:	e01b      	b.n	8005bc2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8005b8a:	4b10      	ldr	r3, [pc, #64]	@ (8005bcc <prvInsertTimerInActiveList+0x7c>)
 8005b8c:	681a      	ldr	r2, [r3, #0]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	3304      	adds	r3, #4
 8005b92:	4619      	mov	r1, r3
 8005b94:	4610      	mov	r0, r2
 8005b96:	f7fd fde8 	bl	800376a <vListInsert>
 8005b9a:	e012      	b.n	8005bc2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8005b9c:	687a      	ldr	r2, [r7, #4]
 8005b9e:	683b      	ldr	r3, [r7, #0]
 8005ba0:	429a      	cmp	r2, r3
 8005ba2:	d206      	bcs.n	8005bb2 <prvInsertTimerInActiveList+0x62>
 8005ba4:	68ba      	ldr	r2, [r7, #8]
 8005ba6:	683b      	ldr	r3, [r7, #0]
 8005ba8:	429a      	cmp	r2, r3
 8005baa:	d302      	bcc.n	8005bb2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8005bac:	2301      	movs	r3, #1
 8005bae:	617b      	str	r3, [r7, #20]
 8005bb0:	e007      	b.n	8005bc2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005bb2:	4b07      	ldr	r3, [pc, #28]	@ (8005bd0 <prvInsertTimerInActiveList+0x80>)
 8005bb4:	681a      	ldr	r2, [r3, #0]
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	3304      	adds	r3, #4
 8005bba:	4619      	mov	r1, r3
 8005bbc:	4610      	mov	r0, r2
 8005bbe:	f7fd fdd4 	bl	800376a <vListInsert>
		}
	}

	return xProcessTimerNow;
 8005bc2:	697b      	ldr	r3, [r7, #20]
}
 8005bc4:	4618      	mov	r0, r3
 8005bc6:	3718      	adds	r7, #24
 8005bc8:	46bd      	mov	sp, r7
 8005bca:	bd80      	pop	{r7, pc}
 8005bcc:	20000e08 	.word	0x20000e08
 8005bd0:	20000e04 	.word	0x20000e04

08005bd4 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8005bd4:	b580      	push	{r7, lr}
 8005bd6:	b08e      	sub	sp, #56	@ 0x38
 8005bd8:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005bda:	e0ce      	b.n	8005d7a <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	da19      	bge.n	8005c16 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8005be2:	1d3b      	adds	r3, r7, #4
 8005be4:	3304      	adds	r3, #4
 8005be6:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8005be8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005bea:	2b00      	cmp	r3, #0
 8005bec:	d10b      	bne.n	8005c06 <prvProcessReceivedCommands+0x32>
	__asm volatile
 8005bee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005bf2:	f383 8811 	msr	BASEPRI, r3
 8005bf6:	f3bf 8f6f 	isb	sy
 8005bfa:	f3bf 8f4f 	dsb	sy
 8005bfe:	61fb      	str	r3, [r7, #28]
}
 8005c00:	bf00      	nop
 8005c02:	bf00      	nop
 8005c04:	e7fd      	b.n	8005c02 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8005c06:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c0c:	6850      	ldr	r0, [r2, #4]
 8005c0e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8005c10:	6892      	ldr	r2, [r2, #8]
 8005c12:	4611      	mov	r1, r2
 8005c14:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2b00      	cmp	r3, #0
 8005c1a:	f2c0 80ae 	blt.w	8005d7a <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8005c1e:	68fb      	ldr	r3, [r7, #12]
 8005c20:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8005c22:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c24:	695b      	ldr	r3, [r3, #20]
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d004      	beq.n	8005c34 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005c2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c2c:	3304      	adds	r3, #4
 8005c2e:	4618      	mov	r0, r3
 8005c30:	f7fd fdd4 	bl	80037dc <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8005c34:	463b      	mov	r3, r7
 8005c36:	4618      	mov	r0, r3
 8005c38:	f7ff ff6a 	bl	8005b10 <prvSampleTimeNow>
 8005c3c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2b09      	cmp	r3, #9
 8005c42:	f200 8097 	bhi.w	8005d74 <prvProcessReceivedCommands+0x1a0>
 8005c46:	a201      	add	r2, pc, #4	@ (adr r2, 8005c4c <prvProcessReceivedCommands+0x78>)
 8005c48:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c4c:	08005c75 	.word	0x08005c75
 8005c50:	08005c75 	.word	0x08005c75
 8005c54:	08005c75 	.word	0x08005c75
 8005c58:	08005ceb 	.word	0x08005ceb
 8005c5c:	08005cff 	.word	0x08005cff
 8005c60:	08005d4b 	.word	0x08005d4b
 8005c64:	08005c75 	.word	0x08005c75
 8005c68:	08005c75 	.word	0x08005c75
 8005c6c:	08005ceb 	.word	0x08005ceb
 8005c70:	08005cff 	.word	0x08005cff
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005c74:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c76:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005c7a:	f043 0301 	orr.w	r3, r3, #1
 8005c7e:	b2da      	uxtb	r2, r3
 8005c80:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c82:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8005c86:	68ba      	ldr	r2, [r7, #8]
 8005c88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005c8a:	699b      	ldr	r3, [r3, #24]
 8005c8c:	18d1      	adds	r1, r2, r3
 8005c8e:	68bb      	ldr	r3, [r7, #8]
 8005c90:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005c92:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005c94:	f7ff ff5c 	bl	8005b50 <prvInsertTimerInActiveList>
 8005c98:	4603      	mov	r3, r0
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d06c      	beq.n	8005d78 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005c9e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ca0:	6a1b      	ldr	r3, [r3, #32]
 8005ca2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005ca4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005ca6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005ca8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005cac:	f003 0304 	and.w	r3, r3, #4
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d061      	beq.n	8005d78 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8005cb4:	68ba      	ldr	r2, [r7, #8]
 8005cb6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cb8:	699b      	ldr	r3, [r3, #24]
 8005cba:	441a      	add	r2, r3
 8005cbc:	2300      	movs	r3, #0
 8005cbe:	9300      	str	r3, [sp, #0]
 8005cc0:	2300      	movs	r3, #0
 8005cc2:	2100      	movs	r1, #0
 8005cc4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005cc6:	f7ff fe01 	bl	80058cc <xTimerGenericCommand>
 8005cca:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8005ccc:	6a3b      	ldr	r3, [r7, #32]
 8005cce:	2b00      	cmp	r3, #0
 8005cd0:	d152      	bne.n	8005d78 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8005cd2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005cd6:	f383 8811 	msr	BASEPRI, r3
 8005cda:	f3bf 8f6f 	isb	sy
 8005cde:	f3bf 8f4f 	dsb	sy
 8005ce2:	61bb      	str	r3, [r7, #24]
}
 8005ce4:	bf00      	nop
 8005ce6:	bf00      	nop
 8005ce8:	e7fd      	b.n	8005ce6 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005cea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cec:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005cf0:	f023 0301 	bic.w	r3, r3, #1
 8005cf4:	b2da      	uxtb	r2, r3
 8005cf6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005cf8:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005cfc:	e03d      	b.n	8005d7a <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8005cfe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d00:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d04:	f043 0301 	orr.w	r3, r3, #1
 8005d08:	b2da      	uxtb	r2, r3
 8005d0a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d0c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8005d10:	68ba      	ldr	r2, [r7, #8]
 8005d12:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d14:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8005d16:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d18:	699b      	ldr	r3, [r3, #24]
 8005d1a:	2b00      	cmp	r3, #0
 8005d1c:	d10b      	bne.n	8005d36 <prvProcessReceivedCommands+0x162>
	__asm volatile
 8005d1e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005d22:	f383 8811 	msr	BASEPRI, r3
 8005d26:	f3bf 8f6f 	isb	sy
 8005d2a:	f3bf 8f4f 	dsb	sy
 8005d2e:	617b      	str	r3, [r7, #20]
}
 8005d30:	bf00      	nop
 8005d32:	bf00      	nop
 8005d34:	e7fd      	b.n	8005d32 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8005d36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d38:	699a      	ldr	r2, [r3, #24]
 8005d3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d3c:	18d1      	adds	r1, r2, r3
 8005d3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005d40:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005d42:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d44:	f7ff ff04 	bl	8005b50 <prvInsertTimerInActiveList>
					break;
 8005d48:	e017      	b.n	8005d7a <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8005d4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d4c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d50:	f003 0302 	and.w	r3, r3, #2
 8005d54:	2b00      	cmp	r3, #0
 8005d56:	d103      	bne.n	8005d60 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8005d58:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8005d5a:	f000 fbe5 	bl	8006528 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8005d5e:	e00c      	b.n	8005d7a <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8005d60:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d62:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005d66:	f023 0301 	bic.w	r3, r3, #1
 8005d6a:	b2da      	uxtb	r2, r3
 8005d6c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005d6e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8005d72:	e002      	b.n	8005d7a <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8005d74:	bf00      	nop
 8005d76:	e000      	b.n	8005d7a <prvProcessReceivedCommands+0x1a6>
					break;
 8005d78:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8005d7a:	4b08      	ldr	r3, [pc, #32]	@ (8005d9c <prvProcessReceivedCommands+0x1c8>)
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	1d39      	adds	r1, r7, #4
 8005d80:	2200      	movs	r2, #0
 8005d82:	4618      	mov	r0, r3
 8005d84:	f7fe f938 	bl	8003ff8 <xQueueReceive>
 8005d88:	4603      	mov	r3, r0
 8005d8a:	2b00      	cmp	r3, #0
 8005d8c:	f47f af26 	bne.w	8005bdc <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8005d90:	bf00      	nop
 8005d92:	bf00      	nop
 8005d94:	3730      	adds	r7, #48	@ 0x30
 8005d96:	46bd      	mov	sp, r7
 8005d98:	bd80      	pop	{r7, pc}
 8005d9a:	bf00      	nop
 8005d9c:	20000e0c 	.word	0x20000e0c

08005da0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8005da0:	b580      	push	{r7, lr}
 8005da2:	b088      	sub	sp, #32
 8005da4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005da6:	e049      	b.n	8005e3c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8005da8:	4b2e      	ldr	r3, [pc, #184]	@ (8005e64 <prvSwitchTimerLists+0xc4>)
 8005daa:	681b      	ldr	r3, [r3, #0]
 8005dac:	68db      	ldr	r3, [r3, #12]
 8005dae:	681b      	ldr	r3, [r3, #0]
 8005db0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8005db2:	4b2c      	ldr	r3, [pc, #176]	@ (8005e64 <prvSwitchTimerLists+0xc4>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68db      	ldr	r3, [r3, #12]
 8005db8:	68db      	ldr	r3, [r3, #12]
 8005dba:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	3304      	adds	r3, #4
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f7fd fd0b 	bl	80037dc <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	6a1b      	ldr	r3, [r3, #32]
 8005dca:	68f8      	ldr	r0, [r7, #12]
 8005dcc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8005dce:	68fb      	ldr	r3, [r7, #12]
 8005dd0:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8005dd4:	f003 0304 	and.w	r3, r3, #4
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	d02f      	beq.n	8005e3c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8005ddc:	68fb      	ldr	r3, [r7, #12]
 8005dde:	699b      	ldr	r3, [r3, #24]
 8005de0:	693a      	ldr	r2, [r7, #16]
 8005de2:	4413      	add	r3, r2
 8005de4:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8005de6:	68ba      	ldr	r2, [r7, #8]
 8005de8:	693b      	ldr	r3, [r7, #16]
 8005dea:	429a      	cmp	r2, r3
 8005dec:	d90e      	bls.n	8005e0c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	68ba      	ldr	r2, [r7, #8]
 8005df2:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8005df4:	68fb      	ldr	r3, [r7, #12]
 8005df6:	68fa      	ldr	r2, [r7, #12]
 8005df8:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8005dfa:	4b1a      	ldr	r3, [pc, #104]	@ (8005e64 <prvSwitchTimerLists+0xc4>)
 8005dfc:	681a      	ldr	r2, [r3, #0]
 8005dfe:	68fb      	ldr	r3, [r7, #12]
 8005e00:	3304      	adds	r3, #4
 8005e02:	4619      	mov	r1, r3
 8005e04:	4610      	mov	r0, r2
 8005e06:	f7fd fcb0 	bl	800376a <vListInsert>
 8005e0a:	e017      	b.n	8005e3c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8005e0c:	2300      	movs	r3, #0
 8005e0e:	9300      	str	r3, [sp, #0]
 8005e10:	2300      	movs	r3, #0
 8005e12:	693a      	ldr	r2, [r7, #16]
 8005e14:	2100      	movs	r1, #0
 8005e16:	68f8      	ldr	r0, [r7, #12]
 8005e18:	f7ff fd58 	bl	80058cc <xTimerGenericCommand>
 8005e1c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8005e1e:	687b      	ldr	r3, [r7, #4]
 8005e20:	2b00      	cmp	r3, #0
 8005e22:	d10b      	bne.n	8005e3c <prvSwitchTimerLists+0x9c>
	__asm volatile
 8005e24:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005e28:	f383 8811 	msr	BASEPRI, r3
 8005e2c:	f3bf 8f6f 	isb	sy
 8005e30:	f3bf 8f4f 	dsb	sy
 8005e34:	603b      	str	r3, [r7, #0]
}
 8005e36:	bf00      	nop
 8005e38:	bf00      	nop
 8005e3a:	e7fd      	b.n	8005e38 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8005e3c:	4b09      	ldr	r3, [pc, #36]	@ (8005e64 <prvSwitchTimerLists+0xc4>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d1b0      	bne.n	8005da8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8005e46:	4b07      	ldr	r3, [pc, #28]	@ (8005e64 <prvSwitchTimerLists+0xc4>)
 8005e48:	681b      	ldr	r3, [r3, #0]
 8005e4a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8005e4c:	4b06      	ldr	r3, [pc, #24]	@ (8005e68 <prvSwitchTimerLists+0xc8>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	4a04      	ldr	r2, [pc, #16]	@ (8005e64 <prvSwitchTimerLists+0xc4>)
 8005e52:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8005e54:	4a04      	ldr	r2, [pc, #16]	@ (8005e68 <prvSwitchTimerLists+0xc8>)
 8005e56:	697b      	ldr	r3, [r7, #20]
 8005e58:	6013      	str	r3, [r2, #0]
}
 8005e5a:	bf00      	nop
 8005e5c:	3718      	adds	r7, #24
 8005e5e:	46bd      	mov	sp, r7
 8005e60:	bd80      	pop	{r7, pc}
 8005e62:	bf00      	nop
 8005e64:	20000e04 	.word	0x20000e04
 8005e68:	20000e08 	.word	0x20000e08

08005e6c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b082      	sub	sp, #8
 8005e70:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8005e72:	f000 f969 	bl	8006148 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8005e76:	4b15      	ldr	r3, [pc, #84]	@ (8005ecc <prvCheckForValidListAndQueue+0x60>)
 8005e78:	681b      	ldr	r3, [r3, #0]
 8005e7a:	2b00      	cmp	r3, #0
 8005e7c:	d120      	bne.n	8005ec0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8005e7e:	4814      	ldr	r0, [pc, #80]	@ (8005ed0 <prvCheckForValidListAndQueue+0x64>)
 8005e80:	f7fd fc22 	bl	80036c8 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8005e84:	4813      	ldr	r0, [pc, #76]	@ (8005ed4 <prvCheckForValidListAndQueue+0x68>)
 8005e86:	f7fd fc1f 	bl	80036c8 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8005e8a:	4b13      	ldr	r3, [pc, #76]	@ (8005ed8 <prvCheckForValidListAndQueue+0x6c>)
 8005e8c:	4a10      	ldr	r2, [pc, #64]	@ (8005ed0 <prvCheckForValidListAndQueue+0x64>)
 8005e8e:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8005e90:	4b12      	ldr	r3, [pc, #72]	@ (8005edc <prvCheckForValidListAndQueue+0x70>)
 8005e92:	4a10      	ldr	r2, [pc, #64]	@ (8005ed4 <prvCheckForValidListAndQueue+0x68>)
 8005e94:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8005e96:	2300      	movs	r3, #0
 8005e98:	9300      	str	r3, [sp, #0]
 8005e9a:	4b11      	ldr	r3, [pc, #68]	@ (8005ee0 <prvCheckForValidListAndQueue+0x74>)
 8005e9c:	4a11      	ldr	r2, [pc, #68]	@ (8005ee4 <prvCheckForValidListAndQueue+0x78>)
 8005e9e:	2110      	movs	r1, #16
 8005ea0:	200a      	movs	r0, #10
 8005ea2:	f7fd fd2f 	bl	8003904 <xQueueGenericCreateStatic>
 8005ea6:	4603      	mov	r3, r0
 8005ea8:	4a08      	ldr	r2, [pc, #32]	@ (8005ecc <prvCheckForValidListAndQueue+0x60>)
 8005eaa:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8005eac:	4b07      	ldr	r3, [pc, #28]	@ (8005ecc <prvCheckForValidListAndQueue+0x60>)
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	2b00      	cmp	r3, #0
 8005eb2:	d005      	beq.n	8005ec0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8005eb4:	4b05      	ldr	r3, [pc, #20]	@ (8005ecc <prvCheckForValidListAndQueue+0x60>)
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	490b      	ldr	r1, [pc, #44]	@ (8005ee8 <prvCheckForValidListAndQueue+0x7c>)
 8005eba:	4618      	mov	r0, r3
 8005ebc:	f7fe fbfa 	bl	80046b4 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8005ec0:	f000 f974 	bl	80061ac <vPortExitCritical>
}
 8005ec4:	bf00      	nop
 8005ec6:	46bd      	mov	sp, r7
 8005ec8:	bd80      	pop	{r7, pc}
 8005eca:	bf00      	nop
 8005ecc:	20000e0c 	.word	0x20000e0c
 8005ed0:	20000ddc 	.word	0x20000ddc
 8005ed4:	20000df0 	.word	0x20000df0
 8005ed8:	20000e04 	.word	0x20000e04
 8005edc:	20000e08 	.word	0x20000e08
 8005ee0:	20000eb8 	.word	0x20000eb8
 8005ee4:	20000e18 	.word	0x20000e18
 8005ee8:	08007858 	.word	0x08007858

08005eec <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8005eec:	b480      	push	{r7}
 8005eee:	b085      	sub	sp, #20
 8005ef0:	af00      	add	r7, sp, #0
 8005ef2:	60f8      	str	r0, [r7, #12]
 8005ef4:	60b9      	str	r1, [r7, #8]
 8005ef6:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 8005ef8:	68fb      	ldr	r3, [r7, #12]
 8005efa:	3b04      	subs	r3, #4
 8005efc:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8005f04:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	3b04      	subs	r3, #4
 8005f0a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8005f0c:	68bb      	ldr	r3, [r7, #8]
 8005f0e:	f023 0201 	bic.w	r2, r3, #1
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 8005f16:	68fb      	ldr	r3, [r7, #12]
 8005f18:	3b04      	subs	r3, #4
 8005f1a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8005f1c:	4a0c      	ldr	r2, [pc, #48]	@ (8005f50 <pxPortInitialiseStack+0x64>)
 8005f1e:	68fb      	ldr	r3, [r7, #12]
 8005f20:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	3b14      	subs	r3, #20
 8005f26:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 8005f28:	687a      	ldr	r2, [r7, #4]
 8005f2a:	68fb      	ldr	r3, [r7, #12]
 8005f2c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8005f2e:	68fb      	ldr	r3, [r7, #12]
 8005f30:	3b04      	subs	r3, #4
 8005f32:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8005f34:	68fb      	ldr	r3, [r7, #12]
 8005f36:	f06f 0202 	mvn.w	r2, #2
 8005f3a:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8005f3c:	68fb      	ldr	r3, [r7, #12]
 8005f3e:	3b20      	subs	r3, #32
 8005f40:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8005f42:	68fb      	ldr	r3, [r7, #12]
}
 8005f44:	4618      	mov	r0, r3
 8005f46:	3714      	adds	r7, #20
 8005f48:	46bd      	mov	sp, r7
 8005f4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f4e:	4770      	bx	lr
 8005f50:	08005f55 	.word	0x08005f55

08005f54 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8005f54:	b480      	push	{r7}
 8005f56:	b085      	sub	sp, #20
 8005f58:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 8005f5a:	2300      	movs	r3, #0
 8005f5c:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8005f5e:	4b13      	ldr	r3, [pc, #76]	@ (8005fac <prvTaskExitError+0x58>)
 8005f60:	681b      	ldr	r3, [r3, #0]
 8005f62:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f66:	d00b      	beq.n	8005f80 <prvTaskExitError+0x2c>
	__asm volatile
 8005f68:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f6c:	f383 8811 	msr	BASEPRI, r3
 8005f70:	f3bf 8f6f 	isb	sy
 8005f74:	f3bf 8f4f 	dsb	sy
 8005f78:	60fb      	str	r3, [r7, #12]
}
 8005f7a:	bf00      	nop
 8005f7c:	bf00      	nop
 8005f7e:	e7fd      	b.n	8005f7c <prvTaskExitError+0x28>
	__asm volatile
 8005f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8005f84:	f383 8811 	msr	BASEPRI, r3
 8005f88:	f3bf 8f6f 	isb	sy
 8005f8c:	f3bf 8f4f 	dsb	sy
 8005f90:	60bb      	str	r3, [r7, #8]
}
 8005f92:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 8005f94:	bf00      	nop
 8005f96:	687b      	ldr	r3, [r7, #4]
 8005f98:	2b00      	cmp	r3, #0
 8005f9a:	d0fc      	beq.n	8005f96 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 8005f9c:	bf00      	nop
 8005f9e:	bf00      	nop
 8005fa0:	3714      	adds	r7, #20
 8005fa2:	46bd      	mov	sp, r7
 8005fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fa8:	4770      	bx	lr
 8005faa:	bf00      	nop
 8005fac:	2000000c 	.word	0x2000000c

08005fb0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 8005fb0:	4b07      	ldr	r3, [pc, #28]	@ (8005fd0 <pxCurrentTCBConst2>)
 8005fb2:	6819      	ldr	r1, [r3, #0]
 8005fb4:	6808      	ldr	r0, [r1, #0]
 8005fb6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005fba:	f380 8809 	msr	PSP, r0
 8005fbe:	f3bf 8f6f 	isb	sy
 8005fc2:	f04f 0000 	mov.w	r0, #0
 8005fc6:	f380 8811 	msr	BASEPRI, r0
 8005fca:	4770      	bx	lr
 8005fcc:	f3af 8000 	nop.w

08005fd0 <pxCurrentTCBConst2>:
 8005fd0:	200008dc 	.word	0x200008dc
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8005fd4:	bf00      	nop
 8005fd6:	bf00      	nop

08005fd8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8005fd8:	4808      	ldr	r0, [pc, #32]	@ (8005ffc <prvPortStartFirstTask+0x24>)
 8005fda:	6800      	ldr	r0, [r0, #0]
 8005fdc:	6800      	ldr	r0, [r0, #0]
 8005fde:	f380 8808 	msr	MSP, r0
 8005fe2:	f04f 0000 	mov.w	r0, #0
 8005fe6:	f380 8814 	msr	CONTROL, r0
 8005fea:	b662      	cpsie	i
 8005fec:	b661      	cpsie	f
 8005fee:	f3bf 8f4f 	dsb	sy
 8005ff2:	f3bf 8f6f 	isb	sy
 8005ff6:	df00      	svc	0
 8005ff8:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 8005ffa:	bf00      	nop
 8005ffc:	e000ed08 	.word	0xe000ed08

08006000 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8006000:	b580      	push	{r7, lr}
 8006002:	b086      	sub	sp, #24
 8006004:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8006006:	4b47      	ldr	r3, [pc, #284]	@ (8006124 <xPortStartScheduler+0x124>)
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	4a47      	ldr	r2, [pc, #284]	@ (8006128 <xPortStartScheduler+0x128>)
 800600c:	4293      	cmp	r3, r2
 800600e:	d10b      	bne.n	8006028 <xPortStartScheduler+0x28>
	__asm volatile
 8006010:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006014:	f383 8811 	msr	BASEPRI, r3
 8006018:	f3bf 8f6f 	isb	sy
 800601c:	f3bf 8f4f 	dsb	sy
 8006020:	60fb      	str	r3, [r7, #12]
}
 8006022:	bf00      	nop
 8006024:	bf00      	nop
 8006026:	e7fd      	b.n	8006024 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8006028:	4b3e      	ldr	r3, [pc, #248]	@ (8006124 <xPortStartScheduler+0x124>)
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	4a3f      	ldr	r2, [pc, #252]	@ (800612c <xPortStartScheduler+0x12c>)
 800602e:	4293      	cmp	r3, r2
 8006030:	d10b      	bne.n	800604a <xPortStartScheduler+0x4a>
	__asm volatile
 8006032:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006036:	f383 8811 	msr	BASEPRI, r3
 800603a:	f3bf 8f6f 	isb	sy
 800603e:	f3bf 8f4f 	dsb	sy
 8006042:	613b      	str	r3, [r7, #16]
}
 8006044:	bf00      	nop
 8006046:	bf00      	nop
 8006048:	e7fd      	b.n	8006046 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800604a:	4b39      	ldr	r3, [pc, #228]	@ (8006130 <xPortStartScheduler+0x130>)
 800604c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800604e:	697b      	ldr	r3, [r7, #20]
 8006050:	781b      	ldrb	r3, [r3, #0]
 8006052:	b2db      	uxtb	r3, r3
 8006054:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8006056:	697b      	ldr	r3, [r7, #20]
 8006058:	22ff      	movs	r2, #255	@ 0xff
 800605a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800605c:	697b      	ldr	r3, [r7, #20]
 800605e:	781b      	ldrb	r3, [r3, #0]
 8006060:	b2db      	uxtb	r3, r3
 8006062:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8006064:	78fb      	ldrb	r3, [r7, #3]
 8006066:	b2db      	uxtb	r3, r3
 8006068:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800606c:	b2da      	uxtb	r2, r3
 800606e:	4b31      	ldr	r3, [pc, #196]	@ (8006134 <xPortStartScheduler+0x134>)
 8006070:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8006072:	4b31      	ldr	r3, [pc, #196]	@ (8006138 <xPortStartScheduler+0x138>)
 8006074:	2207      	movs	r2, #7
 8006076:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8006078:	e009      	b.n	800608e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800607a:	4b2f      	ldr	r3, [pc, #188]	@ (8006138 <xPortStartScheduler+0x138>)
 800607c:	681b      	ldr	r3, [r3, #0]
 800607e:	3b01      	subs	r3, #1
 8006080:	4a2d      	ldr	r2, [pc, #180]	@ (8006138 <xPortStartScheduler+0x138>)
 8006082:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8006084:	78fb      	ldrb	r3, [r7, #3]
 8006086:	b2db      	uxtb	r3, r3
 8006088:	005b      	lsls	r3, r3, #1
 800608a:	b2db      	uxtb	r3, r3
 800608c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800608e:	78fb      	ldrb	r3, [r7, #3]
 8006090:	b2db      	uxtb	r3, r3
 8006092:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006096:	2b80      	cmp	r3, #128	@ 0x80
 8006098:	d0ef      	beq.n	800607a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800609a:	4b27      	ldr	r3, [pc, #156]	@ (8006138 <xPortStartScheduler+0x138>)
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f1c3 0307 	rsb	r3, r3, #7
 80060a2:	2b04      	cmp	r3, #4
 80060a4:	d00b      	beq.n	80060be <xPortStartScheduler+0xbe>
	__asm volatile
 80060a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80060aa:	f383 8811 	msr	BASEPRI, r3
 80060ae:	f3bf 8f6f 	isb	sy
 80060b2:	f3bf 8f4f 	dsb	sy
 80060b6:	60bb      	str	r3, [r7, #8]
}
 80060b8:	bf00      	nop
 80060ba:	bf00      	nop
 80060bc:	e7fd      	b.n	80060ba <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80060be:	4b1e      	ldr	r3, [pc, #120]	@ (8006138 <xPortStartScheduler+0x138>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	021b      	lsls	r3, r3, #8
 80060c4:	4a1c      	ldr	r2, [pc, #112]	@ (8006138 <xPortStartScheduler+0x138>)
 80060c6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 80060c8:	4b1b      	ldr	r3, [pc, #108]	@ (8006138 <xPortStartScheduler+0x138>)
 80060ca:	681b      	ldr	r3, [r3, #0]
 80060cc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80060d0:	4a19      	ldr	r2, [pc, #100]	@ (8006138 <xPortStartScheduler+0x138>)
 80060d2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 80060d4:	687b      	ldr	r3, [r7, #4]
 80060d6:	b2da      	uxtb	r2, r3
 80060d8:	697b      	ldr	r3, [r7, #20]
 80060da:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 80060dc:	4b17      	ldr	r3, [pc, #92]	@ (800613c <xPortStartScheduler+0x13c>)
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	4a16      	ldr	r2, [pc, #88]	@ (800613c <xPortStartScheduler+0x13c>)
 80060e2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80060e6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 80060e8:	4b14      	ldr	r3, [pc, #80]	@ (800613c <xPortStartScheduler+0x13c>)
 80060ea:	681b      	ldr	r3, [r3, #0]
 80060ec:	4a13      	ldr	r2, [pc, #76]	@ (800613c <xPortStartScheduler+0x13c>)
 80060ee:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 80060f2:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 80060f4:	f000 f8da 	bl	80062ac <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 80060f8:	4b11      	ldr	r3, [pc, #68]	@ (8006140 <xPortStartScheduler+0x140>)
 80060fa:	2200      	movs	r2, #0
 80060fc:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 80060fe:	f000 f8f9 	bl	80062f4 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8006102:	4b10      	ldr	r3, [pc, #64]	@ (8006144 <xPortStartScheduler+0x144>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	4a0f      	ldr	r2, [pc, #60]	@ (8006144 <xPortStartScheduler+0x144>)
 8006108:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800610c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800610e:	f7ff ff63 	bl	8005fd8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8006112:	f7fe ff31 	bl	8004f78 <vTaskSwitchContext>
	prvTaskExitError();
 8006116:	f7ff ff1d 	bl	8005f54 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800611a:	2300      	movs	r3, #0
}
 800611c:	4618      	mov	r0, r3
 800611e:	3718      	adds	r7, #24
 8006120:	46bd      	mov	sp, r7
 8006122:	bd80      	pop	{r7, pc}
 8006124:	e000ed00 	.word	0xe000ed00
 8006128:	410fc271 	.word	0x410fc271
 800612c:	410fc270 	.word	0x410fc270
 8006130:	e000e400 	.word	0xe000e400
 8006134:	20000f08 	.word	0x20000f08
 8006138:	20000f0c 	.word	0x20000f0c
 800613c:	e000ed20 	.word	0xe000ed20
 8006140:	2000000c 	.word	0x2000000c
 8006144:	e000ef34 	.word	0xe000ef34

08006148 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8006148:	b480      	push	{r7}
 800614a:	b083      	sub	sp, #12
 800614c:	af00      	add	r7, sp, #0
	__asm volatile
 800614e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006152:	f383 8811 	msr	BASEPRI, r3
 8006156:	f3bf 8f6f 	isb	sy
 800615a:	f3bf 8f4f 	dsb	sy
 800615e:	607b      	str	r3, [r7, #4]
}
 8006160:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 8006162:	4b10      	ldr	r3, [pc, #64]	@ (80061a4 <vPortEnterCritical+0x5c>)
 8006164:	681b      	ldr	r3, [r3, #0]
 8006166:	3301      	adds	r3, #1
 8006168:	4a0e      	ldr	r2, [pc, #56]	@ (80061a4 <vPortEnterCritical+0x5c>)
 800616a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800616c:	4b0d      	ldr	r3, [pc, #52]	@ (80061a4 <vPortEnterCritical+0x5c>)
 800616e:	681b      	ldr	r3, [r3, #0]
 8006170:	2b01      	cmp	r3, #1
 8006172:	d110      	bne.n	8006196 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8006174:	4b0c      	ldr	r3, [pc, #48]	@ (80061a8 <vPortEnterCritical+0x60>)
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	b2db      	uxtb	r3, r3
 800617a:	2b00      	cmp	r3, #0
 800617c:	d00b      	beq.n	8006196 <vPortEnterCritical+0x4e>
	__asm volatile
 800617e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006182:	f383 8811 	msr	BASEPRI, r3
 8006186:	f3bf 8f6f 	isb	sy
 800618a:	f3bf 8f4f 	dsb	sy
 800618e:	603b      	str	r3, [r7, #0]
}
 8006190:	bf00      	nop
 8006192:	bf00      	nop
 8006194:	e7fd      	b.n	8006192 <vPortEnterCritical+0x4a>
	}
}
 8006196:	bf00      	nop
 8006198:	370c      	adds	r7, #12
 800619a:	46bd      	mov	sp, r7
 800619c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061a0:	4770      	bx	lr
 80061a2:	bf00      	nop
 80061a4:	2000000c 	.word	0x2000000c
 80061a8:	e000ed04 	.word	0xe000ed04

080061ac <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80061ac:	b480      	push	{r7}
 80061ae:	b083      	sub	sp, #12
 80061b0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80061b2:	4b12      	ldr	r3, [pc, #72]	@ (80061fc <vPortExitCritical+0x50>)
 80061b4:	681b      	ldr	r3, [r3, #0]
 80061b6:	2b00      	cmp	r3, #0
 80061b8:	d10b      	bne.n	80061d2 <vPortExitCritical+0x26>
	__asm volatile
 80061ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80061be:	f383 8811 	msr	BASEPRI, r3
 80061c2:	f3bf 8f6f 	isb	sy
 80061c6:	f3bf 8f4f 	dsb	sy
 80061ca:	607b      	str	r3, [r7, #4]
}
 80061cc:	bf00      	nop
 80061ce:	bf00      	nop
 80061d0:	e7fd      	b.n	80061ce <vPortExitCritical+0x22>
	uxCriticalNesting--;
 80061d2:	4b0a      	ldr	r3, [pc, #40]	@ (80061fc <vPortExitCritical+0x50>)
 80061d4:	681b      	ldr	r3, [r3, #0]
 80061d6:	3b01      	subs	r3, #1
 80061d8:	4a08      	ldr	r2, [pc, #32]	@ (80061fc <vPortExitCritical+0x50>)
 80061da:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 80061dc:	4b07      	ldr	r3, [pc, #28]	@ (80061fc <vPortExitCritical+0x50>)
 80061de:	681b      	ldr	r3, [r3, #0]
 80061e0:	2b00      	cmp	r3, #0
 80061e2:	d105      	bne.n	80061f0 <vPortExitCritical+0x44>
 80061e4:	2300      	movs	r3, #0
 80061e6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	f383 8811 	msr	BASEPRI, r3
}
 80061ee:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 80061f0:	bf00      	nop
 80061f2:	370c      	adds	r7, #12
 80061f4:	46bd      	mov	sp, r7
 80061f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061fa:	4770      	bx	lr
 80061fc:	2000000c 	.word	0x2000000c

08006200 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8006200:	f3ef 8009 	mrs	r0, PSP
 8006204:	f3bf 8f6f 	isb	sy
 8006208:	4b15      	ldr	r3, [pc, #84]	@ (8006260 <pxCurrentTCBConst>)
 800620a:	681a      	ldr	r2, [r3, #0]
 800620c:	f01e 0f10 	tst.w	lr, #16
 8006210:	bf08      	it	eq
 8006212:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8006216:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800621a:	6010      	str	r0, [r2, #0]
 800621c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8006220:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8006224:	f380 8811 	msr	BASEPRI, r0
 8006228:	f3bf 8f4f 	dsb	sy
 800622c:	f3bf 8f6f 	isb	sy
 8006230:	f7fe fea2 	bl	8004f78 <vTaskSwitchContext>
 8006234:	f04f 0000 	mov.w	r0, #0
 8006238:	f380 8811 	msr	BASEPRI, r0
 800623c:	bc09      	pop	{r0, r3}
 800623e:	6819      	ldr	r1, [r3, #0]
 8006240:	6808      	ldr	r0, [r1, #0]
 8006242:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006246:	f01e 0f10 	tst.w	lr, #16
 800624a:	bf08      	it	eq
 800624c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8006250:	f380 8809 	msr	PSP, r0
 8006254:	f3bf 8f6f 	isb	sy
 8006258:	4770      	bx	lr
 800625a:	bf00      	nop
 800625c:	f3af 8000 	nop.w

08006260 <pxCurrentTCBConst>:
 8006260:	200008dc 	.word	0x200008dc
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 8006264:	bf00      	nop
 8006266:	bf00      	nop

08006268 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8006268:	b580      	push	{r7, lr}
 800626a:	b082      	sub	sp, #8
 800626c:	af00      	add	r7, sp, #0
	__asm volatile
 800626e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006272:	f383 8811 	msr	BASEPRI, r3
 8006276:	f3bf 8f6f 	isb	sy
 800627a:	f3bf 8f4f 	dsb	sy
 800627e:	607b      	str	r3, [r7, #4]
}
 8006280:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 8006282:	f7fe fdbf 	bl	8004e04 <xTaskIncrementTick>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d003      	beq.n	8006294 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800628c:	4b06      	ldr	r3, [pc, #24]	@ (80062a8 <xPortSysTickHandler+0x40>)
 800628e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006292:	601a      	str	r2, [r3, #0]
 8006294:	2300      	movs	r3, #0
 8006296:	603b      	str	r3, [r7, #0]
	__asm volatile
 8006298:	683b      	ldr	r3, [r7, #0]
 800629a:	f383 8811 	msr	BASEPRI, r3
}
 800629e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80062a0:	bf00      	nop
 80062a2:	3708      	adds	r7, #8
 80062a4:	46bd      	mov	sp, r7
 80062a6:	bd80      	pop	{r7, pc}
 80062a8:	e000ed04 	.word	0xe000ed04

080062ac <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80062ac:	b480      	push	{r7}
 80062ae:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80062b0:	4b0b      	ldr	r3, [pc, #44]	@ (80062e0 <vPortSetupTimerInterrupt+0x34>)
 80062b2:	2200      	movs	r2, #0
 80062b4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80062b6:	4b0b      	ldr	r3, [pc, #44]	@ (80062e4 <vPortSetupTimerInterrupt+0x38>)
 80062b8:	2200      	movs	r2, #0
 80062ba:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80062bc:	4b0a      	ldr	r3, [pc, #40]	@ (80062e8 <vPortSetupTimerInterrupt+0x3c>)
 80062be:	681b      	ldr	r3, [r3, #0]
 80062c0:	4a0a      	ldr	r2, [pc, #40]	@ (80062ec <vPortSetupTimerInterrupt+0x40>)
 80062c2:	fba2 2303 	umull	r2, r3, r2, r3
 80062c6:	099b      	lsrs	r3, r3, #6
 80062c8:	4a09      	ldr	r2, [pc, #36]	@ (80062f0 <vPortSetupTimerInterrupt+0x44>)
 80062ca:	3b01      	subs	r3, #1
 80062cc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 80062ce:	4b04      	ldr	r3, [pc, #16]	@ (80062e0 <vPortSetupTimerInterrupt+0x34>)
 80062d0:	2207      	movs	r2, #7
 80062d2:	601a      	str	r2, [r3, #0]
}
 80062d4:	bf00      	nop
 80062d6:	46bd      	mov	sp, r7
 80062d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062dc:	4770      	bx	lr
 80062de:	bf00      	nop
 80062e0:	e000e010 	.word	0xe000e010
 80062e4:	e000e018 	.word	0xe000e018
 80062e8:	20000000 	.word	0x20000000
 80062ec:	10624dd3 	.word	0x10624dd3
 80062f0:	e000e014 	.word	0xe000e014

080062f4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 80062f4:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8006304 <vPortEnableVFP+0x10>
 80062f8:	6801      	ldr	r1, [r0, #0]
 80062fa:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80062fe:	6001      	str	r1, [r0, #0]
 8006300:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8006302:	bf00      	nop
 8006304:	e000ed88 	.word	0xe000ed88

08006308 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8006308:	b480      	push	{r7}
 800630a:	b085      	sub	sp, #20
 800630c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800630e:	f3ef 8305 	mrs	r3, IPSR
 8006312:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8006314:	68fb      	ldr	r3, [r7, #12]
 8006316:	2b0f      	cmp	r3, #15
 8006318:	d915      	bls.n	8006346 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800631a:	4a18      	ldr	r2, [pc, #96]	@ (800637c <vPortValidateInterruptPriority+0x74>)
 800631c:	68fb      	ldr	r3, [r7, #12]
 800631e:	4413      	add	r3, r2
 8006320:	781b      	ldrb	r3, [r3, #0]
 8006322:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8006324:	4b16      	ldr	r3, [pc, #88]	@ (8006380 <vPortValidateInterruptPriority+0x78>)
 8006326:	781b      	ldrb	r3, [r3, #0]
 8006328:	7afa      	ldrb	r2, [r7, #11]
 800632a:	429a      	cmp	r2, r3
 800632c:	d20b      	bcs.n	8006346 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800632e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006332:	f383 8811 	msr	BASEPRI, r3
 8006336:	f3bf 8f6f 	isb	sy
 800633a:	f3bf 8f4f 	dsb	sy
 800633e:	607b      	str	r3, [r7, #4]
}
 8006340:	bf00      	nop
 8006342:	bf00      	nop
 8006344:	e7fd      	b.n	8006342 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8006346:	4b0f      	ldr	r3, [pc, #60]	@ (8006384 <vPortValidateInterruptPriority+0x7c>)
 8006348:	681b      	ldr	r3, [r3, #0]
 800634a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800634e:	4b0e      	ldr	r3, [pc, #56]	@ (8006388 <vPortValidateInterruptPriority+0x80>)
 8006350:	681b      	ldr	r3, [r3, #0]
 8006352:	429a      	cmp	r2, r3
 8006354:	d90b      	bls.n	800636e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8006356:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800635a:	f383 8811 	msr	BASEPRI, r3
 800635e:	f3bf 8f6f 	isb	sy
 8006362:	f3bf 8f4f 	dsb	sy
 8006366:	603b      	str	r3, [r7, #0]
}
 8006368:	bf00      	nop
 800636a:	bf00      	nop
 800636c:	e7fd      	b.n	800636a <vPortValidateInterruptPriority+0x62>
	}
 800636e:	bf00      	nop
 8006370:	3714      	adds	r7, #20
 8006372:	46bd      	mov	sp, r7
 8006374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006378:	4770      	bx	lr
 800637a:	bf00      	nop
 800637c:	e000e3f0 	.word	0xe000e3f0
 8006380:	20000f08 	.word	0x20000f08
 8006384:	e000ed0c 	.word	0xe000ed0c
 8006388:	20000f0c 	.word	0x20000f0c

0800638c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800638c:	b580      	push	{r7, lr}
 800638e:	b08a      	sub	sp, #40	@ 0x28
 8006390:	af00      	add	r7, sp, #0
 8006392:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 8006394:	2300      	movs	r3, #0
 8006396:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 8006398:	f7fe fc78 	bl	8004c8c <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800639c:	4b5c      	ldr	r3, [pc, #368]	@ (8006510 <pvPortMalloc+0x184>)
 800639e:	681b      	ldr	r3, [r3, #0]
 80063a0:	2b00      	cmp	r3, #0
 80063a2:	d101      	bne.n	80063a8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80063a4:	f000 f924 	bl	80065f0 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80063a8:	4b5a      	ldr	r3, [pc, #360]	@ (8006514 <pvPortMalloc+0x188>)
 80063aa:	681a      	ldr	r2, [r3, #0]
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	4013      	ands	r3, r2
 80063b0:	2b00      	cmp	r3, #0
 80063b2:	f040 8095 	bne.w	80064e0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	2b00      	cmp	r3, #0
 80063ba:	d01e      	beq.n	80063fa <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80063bc:	2208      	movs	r2, #8
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	4413      	add	r3, r2
 80063c2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80063c4:	687b      	ldr	r3, [r7, #4]
 80063c6:	f003 0307 	and.w	r3, r3, #7
 80063ca:	2b00      	cmp	r3, #0
 80063cc:	d015      	beq.n	80063fa <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80063ce:	687b      	ldr	r3, [r7, #4]
 80063d0:	f023 0307 	bic.w	r3, r3, #7
 80063d4:	3308      	adds	r3, #8
 80063d6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	f003 0307 	and.w	r3, r3, #7
 80063de:	2b00      	cmp	r3, #0
 80063e0:	d00b      	beq.n	80063fa <pvPortMalloc+0x6e>
	__asm volatile
 80063e2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80063e6:	f383 8811 	msr	BASEPRI, r3
 80063ea:	f3bf 8f6f 	isb	sy
 80063ee:	f3bf 8f4f 	dsb	sy
 80063f2:	617b      	str	r3, [r7, #20]
}
 80063f4:	bf00      	nop
 80063f6:	bf00      	nop
 80063f8:	e7fd      	b.n	80063f6 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2b00      	cmp	r3, #0
 80063fe:	d06f      	beq.n	80064e0 <pvPortMalloc+0x154>
 8006400:	4b45      	ldr	r3, [pc, #276]	@ (8006518 <pvPortMalloc+0x18c>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	687a      	ldr	r2, [r7, #4]
 8006406:	429a      	cmp	r2, r3
 8006408:	d86a      	bhi.n	80064e0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800640a:	4b44      	ldr	r3, [pc, #272]	@ (800651c <pvPortMalloc+0x190>)
 800640c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800640e:	4b43      	ldr	r3, [pc, #268]	@ (800651c <pvPortMalloc+0x190>)
 8006410:	681b      	ldr	r3, [r3, #0]
 8006412:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006414:	e004      	b.n	8006420 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8006416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006418:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800641a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8006420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006422:	685b      	ldr	r3, [r3, #4]
 8006424:	687a      	ldr	r2, [r7, #4]
 8006426:	429a      	cmp	r2, r3
 8006428:	d903      	bls.n	8006432 <pvPortMalloc+0xa6>
 800642a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800642c:	681b      	ldr	r3, [r3, #0]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d1f1      	bne.n	8006416 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8006432:	4b37      	ldr	r3, [pc, #220]	@ (8006510 <pvPortMalloc+0x184>)
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006438:	429a      	cmp	r2, r3
 800643a:	d051      	beq.n	80064e0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800643c:	6a3b      	ldr	r3, [r7, #32]
 800643e:	681b      	ldr	r3, [r3, #0]
 8006440:	2208      	movs	r2, #8
 8006442:	4413      	add	r3, r2
 8006444:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8006446:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006448:	681a      	ldr	r2, [r3, #0]
 800644a:	6a3b      	ldr	r3, [r7, #32]
 800644c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800644e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006450:	685a      	ldr	r2, [r3, #4]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	1ad2      	subs	r2, r2, r3
 8006456:	2308      	movs	r3, #8
 8006458:	005b      	lsls	r3, r3, #1
 800645a:	429a      	cmp	r2, r3
 800645c:	d920      	bls.n	80064a0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800645e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006460:	687b      	ldr	r3, [r7, #4]
 8006462:	4413      	add	r3, r2
 8006464:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 8006466:	69bb      	ldr	r3, [r7, #24]
 8006468:	f003 0307 	and.w	r3, r3, #7
 800646c:	2b00      	cmp	r3, #0
 800646e:	d00b      	beq.n	8006488 <pvPortMalloc+0xfc>
	__asm volatile
 8006470:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8006474:	f383 8811 	msr	BASEPRI, r3
 8006478:	f3bf 8f6f 	isb	sy
 800647c:	f3bf 8f4f 	dsb	sy
 8006480:	613b      	str	r3, [r7, #16]
}
 8006482:	bf00      	nop
 8006484:	bf00      	nop
 8006486:	e7fd      	b.n	8006484 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 8006488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800648a:	685a      	ldr	r2, [r3, #4]
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	1ad2      	subs	r2, r2, r3
 8006490:	69bb      	ldr	r3, [r7, #24]
 8006492:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 8006494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006496:	687a      	ldr	r2, [r7, #4]
 8006498:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800649a:	69b8      	ldr	r0, [r7, #24]
 800649c:	f000 f90a 	bl	80066b4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80064a0:	4b1d      	ldr	r3, [pc, #116]	@ (8006518 <pvPortMalloc+0x18c>)
 80064a2:	681a      	ldr	r2, [r3, #0]
 80064a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064a6:	685b      	ldr	r3, [r3, #4]
 80064a8:	1ad3      	subs	r3, r2, r3
 80064aa:	4a1b      	ldr	r2, [pc, #108]	@ (8006518 <pvPortMalloc+0x18c>)
 80064ac:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80064ae:	4b1a      	ldr	r3, [pc, #104]	@ (8006518 <pvPortMalloc+0x18c>)
 80064b0:	681a      	ldr	r2, [r3, #0]
 80064b2:	4b1b      	ldr	r3, [pc, #108]	@ (8006520 <pvPortMalloc+0x194>)
 80064b4:	681b      	ldr	r3, [r3, #0]
 80064b6:	429a      	cmp	r2, r3
 80064b8:	d203      	bcs.n	80064c2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80064ba:	4b17      	ldr	r3, [pc, #92]	@ (8006518 <pvPortMalloc+0x18c>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4a18      	ldr	r2, [pc, #96]	@ (8006520 <pvPortMalloc+0x194>)
 80064c0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 80064c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064c4:	685a      	ldr	r2, [r3, #4]
 80064c6:	4b13      	ldr	r3, [pc, #76]	@ (8006514 <pvPortMalloc+0x188>)
 80064c8:	681b      	ldr	r3, [r3, #0]
 80064ca:	431a      	orrs	r2, r3
 80064cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064ce:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 80064d0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80064d2:	2200      	movs	r2, #0
 80064d4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 80064d6:	4b13      	ldr	r3, [pc, #76]	@ (8006524 <pvPortMalloc+0x198>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	3301      	adds	r3, #1
 80064dc:	4a11      	ldr	r2, [pc, #68]	@ (8006524 <pvPortMalloc+0x198>)
 80064de:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 80064e0:	f7fe fbe2 	bl	8004ca8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80064e4:	69fb      	ldr	r3, [r7, #28]
 80064e6:	f003 0307 	and.w	r3, r3, #7
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d00b      	beq.n	8006506 <pvPortMalloc+0x17a>
	__asm volatile
 80064ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80064f2:	f383 8811 	msr	BASEPRI, r3
 80064f6:	f3bf 8f6f 	isb	sy
 80064fa:	f3bf 8f4f 	dsb	sy
 80064fe:	60fb      	str	r3, [r7, #12]
}
 8006500:	bf00      	nop
 8006502:	bf00      	nop
 8006504:	e7fd      	b.n	8006502 <pvPortMalloc+0x176>
	return pvReturn;
 8006506:	69fb      	ldr	r3, [r7, #28]
}
 8006508:	4618      	mov	r0, r3
 800650a:	3728      	adds	r7, #40	@ 0x28
 800650c:	46bd      	mov	sp, r7
 800650e:	bd80      	pop	{r7, pc}
 8006510:	20004b18 	.word	0x20004b18
 8006514:	20004b2c 	.word	0x20004b2c
 8006518:	20004b1c 	.word	0x20004b1c
 800651c:	20004b10 	.word	0x20004b10
 8006520:	20004b20 	.word	0x20004b20
 8006524:	20004b24 	.word	0x20004b24

08006528 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8006528:	b580      	push	{r7, lr}
 800652a:	b086      	sub	sp, #24
 800652c:	af00      	add	r7, sp, #0
 800652e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8006530:	687b      	ldr	r3, [r7, #4]
 8006532:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	2b00      	cmp	r3, #0
 8006538:	d04f      	beq.n	80065da <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800653a:	2308      	movs	r3, #8
 800653c:	425b      	negs	r3, r3
 800653e:	697a      	ldr	r2, [r7, #20]
 8006540:	4413      	add	r3, r2
 8006542:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8006544:	697b      	ldr	r3, [r7, #20]
 8006546:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8006548:	693b      	ldr	r3, [r7, #16]
 800654a:	685a      	ldr	r2, [r3, #4]
 800654c:	4b25      	ldr	r3, [pc, #148]	@ (80065e4 <vPortFree+0xbc>)
 800654e:	681b      	ldr	r3, [r3, #0]
 8006550:	4013      	ands	r3, r2
 8006552:	2b00      	cmp	r3, #0
 8006554:	d10b      	bne.n	800656e <vPortFree+0x46>
	__asm volatile
 8006556:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800655a:	f383 8811 	msr	BASEPRI, r3
 800655e:	f3bf 8f6f 	isb	sy
 8006562:	f3bf 8f4f 	dsb	sy
 8006566:	60fb      	str	r3, [r7, #12]
}
 8006568:	bf00      	nop
 800656a:	bf00      	nop
 800656c:	e7fd      	b.n	800656a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800656e:	693b      	ldr	r3, [r7, #16]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	2b00      	cmp	r3, #0
 8006574:	d00b      	beq.n	800658e <vPortFree+0x66>
	__asm volatile
 8006576:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800657a:	f383 8811 	msr	BASEPRI, r3
 800657e:	f3bf 8f6f 	isb	sy
 8006582:	f3bf 8f4f 	dsb	sy
 8006586:	60bb      	str	r3, [r7, #8]
}
 8006588:	bf00      	nop
 800658a:	bf00      	nop
 800658c:	e7fd      	b.n	800658a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800658e:	693b      	ldr	r3, [r7, #16]
 8006590:	685a      	ldr	r2, [r3, #4]
 8006592:	4b14      	ldr	r3, [pc, #80]	@ (80065e4 <vPortFree+0xbc>)
 8006594:	681b      	ldr	r3, [r3, #0]
 8006596:	4013      	ands	r3, r2
 8006598:	2b00      	cmp	r3, #0
 800659a:	d01e      	beq.n	80065da <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800659c:	693b      	ldr	r3, [r7, #16]
 800659e:	681b      	ldr	r3, [r3, #0]
 80065a0:	2b00      	cmp	r3, #0
 80065a2:	d11a      	bne.n	80065da <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80065a4:	693b      	ldr	r3, [r7, #16]
 80065a6:	685a      	ldr	r2, [r3, #4]
 80065a8:	4b0e      	ldr	r3, [pc, #56]	@ (80065e4 <vPortFree+0xbc>)
 80065aa:	681b      	ldr	r3, [r3, #0]
 80065ac:	43db      	mvns	r3, r3
 80065ae:	401a      	ands	r2, r3
 80065b0:	693b      	ldr	r3, [r7, #16]
 80065b2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80065b4:	f7fe fb6a 	bl	8004c8c <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80065b8:	693b      	ldr	r3, [r7, #16]
 80065ba:	685a      	ldr	r2, [r3, #4]
 80065bc:	4b0a      	ldr	r3, [pc, #40]	@ (80065e8 <vPortFree+0xc0>)
 80065be:	681b      	ldr	r3, [r3, #0]
 80065c0:	4413      	add	r3, r2
 80065c2:	4a09      	ldr	r2, [pc, #36]	@ (80065e8 <vPortFree+0xc0>)
 80065c4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80065c6:	6938      	ldr	r0, [r7, #16]
 80065c8:	f000 f874 	bl	80066b4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 80065cc:	4b07      	ldr	r3, [pc, #28]	@ (80065ec <vPortFree+0xc4>)
 80065ce:	681b      	ldr	r3, [r3, #0]
 80065d0:	3301      	adds	r3, #1
 80065d2:	4a06      	ldr	r2, [pc, #24]	@ (80065ec <vPortFree+0xc4>)
 80065d4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 80065d6:	f7fe fb67 	bl	8004ca8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 80065da:	bf00      	nop
 80065dc:	3718      	adds	r7, #24
 80065de:	46bd      	mov	sp, r7
 80065e0:	bd80      	pop	{r7, pc}
 80065e2:	bf00      	nop
 80065e4:	20004b2c 	.word	0x20004b2c
 80065e8:	20004b1c 	.word	0x20004b1c
 80065ec:	20004b28 	.word	0x20004b28

080065f0 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 80065f0:	b480      	push	{r7}
 80065f2:	b085      	sub	sp, #20
 80065f4:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80065f6:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 80065fa:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 80065fc:	4b27      	ldr	r3, [pc, #156]	@ (800669c <prvHeapInit+0xac>)
 80065fe:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	f003 0307 	and.w	r3, r3, #7
 8006606:	2b00      	cmp	r3, #0
 8006608:	d00c      	beq.n	8006624 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	3307      	adds	r3, #7
 800660e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f023 0307 	bic.w	r3, r3, #7
 8006616:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8006618:	68ba      	ldr	r2, [r7, #8]
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	1ad3      	subs	r3, r2, r3
 800661e:	4a1f      	ldr	r2, [pc, #124]	@ (800669c <prvHeapInit+0xac>)
 8006620:	4413      	add	r3, r2
 8006622:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8006624:	68fb      	ldr	r3, [r7, #12]
 8006626:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8006628:	4a1d      	ldr	r2, [pc, #116]	@ (80066a0 <prvHeapInit+0xb0>)
 800662a:	687b      	ldr	r3, [r7, #4]
 800662c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800662e:	4b1c      	ldr	r3, [pc, #112]	@ (80066a0 <prvHeapInit+0xb0>)
 8006630:	2200      	movs	r2, #0
 8006632:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8006634:	687b      	ldr	r3, [r7, #4]
 8006636:	68ba      	ldr	r2, [r7, #8]
 8006638:	4413      	add	r3, r2
 800663a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800663c:	2208      	movs	r2, #8
 800663e:	68fb      	ldr	r3, [r7, #12]
 8006640:	1a9b      	subs	r3, r3, r2
 8006642:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8006644:	68fb      	ldr	r3, [r7, #12]
 8006646:	f023 0307 	bic.w	r3, r3, #7
 800664a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800664c:	68fb      	ldr	r3, [r7, #12]
 800664e:	4a15      	ldr	r2, [pc, #84]	@ (80066a4 <prvHeapInit+0xb4>)
 8006650:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8006652:	4b14      	ldr	r3, [pc, #80]	@ (80066a4 <prvHeapInit+0xb4>)
 8006654:	681b      	ldr	r3, [r3, #0]
 8006656:	2200      	movs	r2, #0
 8006658:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800665a:	4b12      	ldr	r3, [pc, #72]	@ (80066a4 <prvHeapInit+0xb4>)
 800665c:	681b      	ldr	r3, [r3, #0]
 800665e:	2200      	movs	r2, #0
 8006660:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8006662:	687b      	ldr	r3, [r7, #4]
 8006664:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8006666:	683b      	ldr	r3, [r7, #0]
 8006668:	68fa      	ldr	r2, [r7, #12]
 800666a:	1ad2      	subs	r2, r2, r3
 800666c:	683b      	ldr	r3, [r7, #0]
 800666e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8006670:	4b0c      	ldr	r3, [pc, #48]	@ (80066a4 <prvHeapInit+0xb4>)
 8006672:	681a      	ldr	r2, [r3, #0]
 8006674:	683b      	ldr	r3, [r7, #0]
 8006676:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006678:	683b      	ldr	r3, [r7, #0]
 800667a:	685b      	ldr	r3, [r3, #4]
 800667c:	4a0a      	ldr	r2, [pc, #40]	@ (80066a8 <prvHeapInit+0xb8>)
 800667e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8006680:	683b      	ldr	r3, [r7, #0]
 8006682:	685b      	ldr	r3, [r3, #4]
 8006684:	4a09      	ldr	r2, [pc, #36]	@ (80066ac <prvHeapInit+0xbc>)
 8006686:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8006688:	4b09      	ldr	r3, [pc, #36]	@ (80066b0 <prvHeapInit+0xc0>)
 800668a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800668e:	601a      	str	r2, [r3, #0]
}
 8006690:	bf00      	nop
 8006692:	3714      	adds	r7, #20
 8006694:	46bd      	mov	sp, r7
 8006696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669a:	4770      	bx	lr
 800669c:	20000f10 	.word	0x20000f10
 80066a0:	20004b10 	.word	0x20004b10
 80066a4:	20004b18 	.word	0x20004b18
 80066a8:	20004b20 	.word	0x20004b20
 80066ac:	20004b1c 	.word	0x20004b1c
 80066b0:	20004b2c 	.word	0x20004b2c

080066b4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80066b4:	b480      	push	{r7}
 80066b6:	b085      	sub	sp, #20
 80066b8:	af00      	add	r7, sp, #0
 80066ba:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80066bc:	4b28      	ldr	r3, [pc, #160]	@ (8006760 <prvInsertBlockIntoFreeList+0xac>)
 80066be:	60fb      	str	r3, [r7, #12]
 80066c0:	e002      	b.n	80066c8 <prvInsertBlockIntoFreeList+0x14>
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	60fb      	str	r3, [r7, #12]
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	687a      	ldr	r2, [r7, #4]
 80066ce:	429a      	cmp	r2, r3
 80066d0:	d8f7      	bhi.n	80066c2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 80066d2:	68fb      	ldr	r3, [r7, #12]
 80066d4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80066d6:	68fb      	ldr	r3, [r7, #12]
 80066d8:	685b      	ldr	r3, [r3, #4]
 80066da:	68ba      	ldr	r2, [r7, #8]
 80066dc:	4413      	add	r3, r2
 80066de:	687a      	ldr	r2, [r7, #4]
 80066e0:	429a      	cmp	r2, r3
 80066e2:	d108      	bne.n	80066f6 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80066e4:	68fb      	ldr	r3, [r7, #12]
 80066e6:	685a      	ldr	r2, [r3, #4]
 80066e8:	687b      	ldr	r3, [r7, #4]
 80066ea:	685b      	ldr	r3, [r3, #4]
 80066ec:	441a      	add	r2, r3
 80066ee:	68fb      	ldr	r3, [r7, #12]
 80066f0:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 80066f2:	68fb      	ldr	r3, [r7, #12]
 80066f4:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80066fa:	687b      	ldr	r3, [r7, #4]
 80066fc:	685b      	ldr	r3, [r3, #4]
 80066fe:	68ba      	ldr	r2, [r7, #8]
 8006700:	441a      	add	r2, r3
 8006702:	68fb      	ldr	r3, [r7, #12]
 8006704:	681b      	ldr	r3, [r3, #0]
 8006706:	429a      	cmp	r2, r3
 8006708:	d118      	bne.n	800673c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	681a      	ldr	r2, [r3, #0]
 800670e:	4b15      	ldr	r3, [pc, #84]	@ (8006764 <prvInsertBlockIntoFreeList+0xb0>)
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	429a      	cmp	r2, r3
 8006714:	d00d      	beq.n	8006732 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8006716:	687b      	ldr	r3, [r7, #4]
 8006718:	685a      	ldr	r2, [r3, #4]
 800671a:	68fb      	ldr	r3, [r7, #12]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	685b      	ldr	r3, [r3, #4]
 8006720:	441a      	add	r2, r3
 8006722:	687b      	ldr	r3, [r7, #4]
 8006724:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	681b      	ldr	r3, [r3, #0]
 800672a:	681a      	ldr	r2, [r3, #0]
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	601a      	str	r2, [r3, #0]
 8006730:	e008      	b.n	8006744 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8006732:	4b0c      	ldr	r3, [pc, #48]	@ (8006764 <prvInsertBlockIntoFreeList+0xb0>)
 8006734:	681a      	ldr	r2, [r3, #0]
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	601a      	str	r2, [r3, #0]
 800673a:	e003      	b.n	8006744 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	681a      	ldr	r2, [r3, #0]
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8006744:	68fa      	ldr	r2, [r7, #12]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	429a      	cmp	r2, r3
 800674a:	d002      	beq.n	8006752 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	687a      	ldr	r2, [r7, #4]
 8006750:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8006752:	bf00      	nop
 8006754:	3714      	adds	r7, #20
 8006756:	46bd      	mov	sp, r7
 8006758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800675c:	4770      	bx	lr
 800675e:	bf00      	nop
 8006760:	20004b10 	.word	0x20004b10
 8006764:	20004b18 	.word	0x20004b18

08006768 <std>:
 8006768:	2300      	movs	r3, #0
 800676a:	b510      	push	{r4, lr}
 800676c:	4604      	mov	r4, r0
 800676e:	e9c0 3300 	strd	r3, r3, [r0]
 8006772:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006776:	6083      	str	r3, [r0, #8]
 8006778:	8181      	strh	r1, [r0, #12]
 800677a:	6643      	str	r3, [r0, #100]	@ 0x64
 800677c:	81c2      	strh	r2, [r0, #14]
 800677e:	6183      	str	r3, [r0, #24]
 8006780:	4619      	mov	r1, r3
 8006782:	2208      	movs	r2, #8
 8006784:	305c      	adds	r0, #92	@ 0x5c
 8006786:	f000 f9f9 	bl	8006b7c <memset>
 800678a:	4b0d      	ldr	r3, [pc, #52]	@ (80067c0 <std+0x58>)
 800678c:	6263      	str	r3, [r4, #36]	@ 0x24
 800678e:	4b0d      	ldr	r3, [pc, #52]	@ (80067c4 <std+0x5c>)
 8006790:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006792:	4b0d      	ldr	r3, [pc, #52]	@ (80067c8 <std+0x60>)
 8006794:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006796:	4b0d      	ldr	r3, [pc, #52]	@ (80067cc <std+0x64>)
 8006798:	6323      	str	r3, [r4, #48]	@ 0x30
 800679a:	4b0d      	ldr	r3, [pc, #52]	@ (80067d0 <std+0x68>)
 800679c:	6224      	str	r4, [r4, #32]
 800679e:	429c      	cmp	r4, r3
 80067a0:	d006      	beq.n	80067b0 <std+0x48>
 80067a2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 80067a6:	4294      	cmp	r4, r2
 80067a8:	d002      	beq.n	80067b0 <std+0x48>
 80067aa:	33d0      	adds	r3, #208	@ 0xd0
 80067ac:	429c      	cmp	r4, r3
 80067ae:	d105      	bne.n	80067bc <std+0x54>
 80067b0:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 80067b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80067b8:	f000 bab6 	b.w	8006d28 <__retarget_lock_init_recursive>
 80067bc:	bd10      	pop	{r4, pc}
 80067be:	bf00      	nop
 80067c0:	080069cd 	.word	0x080069cd
 80067c4:	080069ef 	.word	0x080069ef
 80067c8:	08006a27 	.word	0x08006a27
 80067cc:	08006a4b 	.word	0x08006a4b
 80067d0:	20004b30 	.word	0x20004b30

080067d4 <stdio_exit_handler>:
 80067d4:	4a02      	ldr	r2, [pc, #8]	@ (80067e0 <stdio_exit_handler+0xc>)
 80067d6:	4903      	ldr	r1, [pc, #12]	@ (80067e4 <stdio_exit_handler+0x10>)
 80067d8:	4803      	ldr	r0, [pc, #12]	@ (80067e8 <stdio_exit_handler+0x14>)
 80067da:	f000 b869 	b.w	80068b0 <_fwalk_sglue>
 80067de:	bf00      	nop
 80067e0:	20000010 	.word	0x20000010
 80067e4:	080075e1 	.word	0x080075e1
 80067e8:	20000020 	.word	0x20000020

080067ec <cleanup_stdio>:
 80067ec:	6841      	ldr	r1, [r0, #4]
 80067ee:	4b0c      	ldr	r3, [pc, #48]	@ (8006820 <cleanup_stdio+0x34>)
 80067f0:	4299      	cmp	r1, r3
 80067f2:	b510      	push	{r4, lr}
 80067f4:	4604      	mov	r4, r0
 80067f6:	d001      	beq.n	80067fc <cleanup_stdio+0x10>
 80067f8:	f000 fef2 	bl	80075e0 <_fflush_r>
 80067fc:	68a1      	ldr	r1, [r4, #8]
 80067fe:	4b09      	ldr	r3, [pc, #36]	@ (8006824 <cleanup_stdio+0x38>)
 8006800:	4299      	cmp	r1, r3
 8006802:	d002      	beq.n	800680a <cleanup_stdio+0x1e>
 8006804:	4620      	mov	r0, r4
 8006806:	f000 feeb 	bl	80075e0 <_fflush_r>
 800680a:	68e1      	ldr	r1, [r4, #12]
 800680c:	4b06      	ldr	r3, [pc, #24]	@ (8006828 <cleanup_stdio+0x3c>)
 800680e:	4299      	cmp	r1, r3
 8006810:	d004      	beq.n	800681c <cleanup_stdio+0x30>
 8006812:	4620      	mov	r0, r4
 8006814:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006818:	f000 bee2 	b.w	80075e0 <_fflush_r>
 800681c:	bd10      	pop	{r4, pc}
 800681e:	bf00      	nop
 8006820:	20004b30 	.word	0x20004b30
 8006824:	20004b98 	.word	0x20004b98
 8006828:	20004c00 	.word	0x20004c00

0800682c <global_stdio_init.part.0>:
 800682c:	b510      	push	{r4, lr}
 800682e:	4b0b      	ldr	r3, [pc, #44]	@ (800685c <global_stdio_init.part.0+0x30>)
 8006830:	4c0b      	ldr	r4, [pc, #44]	@ (8006860 <global_stdio_init.part.0+0x34>)
 8006832:	4a0c      	ldr	r2, [pc, #48]	@ (8006864 <global_stdio_init.part.0+0x38>)
 8006834:	601a      	str	r2, [r3, #0]
 8006836:	4620      	mov	r0, r4
 8006838:	2200      	movs	r2, #0
 800683a:	2104      	movs	r1, #4
 800683c:	f7ff ff94 	bl	8006768 <std>
 8006840:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006844:	2201      	movs	r2, #1
 8006846:	2109      	movs	r1, #9
 8006848:	f7ff ff8e 	bl	8006768 <std>
 800684c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006850:	2202      	movs	r2, #2
 8006852:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006856:	2112      	movs	r1, #18
 8006858:	f7ff bf86 	b.w	8006768 <std>
 800685c:	20004c68 	.word	0x20004c68
 8006860:	20004b30 	.word	0x20004b30
 8006864:	080067d5 	.word	0x080067d5

08006868 <__sfp_lock_acquire>:
 8006868:	4801      	ldr	r0, [pc, #4]	@ (8006870 <__sfp_lock_acquire+0x8>)
 800686a:	f000 ba5e 	b.w	8006d2a <__retarget_lock_acquire_recursive>
 800686e:	bf00      	nop
 8006870:	20004c71 	.word	0x20004c71

08006874 <__sfp_lock_release>:
 8006874:	4801      	ldr	r0, [pc, #4]	@ (800687c <__sfp_lock_release+0x8>)
 8006876:	f000 ba59 	b.w	8006d2c <__retarget_lock_release_recursive>
 800687a:	bf00      	nop
 800687c:	20004c71 	.word	0x20004c71

08006880 <__sinit>:
 8006880:	b510      	push	{r4, lr}
 8006882:	4604      	mov	r4, r0
 8006884:	f7ff fff0 	bl	8006868 <__sfp_lock_acquire>
 8006888:	6a23      	ldr	r3, [r4, #32]
 800688a:	b11b      	cbz	r3, 8006894 <__sinit+0x14>
 800688c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006890:	f7ff bff0 	b.w	8006874 <__sfp_lock_release>
 8006894:	4b04      	ldr	r3, [pc, #16]	@ (80068a8 <__sinit+0x28>)
 8006896:	6223      	str	r3, [r4, #32]
 8006898:	4b04      	ldr	r3, [pc, #16]	@ (80068ac <__sinit+0x2c>)
 800689a:	681b      	ldr	r3, [r3, #0]
 800689c:	2b00      	cmp	r3, #0
 800689e:	d1f5      	bne.n	800688c <__sinit+0xc>
 80068a0:	f7ff ffc4 	bl	800682c <global_stdio_init.part.0>
 80068a4:	e7f2      	b.n	800688c <__sinit+0xc>
 80068a6:	bf00      	nop
 80068a8:	080067ed 	.word	0x080067ed
 80068ac:	20004c68 	.word	0x20004c68

080068b0 <_fwalk_sglue>:
 80068b0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80068b4:	4607      	mov	r7, r0
 80068b6:	4688      	mov	r8, r1
 80068b8:	4614      	mov	r4, r2
 80068ba:	2600      	movs	r6, #0
 80068bc:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80068c0:	f1b9 0901 	subs.w	r9, r9, #1
 80068c4:	d505      	bpl.n	80068d2 <_fwalk_sglue+0x22>
 80068c6:	6824      	ldr	r4, [r4, #0]
 80068c8:	2c00      	cmp	r4, #0
 80068ca:	d1f7      	bne.n	80068bc <_fwalk_sglue+0xc>
 80068cc:	4630      	mov	r0, r6
 80068ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80068d2:	89ab      	ldrh	r3, [r5, #12]
 80068d4:	2b01      	cmp	r3, #1
 80068d6:	d907      	bls.n	80068e8 <_fwalk_sglue+0x38>
 80068d8:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80068dc:	3301      	adds	r3, #1
 80068de:	d003      	beq.n	80068e8 <_fwalk_sglue+0x38>
 80068e0:	4629      	mov	r1, r5
 80068e2:	4638      	mov	r0, r7
 80068e4:	47c0      	blx	r8
 80068e6:	4306      	orrs	r6, r0
 80068e8:	3568      	adds	r5, #104	@ 0x68
 80068ea:	e7e9      	b.n	80068c0 <_fwalk_sglue+0x10>

080068ec <iprintf>:
 80068ec:	b40f      	push	{r0, r1, r2, r3}
 80068ee:	b507      	push	{r0, r1, r2, lr}
 80068f0:	4906      	ldr	r1, [pc, #24]	@ (800690c <iprintf+0x20>)
 80068f2:	ab04      	add	r3, sp, #16
 80068f4:	6808      	ldr	r0, [r1, #0]
 80068f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80068fa:	6881      	ldr	r1, [r0, #8]
 80068fc:	9301      	str	r3, [sp, #4]
 80068fe:	f000 fb47 	bl	8006f90 <_vfiprintf_r>
 8006902:	b003      	add	sp, #12
 8006904:	f85d eb04 	ldr.w	lr, [sp], #4
 8006908:	b004      	add	sp, #16
 800690a:	4770      	bx	lr
 800690c:	2000001c 	.word	0x2000001c

08006910 <_puts_r>:
 8006910:	6a03      	ldr	r3, [r0, #32]
 8006912:	b570      	push	{r4, r5, r6, lr}
 8006914:	6884      	ldr	r4, [r0, #8]
 8006916:	4605      	mov	r5, r0
 8006918:	460e      	mov	r6, r1
 800691a:	b90b      	cbnz	r3, 8006920 <_puts_r+0x10>
 800691c:	f7ff ffb0 	bl	8006880 <__sinit>
 8006920:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006922:	07db      	lsls	r3, r3, #31
 8006924:	d405      	bmi.n	8006932 <_puts_r+0x22>
 8006926:	89a3      	ldrh	r3, [r4, #12]
 8006928:	0598      	lsls	r0, r3, #22
 800692a:	d402      	bmi.n	8006932 <_puts_r+0x22>
 800692c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800692e:	f000 f9fc 	bl	8006d2a <__retarget_lock_acquire_recursive>
 8006932:	89a3      	ldrh	r3, [r4, #12]
 8006934:	0719      	lsls	r1, r3, #28
 8006936:	d502      	bpl.n	800693e <_puts_r+0x2e>
 8006938:	6923      	ldr	r3, [r4, #16]
 800693a:	2b00      	cmp	r3, #0
 800693c:	d135      	bne.n	80069aa <_puts_r+0x9a>
 800693e:	4621      	mov	r1, r4
 8006940:	4628      	mov	r0, r5
 8006942:	f000 f8c5 	bl	8006ad0 <__swsetup_r>
 8006946:	b380      	cbz	r0, 80069aa <_puts_r+0x9a>
 8006948:	f04f 35ff 	mov.w	r5, #4294967295
 800694c:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800694e:	07da      	lsls	r2, r3, #31
 8006950:	d405      	bmi.n	800695e <_puts_r+0x4e>
 8006952:	89a3      	ldrh	r3, [r4, #12]
 8006954:	059b      	lsls	r3, r3, #22
 8006956:	d402      	bmi.n	800695e <_puts_r+0x4e>
 8006958:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800695a:	f000 f9e7 	bl	8006d2c <__retarget_lock_release_recursive>
 800695e:	4628      	mov	r0, r5
 8006960:	bd70      	pop	{r4, r5, r6, pc}
 8006962:	2b00      	cmp	r3, #0
 8006964:	da04      	bge.n	8006970 <_puts_r+0x60>
 8006966:	69a2      	ldr	r2, [r4, #24]
 8006968:	429a      	cmp	r2, r3
 800696a:	dc17      	bgt.n	800699c <_puts_r+0x8c>
 800696c:	290a      	cmp	r1, #10
 800696e:	d015      	beq.n	800699c <_puts_r+0x8c>
 8006970:	6823      	ldr	r3, [r4, #0]
 8006972:	1c5a      	adds	r2, r3, #1
 8006974:	6022      	str	r2, [r4, #0]
 8006976:	7019      	strb	r1, [r3, #0]
 8006978:	68a3      	ldr	r3, [r4, #8]
 800697a:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800697e:	3b01      	subs	r3, #1
 8006980:	60a3      	str	r3, [r4, #8]
 8006982:	2900      	cmp	r1, #0
 8006984:	d1ed      	bne.n	8006962 <_puts_r+0x52>
 8006986:	2b00      	cmp	r3, #0
 8006988:	da11      	bge.n	80069ae <_puts_r+0x9e>
 800698a:	4622      	mov	r2, r4
 800698c:	210a      	movs	r1, #10
 800698e:	4628      	mov	r0, r5
 8006990:	f000 f85f 	bl	8006a52 <__swbuf_r>
 8006994:	3001      	adds	r0, #1
 8006996:	d0d7      	beq.n	8006948 <_puts_r+0x38>
 8006998:	250a      	movs	r5, #10
 800699a:	e7d7      	b.n	800694c <_puts_r+0x3c>
 800699c:	4622      	mov	r2, r4
 800699e:	4628      	mov	r0, r5
 80069a0:	f000 f857 	bl	8006a52 <__swbuf_r>
 80069a4:	3001      	adds	r0, #1
 80069a6:	d1e7      	bne.n	8006978 <_puts_r+0x68>
 80069a8:	e7ce      	b.n	8006948 <_puts_r+0x38>
 80069aa:	3e01      	subs	r6, #1
 80069ac:	e7e4      	b.n	8006978 <_puts_r+0x68>
 80069ae:	6823      	ldr	r3, [r4, #0]
 80069b0:	1c5a      	adds	r2, r3, #1
 80069b2:	6022      	str	r2, [r4, #0]
 80069b4:	220a      	movs	r2, #10
 80069b6:	701a      	strb	r2, [r3, #0]
 80069b8:	e7ee      	b.n	8006998 <_puts_r+0x88>
	...

080069bc <puts>:
 80069bc:	4b02      	ldr	r3, [pc, #8]	@ (80069c8 <puts+0xc>)
 80069be:	4601      	mov	r1, r0
 80069c0:	6818      	ldr	r0, [r3, #0]
 80069c2:	f7ff bfa5 	b.w	8006910 <_puts_r>
 80069c6:	bf00      	nop
 80069c8:	2000001c 	.word	0x2000001c

080069cc <__sread>:
 80069cc:	b510      	push	{r4, lr}
 80069ce:	460c      	mov	r4, r1
 80069d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80069d4:	f000 f95a 	bl	8006c8c <_read_r>
 80069d8:	2800      	cmp	r0, #0
 80069da:	bfab      	itete	ge
 80069dc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80069de:	89a3      	ldrhlt	r3, [r4, #12]
 80069e0:	181b      	addge	r3, r3, r0
 80069e2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80069e6:	bfac      	ite	ge
 80069e8:	6563      	strge	r3, [r4, #84]	@ 0x54
 80069ea:	81a3      	strhlt	r3, [r4, #12]
 80069ec:	bd10      	pop	{r4, pc}

080069ee <__swrite>:
 80069ee:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80069f2:	461f      	mov	r7, r3
 80069f4:	898b      	ldrh	r3, [r1, #12]
 80069f6:	05db      	lsls	r3, r3, #23
 80069f8:	4605      	mov	r5, r0
 80069fa:	460c      	mov	r4, r1
 80069fc:	4616      	mov	r6, r2
 80069fe:	d505      	bpl.n	8006a0c <__swrite+0x1e>
 8006a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a04:	2302      	movs	r3, #2
 8006a06:	2200      	movs	r2, #0
 8006a08:	f000 f92e 	bl	8006c68 <_lseek_r>
 8006a0c:	89a3      	ldrh	r3, [r4, #12]
 8006a0e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006a12:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8006a16:	81a3      	strh	r3, [r4, #12]
 8006a18:	4632      	mov	r2, r6
 8006a1a:	463b      	mov	r3, r7
 8006a1c:	4628      	mov	r0, r5
 8006a1e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006a22:	f000 b945 	b.w	8006cb0 <_write_r>

08006a26 <__sseek>:
 8006a26:	b510      	push	{r4, lr}
 8006a28:	460c      	mov	r4, r1
 8006a2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a2e:	f000 f91b 	bl	8006c68 <_lseek_r>
 8006a32:	1c43      	adds	r3, r0, #1
 8006a34:	89a3      	ldrh	r3, [r4, #12]
 8006a36:	bf15      	itete	ne
 8006a38:	6560      	strne	r0, [r4, #84]	@ 0x54
 8006a3a:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8006a3e:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8006a42:	81a3      	strheq	r3, [r4, #12]
 8006a44:	bf18      	it	ne
 8006a46:	81a3      	strhne	r3, [r4, #12]
 8006a48:	bd10      	pop	{r4, pc}

08006a4a <__sclose>:
 8006a4a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006a4e:	f000 b89d 	b.w	8006b8c <_close_r>

08006a52 <__swbuf_r>:
 8006a52:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006a54:	460e      	mov	r6, r1
 8006a56:	4614      	mov	r4, r2
 8006a58:	4605      	mov	r5, r0
 8006a5a:	b118      	cbz	r0, 8006a64 <__swbuf_r+0x12>
 8006a5c:	6a03      	ldr	r3, [r0, #32]
 8006a5e:	b90b      	cbnz	r3, 8006a64 <__swbuf_r+0x12>
 8006a60:	f7ff ff0e 	bl	8006880 <__sinit>
 8006a64:	69a3      	ldr	r3, [r4, #24]
 8006a66:	60a3      	str	r3, [r4, #8]
 8006a68:	89a3      	ldrh	r3, [r4, #12]
 8006a6a:	071a      	lsls	r2, r3, #28
 8006a6c:	d501      	bpl.n	8006a72 <__swbuf_r+0x20>
 8006a6e:	6923      	ldr	r3, [r4, #16]
 8006a70:	b943      	cbnz	r3, 8006a84 <__swbuf_r+0x32>
 8006a72:	4621      	mov	r1, r4
 8006a74:	4628      	mov	r0, r5
 8006a76:	f000 f82b 	bl	8006ad0 <__swsetup_r>
 8006a7a:	b118      	cbz	r0, 8006a84 <__swbuf_r+0x32>
 8006a7c:	f04f 37ff 	mov.w	r7, #4294967295
 8006a80:	4638      	mov	r0, r7
 8006a82:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006a84:	6823      	ldr	r3, [r4, #0]
 8006a86:	6922      	ldr	r2, [r4, #16]
 8006a88:	1a98      	subs	r0, r3, r2
 8006a8a:	6963      	ldr	r3, [r4, #20]
 8006a8c:	b2f6      	uxtb	r6, r6
 8006a8e:	4283      	cmp	r3, r0
 8006a90:	4637      	mov	r7, r6
 8006a92:	dc05      	bgt.n	8006aa0 <__swbuf_r+0x4e>
 8006a94:	4621      	mov	r1, r4
 8006a96:	4628      	mov	r0, r5
 8006a98:	f000 fda2 	bl	80075e0 <_fflush_r>
 8006a9c:	2800      	cmp	r0, #0
 8006a9e:	d1ed      	bne.n	8006a7c <__swbuf_r+0x2a>
 8006aa0:	68a3      	ldr	r3, [r4, #8]
 8006aa2:	3b01      	subs	r3, #1
 8006aa4:	60a3      	str	r3, [r4, #8]
 8006aa6:	6823      	ldr	r3, [r4, #0]
 8006aa8:	1c5a      	adds	r2, r3, #1
 8006aaa:	6022      	str	r2, [r4, #0]
 8006aac:	701e      	strb	r6, [r3, #0]
 8006aae:	6962      	ldr	r2, [r4, #20]
 8006ab0:	1c43      	adds	r3, r0, #1
 8006ab2:	429a      	cmp	r2, r3
 8006ab4:	d004      	beq.n	8006ac0 <__swbuf_r+0x6e>
 8006ab6:	89a3      	ldrh	r3, [r4, #12]
 8006ab8:	07db      	lsls	r3, r3, #31
 8006aba:	d5e1      	bpl.n	8006a80 <__swbuf_r+0x2e>
 8006abc:	2e0a      	cmp	r6, #10
 8006abe:	d1df      	bne.n	8006a80 <__swbuf_r+0x2e>
 8006ac0:	4621      	mov	r1, r4
 8006ac2:	4628      	mov	r0, r5
 8006ac4:	f000 fd8c 	bl	80075e0 <_fflush_r>
 8006ac8:	2800      	cmp	r0, #0
 8006aca:	d0d9      	beq.n	8006a80 <__swbuf_r+0x2e>
 8006acc:	e7d6      	b.n	8006a7c <__swbuf_r+0x2a>
	...

08006ad0 <__swsetup_r>:
 8006ad0:	b538      	push	{r3, r4, r5, lr}
 8006ad2:	4b29      	ldr	r3, [pc, #164]	@ (8006b78 <__swsetup_r+0xa8>)
 8006ad4:	4605      	mov	r5, r0
 8006ad6:	6818      	ldr	r0, [r3, #0]
 8006ad8:	460c      	mov	r4, r1
 8006ada:	b118      	cbz	r0, 8006ae4 <__swsetup_r+0x14>
 8006adc:	6a03      	ldr	r3, [r0, #32]
 8006ade:	b90b      	cbnz	r3, 8006ae4 <__swsetup_r+0x14>
 8006ae0:	f7ff fece 	bl	8006880 <__sinit>
 8006ae4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006ae8:	0719      	lsls	r1, r3, #28
 8006aea:	d422      	bmi.n	8006b32 <__swsetup_r+0x62>
 8006aec:	06da      	lsls	r2, r3, #27
 8006aee:	d407      	bmi.n	8006b00 <__swsetup_r+0x30>
 8006af0:	2209      	movs	r2, #9
 8006af2:	602a      	str	r2, [r5, #0]
 8006af4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8006af8:	81a3      	strh	r3, [r4, #12]
 8006afa:	f04f 30ff 	mov.w	r0, #4294967295
 8006afe:	e033      	b.n	8006b68 <__swsetup_r+0x98>
 8006b00:	0758      	lsls	r0, r3, #29
 8006b02:	d512      	bpl.n	8006b2a <__swsetup_r+0x5a>
 8006b04:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006b06:	b141      	cbz	r1, 8006b1a <__swsetup_r+0x4a>
 8006b08:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8006b0c:	4299      	cmp	r1, r3
 8006b0e:	d002      	beq.n	8006b16 <__swsetup_r+0x46>
 8006b10:	4628      	mov	r0, r5
 8006b12:	f000 f91b 	bl	8006d4c <_free_r>
 8006b16:	2300      	movs	r3, #0
 8006b18:	6363      	str	r3, [r4, #52]	@ 0x34
 8006b1a:	89a3      	ldrh	r3, [r4, #12]
 8006b1c:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8006b20:	81a3      	strh	r3, [r4, #12]
 8006b22:	2300      	movs	r3, #0
 8006b24:	6063      	str	r3, [r4, #4]
 8006b26:	6923      	ldr	r3, [r4, #16]
 8006b28:	6023      	str	r3, [r4, #0]
 8006b2a:	89a3      	ldrh	r3, [r4, #12]
 8006b2c:	f043 0308 	orr.w	r3, r3, #8
 8006b30:	81a3      	strh	r3, [r4, #12]
 8006b32:	6923      	ldr	r3, [r4, #16]
 8006b34:	b94b      	cbnz	r3, 8006b4a <__swsetup_r+0x7a>
 8006b36:	89a3      	ldrh	r3, [r4, #12]
 8006b38:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8006b3c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8006b40:	d003      	beq.n	8006b4a <__swsetup_r+0x7a>
 8006b42:	4621      	mov	r1, r4
 8006b44:	4628      	mov	r0, r5
 8006b46:	f000 fd99 	bl	800767c <__smakebuf_r>
 8006b4a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006b4e:	f013 0201 	ands.w	r2, r3, #1
 8006b52:	d00a      	beq.n	8006b6a <__swsetup_r+0x9a>
 8006b54:	2200      	movs	r2, #0
 8006b56:	60a2      	str	r2, [r4, #8]
 8006b58:	6962      	ldr	r2, [r4, #20]
 8006b5a:	4252      	negs	r2, r2
 8006b5c:	61a2      	str	r2, [r4, #24]
 8006b5e:	6922      	ldr	r2, [r4, #16]
 8006b60:	b942      	cbnz	r2, 8006b74 <__swsetup_r+0xa4>
 8006b62:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8006b66:	d1c5      	bne.n	8006af4 <__swsetup_r+0x24>
 8006b68:	bd38      	pop	{r3, r4, r5, pc}
 8006b6a:	0799      	lsls	r1, r3, #30
 8006b6c:	bf58      	it	pl
 8006b6e:	6962      	ldrpl	r2, [r4, #20]
 8006b70:	60a2      	str	r2, [r4, #8]
 8006b72:	e7f4      	b.n	8006b5e <__swsetup_r+0x8e>
 8006b74:	2000      	movs	r0, #0
 8006b76:	e7f7      	b.n	8006b68 <__swsetup_r+0x98>
 8006b78:	2000001c 	.word	0x2000001c

08006b7c <memset>:
 8006b7c:	4402      	add	r2, r0
 8006b7e:	4603      	mov	r3, r0
 8006b80:	4293      	cmp	r3, r2
 8006b82:	d100      	bne.n	8006b86 <memset+0xa>
 8006b84:	4770      	bx	lr
 8006b86:	f803 1b01 	strb.w	r1, [r3], #1
 8006b8a:	e7f9      	b.n	8006b80 <memset+0x4>

08006b8c <_close_r>:
 8006b8c:	b538      	push	{r3, r4, r5, lr}
 8006b8e:	4d06      	ldr	r5, [pc, #24]	@ (8006ba8 <_close_r+0x1c>)
 8006b90:	2300      	movs	r3, #0
 8006b92:	4604      	mov	r4, r0
 8006b94:	4608      	mov	r0, r1
 8006b96:	602b      	str	r3, [r5, #0]
 8006b98:	f7fa f885 	bl	8000ca6 <_close>
 8006b9c:	1c43      	adds	r3, r0, #1
 8006b9e:	d102      	bne.n	8006ba6 <_close_r+0x1a>
 8006ba0:	682b      	ldr	r3, [r5, #0]
 8006ba2:	b103      	cbz	r3, 8006ba6 <_close_r+0x1a>
 8006ba4:	6023      	str	r3, [r4, #0]
 8006ba6:	bd38      	pop	{r3, r4, r5, pc}
 8006ba8:	20004c6c 	.word	0x20004c6c

08006bac <_reclaim_reent>:
 8006bac:	4b2d      	ldr	r3, [pc, #180]	@ (8006c64 <_reclaim_reent+0xb8>)
 8006bae:	681b      	ldr	r3, [r3, #0]
 8006bb0:	4283      	cmp	r3, r0
 8006bb2:	b570      	push	{r4, r5, r6, lr}
 8006bb4:	4604      	mov	r4, r0
 8006bb6:	d053      	beq.n	8006c60 <_reclaim_reent+0xb4>
 8006bb8:	69c3      	ldr	r3, [r0, #28]
 8006bba:	b31b      	cbz	r3, 8006c04 <_reclaim_reent+0x58>
 8006bbc:	68db      	ldr	r3, [r3, #12]
 8006bbe:	b163      	cbz	r3, 8006bda <_reclaim_reent+0x2e>
 8006bc0:	2500      	movs	r5, #0
 8006bc2:	69e3      	ldr	r3, [r4, #28]
 8006bc4:	68db      	ldr	r3, [r3, #12]
 8006bc6:	5959      	ldr	r1, [r3, r5]
 8006bc8:	b9b1      	cbnz	r1, 8006bf8 <_reclaim_reent+0x4c>
 8006bca:	3504      	adds	r5, #4
 8006bcc:	2d80      	cmp	r5, #128	@ 0x80
 8006bce:	d1f8      	bne.n	8006bc2 <_reclaim_reent+0x16>
 8006bd0:	69e3      	ldr	r3, [r4, #28]
 8006bd2:	4620      	mov	r0, r4
 8006bd4:	68d9      	ldr	r1, [r3, #12]
 8006bd6:	f000 f8b9 	bl	8006d4c <_free_r>
 8006bda:	69e3      	ldr	r3, [r4, #28]
 8006bdc:	6819      	ldr	r1, [r3, #0]
 8006bde:	b111      	cbz	r1, 8006be6 <_reclaim_reent+0x3a>
 8006be0:	4620      	mov	r0, r4
 8006be2:	f000 f8b3 	bl	8006d4c <_free_r>
 8006be6:	69e3      	ldr	r3, [r4, #28]
 8006be8:	689d      	ldr	r5, [r3, #8]
 8006bea:	b15d      	cbz	r5, 8006c04 <_reclaim_reent+0x58>
 8006bec:	4629      	mov	r1, r5
 8006bee:	4620      	mov	r0, r4
 8006bf0:	682d      	ldr	r5, [r5, #0]
 8006bf2:	f000 f8ab 	bl	8006d4c <_free_r>
 8006bf6:	e7f8      	b.n	8006bea <_reclaim_reent+0x3e>
 8006bf8:	680e      	ldr	r6, [r1, #0]
 8006bfa:	4620      	mov	r0, r4
 8006bfc:	f000 f8a6 	bl	8006d4c <_free_r>
 8006c00:	4631      	mov	r1, r6
 8006c02:	e7e1      	b.n	8006bc8 <_reclaim_reent+0x1c>
 8006c04:	6961      	ldr	r1, [r4, #20]
 8006c06:	b111      	cbz	r1, 8006c0e <_reclaim_reent+0x62>
 8006c08:	4620      	mov	r0, r4
 8006c0a:	f000 f89f 	bl	8006d4c <_free_r>
 8006c0e:	69e1      	ldr	r1, [r4, #28]
 8006c10:	b111      	cbz	r1, 8006c18 <_reclaim_reent+0x6c>
 8006c12:	4620      	mov	r0, r4
 8006c14:	f000 f89a 	bl	8006d4c <_free_r>
 8006c18:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8006c1a:	b111      	cbz	r1, 8006c22 <_reclaim_reent+0x76>
 8006c1c:	4620      	mov	r0, r4
 8006c1e:	f000 f895 	bl	8006d4c <_free_r>
 8006c22:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8006c24:	b111      	cbz	r1, 8006c2c <_reclaim_reent+0x80>
 8006c26:	4620      	mov	r0, r4
 8006c28:	f000 f890 	bl	8006d4c <_free_r>
 8006c2c:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8006c2e:	b111      	cbz	r1, 8006c36 <_reclaim_reent+0x8a>
 8006c30:	4620      	mov	r0, r4
 8006c32:	f000 f88b 	bl	8006d4c <_free_r>
 8006c36:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8006c38:	b111      	cbz	r1, 8006c40 <_reclaim_reent+0x94>
 8006c3a:	4620      	mov	r0, r4
 8006c3c:	f000 f886 	bl	8006d4c <_free_r>
 8006c40:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8006c42:	b111      	cbz	r1, 8006c4a <_reclaim_reent+0x9e>
 8006c44:	4620      	mov	r0, r4
 8006c46:	f000 f881 	bl	8006d4c <_free_r>
 8006c4a:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8006c4c:	b111      	cbz	r1, 8006c54 <_reclaim_reent+0xa8>
 8006c4e:	4620      	mov	r0, r4
 8006c50:	f000 f87c 	bl	8006d4c <_free_r>
 8006c54:	6a23      	ldr	r3, [r4, #32]
 8006c56:	b11b      	cbz	r3, 8006c60 <_reclaim_reent+0xb4>
 8006c58:	4620      	mov	r0, r4
 8006c5a:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8006c5e:	4718      	bx	r3
 8006c60:	bd70      	pop	{r4, r5, r6, pc}
 8006c62:	bf00      	nop
 8006c64:	2000001c 	.word	0x2000001c

08006c68 <_lseek_r>:
 8006c68:	b538      	push	{r3, r4, r5, lr}
 8006c6a:	4d07      	ldr	r5, [pc, #28]	@ (8006c88 <_lseek_r+0x20>)
 8006c6c:	4604      	mov	r4, r0
 8006c6e:	4608      	mov	r0, r1
 8006c70:	4611      	mov	r1, r2
 8006c72:	2200      	movs	r2, #0
 8006c74:	602a      	str	r2, [r5, #0]
 8006c76:	461a      	mov	r2, r3
 8006c78:	f7fa f83c 	bl	8000cf4 <_lseek>
 8006c7c:	1c43      	adds	r3, r0, #1
 8006c7e:	d102      	bne.n	8006c86 <_lseek_r+0x1e>
 8006c80:	682b      	ldr	r3, [r5, #0]
 8006c82:	b103      	cbz	r3, 8006c86 <_lseek_r+0x1e>
 8006c84:	6023      	str	r3, [r4, #0]
 8006c86:	bd38      	pop	{r3, r4, r5, pc}
 8006c88:	20004c6c 	.word	0x20004c6c

08006c8c <_read_r>:
 8006c8c:	b538      	push	{r3, r4, r5, lr}
 8006c8e:	4d07      	ldr	r5, [pc, #28]	@ (8006cac <_read_r+0x20>)
 8006c90:	4604      	mov	r4, r0
 8006c92:	4608      	mov	r0, r1
 8006c94:	4611      	mov	r1, r2
 8006c96:	2200      	movs	r2, #0
 8006c98:	602a      	str	r2, [r5, #0]
 8006c9a:	461a      	mov	r2, r3
 8006c9c:	f7f9 ffca 	bl	8000c34 <_read>
 8006ca0:	1c43      	adds	r3, r0, #1
 8006ca2:	d102      	bne.n	8006caa <_read_r+0x1e>
 8006ca4:	682b      	ldr	r3, [r5, #0]
 8006ca6:	b103      	cbz	r3, 8006caa <_read_r+0x1e>
 8006ca8:	6023      	str	r3, [r4, #0]
 8006caa:	bd38      	pop	{r3, r4, r5, pc}
 8006cac:	20004c6c 	.word	0x20004c6c

08006cb0 <_write_r>:
 8006cb0:	b538      	push	{r3, r4, r5, lr}
 8006cb2:	4d07      	ldr	r5, [pc, #28]	@ (8006cd0 <_write_r+0x20>)
 8006cb4:	4604      	mov	r4, r0
 8006cb6:	4608      	mov	r0, r1
 8006cb8:	4611      	mov	r1, r2
 8006cba:	2200      	movs	r2, #0
 8006cbc:	602a      	str	r2, [r5, #0]
 8006cbe:	461a      	mov	r2, r3
 8006cc0:	f7f9 ffd5 	bl	8000c6e <_write>
 8006cc4:	1c43      	adds	r3, r0, #1
 8006cc6:	d102      	bne.n	8006cce <_write_r+0x1e>
 8006cc8:	682b      	ldr	r3, [r5, #0]
 8006cca:	b103      	cbz	r3, 8006cce <_write_r+0x1e>
 8006ccc:	6023      	str	r3, [r4, #0]
 8006cce:	bd38      	pop	{r3, r4, r5, pc}
 8006cd0:	20004c6c 	.word	0x20004c6c

08006cd4 <__errno>:
 8006cd4:	4b01      	ldr	r3, [pc, #4]	@ (8006cdc <__errno+0x8>)
 8006cd6:	6818      	ldr	r0, [r3, #0]
 8006cd8:	4770      	bx	lr
 8006cda:	bf00      	nop
 8006cdc:	2000001c 	.word	0x2000001c

08006ce0 <__libc_init_array>:
 8006ce0:	b570      	push	{r4, r5, r6, lr}
 8006ce2:	4d0d      	ldr	r5, [pc, #52]	@ (8006d18 <__libc_init_array+0x38>)
 8006ce4:	4c0d      	ldr	r4, [pc, #52]	@ (8006d1c <__libc_init_array+0x3c>)
 8006ce6:	1b64      	subs	r4, r4, r5
 8006ce8:	10a4      	asrs	r4, r4, #2
 8006cea:	2600      	movs	r6, #0
 8006cec:	42a6      	cmp	r6, r4
 8006cee:	d109      	bne.n	8006d04 <__libc_init_array+0x24>
 8006cf0:	4d0b      	ldr	r5, [pc, #44]	@ (8006d20 <__libc_init_array+0x40>)
 8006cf2:	4c0c      	ldr	r4, [pc, #48]	@ (8006d24 <__libc_init_array+0x44>)
 8006cf4:	f000 fd30 	bl	8007758 <_init>
 8006cf8:	1b64      	subs	r4, r4, r5
 8006cfa:	10a4      	asrs	r4, r4, #2
 8006cfc:	2600      	movs	r6, #0
 8006cfe:	42a6      	cmp	r6, r4
 8006d00:	d105      	bne.n	8006d0e <__libc_init_array+0x2e>
 8006d02:	bd70      	pop	{r4, r5, r6, pc}
 8006d04:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d08:	4798      	blx	r3
 8006d0a:	3601      	adds	r6, #1
 8006d0c:	e7ee      	b.n	8006cec <__libc_init_array+0xc>
 8006d0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8006d12:	4798      	blx	r3
 8006d14:	3601      	adds	r6, #1
 8006d16:	e7f2      	b.n	8006cfe <__libc_init_array+0x1e>
 8006d18:	080078e8 	.word	0x080078e8
 8006d1c:	080078e8 	.word	0x080078e8
 8006d20:	080078e8 	.word	0x080078e8
 8006d24:	080078ec 	.word	0x080078ec

08006d28 <__retarget_lock_init_recursive>:
 8006d28:	4770      	bx	lr

08006d2a <__retarget_lock_acquire_recursive>:
 8006d2a:	4770      	bx	lr

08006d2c <__retarget_lock_release_recursive>:
 8006d2c:	4770      	bx	lr

08006d2e <memcpy>:
 8006d2e:	440a      	add	r2, r1
 8006d30:	4291      	cmp	r1, r2
 8006d32:	f100 33ff 	add.w	r3, r0, #4294967295
 8006d36:	d100      	bne.n	8006d3a <memcpy+0xc>
 8006d38:	4770      	bx	lr
 8006d3a:	b510      	push	{r4, lr}
 8006d3c:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006d40:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006d44:	4291      	cmp	r1, r2
 8006d46:	d1f9      	bne.n	8006d3c <memcpy+0xe>
 8006d48:	bd10      	pop	{r4, pc}
	...

08006d4c <_free_r>:
 8006d4c:	b538      	push	{r3, r4, r5, lr}
 8006d4e:	4605      	mov	r5, r0
 8006d50:	2900      	cmp	r1, #0
 8006d52:	d041      	beq.n	8006dd8 <_free_r+0x8c>
 8006d54:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006d58:	1f0c      	subs	r4, r1, #4
 8006d5a:	2b00      	cmp	r3, #0
 8006d5c:	bfb8      	it	lt
 8006d5e:	18e4      	addlt	r4, r4, r3
 8006d60:	f000 f8e0 	bl	8006f24 <__malloc_lock>
 8006d64:	4a1d      	ldr	r2, [pc, #116]	@ (8006ddc <_free_r+0x90>)
 8006d66:	6813      	ldr	r3, [r2, #0]
 8006d68:	b933      	cbnz	r3, 8006d78 <_free_r+0x2c>
 8006d6a:	6063      	str	r3, [r4, #4]
 8006d6c:	6014      	str	r4, [r2, #0]
 8006d6e:	4628      	mov	r0, r5
 8006d70:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006d74:	f000 b8dc 	b.w	8006f30 <__malloc_unlock>
 8006d78:	42a3      	cmp	r3, r4
 8006d7a:	d908      	bls.n	8006d8e <_free_r+0x42>
 8006d7c:	6820      	ldr	r0, [r4, #0]
 8006d7e:	1821      	adds	r1, r4, r0
 8006d80:	428b      	cmp	r3, r1
 8006d82:	bf01      	itttt	eq
 8006d84:	6819      	ldreq	r1, [r3, #0]
 8006d86:	685b      	ldreq	r3, [r3, #4]
 8006d88:	1809      	addeq	r1, r1, r0
 8006d8a:	6021      	streq	r1, [r4, #0]
 8006d8c:	e7ed      	b.n	8006d6a <_free_r+0x1e>
 8006d8e:	461a      	mov	r2, r3
 8006d90:	685b      	ldr	r3, [r3, #4]
 8006d92:	b10b      	cbz	r3, 8006d98 <_free_r+0x4c>
 8006d94:	42a3      	cmp	r3, r4
 8006d96:	d9fa      	bls.n	8006d8e <_free_r+0x42>
 8006d98:	6811      	ldr	r1, [r2, #0]
 8006d9a:	1850      	adds	r0, r2, r1
 8006d9c:	42a0      	cmp	r0, r4
 8006d9e:	d10b      	bne.n	8006db8 <_free_r+0x6c>
 8006da0:	6820      	ldr	r0, [r4, #0]
 8006da2:	4401      	add	r1, r0
 8006da4:	1850      	adds	r0, r2, r1
 8006da6:	4283      	cmp	r3, r0
 8006da8:	6011      	str	r1, [r2, #0]
 8006daa:	d1e0      	bne.n	8006d6e <_free_r+0x22>
 8006dac:	6818      	ldr	r0, [r3, #0]
 8006dae:	685b      	ldr	r3, [r3, #4]
 8006db0:	6053      	str	r3, [r2, #4]
 8006db2:	4408      	add	r0, r1
 8006db4:	6010      	str	r0, [r2, #0]
 8006db6:	e7da      	b.n	8006d6e <_free_r+0x22>
 8006db8:	d902      	bls.n	8006dc0 <_free_r+0x74>
 8006dba:	230c      	movs	r3, #12
 8006dbc:	602b      	str	r3, [r5, #0]
 8006dbe:	e7d6      	b.n	8006d6e <_free_r+0x22>
 8006dc0:	6820      	ldr	r0, [r4, #0]
 8006dc2:	1821      	adds	r1, r4, r0
 8006dc4:	428b      	cmp	r3, r1
 8006dc6:	bf04      	itt	eq
 8006dc8:	6819      	ldreq	r1, [r3, #0]
 8006dca:	685b      	ldreq	r3, [r3, #4]
 8006dcc:	6063      	str	r3, [r4, #4]
 8006dce:	bf04      	itt	eq
 8006dd0:	1809      	addeq	r1, r1, r0
 8006dd2:	6021      	streq	r1, [r4, #0]
 8006dd4:	6054      	str	r4, [r2, #4]
 8006dd6:	e7ca      	b.n	8006d6e <_free_r+0x22>
 8006dd8:	bd38      	pop	{r3, r4, r5, pc}
 8006dda:	bf00      	nop
 8006ddc:	20004c78 	.word	0x20004c78

08006de0 <sbrk_aligned>:
 8006de0:	b570      	push	{r4, r5, r6, lr}
 8006de2:	4e0f      	ldr	r6, [pc, #60]	@ (8006e20 <sbrk_aligned+0x40>)
 8006de4:	460c      	mov	r4, r1
 8006de6:	6831      	ldr	r1, [r6, #0]
 8006de8:	4605      	mov	r5, r0
 8006dea:	b911      	cbnz	r1, 8006df2 <sbrk_aligned+0x12>
 8006dec:	f000 fca4 	bl	8007738 <_sbrk_r>
 8006df0:	6030      	str	r0, [r6, #0]
 8006df2:	4621      	mov	r1, r4
 8006df4:	4628      	mov	r0, r5
 8006df6:	f000 fc9f 	bl	8007738 <_sbrk_r>
 8006dfa:	1c43      	adds	r3, r0, #1
 8006dfc:	d103      	bne.n	8006e06 <sbrk_aligned+0x26>
 8006dfe:	f04f 34ff 	mov.w	r4, #4294967295
 8006e02:	4620      	mov	r0, r4
 8006e04:	bd70      	pop	{r4, r5, r6, pc}
 8006e06:	1cc4      	adds	r4, r0, #3
 8006e08:	f024 0403 	bic.w	r4, r4, #3
 8006e0c:	42a0      	cmp	r0, r4
 8006e0e:	d0f8      	beq.n	8006e02 <sbrk_aligned+0x22>
 8006e10:	1a21      	subs	r1, r4, r0
 8006e12:	4628      	mov	r0, r5
 8006e14:	f000 fc90 	bl	8007738 <_sbrk_r>
 8006e18:	3001      	adds	r0, #1
 8006e1a:	d1f2      	bne.n	8006e02 <sbrk_aligned+0x22>
 8006e1c:	e7ef      	b.n	8006dfe <sbrk_aligned+0x1e>
 8006e1e:	bf00      	nop
 8006e20:	20004c74 	.word	0x20004c74

08006e24 <_malloc_r>:
 8006e24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006e28:	1ccd      	adds	r5, r1, #3
 8006e2a:	f025 0503 	bic.w	r5, r5, #3
 8006e2e:	3508      	adds	r5, #8
 8006e30:	2d0c      	cmp	r5, #12
 8006e32:	bf38      	it	cc
 8006e34:	250c      	movcc	r5, #12
 8006e36:	2d00      	cmp	r5, #0
 8006e38:	4606      	mov	r6, r0
 8006e3a:	db01      	blt.n	8006e40 <_malloc_r+0x1c>
 8006e3c:	42a9      	cmp	r1, r5
 8006e3e:	d904      	bls.n	8006e4a <_malloc_r+0x26>
 8006e40:	230c      	movs	r3, #12
 8006e42:	6033      	str	r3, [r6, #0]
 8006e44:	2000      	movs	r0, #0
 8006e46:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e4a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006f20 <_malloc_r+0xfc>
 8006e4e:	f000 f869 	bl	8006f24 <__malloc_lock>
 8006e52:	f8d8 3000 	ldr.w	r3, [r8]
 8006e56:	461c      	mov	r4, r3
 8006e58:	bb44      	cbnz	r4, 8006eac <_malloc_r+0x88>
 8006e5a:	4629      	mov	r1, r5
 8006e5c:	4630      	mov	r0, r6
 8006e5e:	f7ff ffbf 	bl	8006de0 <sbrk_aligned>
 8006e62:	1c43      	adds	r3, r0, #1
 8006e64:	4604      	mov	r4, r0
 8006e66:	d158      	bne.n	8006f1a <_malloc_r+0xf6>
 8006e68:	f8d8 4000 	ldr.w	r4, [r8]
 8006e6c:	4627      	mov	r7, r4
 8006e6e:	2f00      	cmp	r7, #0
 8006e70:	d143      	bne.n	8006efa <_malloc_r+0xd6>
 8006e72:	2c00      	cmp	r4, #0
 8006e74:	d04b      	beq.n	8006f0e <_malloc_r+0xea>
 8006e76:	6823      	ldr	r3, [r4, #0]
 8006e78:	4639      	mov	r1, r7
 8006e7a:	4630      	mov	r0, r6
 8006e7c:	eb04 0903 	add.w	r9, r4, r3
 8006e80:	f000 fc5a 	bl	8007738 <_sbrk_r>
 8006e84:	4581      	cmp	r9, r0
 8006e86:	d142      	bne.n	8006f0e <_malloc_r+0xea>
 8006e88:	6821      	ldr	r1, [r4, #0]
 8006e8a:	1a6d      	subs	r5, r5, r1
 8006e8c:	4629      	mov	r1, r5
 8006e8e:	4630      	mov	r0, r6
 8006e90:	f7ff ffa6 	bl	8006de0 <sbrk_aligned>
 8006e94:	3001      	adds	r0, #1
 8006e96:	d03a      	beq.n	8006f0e <_malloc_r+0xea>
 8006e98:	6823      	ldr	r3, [r4, #0]
 8006e9a:	442b      	add	r3, r5
 8006e9c:	6023      	str	r3, [r4, #0]
 8006e9e:	f8d8 3000 	ldr.w	r3, [r8]
 8006ea2:	685a      	ldr	r2, [r3, #4]
 8006ea4:	bb62      	cbnz	r2, 8006f00 <_malloc_r+0xdc>
 8006ea6:	f8c8 7000 	str.w	r7, [r8]
 8006eaa:	e00f      	b.n	8006ecc <_malloc_r+0xa8>
 8006eac:	6822      	ldr	r2, [r4, #0]
 8006eae:	1b52      	subs	r2, r2, r5
 8006eb0:	d420      	bmi.n	8006ef4 <_malloc_r+0xd0>
 8006eb2:	2a0b      	cmp	r2, #11
 8006eb4:	d917      	bls.n	8006ee6 <_malloc_r+0xc2>
 8006eb6:	1961      	adds	r1, r4, r5
 8006eb8:	42a3      	cmp	r3, r4
 8006eba:	6025      	str	r5, [r4, #0]
 8006ebc:	bf18      	it	ne
 8006ebe:	6059      	strne	r1, [r3, #4]
 8006ec0:	6863      	ldr	r3, [r4, #4]
 8006ec2:	bf08      	it	eq
 8006ec4:	f8c8 1000 	streq.w	r1, [r8]
 8006ec8:	5162      	str	r2, [r4, r5]
 8006eca:	604b      	str	r3, [r1, #4]
 8006ecc:	4630      	mov	r0, r6
 8006ece:	f000 f82f 	bl	8006f30 <__malloc_unlock>
 8006ed2:	f104 000b 	add.w	r0, r4, #11
 8006ed6:	1d23      	adds	r3, r4, #4
 8006ed8:	f020 0007 	bic.w	r0, r0, #7
 8006edc:	1ac2      	subs	r2, r0, r3
 8006ede:	bf1c      	itt	ne
 8006ee0:	1a1b      	subne	r3, r3, r0
 8006ee2:	50a3      	strne	r3, [r4, r2]
 8006ee4:	e7af      	b.n	8006e46 <_malloc_r+0x22>
 8006ee6:	6862      	ldr	r2, [r4, #4]
 8006ee8:	42a3      	cmp	r3, r4
 8006eea:	bf0c      	ite	eq
 8006eec:	f8c8 2000 	streq.w	r2, [r8]
 8006ef0:	605a      	strne	r2, [r3, #4]
 8006ef2:	e7eb      	b.n	8006ecc <_malloc_r+0xa8>
 8006ef4:	4623      	mov	r3, r4
 8006ef6:	6864      	ldr	r4, [r4, #4]
 8006ef8:	e7ae      	b.n	8006e58 <_malloc_r+0x34>
 8006efa:	463c      	mov	r4, r7
 8006efc:	687f      	ldr	r7, [r7, #4]
 8006efe:	e7b6      	b.n	8006e6e <_malloc_r+0x4a>
 8006f00:	461a      	mov	r2, r3
 8006f02:	685b      	ldr	r3, [r3, #4]
 8006f04:	42a3      	cmp	r3, r4
 8006f06:	d1fb      	bne.n	8006f00 <_malloc_r+0xdc>
 8006f08:	2300      	movs	r3, #0
 8006f0a:	6053      	str	r3, [r2, #4]
 8006f0c:	e7de      	b.n	8006ecc <_malloc_r+0xa8>
 8006f0e:	230c      	movs	r3, #12
 8006f10:	6033      	str	r3, [r6, #0]
 8006f12:	4630      	mov	r0, r6
 8006f14:	f000 f80c 	bl	8006f30 <__malloc_unlock>
 8006f18:	e794      	b.n	8006e44 <_malloc_r+0x20>
 8006f1a:	6005      	str	r5, [r0, #0]
 8006f1c:	e7d6      	b.n	8006ecc <_malloc_r+0xa8>
 8006f1e:	bf00      	nop
 8006f20:	20004c78 	.word	0x20004c78

08006f24 <__malloc_lock>:
 8006f24:	4801      	ldr	r0, [pc, #4]	@ (8006f2c <__malloc_lock+0x8>)
 8006f26:	f7ff bf00 	b.w	8006d2a <__retarget_lock_acquire_recursive>
 8006f2a:	bf00      	nop
 8006f2c:	20004c70 	.word	0x20004c70

08006f30 <__malloc_unlock>:
 8006f30:	4801      	ldr	r0, [pc, #4]	@ (8006f38 <__malloc_unlock+0x8>)
 8006f32:	f7ff befb 	b.w	8006d2c <__retarget_lock_release_recursive>
 8006f36:	bf00      	nop
 8006f38:	20004c70 	.word	0x20004c70

08006f3c <__sfputc_r>:
 8006f3c:	6893      	ldr	r3, [r2, #8]
 8006f3e:	3b01      	subs	r3, #1
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	b410      	push	{r4}
 8006f44:	6093      	str	r3, [r2, #8]
 8006f46:	da08      	bge.n	8006f5a <__sfputc_r+0x1e>
 8006f48:	6994      	ldr	r4, [r2, #24]
 8006f4a:	42a3      	cmp	r3, r4
 8006f4c:	db01      	blt.n	8006f52 <__sfputc_r+0x16>
 8006f4e:	290a      	cmp	r1, #10
 8006f50:	d103      	bne.n	8006f5a <__sfputc_r+0x1e>
 8006f52:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f56:	f7ff bd7c 	b.w	8006a52 <__swbuf_r>
 8006f5a:	6813      	ldr	r3, [r2, #0]
 8006f5c:	1c58      	adds	r0, r3, #1
 8006f5e:	6010      	str	r0, [r2, #0]
 8006f60:	7019      	strb	r1, [r3, #0]
 8006f62:	4608      	mov	r0, r1
 8006f64:	f85d 4b04 	ldr.w	r4, [sp], #4
 8006f68:	4770      	bx	lr

08006f6a <__sfputs_r>:
 8006f6a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f6c:	4606      	mov	r6, r0
 8006f6e:	460f      	mov	r7, r1
 8006f70:	4614      	mov	r4, r2
 8006f72:	18d5      	adds	r5, r2, r3
 8006f74:	42ac      	cmp	r4, r5
 8006f76:	d101      	bne.n	8006f7c <__sfputs_r+0x12>
 8006f78:	2000      	movs	r0, #0
 8006f7a:	e007      	b.n	8006f8c <__sfputs_r+0x22>
 8006f7c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006f80:	463a      	mov	r2, r7
 8006f82:	4630      	mov	r0, r6
 8006f84:	f7ff ffda 	bl	8006f3c <__sfputc_r>
 8006f88:	1c43      	adds	r3, r0, #1
 8006f8a:	d1f3      	bne.n	8006f74 <__sfputs_r+0xa>
 8006f8c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006f90 <_vfiprintf_r>:
 8006f90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f94:	460d      	mov	r5, r1
 8006f96:	b09d      	sub	sp, #116	@ 0x74
 8006f98:	4614      	mov	r4, r2
 8006f9a:	4698      	mov	r8, r3
 8006f9c:	4606      	mov	r6, r0
 8006f9e:	b118      	cbz	r0, 8006fa8 <_vfiprintf_r+0x18>
 8006fa0:	6a03      	ldr	r3, [r0, #32]
 8006fa2:	b90b      	cbnz	r3, 8006fa8 <_vfiprintf_r+0x18>
 8006fa4:	f7ff fc6c 	bl	8006880 <__sinit>
 8006fa8:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006faa:	07d9      	lsls	r1, r3, #31
 8006fac:	d405      	bmi.n	8006fba <_vfiprintf_r+0x2a>
 8006fae:	89ab      	ldrh	r3, [r5, #12]
 8006fb0:	059a      	lsls	r2, r3, #22
 8006fb2:	d402      	bmi.n	8006fba <_vfiprintf_r+0x2a>
 8006fb4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006fb6:	f7ff feb8 	bl	8006d2a <__retarget_lock_acquire_recursive>
 8006fba:	89ab      	ldrh	r3, [r5, #12]
 8006fbc:	071b      	lsls	r3, r3, #28
 8006fbe:	d501      	bpl.n	8006fc4 <_vfiprintf_r+0x34>
 8006fc0:	692b      	ldr	r3, [r5, #16]
 8006fc2:	b99b      	cbnz	r3, 8006fec <_vfiprintf_r+0x5c>
 8006fc4:	4629      	mov	r1, r5
 8006fc6:	4630      	mov	r0, r6
 8006fc8:	f7ff fd82 	bl	8006ad0 <__swsetup_r>
 8006fcc:	b170      	cbz	r0, 8006fec <_vfiprintf_r+0x5c>
 8006fce:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8006fd0:	07dc      	lsls	r4, r3, #31
 8006fd2:	d504      	bpl.n	8006fde <_vfiprintf_r+0x4e>
 8006fd4:	f04f 30ff 	mov.w	r0, #4294967295
 8006fd8:	b01d      	add	sp, #116	@ 0x74
 8006fda:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006fde:	89ab      	ldrh	r3, [r5, #12]
 8006fe0:	0598      	lsls	r0, r3, #22
 8006fe2:	d4f7      	bmi.n	8006fd4 <_vfiprintf_r+0x44>
 8006fe4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8006fe6:	f7ff fea1 	bl	8006d2c <__retarget_lock_release_recursive>
 8006fea:	e7f3      	b.n	8006fd4 <_vfiprintf_r+0x44>
 8006fec:	2300      	movs	r3, #0
 8006fee:	9309      	str	r3, [sp, #36]	@ 0x24
 8006ff0:	2320      	movs	r3, #32
 8006ff2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8006ff6:	f8cd 800c 	str.w	r8, [sp, #12]
 8006ffa:	2330      	movs	r3, #48	@ 0x30
 8006ffc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 80071ac <_vfiprintf_r+0x21c>
 8007000:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007004:	f04f 0901 	mov.w	r9, #1
 8007008:	4623      	mov	r3, r4
 800700a:	469a      	mov	sl, r3
 800700c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8007010:	b10a      	cbz	r2, 8007016 <_vfiprintf_r+0x86>
 8007012:	2a25      	cmp	r2, #37	@ 0x25
 8007014:	d1f9      	bne.n	800700a <_vfiprintf_r+0x7a>
 8007016:	ebba 0b04 	subs.w	fp, sl, r4
 800701a:	d00b      	beq.n	8007034 <_vfiprintf_r+0xa4>
 800701c:	465b      	mov	r3, fp
 800701e:	4622      	mov	r2, r4
 8007020:	4629      	mov	r1, r5
 8007022:	4630      	mov	r0, r6
 8007024:	f7ff ffa1 	bl	8006f6a <__sfputs_r>
 8007028:	3001      	adds	r0, #1
 800702a:	f000 80a7 	beq.w	800717c <_vfiprintf_r+0x1ec>
 800702e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007030:	445a      	add	r2, fp
 8007032:	9209      	str	r2, [sp, #36]	@ 0x24
 8007034:	f89a 3000 	ldrb.w	r3, [sl]
 8007038:	2b00      	cmp	r3, #0
 800703a:	f000 809f 	beq.w	800717c <_vfiprintf_r+0x1ec>
 800703e:	2300      	movs	r3, #0
 8007040:	f04f 32ff 	mov.w	r2, #4294967295
 8007044:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007048:	f10a 0a01 	add.w	sl, sl, #1
 800704c:	9304      	str	r3, [sp, #16]
 800704e:	9307      	str	r3, [sp, #28]
 8007050:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8007054:	931a      	str	r3, [sp, #104]	@ 0x68
 8007056:	4654      	mov	r4, sl
 8007058:	2205      	movs	r2, #5
 800705a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800705e:	4853      	ldr	r0, [pc, #332]	@ (80071ac <_vfiprintf_r+0x21c>)
 8007060:	f7f9 f8b6 	bl	80001d0 <memchr>
 8007064:	9a04      	ldr	r2, [sp, #16]
 8007066:	b9d8      	cbnz	r0, 80070a0 <_vfiprintf_r+0x110>
 8007068:	06d1      	lsls	r1, r2, #27
 800706a:	bf44      	itt	mi
 800706c:	2320      	movmi	r3, #32
 800706e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007072:	0713      	lsls	r3, r2, #28
 8007074:	bf44      	itt	mi
 8007076:	232b      	movmi	r3, #43	@ 0x2b
 8007078:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800707c:	f89a 3000 	ldrb.w	r3, [sl]
 8007080:	2b2a      	cmp	r3, #42	@ 0x2a
 8007082:	d015      	beq.n	80070b0 <_vfiprintf_r+0x120>
 8007084:	9a07      	ldr	r2, [sp, #28]
 8007086:	4654      	mov	r4, sl
 8007088:	2000      	movs	r0, #0
 800708a:	f04f 0c0a 	mov.w	ip, #10
 800708e:	4621      	mov	r1, r4
 8007090:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007094:	3b30      	subs	r3, #48	@ 0x30
 8007096:	2b09      	cmp	r3, #9
 8007098:	d94b      	bls.n	8007132 <_vfiprintf_r+0x1a2>
 800709a:	b1b0      	cbz	r0, 80070ca <_vfiprintf_r+0x13a>
 800709c:	9207      	str	r2, [sp, #28]
 800709e:	e014      	b.n	80070ca <_vfiprintf_r+0x13a>
 80070a0:	eba0 0308 	sub.w	r3, r0, r8
 80070a4:	fa09 f303 	lsl.w	r3, r9, r3
 80070a8:	4313      	orrs	r3, r2
 80070aa:	9304      	str	r3, [sp, #16]
 80070ac:	46a2      	mov	sl, r4
 80070ae:	e7d2      	b.n	8007056 <_vfiprintf_r+0xc6>
 80070b0:	9b03      	ldr	r3, [sp, #12]
 80070b2:	1d19      	adds	r1, r3, #4
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	9103      	str	r1, [sp, #12]
 80070b8:	2b00      	cmp	r3, #0
 80070ba:	bfbb      	ittet	lt
 80070bc:	425b      	neglt	r3, r3
 80070be:	f042 0202 	orrlt.w	r2, r2, #2
 80070c2:	9307      	strge	r3, [sp, #28]
 80070c4:	9307      	strlt	r3, [sp, #28]
 80070c6:	bfb8      	it	lt
 80070c8:	9204      	strlt	r2, [sp, #16]
 80070ca:	7823      	ldrb	r3, [r4, #0]
 80070cc:	2b2e      	cmp	r3, #46	@ 0x2e
 80070ce:	d10a      	bne.n	80070e6 <_vfiprintf_r+0x156>
 80070d0:	7863      	ldrb	r3, [r4, #1]
 80070d2:	2b2a      	cmp	r3, #42	@ 0x2a
 80070d4:	d132      	bne.n	800713c <_vfiprintf_r+0x1ac>
 80070d6:	9b03      	ldr	r3, [sp, #12]
 80070d8:	1d1a      	adds	r2, r3, #4
 80070da:	681b      	ldr	r3, [r3, #0]
 80070dc:	9203      	str	r2, [sp, #12]
 80070de:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80070e2:	3402      	adds	r4, #2
 80070e4:	9305      	str	r3, [sp, #20]
 80070e6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 80071bc <_vfiprintf_r+0x22c>
 80070ea:	7821      	ldrb	r1, [r4, #0]
 80070ec:	2203      	movs	r2, #3
 80070ee:	4650      	mov	r0, sl
 80070f0:	f7f9 f86e 	bl	80001d0 <memchr>
 80070f4:	b138      	cbz	r0, 8007106 <_vfiprintf_r+0x176>
 80070f6:	9b04      	ldr	r3, [sp, #16]
 80070f8:	eba0 000a 	sub.w	r0, r0, sl
 80070fc:	2240      	movs	r2, #64	@ 0x40
 80070fe:	4082      	lsls	r2, r0
 8007100:	4313      	orrs	r3, r2
 8007102:	3401      	adds	r4, #1
 8007104:	9304      	str	r3, [sp, #16]
 8007106:	f814 1b01 	ldrb.w	r1, [r4], #1
 800710a:	4829      	ldr	r0, [pc, #164]	@ (80071b0 <_vfiprintf_r+0x220>)
 800710c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8007110:	2206      	movs	r2, #6
 8007112:	f7f9 f85d 	bl	80001d0 <memchr>
 8007116:	2800      	cmp	r0, #0
 8007118:	d03f      	beq.n	800719a <_vfiprintf_r+0x20a>
 800711a:	4b26      	ldr	r3, [pc, #152]	@ (80071b4 <_vfiprintf_r+0x224>)
 800711c:	bb1b      	cbnz	r3, 8007166 <_vfiprintf_r+0x1d6>
 800711e:	9b03      	ldr	r3, [sp, #12]
 8007120:	3307      	adds	r3, #7
 8007122:	f023 0307 	bic.w	r3, r3, #7
 8007126:	3308      	adds	r3, #8
 8007128:	9303      	str	r3, [sp, #12]
 800712a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800712c:	443b      	add	r3, r7
 800712e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007130:	e76a      	b.n	8007008 <_vfiprintf_r+0x78>
 8007132:	fb0c 3202 	mla	r2, ip, r2, r3
 8007136:	460c      	mov	r4, r1
 8007138:	2001      	movs	r0, #1
 800713a:	e7a8      	b.n	800708e <_vfiprintf_r+0xfe>
 800713c:	2300      	movs	r3, #0
 800713e:	3401      	adds	r4, #1
 8007140:	9305      	str	r3, [sp, #20]
 8007142:	4619      	mov	r1, r3
 8007144:	f04f 0c0a 	mov.w	ip, #10
 8007148:	4620      	mov	r0, r4
 800714a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800714e:	3a30      	subs	r2, #48	@ 0x30
 8007150:	2a09      	cmp	r2, #9
 8007152:	d903      	bls.n	800715c <_vfiprintf_r+0x1cc>
 8007154:	2b00      	cmp	r3, #0
 8007156:	d0c6      	beq.n	80070e6 <_vfiprintf_r+0x156>
 8007158:	9105      	str	r1, [sp, #20]
 800715a:	e7c4      	b.n	80070e6 <_vfiprintf_r+0x156>
 800715c:	fb0c 2101 	mla	r1, ip, r1, r2
 8007160:	4604      	mov	r4, r0
 8007162:	2301      	movs	r3, #1
 8007164:	e7f0      	b.n	8007148 <_vfiprintf_r+0x1b8>
 8007166:	ab03      	add	r3, sp, #12
 8007168:	9300      	str	r3, [sp, #0]
 800716a:	462a      	mov	r2, r5
 800716c:	4b12      	ldr	r3, [pc, #72]	@ (80071b8 <_vfiprintf_r+0x228>)
 800716e:	a904      	add	r1, sp, #16
 8007170:	4630      	mov	r0, r6
 8007172:	f3af 8000 	nop.w
 8007176:	4607      	mov	r7, r0
 8007178:	1c78      	adds	r0, r7, #1
 800717a:	d1d6      	bne.n	800712a <_vfiprintf_r+0x19a>
 800717c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800717e:	07d9      	lsls	r1, r3, #31
 8007180:	d405      	bmi.n	800718e <_vfiprintf_r+0x1fe>
 8007182:	89ab      	ldrh	r3, [r5, #12]
 8007184:	059a      	lsls	r2, r3, #22
 8007186:	d402      	bmi.n	800718e <_vfiprintf_r+0x1fe>
 8007188:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800718a:	f7ff fdcf 	bl	8006d2c <__retarget_lock_release_recursive>
 800718e:	89ab      	ldrh	r3, [r5, #12]
 8007190:	065b      	lsls	r3, r3, #25
 8007192:	f53f af1f 	bmi.w	8006fd4 <_vfiprintf_r+0x44>
 8007196:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007198:	e71e      	b.n	8006fd8 <_vfiprintf_r+0x48>
 800719a:	ab03      	add	r3, sp, #12
 800719c:	9300      	str	r3, [sp, #0]
 800719e:	462a      	mov	r2, r5
 80071a0:	4b05      	ldr	r3, [pc, #20]	@ (80071b8 <_vfiprintf_r+0x228>)
 80071a2:	a904      	add	r1, sp, #16
 80071a4:	4630      	mov	r0, r6
 80071a6:	f000 f879 	bl	800729c <_printf_i>
 80071aa:	e7e4      	b.n	8007176 <_vfiprintf_r+0x1e6>
 80071ac:	080078ac 	.word	0x080078ac
 80071b0:	080078b6 	.word	0x080078b6
 80071b4:	00000000 	.word	0x00000000
 80071b8:	08006f6b 	.word	0x08006f6b
 80071bc:	080078b2 	.word	0x080078b2

080071c0 <_printf_common>:
 80071c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80071c4:	4616      	mov	r6, r2
 80071c6:	4698      	mov	r8, r3
 80071c8:	688a      	ldr	r2, [r1, #8]
 80071ca:	690b      	ldr	r3, [r1, #16]
 80071cc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80071d0:	4293      	cmp	r3, r2
 80071d2:	bfb8      	it	lt
 80071d4:	4613      	movlt	r3, r2
 80071d6:	6033      	str	r3, [r6, #0]
 80071d8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80071dc:	4607      	mov	r7, r0
 80071de:	460c      	mov	r4, r1
 80071e0:	b10a      	cbz	r2, 80071e6 <_printf_common+0x26>
 80071e2:	3301      	adds	r3, #1
 80071e4:	6033      	str	r3, [r6, #0]
 80071e6:	6823      	ldr	r3, [r4, #0]
 80071e8:	0699      	lsls	r1, r3, #26
 80071ea:	bf42      	ittt	mi
 80071ec:	6833      	ldrmi	r3, [r6, #0]
 80071ee:	3302      	addmi	r3, #2
 80071f0:	6033      	strmi	r3, [r6, #0]
 80071f2:	6825      	ldr	r5, [r4, #0]
 80071f4:	f015 0506 	ands.w	r5, r5, #6
 80071f8:	d106      	bne.n	8007208 <_printf_common+0x48>
 80071fa:	f104 0a19 	add.w	sl, r4, #25
 80071fe:	68e3      	ldr	r3, [r4, #12]
 8007200:	6832      	ldr	r2, [r6, #0]
 8007202:	1a9b      	subs	r3, r3, r2
 8007204:	42ab      	cmp	r3, r5
 8007206:	dc26      	bgt.n	8007256 <_printf_common+0x96>
 8007208:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800720c:	6822      	ldr	r2, [r4, #0]
 800720e:	3b00      	subs	r3, #0
 8007210:	bf18      	it	ne
 8007212:	2301      	movne	r3, #1
 8007214:	0692      	lsls	r2, r2, #26
 8007216:	d42b      	bmi.n	8007270 <_printf_common+0xb0>
 8007218:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800721c:	4641      	mov	r1, r8
 800721e:	4638      	mov	r0, r7
 8007220:	47c8      	blx	r9
 8007222:	3001      	adds	r0, #1
 8007224:	d01e      	beq.n	8007264 <_printf_common+0xa4>
 8007226:	6823      	ldr	r3, [r4, #0]
 8007228:	6922      	ldr	r2, [r4, #16]
 800722a:	f003 0306 	and.w	r3, r3, #6
 800722e:	2b04      	cmp	r3, #4
 8007230:	bf02      	ittt	eq
 8007232:	68e5      	ldreq	r5, [r4, #12]
 8007234:	6833      	ldreq	r3, [r6, #0]
 8007236:	1aed      	subeq	r5, r5, r3
 8007238:	68a3      	ldr	r3, [r4, #8]
 800723a:	bf0c      	ite	eq
 800723c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007240:	2500      	movne	r5, #0
 8007242:	4293      	cmp	r3, r2
 8007244:	bfc4      	itt	gt
 8007246:	1a9b      	subgt	r3, r3, r2
 8007248:	18ed      	addgt	r5, r5, r3
 800724a:	2600      	movs	r6, #0
 800724c:	341a      	adds	r4, #26
 800724e:	42b5      	cmp	r5, r6
 8007250:	d11a      	bne.n	8007288 <_printf_common+0xc8>
 8007252:	2000      	movs	r0, #0
 8007254:	e008      	b.n	8007268 <_printf_common+0xa8>
 8007256:	2301      	movs	r3, #1
 8007258:	4652      	mov	r2, sl
 800725a:	4641      	mov	r1, r8
 800725c:	4638      	mov	r0, r7
 800725e:	47c8      	blx	r9
 8007260:	3001      	adds	r0, #1
 8007262:	d103      	bne.n	800726c <_printf_common+0xac>
 8007264:	f04f 30ff 	mov.w	r0, #4294967295
 8007268:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800726c:	3501      	adds	r5, #1
 800726e:	e7c6      	b.n	80071fe <_printf_common+0x3e>
 8007270:	18e1      	adds	r1, r4, r3
 8007272:	1c5a      	adds	r2, r3, #1
 8007274:	2030      	movs	r0, #48	@ 0x30
 8007276:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800727a:	4422      	add	r2, r4
 800727c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8007280:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8007284:	3302      	adds	r3, #2
 8007286:	e7c7      	b.n	8007218 <_printf_common+0x58>
 8007288:	2301      	movs	r3, #1
 800728a:	4622      	mov	r2, r4
 800728c:	4641      	mov	r1, r8
 800728e:	4638      	mov	r0, r7
 8007290:	47c8      	blx	r9
 8007292:	3001      	adds	r0, #1
 8007294:	d0e6      	beq.n	8007264 <_printf_common+0xa4>
 8007296:	3601      	adds	r6, #1
 8007298:	e7d9      	b.n	800724e <_printf_common+0x8e>
	...

0800729c <_printf_i>:
 800729c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80072a0:	7e0f      	ldrb	r7, [r1, #24]
 80072a2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80072a4:	2f78      	cmp	r7, #120	@ 0x78
 80072a6:	4691      	mov	r9, r2
 80072a8:	4680      	mov	r8, r0
 80072aa:	460c      	mov	r4, r1
 80072ac:	469a      	mov	sl, r3
 80072ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80072b2:	d807      	bhi.n	80072c4 <_printf_i+0x28>
 80072b4:	2f62      	cmp	r7, #98	@ 0x62
 80072b6:	d80a      	bhi.n	80072ce <_printf_i+0x32>
 80072b8:	2f00      	cmp	r7, #0
 80072ba:	f000 80d1 	beq.w	8007460 <_printf_i+0x1c4>
 80072be:	2f58      	cmp	r7, #88	@ 0x58
 80072c0:	f000 80b8 	beq.w	8007434 <_printf_i+0x198>
 80072c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80072c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80072cc:	e03a      	b.n	8007344 <_printf_i+0xa8>
 80072ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80072d2:	2b15      	cmp	r3, #21
 80072d4:	d8f6      	bhi.n	80072c4 <_printf_i+0x28>
 80072d6:	a101      	add	r1, pc, #4	@ (adr r1, 80072dc <_printf_i+0x40>)
 80072d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80072dc:	08007335 	.word	0x08007335
 80072e0:	08007349 	.word	0x08007349
 80072e4:	080072c5 	.word	0x080072c5
 80072e8:	080072c5 	.word	0x080072c5
 80072ec:	080072c5 	.word	0x080072c5
 80072f0:	080072c5 	.word	0x080072c5
 80072f4:	08007349 	.word	0x08007349
 80072f8:	080072c5 	.word	0x080072c5
 80072fc:	080072c5 	.word	0x080072c5
 8007300:	080072c5 	.word	0x080072c5
 8007304:	080072c5 	.word	0x080072c5
 8007308:	08007447 	.word	0x08007447
 800730c:	08007373 	.word	0x08007373
 8007310:	08007401 	.word	0x08007401
 8007314:	080072c5 	.word	0x080072c5
 8007318:	080072c5 	.word	0x080072c5
 800731c:	08007469 	.word	0x08007469
 8007320:	080072c5 	.word	0x080072c5
 8007324:	08007373 	.word	0x08007373
 8007328:	080072c5 	.word	0x080072c5
 800732c:	080072c5 	.word	0x080072c5
 8007330:	08007409 	.word	0x08007409
 8007334:	6833      	ldr	r3, [r6, #0]
 8007336:	1d1a      	adds	r2, r3, #4
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	6032      	str	r2, [r6, #0]
 800733c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8007340:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8007344:	2301      	movs	r3, #1
 8007346:	e09c      	b.n	8007482 <_printf_i+0x1e6>
 8007348:	6833      	ldr	r3, [r6, #0]
 800734a:	6820      	ldr	r0, [r4, #0]
 800734c:	1d19      	adds	r1, r3, #4
 800734e:	6031      	str	r1, [r6, #0]
 8007350:	0606      	lsls	r6, r0, #24
 8007352:	d501      	bpl.n	8007358 <_printf_i+0xbc>
 8007354:	681d      	ldr	r5, [r3, #0]
 8007356:	e003      	b.n	8007360 <_printf_i+0xc4>
 8007358:	0645      	lsls	r5, r0, #25
 800735a:	d5fb      	bpl.n	8007354 <_printf_i+0xb8>
 800735c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8007360:	2d00      	cmp	r5, #0
 8007362:	da03      	bge.n	800736c <_printf_i+0xd0>
 8007364:	232d      	movs	r3, #45	@ 0x2d
 8007366:	426d      	negs	r5, r5
 8007368:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800736c:	4858      	ldr	r0, [pc, #352]	@ (80074d0 <_printf_i+0x234>)
 800736e:	230a      	movs	r3, #10
 8007370:	e011      	b.n	8007396 <_printf_i+0xfa>
 8007372:	6821      	ldr	r1, [r4, #0]
 8007374:	6833      	ldr	r3, [r6, #0]
 8007376:	0608      	lsls	r0, r1, #24
 8007378:	f853 5b04 	ldr.w	r5, [r3], #4
 800737c:	d402      	bmi.n	8007384 <_printf_i+0xe8>
 800737e:	0649      	lsls	r1, r1, #25
 8007380:	bf48      	it	mi
 8007382:	b2ad      	uxthmi	r5, r5
 8007384:	2f6f      	cmp	r7, #111	@ 0x6f
 8007386:	4852      	ldr	r0, [pc, #328]	@ (80074d0 <_printf_i+0x234>)
 8007388:	6033      	str	r3, [r6, #0]
 800738a:	bf14      	ite	ne
 800738c:	230a      	movne	r3, #10
 800738e:	2308      	moveq	r3, #8
 8007390:	2100      	movs	r1, #0
 8007392:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8007396:	6866      	ldr	r6, [r4, #4]
 8007398:	60a6      	str	r6, [r4, #8]
 800739a:	2e00      	cmp	r6, #0
 800739c:	db05      	blt.n	80073aa <_printf_i+0x10e>
 800739e:	6821      	ldr	r1, [r4, #0]
 80073a0:	432e      	orrs	r6, r5
 80073a2:	f021 0104 	bic.w	r1, r1, #4
 80073a6:	6021      	str	r1, [r4, #0]
 80073a8:	d04b      	beq.n	8007442 <_printf_i+0x1a6>
 80073aa:	4616      	mov	r6, r2
 80073ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80073b0:	fb03 5711 	mls	r7, r3, r1, r5
 80073b4:	5dc7      	ldrb	r7, [r0, r7]
 80073b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80073ba:	462f      	mov	r7, r5
 80073bc:	42bb      	cmp	r3, r7
 80073be:	460d      	mov	r5, r1
 80073c0:	d9f4      	bls.n	80073ac <_printf_i+0x110>
 80073c2:	2b08      	cmp	r3, #8
 80073c4:	d10b      	bne.n	80073de <_printf_i+0x142>
 80073c6:	6823      	ldr	r3, [r4, #0]
 80073c8:	07df      	lsls	r7, r3, #31
 80073ca:	d508      	bpl.n	80073de <_printf_i+0x142>
 80073cc:	6923      	ldr	r3, [r4, #16]
 80073ce:	6861      	ldr	r1, [r4, #4]
 80073d0:	4299      	cmp	r1, r3
 80073d2:	bfde      	ittt	le
 80073d4:	2330      	movle	r3, #48	@ 0x30
 80073d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80073da:	f106 36ff 	addle.w	r6, r6, #4294967295
 80073de:	1b92      	subs	r2, r2, r6
 80073e0:	6122      	str	r2, [r4, #16]
 80073e2:	f8cd a000 	str.w	sl, [sp]
 80073e6:	464b      	mov	r3, r9
 80073e8:	aa03      	add	r2, sp, #12
 80073ea:	4621      	mov	r1, r4
 80073ec:	4640      	mov	r0, r8
 80073ee:	f7ff fee7 	bl	80071c0 <_printf_common>
 80073f2:	3001      	adds	r0, #1
 80073f4:	d14a      	bne.n	800748c <_printf_i+0x1f0>
 80073f6:	f04f 30ff 	mov.w	r0, #4294967295
 80073fa:	b004      	add	sp, #16
 80073fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007400:	6823      	ldr	r3, [r4, #0]
 8007402:	f043 0320 	orr.w	r3, r3, #32
 8007406:	6023      	str	r3, [r4, #0]
 8007408:	4832      	ldr	r0, [pc, #200]	@ (80074d4 <_printf_i+0x238>)
 800740a:	2778      	movs	r7, #120	@ 0x78
 800740c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8007410:	6823      	ldr	r3, [r4, #0]
 8007412:	6831      	ldr	r1, [r6, #0]
 8007414:	061f      	lsls	r7, r3, #24
 8007416:	f851 5b04 	ldr.w	r5, [r1], #4
 800741a:	d402      	bmi.n	8007422 <_printf_i+0x186>
 800741c:	065f      	lsls	r7, r3, #25
 800741e:	bf48      	it	mi
 8007420:	b2ad      	uxthmi	r5, r5
 8007422:	6031      	str	r1, [r6, #0]
 8007424:	07d9      	lsls	r1, r3, #31
 8007426:	bf44      	itt	mi
 8007428:	f043 0320 	orrmi.w	r3, r3, #32
 800742c:	6023      	strmi	r3, [r4, #0]
 800742e:	b11d      	cbz	r5, 8007438 <_printf_i+0x19c>
 8007430:	2310      	movs	r3, #16
 8007432:	e7ad      	b.n	8007390 <_printf_i+0xf4>
 8007434:	4826      	ldr	r0, [pc, #152]	@ (80074d0 <_printf_i+0x234>)
 8007436:	e7e9      	b.n	800740c <_printf_i+0x170>
 8007438:	6823      	ldr	r3, [r4, #0]
 800743a:	f023 0320 	bic.w	r3, r3, #32
 800743e:	6023      	str	r3, [r4, #0]
 8007440:	e7f6      	b.n	8007430 <_printf_i+0x194>
 8007442:	4616      	mov	r6, r2
 8007444:	e7bd      	b.n	80073c2 <_printf_i+0x126>
 8007446:	6833      	ldr	r3, [r6, #0]
 8007448:	6825      	ldr	r5, [r4, #0]
 800744a:	6961      	ldr	r1, [r4, #20]
 800744c:	1d18      	adds	r0, r3, #4
 800744e:	6030      	str	r0, [r6, #0]
 8007450:	062e      	lsls	r6, r5, #24
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	d501      	bpl.n	800745a <_printf_i+0x1be>
 8007456:	6019      	str	r1, [r3, #0]
 8007458:	e002      	b.n	8007460 <_printf_i+0x1c4>
 800745a:	0668      	lsls	r0, r5, #25
 800745c:	d5fb      	bpl.n	8007456 <_printf_i+0x1ba>
 800745e:	8019      	strh	r1, [r3, #0]
 8007460:	2300      	movs	r3, #0
 8007462:	6123      	str	r3, [r4, #16]
 8007464:	4616      	mov	r6, r2
 8007466:	e7bc      	b.n	80073e2 <_printf_i+0x146>
 8007468:	6833      	ldr	r3, [r6, #0]
 800746a:	1d1a      	adds	r2, r3, #4
 800746c:	6032      	str	r2, [r6, #0]
 800746e:	681e      	ldr	r6, [r3, #0]
 8007470:	6862      	ldr	r2, [r4, #4]
 8007472:	2100      	movs	r1, #0
 8007474:	4630      	mov	r0, r6
 8007476:	f7f8 feab 	bl	80001d0 <memchr>
 800747a:	b108      	cbz	r0, 8007480 <_printf_i+0x1e4>
 800747c:	1b80      	subs	r0, r0, r6
 800747e:	6060      	str	r0, [r4, #4]
 8007480:	6863      	ldr	r3, [r4, #4]
 8007482:	6123      	str	r3, [r4, #16]
 8007484:	2300      	movs	r3, #0
 8007486:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800748a:	e7aa      	b.n	80073e2 <_printf_i+0x146>
 800748c:	6923      	ldr	r3, [r4, #16]
 800748e:	4632      	mov	r2, r6
 8007490:	4649      	mov	r1, r9
 8007492:	4640      	mov	r0, r8
 8007494:	47d0      	blx	sl
 8007496:	3001      	adds	r0, #1
 8007498:	d0ad      	beq.n	80073f6 <_printf_i+0x15a>
 800749a:	6823      	ldr	r3, [r4, #0]
 800749c:	079b      	lsls	r3, r3, #30
 800749e:	d413      	bmi.n	80074c8 <_printf_i+0x22c>
 80074a0:	68e0      	ldr	r0, [r4, #12]
 80074a2:	9b03      	ldr	r3, [sp, #12]
 80074a4:	4298      	cmp	r0, r3
 80074a6:	bfb8      	it	lt
 80074a8:	4618      	movlt	r0, r3
 80074aa:	e7a6      	b.n	80073fa <_printf_i+0x15e>
 80074ac:	2301      	movs	r3, #1
 80074ae:	4632      	mov	r2, r6
 80074b0:	4649      	mov	r1, r9
 80074b2:	4640      	mov	r0, r8
 80074b4:	47d0      	blx	sl
 80074b6:	3001      	adds	r0, #1
 80074b8:	d09d      	beq.n	80073f6 <_printf_i+0x15a>
 80074ba:	3501      	adds	r5, #1
 80074bc:	68e3      	ldr	r3, [r4, #12]
 80074be:	9903      	ldr	r1, [sp, #12]
 80074c0:	1a5b      	subs	r3, r3, r1
 80074c2:	42ab      	cmp	r3, r5
 80074c4:	dcf2      	bgt.n	80074ac <_printf_i+0x210>
 80074c6:	e7eb      	b.n	80074a0 <_printf_i+0x204>
 80074c8:	2500      	movs	r5, #0
 80074ca:	f104 0619 	add.w	r6, r4, #25
 80074ce:	e7f5      	b.n	80074bc <_printf_i+0x220>
 80074d0:	080078bd 	.word	0x080078bd
 80074d4:	080078ce 	.word	0x080078ce

080074d8 <__sflush_r>:
 80074d8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80074dc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80074e0:	0716      	lsls	r6, r2, #28
 80074e2:	4605      	mov	r5, r0
 80074e4:	460c      	mov	r4, r1
 80074e6:	d454      	bmi.n	8007592 <__sflush_r+0xba>
 80074e8:	684b      	ldr	r3, [r1, #4]
 80074ea:	2b00      	cmp	r3, #0
 80074ec:	dc02      	bgt.n	80074f4 <__sflush_r+0x1c>
 80074ee:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80074f0:	2b00      	cmp	r3, #0
 80074f2:	dd48      	ble.n	8007586 <__sflush_r+0xae>
 80074f4:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80074f6:	2e00      	cmp	r6, #0
 80074f8:	d045      	beq.n	8007586 <__sflush_r+0xae>
 80074fa:	2300      	movs	r3, #0
 80074fc:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007500:	682f      	ldr	r7, [r5, #0]
 8007502:	6a21      	ldr	r1, [r4, #32]
 8007504:	602b      	str	r3, [r5, #0]
 8007506:	d030      	beq.n	800756a <__sflush_r+0x92>
 8007508:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800750a:	89a3      	ldrh	r3, [r4, #12]
 800750c:	0759      	lsls	r1, r3, #29
 800750e:	d505      	bpl.n	800751c <__sflush_r+0x44>
 8007510:	6863      	ldr	r3, [r4, #4]
 8007512:	1ad2      	subs	r2, r2, r3
 8007514:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8007516:	b10b      	cbz	r3, 800751c <__sflush_r+0x44>
 8007518:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800751a:	1ad2      	subs	r2, r2, r3
 800751c:	2300      	movs	r3, #0
 800751e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007520:	6a21      	ldr	r1, [r4, #32]
 8007522:	4628      	mov	r0, r5
 8007524:	47b0      	blx	r6
 8007526:	1c43      	adds	r3, r0, #1
 8007528:	89a3      	ldrh	r3, [r4, #12]
 800752a:	d106      	bne.n	800753a <__sflush_r+0x62>
 800752c:	6829      	ldr	r1, [r5, #0]
 800752e:	291d      	cmp	r1, #29
 8007530:	d82b      	bhi.n	800758a <__sflush_r+0xb2>
 8007532:	4a2a      	ldr	r2, [pc, #168]	@ (80075dc <__sflush_r+0x104>)
 8007534:	40ca      	lsrs	r2, r1
 8007536:	07d6      	lsls	r6, r2, #31
 8007538:	d527      	bpl.n	800758a <__sflush_r+0xb2>
 800753a:	2200      	movs	r2, #0
 800753c:	6062      	str	r2, [r4, #4]
 800753e:	04d9      	lsls	r1, r3, #19
 8007540:	6922      	ldr	r2, [r4, #16]
 8007542:	6022      	str	r2, [r4, #0]
 8007544:	d504      	bpl.n	8007550 <__sflush_r+0x78>
 8007546:	1c42      	adds	r2, r0, #1
 8007548:	d101      	bne.n	800754e <__sflush_r+0x76>
 800754a:	682b      	ldr	r3, [r5, #0]
 800754c:	b903      	cbnz	r3, 8007550 <__sflush_r+0x78>
 800754e:	6560      	str	r0, [r4, #84]	@ 0x54
 8007550:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007552:	602f      	str	r7, [r5, #0]
 8007554:	b1b9      	cbz	r1, 8007586 <__sflush_r+0xae>
 8007556:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800755a:	4299      	cmp	r1, r3
 800755c:	d002      	beq.n	8007564 <__sflush_r+0x8c>
 800755e:	4628      	mov	r0, r5
 8007560:	f7ff fbf4 	bl	8006d4c <_free_r>
 8007564:	2300      	movs	r3, #0
 8007566:	6363      	str	r3, [r4, #52]	@ 0x34
 8007568:	e00d      	b.n	8007586 <__sflush_r+0xae>
 800756a:	2301      	movs	r3, #1
 800756c:	4628      	mov	r0, r5
 800756e:	47b0      	blx	r6
 8007570:	4602      	mov	r2, r0
 8007572:	1c50      	adds	r0, r2, #1
 8007574:	d1c9      	bne.n	800750a <__sflush_r+0x32>
 8007576:	682b      	ldr	r3, [r5, #0]
 8007578:	2b00      	cmp	r3, #0
 800757a:	d0c6      	beq.n	800750a <__sflush_r+0x32>
 800757c:	2b1d      	cmp	r3, #29
 800757e:	d001      	beq.n	8007584 <__sflush_r+0xac>
 8007580:	2b16      	cmp	r3, #22
 8007582:	d11e      	bne.n	80075c2 <__sflush_r+0xea>
 8007584:	602f      	str	r7, [r5, #0]
 8007586:	2000      	movs	r0, #0
 8007588:	e022      	b.n	80075d0 <__sflush_r+0xf8>
 800758a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800758e:	b21b      	sxth	r3, r3
 8007590:	e01b      	b.n	80075ca <__sflush_r+0xf2>
 8007592:	690f      	ldr	r7, [r1, #16]
 8007594:	2f00      	cmp	r7, #0
 8007596:	d0f6      	beq.n	8007586 <__sflush_r+0xae>
 8007598:	0793      	lsls	r3, r2, #30
 800759a:	680e      	ldr	r6, [r1, #0]
 800759c:	bf08      	it	eq
 800759e:	694b      	ldreq	r3, [r1, #20]
 80075a0:	600f      	str	r7, [r1, #0]
 80075a2:	bf18      	it	ne
 80075a4:	2300      	movne	r3, #0
 80075a6:	eba6 0807 	sub.w	r8, r6, r7
 80075aa:	608b      	str	r3, [r1, #8]
 80075ac:	f1b8 0f00 	cmp.w	r8, #0
 80075b0:	dde9      	ble.n	8007586 <__sflush_r+0xae>
 80075b2:	6a21      	ldr	r1, [r4, #32]
 80075b4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80075b6:	4643      	mov	r3, r8
 80075b8:	463a      	mov	r2, r7
 80075ba:	4628      	mov	r0, r5
 80075bc:	47b0      	blx	r6
 80075be:	2800      	cmp	r0, #0
 80075c0:	dc08      	bgt.n	80075d4 <__sflush_r+0xfc>
 80075c2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80075ca:	81a3      	strh	r3, [r4, #12]
 80075cc:	f04f 30ff 	mov.w	r0, #4294967295
 80075d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80075d4:	4407      	add	r7, r0
 80075d6:	eba8 0800 	sub.w	r8, r8, r0
 80075da:	e7e7      	b.n	80075ac <__sflush_r+0xd4>
 80075dc:	20400001 	.word	0x20400001

080075e0 <_fflush_r>:
 80075e0:	b538      	push	{r3, r4, r5, lr}
 80075e2:	690b      	ldr	r3, [r1, #16]
 80075e4:	4605      	mov	r5, r0
 80075e6:	460c      	mov	r4, r1
 80075e8:	b913      	cbnz	r3, 80075f0 <_fflush_r+0x10>
 80075ea:	2500      	movs	r5, #0
 80075ec:	4628      	mov	r0, r5
 80075ee:	bd38      	pop	{r3, r4, r5, pc}
 80075f0:	b118      	cbz	r0, 80075fa <_fflush_r+0x1a>
 80075f2:	6a03      	ldr	r3, [r0, #32]
 80075f4:	b90b      	cbnz	r3, 80075fa <_fflush_r+0x1a>
 80075f6:	f7ff f943 	bl	8006880 <__sinit>
 80075fa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80075fe:	2b00      	cmp	r3, #0
 8007600:	d0f3      	beq.n	80075ea <_fflush_r+0xa>
 8007602:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007604:	07d0      	lsls	r0, r2, #31
 8007606:	d404      	bmi.n	8007612 <_fflush_r+0x32>
 8007608:	0599      	lsls	r1, r3, #22
 800760a:	d402      	bmi.n	8007612 <_fflush_r+0x32>
 800760c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800760e:	f7ff fb8c 	bl	8006d2a <__retarget_lock_acquire_recursive>
 8007612:	4628      	mov	r0, r5
 8007614:	4621      	mov	r1, r4
 8007616:	f7ff ff5f 	bl	80074d8 <__sflush_r>
 800761a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800761c:	07da      	lsls	r2, r3, #31
 800761e:	4605      	mov	r5, r0
 8007620:	d4e4      	bmi.n	80075ec <_fflush_r+0xc>
 8007622:	89a3      	ldrh	r3, [r4, #12]
 8007624:	059b      	lsls	r3, r3, #22
 8007626:	d4e1      	bmi.n	80075ec <_fflush_r+0xc>
 8007628:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800762a:	f7ff fb7f 	bl	8006d2c <__retarget_lock_release_recursive>
 800762e:	e7dd      	b.n	80075ec <_fflush_r+0xc>

08007630 <__swhatbuf_r>:
 8007630:	b570      	push	{r4, r5, r6, lr}
 8007632:	460c      	mov	r4, r1
 8007634:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007638:	2900      	cmp	r1, #0
 800763a:	b096      	sub	sp, #88	@ 0x58
 800763c:	4615      	mov	r5, r2
 800763e:	461e      	mov	r6, r3
 8007640:	da0d      	bge.n	800765e <__swhatbuf_r+0x2e>
 8007642:	89a3      	ldrh	r3, [r4, #12]
 8007644:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8007648:	f04f 0100 	mov.w	r1, #0
 800764c:	bf14      	ite	ne
 800764e:	2340      	movne	r3, #64	@ 0x40
 8007650:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8007654:	2000      	movs	r0, #0
 8007656:	6031      	str	r1, [r6, #0]
 8007658:	602b      	str	r3, [r5, #0]
 800765a:	b016      	add	sp, #88	@ 0x58
 800765c:	bd70      	pop	{r4, r5, r6, pc}
 800765e:	466a      	mov	r2, sp
 8007660:	f000 f848 	bl	80076f4 <_fstat_r>
 8007664:	2800      	cmp	r0, #0
 8007666:	dbec      	blt.n	8007642 <__swhatbuf_r+0x12>
 8007668:	9901      	ldr	r1, [sp, #4]
 800766a:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800766e:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8007672:	4259      	negs	r1, r3
 8007674:	4159      	adcs	r1, r3
 8007676:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800767a:	e7eb      	b.n	8007654 <__swhatbuf_r+0x24>

0800767c <__smakebuf_r>:
 800767c:	898b      	ldrh	r3, [r1, #12]
 800767e:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007680:	079d      	lsls	r5, r3, #30
 8007682:	4606      	mov	r6, r0
 8007684:	460c      	mov	r4, r1
 8007686:	d507      	bpl.n	8007698 <__smakebuf_r+0x1c>
 8007688:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800768c:	6023      	str	r3, [r4, #0]
 800768e:	6123      	str	r3, [r4, #16]
 8007690:	2301      	movs	r3, #1
 8007692:	6163      	str	r3, [r4, #20]
 8007694:	b003      	add	sp, #12
 8007696:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007698:	ab01      	add	r3, sp, #4
 800769a:	466a      	mov	r2, sp
 800769c:	f7ff ffc8 	bl	8007630 <__swhatbuf_r>
 80076a0:	9f00      	ldr	r7, [sp, #0]
 80076a2:	4605      	mov	r5, r0
 80076a4:	4639      	mov	r1, r7
 80076a6:	4630      	mov	r0, r6
 80076a8:	f7ff fbbc 	bl	8006e24 <_malloc_r>
 80076ac:	b948      	cbnz	r0, 80076c2 <__smakebuf_r+0x46>
 80076ae:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80076b2:	059a      	lsls	r2, r3, #22
 80076b4:	d4ee      	bmi.n	8007694 <__smakebuf_r+0x18>
 80076b6:	f023 0303 	bic.w	r3, r3, #3
 80076ba:	f043 0302 	orr.w	r3, r3, #2
 80076be:	81a3      	strh	r3, [r4, #12]
 80076c0:	e7e2      	b.n	8007688 <__smakebuf_r+0xc>
 80076c2:	89a3      	ldrh	r3, [r4, #12]
 80076c4:	6020      	str	r0, [r4, #0]
 80076c6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80076ca:	81a3      	strh	r3, [r4, #12]
 80076cc:	9b01      	ldr	r3, [sp, #4]
 80076ce:	e9c4 0704 	strd	r0, r7, [r4, #16]
 80076d2:	b15b      	cbz	r3, 80076ec <__smakebuf_r+0x70>
 80076d4:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80076d8:	4630      	mov	r0, r6
 80076da:	f000 f81d 	bl	8007718 <_isatty_r>
 80076de:	b128      	cbz	r0, 80076ec <__smakebuf_r+0x70>
 80076e0:	89a3      	ldrh	r3, [r4, #12]
 80076e2:	f023 0303 	bic.w	r3, r3, #3
 80076e6:	f043 0301 	orr.w	r3, r3, #1
 80076ea:	81a3      	strh	r3, [r4, #12]
 80076ec:	89a3      	ldrh	r3, [r4, #12]
 80076ee:	431d      	orrs	r5, r3
 80076f0:	81a5      	strh	r5, [r4, #12]
 80076f2:	e7cf      	b.n	8007694 <__smakebuf_r+0x18>

080076f4 <_fstat_r>:
 80076f4:	b538      	push	{r3, r4, r5, lr}
 80076f6:	4d07      	ldr	r5, [pc, #28]	@ (8007714 <_fstat_r+0x20>)
 80076f8:	2300      	movs	r3, #0
 80076fa:	4604      	mov	r4, r0
 80076fc:	4608      	mov	r0, r1
 80076fe:	4611      	mov	r1, r2
 8007700:	602b      	str	r3, [r5, #0]
 8007702:	f7f9 fadc 	bl	8000cbe <_fstat>
 8007706:	1c43      	adds	r3, r0, #1
 8007708:	d102      	bne.n	8007710 <_fstat_r+0x1c>
 800770a:	682b      	ldr	r3, [r5, #0]
 800770c:	b103      	cbz	r3, 8007710 <_fstat_r+0x1c>
 800770e:	6023      	str	r3, [r4, #0]
 8007710:	bd38      	pop	{r3, r4, r5, pc}
 8007712:	bf00      	nop
 8007714:	20004c6c 	.word	0x20004c6c

08007718 <_isatty_r>:
 8007718:	b538      	push	{r3, r4, r5, lr}
 800771a:	4d06      	ldr	r5, [pc, #24]	@ (8007734 <_isatty_r+0x1c>)
 800771c:	2300      	movs	r3, #0
 800771e:	4604      	mov	r4, r0
 8007720:	4608      	mov	r0, r1
 8007722:	602b      	str	r3, [r5, #0]
 8007724:	f7f9 fadb 	bl	8000cde <_isatty>
 8007728:	1c43      	adds	r3, r0, #1
 800772a:	d102      	bne.n	8007732 <_isatty_r+0x1a>
 800772c:	682b      	ldr	r3, [r5, #0]
 800772e:	b103      	cbz	r3, 8007732 <_isatty_r+0x1a>
 8007730:	6023      	str	r3, [r4, #0]
 8007732:	bd38      	pop	{r3, r4, r5, pc}
 8007734:	20004c6c 	.word	0x20004c6c

08007738 <_sbrk_r>:
 8007738:	b538      	push	{r3, r4, r5, lr}
 800773a:	4d06      	ldr	r5, [pc, #24]	@ (8007754 <_sbrk_r+0x1c>)
 800773c:	2300      	movs	r3, #0
 800773e:	4604      	mov	r4, r0
 8007740:	4608      	mov	r0, r1
 8007742:	602b      	str	r3, [r5, #0]
 8007744:	f7f9 fae4 	bl	8000d10 <_sbrk>
 8007748:	1c43      	adds	r3, r0, #1
 800774a:	d102      	bne.n	8007752 <_sbrk_r+0x1a>
 800774c:	682b      	ldr	r3, [r5, #0]
 800774e:	b103      	cbz	r3, 8007752 <_sbrk_r+0x1a>
 8007750:	6023      	str	r3, [r4, #0]
 8007752:	bd38      	pop	{r3, r4, r5, pc}
 8007754:	20004c6c 	.word	0x20004c6c

08007758 <_init>:
 8007758:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800775a:	bf00      	nop
 800775c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800775e:	bc08      	pop	{r3}
 8007760:	469e      	mov	lr, r3
 8007762:	4770      	bx	lr

08007764 <_fini>:
 8007764:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007766:	bf00      	nop
 8007768:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800776a:	bc08      	pop	{r3}
 800776c:	469e      	mov	lr, r3
 800776e:	4770      	bx	lr
