

================================================================
== Vitis HLS Report for 'compute_R_and_t_Pipeline_6'
================================================================
* Date:           Tue Apr  4 19:45:55 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.095 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       11|       11|  0.660 us|  0.660 us|   11|   11|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |        9|        9|         1|          1|          1|     9|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      21|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      27|    -|
|Register             |        -|     -|        6|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        6|      48|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |empty_438_fu_171_p2      |         +|   0|  0|  12|           4|           1|
    |exitcond15512_fu_165_p2  |      icmp|   0|  0|   9|           4|           4|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  21|           8|           5|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_sig_allocacmp_p_load  |   9|          2|    4|          8|
    |empty_fu_54              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  27|          6|    9|         18|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------+---+----+-----+-----------+
    |     Name    | FF| LUT| Bits| Const Bits|
    +-------------+---+----+-----+-----------+
    |ap_CS_fsm    |  1|   0|    1|          0|
    |ap_done_reg  |  1|   0|    1|          0|
    |empty_fu_54  |  4|   0|    4|          0|
    +-------------+---+----+-----+-----------+
    |Total        |  6|   0|    6|          0|
    +-------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+----------------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_6|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_6|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_6|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_6|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_6|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  compute_R_and_t_Pipeline_6|  return value|
|ABt_8_out         |  out|   32|      ap_vld|                   ABt_8_out|       pointer|
|ABt_8_out_ap_vld  |  out|    1|      ap_vld|                   ABt_8_out|       pointer|
|ABt_7_out         |  out|   32|      ap_vld|                   ABt_7_out|       pointer|
|ABt_7_out_ap_vld  |  out|    1|      ap_vld|                   ABt_7_out|       pointer|
|ABt_6_out         |  out|   32|      ap_vld|                   ABt_6_out|       pointer|
|ABt_6_out_ap_vld  |  out|    1|      ap_vld|                   ABt_6_out|       pointer|
|ABt_5_out         |  out|   32|      ap_vld|                   ABt_5_out|       pointer|
|ABt_5_out_ap_vld  |  out|    1|      ap_vld|                   ABt_5_out|       pointer|
|ABt_4_out         |  out|   32|      ap_vld|                   ABt_4_out|       pointer|
|ABt_4_out_ap_vld  |  out|    1|      ap_vld|                   ABt_4_out|       pointer|
|ABt_3_out         |  out|   32|      ap_vld|                   ABt_3_out|       pointer|
|ABt_3_out_ap_vld  |  out|    1|      ap_vld|                   ABt_3_out|       pointer|
|ABt_2_out         |  out|   32|      ap_vld|                   ABt_2_out|       pointer|
|ABt_2_out_ap_vld  |  out|    1|      ap_vld|                   ABt_2_out|       pointer|
|ABt_1_out         |  out|   32|      ap_vld|                   ABt_1_out|       pointer|
|ABt_1_out_ap_vld  |  out|    1|      ap_vld|                   ABt_1_out|       pointer|
|ABt_out           |  out|   32|      ap_vld|                     ABt_out|       pointer|
|ABt_out_ap_vld    |  out|    1|      ap_vld|                     ABt_out|       pointer|
+------------------+-----+-----+------------+----------------------------+--------------+

