{
 "Device" : "GW5A-25A",
 "Files" : [
  {
   "Path" : "C:/Users/JackC/Desktop/works2024/playground/LicheeTang25k_VexRV_micro/gw_vex/src/LAKKA_new.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/JackC/Desktop/works2024/playground/LicheeTang25k_VexRV_micro/gw_vex/src/LAKKA_pack.sv",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/JackC/Desktop/works2024/playground/LicheeTang25k_VexRV_micro/gw_vex/src/gw_packer.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/JackC/Desktop/works2024/playground/LicheeTang25k_VexRV_micro/gw_vex/src/ram_module.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/JackC/Desktop/works2024/playground/LicheeTang25k_VexRV_micro/gw_vex/src/timer_simp_bus.v",
   "Type" : "verilog"
  },
  {
   "Path" : "C:/Users/JackC/Desktop/works2024/playground/LicheeTang25k_VexRV_micro/gw_vex/src/uart_tx_simp_bus.v",
   "Type" : "verilog"
  }
 ],
 "IncludePath" : [

 ],
 "LoopLimit" : 2000,
 "ResultFile" : "C:/Users/JackC/Desktop/works2024/playground/LicheeTang25k_VexRV_micro/gw_vex/impl/temp/rtl_parser.result",
 "Top" : "gw_packer",
 "VerilogStd" : "verilog_2001",
 "VhdlStd" : "vhdl_93"
}