`timescale 1ns / 100ps module reg_tb;
	logic clk, rst, reset ,en , ck;
	logic [31:0] a, y, y_esperado;
	logic [66:0] entrace [0:127];
	logic [0:31] counter,erros;
const int MEMSIZE = 128;
		register DUV(
		.ck(ck),
		.rst(reset),
		.en(en),
		.a(a),
		.y(y)
		);
	always begin
		clk = 1;
		#5;
		clk = 0;
		#5;
	end
	initial
	  begin
	  counter = 0;
	  erros=0;  
		$display("starting Test_bench");
		$readmemb("reg.tv",entrace);
		$display("%b",entrace[counter]);
		rst = 1;
		#7;
		rst = 0;
		end
		
	always @(posedge clk)
	if (~rst)
    begin // skip during reset
			a[31:0]= entrace[counter][66:35];
			reset = entrace[counter][34];
			en = entrace[counter][33];
			ck = entrace[counter][32];
			y_esperado[31:0] = entrace[counter][31:0];
		end
	always @(negedge clk)
	if (~rst)
	begin // skip during reset
			//assert (y === entrace[counter][0]) else $error("y");
			for(int k = 0; k < 32; k++)
			begin
      assert (y[k]=== y_esperado[k]) else
        begin //erros=erros+1;
              $error("counter=%d",counter,"  y%d",k,"=%b",y[k],"  y_esperado%d",k,"  =%b",y_esperado[k]);
              erros++;
        end;
      end    
		counter = counter + 1;	
		if (counter == (MEMSIZE) )
		    begin
				            $display("número de testes efetuados=%d",counter);
				            $display("número de erros encontrados=%d",erros);
				            $display("teste encerrado com testvector=%b",entrace[counter-1]);
				$stop;
		    end
			
		end
		

endmodule