######################################################################
#
# EE-577b 2020 FALL
# : DesignCompiler synthesis script
#   modified by Linyi Hong
#
# use this script as a template for synthesizing combinational logic
#
######################################################################
# Setting variable for design_name. (top module name)
set design_name $env(DESIGN_NAME);
cardinal_processor
## For NCSUFreePDK45nm library
set search_path [ list .                   /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files ]
. /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files
set target_library { gscl45nm.db }
 gscl45nm.db 
set synthetic_library [list dw_foundation.sldb standard.sldb ]
dw_foundation.sldb standard.sldb
set link_library [list * gscl45nm.db dw_foundation.sldb standard.sldb]
* gscl45nm.db dw_foundation.sldb standard.sldb
# Reading source verilog file.
# copy your verilog file into ./src/ before synthesis.
read_verilog ./src/${design_name}.v ;
Loading db file '/home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/standard.sldb'
Loading db file '/usr/local/synopsys/Design_Compiler/default/libraries/syn/gtech.db'
  Loading link library 'gscl45nm'
  Loading link library 'gtech'
Loading verilog file '/home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/src/cardinal_processor.v'
Detecting input file type automatically (-rtl or -netlist).
Opening include file ./include/reg_file.v
Opening include file ./include/ALU.v
Opening include file ./include/sim_ver/DW02_mult.v
Opening include file ./include/sim_ver/DW01_addsub.v
Opening include file ./include/sim_ver/DW_div_pipe.v
Opening include file ./include/sim_ver/DW_sqrt_pipe.v
Opening include file ./include/branch_pred.v
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/src/cardinal_processor.v
Opening include file ./include/reg_file.v
Opening include file ./include/ALU.v
Opening include file ./include/sim_ver/DW02_mult.v
Opening include file ./include/sim_ver/DW01_addsub.v
Opening include file ./include/sim_ver/DW_div_pipe.v
Opening include file ./include/sim_ver/DW_sqrt_pipe.v
Opening include file ./include/branch_pred.v

Statistics for case statements in always block at line 21 in file
        './include/reg_file.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            30            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 52 in file
        './include/reg_file.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            59            |    auto/auto     |
|            96            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine reg_file line 21 in file
                './include/reg_file.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    data_arr_reg     | Flip-flop | 2048  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|   reg_file/63    |   32   |   64    |      5       |
|   reg_file/93    |   32   |   64    |      5       |
|   reg_file/130   |   32   |   64    |      5       |
======================================================
Warning:  ./include/ALU.v:710: signed to unsigned part selection occurs. (VER-318)
Warning:  ./include/ALU.v:711: signed to unsigned part selection occurs. (VER-318)
Warning:  ./include/ALU.v:712: signed to unsigned part selection occurs. (VER-318)
Warning:  ./include/ALU.v:713: signed to unsigned part selection occurs. (VER-318)
Warning:  ./include/ALU.v:714: signed to unsigned part selection occurs. (VER-318)
Warning:  ./include/ALU.v:715: signed to unsigned part selection occurs. (VER-318)
Warning:  ./include/ALU.v:716: signed to unsigned part selection occurs. (VER-318)
Warning:  ./include/ALU.v:717: signed to unsigned part selection occurs. (VER-318)
Warning:  ./include/ALU.v:718: signed to unsigned assignment occurs. (VER-318)
Warning:  ./include/ALU.v:722: signed to unsigned part selection occurs. (VER-318)
Warning:  ./include/ALU.v:723: signed to unsigned part selection occurs. (VER-318)
Warning:  ./include/ALU.v:724: signed to unsigned part selection occurs. (VER-318)
Warning:  ./include/ALU.v:725: signed to unsigned part selection occurs. (VER-318)
Warning:  ./include/ALU.v:726: signed to unsigned assignment occurs. (VER-318)
Warning:  ./include/ALU.v:730: signed to unsigned part selection occurs. (VER-318)
Warning:  ./include/ALU.v:731: signed to unsigned part selection occurs. (VER-318)
Warning:  ./include/ALU.v:732: signed to unsigned assignment occurs. (VER-318)
Warning:  ./include/ALU.v:736: signed to unsigned part selection occurs. (VER-318)
Warning:  ./include/ALU.v:737: signed to unsigned assignment occurs. (VER-318)
Warning:  ./include/ALU.v:355: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./include/ALU.v:400: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./include/ALU.v:630: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./include/ALU.v:669: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./include/ALU.v:707: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./include/ALU.v:752: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./include/ALU.v:797: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./include/ALU.v:928: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)
Warning:  ./include/ALU.v:1269: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 253 in file
        './include/ALU.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           330            |    auto/auto     |
|           332            |     no/auto      |
|           355            |    auto/auto     |
|           400            |    auto/auto     |
|           444            |    auto/auto     |
|           535            |    auto/auto     |
|           630            |    auto/auto     |
|           669            |    auto/auto     |
|           707            |    auto/auto     |
|           752            |    auto/auto     |
|           797            |    auto/auto     |
|           928            |    auto/auto     |
|           1066           |    auto/auto     |
|           1170           |    auto/auto     |
|           1269           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 20 in file
        './include/branch_pred.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|            28            |     no/auto      |
===============================================

Inferred memory devices in process
        in routine Branch_Predictor line 20 in file
                './include/branch_pred.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
| Branch_Pred_buffer_reg | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
==================================================================================
Statistics for MUX_OPs
=========================================================
|  block name/line    | Inputs | Outputs | # sel inputs |
=========================================================
| Branch_Predictor/18 |   16   |    1    |      4       |
=========================================================
Warning:  /home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/src/cardinal_processor.v:148: DEFAULT branch of CASE statement cannot be reached. (ELAB-311)

Statistics for case statements in always block at line 135 in file
        '/home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/src/cardinal_processor.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           137            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 146 in file
        '/home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/src/cardinal_processor.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           148            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 166 in file
        '/home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/src/cardinal_processor.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           169            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 248 in file
        '/home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/src/cardinal_processor.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           249            |    auto/auto     |
===============================================

Inferred memory devices in process
        in routine cardinal_processor line 90 in file
                '/home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/src/cardinal_processor.v'.
===========================================================================
|    Register Name    | Type  | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================
|     en_out_reg      | Latch |   1   |  N  | N  | N  | N  | -  | -  | -  |
===========================================================================

Inferred memory devices in process
        in routine cardinal_processor line 109 in file
                '/home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/src/cardinal_processor.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      IF_ID_reg      | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   IF_ID_pred_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      WBFF_reg       | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       PC_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cardinal_processor line 130 in file
                '/home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/src/cardinal_processor.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  PC_checkpoint_reg  | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cardinal_processor line 203 in file
                '/home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/src/cardinal_processor.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   stall_count_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      stall_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cardinal_processor line 226 in file
                '/home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/src/cardinal_processor.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     fwd_rA_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     fwd_rB_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
        in routine cardinal_processor line 319 in file
                '/home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/src/cardinal_processor.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|      EX_WB_reg       | Flip-flop |  10   |  Y  | N  | N  | N  | N  | N  | N  |
|  ID_EX_rB_data_reg   | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
| ID_EX_rA_rD_data_reg | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|  EX_WB_mem_data_reg  | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
|      ID_EX_reg       | Flip-flop |  19   |  Y  | N  | N  | N  | N  | N  | N  |
|  EX_WB_reg_data_reg  | Flip-flop |  64   |  Y  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully.
Current design is now '/home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/src/reg_file.db:reg_file'
Warning:  File /home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/DW01_addsub-verilog.pvl not found, or does not contain a usable description of DW01_addsub. (ELAB-320)
Warning:  File /home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/DW02_mult-verilog.pvl not found, or does not contain a usable description of DW02_mult. (ELAB-320)
Warning:  File /home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/DW02_mult-verilog.pvl not found, or does not contain a usable description of DW02_mult. (ELAB-320)
Warning:  File /home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/DW02_mult-verilog.pvl not found, or does not contain a usable description of DW02_mult. (ELAB-320)
Warning:  File /home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/DW_div_pipe-verilog.pvl not found, or does not contain a usable description of DW_div_pipe. (ELAB-320)
Warning:  File /home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/DW_div_pipe-verilog.pvl not found, or does not contain a usable description of DW_div_pipe. (ELAB-320)
Warning:  File /home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/DW_div_pipe-verilog.pvl not found, or does not contain a usable description of DW_div_pipe. (ELAB-320)
Warning:  File /home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/DW_div_pipe-verilog.pvl not found, or does not contain a usable description of DW_div_pipe. (ELAB-320)
Warning:  File /home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/DW_sqrt_pipe-verilog.pvl not found, or does not contain a usable description of DW_sqrt_pipe. (ELAB-320)
Warning:  File /home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/DW_sqrt_pipe-verilog.pvl not found, or does not contain a usable description of DW_sqrt_pipe. (ELAB-320)
Warning:  File /home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/DW_sqrt_pipe-verilog.pvl not found, or does not contain a usable description of DW_sqrt_pipe. (ELAB-320)
Warning:  File /home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/DW_sqrt_pipe-verilog.pvl not found, or does not contain a usable description of DW_sqrt_pipe. (ELAB-320)
Loaded 8 designs.
Current design is 'reg_file'.
reg_file DW02_mult DW01_addsub DW_div_pipe DW_sqrt_pipe ALU Branch_Predictor cardinal_processor
analyze -format verilog /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt_pipe.v
Running PRESTO HDLC
Compiling source file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_sqrt_pipe.v
Presto compilation completed successfully.
1
elaborate DW_sqrt_pipe
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'DW_sqrt_pipe'.
1
analyze -format verilog /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW02_mult.v
Running PRESTO HDLC
Compiling source file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW02_mult.v
Presto compilation completed successfully.
1
elaborate DW02_mult
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'DW02_mult'.
1
analyze -format verilog /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_pipe.v
Running PRESTO HDLC
Compiling source file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW_div_pipe.v
Presto compilation completed successfully.
1
elaborate DW_div_pipe
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'DW_div_pipe'.
1
analyze -format verilog /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW01_addsub.v
Running PRESTO HDLC
Compiling source file /usr/local/synopsys/Design_Compiler/K-2015.06-SP5-5/dw/sim_ver/DW01_addsub.v
Presto compilation completed successfully.
1
elaborate DW01_addsub
Running PRESTO HDLC
Presto compilation completed successfully.
Elaborated 1 design.
Current design is now 'DW01_addsub'.
1
# Setting $design_name as current working design.
# Use this command before setting any constraints.
current_design $design_name ;
Current design is 'cardinal_processor'.
{cardinal_processor}
# If you have multiple instances of the same module,
# use this so that DesignCompiler optimizes each instance separately.
uniquify ;
1
# Linking your design into the cells in standard cell libraries.
# This command checks whether your design can be compiled
link ;

  Linking design 'cardinal_processor'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (12 designs)              /home/viterbi/08/rushikes/ee577b/project/proj-phase2/Processor/src/cardinal_processor.db, etc
  gscl45nm (library)          /home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db
  dw_foundation.sldb (library) /usr/local/synopsys/Design_Compiler/default/libraries/syn/dw_foundation.sldb

1
# Create a clock with period of 5.
create_clock -name clk -period 5.0 -waveform [list 0 2.5] [get_ports Clock]
1
# Setting timing constraints for combinational logic.
# Specifying maximum delay from inputs to outputs
#set_max_delay 5.0 -to [all_outputs];
#set_max_delay 5.0 -from [all_inputs];
# "check_design" checks the internal representation of the
# current design for consistency and issues error and
# warning messages as appropriate.
check_design > report/$design_name.check_design ;
# Perforing synthesis and optimization on the current_design.
#set compile_ultra_ungroup_small_heirarchies_false ;
compile_ultra -gate_clock -retime;
Information: Performing power optimization. (PWR-850)
Analyzing: "/home/scf-22/ee577/NCSU45PDK/FreePDK45/osu_soc/lib/files/gscl45nm.db"
Library analysis succeeded.
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | K-2015.06-DWBB_201506.5.2
                                                               |     *     |
| Licensed DW Building Blocks        | K-2015.06-DWBB_201506.5.2
                                                               |     *     |
============================================================================

Information: Sequential output inversion is enabled.  SVF file must be used for formal verification. (OPT-1208)
Information: Retiming is enabled. SVF file must be used for formal verification. (OPT-1210)

Information: There are 35 potential problems in your design. Please run 'check_design' for more information. (LINT-99)

  Simplifying Design 'cardinal_processor'

Loaded alib file './alib-52/gscl45nm.db.alib'
  Building model 'DW01_NAND2'
Information: Ungrouping hierarchy bp before Pass 1 (OPT-776)
Information: Ungrouping 1 of 132 hierarchies before Pass 1 (OPT-775)
Information: State dependent leakage is now switched from on to off.

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'ALU'
 Implement Synthetic for 'ALU'.
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_0. (PWR-730)
  Processing 'ALU_DW_sqrt_pipe_J1_0'
  Processing 'ALU_DW_sqrt_J1_0'
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_1. (PWR-730)
  Processing 'ALU_DW_sqrt_pipe_J1_1'
  Processing 'ALU_DW_sqrt_J1_1'
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_2. (PWR-730)
  Processing 'ALU_DW_sqrt_pipe_J1_2'
  Processing 'ALU_DW_sqrt_J1_2'
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_3. (PWR-730)
  Processing 'ALU_DW_sqrt_pipe_J1_3'
  Processing 'ALU_DW_sqrt_J1_3'
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_4. (PWR-730)
  Processing 'ALU_DW_sqrt_pipe_J1_4'
  Processing 'ALU_DW_sqrt_J1_4'
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_5. (PWR-730)
  Processing 'ALU_DW_sqrt_pipe_J1_5'
  Processing 'ALU_DW_sqrt_J1_5'
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_6. (PWR-730)
  Processing 'ALU_DW_sqrt_pipe_J1_6'
  Processing 'ALU_DW_sqrt_J1_6'
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_7. (PWR-730)
  Processing 'ALU_DW_sqrt_pipe_J1_7'
  Processing 'ALU_DW_sqrt_J1_7'
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_8. (PWR-730)
  Processing 'ALU_DW_sqrt_pipe_J1_8'
  Processing 'ALU_DW_sqrt_J1_8'
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_9. (PWR-730)
  Processing 'ALU_DW_sqrt_pipe_J1_9'
  Processing 'ALU_DW_sqrt_J1_9'
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_10. (PWR-730)
  Processing 'ALU_DW_sqrt_pipe_J1_10'
  Processing 'ALU_DW_sqrt_J1_10'
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_11. (PWR-730)
  Processing 'ALU_DW_sqrt_pipe_J1_11'
  Processing 'ALU_DW_sqrt_J1_11'
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_12. (PWR-730)
  Processing 'ALU_DW_sqrt_pipe_J1_12'
  Processing 'ALU_DW_sqrt_J1_12'
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_13. (PWR-730)
  Processing 'ALU_DW_sqrt_pipe_J1_13'
  Processing 'ALU_DW_sqrt_J1_13'
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_14. (PWR-730)
  Processing 'ALU_DW_sqrt_pipe_J1_14'
  Processing 'ALU_DW_sqrt_J1_14'
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_0. (PWR-730)
  Processing 'SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_0_0'
  Processing 'ALU_DW_div_pipe_J1_0'
  Processing 'ALU_DW_div_J1_0'
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_1. (PWR-730)
  Processing 'SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_1_0'
  Processing 'ALU_DW_div_pipe_J1_1'
  Processing 'ALU_DW_div_J1_1'
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_2. (PWR-730)
  Processing 'SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_2_0'
  Processing 'ALU_DW_div_pipe_J1_2'
  Processing 'ALU_DW_div_J1_2'
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_3. (PWR-730)
  Processing 'SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_3_0'
  Processing 'ALU_DW_div_pipe_J1_3'
  Processing 'ALU_DW_div_J1_3'
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_4. (PWR-730)
  Processing 'SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_4_0'
  Processing 'ALU_DW_div_pipe_J1_4'
  Processing 'ALU_DW_div_J1_4'
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_5. (PWR-730)
  Processing 'SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_5_0'
  Processing 'ALU_DW_div_pipe_J1_5'
  Processing 'ALU_DW_div_J1_5'
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_6. (PWR-730)
  Processing 'SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_6_0'
  Processing 'ALU_DW_div_pipe_J1_6'
  Processing 'ALU_DW_div_J1_6'
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_7. (PWR-730)
  Processing 'SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_7_0'
  Processing 'ALU_DW_div_pipe_J1_7'
  Processing 'ALU_DW_div_J1_7'
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_8. (PWR-730)
  Processing 'SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_8_0'
  Processing 'ALU_DW_div_pipe_J1_8'
  Processing 'ALU_DW_div_J1_8'
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_9. (PWR-730)
  Processing 'SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_9_0'
  Processing 'ALU_DW_div_pipe_J1_9'
  Processing 'ALU_DW_div_J1_9'
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_10. (PWR-730)
  Processing 'SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_10_0'
  Processing 'ALU_DW_div_pipe_J1_10'
  Processing 'ALU_DW_div_J1_10'
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_11. (PWR-730)
  Processing 'SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_11_0'
  Processing 'ALU_DW_div_pipe_J1_11'
  Processing 'ALU_DW_div_J1_11'
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_12. (PWR-730)
  Processing 'SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_12_0'
  Processing 'ALU_DW_div_pipe_J1_12'
  Processing 'ALU_DW_div_J1_12'
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_13. (PWR-730)
  Processing 'SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_13_0'
  Processing 'ALU_DW_div_pipe_J1_13'
  Processing 'ALU_DW_div_J1_13'
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_14. (PWR-730)
  Processing 'SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_14_0'
  Processing 'ALU_DW_div_pipe_J1_14'
  Processing 'ALU_DW_div_J1_14'
Information: Added key list 'DesignWare' to design 'ALU'. (DDB-72)
  Processing 'reg_file'
Information: Added key list 'DesignWare' to design 'reg_file'. (DDB-72)
Information: The register 'data_arr_reg[0][63]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][62]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][61]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][60]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][59]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][58]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][57]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][56]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][55]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][54]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][53]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][52]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][51]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][50]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][49]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][48]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][47]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][46]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][45]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][44]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][43]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][42]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][41]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][40]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][39]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][38]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][37]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][36]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][35]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][34]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][33]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][32]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][31]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][30]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][29]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][28]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][27]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][26]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][25]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][24]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][23]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][22]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][21]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][20]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][19]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][18]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][17]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][16]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][15]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][14]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][13]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][12]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][11]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][10]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][9]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][8]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][7]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][6]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][5]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][4]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][3]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][2]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][1]' is a constant and will be removed. (OPT-1206)
Information: The register 'data_arr_reg[0][0]' is a constant and will be removed. (OPT-1206)
  Processing 'cardinal_processor'
Information: Added key list 'DesignWare' to design 'cardinal_processor'. (DDB-72)
 Implement Synthetic for 'cardinal_processor'.
  Processing 'SNPS_CLOCK_GATE_HIGH_Branch_Predictor'
  Processing 'SNPS_CLOCK_GATE_HIGH_cardinal_processor_0'
  Processing 'SNPS_CLOCK_GATE_HIGH_reg_file_0'

  Updating timing information
Information: Updating design information... (UID-85)
Information: Skipping clock gating on design ALU, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cardinal_processor_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_Branch_Predictor, since there are no registers. (PWR-806)
Information: Skipping clock gating on design cardinal_processor_DW01_inc_J3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW02_mult_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW02_mult_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW02_mult_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW02_mult_J1_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW02_mult_J1_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW02_mult_J1_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW02_mult_J1_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_addsub_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_addsub_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_addsub_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_addsub_J1_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_addsub_J1_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_addsub_J1_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_addsub_J1_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_addsub_J1_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_sqrt_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_sqrt_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_sqrt_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_sqrt_J1_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_sqrt_J1_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_sqrt_J1_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_sqrt_J1_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_sqrt_J1_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_sqrt_J1_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_sqrt_J1_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_sqrt_J1_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_sqrt_J1_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_sqrt_J1_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_sqrt_J1_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_sqrt_J1_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_0_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_div_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_div_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_2_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_div_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_3_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_div_J1_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_4_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_div_J1_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_5_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_div_J1_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_6_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_div_J1_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_7_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_div_J1_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_8_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_div_J1_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_9_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_div_J1_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_10_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_div_J1_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_11_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_div_J1_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_12_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_div_J1_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_13_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_div_J1_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_ALU_DW_div_pipe_J1_14_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW_div_J1_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_0, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_123, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_124, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_125, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_126, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_127, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_128, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_129, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_130, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_131, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_132, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_133, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_134, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_135, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_136, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_137, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_138, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_139, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_140, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_141, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_142, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_143, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_144, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_145, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_146, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_147, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_148, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_149, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_150, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_151, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_152, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_153, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_154, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_155, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_156, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_157, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_158, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_159, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_160, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_161, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_162, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_163, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_164, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_165, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_166, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_167, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_168, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_169, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_170, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_171, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_172, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_173, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_174, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_175, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_176, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_177, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_178, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_179, since there are no registers. (PWR-806)
Information: Skipping clock gating on design ALU_DW01_add_J1_180, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cardinal_processor_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_cardinal_processor_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_1, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_2, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_3, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_4, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_5, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_6, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_7, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_8, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_9, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_10, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_11, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_12, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_13, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_14, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_15, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_16, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_17, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_18, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_19, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_20, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_21, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_22, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_23, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_24, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_25, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_26, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_27, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_28, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_29, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_30, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_31, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_32, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_33, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_34, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_35, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_36, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_37, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_38, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_39, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_40, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_41, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_42, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_43, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_44, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_45, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_46, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_47, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_48, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_49, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_50, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_51, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_52, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_53, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_54, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_55, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_56, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_57, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_58, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_59, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_60, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_61, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_62, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_63, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_64, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_65, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_66, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_67, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_68, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_69, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_70, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_71, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_72, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_73, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_74, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_75, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_76, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_77, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_78, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_79, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_80, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_81, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_82, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_83, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_84, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_85, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_86, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_87, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_88, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_89, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_90, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_91, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_92, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_93, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_94, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_95, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_96, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_97, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_98, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_99, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_100, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_101, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_102, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_103, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_104, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_105, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_106, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_107, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_108, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_109, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_110, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_111, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_112, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_113, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_114, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_115, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_116, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_117, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_118, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_119, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_120, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_121, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_122, since there are no registers. (PWR-806)
Information: Skipping clock gating on design SNPS_CLOCK_GATE_HIGH_reg_file_123, since there are no registers. (PWR-806)
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_0. (PWR-730)
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_1. (PWR-730)
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_2. (PWR-730)
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_3. (PWR-730)
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_9. (PWR-730)
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_14. (PWR-730)
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_4. (PWR-730)
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_10. (PWR-730)
Information: Performing clock-gating on design cardinal_processor. (PWR-730)
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_5. (PWR-730)
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_11. (PWR-730)
Information: Performing clock-gating on design reg_file. (PWR-730)
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_0. (PWR-730)
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_1. (PWR-730)
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_2. (PWR-730)
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_3. (PWR-730)
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_4. (PWR-730)
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_5. (PWR-730)
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_6. (PWR-730)
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_7. (PWR-730)
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_8. (PWR-730)
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_9. (PWR-730)
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_10. (PWR-730)
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_11. (PWR-730)
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_12. (PWR-730)
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_13. (PWR-730)
Information: Performing clock-gating on design ALU_DW_div_pipe_J1_14. (PWR-730)
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_6. (PWR-730)
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_12. (PWR-730)
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_7. (PWR-730)
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_8. (PWR-730)
Information: Performing clock-gating on design ALU_DW_sqrt_pipe_J1_13. (PWR-730)

  Beginning Mapping Optimizations  (Ultra High effort)
  -------------------------------
  Structuring 'ALU_DW_div_0'
  Mapping 'ALU_DW_div_0'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_27'
  Mapping 'ALU_DW01_add_28'
  Mapping 'ALU_DW01_add_29'
  Mapping 'ALU_DW01_add_30'
  Mapping 'ALU_DW01_add_31'
  Mapping 'ALU_DW01_add_32'
  Mapping 'ALU_DW01_add_33'
  Mapping 'ALU_DW01_add_34'
  Mapping 'ALU_DW01_add_35'
  Mapping 'ALU_DW01_add_36'
  Mapping 'ALU_DW01_add_37'
  Mapping 'ALU_DW01_add_38'
  Mapping 'ALU_DW01_add_39'
  Mapping 'ALU_DW01_add_40'
  Mapping 'ALU_DW01_add_41'
  Mapping 'ALU_DW01_add_42'
  Mapping 'ALU_DW01_add_43'
  Mapping 'ALU_DW01_add_44'
  Mapping 'ALU_DW01_add_45'
  Mapping 'ALU_DW01_add_46'
  Mapping 'ALU_DW01_add_47'
  Mapping 'ALU_DW01_add_48'
  Mapping 'ALU_DW01_add_49'
  Mapping 'ALU_DW01_add_50'
  Mapping 'ALU_DW01_add_51'
  Mapping 'ALU_DW01_add_52'
  Mapping 'ALU_DW01_add_53'
  Mapping 'ALU_DW01_add_54'
  Mapping 'ALU_DW01_add_55'
  Mapping 'ALU_DW01_add_56'
  Mapping 'ALU_DW01_add_57'
  Mapping 'ALU_DW01_add_58'
  Mapping 'ALU_DW01_add_59'
  Mapping 'ALU_DW01_add_60'
  Mapping 'ALU_DW01_add_61'
  Mapping 'ALU_DW01_add_62'
  Mapping 'ALU_DW01_add_63'
  Mapping 'ALU_DW01_add_64'
  Mapping 'ALU_DW01_add_65'
  Mapping 'ALU_DW01_add_66'
  Mapping 'ALU_DW01_add_67'
  Mapping 'ALU_DW01_add_68'
  Mapping 'ALU_DW01_add_69'
  Mapping 'ALU_DW01_add_70'
  Mapping 'ALU_DW01_add_71'
  Mapping 'ALU_DW01_add_72'
  Mapping 'ALU_DW01_add_73'
  Mapping 'ALU_DW01_add_74'
  Mapping 'ALU_DW01_add_75'
  Mapping 'ALU_DW01_add_76'
  Mapping 'ALU_DW01_add_77'
  Mapping 'ALU_DW01_add_78'
  Mapping 'ALU_DW01_add_79'
  Mapping 'ALU_DW01_add_80'
  Mapping 'ALU_DW01_add_81'
  Mapping 'ALU_DW01_add_82'
  Mapping 'ALU_DW01_add_83'
  Mapping 'ALU_DW01_add_84'
  Mapping 'ALU_DW01_add_85'
  Structuring 'ALU_DW_div_1'
  Mapping 'ALU_DW_div_1'
  Mapping 'ALU_DW01_add_86'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_87'
  Mapping 'ALU_DW01_add_88'
  Mapping 'ALU_DW01_add_89'
  Mapping 'ALU_DW01_add_90'
  Mapping 'ALU_DW01_add_91'
  Mapping 'ALU_DW01_add_92'
  Mapping 'ALU_DW01_add_93'
  Mapping 'ALU_DW01_add_94'
  Mapping 'ALU_DW01_add_95'
  Mapping 'ALU_DW01_add_96'
  Mapping 'ALU_DW01_add_97'
  Mapping 'ALU_DW01_add_98'
  Mapping 'ALU_DW01_add_99'
  Mapping 'ALU_DW01_add_100'
  Mapping 'ALU_DW01_add_101'
  Mapping 'ALU_DW01_add_102'
  Mapping 'ALU_DW01_add_103'
  Mapping 'ALU_DW01_add_104'
  Mapping 'ALU_DW01_add_105'
  Mapping 'ALU_DW01_add_106'
  Mapping 'ALU_DW01_add_107'
  Mapping 'ALU_DW01_add_108'
  Mapping 'ALU_DW01_add_109'
  Mapping 'ALU_DW01_add_110'
  Mapping 'ALU_DW01_add_111'
  Mapping 'ALU_DW01_add_112'
  Mapping 'ALU_DW01_add_113'
  Mapping 'ALU_DW01_add_114'
  Mapping 'ALU_DW01_add_115'
  Mapping 'ALU_DW01_add_116'
  Mapping 'ALU_DW01_add_117'
  Mapping 'ALU_DW01_add_118'
  Mapping 'ALU_DW01_add_119'
  Mapping 'ALU_DW01_add_120'
  Mapping 'ALU_DW01_add_121'
  Mapping 'ALU_DW01_add_122'
  Mapping 'ALU_DW01_add_123'
  Mapping 'ALU_DW01_add_124'
  Mapping 'ALU_DW01_add_125'
  Mapping 'ALU_DW01_add_126'
  Mapping 'ALU_DW01_add_127'
  Mapping 'ALU_DW01_add_128'
  Mapping 'ALU_DW01_add_129'
  Mapping 'ALU_DW01_add_130'
  Mapping 'ALU_DW01_add_131'
  Mapping 'ALU_DW01_add_132'
  Mapping 'ALU_DW01_add_133'
  Mapping 'ALU_DW01_add_134'
  Mapping 'ALU_DW01_add_135'
  Mapping 'ALU_DW01_add_136'
  Mapping 'ALU_DW01_add_137'
  Mapping 'ALU_DW01_add_138'
  Mapping 'ALU_DW01_add_139'
  Mapping 'ALU_DW01_add_140'
  Mapping 'ALU_DW01_add_141'
  Mapping 'ALU_DW01_add_142'
  Mapping 'ALU_DW01_add_143'
  Mapping 'ALU_DW01_add_144'
  Mapping 'ALU_DW01_add_145'
  Mapping 'ALU_DW01_add_146'
  Mapping 'ALU_DW01_add_147'
  Mapping 'ALU_DW01_add_148'
  Mapping 'ALU_DW01_add_149'
  Mapping 'ALU_DW01_add_150'
  Mapping 'ALU_DW01_add_151'
  Mapping 'ALU_DW01_add_152'
  Mapping 'ALU_DW01_add_153'
  Mapping 'ALU_DW01_add_154'
  Mapping 'ALU_DW01_add_155'
  Mapping 'ALU_DW01_add_156'
  Mapping 'ALU_DW01_add_157'
  Mapping 'ALU_DW01_add_158'
  Mapping 'ALU_DW01_add_159'
  Mapping 'ALU_DW01_add_160'
  Mapping 'ALU_DW01_add_161'
  Mapping 'ALU_DW01_add_162'
  Mapping 'ALU_DW01_add_163'
  Mapping 'ALU_DW01_add_164'
  Mapping 'ALU_DW01_add_165'
  Mapping 'ALU_DW01_add_166'
  Mapping 'ALU_DW01_add_167'
  Mapping 'ALU_DW01_add_168'
  Mapping 'ALU_DW01_add_169'
  Mapping 'ALU_DW01_add_170'
  Mapping 'ALU_DW01_add_171'
  Mapping 'ALU_DW01_add_172'
  Mapping 'ALU_DW01_add_173'
  Structuring 'ALU_DW_div_2'
  Mapping 'ALU_DW_div_2'
  Mapping 'ALU_DW01_add_174'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_175'
  Mapping 'ALU_DW01_add_176'
  Mapping 'ALU_DW01_add_177'
  Mapping 'ALU_DW01_add_178'
  Mapping 'ALU_DW01_add_179'
  Mapping 'ALU_DW01_add_180'
  Mapping 'ALU_DW01_add_181'
  Mapping 'ALU_DW01_add_182'
  Mapping 'ALU_DW01_add_183'
  Mapping 'ALU_DW01_add_184'
  Mapping 'ALU_DW01_add_185'
  Mapping 'ALU_DW01_add_186'
  Mapping 'ALU_DW01_add_187'
  Mapping 'ALU_DW01_add_188'
  Mapping 'ALU_DW01_add_189'
  Mapping 'ALU_DW01_add_190'
  Mapping 'ALU_DW01_add_191'
  Mapping 'ALU_DW01_add_192'
  Mapping 'ALU_DW01_add_193'
  Mapping 'ALU_DW01_add_194'
  Mapping 'ALU_DW01_add_195'
  Mapping 'ALU_DW01_add_196'
  Mapping 'ALU_DW01_add_197'
  Mapping 'ALU_DW01_add_198'
  Mapping 'ALU_DW01_add_199'
  Mapping 'ALU_DW01_add_200'
  Mapping 'ALU_DW01_add_201'
  Mapping 'ALU_DW01_add_202'
  Mapping 'ALU_DW01_add_203'
  Mapping 'ALU_DW01_add_204'
  Mapping 'ALU_DW01_add_205'
  Mapping 'ALU_DW01_add_206'
  Mapping 'ALU_DW01_add_207'
  Mapping 'ALU_DW01_add_208'
  Mapping 'ALU_DW01_add_209'
  Mapping 'ALU_DW01_add_210'
  Mapping 'ALU_DW01_add_211'
  Mapping 'ALU_DW01_add_212'
  Mapping 'ALU_DW01_add_213'
  Mapping 'ALU_DW01_add_214'
  Mapping 'ALU_DW01_add_215'
  Mapping 'ALU_DW01_add_216'
  Mapping 'ALU_DW01_add_217'
  Mapping 'ALU_DW01_add_218'
  Mapping 'ALU_DW01_add_219'
  Mapping 'ALU_DW01_add_220'
  Mapping 'ALU_DW01_add_221'
  Mapping 'ALU_DW01_add_222'
  Mapping 'ALU_DW01_add_223'
  Mapping 'ALU_DW01_add_224'
  Mapping 'ALU_DW01_add_225'
  Mapping 'ALU_DW01_add_226'
  Mapping 'ALU_DW01_add_227'
  Mapping 'ALU_DW01_add_228'
  Mapping 'ALU_DW01_add_229'
  Mapping 'ALU_DW01_add_230'
  Mapping 'ALU_DW01_add_231'
  Mapping 'ALU_DW01_add_232'
  Mapping 'ALU_DW01_add_233'
  Mapping 'ALU_DW01_add_234'
  Mapping 'ALU_DW01_add_235'
  Mapping 'ALU_DW01_add_236'
  Mapping 'ALU_DW01_add_237'
  Mapping 'ALU_DW01_add_238'
  Mapping 'ALU_DW01_add_239'
  Mapping 'ALU_DW01_add_240'
  Mapping 'ALU_DW01_add_241'
  Mapping 'ALU_DW01_add_242'
  Mapping 'ALU_DW01_add_243'
  Mapping 'ALU_DW01_add_244'
  Mapping 'ALU_DW01_add_245'
  Mapping 'ALU_DW01_add_246'
  Mapping 'ALU_DW01_add_247'
  Mapping 'ALU_DW01_add_248'
  Mapping 'ALU_DW01_add_249'
  Mapping 'ALU_DW01_add_250'
  Mapping 'ALU_DW01_add_251'
  Mapping 'ALU_DW01_add_252'
  Mapping 'ALU_DW01_add_253'
  Mapping 'ALU_DW01_add_254'
  Mapping 'ALU_DW01_add_255'
  Mapping 'ALU_DW01_add_256'
  Mapping 'ALU_DW01_add_257'
  Mapping 'ALU_DW01_add_258'
  Mapping 'ALU_DW01_add_259'
  Mapping 'ALU_DW01_add_260'
  Mapping 'ALU_DW01_add_261'
  Structuring 'ALU_DW_div_3'
  Mapping 'ALU_DW_div_3'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_262'
  Mapping 'ALU_DW01_add_263'
  Mapping 'ALU_DW01_add_264'
  Mapping 'ALU_DW01_add_265'
  Mapping 'ALU_DW01_add_266'
  Mapping 'ALU_DW01_add_267'
  Mapping 'ALU_DW01_add_268'
  Mapping 'ALU_DW01_add_269'
  Mapping 'ALU_DW01_add_270'
  Mapping 'ALU_DW01_add_271'
  Mapping 'ALU_DW01_add_272'
  Mapping 'ALU_DW01_add_273'
  Mapping 'ALU_DW01_add_274'
  Mapping 'ALU_DW01_add_275'
  Mapping 'ALU_DW01_add_276'
  Mapping 'ALU_DW01_add_277'
  Mapping 'ALU_DW01_add_278'
  Mapping 'ALU_DW01_add_279'
  Mapping 'ALU_DW01_add_280'
  Mapping 'ALU_DW01_add_281'
  Mapping 'ALU_DW01_add_282'
  Mapping 'ALU_DW01_add_283'
  Mapping 'ALU_DW01_add_284'
  Mapping 'ALU_DW01_add_285'
  Mapping 'ALU_DW01_add_286'
  Mapping 'ALU_DW01_add_287'
  Mapping 'ALU_DW01_add_288'
  Structuring 'ALU_DW_div_4'
  Mapping 'ALU_DW_div_4'
  Mapping 'ALU_DW01_add_289'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_290'
  Mapping 'ALU_DW01_add_291'
  Mapping 'ALU_DW01_add_292'
  Mapping 'ALU_DW01_add_293'
  Mapping 'ALU_DW01_add_294'
  Mapping 'ALU_DW01_add_295'
  Mapping 'ALU_DW01_add_296'
  Mapping 'ALU_DW01_add_297'
  Mapping 'ALU_DW01_add_298'
  Mapping 'ALU_DW01_add_299'
  Mapping 'ALU_DW01_add_300'
  Mapping 'ALU_DW01_add_301'
  Mapping 'ALU_DW01_add_302'
  Mapping 'ALU_DW01_add_303'
  Mapping 'ALU_DW01_add_304'
  Mapping 'ALU_DW01_add_305'
  Mapping 'ALU_DW01_add_306'
  Mapping 'ALU_DW01_add_307'
  Mapping 'ALU_DW01_add_308'
  Mapping 'ALU_DW01_add_309'
  Mapping 'ALU_DW01_add_310'
  Mapping 'ALU_DW01_add_311'
  Mapping 'ALU_DW01_add_312'
  Mapping 'ALU_DW01_add_313'
  Mapping 'ALU_DW01_add_314'
  Mapping 'ALU_DW01_add_315'
  Mapping 'ALU_DW01_add_316'
  Mapping 'ALU_DW01_add_317'
  Mapping 'ALU_DW01_add_318'
  Mapping 'ALU_DW01_add_319'
  Mapping 'ALU_DW01_add_320'
  Mapping 'ALU_DW01_add_321'
  Mapping 'ALU_DW01_add_322'
  Mapping 'ALU_DW01_add_323'
  Mapping 'ALU_DW01_add_324'
  Mapping 'ALU_DW01_add_325'
  Mapping 'ALU_DW01_add_326'
  Mapping 'ALU_DW01_add_327'
  Mapping 'ALU_DW01_add_328'
  Structuring 'ALU_DW_div_5'
  Mapping 'ALU_DW_div_5'
  Mapping 'ALU_DW01_add_329'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_330'
  Mapping 'ALU_DW01_add_331'
  Mapping 'ALU_DW01_add_332'
  Mapping 'ALU_DW01_add_333'
  Mapping 'ALU_DW01_add_334'
  Mapping 'ALU_DW01_add_335'
  Mapping 'ALU_DW01_add_336'
  Mapping 'ALU_DW01_add_337'
  Mapping 'ALU_DW01_add_338'
  Mapping 'ALU_DW01_add_339'
  Mapping 'ALU_DW01_add_340'
  Mapping 'ALU_DW01_add_341'
  Mapping 'ALU_DW01_add_342'
  Mapping 'ALU_DW01_add_343'
  Mapping 'ALU_DW01_add_344'
  Mapping 'ALU_DW01_add_345'
  Mapping 'ALU_DW01_add_346'
  Mapping 'ALU_DW01_add_347'
  Mapping 'ALU_DW01_add_348'
  Mapping 'ALU_DW01_add_349'
  Mapping 'ALU_DW01_add_350'
  Mapping 'ALU_DW01_add_351'
  Mapping 'ALU_DW01_add_352'
  Mapping 'ALU_DW01_add_353'
  Mapping 'ALU_DW01_add_354'
  Mapping 'ALU_DW01_add_355'
  Mapping 'ALU_DW01_add_356'
  Mapping 'ALU_DW01_add_357'
  Mapping 'ALU_DW01_add_358'
  Mapping 'ALU_DW01_add_359'
  Mapping 'ALU_DW01_add_360'
  Mapping 'ALU_DW01_add_361'
  Mapping 'ALU_DW01_add_362'
  Mapping 'ALU_DW01_add_363'
  Mapping 'ALU_DW01_add_364'
  Mapping 'ALU_DW01_add_365'
  Mapping 'ALU_DW01_add_366'
  Mapping 'ALU_DW01_add_367'
  Mapping 'ALU_DW01_add_368'
  Structuring 'ALU_DW_div_6'
  Mapping 'ALU_DW_div_6'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_369'
  Mapping 'ALU_DW01_add_370'
  Mapping 'ALU_DW01_add_371'
  Mapping 'ALU_DW01_add_372'
  Mapping 'ALU_DW01_add_373'
  Mapping 'ALU_DW01_add_374'
  Mapping 'ALU_DW01_add_375'
  Mapping 'ALU_DW01_add_376'
  Mapping 'ALU_DW01_add_377'
  Mapping 'ALU_DW01_add_378'
  Mapping 'ALU_DW01_add_379'
  Mapping 'ALU_DW01_add_380'
  Mapping 'ALU_DW01_add_381'
  Mapping 'ALU_DW01_add_382'
  Mapping 'ALU_DW01_add_383'
  Mapping 'ALU_DW01_add_384'
  Mapping 'ALU_DW01_add_385'
  Mapping 'ALU_DW01_add_386'
  Mapping 'ALU_DW01_add_387'
  Mapping 'ALU_DW01_add_388'
  Mapping 'ALU_DW01_add_389'
  Mapping 'ALU_DW01_add_390'
  Mapping 'ALU_DW01_add_391'
  Mapping 'ALU_DW01_add_392'
  Mapping 'ALU_DW01_add_393'
  Mapping 'ALU_DW01_add_394'
  Mapping 'ALU_DW01_add_395'
  Structuring 'ALU_DW_div_7'
  Mapping 'ALU_DW_div_7'
  Mapping 'ALU_DW01_add_396'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_397'
  Mapping 'ALU_DW01_add_398'
  Mapping 'ALU_DW01_add_399'
  Mapping 'ALU_DW01_add_400'
  Mapping 'ALU_DW01_add_401'
  Mapping 'ALU_DW01_add_402'
  Mapping 'ALU_DW01_add_403'
  Mapping 'ALU_DW01_add_404'
  Mapping 'ALU_DW01_add_405'
  Mapping 'ALU_DW01_add_406'
  Mapping 'ALU_DW01_add_407'
  Mapping 'ALU_DW01_add_408'
  Mapping 'ALU_DW01_add_409'
  Mapping 'ALU_DW01_add_410'
  Mapping 'ALU_DW01_add_411'
  Mapping 'ALU_DW01_add_412'
  Mapping 'ALU_DW01_add_413'
  Mapping 'ALU_DW01_add_414'
  Mapping 'ALU_DW01_add_415'
  Mapping 'ALU_DW01_add_416'
  Mapping 'ALU_DW01_add_417'
  Mapping 'ALU_DW01_add_418'
  Mapping 'ALU_DW01_add_419'
  Mapping 'ALU_DW01_add_420'
  Mapping 'ALU_DW01_add_421'
  Mapping 'ALU_DW01_add_422'
  Mapping 'ALU_DW01_add_423'
  Mapping 'ALU_DW01_add_424'
  Mapping 'ALU_DW01_add_425'
  Mapping 'ALU_DW01_add_426'
  Mapping 'ALU_DW01_add_427'
  Mapping 'ALU_DW01_add_428'
  Mapping 'ALU_DW01_add_429'
  Mapping 'ALU_DW01_add_430'
  Mapping 'ALU_DW01_add_431'
  Mapping 'ALU_DW01_add_432'
  Mapping 'ALU_DW01_add_433'
  Mapping 'ALU_DW01_add_434'
  Mapping 'ALU_DW01_add_435'
  Structuring 'ALU_DW_div_8'
  Mapping 'ALU_DW_div_8'
  Mapping 'ALU_DW01_add_436'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_437'
  Mapping 'ALU_DW01_add_438'
  Mapping 'ALU_DW01_add_439'
  Mapping 'ALU_DW01_add_440'
  Mapping 'ALU_DW01_add_441'
  Mapping 'ALU_DW01_add_442'
  Mapping 'ALU_DW01_add_443'
  Mapping 'ALU_DW01_add_444'
  Mapping 'ALU_DW01_add_445'
  Mapping 'ALU_DW01_add_446'
  Mapping 'ALU_DW01_add_447'
  Mapping 'ALU_DW01_add_448'
  Mapping 'ALU_DW01_add_449'
  Mapping 'ALU_DW01_add_450'
  Mapping 'ALU_DW01_add_451'
  Mapping 'ALU_DW01_add_452'
  Mapping 'ALU_DW01_add_453'
  Mapping 'ALU_DW01_add_454'
  Mapping 'ALU_DW01_add_455'
  Mapping 'ALU_DW01_add_456'
  Mapping 'ALU_DW01_add_457'
  Mapping 'ALU_DW01_add_458'
  Mapping 'ALU_DW01_add_459'
  Mapping 'ALU_DW01_add_460'
  Mapping 'ALU_DW01_add_461'
  Mapping 'ALU_DW01_add_462'
  Mapping 'ALU_DW01_add_463'
  Mapping 'ALU_DW01_add_464'
  Mapping 'ALU_DW01_add_465'
  Mapping 'ALU_DW01_add_466'
  Mapping 'ALU_DW01_add_467'
  Mapping 'ALU_DW01_add_468'
  Mapping 'ALU_DW01_add_469'
  Mapping 'ALU_DW01_add_470'
  Mapping 'ALU_DW01_add_471'
  Mapping 'ALU_DW01_add_472'
  Mapping 'ALU_DW01_add_473'
  Mapping 'ALU_DW01_add_474'
  Mapping 'ALU_DW01_add_475'
  Structuring 'ALU_DW_div_9'
  Mapping 'ALU_DW_div_9'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_476'
  Mapping 'ALU_DW01_add_477'
  Mapping 'ALU_DW01_add_478'
  Mapping 'ALU_DW01_add_479'
  Mapping 'ALU_DW01_add_480'
  Mapping 'ALU_DW01_add_481'
  Mapping 'ALU_DW01_add_482'
  Mapping 'ALU_DW01_add_483'
  Mapping 'ALU_DW01_add_484'
  Mapping 'ALU_DW01_add_485'
  Mapping 'ALU_DW01_add_486'
  Structuring 'ALU_DW_div_10'
  Mapping 'ALU_DW_div_10'
  Mapping 'ALU_DW01_add_487'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_488'
  Mapping 'ALU_DW01_add_489'
  Mapping 'ALU_DW01_add_490'
  Mapping 'ALU_DW01_add_491'
  Mapping 'ALU_DW01_add_492'
  Mapping 'ALU_DW01_add_493'
  Mapping 'ALU_DW01_add_494'
  Mapping 'ALU_DW01_add_495'
  Mapping 'ALU_DW01_add_496'
  Mapping 'ALU_DW01_add_497'
  Mapping 'ALU_DW01_add_498'
  Mapping 'ALU_DW01_add_499'
  Mapping 'ALU_DW01_add_500'
  Mapping 'ALU_DW01_add_501'
  Mapping 'ALU_DW01_add_502'
  Structuring 'ALU_DW_div_11'
  Mapping 'ALU_DW_div_11'
  Mapping 'ALU_DW01_add_503'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_504'
  Mapping 'ALU_DW01_add_505'
  Mapping 'ALU_DW01_add_506'
  Mapping 'ALU_DW01_add_507'
  Mapping 'ALU_DW01_add_508'
  Mapping 'ALU_DW01_add_509'
  Mapping 'ALU_DW01_add_510'
  Mapping 'ALU_DW01_add_511'
  Mapping 'ALU_DW01_add_512'
  Mapping 'ALU_DW01_add_513'
  Mapping 'ALU_DW01_add_514'
  Mapping 'ALU_DW01_add_515'
  Mapping 'ALU_DW01_add_516'
  Mapping 'ALU_DW01_add_517'
  Mapping 'ALU_DW01_add_518'
  Mapping 'ALU_DW_div_11'
  Structuring 'ALU_DW_div_12'
  Mapping 'ALU_DW_div_12'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_519'
  Mapping 'ALU_DW01_add_520'
  Mapping 'ALU_DW01_add_521'
  Mapping 'ALU_DW01_add_522'
  Mapping 'ALU_DW01_add_523'
  Mapping 'ALU_DW01_add_524'
  Mapping 'ALU_DW01_add_525'
  Mapping 'ALU_DW01_add_526'
  Mapping 'ALU_DW01_add_527'
  Mapping 'ALU_DW01_add_528'
  Mapping 'ALU_DW01_add_529'
  Structuring 'ALU_DW_div_13'
  Mapping 'ALU_DW_div_13'
  Mapping 'ALU_DW01_add_530'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_531'
  Mapping 'ALU_DW01_add_532'
  Mapping 'ALU_DW01_add_533'
  Mapping 'ALU_DW01_add_534'
  Mapping 'ALU_DW01_add_535'
  Mapping 'ALU_DW01_add_536'
  Mapping 'ALU_DW01_add_537'
  Mapping 'ALU_DW01_add_538'
  Mapping 'ALU_DW01_add_539'
  Mapping 'ALU_DW01_add_540'
  Mapping 'ALU_DW01_add_541'
  Mapping 'ALU_DW01_add_542'
  Mapping 'ALU_DW01_add_543'
  Mapping 'ALU_DW01_add_544'
  Mapping 'ALU_DW01_add_545'
  Structuring 'ALU_DW_div_14'
  Mapping 'ALU_DW_div_14'
  Mapping 'ALU_DW01_add_546'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_547'
  Mapping 'ALU_DW01_add_548'
  Mapping 'ALU_DW01_add_549'
  Mapping 'ALU_DW01_add_550'
  Mapping 'ALU_DW01_add_551'
  Mapping 'ALU_DW01_add_552'
  Mapping 'ALU_DW01_add_553'
  Mapping 'ALU_DW01_add_554'
  Mapping 'ALU_DW01_add_555'
  Mapping 'ALU_DW01_add_556'
  Mapping 'ALU_DW01_add_557'
  Mapping 'ALU_DW01_add_558'
  Mapping 'ALU_DW01_add_559'
  Mapping 'ALU_DW01_add_560'
  Mapping 'ALU_DW01_add_561'
  Mapping 'ALU_DW_div_14'
  Structuring 'ALU_DW_div_15'
  Mapping 'ALU_DW_div_15'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_562'
  Mapping 'ALU_DW01_add_563'
  Mapping 'ALU_DW01_add_564'
  Mapping 'ALU_DW01_add_565'
  Mapping 'ALU_DW01_add_566'
  Mapping 'ALU_DW01_add_567'
  Mapping 'ALU_DW01_add_568'
  Mapping 'ALU_DW01_add_569'
  Mapping 'ALU_DW01_add_570'
  Mapping 'ALU_DW01_add_571'
  Mapping 'ALU_DW01_add_572'
  Structuring 'ALU_DW_div_16'
  Mapping 'ALU_DW_div_16'
  Mapping 'ALU_DW01_add_573'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_574'
  Mapping 'ALU_DW01_add_575'
  Mapping 'ALU_DW01_add_576'
  Mapping 'ALU_DW01_add_577'
  Mapping 'ALU_DW01_add_578'
  Mapping 'ALU_DW01_add_579'
  Mapping 'ALU_DW01_add_580'
  Mapping 'ALU_DW01_add_581'
  Mapping 'ALU_DW01_add_582'
  Mapping 'ALU_DW01_add_583'
  Mapping 'ALU_DW01_add_584'
  Mapping 'ALU_DW01_add_585'
  Mapping 'ALU_DW01_add_586'
  Mapping 'ALU_DW01_add_587'
  Mapping 'ALU_DW01_add_588'
  Structuring 'ALU_DW_div_17'
  Mapping 'ALU_DW_div_17'
  Mapping 'ALU_DW01_add_589'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_590'
  Mapping 'ALU_DW01_add_591'
  Mapping 'ALU_DW01_add_592'
  Mapping 'ALU_DW01_add_593'
  Mapping 'ALU_DW01_add_594'
  Mapping 'ALU_DW01_add_595'
  Mapping 'ALU_DW01_add_596'
  Mapping 'ALU_DW01_add_597'
  Mapping 'ALU_DW01_add_598'
  Mapping 'ALU_DW01_add_599'
  Mapping 'ALU_DW01_add_600'
  Mapping 'ALU_DW01_add_601'
  Mapping 'ALU_DW01_add_602'
  Mapping 'ALU_DW01_add_603'
  Mapping 'ALU_DW01_add_604'
  Mapping 'ALU_DW_div_17'
  Structuring 'ALU_DW_div_18'
  Mapping 'ALU_DW_div_18'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_605'
  Mapping 'ALU_DW01_add_606'
  Mapping 'ALU_DW01_add_607'
  Mapping 'ALU_DW01_add_608'
  Mapping 'ALU_DW01_add_609'
  Mapping 'ALU_DW01_add_610'
  Mapping 'ALU_DW01_add_611'
  Mapping 'ALU_DW01_add_612'
  Mapping 'ALU_DW01_add_613'
  Mapping 'ALU_DW01_add_614'
  Mapping 'ALU_DW01_add_615'
  Structuring 'ALU_DW_div_19'
  Mapping 'ALU_DW_div_19'
  Mapping 'ALU_DW01_add_616'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_617'
  Mapping 'ALU_DW01_add_618'
  Mapping 'ALU_DW01_add_619'
  Mapping 'ALU_DW01_add_620'
  Mapping 'ALU_DW01_add_621'
  Mapping 'ALU_DW01_add_622'
  Mapping 'ALU_DW01_add_623'
  Mapping 'ALU_DW01_add_624'
  Mapping 'ALU_DW01_add_625'
  Mapping 'ALU_DW01_add_626'
  Mapping 'ALU_DW01_add_627'
  Mapping 'ALU_DW01_add_628'
  Mapping 'ALU_DW01_add_629'
  Mapping 'ALU_DW01_add_630'
  Mapping 'ALU_DW01_add_631'
  Structuring 'ALU_DW_div_20'
  Mapping 'ALU_DW_div_20'
  Mapping 'ALU_DW01_add_632'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'DW01_add'
  Mapping 'ALU_DW01_add_633'
  Mapping 'ALU_DW01_add_634'
  Mapping 'ALU_DW01_add_635'
  Mapping 'ALU_DW01_add_636'
  Mapping 'ALU_DW01_add_637'
  Mapping 'ALU_DW01_add_638'
  Mapping 'ALU_DW01_add_639'
  Mapping 'ALU_DW01_add_640'
  Mapping 'ALU_DW01_add_641'
  Mapping 'ALU_DW01_add_642'
  Mapping 'ALU_DW01_add_643'
  Mapping 'ALU_DW01_add_644'
  Mapping 'ALU_DW01_add_645'
  Mapping 'ALU_DW01_add_646'
  Mapping 'ALU_DW01_add_647'
  Mapping 'ALU_DW_div_20'
Information: Checking pipeline property of cell alu1/dwsqpi15 (design ALU_DW_sqrt_pipe_J1_0). (RTDC-137)
Information: cell alu1/dwsqpi15 (design ALU_DW_sqrt_pipe_J1_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwsqpi14 (design ALU_DW_sqrt_pipe_J1_1). (RTDC-137)
Information: cell alu1/dwsqpi14 (design ALU_DW_sqrt_pipe_J1_1) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwsqpi13 (design ALU_DW_sqrt_pipe_J1_2). (RTDC-137)
Information: cell alu1/dwsqpi13 (design ALU_DW_sqrt_pipe_J1_2) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwsqpi12 (design ALU_DW_sqrt_pipe_J1_3). (RTDC-137)
Information: cell alu1/dwsqpi12 (design ALU_DW_sqrt_pipe_J1_3) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwsqpi11 (design ALU_DW_sqrt_pipe_J1_4). (RTDC-137)
Information: cell alu1/dwsqpi11 (design ALU_DW_sqrt_pipe_J1_4) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwsqpi10 (design ALU_DW_sqrt_pipe_J1_5). (RTDC-137)
Information: cell alu1/dwsqpi10 (design ALU_DW_sqrt_pipe_J1_5) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwsqpi9 (design ALU_DW_sqrt_pipe_J1_6). (RTDC-137)
Information: cell alu1/dwsqpi9 (design ALU_DW_sqrt_pipe_J1_6) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwsqpi8 (design ALU_DW_sqrt_pipe_J1_7). (RTDC-137)
Information: cell alu1/dwsqpi8 (design ALU_DW_sqrt_pipe_J1_7) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwsqpi7 (design ALU_DW_sqrt_pipe_J1_8). (RTDC-137)
Information: cell alu1/dwsqpi7 (design ALU_DW_sqrt_pipe_J1_8) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwsqpi6 (design ALU_DW_sqrt_pipe_J1_9). (RTDC-137)
Information: cell alu1/dwsqpi6 (design ALU_DW_sqrt_pipe_J1_9) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwsqpi5 (design ALU_DW_sqrt_pipe_J1_10). (RTDC-137)
Information: cell alu1/dwsqpi5 (design ALU_DW_sqrt_pipe_J1_10) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwsqpi4 (design ALU_DW_sqrt_pipe_J1_11). (RTDC-137)
Information: cell alu1/dwsqpi4 (design ALU_DW_sqrt_pipe_J1_11) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwsqpi3 (design ALU_DW_sqrt_pipe_J1_12). (RTDC-137)
Information: cell alu1/dwsqpi3 (design ALU_DW_sqrt_pipe_J1_12) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwsqpi2 (design ALU_DW_sqrt_pipe_J1_13). (RTDC-137)
Information: cell alu1/dwsqpi2 (design ALU_DW_sqrt_pipe_J1_13) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwsqpi1 (design ALU_DW_sqrt_pipe_J1_14). (RTDC-137)
Information: cell alu1/dwsqpi1 (design ALU_DW_sqrt_pipe_J1_14) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwpipe15 (design ALU_DW_div_pipe_J1_0). (RTDC-137)
Information: cell alu1/dwpipe15 (design ALU_DW_div_pipe_J1_0) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwpipe14 (design ALU_DW_div_pipe_J1_1). (RTDC-137)
Information: cell alu1/dwpipe14 (design ALU_DW_div_pipe_J1_1) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwpipe13 (design ALU_DW_div_pipe_J1_2). (RTDC-137)
Information: cell alu1/dwpipe13 (design ALU_DW_div_pipe_J1_2) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwpipe12 (design ALU_DW_div_pipe_J1_3). (RTDC-137)
Information: cell alu1/dwpipe12 (design ALU_DW_div_pipe_J1_3) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwpipe11 (design ALU_DW_div_pipe_J1_4). (RTDC-137)
Information: cell alu1/dwpipe11 (design ALU_DW_div_pipe_J1_4) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwpipe10 (design ALU_DW_div_pipe_J1_5). (RTDC-137)
Information: cell alu1/dwpipe10 (design ALU_DW_div_pipe_J1_5) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwpipe9 (design ALU_DW_div_pipe_J1_6). (RTDC-137)
Information: cell alu1/dwpipe9 (design ALU_DW_div_pipe_J1_6) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwpipe8 (design ALU_DW_div_pipe_J1_7). (RTDC-137)
Information: cell alu1/dwpipe8 (design ALU_DW_div_pipe_J1_7) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwpipe7 (design ALU_DW_div_pipe_J1_8). (RTDC-137)
Information: cell alu1/dwpipe7 (design ALU_DW_div_pipe_J1_8) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwpipe6 (design ALU_DW_div_pipe_J1_9). (RTDC-137)
Information: cell alu1/dwpipe6 (design ALU_DW_div_pipe_J1_9) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwpipe5 (design ALU_DW_div_pipe_J1_10). (RTDC-137)
Information: cell alu1/dwpipe5 (design ALU_DW_div_pipe_J1_10) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwpipe4 (design ALU_DW_div_pipe_J1_11). (RTDC-137)
Information: cell alu1/dwpipe4 (design ALU_DW_div_pipe_J1_11) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwpipe3 (design ALU_DW_div_pipe_J1_12). (RTDC-137)
Information: cell alu1/dwpipe3 (design ALU_DW_div_pipe_J1_12) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwpipe2 (design ALU_DW_div_pipe_J1_13). (RTDC-137)
Information: cell alu1/dwpipe2 (design ALU_DW_div_pipe_J1_13) is a pipeline. (RTDC-139)
Information: Checking pipeline property of cell alu1/dwpipe1 (design ALU_DW_div_pipe_J1_14). (RTDC-137)
Information: cell alu1/dwpipe1 (design ALU_DW_div_pipe_J1_14) is a pipeline. (RTDC-139)
Information: Ungrouping hierarchy alu1 'ALU' #insts = 9288. (OPT-777)
  Mapping Optimization (Phase 1)
  Mapping Optimization (Phase 2)
  Mapping Optimization (Phase 3)
  Mapping Optimization (Phase 4)
  Mapping Optimization (Phase 5)
  Mapping Optimization (Phase 6)
  Mapping Optimization (Phase 7)
  Mapping Optimization (Phase 8)
  Mapping Optimization (Phase 9)
  Mapping Optimization (Phase 10)
  Mapping Optimization (Phase 11)
  Mapping Optimization (Phase 12)
  Mapping Optimization (Phase 13)
  Mapping Optimization (Phase 14)
  Mapping Optimization (Phase 15)
  Mapping Optimization (Phase 16)
  Mapping Optimization (Phase 17)
  Mapping Optimization (Phase 18)
  Mapping Optimization (Phase 19)
  Mapping Optimization (Phase 20)
  Mapping Optimization (Phase 21)
  Mapping Optimization (Phase 22)
  Mapping Optimization (Phase 23)
  Mapping Optimization (Phase 24)
  Mapping Optimization (Phase 25)
  Mapping Optimization (Phase 26)
  Mapping Optimization (Phase 27)
  Mapping Optimization (Phase 28)
  Mapping Optimization (Phase 29)
  Mapping Optimization (Phase 30)
  Mapping Optimization (Phase 31)
  Mapping Optimization (Phase 32)
  Mapping Optimization (Phase 33)
  Mapping Optimization (Phase 34)
  Mapping Optimization (Phase 35)
  Mapping Optimization (Phase 36)
  Mapping Optimization (Phase 37)
  Mapping Optimization (Phase 38)
  Mapping Optimization (Phase 39)
  Mapping Optimization (Phase 40)
  Mapping Optimization (Phase 41)
  Mapping Optimization (Phase 42)
  Mapping Optimization (Phase 43)
  Mapping Optimization (Phase 44)
  Mapping Optimization (Phase 45)
  Mapping Optimization (Phase 46)
Warning: Retiming is likely to run for an extended
        period of time due to the large design size. (RTDC-135)
  Retiming ALU_DW_sqrt_pipe_J1_0 (alu1/dwsqpi15)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.93
  Critical path length = 4.93
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
  Retiming ALU_DW_sqrt_pipe_J1_1 (alu1/dwsqpi14)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.79
  Critical path length = 4.79
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
  Retiming ALU_DW_sqrt_pipe_J1_2 (alu1/dwsqpi13)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.80
  Critical path length = 4.80
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
  Retiming ALU_DW_sqrt_pipe_J1_3 (alu1/dwsqpi12)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.30
  Critical path length = 4.30
  Clock correction = 0.16 (clock-to-Q delay = 0.10, setup = 0.05, uncertainty = 0.00)
  Retiming ALU_DW_sqrt_pipe_J1_4 (alu1/dwsqpi11)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.31
  Critical path length = 4.31
  Clock correction = 0.16 (clock-to-Q delay = 0.10, setup = 0.05, uncertainty = 0.00)
  Retiming ALU_DW_sqrt_pipe_J1_5 (alu1/dwsqpi10)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.43
  Critical path length = 4.43
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
  Retiming ALU_DW_sqrt_pipe_J1_6 (alu1/dwsqpi9)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.48
  Critical path length = 4.48
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
  Retiming ALU_DW_sqrt_pipe_J1_7 (alu1/dwsqpi8)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.48
  Critical path length = 1.48
  Clock correction = 0.16 (clock-to-Q delay = 0.10, setup = 0.05, uncertainty = 0.00)
  Retiming ALU_DW_sqrt_pipe_J1_8 (alu1/dwsqpi7)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.49
  Critical path length = 1.49
  Clock correction = 0.16 (clock-to-Q delay = 0.10, setup = 0.05, uncertainty = 0.00)
  Retiming ALU_DW_sqrt_pipe_J1_9 (alu1/dwsqpi6)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.49
  Critical path length = 1.49
  Clock correction = 0.16 (clock-to-Q delay = 0.10, setup = 0.05, uncertainty = 0.00)
  Retiming ALU_DW_sqrt_pipe_J1_10 (alu1/dwsqpi5)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.54
  Critical path length = 1.54
  Clock correction = 0.16 (clock-to-Q delay = 0.10, setup = 0.05, uncertainty = 0.00)
  Retiming ALU_DW_sqrt_pipe_J1_11 (alu1/dwsqpi4)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.58
  Critical path length = 1.58
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
  Retiming ALU_DW_sqrt_pipe_J1_12 (alu1/dwsqpi3)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.60
  Critical path length = 1.60
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
  Retiming ALU_DW_sqrt_pipe_J1_13 (alu1/dwsqpi2)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.57
  Critical path length = 1.57
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
  Retiming ALU_DW_sqrt_pipe_J1_14 (alu1/dwsqpi1)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 1.61
  Critical path length = 1.61
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
  Retiming ALU_DW_div_pipe_J1_0 (alu1/dwpipe15)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 6.76
  Critical path length = 6.76
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
Warning: No movable register for falling edge 
        of base clock(s): 'clk'. (RTDC-118)
  Retiming ALU_DW_div_pipe_J1_1 (alu1/dwpipe14)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.62
  Critical path length = 4.62
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
Warning: No movable register for falling edge 
        of base clock(s): 'clk'. (RTDC-118)
  Retiming ALU_DW_div_pipe_J1_2 (alu1/dwpipe13)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.55
  Critical path length = 4.55
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
Warning: No movable register for falling edge 
        of base clock(s): 'clk'. (RTDC-118)
  Retiming ALU_DW_div_pipe_J1_3 (alu1/dwpipe12)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.33
  Critical path length = 4.33
  Clock correction = 0.16 (clock-to-Q delay = 0.10, setup = 0.05, uncertainty = 0.00)
Warning: No movable register for falling edge 
        of base clock(s): 'clk'. (RTDC-118)
  Retiming ALU_DW_div_pipe_J1_4 (alu1/dwpipe11)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.35
  Critical path length = 4.35
  Clock correction = 0.16 (clock-to-Q delay = 0.10, setup = 0.05, uncertainty = 0.00)
Warning: No movable register for falling edge 
        of base clock(s): 'clk'. (RTDC-118)
  Retiming ALU_DW_div_pipe_J1_5 (alu1/dwpipe10)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.26
  Critical path length = 4.26
  Clock correction = 0.16 (clock-to-Q delay = 0.10, setup = 0.05, uncertainty = 0.00)
Warning: No movable register for falling edge 
        of base clock(s): 'clk'. (RTDC-118)
  Retiming ALU_DW_div_pipe_J1_6 (alu1/dwpipe9)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.34
  Critical path length = 4.34
  Clock correction = 0.16 (clock-to-Q delay = 0.10, setup = 0.05, uncertainty = 0.00)
Warning: No movable register for falling edge 
        of base clock(s): 'clk'. (RTDC-118)
  Retiming ALU_DW_div_pipe_J1_7 (alu1/dwpipe8)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.10
  Critical path length = 4.10
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
Warning: No movable register for falling edge 
        of base clock(s): 'clk'. (RTDC-118)
  Retiming ALU_DW_div_pipe_J1_8 (alu1/dwpipe7)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.03
  Critical path length = 4.03
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
Warning: No movable register for falling edge 
        of base clock(s): 'clk'. (RTDC-118)
  Retiming ALU_DW_div_pipe_J1_9 (alu1/dwpipe6)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.06
  Critical path length = 4.06
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
Warning: No movable register for falling edge 
        of base clock(s): 'clk'. (RTDC-118)
  Retiming ALU_DW_div_pipe_J1_10 (alu1/dwpipe5)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.00
  Critical path length = 4.00
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
Warning: No movable register for falling edge 
        of base clock(s): 'clk'. (RTDC-118)
  Retiming ALU_DW_div_pipe_J1_11 (alu1/dwpipe4)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.04
  Critical path length = 4.04
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
Warning: No movable register for falling edge 
        of base clock(s): 'clk'. (RTDC-118)
  Retiming ALU_DW_div_pipe_J1_12 (alu1/dwpipe3)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.06
  Critical path length = 4.06
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
Warning: No movable register for falling edge 
        of base clock(s): 'clk'. (RTDC-118)
  Retiming ALU_DW_div_pipe_J1_13 (alu1/dwpipe2)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.04
  Critical path length = 4.04
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
Warning: No movable register for falling edge 
        of base clock(s): 'clk'. (RTDC-118)
  Retiming ALU_DW_div_pipe_J1_14 (alu1/dwpipe1)
Warning: There are buffer or inverter cells in the
        clock tree. The clock tree has to be recreated after
        retiming. (RTDC-47)
  Preferred flip-flop is DFFPOSX1 with setup = 0.05


  Retiming base-clock clk, rising edge.
  Beginning minimum period retiming ...
  ... minimum period retiming done.
  Beginning minimum area retiming step 1 ...
  ... minimum area retiming step 1 done.
  Beginning minimum area retiming step 2 ...
  
  ... minimum area retiming step 2 done.
  Beginning minimum area retiming step 3 ...
  
  ... minimum area retiming step 3 done.
  Beginning final register move ...
  ... final register move done.
  Lower bound estimate = 4.03
  Critical path length = 4.03
  Clock correction = 0.16 (clock-to-Q delay = 0.11, setup = 0.05, uncertainty = 0.00)
Warning: No movable register for falling edge 
        of base clock(s): 'clk'. (RTDC-118)
  Mapping Optimization (Phase 47)
  Mapping Optimization (Phase 48)
  Mapping Optimization (Phase 49)
  Mapping Optimization (Phase 50)
  Mapping Optimization (Phase 51)
  Mapping Optimization (Phase 52)
  Mapping Optimization (Phase 53)
  Mapping Optimization (Phase 54)
  Mapping Optimization (Phase 55)
  Mapping Optimization (Phase 56)
  Mapping Optimization (Phase 57)

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:24:28  293953.6      1.82     572.5     221.6 EX_WB_reg_data_reg[55]/D  1168886.3750
    0:24:28  293953.6      1.82     572.5     221.6 EX_WB_reg_data_reg[55]/D  1168886.3750
    0:24:34  294084.0      1.70     532.3     220.8 alu1/dwpipe15/U_DIV/u_add_PartRem_1_20_3/clk_r_REG125_S1/D 1169028.0000
    0:24:38  294154.0      1.64     513.9     220.3 alu1/dwpipe15/U_DIV/clk_r_REG53_S2/D 1169670.0000
    0:24:43  294355.3      1.59     498.7     219.7 EX_WB_reg_data_reg[35]/D  1170795.6250
    0:24:47  294566.5      1.55     485.3     219.4 alu1/dwpipe15/U_DIV/u_add_PartRem_1_20_2/clk_r_REG191_S1/D 1171317.2500
    0:24:50  294583.8      1.53     478.3     219.3 alu1/dwpipe15/U_DIV/clk_r_REG3_S2/D 1171184.1250
    0:24:54  294689.9      1.51     471.2     219.1 alu1/dwpipe15/U_DIV/clk_r_REG55_S2/D 1171420.3750
    0:24:57  294724.2      1.49     464.3     218.8 alu1/dwpipe15/U_DIV/u_add_PartRem_1_20_2/clk_r_REG191_S1/D 1171744.6250
    0:24:59  294738.2      1.48     462.2     218.8 alu1/dwpipe15/U_DIV/clk_r_REG55_S2/D 1171708.1250
    0:25:02  294753.2      1.46     455.2     218.6 EX_WB_reg_data_reg[4]/D   1171637.8750
    0:25:12  295206.1      1.40     435.0     217.5 alu1/dwpipe15/U_DIV/clk_r_REG55_S2/D 1175366.2500
    0:25:14  295213.6      1.38     429.5     217.4 EX_WB_reg_data_reg[38]/D  1175209.0000
    0:25:17  295261.5      1.36     426.1     217.2 EX_WB_reg_data_reg[38]/D  1175550.0000
    0:25:19  295287.3      1.36     424.8     217.1 EX_WB_reg_data_reg[38]/D  1175716.5000
    0:25:21  295326.3      1.35     422.3     217.0 EX_WB_reg_data_reg[35]/D  1175743.0000
Information: Removing redundant clock gate 'alu1/dwpipe15/clk_gate_a_int_reg[1]'. (PWR-477)
Information: Removing redundant clock gate 'alu1/dwpipe14/clk_gate_a_int_reg[1]'. (PWR-477)
Information: Removing redundant clock gate 'alu1/dwpipe13/clk_gate_a_int_reg[1]'. (PWR-477)
Information: Removing redundant clock gate 'alu1/dwpipe12/clk_gate_a_int_reg[1]'. (PWR-477)
Information: Removing redundant clock gate 'alu1/dwpipe11/clk_gate_a_int_reg[1]'. (PWR-477)
Information: Removing redundant clock gate 'alu1/dwpipe10/clk_gate_a_int_reg[1]'. (PWR-477)
Information: Removing redundant clock gate 'alu1/dwpipe9/clk_gate_a_int_reg[1]'. (PWR-477)
Information: Removing redundant clock gate 'alu1/dwpipe8/clk_gate_a_int_reg[1]'. (PWR-477)
Information: Removing redundant clock gate 'alu1/dwpipe7/clk_gate_a_int_reg[1]'. (PWR-477)
Information: Removing redundant clock gate 'alu1/dwpipe6/clk_gate_a_int_reg[1]'. (PWR-477)
Information: Removing redundant clock gate 'alu1/dwpipe5/clk_gate_a_int_reg[1]'. (PWR-477)
Information: Removing redundant clock gate 'alu1/dwpipe4/clk_gate_a_int_reg[1]'. (PWR-477)
Information: Removing redundant clock gate 'alu1/dwpipe3/clk_gate_a_int_reg[1]'. (PWR-477)
Information: Removing redundant clock gate 'alu1/dwpipe2/clk_gate_a_int_reg[1]'. (PWR-477)
Information: Removing redundant clock gate 'alu1/dwpipe1/clk_gate_a_int_reg[1]'. (PWR-477)

  Beginning Constant Register Removal
  -----------------------------------
    0:25:33  294029.6      1.62     451.9     216.7                           1165986.8750

  Beginning Global Optimizations
  ------------------------------
  Global Optimization (Phase 1)
  Global Optimization (Phase 2)
  Global Optimization (Phase 3)
  Global Optimization (Phase 4)
  Global Optimization (Phase 5)
  Global Optimization (Phase 6)
  Global Optimization (Phase 7)
  Global Optimization (Phase 8)
  Global Optimization (Phase 9)
  Global Optimization (Phase 10)
  Global Optimization (Phase 11)
  Global Optimization (Phase 12)
  Global Optimization (Phase 13)
  Global Optimization (Phase 14)
  Global Optimization (Phase 15)
  Global Optimization (Phase 16)
  Global Optimization (Phase 17)
  Global Optimization (Phase 18)
  Global Optimization (Phase 19)
  Global Optimization (Phase 20)
  Global Optimization (Phase 21)
  Global Optimization (Phase 22)
  Global Optimization (Phase 23)
  Global Optimization (Phase 24)
  Global Optimization (Phase 25)
  Global Optimization (Phase 26)
  Global Optimization (Phase 27)
  Global Optimization (Phase 28)
  Global Optimization (Phase 29)
  Global Optimization (Phase 30)
  Global Optimization (Phase 31)

  Beginning Isolate Ports
  -----------------------

  Beginning Delay Optimization
  ----------------------------
    0:26:05  269913.2      1.81     503.8     200.2                           993850.7500
    0:26:52  274068.4      0.53     140.7     196.9                           1044803.7500
    0:26:52  274068.4      0.53     140.7     196.9                           1044803.7500
    0:26:53  274068.4      0.53     140.7     196.9                           1044803.7500

  Beginning WLM Backend Optimization
  --------------------------------------
    0:27:55  272874.5      0.52     137.8     195.0                           1036374.0000
    0:27:56  272455.4      0.52     137.6     195.0                           1033705.6250
    0:27:57  272021.3      0.52     137.7     194.9                           1029827.9375
    0:27:58  271530.4      0.52     139.8     194.8                           1025782.3750
    0:27:59  271234.3      0.52     140.6     194.8                           1023709.5000
    0:28:01  271015.1      0.52     135.6     194.8                           1021097.6250
    0:28:03  271023.6      0.52     130.7     194.7                           1021111.7500
    0:28:07  271058.8      0.61     156.3     194.8                           1021359.4375
    0:28:07  271058.8      0.61     156.3     194.8                           1021359.4375
    0:30:00  272699.0      0.44     127.4     195.8                           1029757.5000
    0:30:00  272699.0      0.44     127.4     195.8                           1029757.5000
    0:30:00  272699.0      0.44     127.4     195.8                           1029757.5000
    0:30:01  272699.0      0.44     127.4     195.8                           1029757.5000
    0:30:04  272699.0      0.44     127.4     195.8                           1029757.5000
    0:30:04  272699.0      0.44     127.4     195.8                           1029757.5000
    0:30:23  273639.9      0.36     101.8     194.8                           1037537.5000
    0:30:23  273639.9      0.36     101.8     194.8                           1037537.5000
    0:30:37  273749.7      0.35     100.4     194.9                           1037883.6875
    0:30:37  273749.7      0.35     100.4     194.9                           1037883.6875
    0:30:43  273903.7      0.35      97.1     194.7                           1039030.8750
    0:30:43  273903.7      0.35      97.1     194.7                           1039030.8750
    0:30:50  273910.7      0.35      97.1     194.7                           1039127.3125
    0:30:50  273910.7      0.35      97.1     194.7                           1039127.3125
    0:30:51  273917.7      0.35      97.1     194.7                           1039173.8750
    0:30:51  273917.7      0.35      97.1     194.7                           1039173.8750
    0:30:54  273917.7      0.35      97.1     194.7                           1039173.8750


  Beginning Design Rule Fixing  (max_capacitance)
  ----------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:30:54  273917.7      0.35      97.1     194.7                           1039173.8750
  Global Optimization (Phase 32)
  Global Optimization (Phase 33)
  Global Optimization (Phase 34)
    0:31:18  301894.1      0.55     130.2     147.1 alu1/dwpipe14/net1567633  1224454.6250
    0:31:19  303044.8      0.55     128.1     144.6 alu1/dwpipe15/net1546091  1227779.5000
    0:31:20  303751.1      0.54     126.9     143.1 alu1/dwpipe13/net1579124  1229761.2500
    0:31:21  304427.4      0.54     126.9     142.0 alu1/dwpipe15/net1547802  1231115.0000
    0:31:22  304906.1      0.54     126.7     141.1 alu1/dwpipe15/net1556977  1232879.5000
    0:31:23  305400.7      0.54     126.3     140.4 alu1/dwpipe15/net1543781  1234389.6250
    0:31:24  305952.2      0.54     126.3     139.6 alu1/dwpipe14/net1568993  1236297.5000
    0:31:25  306355.8      0.54     126.8     139.1 alu1/dwpipe15/net1533964  1237692.3750
    0:31:25  306995.9      0.54     127.0     138.2 alu1/dwpipe14/net1567730  1239807.0000
    0:31:26  307586.7      0.54     126.6     137.5 alu1/dwpipe15/net1546845  1240959.6250
    0:31:27  308163.0      0.54     126.3     136.9 alu1/dwpipe15/net1545127  1241719.1250
    0:31:28  308954.7      0.54     126.2     135.8 alu1/dwpipe14/net1567802  1243919.5000
    0:31:29  309722.0      0.54     126.2     134.9 alu1/dwpipe15/net1562363  1245335.0000
    0:31:30  310281.0      0.54     126.5     134.3 alu1/dwpipe15/net1528295  1246228.0000
    0:31:31  310791.1      0.54     125.8     133.7 alu1/dwpipe15/net1560544  1248191.5000
    0:31:32  311349.6      0.54     125.7     133.0 alu1/dwpipe15/net1528612  1249746.6250
    0:31:33  311891.1      0.54     125.0     132.5 alu1/dwpipe15/net1538550  1250908.0000
    0:31:34  312489.0      0.54     125.0     131.9 alu1/dwpipe15/net1530180  1252859.5000
    0:31:35  312902.0      0.54     124.2     131.4 alu1/dwpipe15/net1545170  1253527.1250
    0:31:36  313313.1      0.54     123.6     130.9 alu1/dwpipe13/net1580947  1254912.3750
    0:31:37  313766.9      0.54     123.6     130.4 alu1/dwpipe15/net1536484  1256278.2500
    0:31:37  314046.2      0.53     122.2     130.1 alu1/dwpipe15/net1560696  1256916.5000
    0:31:38  314639.8      0.53     121.0     129.5 alu1/dwpipe15/net1527981  1259243.3750
    0:31:39  315006.4      0.53     121.0     129.0 alu1/dwpipe15/net1547962  1260334.3750
    0:31:40  315434.4      0.53     120.8     128.5 alu1/dwpipe15/net1563108  1261729.6250
    0:31:40  315946.8      0.53     120.2     127.9 alu1/dwpipe15/net1536191  1263221.6250
    0:31:42  316201.7      0.53     121.5     127.5 alu1/dwpipe15/net1530612  1263933.0000
    0:31:43  316704.3      0.53     122.0     127.0 alu1/dwpipe14/net1568235  1265905.1250
    0:31:44  317349.6      0.52     121.3     126.4 alu1/dwpipe14/net1569785  1268472.1250
    0:31:45  318065.3      0.52     121.2     125.7 alu1/dwpipe15/net1543929  1271489.1250
    0:31:47  318501.2      0.52     120.7     125.2 alu1/dwpipe15/net1544986  1273223.1250
    0:31:48  318931.1      0.52     120.8     124.8 alu1/dwpipe15/net1561125  1274718.1250
    0:31:50  319284.0      0.52     120.5     124.6 alu1/dwpipe15/net1554765  1275661.3750
    0:31:51  319678.7      0.52     120.4     124.2 alu1/dwpipe14/net1573094  1277054.2500
    0:31:51  320117.5      0.52     120.4     123.8 alu1/dwpipe15/net1552424  1278701.8750
    0:31:53  320381.2      0.52     120.3     123.6 alu1/dwpipe15/net1526039  1279392.6250
    0:31:54  320806.4      0.52     119.6     123.1 alu1/dwpipe9/net1584069   1281234.5000
    0:31:55  321252.3      0.52     119.6     122.7 alu1/dwpipe15/net1557234  1283152.3750
    0:31:56  321590.2      0.52     119.5     122.4 alu1/dwpipe15/net1555222  1284314.8750
    0:31:57  321880.7      0.51     118.9     122.2 alu1/dwpipe15/net1538742  1285396.3750
    0:31:58  321915.9      0.51     118.9     122.2 alu1/dwpipe15/net1542982  1285440.6250
    0:31:59  321982.5      0.51     118.8     122.1 alu1/dwpipe15/net1545879  1285572.5000
    0:32:00  322203.1      0.51     118.6     121.9 alu1/dwpipe14/net1565039  1286353.8750
    0:32:01  322477.6      0.51     118.6     121.6 alu1/dwpipe15/net1562336  1287185.1250
    0:32:01  322900.9      0.51     118.6     121.3 alu1/dwpipe13/net1578020  1288971.8750
    0:32:02  323015.4      0.51     118.4     121.2 alu1/dwpipe15/net1586992  1289402.0000
    0:32:04  323603.5      0.51     118.1     120.7 alu1/dwpipe14/net1566857  1291886.0000
    0:32:05  324469.3      0.51     118.2     120.0 alu1/dwpipe15/net1554552  1294965.6250
    0:32:06  325024.5      0.51     118.1     119.4 alu1/dwpipe12/net1581890  1296781.5000
    0:32:06  325350.2      0.51     118.1     119.2 alu1/dwpipe15/net1543843  1298104.2500
    0:32:08  325485.8      0.51     118.2     119.1 alu1/dwpipe15/net1546923  1298361.6250
    0:32:09  325805.4      0.51     118.1     118.9 alu1/dwpipe14/net1564849  1299629.0000
    0:32:10  326329.6      0.51     117.9     118.5 alu1/dwpipe11/net1582940  1301609.8750
    0:32:11  327207.7      0.51     117.6     117.8 alu1/dwpipe15/net1546006  1304783.1250
    0:32:12  327660.6      0.51     117.5     117.5 alu1/dwpipe15/net1539580  1305847.3750
    0:32:12  328259.4      0.51     117.4     117.0 alu1/dwpipe15/net1527885  1308401.8750
    0:32:13  328384.2      0.51     117.4     116.9 alu1/dwpipe15/net1546640  1308659.3750
    0:32:14  328529.2      0.51     117.2     116.8 alu1/dwpipe15/net1564114  1309012.0000
    0:32:15  328620.3      0.51     117.2     116.8 alu1/dwpipe15/net1557631  1309166.1250
    0:32:16  329152.0      0.51     116.4     116.3 alu1/dwpipe14/net1565560  1311042.5000
    0:32:16  329702.5      0.51     116.0     115.8 alu1/dwpipe15/net1531914  1313028.1250
    0:32:17  329935.7      0.51     115.9     115.5 alu1/dwpipe15/net1540886  1313582.2500
    0:32:18  330128.1      0.51     115.9     115.3 alu1/dwpipe15/net1551321  1313946.3750
    0:32:19  330324.3      0.51     116.0     115.1 alu1/dwpipe15/net1554830  1314498.8750
    0:32:20  330537.8      0.50     115.7     114.9 alu1/dwpipe15/net1542478  1315248.7500
    0:32:21  330626.5      0.50     115.6     114.8 alu1/dwpipe15/net1544107  1315606.8750
    0:32:21  330967.7      0.50     115.5     114.6 alu1/dwpipe14/net1566225  1316784.7500
    0:32:22  331583.9      0.50     115.5     114.1 alu1/dwpipe14/net1568632  1319157.2500
    0:32:23  331953.7      0.50     115.5     113.8 alu1/dwpipe15/net1543008  1320402.1250
    0:32:24  332095.9      0.50     115.4     113.7 alu1/dwpipe15/net1553556  1320804.1250
    0:32:24  332103.9      0.50     115.4     113.7 alu1/dwpipe15/net1587137  1320678.5000
    0:32:25  333223.2      0.50     115.5     112.4 alu1/dwpipe14/net1565274  1325608.3750
    0:32:26  335130.4      0.50     115.5     110.2 alu1/dwpipe15/net1536195  1334672.7500
    0:32:27  337002.9      0.50     115.4     108.1 alu1/dwpipe15/net1561977  1344226.1250
    0:32:28  338910.2      0.50     115.4     105.9 alu1/dwpipe13/net1579621  1353091.6250
    0:32:29  340812.2      0.50     115.3     103.8 alu1/dwpipe15/net1528641  1361729.7500
    0:32:31  342771.1      0.50     115.2     101.6 alu1/dwpipe15/net1543680  1371638.1250
    0:32:32  344698.0      0.50     115.1      99.5 alu1/dwpipe15/net1559542  1381294.3750
    0:32:33  346022.4      0.50     115.1      98.2 alu1/dwpipe13/net1577431  1387651.6250
    0:32:34  347300.3      0.50     115.1      97.3 alu1/dwpipe14/net1570128  1393293.5000
    0:32:36  347882.2      0.50     115.1      96.8 alu1/dwpipe15/net1553832  1395922.0000
    0:32:37  347887.9      0.50     115.1      96.8 alu1/dwpipe15/net1547470  1395942.5000
    0:32:38  348946.1      0.50     113.9      95.9 alu1/dwsqpi15/net1522477  1400690.5000
    0:32:39  349641.6      0.50     113.8      95.6 rf/net1516519             1403213.2500
    0:32:40  350175.2      0.50     113.8      95.4 alu1/dwpipe15/net1530510  1404680.1250
    0:32:41  350513.1      0.50     113.7      95.2 alu1/dwpipe12/net1582031  1406026.1250
    0:32:42  350951.0      0.50     113.7      94.9 alu1/dwpipe15/net1550378  1408072.6250
    0:32:44  351187.0      0.50     113.4      94.7 alu1/dwpipe15/net1528543  1409300.0000
    0:32:46  352417.5      0.50     113.2      94.0 alu1/dwpipe13/net1581211  1414847.8750
    0:32:47  353787.4      0.50     113.0      93.3 alu1/dwpipe15/net1535060  1421350.5000
    0:32:48  355055.0      0.50     113.0      92.6 alu1/dwpipe15/net1550074  1427842.2500
    0:32:51  356192.6      0.50     112.8      92.0 alu1/dwpipe15/net1629179  1433656.6250
    0:32:52  356508.0      0.50     112.3      91.8 alu1/dwpipe9/remainder[13] 1434996.3750
    0:32:53  357807.9      0.50     112.3      90.9 alu1/dwpipe14/net1571362  1440263.1250
    0:32:54  358189.5      0.50     112.3      90.7 alu1/dwpipe15/net1545331  1441866.6250
    0:32:55  358402.5      0.50     112.3      90.6 alu1/dwsqpi15/net1589230  1442978.1250
    0:32:56  358391.3      0.50     112.1      90.5 alu1/dwpipe15/net1564241  1442874.3750
    0:32:58  358393.6      0.50     112.1      90.5 alu1/dwpipe15/net1536264  1442897.3750
    0:33:00  358398.8      0.50     112.0      90.5 alu1/dwsqpi15/net1518188  1442923.8750
    0:33:01  358484.2      0.50     111.9      90.5 alu1/dwpipe15/net1594394  1443385.8750
    0:33:01  358497.3      0.50     111.9      90.5 alu1/dwpipe15/net1599058  1443458.7500
    0:33:03  358538.2      0.50     111.9      90.4 alu1/dwpipe15/net1529855  1443595.6250
    0:33:03  358664.9      0.50     111.9      90.3 alu1/dwpipe15/net1539547  1444277.6250
    0:33:05  358664.9      0.50     111.9      90.3 alu1/dwpipe15/net1526875  1444277.6250
    0:33:06  358664.9      0.50     111.6      90.3 alu1/dwpipe15/net1589982  1444277.6250
    0:33:08  358668.2      0.50     111.6      90.3 alu1/dwpipe15/net1537088  1444305.8750
    0:33:09  358673.3      0.50     111.6      90.3 alu1/dwpipe15/net1553194  1444332.3750
    0:33:17  358673.3      0.50     111.5      90.3 alu1/dwpipe14/net1565748  1444332.3750
    0:33:21  358675.7      0.50     111.5      90.3 alu1/dwpipe15/net1529400  1444319.5000
    0:33:23  358688.8      0.50     111.2      90.3 alu1/dwpipe13/net1574267  1444343.7500
    0:33:24  358703.3      0.50     111.2      90.3 alu1/dwpipe15/net1554894  1444382.5000
    0:33:28  358701.9      0.50     111.2      90.3 alu1/dwpipe15/net1543352  1444376.2500
    0:33:29  358700.1      0.50     111.2      90.3 alu1/dwpipe13/net1574948  1444353.3750
    0:33:30  358694.0      0.50     111.3      90.3 alu1/dwpipe13/net1576661  1444200.0000
    0:33:31  358687.9      0.50     111.0      90.3 alu1/dwpipe14/quotient[30] 1444104.2500
    0:33:31  358683.6      0.50     110.9      90.3 alu1/dwpipe14/net1567990  1444023.7500
    0:33:33  358677.1      0.50     110.9      90.3 alu1/dwpipe15/net1526804  1443886.1250
    0:33:34  358676.1      0.50     110.9      90.3 alu1/dwpipe15/net1531750  1443872.7500
    0:33:35  358675.7      0.50     110.9      90.3 alu1/dwpipe15/net1536429  1443868.3750
    0:33:35  358675.2      0.50     110.9      90.3 alu1/dwpipe15/net1538512  1443863.8750
    0:33:36  358674.7      0.50     110.8      90.3 alu1/dwpipe15/net1541745  1443859.5000
    0:33:37  358674.3      0.50     110.8      90.3 alu1/dwpipe15/net1548609  1443855.1250
    0:33:38  358671.0      0.50     110.8      90.3 alu1/dwpipe15/net1530548  1443850.1250
    0:33:38  358670.5      0.50     110.7      90.3 alu1/dwpipe15/net1555751  1443845.6250
    0:33:39  358669.6      0.50     110.7      90.3 alu1/dwpipe15/net1560153  1443832.3750
    0:33:40  358669.1      0.50     110.7      90.3 alu1/dwpipe15/net1563344  1443823.3750
    0:33:40  358667.7      0.50     110.7      90.3 alu1/dwpipe15/net1527110  1443810.1250
    0:33:41  358666.7      0.50     110.7      90.3 alu1/dwpipe15/net1561525  1443801.3750
    0:33:41  358664.4      0.50     110.7      90.3 alu1/dwpipe15/net1540046  1443793.6250
    0:33:42  358660.2      0.50     110.7      90.3 alu1/dwsqpi15/net1518723  1443775.2500
    0:33:43  358655.0      0.50     110.7      90.3 alu1/dwpipe15/net1561371  1443702.1250
    0:33:45  358664.9      0.50     110.7      90.3 rf/net1517910             1443701.6250
    0:33:47  358675.7      0.50     111.7      90.3 alu1/dwpipe15/U_DIV/net1114055 1443723.6250
    0:33:48  358675.2      0.50     111.7      90.3 alu1/dwpipe15/net1555746  1443719.2500
    0:33:50  358672.4      0.50     111.7      90.3 alu1/dwsqpi1/net1525513   1443657.7500
    0:33:51  358659.2      0.50     111.7      90.3 rf/net1513220             1443407.3750
    0:33:53  358659.7      0.50     111.7      90.3 net1500633                1443416.3750
    0:33:54  359756.9      0.50     111.3      87.6 net1500667                1447921.5000
    0:33:55  360948.5      0.50     111.3      86.1 net1507677                1452889.3750
    0:33:56  362263.5      0.50     111.3      85.0 net1508167                1458337.2500
    0:33:57  363746.0      0.50     111.3      83.8 net1505351                1464252.0000
    0:33:57  365397.0      0.50     111.3      83.0 net1502577                1470831.3750
    0:33:59  366992.6      0.50     111.3      82.3 net1508265                1477076.6250
    0:34:01  368012.4      0.50     111.3      81.8 net1502996                1481306.0000
    0:34:02  368435.7      0.50     111.3      81.6 net1501726                1483286.8750
    0:34:03  369058.9      0.50     111.3      81.3 net1503916                1486352.5000
    0:34:04  369291.2      0.50     111.3      81.2 net1500556                1487252.2500
    0:34:05  369938.4      0.50     111.3      80.9 net1689                   1489924.0000
    0:34:07  370369.2      0.50     111.3      80.8 alu1/rA_8bit_div_p2[7]    1491610.5000
    0:34:09  370984.0      0.50     111.3      80.2 net1512297                1496784.0000
    0:34:10  371420.4      0.50     111.3      79.7 net1499982                1500448.7500
    0:34:11  371416.2      0.50     111.3      79.7 net1512335                1500372.7500
    0:34:12  371569.2      0.50     111.3      79.6 net1504362                1501728.8750
    0:34:13  371567.8      0.50     111.3      79.6 net1507734                1501702.0000
    0:34:14  371561.7      0.50     111.3      79.6 net1501922                1501615.5000
    0:34:15  371565.9      0.50     111.3      79.6 alu1/dwpipe15/net1534511  1501600.2500
    0:34:16  371611.4      0.50     111.3      79.5 alu1/dwpipe15/net1541332  1501677.1250
    0:34:17  371724.1      0.50     110.9      79.4 alu1/dwpipe15/net1561832  1501867.0000
    0:34:18  371742.8      0.50     110.9      79.3 alu1/dwpipe15/net1587815  1501827.5000
    0:34:19  371771.5      0.50     110.9      79.3 alu1/dwpipe13/net1577953  1501850.5000
    0:34:22  371781.3      0.50     110.9      79.3 alu1/dwpipe15/net1530657  1501862.7500
    0:34:23  371837.2      0.50     110.6      79.2 alu1/dwpipe15/net1546487  1501923.5000
    0:34:24  371877.5      0.50     110.0      79.2 alu1/dwpipe15/net1528839  1501993.5000
    0:34:26  371906.2      0.50     110.0      79.1 alu1/dwpipe15/net1544187  1502072.6250
    0:34:27  371959.2      0.50     110.0      79.1 alu1/dwpipe15/net1533493  1502206.0000
    0:34:27  371993.9      0.50     110.0      79.1 alu1/dwpipe15/net1549181  1502304.8750
    0:34:28  372074.2      0.50     110.0      79.0 alu1/dwpipe15/net1563861  1502571.0000
    0:34:29  372099.5      0.50     109.9      78.9 alu1/dwpipe15/net1535615  1502669.0000
    0:34:31  372127.2      0.50     109.9      78.9 alu1/dwpipe15/net1539137  1502770.6250
    0:34:32  372173.2      0.50     109.8      78.9 alu1/dwpipe13/net1576240  1502937.6250
    0:34:33  372202.3      0.50     109.8      78.8 alu1/dwpipe15/net1633566  1503000.7500
    0:34:34  372217.3      0.50     109.8      78.8 alu1/dwpipe15/net1559389  1503016.7500
    0:34:35  372232.8      0.50     109.8      78.8 alu1/dwpipe14/net1565013  1503059.3750
    0:34:35  372291.0      0.50     109.8      78.7 alu1/dwpipe15/net1552863  1503212.0000
    0:34:36  372371.2      0.50     109.8      78.6 alu1/dwpipe15/net1538956  1503508.7500
    0:34:36  372378.3      0.50     109.8      78.6 alu1/dwpipe15/net1559477  1503535.6250
    0:34:37  372374.1      0.50     109.8      78.6 alu1/dwpipe15/net1595478  1503511.0000
    0:34:38  372378.3      0.50     109.8      78.6 alu1/dwpipe15/net1543272  1503516.1250
    0:34:39  372378.7      0.50     109.8      78.6 alu1/dwpipe15/net1531374  1503499.8750
    0:34:39  372415.4      0.50     109.8      78.6 alu1/dwpipe15/net1531484  1503650.5000
    0:34:40  372437.9      0.50     109.8      78.5 alu1/dwpipe15/net1554015  1503678.3750
    0:34:40  372597.9      0.50     109.8      78.5 alu1/dwpipe13/net1577797  1504237.1250
    0:34:41  372604.0      0.50     109.9      78.5 alu1/dwpipe15/net1559948  1504234.5000
    0:34:42  375256.0      0.50     109.9      78.0 rf/net1517079             1511979.8750
    0:34:43  376039.3      0.50     108.5      77.8 alu1/dwsqpi14/net1523885  1514695.7500
    0:34:44  376115.8      0.50     108.3      77.7 alu1/dwpipe15/net1596416  1515020.1250
    0:34:45  376970.4      0.50     108.3      77.5 rf/net1515038             1518544.7500
    0:34:46  377838.1      0.50     108.2      77.2 alu1/dwpipe13/net1631844  1522454.6250
    0:34:47  377886.5      0.50     108.2      77.2 alu1/dwpipe15/net1561467  1522789.1250
    0:34:49  377856.9      0.49     108.1      77.2 alu1/dwpipe15/net1588509  1522795.6250
    0:34:51  377886.5      0.49     108.1      77.2 alu1/dwpipe15/net1601224  1522961.1250
    0:34:52  377858.8      0.49     108.1      77.1 alu1/dwpipe15/net1533644  1522876.6250
    0:34:54  377909.5      0.49     108.1      77.1 alu1/dwpipe13/U_DIV/net679270 1523119.7500
    0:34:56  378326.2      0.49     108.1      76.9 alu1/dwpipe15/net1552972  1525113.3750
    0:34:56  378410.2      0.49     108.0      76.8 alu1/dwpipe15/net1650550  1525923.5000
    0:34:57  378464.2      0.49     107.9      76.8 alu1/dwpipe11/net1651639  1526557.7500
    0:34:58  378596.0      0.49     107.9      76.6 alu1/dwpipe15/net1654398  1527224.0000
    0:34:59  378799.7      0.49     107.7      76.5 alu1/dwpipe15/net1534947  1528254.2500
    0:35:01  378799.7      0.49     107.4      76.5 alu1/dwpipe15/net1590023  1528254.2500
    0:35:02  378965.4      0.49     107.6      76.4 alu1/dwpipe15/net1535345  1529120.5000
    0:35:04  378962.1      0.49     107.6      76.4 alu1/dwpipe15/net1651691  1529113.7500
    0:35:06  379518.7      0.49     107.5      76.2 alu1/dwpipe14/net1565528  1531674.3750
    0:35:11  379521.5      0.49     107.5      76.2 alu1/dwpipe15/net1536439  1531677.6250
    0:35:12  379874.4      0.49     107.5      76.1 alu1/dwsqpi15/net1519438  1533154.6250
    0:35:18  380297.7      0.49     107.4      75.9 alu1/dwpipe15/net1529718  1535170.1250
    0:35:19  380302.4      0.49     107.4      75.9 alu1/dwpipe1/net1585914   1535187.7500
    0:35:21  380534.7      0.49     107.2      75.7 alu1/dwpipe13/net1575647  1536236.7500
    0:35:25  380537.1      0.49     107.2      75.7 alu1/dwpipe9/net1634885   1536259.7500
    0:35:25  380681.1      0.49     107.1      75.6 alu1/dwpipe13/net1575150  1537566.1250
    0:35:26  380721.0      0.49     107.0      75.6 alu1/dwpipe13/net1577763  1537947.3750
    0:35:27  380904.5      0.49     107.0      75.5 alu1/dwpipe14/net1566827  1539477.3750
    0:35:28  380959.0      0.49     107.0      75.4 alu1/dwpipe14/net1569681  1539929.5000
    0:35:29  381398.2      0.49     107.0      75.0 rf/net1609142             1543671.2500
    0:35:30  381975.5      0.49     107.0      74.3 rf/net1771997             1548536.0000
    0:35:31  382158.5      0.49     106.8      74.1 alu1/dwpipe15/net1530169  1550091.7500
    0:35:31  382160.8      0.49     106.8      74.1 alu1/dwpipe15/net1533802  1550134.2500
    0:35:32  382160.4      0.49     106.8      74.1 alu1/dwpipe15/net1527772  1550144.6250
    0:35:32  382152.9      0.49     106.9      74.1 alu1/dwpipe15/net1538430  1550129.3750
    0:35:33  382144.4      0.49     106.9      74.1 alu1/dwpipe15/net1541895  1550115.5000
    0:35:34  382139.7      0.49     106.8      74.1 alu1/dwpipe15/net1545184  1550126.5000
    0:35:34  382137.4      0.49     106.8      74.1 alu1/dwpipe15/net1548387  1550122.8750
    0:35:35  382134.1      0.49     106.8      74.1 alu1/dwpipe15/net1551094  1550127.5000
    0:35:35  382129.9      0.49     106.8      74.1 alu1/dwpipe15/net1554177  1550120.5000
    0:35:37  382134.6      0.49     106.8      74.1 alu1/dwpipe15/net1564167  1550177.3750
    0:35:37  382146.8      0.49     106.8      74.1 alu1/dwpipe15/net1531268  1550331.5000
    0:35:39  382133.6      0.49     106.8      74.1 alu1/dwpipe15/net1549149  1550329.7500
    0:35:39  382137.4      0.49     106.7      74.1 alu1/dwpipe15/net1561242  1550357.8750
    0:35:40  382137.4      0.49     106.7      74.1 alu1/dwsqpi15/net1518059  1550464.3750
    0:35:41  382133.6      0.49     106.7      74.1 alu1/dwpipe15/net1539080  1550442.8750
    0:35:41  382133.6      0.49     106.7      74.1 alu1/dwpipe15/net1539644  1550442.8750
    0:35:44  382135.5      0.49     106.7      74.1 alu1/dwsqpi2/net1525496   1550456.8750
    0:35:44  382140.2      0.49     106.7      74.1 alu1/dwpipe10/net1583245  1550494.7500
    0:35:45  382179.6      0.49     106.7      74.1 alu1/dwpipe14/net1571181  1550829.7500
    0:35:45  382188.1      0.49     106.7      74.0 alu1/dwpipe15/net1549822  1550943.2500
    0:35:46  382159.9      0.49     106.7      74.0 alu1/dwsqpi15/net1517962  1550885.1250
    0:35:48  382159.4      0.49     106.7      74.0 rf/net1513987             1550876.2500
    0:35:53  382157.1      0.49     106.7      74.0 net1512464                1550816.2500
    0:35:55  382155.2      0.49     106.7      74.0 net1588942                1550813.0000
    0:35:56  382157.1      0.49     106.7      74.0 net1509045                1550827.1250
    0:35:57  382160.8      0.49     106.7      74.0 net1505642                1550861.8750
    0:36:45  382160.4      0.49     106.7      74.0 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1550857.5000
    0:36:47  382216.2      0.47     105.5      74.0 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1550811.6250
    0:36:49  382238.3      0.47     105.0      74.0 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1551042.1250
    0:36:50  382246.3      0.45     104.8      74.0 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1551069.6250
    0:36:51  382258.9      0.44     104.4      74.0 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1551164.1250
    0:36:53  382277.7      0.41     104.6      74.0 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1551282.6250
    0:36:55  382372.0      0.40     104.3      74.0 alu1/dwpipe15/U_DIV/clk_r_REG84_S2/D 1551606.7500
    0:36:56  382381.9      0.39     103.9      74.0 alu1/dwpipe15/U_DIV/clk_r_REG84_S2/D 1551684.6250
    0:36:58  382382.3      0.39     103.7      73.9 alu1/dwpipe15/U_DIV/clk_r_REG84_S2/D 1551662.5000
    0:36:59  382389.4      0.39     103.5      73.9 alu1/dwpipe15/U_DIV/clk_r_REG84_S2/D 1551698.3750
    0:37:00  382418.0      0.38     103.0      73.9 alu1/dwpipe15/U_DIV/clk_r_REG84_S2/D 1551957.5000
    0:37:02  382418.5      0.38     102.7      73.9 alu1/dwpipe15/U_DIV/clk_r_REG45_S2/D 1551908.5000
    0:37:03  382423.6      0.38     102.5      73.9 alu1/dwpipe15/U_DIV/clk_r_REG84_S2/D 1551968.8750
    0:37:04  382442.9      0.38     102.4      73.9 alu1/dwpipe15/U_DIV/clk_r_REG84_S2/D 1552095.7500
    0:37:04  382459.3      0.37     102.2      73.9 alu1/dwpipe15/U_DIV/clk_r_REG84_S2/D 1552158.7500
    0:37:06  382488.4      0.37     101.9      73.9 alu1/dwpipe15/U_DIV/clk_r_REG45_S2/D 1552342.5000
    0:37:07  382625.0      0.37     101.7      73.9 alu1/dwpipe15/U_DIV/clk_r_REG45_S2/D 1552723.1250
    0:37:09  382634.4      0.36     101.3      73.9 alu1/dwpipe15/U_DIV/clk_r_REG45_S2/D 1552774.7500
    0:37:11  382657.8      0.36     100.9      73.8 alu1/dwpipe15/U_DIV/clk_r_REG45_S2/D 1552945.7500
    0:37:12  382656.4      0.36     100.9      73.8 alu1/dwpipe15/U_DIV/clk_r_REG45_S2/D 1552954.1250
    0:37:13  382663.5      0.36     100.7      73.8 alu1/dwpipe15/U_DIV/clk_r_REG45_S2/D 1552971.6250
    0:37:15  382662.1      0.36     100.5      73.8 alu1/dwpipe15/U_DIV/clk_r_REG84_S2/D 1552914.2500
    0:37:17  382671.4      0.35     100.2      73.8 EX_WB_reg_data_reg[23]/D  1552943.3750
    0:37:18  382694.0      0.35      99.9      73.8 EX_WB_reg_data_reg[23]/D  1552974.7500
    0:37:20  382710.9      0.35      99.7      73.8 alu1/dwpipe15/U_DIV/clk_r_REG84_S2/D 1553015.2500
    0:37:22  382726.8      0.34      99.1      73.8 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1553152.0000
    0:37:23  382728.2      0.34      99.1      73.8 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1553172.8750
    0:37:24  382730.6      0.34      99.1      73.8 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1553212.3750
    0:37:25  382735.7      0.34      98.8      73.8 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1553236.6250
    0:37:26  382753.1      0.34      98.8      73.8 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1553351.7500
    0:37:27  382755.0      0.34      98.5      73.8 EX_WB_reg_data_reg[9]/D   1553381.7500
    0:37:29  382772.3      0.34      98.4      73.8 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1553434.3750
    0:37:30  382779.4      0.34      98.2      73.8 alu1/dwpipe15/U_DIV/clk_r_REG45_S2/D 1553461.7500
    0:37:31  382776.6      0.34      98.2      73.8 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1553458.2500
    0:37:33  382805.2      0.33      98.2      73.7 EX_WB_reg_data_reg[23]/D  1553613.1250
    0:37:35  382817.4      0.33      97.8      73.7 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1553696.5000
    0:37:36  382816.0      0.33      97.7      73.7 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1553691.6250
    0:37:38  382829.6      0.33      97.2      73.7 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1553746.3750
    0:37:40  382831.9      0.33      97.0      73.7 EX_WB_reg_data_reg[0]/D   1553760.3750
    0:37:42  382846.0      0.32      95.7      73.7 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1553807.8750
    0:37:43  382857.7      0.32      95.4      73.7 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1553879.8750
    0:37:45  382872.3      0.32      94.6      73.7 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1553982.8750
    0:37:46  382877.0      0.32      94.5      73.7 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1554006.1250
    0:37:47  382883.6      0.32      94.4      73.7 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1554069.8750
    0:38:33  382893.9      0.33      95.6      73.7 alu1/dwpipe15/net1586772  1554133.3750
    0:38:37  383434.0      0.77     206.9      72.6 alu1/dwpipe15/net1563791  1557255.8750
    0:38:40  384108.4      0.87     225.5      71.6 alu1/dwpipe15/net1588209  1560837.3750
    0:38:43  384763.6      0.99     255.3      70.6 alu1/dwpipe15/net1528833  1564700.1250
    0:38:45  385621.9      1.03     268.2      69.1 alu1/dwpipe15/net1535295  1571775.5000
    0:38:46  386600.4      1.03     268.4      67.5 alu1/dwpipe15/net1551420  1580012.7500
    0:38:48  387526.8      1.11     281.1      66.1 alu1/dwpipe15/net1563960  1587451.0000
    0:38:50  388295.5      1.11     291.2      65.0 alu1/dwpipe15/net1564733  1592651.6250
    0:38:53  389163.7      1.25     342.2      63.7 alu1/dwpipe15/net1551227  1599038.1250
    0:38:56  389869.6      1.30     366.7      62.6 alu1/dwpipe15/net1558957  1604082.6250
    0:38:58  390490.4      1.40     383.6      61.6 alu1/dwpipe15/net1535028  1608669.3750
    0:39:00  391124.9      1.46     399.0      60.6 alu1/dwpipe15/net1557451  1613230.1250
    0:39:02  391698.4      1.46     414.9      59.9 alu1/dwpipe15/net1553483  1617837.5000
    0:39:05  392264.4      1.53     429.2      59.2 alu1/dwpipe15/net1543542  1622228.5000
    0:39:08  392779.2      1.68     489.7      58.5 alu1/dwpipe15/net1559649  1626102.5000
    0:39:10  393432.5      1.74     507.7      57.7 alu1/dwpipe15/net1547020  1630724.3750
    0:39:13  394164.1      1.81     529.1      56.8 alu1/dwpipe14/net1569625  1635529.8750
    0:39:15  394892.9      1.82     535.3      56.0 alu1/dwpipe14/net1570160  1640526.7500
    0:39:17  395646.6      1.86     545.2      55.1 alu1/dwpipe15/net1562504  1645617.1250
    0:39:19  396416.8      1.86     554.8      54.3 alu1/dwpipe15/net1546787  1650446.7500
    0:39:20  397240.4      1.86     554.7      53.5 alu1/dwpipe15/net1542994  1655973.5000
    0:39:22  397996.4      1.86     555.6      52.6 alu1/dwpipe15/net1543627  1661093.0000
    0:39:24  398720.1      1.90     569.9      51.9 alu1/dwpipe15/net1525805  1665982.1250
    0:39:25  399417.0      1.90     572.3      51.1 alu1/dwpipe15/net1549960  1670759.0000
    0:39:27  400148.2      1.91     573.5      50.4 alu1/dwpipe15/net1532823  1675739.1250
    0:39:30  400964.3      1.91     575.7      49.7 alu1/dwpipe15/net1531088  1681155.6250
    0:39:33  401685.6      1.98     587.2      49.0 alu1/dwpipe15/net1536887  1686081.2500
    0:39:36  402465.6      1.98     598.2      48.4 alu1/dwpipe15/net1555602  1691064.5000
    0:39:40  403011.8      2.14     655.3      47.5 alu1/dwpipe13/net1576511  1696623.8750
    0:39:44  403593.8      2.19     667.3      46.4 alu1/dwpipe11/net1582746  1703063.3750
    0:39:47  404487.8      2.24     698.8      45.2 alu1/dwpipe15/net1548972  1712826.0000
    0:39:51  405391.7      2.29     724.0      44.2 alu1/dwsqpi15/net1519829  1721989.5000
    0:39:52  406295.1      2.29     724.0      43.8 rf/net1517866             1729594.6250
    0:39:55  407320.9      2.36     744.4      43.2 rf/net1514570             1738647.6250
    0:39:58  407727.4      2.46     767.2      42.5 alu1/dwpipe15/net1654392  1743337.7500
    0:40:02  408110.8      2.46     767.9      42.2 alu1/dwsqpi11/net1524960  1747213.1250
    0:40:05  408450.6      2.46     770.6      41.9 alu1/dwpipe15/net1558065  1750609.2500
    0:40:13  408469.3      2.46     770.5      41.8 alu1/dwsqpi9/net1525210   1750804.0000
    0:40:25  408938.2      2.60     792.5      41.3 alu1/dwpipe15/net1623216  1755695.0000
    0:40:27  409015.1      2.60     795.1      41.2 alu1/dwpipe15/net1535564  1756638.6250
    0:40:38  409256.3      2.61     812.3      40.8 alu1/dwsqpi13/net1600069  1759660.8750
    0:40:41  410293.5      2.61     821.3      40.0 alu1/dwpipe13/net1578030  1770202.6250
    0:40:45  411313.8      2.61     847.2      39.3 alu1/dwpipe15/remainder[62] 1780682.7500
    0:40:49  412308.2      2.69     856.3      38.5 alu1/dwpipe15/net1534744  1790878.5000
    0:40:52  413282.0      2.69     857.3      37.8 alu1/dwpipe15/net1538210  1800904.7500
    0:40:56  414266.6      2.69     862.3      37.1 alu1/dwpipe15/net1542241  1811007.8750
    0:41:02  415269.5      2.69     862.8      36.3 alu1/dwpipe15/net1549420  1821277.7500
    0:41:06  416232.5      2.69     868.4      35.6 alu1/dwpipe15/net1552656  1831388.2500
    0:41:10  417166.4      2.72     882.3      34.9 alu1/dwpipe15/net1560847  1841099.5000
    0:41:14  418113.0      2.74     888.6      34.1 alu1/dwpipe15/net1531992  1850914.7500
    0:41:18  419073.2      2.77     902.8      33.4 alu1/dwpipe15/net1543099  1860789.8750
    0:41:23  420017.9      2.80     914.4      32.7 alu1/dwpipe15/net1624010  1870625.8750
    0:41:32  420499.8      2.86     939.6      32.2 alu1/dwpipe15/net1532215  1876541.7500
    0:41:38  420502.2      2.86     939.9      32.2 alu1/dwpipe9/net1584080   1876564.7500
    0:41:39  420648.6      2.86     942.4      32.1 alu1/dwpipe15/net1525953  1878125.1250
    0:41:43  421338.0      2.89     950.9      31.5 alu1/dwsqpi15/net1523502  1885537.1250
    0:41:45  421337.1      2.89     950.5      31.5 alu1/dwpipe14/net1569850  1885528.2500
    0:41:46  421335.7      2.89     950.5      31.5 rf/net1514141             1885501.3750
    0:41:47  421334.2      2.89     950.5      31.5 alu1/dwpipe15/net1526917  1885479.1250
    0:41:48  421328.6      2.89     950.4      31.5 alu1/dwpipe15/net1537806  1885433.2500
    0:41:49  421323.5      2.89     949.7      31.5 alu1/dwpipe15/net1548638  1885330.1250
    0:41:50  421319.7      2.88     948.8      31.5 alu1/dwpipe15/net1561657  1885274.6250
    0:41:52  421318.3      2.88     948.6      31.5 alu1/dwpipe15/net1589726  1885139.6250
    0:41:57  421316.4      2.87     948.3      31.5 alu1/dwpipe15/net1531224  1885091.5000
    0:42:00  421575.5      2.87     960.3      31.3 net1502009                1887060.8750
    0:42:01  422564.8      2.87     960.3      30.9 net1504161                1895401.8750
    0:42:03  423593.0      2.87     962.7      30.7 net1507156                1904081.5000
    0:42:04  423835.1      2.88     962.8      30.6 alu1/rB_8bit_div_p2[6]    1906145.6250
    0:42:06  423926.7      2.91     964.0      30.5 alu1/rB_16bit_div_p1[14]  1907151.0000
    0:42:07  423981.6      2.91     964.0      30.5 net1503570                1907741.6250
    0:42:08  423980.2      2.91     964.0      30.5 net1507612                1907714.7500
    0:42:10  423979.2      2.91     964.0      30.5 net1501416                1907696.8750
    0:42:12  423975.5      2.91     964.0      30.5 net1509023                1907625.2500
    0:42:14  423993.3      2.84     958.9      30.5 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1907758.6250
    0:42:19  423948.7      2.68     933.3      30.5 EX_WB_reg_data_reg[37]/D  1907999.8750
    0:42:22  423886.3      2.61     909.1      30.5 EX_WB_reg_data_reg[37]/D  1907730.2500
    0:42:25  424046.8      2.57     900.1      30.5 alu1/dwpipe15/U_DIV/u_add_PartRem_1_20_1/clk_r_REG175_S1/D 1908163.3750
    0:42:29  424029.9      2.53     888.1      30.5 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908206.0000
    0:42:32  424102.2      2.49     873.6      30.5 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908511.0000
    0:42:35  424079.2      2.47     866.9      30.5 alu1/dwpipe15/U_DIV/u_add_PartRem_1_20_2/clk_r_REG159_S1/D 1908475.8750
    0:42:38  424010.2      2.43     855.6      30.5 EX_WB_reg_data_reg[26]/D  1908455.8750
    0:42:41  423905.1      2.40     846.1      30.5 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908337.0000
    0:42:45  423822.5      2.38     840.5      30.5 EX_WB_reg_data_reg[37]/D  1908073.6250
    0:42:49  423729.1      2.36     834.8      30.5 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1907810.5000
    0:42:53  423700.0      2.34     830.3      30.5 EX_WB_reg_data_reg[26]/D  1907810.2500
    0:42:56  423650.2      2.32     820.2      30.5 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1907821.5000
    0:42:59  423653.1      2.29     815.8      30.5 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908159.1250
    0:43:02  423697.2      2.27     808.5      30.5 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908238.0000
    0:43:04  423704.2      2.27     805.4      30.5 EX_WB_reg_data_reg[37]/D  1908234.0000
    0:43:08  423688.7      2.24     792.9      30.5 alu1/dwpipe15/U_DIV/u_add_PartRem_1_20_1/clk_r_REG175_S1/D 1908289.7500
    0:43:11  423570.0      2.22     790.0      30.5 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908105.2500
    0:43:15  423540.9      2.21     788.3      30.5 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908057.3750
    0:43:17  423522.1      2.19     779.4      30.5 EX_WB_reg_data_reg[37]/D  1908041.1250
    0:43:20  423509.0      2.18     778.0      30.5 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908160.1250
    0:43:23  423486.5      2.16     772.0      30.5 alu1/dwpipe15/U_DIV/u_add_PartRem_1_20_1/clk_r_REG175_S1/D 1907982.2500
    0:43:26  423462.1      2.15     768.2      30.5 EX_WB_reg_data_reg[26]/D  1908039.1250
    0:43:28  423436.7      2.13     764.3      30.5 EX_WB_reg_data_reg[26]/D  1908002.7500
    0:43:32  423412.8      2.12     761.1      30.5 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908059.7500
    0:43:35  423420.3      2.12     759.4      30.4 alu1/dwpipe15/U_DIV/clk_r_REG59_S2/D 1908137.1250
    0:43:38  423373.4      2.11     756.4      30.4 EX_WB_reg_data_reg[37]/D  1908139.6250
    0:43:41  423341.0      2.09     749.1      30.4 alu1/dwpipe15/U_DIV/clk_r_REG59_S2/D 1908025.3750
    0:43:44  423341.9      2.08     747.6      30.4 alu1/dwpipe15/U_DIV/clk_r_REG59_S2/D 1908121.6250
    0:43:48  423301.6      2.07     744.3      30.4 alu1/dwpipe15/U_DIV/clk_r_REG59_S2/D 1907949.5000
    0:43:50  423301.6      2.06     743.3      30.4 alu1/dwpipe15/U_DIV/clk_r_REG59_S2/D 1908122.0000
    0:43:52  423235.4      2.06     740.6      30.4 alu1/dwpipe15/U_DIV/u_add_PartRem_1_20_2/clk_r_REG142_S1/D 1908094.2500
    0:43:55  423185.2      2.05     737.6      30.4 alu1/dwpipe15/U_DIV/clk_r_REG59_S2/D 1907886.7500
    0:43:58  423148.1      2.04     735.8      30.4 alu1/dwpipe15/U_DIV/clk_r_REG59_S2/D 1908096.7500
    0:44:00  423142.9      2.03     729.3      30.4 alu1/dwpipe15/U_DIV/clk_r_REG59_S2/D 1908026.5000
    0:44:02  423129.8      2.02     728.3      30.4 alu1/dwpipe15/U_DIV/clk_r_REG59_S2/D 1908165.1250
    0:44:05  423091.8      2.01     726.1      30.4 alu1/dwpipe15/U_DIV/clk_r_REG59_S2/D 1908147.1250
    0:44:08  423039.7      2.01     723.9      30.4 alu1/dwpipe15/U_DIV/clk_r_REG59_S2/D 1908070.8750
    0:44:11  423047.7      2.00     722.9      30.4 alu1/dwpipe15/U_DIV/clk_r_REG59_S2/D 1908152.8750
    0:44:13  423040.2      2.00     721.2      30.4 alu1/dwpipe15/U_DIV/u_add_PartRem_1_20_1/clk_r_REG153_S1/D 1908057.3750
    0:44:15  423008.7      1.99     717.9      30.4 EX_WB_reg_data_reg[37]/D  1907934.7500
    0:44:18  422999.3      1.98     715.7      30.4 EX_WB_reg_data_reg[37]/D  1908170.5000
    0:44:22  422969.8      1.97     714.1      30.4 EX_WB_reg_data_reg[37]/D  1908255.0000
    0:44:24  422949.6      1.97     713.3      30.4 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1908263.3750
    0:44:26  422945.4      1.97     712.9      30.4 alu1/dwpipe15/U_DIV/u_add_PartRem_1_20_3/clk_r_REG165_S1/D 1908246.2500
    0:44:27  422935.5      1.97     712.6      30.4 EX_WB_reg_data_reg[37]/D  1908408.8750
    0:44:29  422917.7      1.96     711.1      30.4 alu1/dwpipe15/U_DIV/u_add_PartRem_1_20_2/clk_r_REG191_S1/D 1908445.1250
    0:44:31  422890.4      1.96     710.1      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908326.2500
    0:44:33  422878.2      1.96     708.7      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908295.8750
    0:44:35  422876.8      1.95     707.6      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908405.2500
    0:44:37  422863.7      1.95     706.4      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908355.2500
    0:44:40  422832.7      1.94     704.4      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908403.3750
    0:44:41  422835.1      1.94     703.9      30.4 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1908372.7500
    0:44:43  422847.3      1.94     703.1      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908463.5000
    0:44:45  422852.0      1.93     700.6      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908557.8750
    0:44:47  422829.9      1.93     699.7      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908432.0000
    0:44:50  422818.6      1.92     696.0      30.4 EX_WB_reg_data_reg[37]/D  1908429.8750
    0:44:52  422779.7      1.91     694.8      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908304.7500
    0:44:54  422773.6      1.91     693.0      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908474.6250
    0:44:56  422751.5      1.90     692.1      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908483.2500
    0:44:58  422729.9      1.90     690.9      30.4 EX_WB_reg_data_reg[37]/D  1908469.3750
    0:45:00  422750.1      1.89     689.5      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1908649.1250
    0:45:02  422729.5      1.89     688.1      30.4 EX_WB_reg_data_reg[37]/D  1908783.0000
    0:45:03  422729.9      1.89     687.9      30.4 EX_WB_reg_data_reg[37]/D  1908810.3750
    0:45:05  422726.7      1.89     686.6      30.4 EX_WB_reg_data_reg[37]/D  1908825.3750
    0:45:07  422684.4      1.88     685.8      30.4 EX_WB_reg_data_reg[37]/D  1908804.2500
    0:45:09  422691.9      1.88     685.0      30.4 EX_WB_reg_data_reg[37]/D  1908862.3750
    0:45:11  422668.5      1.88     684.9      30.4 EX_WB_reg_data_reg[37]/D  1908740.2500
    0:45:13  422671.3      1.88     684.3      30.4 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1908787.2500
    0:45:14  422679.3      1.88     683.7      30.4 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1908921.2500
    0:45:15  422658.6      1.87     682.2      30.4 alu1/dwpipe15/U_DIV/u_add_PartRem_1_20_2/clk_r_REG159_S1/D 1908918.2500
    0:45:17  422638.0      1.87     681.2      30.4 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1908959.2500
    0:45:18  422623.9      1.87     680.0      30.4 EX_WB_reg_data_reg[37]/D  1908964.7500
    0:45:20  422612.2      1.86     678.8      30.4 EX_WB_reg_data_reg[37]/D  1909067.6250
    0:45:21  422620.1      1.86     678.6      30.4 EX_WB_reg_data_reg[37]/D  1909167.0000
    0:45:23  422607.9      1.86     677.6      30.4 EX_WB_reg_data_reg[37]/D  1909116.3750
    0:45:24  422598.1      1.86     676.5      30.4 alu1/dwpipe15/U_DIV/u_add_PartRem_1_20_2/clk_r_REG159_S1/D 1909142.6250
    0:45:27  422556.8      1.85     675.9      30.4 EX_WB_reg_data_reg[37]/D  1909061.7500
    0:45:29  422556.3      1.85     675.1      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1909186.0000
    0:45:30  422558.7      1.85     674.3      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1909238.2500
    0:45:31  422565.2      1.85     674.1      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1909304.1250
    0:45:33  422548.8      1.85     673.8      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1909221.2500
    0:45:34  422544.1      1.85     673.2      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1909198.0000
    0:45:35  422536.1      1.84     671.2      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1909123.8750
    0:45:36  422535.2      1.84     671.0      30.4 alu1/dwpipe15/U_DIV/clk_r_REG17_S2/D 1909136.0000
    0:45:38  423558.3      1.99     692.1      30.2 alu1/dwpipe14/net1565906  1917753.6250
    0:45:40  424625.9      2.04     696.7      30.0 alu1/dwpipe15/net1531142  1926741.5000
    0:45:41  425693.6      2.07     700.7      29.8 alu1/dwpipe15/net1542137  1935729.3750
    0:45:43  426761.2      2.07     707.2      29.6 alu1/dwpipe15/net1552423  1944717.2500
    0:45:46  427828.9      2.18     739.4      29.3 alu1/dwpipe15/net1563450  1953705.1250
    0:45:48  428848.2      2.24     784.5      29.2 alu1/dwpipe10/net1583637  1962301.1250
    0:45:50  429826.7      2.24     788.2      29.0 alu1/dwpipe14/net1568278  1970538.3750
    0:45:51  430805.2      2.24     788.6      28.9 alu1/dwpipe15/net1527335  1978775.6250
    0:45:55  431783.7      2.34     811.0      28.8 alu1/dwpipe15/net1587996  1987012.8750
    0:45:56  432102.3      2.36     815.4      28.7 alu1/dwpipe15/net1590080  1989700.5000
    0:46:02  432118.3      2.38     818.0      28.7 alu1/dwpipe15/net1556890  1989868.0000
    0:46:17  432126.7      2.40     819.9      28.7 alu1/dwpipe15/net1114082  1989959.3750
    0:46:25  432133.8      2.48     827.4      28.7 rf/net1512780             1990043.8750
    0:46:26  432123.5      2.48     827.4      28.7 rf/net1516161             1989847.0000
    0:46:28  432119.2      2.48     827.2      28.7 alu1/dwpipe15/net1532826  1989768.8750
    0:46:30  432117.4      2.48     827.2      28.7 alu1/dwpipe15/net1540397  1989723.8750
    0:46:32  432112.7      2.48     828.2      28.7 alu1/dwpipe15/net1548849  1989674.6250
    0:46:33  432110.8      2.48     827.7      28.7 alu1/dwpipe15/net1554019  1989602.2500
    0:46:35  432107.5      2.48     827.0      28.7 alu1/dwpipe15/net1587868  1989489.3750
    0:46:36  432106.6      2.48     827.0      28.7 alu1/dwpipe1/net1585883   1989476.0000
    0:46:38  432103.7      2.48     827.0      28.7 alu1/dwpipe12/net1582109  1989422.3750
    0:46:45  432102.3      2.48     827.3      28.7 alu1/dwpipe15/net1526836  1989409.1250
    0:46:47  432095.8      2.46     824.9      28.7 alu1/dwpipe15/net1559171  1989272.5000
    0:46:49  432081.2      2.45     823.9      28.7 alu1/dwpipe15/net1588991  1989086.5000
    0:46:59  432080.3      2.45     823.7      28.7 alu1/dwpipe15/U_DIV/clk_r_REG4_S2/D 1989045.8750
    0:47:02  432089.7      2.32     811.5      28.7 alu1/dwpipe15/U_DIV/clk_r_REG46_S2/D 1988988.8750
    0:47:07  432080.7      2.24     804.7      28.7                           1989107.1250
    0:55:34  411382.7      0.47     182.0      66.5                           1807143.8750


  Beginning Leakage Power Optimization  (max_leakage_power 0)
  ------------------------------------

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    0:55:34  411382.7      0.47     182.0      66.5                           1807143.8750
  Global Optimization (Phase 35)
  Global Optimization (Phase 36)
  Global Optimization (Phase 37)
  Global Optimization (Phase 38)
  Global Optimization (Phase 39)
  Global Optimization (Phase 40)
  Global Optimization (Phase 41)
  Global Optimization (Phase 42)
  Global Optimization (Phase 43)
  Global Optimization (Phase 44)
  Global Optimization (Phase 45)
  Global Optimization (Phase 46)
  Global Optimization (Phase 47)
  Global Optimization (Phase 48)
  Global Optimization (Phase 49)
  Global Optimization (Phase 50)
  Global Optimization (Phase 51)
  Global Optimization (Phase 52)
  Global Optimization (Phase 53)
  Global Optimization (Phase 54)
  Global Optimization (Phase 55)
  Global Optimization (Phase 56)
  Global Optimization (Phase 57)
  Global Optimization (Phase 58)
  Global Optimization (Phase 59)
  Global Optimization (Phase 60)
  Global Optimization (Phase 61)
  Global Optimization (Phase 62)
  Global Optimization (Phase 63)
  Global Optimization (Phase 64)
  Global Optimization (Phase 65)
  Global Optimization (Phase 66)
  Global Optimization (Phase 67)
  Global Optimization (Phase 68)
  Global Optimization (Phase 69)
  Global Optimization (Phase 70)
  Global Optimization (Phase 71)
  Global Optimization (Phase 72)
  Global Optimization (Phase 73)
  Global Optimization (Phase 74)
  Global Optimization (Phase 75)
  Global Optimization (Phase 76)
  Global Optimization (Phase 77)
  Global Optimization (Phase 78)
  Global Optimization (Phase 79)
  Global Optimization (Phase 80)
  Global Optimization (Phase 81)
  Global Optimization (Phase 82)
  Global Optimization (Phase 83)
  Global Optimization (Phase 84)
  Global Optimization (Phase 85)
  Global Optimization (Phase 86)
  Global Optimization (Phase 87)
  Global Optimization (Phase 88)
  Global Optimization (Phase 89)
  Global Optimization (Phase 90)
  Global Optimization (Phase 91)
  Global Optimization (Phase 92)
  Global Optimization (Phase 93)
  Global Optimization (Phase 94)
  Global Optimization (Phase 95)
  Global Optimization (Phase 96)
  Global Optimization (Phase 97)
  Global Optimization (Phase 98)
  Global Optimization (Phase 99)
  Global Optimization (Phase 100)
  Global Optimization (Phase 101)
  Global Optimization (Phase 102)
  Global Optimization (Phase 103)
  Global Optimization (Phase 104)
  Global Optimization (Phase 105)
  Global Optimization (Phase 106)
  Global Optimization (Phase 107)
  Global Optimization (Phase 108)
  Global Optimization (Phase 109)
  Global Optimization (Phase 110)
  Global Optimization (Phase 111)
  Global Optimization (Phase 112)
  Global Optimization (Phase 113)
  Global Optimization (Phase 114)
  Global Optimization (Phase 115)
  Global Optimization (Phase 116)
  Global Optimization (Phase 117)
  Global Optimization (Phase 118)
  Global Optimization (Phase 119)
  Global Optimization (Phase 120)
  Global Optimization (Phase 121)
  Global Optimization (Phase 122)
  Global Optimization (Phase 123)
  Global Optimization (Phase 124)
  Global Optimization (Phase 125)
  Global Optimization (Phase 126)
  Global Optimization (Phase 127)
  Global Optimization (Phase 128)
  Global Optimization (Phase 129)
  Global Optimization (Phase 130)
  Global Optimization (Phase 131)
  Global Optimization (Phase 132)
  Global Optimization (Phase 133)
  Global Optimization (Phase 134)
  Global Optimization (Phase 135)
  Global Optimization (Phase 136)
  Global Optimization (Phase 137)
    1:00:12  359155.8      2.68     875.9      29.0 alu1/dwpipe15/U_DIV/clk_r_REG70_S2/D 1843428.5000
    1:00:17  359248.2      2.63     859.5      29.0 alu1/dwpipe15/U_DIV/clk_r_REG62_S2/D 1844356.7500
    1:00:18  359254.8      2.62     857.3      29.0                           1844403.1250
    1:08:43  349592.8      0.47     135.6      68.2                           1696272.5000
    1:08:43  349592.8      0.47     135.6      68.2                           1696272.5000
    1:08:52  348526.1      0.47     131.1      68.7                           1680129.0000
    1:08:52  348526.1      0.47     131.1      68.7                           1680129.0000
    1:08:55  348526.1      0.47     131.1      68.7                           1680129.0000
    1:08:55  348526.1      0.47     131.1      68.7                           1680129.0000
    1:08:55  348526.6      0.47     131.1      68.7                           1680133.3750
    1:08:55  348526.6      0.47     131.1      68.7                           1680133.3750
    1:09:06  348593.2      0.47     129.2      68.9                           1679951.7500
    1:09:06  348593.2      0.47     129.2      68.9                           1679951.7500
    1:09:54  349031.5      0.29      70.6      70.0                           1682310.0000
    1:09:54  349031.5      0.29      70.6      70.0                           1682310.0000
    1:10:18  349050.3      0.29      70.0      70.2                           1681654.6250
    1:10:18  349050.3      0.29      70.0      70.2                           1681654.6250
    1:10:31  349139.0      0.27      66.9      70.2                           1682257.2500
    1:10:31  349139.0      0.27      66.9      70.2                           1682257.2500
    1:10:55  349164.4      0.27      65.9      70.5                           1681778.7500
    1:10:55  349164.4      0.27      65.9      70.5                           1681778.7500
    1:10:57  349174.7      0.27      65.9      70.5                           1681875.5000
    1:10:57  349174.7      0.27      65.9      70.5                           1681875.5000
    1:11:00  349174.7      0.27      65.9      70.5                           1681875.5000

                                  TOTAL                                                
   ELAPSED            WORST NEG   SETUP    DESIGN                              LEAKAGE 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT            POWER  
  --------- --------- --------- --------- --------- ------------------------- ---------
    1:11:04  349171.4      0.27      65.9      70.5                           1681867.6250
    1:11:15  340580.4      0.37     116.4      68.5                           1583399.5000
    1:11:24  340750.3      0.32     106.1      68.5 EX_WB_reg_data_reg[23]/D  1585310.7500
    1:11:27  340729.2      0.32     104.8      68.6                           1585367.1250
    1:11:28  340639.5      0.32     104.8      68.6                           1584940.2500
    1:11:28  340558.3      0.32     104.8      68.6                           1584770.0000
    1:11:30  340474.8      0.32     104.8      68.6                           1584417.0000
    1:11:31  340356.1      0.31     104.7      68.6                           1584014.6250
    1:11:33  340255.6      0.31     104.7      68.5                           1583747.6250
    1:11:34  340173.5      0.31     104.7      68.5                           1583533.3750
    1:11:34  340166.9      0.31     104.7      68.5                           1583487.6250
    1:11:34  340166.9      0.31     104.7      68.5                           1583487.6250
    1:11:41  340567.2      0.32     104.2      68.6                           1591349.1250

  Beginning Delay Optimization HSVT Pass
  --------------------------------------
    1:11:41  340567.2      0.32     104.2      68.6                           1591349.1250
    1:11:41  340567.2      0.32     104.2      68.6                           1591349.1250
    1:11:41  340567.2      0.32     104.2      68.6                           1591349.1250
    1:12:23  340498.7      0.24      69.6      70.7                           1588411.6250
    1:12:25  340282.9      0.24      69.9      70.6                           1587574.5000
    1:12:26  339737.5      0.24      69.9      70.6                           1586482.3750
    1:12:27  339241.5      0.24      69.9      70.6                           1585235.8750
    1:12:29  338856.2      0.24      70.0      70.6                           1584252.7500
    1:12:30  338541.8      0.24      70.2      70.6                           1583571.7500
    1:12:31  338306.2      0.24      70.6      70.6                           1582824.2500
    1:12:31  338073.9      0.24      70.6      70.6                           1582193.3750
    1:12:32  338065.9      0.24      70.6      70.6                           1582136.3750
    1:12:32  338009.6      0.24      70.6      70.6                           1581925.1250
    1:12:33  337783.8      0.24      70.5      70.6                           1581424.0000
    1:12:33  337693.3      0.24      70.5      70.6                           1581218.1250
    1:12:34  337669.8      0.24      70.5      70.6                           1580991.7500
    1:12:34  337667.4      0.24      70.5      70.6                           1580972.0000
    1:12:34  337643.0      0.24      70.5      70.6                           1580736.2500
    1:12:36  337372.7      0.24      70.1      70.6                           1580034.6250
    1:12:38  337017.9      0.24      69.4      70.6                           1577963.7500
    1:12:39  336897.8      0.24      69.3      70.5                           1575685.0000
    1:12:40  337317.8      0.24      68.9      69.6 alu1/dwpipe15/net1999804  1575908.7500
    1:12:41  337552.0      0.24      68.8      69.3 alu1/dwpipe15/net1937487  1576432.2500
    1:12:42  337741.1      0.24      69.0      69.1 alu1/dwpipe15/net1560078  1576761.3750
    1:12:43  338013.8      0.24      68.0      68.7 alu1/dwpipe15/net2016395  1577375.1250
    1:12:44  338424.4      0.24      67.9      68.1 alu1/dwpipe15/net1955277  1578274.6250
    1:12:44  338723.4      0.24      67.9      67.6 alu1/dwpipe15/net2001766  1579478.2500
    1:12:45  338897.9      0.24      67.5      67.4 alu1/dwpipe15/net1938740  1579948.1250
    1:12:46  339021.8      0.24      67.3      67.2 alu1/dwpipe15/net1941697  1580227.5000
    1:12:47  339236.3      0.24      66.1      67.1 alu1/dwpipe15/net2006312  1580624.8750
    1:12:48  339517.9      0.24      66.0      66.7 alu1/dwpipe15/net1836490  1581220.2500
    1:12:49  339821.1      0.24      66.0      66.4 alu1/dwpipe15/net1549556  1582157.1250
    1:12:50  340263.6      0.24      66.0      65.9 alu1/dwpipe15/net1941754  1582964.8750
    1:12:50  340647.0      0.24      66.0      65.5 alu1/dwpipe15/net1976513  1584146.3750
    1:12:51  340956.3      0.24      66.0      65.1 alu1/dwpipe15/net1625207  1585377.0000
    1:12:52  341267.4      0.24      66.0      64.8 alu1/dwpipe15/net1532586  1586310.1250
    1:12:53  341488.0      0.24      65.9      64.5 alu1/dwpipe15/net1943464  1586837.3750
    1:12:54  341726.0      0.24      65.9      64.3 alu1/dwpipe15/net1934231  1587439.8750
    1:12:55  341985.9      0.24      65.9      64.1 alu1/dwpipe15/net2011948  1588137.7500
    1:12:55  342150.7      0.24      66.0      63.9 alu1/dwpipe15/net1942151  1588697.7500
    1:12:56  342349.7      0.24      66.0      63.7 alu1/dwpipe15/net1543293  1589376.7500
    1:12:57  342623.3      0.24      65.9      63.4 alu1/dwpipe15/net1543000  1590049.2500
    1:12:57  342815.7      0.24      66.0      63.2 alu1/dwpipe15/net1553290  1590640.0000
    1:12:58  343063.9      0.24      65.3      63.0 alu1/dwpipe15/net1543436  1591248.6250
    1:12:59  343196.7      0.24      65.3      62.8 alu1/dwpipe15/net1949393  1591477.6250
    1:13:00  343435.1      0.24      65.2      62.6 alu1/dwpipe15/net1928519  1592089.3750
    1:13:01  343692.8      0.24      65.0      62.4 alu1/dwpipe15/net1945993  1592813.0000
    1:13:03  343945.7      0.24      64.6      62.3 alu1/dwpipe15/net2010206  1593530.8750
    1:13:04  344174.3      0.24      64.5      62.1 alu1/dwpipe15/net1539869  1594169.2500
    1:13:05  344337.1      0.24      64.5      62.0 alu1/dwpipe15/net1970371  1594642.8750
    1:13:06  344465.3      0.24      64.4      62.0 alu1/dwpipe15/net1933642  1594932.6250
    1:13:07  344552.1      0.24      64.4      61.9 alu1/dwpipe15/net1944663  1595179.8750
    1:13:08  344692.4      0.24      64.0      61.8 alu1/dwpipe15/net2003272  1595497.2500
    1:13:09  344831.8      0.24      64.0      61.7 alu1/dwpipe15/net1938177  1595843.5000
    1:13:09  344894.7      0.24      64.0      61.6 alu1/dwpipe15/net2006755  1596028.2500
    1:13:10  344933.1      0.24      63.9      61.6 alu1/dwpipe15/net2002645  1596119.3750
    1:13:11  345098.3      0.24      63.7      61.5 alu1/dwpipe15/net1543739  1596663.5000
    1:13:12  345293.6      0.24      63.7      61.4 alu1/dwpipe15/net1652879  1597166.5000
    1:13:13  345400.1      0.24      63.7      61.3 alu1/dwpipe15/net1539807  1597472.3750
    1:13:14  345541.4      0.23      63.6      61.2 alu1/dwpipe15/net1958333  1598004.2500
    1:13:15  345728.6      0.23      63.5      61.1 alu1/dwpipe15/net1844403  1598579.2500
    1:13:16  345815.9      0.23      63.4      61.0 alu1/dwpipe15/net2015009  1598772.7500
    1:13:17  345890.5      0.23      63.4      60.9 alu1/dwpipe15/net1956295  1598943.3750
    1:13:18  345953.4      0.23      63.3      60.9 alu1/dwpipe15/net2001265  1599104.1250
    1:13:18  345992.8      0.23      63.3      60.9 alu1/dwpipe15/net2024469  1599227.3750
    1:13:19  346109.7      0.23      63.6      60.8 alu1/dwpipe15/net1542632  1599517.7500
    1:13:20  346163.2      0.23      63.6      60.7 alu1/dwpipe15/net1941994  1599626.1250
    1:13:21  346227.0      0.23      63.6      60.7 alu1/dwpipe15/net1846958  1599728.6250
    1:13:21  346327.0      0.23      63.5      60.6 alu1/dwpipe15/net1956508  1600045.3750
    1:13:22  346354.2      0.23      63.5      60.6 alu1/dwpipe15/net1953943  1600096.5000
    1:13:23  346392.2      0.23      63.5      60.5 alu1/dwpipe15/net1833249  1600280.2500
    1:13:24  346453.7      0.23      63.5      60.5 alu1/dwpipe15/net2009451  1600388.6250
    1:13:25  346758.7      0.23      63.4      60.3 alu1/dwpipe15/net2010582  1601442.5000
    1:13:27  346872.3      0.23      63.4      60.2 alu1/dwpipe15/net1943578  1601988.3750
    1:13:28  346967.6      0.23      63.4      60.2 alu1/dwpipe15/net2020496  1602511.8750
    1:13:30  347094.3      0.23      63.3      60.1 alu1/dwpipe15/net1530954  1603297.8750
    1:13:30  347129.9      0.23      63.0      60.1 alu1/dwpipe11/net2021490  1603485.1250
    1:13:33  347139.8      0.23      63.0      60.1 alu1/dwsqpi15/net2013617  1603557.6250
    1:13:33  347190.0      0.23      62.6      60.0 alu1/dwpipe15/net2015989  1603873.5000
    1:13:34  347204.6      0.23      62.4      60.0 alu1/dwpipe15/net1997039  1603983.5000
    1:13:35  347333.1      0.23      62.2      60.0 alu1/dwpipe15/net2012104  1604606.5000
    1:13:37  347361.3      0.23      62.2      59.9 alu1/dwsqpi15/net2013597  1604776.5000
    1:13:38  347430.3      0.23      62.3      59.9 alu1/dwpipe15/net2007426  1605134.8750
    1:13:38  347455.6      0.23      62.3      59.9 alu1/dwsqpi15/net1866155  1605203.7500
    1:13:39  347479.1      0.23      61.9      59.9 alu1/dwpipe15/net2013140  1605356.6250
    1:13:41  347484.3      0.23      61.9      59.9 alu1/dwpipe15/net2004834  1605383.1250
    1:13:41  347569.2      0.23      61.6      59.8 alu1/dwpipe13/net1575161  1605781.3750
    1:13:43  347572.5      0.23      61.6      59.8 alu1/dwpipe15/net2029722  1605802.8750
    1:13:44  347610.5      0.23      61.6      59.8 alu1/dwpipe15/net2003200  1606169.3750
    1:13:44  347625.5      0.23      61.5      59.8 alu1/dwpipe15/net1930821  1606317.1250
    1:13:45  347655.1      0.23      61.5      59.8 alu1/dwpipe15/net1545313  1606609.1250
    1:13:45  347681.4      0.23      61.5      59.7 alu1/dwpipe15/net1555540  1606877.8750
    1:13:46  347699.7      0.23      61.5      59.7 alu1/dwpipe15/net2011813  1607028.7500
    1:13:47  347707.6      0.23      61.5      59.7 alu1/dwpipe15/net2011100  1607093.8750
    1:13:47  347719.9      0.23      61.5      59.7 alu1/dwpipe15/net1535593  1607217.8750
    1:13:48  347742.4      0.23      61.5      59.7 alu1/dwpipe10/net1583416  1607444.1250
    1:13:49  347741.4      0.23      61.4      59.7 alu1/dwpipe15/net1641990  1607426.2500
    1:13:50  347744.3      0.23      61.4      59.7 alu1/dwpipe15/net1954764  1607429.7500
    1:13:51  347746.6      0.23      61.4      59.7 alu1/dwsqpi10/net1525075  1607424.1250
    1:13:54  347746.1      0.23      61.4      59.7 alu1/dwpipe15/U_DIV/net1114029 1607402.8750
    1:13:55  347750.8      0.23      61.4      59.7 alu1/dwsqpi15/net1519333  1607472.5000
    1:13:57  347747.5      0.23      61.4      59.7 alu1/dwpipe13/net1574658  1607414.5000
    1:13:59  347745.2      0.23      61.4      59.7 alu1/dwpipe14/net1566322  1607383.3750
    1:14:04  347741.0      0.23      61.7      59.7 alu1/dwpipe15/net1556343  1607299.8750
    1:14:07  347740.5      0.23      61.7      59.7 alu1/dwpipe9/net1583807   1607290.8750
    1:14:08  347738.6      0.23      61.7      59.7 alu1/dwpipe13/net1573429  1607259.6250
    1:14:09  347738.2      0.23      61.7      59.7 alu1/dwpipe14/net1903283  1607242.8750
    1:14:12  347744.7      0.23      61.7      59.7 net1500424                1607271.1250
    1:14:13  347838.1      0.23      61.5      59.5 net2015188                1607648.7500
    1:14:19  347887.9      0.23      61.5      59.5 net1507186                1607908.0000
    1:14:20  347886.9      0.23      61.6      59.5 net1512423                1607899.1250
    1:14:22  347940.0      0.23      61.6      59.4 alu1/dwpipe15/net2005166  1607953.3750
    1:14:23  348002.4      0.23      61.6      59.3 alu1/dwpipe15/net1587137  1607988.6250
    1:14:23  348053.5      0.23      61.5      59.3 alu1/dwpipe15/net1556109  1608072.1250
    1:14:24  348111.7      0.23      61.5      59.2 alu1/dwpipe15/net2002846  1608157.1250
    1:14:25  348155.8      0.23      61.5      59.1 alu1/dwpipe15/net1876265  1608206.8750
    1:14:26  348214.5      0.23      61.5      59.1 alu1/dwpipe15/net2016634  1608295.2500
    1:14:27  348233.3      0.23      61.5      59.1 alu1/dwpipe15/net2008127  1608311.8750
    1:14:28  348244.5      0.23      61.5      59.0 alu1/dwpipe15/net1559306  1608325.6250
    1:14:29  348264.2      0.23      61.4      59.0 alu1/dwpipe15/net1947618  1608350.0000
    1:14:31  348282.5      0.23      60.7      59.0 alu1/dwpipe15/net1526392  1608371.0000
    1:14:32  348302.7      0.23      60.8      59.0 alu1/dwpipe15/net1919953  1608437.0000
    1:14:33  348302.3      0.23      60.7      59.0 alu1/dwpipe15/U_DIV/u_add_PartRem_1_20_3/net1117790 1608435.5000
    1:14:34  348322.0      0.23      60.3      58.9 alu1/dwpipe15/net1949869  1608497.3750
    1:14:35  348327.6      0.23      60.3      58.9 alu1/dwpipe15/net2000041  1608504.3750
    1:14:36  348345.0      0.23      60.2      58.9 alu1/dwpipe15/net1958129  1608555.6250
    1:14:37  348359.5      0.23      60.2      58.9 alu1/dwpipe15/net2028091  1608591.0000
    1:14:37  348380.6      0.23      60.3      58.9 alu1/dwpipe15/net1829563  1608656.3750
    1:14:38  348387.2      0.23      60.2      58.9 alu1/dwpipe15/net1955507  1608663.5000
    1:14:39  348405.5      0.23      60.1      58.8 alu1/dwpipe15/net1886414  1608689.5000
    1:14:40  348418.6      0.23      60.1      58.8 alu1/dwpipe15/net1944020  1608703.7500
    1:14:41  348415.4      0.23      60.1      58.8 alu1/dwpipe15/net2023050  1608696.7500
    1:14:42  348425.2      0.23      60.1      58.8 alu1/dwpipe15/net2011912  1608709.0000
    1:14:42  348432.2      0.23      60.0      58.8 alu1/dwpipe15/net1533551  1608717.6250
    1:14:43  348436.0      0.23      60.0      58.8 alu1/dwpipe15/net1847901  1608703.5000
    1:14:44  348442.6      0.23      60.0      58.8 alu1/dwpipe15/net1838323  1608748.1250
    1:14:44  348436.5      0.23      59.7      58.8 alu1/dwsqpi15/net1596777  1608733.1250
    1:14:46  348550.0      0.23      59.3      58.7 alu1/dwpipe15/net2030400  1608979.1250
    1:14:47  348719.9      0.23      59.3      58.6 alu1/dwsqpi15/net1523324  1609317.0000
    1:14:49  348815.7      0.23      59.3      58.6 alu1/dwpipe15/net2005960  1609587.2500
    1:14:50  348904.4      0.23      59.3      58.5 alu1/dwpipe15/net2032595  1609707.6250
    1:14:50  349704.5      0.23      59.3      58.4 alu1/dwpipe12/net1581603  1613274.0000
    1:14:51  351054.7      0.23      59.3      58.2 rf/net1513382             1619342.2500
    1:14:52  352417.5      0.23      59.3      58.0 rf/net1516249             1625476.8750
    1:14:53  353135.1      0.23      59.3      57.9 alu1/dwpipe15/net2008220  1628637.2500
    1:14:53  353110.7      0.23      59.2      57.9 alu1/dwpipe15/net2001063  1628632.7500
    1:14:54  353115.4      0.23      59.1      57.9 alu1/dwpipe15/net2007193  1628729.2500
    1:14:55  353099.9      0.23      59.1      57.9 alu1/dwpipe15/net2008714  1628703.2500
    1:14:56  353080.2      0.23      59.1      57.9 alu1/dwpipe15/net1653143  1628663.3750
    1:14:58  353076.9      0.23      59.1      57.9 alu1/dwsqpi15/net1962961  1628676.5000
    1:14:59  353053.9      0.23      58.9      57.9 alu1/dwpipe15/net1933320  1628693.0000
    1:15:00  353052.0      0.23      58.9      57.9 alu1/dwpipe15/net1945075  1628689.7500
    1:15:02  353030.0      0.23      58.9      57.9 alu1/dwpipe15/net2029723  1628675.1250
    1:15:03  353037.5      0.23      58.9      57.8 alu1/dwpipe15/net2003609  1628799.5000
    1:15:04  353042.7      0.23      58.9      57.8 alu1/dwpipe15/net2007410  1628886.2500
    1:15:04  353039.4      0.23      58.9      57.8 alu1/dwpipe15/net1948543  1628888.6250
    1:15:05  353035.6      0.23      58.9      57.8 alu1/dwpipe15/net1950602  1628901.3750
    1:15:07  353036.6      0.23      58.9      57.8 alu1/dwpipe15/net1942373  1628944.3750
    1:15:08  353007.9      0.23      58.9      57.8 alu1/dwsqpi15/net1596546  1628907.3750
    1:15:09  353002.3      0.23      58.9      57.8 alu1/dwpipe15/net1542338  1628900.1250
    1:15:09  352996.7      0.23      58.9      57.8 alu1/dwpipe15/net1955472  1628892.7500
    1:15:13  352984.9      0.23      58.9      57.8 alu1/dwpipe15/net1956508  1628875.0000
    1:15:14  352979.8      0.23      58.9      57.8 alu1/dwpipe15/net2005210  1628864.8750
    1:15:15  352971.3      0.23      58.9      57.8 alu1/dwsqpi15/net1519444  1628867.2500
    1:15:25  352968.5      0.23      58.9      57.8 alu1/dwpipe15/net1560444  1628816.0000
    1:15:26  352965.7      0.23      58.9      57.8 alu1/dwpipe15/net1599483  1628812.3750
    1:15:34  352963.8      0.23      58.9      57.8 net1977380                1628809.0000
    1:15:34  354114.5      0.23      58.8      57.7 net1509721                1633984.8750
    1:15:37  354276.9      0.23      58.8      57.6 net1501550                1634704.3750
    1:15:41  354276.4      0.23      58.8      57.6 net1509072                1634699.8750
    1:15:42  354276.0      0.23      58.9      57.6 net1512423                1634695.5000
    1:15:44  354322.4      0.22      58.3      57.6 alu1/dwpipe15/U_DIV/clk_r_REG48_S2/D 1634853.3750
    1:15:46  354360.0      0.22      57.4      57.7 EX_WB_reg_data_reg[6]/D   1635233.2500
    1:15:49  354392.8      0.21      56.3      57.7 EX_WB_reg_data_reg[6]/D   1635484.1250
    1:15:51  354404.6      0.21      56.2      57.8 EX_WB_reg_data_reg[6]/D   1635590.5000
    1:15:53  354445.4      0.20      55.4      57.8 EX_WB_reg_data_reg[6]/D   1635871.1250
    1:15:56  354468.9      0.20      54.8      57.8 alu1/dwpipe15/U_DIV/clk_r_REG63_S2/D 1636092.3750
    1:15:57  354470.3      0.20      54.4      57.8 alu1/dwpipe15/U_DIV/clk_r_REG63_S2/D 1636149.5000
    1:15:59  354486.2      0.20      54.1      57.8 alu1/dwpipe15/U_DIV/clk_r_REG63_S2/D 1636340.6250
    1:16:01  354514.8      0.20      53.7      57.9 alu1/dwpipe15/U_DIV/clk_r_REG63_S2/D 1636654.0000
    1:16:04  354531.3      0.19      52.9      57.9 alu1/dwpipe15/U_DIV/clk_r_REG63_S2/D 1636874.2500
    1:16:05  354535.5      0.19      52.8      57.9 EX_WB_reg_data_reg[2]/D   1636914.7500
    1:16:06  354553.8      0.19      52.6      57.9 EX_WB_reg_data_reg[2]/D   1637147.5000
    1:16:08  354582.0      0.19      51.8      58.0 alu1/dwpipe15/U_DIV/clk_r_REG63_S2/D 1637424.0000
    1:16:11  354627.5      0.19      50.7      58.0 EX_WB_reg_data_reg[2]/D   1637845.3750
    1:16:13  354667.4      0.19      50.1      58.1 alu1/dwpipe15/U_DIV/clk_r_REG63_S2/D 1638104.0000
    1:16:17  354702.6      0.18      49.0      58.1 alu1/dwpipe15/U_DIV/clk_r_REG63_S2/D 1638316.0000
    1:16:18  354725.1      0.18      46.3      58.2 EX_WB_reg_data_reg[2]/D   1638331.3750
    1:16:19  354729.3      0.18      46.2      58.2 EX_WB_reg_data_reg[19]/D  1638347.2500
    1:16:22  354751.4      0.18      45.8      58.2 EX_WB_reg_data_reg[0]/D   1638658.7500
    1:16:24  354768.7      0.18      45.6      58.3 alu1/dwpipe15/U_DIV/clk_r_REG19_S2/D 1638805.7500
    1:16:26  354789.9      0.18      45.4      58.3 EX_WB_reg_data_reg[2]/D   1638930.1250
    1:16:28  354792.7      0.17      45.2      58.3 alu1/dwpipe15/U_DIV/clk_r_REG19_S2/D 1638955.3750
    1:16:30  354803.0      0.17      44.9      58.3 EX_WB_reg_data_reg[54]/D  1639041.7500
    1:16:32  354821.3      0.17      44.7      58.3 EX_WB_reg_data_reg[54]/D  1639126.6250
    1:16:34  354833.0      0.17      44.5      58.4 alu1/dwpipe15/U_DIV/clk_r_REG63_S2/D 1639186.3750
    1:16:36  354871.0      0.17      44.1      58.5 EX_WB_reg_data_reg[54]/D  1639586.8750
    1:16:38  354914.7      0.16      43.5      58.5 alu1/dwpipe15/U_DIV/clk_r_REG63_S2/D 1639910.1250
    1:16:39  354920.8      0.16      43.4      58.5 EX_WB_reg_data_reg[54]/D  1639983.1250
    1:16:40  354925.0      0.16      43.4      58.5 EX_WB_reg_data_reg[54]/D  1640001.6250
    1:16:41  354924.5      0.16      43.2      58.5 EX_WB_reg_data_reg[54]/D  1639975.2500
    1:16:43  354942.4      0.16      42.8      58.5 alu1/dwpipe15/U_DIV/u_add_PartRem_1_20_1/R_56_clk_r_REG156_S1/D 1640070.0000
    1:16:46  354972.9      0.16      42.3      58.6 alu1/dwpipe15/U_DIV/u_add_PartRem_1_20_2/clk_r_REG122_S1/D 1640231.7500
    1:16:48  354978.5      0.16      42.2      58.6 alu1/dwpipe15/U_DIV/clk_r_REG26_S2/D 1640201.1250
    1:16:49  354985.1      0.16      42.0      58.6 alu1/dwpipe15/U_DIV/clk_r_REG26_S2/D 1640212.2500
    1:16:50  355001.0      0.16      41.7      58.7 alu1/dwpipe15/U_DIV/clk_r_REG26_S2/D 1640251.6250
    1:16:53  355016.5      0.16      41.3      58.7 alu1/dwpipe15/U_DIV/clk_r_REG26_S2/D 1640452.6250
    1:16:54  355024.5      0.15      41.1      58.7 EX_WB_reg_data_reg[45]/D  1640493.5000
    1:16:56  355048.4      0.15      40.8      58.8 EX_WB_reg_data_reg[54]/D  1640607.0000
    1:16:57  355072.4      0.15      40.4      58.8 alu1/dwpipe15/U_DIV/clk_r_REG26_S2/D 1640781.2500
    1:16:59  355069.6      0.15      39.9      58.8 EX_WB_reg_data_reg[24]/D  1640663.7500
    1:17:00  355078.9      0.15      39.7      58.8 alu1/dwpipe15/U_DIV/clk_r_REG26_S2/D 1640855.1250
    1:17:02  355102.9      0.15      39.3      58.8 alu1/dwpipe15/U_DIV/clk_r_REG26_S2/D 1641088.6250
    1:17:04  355112.3      0.15      38.9      58.9 alu1/dwpipe15/U_DIV/clk_r_REG26_S2/D 1641189.5000
    1:17:05  355151.2      0.15      38.6      58.9 EX_WB_reg_data_reg[58]/D  1641425.5000
    1:17:07  355170.0      0.15      38.4      59.0 EX_WB_reg_data_reg[58]/D  1641586.3750
    1:17:08  355175.6      0.15      38.3      59.0 alu1/dwpipe15/U_DIV/clk_r_REG26_S2/D 1641574.0000
    1:17:10  355168.1      0.14      37.7      59.0 alu1/dwpipe15/U_DIV/clk_r_REG26_S2/D 1641553.2500
    1:17:12  355199.1      0.14      37.4      59.0 alu1/dwpipe15/U_DIV/clk_r_REG26_S2/D 1641689.5000
    1:17:13  355204.7      0.14      37.2      59.0 alu1/dwpipe15/U_DIV/u_add_PartRem_1_20_1/R_56_clk_r_REG156_S1/D 1641708.6250
    1:17:14  355204.2      0.14      36.9      59.1 EX_WB_reg_data_reg[8]/D   1641740.2500
    1:17:15  355215.5      0.14      36.6      59.1 alu1/dwpipe15/U_DIV/clk_r_REG48_S2/D 1641787.1250
    1:17:17  355229.6      0.14      36.5      59.1 alu1/dwpipe15/U_DIV/clk_r_REG48_S2/D 1641923.7500
    1:17:18  355242.3      0.14      36.5      59.1 alu1/dwpipe15/U_DIV/clk_r_REG26_S2/D 1642036.2500
    1:17:19  355245.5      0.14      36.4      59.1 EX_WB_reg_data_reg[4]/D   1642072.6250
    1:17:20  355249.8      0.30      46.6      59.2 alu1/dwpipe15/net2002610  1642027.2500
    1:17:26  355105.7      2.08     380.2      58.7 alu1/dwpipe15/net1955070  1639706.7500
    1:17:29  355009.0      2.18     428.6      58.5 alu1/dwpipe15/net2033598  1638975.8750
    1:17:32  354978.5      2.18     426.4      58.4 alu1/dwpipe15/net2070599  1638051.7500
    1:17:34  354970.1      2.16     425.5      58.4 alu1/dwpipe15/net1949191  1637887.7500
    1:17:36  354941.4      2.16     427.9      58.4 alu1/dwpipe15/net2010924  1637580.3750
