FIRRTL version 1.2.0
circuit SimTop :
  module SRAMTemplate :
    input clock : Clock
    input reset : UInt<1>
    output io_r_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_r_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_r_req_bits_setIdx : UInt<9> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_0_tag : UInt<28> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_0__type : UInt<2> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_0_target : UInt<39> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_0_brIdx : UInt<3> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_0_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_setIdx : UInt<9> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_data_tag : UInt<28> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_data__type : UInt<2> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_data_target : UInt<39> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_data_brIdx : UInt<3> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_data_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]

    mem array_0 : @[src/main/scala/utils/SRAMTemplate.scala 76:26]
      data-type => UInt<73>
      depth => 512
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT
      writer => MPORT
      read-under-write => undefined
    reg _resetState : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _resetState) @[src/main/scala/utils/SRAMTemplate.scala 80:30]
    reg _resetSet : UInt<9>, clock with :
      reset => (UInt<1>("h0"), _resetSet) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node wrap_wrap = eq(_resetSet, UInt<9>("h1ff")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _wrap_value_T = add(_resetSet, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_0 = mux(_resetState, _wrap_value_T_1, _resetSet) @[src/main/scala/chisel3/util/Counter.scala 118:16 77:15 61:40]
    node _GEN_1 = mux(_resetState, wrap_wrap, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 118:{16,23} 117:24]
    node resetFinish = _GEN_1 @[src/main/scala/chisel3/util/Counter.scala 117:24]
    node _GEN_2 = mux(resetFinish, UInt<1>("h0"), _resetState) @[src/main/scala/utils/SRAMTemplate.scala 82:24 80:30 82:38]
    node resetState = _resetState @[src/main/scala/utils/SRAMTemplate.scala 77:41 84:16]
    node wen = or(io_w_req_valid, resetState) @[src/main/scala/utils/SRAMTemplate.scala 88:52]
    node _realRen_T = eq(wen, UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 89:41]
    node realRen = and(io_r_req_valid, _realRen_T) @[src/main/scala/utils/SRAMTemplate.scala 89:38]
    node resetSet = _resetSet @[src/main/scala/utils/SRAMTemplate.scala 77:60 85:14]
    node setIdx = mux(resetState, resetSet, io_w_req_bits_setIdx) @[src/main/scala/utils/SRAMTemplate.scala 91:19]
    node wdataword_lo = cat(io_w_req_bits_data_brIdx, io_w_req_bits_data_valid) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node wdataword_hi_hi = cat(io_w_req_bits_data_tag, io_w_req_bits_data__type) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node wdataword_hi = cat(wdataword_hi_hi, io_w_req_bits_data_target) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node _wdataword_T = cat(wdataword_hi, wdataword_lo) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node _wdataword_WIRE = UInt<73>("h0") @[src/main/scala/utils/SRAMTemplate.scala 92:{47,47}]
    node wdataword = mux(resetState, _wdataword_WIRE, _wdataword_T) @[src/main/scala/utils/SRAMTemplate.scala 92:22]
    node waymask = mux(resetState, UInt<1>("h1"), UInt<1>("h1")) @[src/main/scala/utils/SRAMTemplate.scala 93:20]
    node _T = bits(waymask, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
    node _T_1 = or(setIdx, UInt<9>("h0"))
    node _T_2 = bits(_T_1, 8, 0)
    node wdata_0 = wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:{22,22}]
    node _GEN_3 = validif(_T, wdata_0)
    node _GEN_4 = mux(_T, UInt<1>("h1"), UInt<1>("h0"))
    node _GEN_5 = validif(wen, _T_2) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_6 = validif(wen, clock) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_7 = mux(wen, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 95:14 76:26]
    node _GEN_8 = validif(wen, _GEN_4) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_9 = validif(wen, _GEN_3) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_10 = validif(realRen, io_r_req_bits_setIdx) @[src/main/scala/utils/Hold.scala 28:{87,87}]
    node _rdata_WIRE = _GEN_10 @[src/main/scala/utils/Hold.scala 28:87]
    node _rdata_T = or(_rdata_WIRE, UInt<9>("h0")) @[src/main/scala/utils/Hold.scala 28:87]
    node _rdata_T_1 = bits(_rdata_T, 8, 0) @[src/main/scala/utils/Hold.scala 28:87]
    node _GEN_11 = mux(realRen, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/utils/Hold.scala 28:{87,87} src/main/scala/utils/SRAMTemplate.scala 76:26]
    node _GEN_12 = validif(realRen, _rdata_T_1) @[src/main/scala/utils/Hold.scala 28:{87,87}]
    node _GEN_13 = validif(realRen, clock) @[src/main/scala/utils/Hold.scala 28:{87,87}]
    reg rdata_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), rdata_REG) @[src/main/scala/utils/Hold.scala 28:106]
    reg rdata_r_0 : UInt<73>, clock with :
      reset => (UInt<1>("h0"), rdata_r_0) @[src/main/scala/utils/Hold.scala 23:65]
    node _GEN_14 = mux(rdata_REG, array_0.rdata_MPORT.data, rdata_r_0) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _rdata_T_2_0 = mux(rdata_REG, array_0.rdata_MPORT.data, rdata_r_0) @[src/main/scala/utils/Hold.scala 23:48]
    node _rdata_WIRE_2 = _rdata_T_2_0 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _rdata_T_3 = bits(_rdata_WIRE_2, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_4 = bits(_rdata_WIRE_2, 3, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_5 = bits(_rdata_WIRE_2, 42, 4) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_6 = bits(_rdata_WIRE_2, 44, 43) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_7 = bits(_rdata_WIRE_2, 72, 45) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _io_r_req_ready_T = eq(resetState, UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 101:21]
    node _io_r_req_ready_T_1 = eq(wen, UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 101:53]
    node _io_r_req_ready_T_2 = and(_io_r_req_ready_T, _io_r_req_ready_T_1) @[src/main/scala/utils/SRAMTemplate.scala 101:33]
    node _rdata_WIRE_1_0 = UInt<73>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node rdata_0_tag = _rdata_T_7 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_0__type = _rdata_T_6 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_0_target = _rdata_T_5 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_0_brIdx = _rdata_T_4 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_0_valid = _rdata_T_3 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _WIRE_0_tag = rdata_0_tag @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_0__type = rdata_0__type @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_0_target = rdata_0_target @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_0_brIdx = rdata_0_brIdx @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_0_valid = rdata_0_valid @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    io_r_req_ready <= _io_r_req_ready_T_2 @[src/main/scala/utils/SRAMTemplate.scala 101:18]
    io_r_resp_data_0_tag <= _WIRE_0_tag @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_0__type <= _WIRE_0__type @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_0_target <= _WIRE_0_target @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_0_brIdx <= _WIRE_0_brIdx @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_0_valid <= _WIRE_0_valid @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    skip
    array_0.rdata_MPORT.addr <= _GEN_12
    array_0.rdata_MPORT.en <= _GEN_11
    array_0.rdata_MPORT.clk <= _GEN_13
    array_0.MPORT.addr <= _GEN_5
    array_0.MPORT.en <= _GEN_7
    array_0.MPORT.clk <= _GEN_6
    array_0.MPORT.data <= _GEN_9
    array_0.MPORT.mask <= _GEN_8
    _resetState <= mux(reset, UInt<1>("h1"), _GEN_2) @[src/main/scala/utils/SRAMTemplate.scala 80:{30,30}]
    _resetSet <= mux(reset, UInt<9>("h0"), _GEN_0) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    rdata_REG <= realRen @[src/main/scala/utils/Hold.scala 28:106]
    rdata_r_0 <= mux(reset, _rdata_WIRE_1_0, _GEN_14) @[src/main/scala/utils/Hold.scala 23:{65,65}]

  module BPU_inorder :
    input clock : Clock
    input reset : UInt<1>
    input io_in_pc_valid : UInt<1> @[src/main/scala/nutcore/frontend/BPU.scala 281:14]
    input io_in_pc_bits : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 281:14]
    output io_out_target : UInt<39> @[src/main/scala/nutcore/frontend/BPU.scala 281:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/frontend/BPU.scala 281:14]
    input io_flush : UInt<1> @[src/main/scala/nutcore/frontend/BPU.scala 281:14]
    output io_brIdx : UInt<3> @[src/main/scala/nutcore/frontend/BPU.scala 281:14]
    output io_crosslineJump : UInt<1> @[src/main/scala/nutcore/frontend/BPU.scala 281:14]
    input bpuUpdateReq_valid : UInt<1>
    input bpuUpdateReq_pc : UInt<39>
    input bpuUpdateReq_isMissPredict : UInt<1>
    input bpuUpdateReq_actualTarget : UInt<39>
    input bpuUpdateReq_actualTaken : UInt<1>
    input bpuUpdateReq_fuOpType : UInt<7>
    input bpuUpdateReq_btbType : UInt<2>
    input bpuUpdateReq_isRVC : UInt<1>
    input DISPLAY_ENABLE : UInt<1>
    input MOUFlushICache : UInt<1>
    input MOUFlushTLB : UInt<1>

    inst btb of SRAMTemplate @[src/main/scala/nutcore/frontend/BPU.scala 302:19]
    mem pht : @[src/main/scala/nutcore/frontend/BPU.scala 339:16]
      data-type => UInt<2>
      depth => 512
      read-latency => 0
      write-latency => 1
      reader => phtTaken_MPORT
      reader => cnt_MPORT
      writer => MPORT
      read-under-write => undefined
    mem ras : @[src/main/scala/nutcore/frontend/BPU.scala 345:16]
      data-type => UInt<39>
      depth => 16
      read-latency => 0
      write-latency => 1
      reader => rasTarget_MPORT
      writer => MPORT_1
      read-under-write => undefined
    reg flush : UInt<1>, clock with :
      reset => (UInt<1>("h0"), flush) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_0 = mux(io_in_pc_valid, UInt<1>("h0"), flush) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_1 = mux(io_flush, UInt<1>("h1"), _GEN_0) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _btb_reset_T = asUInt(reset) @[src/main/scala/nutcore/frontend/BPU.scala 308:22]
    node flushBTB = MOUFlushICache @[src/main/scala/nutcore/frontend/BPU.scala 304:26]
    node flushTLB = MOUFlushTLB @[src/main/scala/nutcore/frontend/BPU.scala 305:26]
    node _btb_reset_T_1 = or(flushBTB, flushTLB) @[src/main/scala/nutcore/frontend/BPU.scala 308:42]
    node _btb_reset_T_2 = or(_btb_reset_T, _btb_reset_T_1) @[src/main/scala/nutcore/frontend/BPU.scala 308:29]
    node _T = asUInt(reset) @[src/main/scala/nutcore/frontend/BPU.scala 309:15]
    node _T_1 = or(flushBTB, flushTLB) @[src/main/scala/nutcore/frontend/BPU.scala 309:35]
    node _T_2 = or(_T, _T_1) @[src/main/scala/nutcore/frontend/BPU.scala 309:22]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_3 = and(_T_2, enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_4 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_6 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_7 = eq(_T_6, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _btb_io_r_req_bits_setIdx_WIRE = io_in_pc_bits @[src/main/scala/nutcore/frontend/BPU.scala 35:{37,37}]
    node _btb_io_r_req_bits_setIdx_WIRE_2 = _btb_io_r_req_bits_setIdx_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    node _btb_io_r_req_bits_setIdx_T_1 = bits(_btb_io_r_req_bits_setIdx_WIRE_2, 10, 2) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    skip
    reg pcLatch : UInt<39>, clock with :
      reset => (UInt<1>("h0"), pcLatch) @[src/main/scala/nutcore/frontend/BPU.scala 319:26]
    node _GEN_2 = mux(io_in_pc_valid, io_in_pc_bits, pcLatch) @[src/main/scala/nutcore/frontend/BPU.scala 319:{26,26,26}]
    node _btbHit_WIRE = pcLatch @[src/main/scala/nutcore/frontend/BPU.scala 35:{37,37}]
    node _btbHit_WIRE_2 = _btbHit_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    skip
    node _btbHit_T_2 = bits(_btbHit_WIRE_2, 38, 11) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node btbRead_tag = btb.io_r_resp_data_0_tag @[src/main/scala/nutcore/frontend/BPU.scala 315:21 316:11]
    node _btbHit_WIRE_1_tag = _btbHit_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    node _btbHit_T_3 = eq(btbRead_tag, _btbHit_WIRE_1_tag) @[src/main/scala/nutcore/frontend/BPU.scala 320:45]
    node btbRead_valid = btb.io_r_resp_data_0_valid @[src/main/scala/nutcore/frontend/BPU.scala 315:21 316:11]
    node _btbHit_T_4 = and(btbRead_valid, _btbHit_T_3) @[src/main/scala/nutcore/frontend/BPU.scala 320:30]
    node _btbHit_T_5 = eq(flush, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 320:76]
    node _btbHit_T_6 = and(_btbHit_T_4, _btbHit_T_5) @[src/main/scala/nutcore/frontend/BPU.scala 320:73]
    reg btbHit_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), btbHit_REG) @[src/main/scala/nutcore/frontend/BPU.scala 320:93]
    node _btbHit_T_7 = and(_btbHit_T_6, btbHit_REG) @[src/main/scala/nutcore/frontend/BPU.scala 320:83]
    node _btbHit_T_8 = bits(pcLatch, 1, 1) @[src/main/scala/nutcore/frontend/BPU.scala 320:142]
    node btbRead_brIdx = btb.io_r_resp_data_0_brIdx @[src/main/scala/nutcore/frontend/BPU.scala 315:21 316:11]
    node _btbHit_T_9 = bits(btbRead_brIdx, 0, 0) @[src/main/scala/nutcore/frontend/BPU.scala 320:162]
    node _btbHit_T_10 = and(_btbHit_T_8, _btbHit_T_9) @[src/main/scala/nutcore/frontend/BPU.scala 320:146]
    node _btbHit_T_11 = eq(_btbHit_T_10, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 320:133]
    node btbHit = and(_btbHit_T_7, _btbHit_T_11) @[src/main/scala/nutcore/frontend/BPU.scala 320:130]
    node _crosslineJump_T = bits(btbRead_brIdx, 2, 2) @[src/main/scala/nutcore/frontend/BPU.scala 330:36]
    node crosslineJump = and(_crosslineJump_T, btbHit) @[src/main/scala/nutcore/frontend/BPU.scala 330:40]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node _WIRE = pcLatch @[src/main/scala/nutcore/frontend/BPU.scala 35:{37,37}]
    node _WIRE_2 = _WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    skip
    node _T_10 = bits(_WIRE_2, 38, 11) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _WIRE_3 = pcLatch @[src/main/scala/nutcore/frontend/BPU.scala 35:{37,37}]
    node _WIRE_5 = _WIRE_3 @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    node _T_12 = bits(_WIRE_5, 10, 2) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    skip
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_14 = and(btbHit, enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_15 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_16 = eq(_T_15, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_17 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_18 = eq(_T_17, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_19 = bits(io_out_valid, 0, 0) @[src/main/scala/nutcore/frontend/BPU.scala 335:94]
    node _T_20 = mux(_T_19, UInt<2>("h3"), UInt<2>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 335:94]
    node _T_21 = cat(crosslineJump, _T_20) @[src/main/scala/nutcore/frontend/BPU.scala 335:74]
    reg c_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_3) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_22 = and(btbHit, enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_23 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_24 = eq(_T_23, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_25 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_26 = eq(_T_25, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _phtTaken_WIRE = io_in_pc_bits @[src/main/scala/nutcore/frontend/BPU.scala 35:{37,37}]
    node _phtTaken_WIRE_2 = _phtTaken_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    node _phtTaken_T_1 = bits(_phtTaken_WIRE_2, 10, 2) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    skip
    node _phtTaken_T_3 = bits(pht.phtTaken_MPORT.data, 1, 1) @[src/main/scala/nutcore/frontend/BPU.scala 340:67]
    reg phtTaken : UInt<1>, clock with :
      reset => (UInt<1>("h0"), phtTaken) @[src/main/scala/nutcore/frontend/BPU.scala 340:27]
    node _GEN_3 = mux(io_in_pc_valid, _phtTaken_T_3, phtTaken) @[src/main/scala/nutcore/frontend/BPU.scala 340:{27,27,27}]
    reg sp_value : UInt<4>, clock with :
      reset => (UInt<1>("h0"), sp_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg rasTarget : UInt<39>, clock with :
      reset => (UInt<1>("h0"), rasTarget) @[src/main/scala/nutcore/frontend/BPU.scala 348:28]
    node _GEN_4 = mux(io_in_pc_valid, ras.rasTarget_MPORT.data, rasTarget) @[src/main/scala/nutcore/frontend/BPU.scala 348:{28,28,28}]
    node req_pc = bpuUpdateReq_pc @[src/main/scala/nutcore/frontend/BPU.scala 352:21]
    node _WIRE_6 = req_pc @[src/main/scala/nutcore/frontend/BPU.scala 35:{37,37}]
    node _WIRE_8 = _WIRE_6 @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    skip
    node _T_29 = bits(_WIRE_8, 38, 11) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _WIRE_9 = req_pc @[src/main/scala/nutcore/frontend/BPU.scala 35:{37,37}]
    node _WIRE_11 = _WIRE_9 @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    node _T_31 = bits(_WIRE_11, 10, 2) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    skip
    node _T_33 = bits(req_pc, 1, 1) @[src/main/scala/nutcore/frontend/BPU.scala 356:145]
    node _T_34 = bits(req_pc, 1, 1) @[src/main/scala/nutcore/frontend/BPU.scala 356:157]
    node _T_35 = not(_T_34) @[src/main/scala/nutcore/frontend/BPU.scala 356:150]
    node _T_36 = cat(_T_33, _T_35) @[src/main/scala/nutcore/frontend/BPU.scala 356:138]
    reg c_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_4) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_8 = add(c_4, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_9 = tail(_c_T_8, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node req_valid = bpuUpdateReq_valid @[src/main/scala/nutcore/frontend/BPU.scala 352:21]
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_37 = and(req_valid, enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_38 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_39 = eq(_T_38, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_40 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_41 = eq(_T_40, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _btbWrite_tag_WIRE = req_pc @[src/main/scala/nutcore/frontend/BPU.scala 35:{37,37}]
    node _btbWrite_tag_WIRE_2 = _btbWrite_tag_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    skip
    node _btbWrite_tag_T_2 = bits(_btbWrite_tag_WIRE_2, 38, 11) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    node _btbWrite_brIdx_T = bits(req_pc, 2, 0) @[src/main/scala/nutcore/frontend/BPU.scala 370:31]
    node _btbWrite_brIdx_T_1 = eq(_btbWrite_brIdx_T, UInt<3>("h6")) @[src/main/scala/nutcore/frontend/BPU.scala 370:36]
    node req_isRVC = bpuUpdateReq_isRVC @[src/main/scala/nutcore/frontend/BPU.scala 352:21]
    node _btbWrite_brIdx_T_2 = eq(req_isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 370:49]
    node _btbWrite_brIdx_T_3 = and(_btbWrite_brIdx_T_1, _btbWrite_brIdx_T_2) @[src/main/scala/nutcore/frontend/BPU.scala 370:46]
    node _btbWrite_brIdx_T_4 = bits(req_pc, 1, 1) @[src/main/scala/nutcore/frontend/BPU.scala 370:67]
    node _btbWrite_brIdx_T_5 = bits(req_pc, 1, 1) @[src/main/scala/nutcore/frontend/BPU.scala 370:79]
    node _btbWrite_brIdx_T_6 = not(_btbWrite_brIdx_T_5) @[src/main/scala/nutcore/frontend/BPU.scala 370:72]
    node btbWrite_brIdx_hi = cat(_btbWrite_brIdx_T_3, _btbWrite_brIdx_T_4) @[src/main/scala/nutcore/frontend/BPU.scala 370:24]
    node _btbWrite_brIdx_T_7 = cat(btbWrite_brIdx_hi, _btbWrite_brIdx_T_6) @[src/main/scala/nutcore/frontend/BPU.scala 370:24]
    node req_isMissPredict = bpuUpdateReq_isMissPredict @[src/main/scala/nutcore/frontend/BPU.scala 352:21]
    node _btb_io_w_req_valid_T = and(req_isMissPredict, req_valid) @[src/main/scala/nutcore/frontend/BPU.scala 378:43]
    node _btb_io_w_req_bits_setIdx_WIRE = req_pc @[src/main/scala/nutcore/frontend/BPU.scala 35:{37,37}]
    node _btb_io_w_req_bits_setIdx_WIRE_2 = _btb_io_w_req_bits_setIdx_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    node _btb_io_w_req_bits_setIdx_T_1 = bits(_btb_io_w_req_bits_setIdx_WIRE_2, 10, 2) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    skip
    node _cnt_WIRE = req_pc @[src/main/scala/nutcore/frontend/BPU.scala 35:{37,37}]
    node _cnt_WIRE_2 = _cnt_WIRE @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    node _cnt_T_1 = bits(_cnt_WIRE_2, 10, 2) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    skip
    reg cnt : UInt<2>, clock with :
      reset => (UInt<1>("h0"), cnt) @[src/main/scala/nutcore/frontend/BPU.scala 392:20]
    reg reqLatch_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reqLatch_valid) @[src/main/scala/nutcore/frontend/BPU.scala 393:25]
    reg reqLatch_pc : UInt<39>, clock with :
      reset => (UInt<1>("h0"), reqLatch_pc) @[src/main/scala/nutcore/frontend/BPU.scala 393:25]
    skip
    skip
    reg reqLatch_actualTaken : UInt<1>, clock with :
      reset => (UInt<1>("h0"), reqLatch_actualTaken) @[src/main/scala/nutcore/frontend/BPU.scala 393:25]
    reg reqLatch_fuOpType : UInt<7>, clock with :
      reset => (UInt<1>("h0"), reqLatch_fuOpType) @[src/main/scala/nutcore/frontend/BPU.scala 393:25]
    skip
    skip
    node _T_42 = bits(reqLatch_fuOpType, 3, 3) @[src/main/scala/nutcore/backend/fu/ALU.scala 63:35]
    node _T_43 = eq(_T_42, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 63:30]
    node _T_44 = and(reqLatch_valid, _T_43) @[src/main/scala/nutcore/frontend/BPU.scala 394:24]
    node _newCnt_T = add(cnt, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/BPU.scala 396:33]
    node _newCnt_T_1 = tail(_newCnt_T, 1) @[src/main/scala/nutcore/frontend/BPU.scala 396:33]
    node _newCnt_T_2 = sub(cnt, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/BPU.scala 396:44]
    node _newCnt_T_3 = tail(_newCnt_T_2, 1) @[src/main/scala/nutcore/frontend/BPU.scala 396:44]
    node newCnt = mux(reqLatch_actualTaken, _newCnt_T_1, _newCnt_T_3) @[src/main/scala/nutcore/frontend/BPU.scala 396:21]
    node _wen_T = neq(cnt, UInt<2>("h3")) @[src/main/scala/nutcore/frontend/BPU.scala 397:30]
    node _wen_T_1 = and(reqLatch_actualTaken, _wen_T) @[src/main/scala/nutcore/frontend/BPU.scala 397:22]
    node _wen_T_2 = eq(reqLatch_actualTaken, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 397:48]
    node _wen_T_3 = neq(cnt, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 397:63]
    node _wen_T_4 = and(_wen_T_2, _wen_T_3) @[src/main/scala/nutcore/frontend/BPU.scala 397:55]
    node wen = or(_wen_T_1, _wen_T_4) @[src/main/scala/nutcore/frontend/BPU.scala 397:44]
    node _WIRE_12 = reqLatch_pc @[src/main/scala/nutcore/frontend/BPU.scala 35:{37,37}]
    node _WIRE_14 = _WIRE_12 @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    node _T_46 = bits(_WIRE_14, 10, 2) @[src/main/scala/nutcore/frontend/BPU.scala 35:65]
    skip
    node _WIRE_13_idx = _T_46 @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    node _GEN_5 = validif(wen, _WIRE_13_idx) @[src/main/scala/nutcore/frontend/BPU.scala 398:16]
    node _GEN_6 = validif(wen, clock) @[src/main/scala/nutcore/frontend/BPU.scala 398:16]
    node _GEN_7 = mux(wen, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 339:16 398:16]
    node _GEN_8 = validif(wen, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/BPU.scala 398:16]
    node _GEN_9 = validif(wen, newCnt) @[src/main/scala/nutcore/frontend/BPU.scala 398:16]
    node _GEN_10 = validif(_T_44, _GEN_5) @[src/main/scala/nutcore/frontend/BPU.scala 394:66]
    node _GEN_11 = validif(_T_44, _GEN_6) @[src/main/scala/nutcore/frontend/BPU.scala 394:66]
    node _GEN_12 = mux(_T_44, _GEN_7, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 339:16 394:66]
    node _GEN_13 = validif(_T_44, _GEN_8) @[src/main/scala/nutcore/frontend/BPU.scala 394:66]
    node _GEN_14 = validif(_T_44, _GEN_9) @[src/main/scala/nutcore/frontend/BPU.scala 394:66]
    node req_fuOpType = bpuUpdateReq_fuOpType @[src/main/scala/nutcore/frontend/BPU.scala 352:21]
    node _T_48 = eq(req_fuOpType, UInt<7>("h5c")) @[src/main/scala/nutcore/frontend/BPU.scala 406:24]
    node _T_49 = add(sp_value, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/BPU.scala 407:26]
    node _T_50 = tail(_T_49, 1) @[src/main/scala/nutcore/frontend/BPU.scala 407:26]
    node _T_51 = add(req_pc, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/BPU.scala 407:55]
    node _T_52 = tail(_T_51, 1) @[src/main/scala/nutcore/frontend/BPU.scala 407:55]
    node _T_53 = add(req_pc, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/BPU.scala 407:69]
    node _T_54 = tail(_T_53, 1) @[src/main/scala/nutcore/frontend/BPU.scala 407:69]
    node _T_55 = mux(req_isRVC, _T_52, _T_54) @[src/main/scala/nutcore/frontend/BPU.scala 407:36]
    node _value_T = add(sp_value, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/BPU.scala 409:28]
    node _value_T_1 = tail(_value_T, 1) @[src/main/scala/nutcore/frontend/BPU.scala 409:28]
    node _T_56 = eq(req_fuOpType, UInt<7>("h5e")) @[src/main/scala/nutcore/frontend/BPU.scala 411:29]
    skip
    node _value_T_2 = eq(sp_value, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 415:31]
    node _value_T_3 = sub(sp_value, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/BPU.scala 415:53]
    node _value_T_4 = tail(_value_T_3, 1) @[src/main/scala/nutcore/frontend/BPU.scala 415:53]
    node _value_T_5 = mux(_value_T_2, UInt<1>("h0"), _value_T_4) @[src/main/scala/nutcore/frontend/BPU.scala 415:22]
    node _GEN_15 = mux(_T_56, _value_T_5, sp_value) @[src/main/scala/nutcore/frontend/BPU.scala 411:48 415:16 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_16 = validif(_T_48, _T_50) @[src/main/scala/nutcore/frontend/BPU.scala 406:45]
    node _GEN_17 = validif(_T_48, clock) @[src/main/scala/nutcore/frontend/BPU.scala 406:45]
    node _GEN_18 = mux(_T_48, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 345:16 406:45]
    node _GEN_19 = validif(_T_48, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/BPU.scala 406:45]
    node _GEN_20 = validif(_T_48, _T_55) @[src/main/scala/nutcore/frontend/BPU.scala 406:45]
    node _GEN_21 = mux(_T_48, _value_T_1, _GEN_15) @[src/main/scala/nutcore/frontend/BPU.scala 406:45 409:16]
    node _GEN_22 = validif(req_valid, _GEN_16) @[src/main/scala/nutcore/frontend/BPU.scala 405:20]
    node _GEN_23 = validif(req_valid, _GEN_17) @[src/main/scala/nutcore/frontend/BPU.scala 405:20]
    node _GEN_24 = mux(req_valid, _GEN_18, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 345:16 405:20]
    node _GEN_25 = validif(req_valid, _GEN_19) @[src/main/scala/nutcore/frontend/BPU.scala 405:20]
    node _GEN_26 = validif(req_valid, _GEN_20) @[src/main/scala/nutcore/frontend/BPU.scala 405:20]
    node _GEN_27 = mux(req_valid, _GEN_21, sp_value) @[src/main/scala/nutcore/frontend/BPU.scala 405:20 src/main/scala/chisel3/util/Counter.scala 61:40]
    node btbRead__type = btb.io_r_resp_data_0__type @[src/main/scala/nutcore/frontend/BPU.scala 315:21 316:11]
    node _io_out_target_T = eq(btbRead__type, UInt<2>("h3")) @[src/main/scala/nutcore/frontend/BPU.scala 419:38]
    node btbRead_target = btb.io_r_resp_data_0_target @[src/main/scala/nutcore/frontend/BPU.scala 315:21 316:11]
    node _io_out_target_T_1 = mux(_io_out_target_T, rasTarget, btbRead_target) @[src/main/scala/nutcore/frontend/BPU.scala 419:23]
    node _io_brIdx_T = bits(io_out_valid, 0, 0) @[src/main/scala/nutcore/frontend/BPU.scala 422:63]
    node _io_brIdx_T_1 = mux(_io_brIdx_T, UInt<2>("h3"), UInt<2>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 422:63]
    node io_brIdx_hi = cat(UInt<1>("h1"), crosslineJump) @[src/main/scala/nutcore/frontend/BPU.scala 422:35]
    node _io_brIdx_T_2 = cat(io_brIdx_hi, _io_brIdx_T_1) @[src/main/scala/nutcore/frontend/BPU.scala 422:35]
    node _io_brIdx_T_3 = and(btbRead_brIdx, _io_brIdx_T_2) @[src/main/scala/nutcore/frontend/BPU.scala 422:30]
    node _io_out_valid_T = eq(btbRead__type, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 423:47]
    node _io_out_valid_T_1 = neq(rasTarget, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/BPU.scala 423:91]
    node _io_out_valid_T_2 = and(UInt<1>("h1"), _io_out_valid_T_1) @[src/main/scala/nutcore/frontend/BPU.scala 423:79]
    node _io_out_valid_T_3 = mux(_io_out_valid_T, phtTaken, _io_out_valid_T_2) @[src/main/scala/nutcore/frontend/BPU.scala 423:32]
    node _io_out_valid_T_4 = and(btbHit, _io_out_valid_T_3) @[src/main/scala/nutcore/frontend/BPU.scala 423:26]
    skip
    node _btb_io_r_req_bits_setIdx_WIRE_1_idx = _btb_io_r_req_bits_setIdx_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    skip
    skip
    node _WIRE_1_tag = _T_10 @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    skip
    skip
    node _WIRE_4_idx = _T_12 @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    skip
    node _phtTaken_WIRE_1_idx = _phtTaken_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node req_actualTarget = bpuUpdateReq_actualTarget @[src/main/scala/nutcore/frontend/BPU.scala 352:21]
    node req_actualTaken = bpuUpdateReq_actualTaken @[src/main/scala/nutcore/frontend/BPU.scala 352:21]
    node req_btbType = bpuUpdateReq_btbType @[src/main/scala/nutcore/frontend/BPU.scala 352:21]
    skip
    skip
    skip
    skip
    skip
    node _btbWrite_tag_WIRE_1_tag = _btbWrite_tag_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    node btbWrite_tag = _btbWrite_tag_WIRE_1_tag @[src/main/scala/nutcore/frontend/BPU.scala 353:26 367:16]
    node btbWrite__type = req_btbType @[src/main/scala/nutcore/frontend/BPU.scala 353:26 369:18]
    node btbWrite_target = req_actualTarget @[src/main/scala/nutcore/frontend/BPU.scala 353:26 368:19]
    node btbWrite_brIdx = _btbWrite_brIdx_T_7 @[src/main/scala/nutcore/frontend/BPU.scala 353:26 370:18]
    node btbWrite_valid = UInt<1>("h1") @[src/main/scala/nutcore/frontend/BPU.scala 353:26 371:18]
    node _WIRE_7_tag = _T_29 @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    skip
    skip
    node _WIRE_10_idx = _T_31 @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    skip
    skip
    skip
    node _btb_io_w_req_bits_setIdx_WIRE_1_idx = _btb_io_w_req_bits_setIdx_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    skip
    node _cnt_WIRE_1_idx = _cnt_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 35:{65,65}]
    skip
    skip
    skip
    io_out_target <= _io_out_target_T_1 @[src/main/scala/nutcore/frontend/BPU.scala 419:17]
    skip
    io_out_valid <= _io_out_valid_T_4 @[src/main/scala/nutcore/frontend/BPU.scala 423:16]
    io_brIdx <= bits(_io_brIdx_T_3, 2, 0) @[src/main/scala/nutcore/frontend/BPU.scala 422:13]
    io_crosslineJump <= crosslineJump @[src/main/scala/nutcore/frontend/BPU.scala 331:20]
    flush <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    btb.clock <= clock
    btb.reset <= _btb_reset_T_2 @[src/main/scala/nutcore/frontend/BPU.scala 308:13]
    btb.io_r_req_valid <= io_in_pc_valid @[src/main/scala/nutcore/frontend/BPU.scala 311:22]
    btb.io_r_req_bits_setIdx <= _btb_io_r_req_bits_setIdx_WIRE_1_idx @[src/main/scala/nutcore/frontend/BPU.scala 312:28]
    btb.io_w_req_valid <= _btb_io_w_req_valid_T @[src/main/scala/nutcore/frontend/BPU.scala 378:22]
    btb.io_w_req_bits_setIdx <= _btb_io_w_req_bits_setIdx_WIRE_1_idx @[src/main/scala/nutcore/frontend/BPU.scala 379:28]
    btb.io_w_req_bits_data_tag <= btbWrite_tag @[src/main/scala/nutcore/frontend/BPU.scala 380:26]
    btb.io_w_req_bits_data__type <= btbWrite__type @[src/main/scala/nutcore/frontend/BPU.scala 380:26]
    btb.io_w_req_bits_data_target <= btbWrite_target @[src/main/scala/nutcore/frontend/BPU.scala 380:26]
    btb.io_w_req_bits_data_brIdx <= btbWrite_brIdx @[src/main/scala/nutcore/frontend/BPU.scala 380:26]
    btb.io_w_req_bits_data_valid <= btbWrite_valid @[src/main/scala/nutcore/frontend/BPU.scala 380:26]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    pcLatch <= _GEN_2
    btbHit_REG <= mux(reset, UInt<1>("h0"), btb.io_r_req_ready) @[src/main/scala/nutcore/frontend/BPU.scala 320:{93,93,93}]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_3 <= mux(reset, UInt<64>("h0"), _c_T_7) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    pht.phtTaken_MPORT.addr <= _phtTaken_WIRE_1_idx @[src/main/scala/nutcore/frontend/BPU.scala 340:36]
    pht.phtTaken_MPORT.en <= UInt<1>("h1") @[src/main/scala/nutcore/frontend/BPU.scala 340:36]
    pht.phtTaken_MPORT.clk <= clock @[src/main/scala/nutcore/frontend/BPU.scala 340:36]
    pht.cnt_MPORT.addr <= _cnt_WIRE_1_idx @[src/main/scala/nutcore/frontend/BPU.scala 392:29]
    pht.cnt_MPORT.en <= UInt<1>("h1") @[src/main/scala/nutcore/frontend/BPU.scala 392:29]
    pht.cnt_MPORT.clk <= clock @[src/main/scala/nutcore/frontend/BPU.scala 392:29]
    pht.MPORT.addr <= _GEN_10
    pht.MPORT.en <= _GEN_12
    pht.MPORT.clk <= _GEN_11
    pht.MPORT.data <= _GEN_14
    pht.MPORT.mask <= _GEN_13
    phtTaken <= _GEN_3
    ras.rasTarget_MPORT.addr <= sp_value @[src/main/scala/nutcore/frontend/BPU.scala 348:37]
    ras.rasTarget_MPORT.en <= UInt<1>("h1") @[src/main/scala/nutcore/frontend/BPU.scala 348:37]
    ras.rasTarget_MPORT.clk <= clock @[src/main/scala/nutcore/frontend/BPU.scala 348:37]
    ras.MPORT_1.addr <= _GEN_22
    ras.MPORT_1.en <= _GEN_24
    ras.MPORT_1.clk <= _GEN_23
    ras.MPORT_1.data <= _GEN_26
    ras.MPORT_1.mask <= _GEN_25
    sp_value <= mux(reset, UInt<4>("h0"), _GEN_27) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    rasTarget <= _GEN_4
    c_4 <= mux(reset, UInt<64>("h0"), _c_T_9) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    cnt <= pht.cnt_MPORT.data @[src/main/scala/nutcore/frontend/BPU.scala 392:20]
    reqLatch_valid <= req_valid @[src/main/scala/nutcore/frontend/BPU.scala 393:25]
    reqLatch_pc <= req_pc @[src/main/scala/nutcore/frontend/BPU.scala 393:25]
    skip
    skip
    reqLatch_actualTaken <= req_actualTaken @[src/main/scala/nutcore/frontend/BPU.scala 393:25]
    reqLatch_fuOpType <= req_fuOpType @[src/main/scala/nutcore/frontend/BPU.scala 393:25]
    skip
    skip
    printf(clock, and(and(and(UInt<1>("h1"), _T_3), _T_5), UInt<1>("h1")), "[%d] BPU_inorder: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_3), _T_7), UInt<1>("h1")), "[BPU-RESET] bpu-reset flushBTB:%d flushTLB:%d\n", flushBTB, flushTLB) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_14), _T_16), UInt<1>("h1")), "[%d] BPU_inorder: ", c_2) : printf_2 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_14), _T_18), UInt<1>("h1")), "[BTBHT1] %d pc=%x tag=%x,%x index=%x bridx=%x tgt=%x,%x flush %x type:%x\n", c_1, pcLatch, btbRead_tag, _WIRE_1_tag, _WIRE_4_idx, btbRead_brIdx, btbRead_target, io_out_target, flush, btbRead__type) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_22), _T_24), UInt<1>("h1")), "[%d] BPU_inorder: ", c_3) : printf_4 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_22), _T_26), UInt<1>("h1")), "[BTBHT2] btbRead.brIdx %x mask %x\n", btbRead_brIdx, _T_21) : printf_5 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_37), _T_39), UInt<1>("h1")), "[%d] BPU_inorder: ", c_4) : printf_6 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_37), _T_41), UInt<1>("h1")), "[BTBUP] pc=%x tag=%x index=%x bridx=%x tgt=%x type=%x\n", req_pc, _WIRE_7_tag, _WIRE_10_idx, _T_36, req_actualTarget, req_btbType) : printf_7 @[src/main/scala/utils/Debug.scala 57:13]

  module IFU_inorder :
    input clock : Clock
    input reset : UInt<1>
    input io_imem_req_ready : UInt<1> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    output io_imem_req_valid : UInt<1> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    output io_imem_req_bits_addr : UInt<39> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    output io_imem_req_bits_size : UInt<3> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    output io_imem_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    output io_imem_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    output io_imem_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    output io_imem_req_bits_user : UInt<82> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    output io_imem_resp_ready : UInt<1> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    input io_imem_resp_valid : UInt<1> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    input io_imem_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    input io_imem_resp_bits_user : UInt<82> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    output io_out_bits_instr : UInt<64> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    output io_out_bits_pc : UInt<39> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    output io_out_bits_pnpc : UInt<39> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    output io_out_bits_exceptionVec_12 : UInt<1> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    output io_out_bits_brIdx : UInt<4> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    input io_redirect_target : UInt<39> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    input io_redirect_valid : UInt<1> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    output io_flushVec : UInt<4> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    output io_bpFlush : UInt<1> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    input io_ipf : UInt<1> @[src/main/scala/nutcore/frontend/IFU.scala 310:14]
    input REG_valid : UInt<1>
    input REG_pc : UInt<39>
    input REG_isMissPredict : UInt<1>
    input REG_actualTarget : UInt<39>
    input REG_actualTaken : UInt<1>
    input REG_fuOpType : UInt<7>
    input REG_btbType : UInt<2>
    input REG_isRVC : UInt<1>
    input DISPLAY_ENABLE : UInt<1>
    output _WIRE_7 : UInt<1>
    input _WIRE_11 : UInt<1>
    input _WIRE_1_4 : UInt<1>
    output r_2 : UInt<1>

    inst bp1 of BPU_inorder @[src/main/scala/nutcore/frontend/IFU.scala 326:19]
    reg pc : UInt<39>, clock with :
      reset => (UInt<1>("h0"), pc) @[src/main/scala/nutcore/frontend/IFU.scala 322:19]
    node _pcUpdate_T = and(io_imem_req_ready, io_imem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node pcUpdate = or(io_redirect_valid, _pcUpdate_T) @[src/main/scala/nutcore/frontend/IFU.scala 323:36]
    node _snpc_T = bits(pc, 1, 1) @[src/main/scala/nutcore/frontend/IFU.scala 324:20]
    node _snpc_T_1 = add(pc, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/IFU.scala 324:28]
    node _snpc_T_2 = tail(_snpc_T_1, 1) @[src/main/scala/nutcore/frontend/IFU.scala 324:28]
    node _snpc_T_3 = add(pc, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/IFU.scala 324:38]
    node _snpc_T_4 = tail(_snpc_T_3, 1) @[src/main/scala/nutcore/frontend/IFU.scala 324:38]
    node snpc = mux(_snpc_T, _snpc_T_2, _snpc_T_4) @[src/main/scala/nutcore/frontend/IFU.scala 324:17]
    reg crosslineJumpLatch : UInt<1>, clock with :
      reset => (UInt<1>("h0"), crosslineJumpLatch) @[src/main/scala/nutcore/frontend/IFU.scala 329:35]
    node _T = or(pcUpdate, bp1.io_flush) @[src/main/scala/nutcore/frontend/IFU.scala 330:17]
    node _crosslineJumpLatch_T = eq(crosslineJumpLatch, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IFU.scala 331:71]
    node _crosslineJumpLatch_T_1 = and(bp1.io_crosslineJump, _crosslineJumpLatch_T) @[src/main/scala/nutcore/frontend/IFU.scala 331:68]
    node _crosslineJumpLatch_T_2 = mux(bp1.io_flush, UInt<1>("h0"), _crosslineJumpLatch_T_1) @[src/main/scala/nutcore/frontend/IFU.scala 331:30]
    node _GEN_0 = mux(_T, _crosslineJumpLatch_T_2, crosslineJumpLatch) @[src/main/scala/nutcore/frontend/IFU.scala 330:34 331:24 329:35]
    reg crosslineJumpTarget : UInt<39>, clock with :
      reset => (UInt<1>("h0"), crosslineJumpTarget) @[src/main/scala/nutcore/frontend/IFU.scala 333:38]
    node _GEN_1 = mux(bp1.io_crosslineJump, bp1.io_out_target, crosslineJumpTarget) @[src/main/scala/nutcore/frontend/IFU.scala 333:{38,38,38}]
    skip
    skip
    skip
    node pnpc = mux(bp1.io_crosslineJump, snpc, bp1.io_out_target) @[src/main/scala/nutcore/frontend/IFU.scala 338:17]
    node _npc_T = mux(bp1.io_out_valid, pnpc, snpc) @[src/main/scala/nutcore/frontend/IFU.scala 340:104]
    node _npc_T_1 = mux(crosslineJumpLatch, crosslineJumpTarget, _npc_T) @[src/main/scala/nutcore/frontend/IFU.scala 340:59]
    node npc = mux(io_redirect_valid, io_redirect_target, _npc_T_1) @[src/main/scala/nutcore/frontend/IFU.scala 340:16]
    node _npcIsSeq_T = mux(bp1.io_out_valid, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/nutcore/frontend/IFU.scala 341:114]
    node _npcIsSeq_T_1 = mux(bp1.io_crosslineJump, UInt<1>("h1"), _npcIsSeq_T) @[src/main/scala/nutcore/frontend/IFU.scala 341:87]
    node _npcIsSeq_T_2 = mux(crosslineJumpLatch, UInt<1>("h0"), _npcIsSeq_T_1) @[src/main/scala/nutcore/frontend/IFU.scala 341:54]
    node npcIsSeq = mux(io_redirect_valid, UInt<1>("h0"), _npcIsSeq_T_2) @[src/main/scala/nutcore/frontend/IFU.scala 341:21]
    node _brIdx_T = mux(io_redirect_valid, UInt<1>("h0"), bp1.io_brIdx) @[src/main/scala/nutcore/frontend/IFU.scala 349:29]
    node _brIdx_T_1 = cat(npcIsSeq, _brIdx_T) @[src/main/scala/nutcore/frontend/IFU.scala 349:15]
    node _bp1_io_in_pc_valid_T = and(io_imem_req_ready, io_imem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_2 = mux(pcUpdate, npc, pc) @[src/main/scala/nutcore/frontend/IFU.scala 322:19 360:19 361:8]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_1 = and(pcUpdate, enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_2 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_4 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _io_flushVec_T = mux(io_redirect_valid, UInt<4>("hf"), UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IFU.scala 367:21]
    node _x1_T = bits(pc, 38, 1) @[src/main/scala/nutcore/frontend/IFU.scala 370:39]
    node x1 = cat(_x1_T, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IFU.scala 370:36]
    node brIdx = _brIdx_T_1 @[src/main/scala/nutcore/frontend/IFU.scala 345:19 349:9]
    node _x6_T = bits(brIdx, 3, 0) @[src/main/scala/nutcore/frontend/IFU.scala 371:88]
    node _x6_T_1 = bits(npc, 38, 0) @[src/main/scala/nutcore/frontend/IFU.scala 371:98]
    node _x6_T_2 = bits(pc, 38, 0) @[src/main/scala/nutcore/frontend/IFU.scala 371:118]
    node x6_hi = cat(_x6_T, _x6_T_1) @[src/main/scala/nutcore/frontend/IFU.scala 371:82]
    node x6 = cat(x6_hi, _x6_T_2) @[src/main/scala/nutcore/frontend/IFU.scala 371:82]
    node _io_imem_resp_ready_T = bits(io_flushVec, 0, 0) @[src/main/scala/nutcore/frontend/IFU.scala 374:52]
    node _io_imem_resp_ready_T_1 = or(io_out_ready, _io_imem_resp_ready_T) @[src/main/scala/nutcore/frontend/IFU.scala 374:38]
    node _T_6 = and(io_imem_req_ready, io_imem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_7 = and(_T_6, enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_8 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_9 = eq(_T_8, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_10 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_11 = eq(_T_10, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_12 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_13 = and(_T_12, enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_14 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_15 = eq(_T_14, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_16 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_17 = eq(_T_16, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _io_out_bits_pc_T = bits(io_imem_resp_bits_user, 38, 0) @[src/main/scala/nutcore/frontend/IFU.scala 386:24]
    node _io_out_bits_pnpc_T = bits(io_imem_resp_bits_user, 77, 39) @[src/main/scala/nutcore/frontend/IFU.scala 387:26]
    node _io_out_bits_brIdx_T = bits(io_imem_resp_bits_user, 81, 78) @[src/main/scala/nutcore/frontend/IFU.scala 388:27]
    node _io_out_valid_T = bits(io_flushVec, 0, 0) @[src/main/scala/nutcore/frontend/IFU.scala 391:53]
    node _io_out_valid_T_1 = eq(_io_out_valid_T, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IFU.scala 391:41]
    node _io_out_valid_T_2 = and(io_imem_resp_valid, _io_out_valid_T_1) @[src/main/scala/nutcore/frontend/IFU.scala 391:38]
    node _T_18 = and(io_imem_resp_ready, io_imem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_3 = mux(io_imem_req_valid, UInt<1>("h1"), r) @[src/main/scala/utils/StopWatch.scala 24:20 30:{20,24}]
    node _GEN_4 = mux(_T_18, UInt<1>("h0"), _GEN_3) @[src/main/scala/utils/StopWatch.scala 31:{19,23}]
    node _T_19 = orr(io_flushVec) @[src/main/scala/nutcore/frontend/IFU.scala 394:46]
    node _WIRE = _T_19 @[src/main/scala/nutcore/frontend/IFU.scala 394:{33,33}]
    io_imem_req_valid <= io_out_ready @[src/main/scala/nutcore/frontend/IFU.scala 372:21]
    io_imem_req_bits_addr <= x1 @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    io_imem_req_bits_size <= UInt<3>("h3") @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    io_imem_req_bits_cmd <= UInt<4>("h0") @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    io_imem_req_bits_wmask <= UInt<8>("h0") @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    io_imem_req_bits_wdata <= UInt<64>("h0") @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    io_imem_req_bits_user <= x6 @[src/main/scala/bus/simplebus/SimpleBus.scala 69:21]
    io_imem_resp_ready <= _io_imem_resp_ready_T_1 @[src/main/scala/nutcore/frontend/IFU.scala 374:22]
    io_out_valid <= _io_out_valid_T_2 @[src/main/scala/nutcore/frontend/IFU.scala 391:16]
    io_out_bits_instr <= io_imem_resp_bits_rdata @[src/main/scala/nutcore/frontend/IFU.scala 384:21]
    io_out_bits_pc <= _io_out_bits_pc_T @[src/main/scala/nutcore/frontend/IFU.scala 386:20]
    io_out_bits_pnpc <= _io_out_bits_pnpc_T @[src/main/scala/nutcore/frontend/IFU.scala 387:22]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io_out_bits_exceptionVec_12 <= io_ipf @[src/main/scala/nutcore/frontend/IFU.scala 390:44]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io_out_bits_brIdx <= _io_out_bits_brIdx_T @[src/main/scala/nutcore/frontend/IFU.scala 388:23]
    skip
    skip
    skip
    skip
    io_flushVec <= _io_flushVec_T @[src/main/scala/nutcore/frontend/IFU.scala 367:15]
    io_bpFlush <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IFU.scala 368:14]
    _WIRE_7 <= _WIRE
    r_2 <= r
    pc <= mux(reset, UInt<39>("h80000000"), _GEN_2) @[src/main/scala/nutcore/frontend/IFU.scala 322:{19,19}]
    bp1.clock <= clock
    bp1.reset <= reset
    bp1.io_in_pc_valid <= _bp1_io_in_pc_valid_T @[src/main/scala/nutcore/frontend/IFU.scala 352:22]
    bp1.io_in_pc_bits <= npc @[src/main/scala/nutcore/frontend/IFU.scala 353:21]
    bp1.io_flush <= io_redirect_valid @[src/main/scala/nutcore/frontend/IFU.scala 358:16]
    bp1.bpuUpdateReq_valid <= REG_valid
    bp1.bpuUpdateReq_pc <= REG_pc
    bp1.bpuUpdateReq_isMissPredict <= REG_isMissPredict
    bp1.bpuUpdateReq_actualTarget <= REG_actualTarget
    bp1.bpuUpdateReq_actualTaken <= REG_actualTaken
    bp1.bpuUpdateReq_fuOpType <= REG_fuOpType
    bp1.bpuUpdateReq_btbType <= REG_btbType
    bp1.bpuUpdateReq_isRVC <= REG_isRVC
    bp1.DISPLAY_ENABLE <= DISPLAY_ENABLE
    bp1.MOUFlushICache <= _WIRE_11
    bp1.MOUFlushTLB <= _WIRE_1_4
    crosslineJumpLatch <= mux(reset, UInt<1>("h0"), _GEN_0) @[src/main/scala/nutcore/frontend/IFU.scala 329:{35,35}]
    crosslineJumpTarget <= _GEN_1
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    r <= mux(reset, UInt<1>("h0"), _GEN_4) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1), _T_3), UInt<1>("h1")), "[%d] IFU_inorder: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1), _T_5), UInt<1>("h1")), "[IFUPC] pc:%x pcUpdate:%d npc:%x RedValid:%d RedTarget:%x LJL:%d LJTarget:%x LJ:%d snpc:%x bpValid:%d pnpn:%x \n", pc, pcUpdate, npc, io_redirect_valid, io_redirect_target, crosslineJumpLatch, crosslineJumpTarget, bp1.io_crosslineJump, snpc, bp1.io_out_valid, pnpc) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_7), _T_9), UInt<1>("h1")), "[%d] IFU_inorder: ", c_1) : printf_2 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_7), _T_11), UInt<1>("h1")), "[IFI] pc=%x user=%x %x %x %x \n", io_imem_req_bits_addr, io_imem_req_bits_user, io_redirect_valid, bp1.io_brIdx, brIdx) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_13), _T_15), UInt<1>("h1")), "[%d] IFU_inorder: ", c_2) : printf_4 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_13), _T_17), UInt<1>("h1")), "[IFO] pc=%x inst=%x\n", io_out_bits_pc, io_out_bits_instr) : printf_5 @[src/main/scala/utils/Debug.scala 57:13]

  module NaiveRVCAlignBuffer :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 27:14]
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 27:14]
    input io_in_bits_instr : UInt<64> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 27:14]
    input io_in_bits_pc : UInt<39> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 27:14]
    input io_in_bits_pnpc : UInt<39> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 27:14]
    input io_in_bits_exceptionVec_12 : UInt<1> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 27:14]
    input io_in_bits_brIdx : UInt<4> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 27:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 27:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 27:14]
    output io_out_bits_instr : UInt<64> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 27:14]
    output io_out_bits_pc : UInt<39> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 27:14]
    output io_out_bits_pnpc : UInt<39> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 27:14]
    output io_out_bits_exceptionVec_12 : UInt<1> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 27:14]
    output io_out_bits_brIdx : UInt<4> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 27:14]
    output io_out_bits_crossPageIPFFix : UInt<1> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 27:14]
    input io_flush : UInt<1> @[src/main/scala/nutcore/frontend/NaiveIBF.scala 27:14]
    input DISPLAY_ENABLE : UInt<1>

    reg state : UInt<2>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 39:22]
    node _instr_T = eq(state, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 90:23]
    node _instr_T_1 = eq(state, UInt<2>("h3")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 90:47]
    node _instr_T_2 = or(_instr_T, _instr_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 90:38]
    node instIn = cat(UInt<16>("h0"), io_in_bits_instr) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 42:19]
    node _instr_T_3 = bits(instIn, 15, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 90:80]
    reg specialInstR : UInt<16>, clock with :
      reset => (UInt<1>("h0"), specialInstR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 66:25]
    node _instr_T_4 = cat(_instr_T_3, specialInstR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 90:73]
    node _pcOffset_T = eq(state, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 41:28]
    node _pcOffset_T_1 = bits(io_in_bits_pc, 2, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 41:53]
    reg pcOffsetR : UInt<3>, clock with :
      reset => (UInt<1>("h0"), pcOffsetR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 40:26]
    node pcOffset = mux(_pcOffset_T, _pcOffset_T_1, pcOffsetR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 41:21]
    node _instr_T_9 = eq(UInt<1>("h0"), pcOffset) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _instr_T_5 = bits(instIn, 31, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 91:23]
    node _instr_T_13 = mux(_instr_T_9, _instr_T_5, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_10 = eq(UInt<2>("h2"), pcOffset) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _instr_T_6 = bits(instIn, 47, 16) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 92:23]
    node _instr_T_14 = mux(_instr_T_10, _instr_T_6, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_17 = or(_instr_T_13, _instr_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_11 = eq(UInt<3>("h4"), pcOffset) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _instr_T_7 = bits(instIn, 63, 32) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 93:23]
    node _instr_T_15 = mux(_instr_T_11, _instr_T_7, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_18 = or(_instr_T_17, _instr_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_12 = eq(UInt<3>("h6"), pcOffset) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _instr_T_8 = bits(instIn, 79, 48) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 94:23]
    node _instr_T_16 = mux(_instr_T_12, _instr_T_8, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_T_19 = or(_instr_T_18, _instr_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _instr_WIRE = _instr_T_19 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _instr_T_20 = mux(_instr_T_2, _instr_T_4, _instr_WIRE) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 90:15]
    node instr = _instr_T_20 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 33:19 90:9]
    node _isRVC_T = bits(instr, 1, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 34:20]
    node isRVC = neq(_isRVC_T, UInt<2>("h3")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 34:26]
    node _rvcFinish_T = eq(pcOffset, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:28]
    node _rvcFinish_T_1 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:40]
    node _rvcFinish_T_2 = bits(io_in_bits_brIdx, 0, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:55]
    node _rvcFinish_T_3 = or(_rvcFinish_T_1, _rvcFinish_T_2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:47]
    node _rvcFinish_T_4 = and(_rvcFinish_T, _rvcFinish_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:36]
    node _rvcFinish_T_5 = eq(pcOffset, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:72]
    node _rvcFinish_T_6 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:84]
    node _rvcFinish_T_7 = bits(io_in_bits_brIdx, 0, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:99]
    node _rvcFinish_T_8 = or(_rvcFinish_T_6, _rvcFinish_T_7) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:91]
    node _rvcFinish_T_9 = and(_rvcFinish_T_5, _rvcFinish_T_8) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:80]
    node _rvcFinish_T_10 = or(_rvcFinish_T_4, _rvcFinish_T_9) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:60]
    node _rvcFinish_T_11 = eq(pcOffset, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:116]
    node _rvcFinish_T_12 = bits(io_in_bits_brIdx, 1, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:142]
    node _rvcFinish_T_13 = or(isRVC, _rvcFinish_T_12) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:134]
    node _rvcFinish_T_14 = and(_rvcFinish_T_11, _rvcFinish_T_13) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:124]
    node _rvcFinish_T_15 = or(_rvcFinish_T_10, _rvcFinish_T_14) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:104]
    node _rvcFinish_T_16 = eq(pcOffset, UInt<3>("h6")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:159]
    node _rvcFinish_T_17 = and(_rvcFinish_T_16, isRVC) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:167]
    node rvcFinish = or(_rvcFinish_T_15, _rvcFinish_T_17) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 48:147]
    node _rvcNext_T = eq(pcOffset, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:26]
    node _rvcNext_T_1 = bits(io_in_bits_brIdx, 0, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:53]
    node _rvcNext_T_2 = eq(_rvcNext_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:47]
    node _rvcNext_T_3 = and(isRVC, _rvcNext_T_2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:44]
    node _rvcNext_T_4 = and(_rvcNext_T, _rvcNext_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:34]
    node _rvcNext_T_5 = eq(pcOffset, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:70]
    node _rvcNext_T_6 = bits(io_in_bits_brIdx, 0, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:97]
    node _rvcNext_T_7 = eq(_rvcNext_T_6, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:91]
    node _rvcNext_T_8 = and(isRVC, _rvcNext_T_7) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:88]
    node _rvcNext_T_9 = and(_rvcNext_T_5, _rvcNext_T_8) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:78]
    node _rvcNext_T_10 = or(_rvcNext_T_4, _rvcNext_T_9) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:58]
    node _rvcNext_T_11 = eq(pcOffset, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:114]
    node _rvcNext_T_12 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:125]
    node _rvcNext_T_13 = and(_rvcNext_T_11, _rvcNext_T_12) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:122]
    node _rvcNext_T_14 = bits(io_in_bits_brIdx, 1, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:141]
    node _rvcNext_T_15 = eq(_rvcNext_T_14, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:135]
    node _rvcNext_T_16 = and(_rvcNext_T_13, _rvcNext_T_15) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:132]
    node rvcNext = or(_rvcNext_T_10, _rvcNext_T_16) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 51:102]
    node _rvcSpecial_T = eq(pcOffset, UInt<3>("h6")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 52:29]
    node _rvcSpecial_T_1 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 52:40]
    node _rvcSpecial_T_2 = and(_rvcSpecial_T, _rvcSpecial_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 52:37]
    node _rvcSpecial_T_3 = bits(io_in_bits_brIdx, 2, 2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 52:56]
    node _rvcSpecial_T_4 = eq(_rvcSpecial_T_3, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 52:50]
    node rvcSpecial = and(_rvcSpecial_T_2, _rvcSpecial_T_4) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 52:47]
    node _rvcSpecialJump_T = eq(pcOffset, UInt<3>("h6")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:33]
    node _rvcSpecialJump_T_1 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:44]
    node _rvcSpecialJump_T_2 = and(_rvcSpecialJump_T, _rvcSpecialJump_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:41]
    node _rvcSpecialJump_T_3 = bits(io_in_bits_brIdx, 2, 2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:59]
    node rvcSpecialJump = and(_rvcSpecialJump_T_2, _rvcSpecialJump_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 53:51]
    node pnpcIsSeq = bits(io_in_bits_brIdx, 3, 3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 54:24]
    node _flushIFU_T = eq(state, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 57:25]
    node _flushIFU_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 57:45]
    node _flushIFU_T_2 = or(_flushIFU_T, _flushIFU_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 57:36]
    node _flushIFU_T_3 = and(_flushIFU_T_2, rvcSpecial) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 57:58]
    node _flushIFU_T_4 = and(_flushIFU_T_3, io_in_valid) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 57:72]
    node _flushIFU_T_5 = eq(pnpcIsSeq, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 57:90]
    node flushIFU = and(_flushIFU_T_4, _flushIFU_T_5) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 57:87]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T = and(flushIFU, enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_1 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_3 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_5 = eq(flushIFU, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:10]
    node _T_6 = asUInt(reset) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:9]
    node _T_7 = eq(_T_6, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:9]
    node _T_8 = eq(_T_5, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:9]
    node _loadNextInstline_T = eq(state, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 60:33]
    node _loadNextInstline_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 60:53]
    node _loadNextInstline_T_2 = or(_loadNextInstline_T, _loadNextInstline_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 60:44]
    node _loadNextInstline_T_3 = or(rvcSpecial, rvcSpecialJump) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 60:81]
    node _loadNextInstline_T_4 = and(_loadNextInstline_T_2, _loadNextInstline_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 60:66]
    node _loadNextInstline_T_5 = and(_loadNextInstline_T_4, io_in_valid) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 60:100]
    node loadNextInstline = and(_loadNextInstline_T_5, pnpcIsSeq) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 60:115]
    reg specialPCR : UInt<39>, clock with :
      reset => (UInt<1>("h0"), specialPCR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 64:23]
    reg specialNPCR : UInt<39>, clock with :
      reset => (UInt<1>("h0"), specialNPCR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 65:24]
    reg specialIPFR : UInt<1>, clock with :
      reset => (UInt<1>("h0"), specialIPFR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 67:28]
    skip
    skip
    skip
    skip
    node _rvcForceLoadNext_T = eq(pcOffset, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:36]
    node _rvcForceLoadNext_T_1 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:47]
    node _rvcForceLoadNext_T_2 = and(_rvcForceLoadNext_T, _rvcForceLoadNext_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:44]
    node _rvcForceLoadNext_T_3 = bits(io_in_bits_pnpc, 2, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:72]
    node _rvcForceLoadNext_T_4 = eq(_rvcForceLoadNext_T_3, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:78]
    node _rvcForceLoadNext_T_5 = and(_rvcForceLoadNext_T_2, _rvcForceLoadNext_T_4) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:54]
    node _rvcForceLoadNext_T_6 = bits(io_in_bits_brIdx, 1, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:95]
    node _rvcForceLoadNext_T_7 = eq(_rvcForceLoadNext_T_6, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:89]
    node rvcForceLoadNext = and(_rvcForceLoadNext_T_5, _rvcForceLoadNext_T_7) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 69:86]
    node _T_9 = eq(io_flush, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 97:8]
    node _T_10 = eq(UInt<2>("h0"), state) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
    node _canGo_T = or(rvcFinish, rvcNext) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 100:28]
    node _canIn_T = or(rvcFinish, rvcForceLoadNext) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 101:28]
    node _pnpcOut_T = add(io_in_bits_pc, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 103:76]
    node _pnpcOut_T_1 = tail(_pnpcOut_T, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 103:76]
    node _pnpcOut_T_2 = add(io_in_bits_pc, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 103:95]
    node _pnpcOut_T_3 = tail(_pnpcOut_T_2, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 103:95]
    node _pnpcOut_T_4 = mux(isRVC, _pnpcOut_T_1, _pnpcOut_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 103:55]
    node _pnpcOut_T_5 = mux(rvcFinish, io_in_bits_pnpc, _pnpcOut_T_4) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 103:23]
    node _T_11 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_12 = and(_T_11, rvcFinish) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 104:26]
    node _GEN_0 = mux(_T_12, UInt<2>("h0"), state) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 104:{39,46} 39:22]
    node _T_13 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_14 = and(_T_13, rvcNext) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 105:26]
    node _pcOffsetR_T = mux(isRVC, UInt<2>("h2"), UInt<3>("h4")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 107:38]
    node _pcOffsetR_T_1 = add(pcOffset, _pcOffsetR_T) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 107:33]
    node _pcOffsetR_T_2 = tail(_pcOffsetR_T_1, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 107:33]
    node _GEN_1 = mux(_T_14, UInt<2>("h1"), _GEN_0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 105:37 106:17]
    node _GEN_2 = mux(_T_14, _pcOffsetR_T_2, pcOffsetR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 105:37 107:21 40:26]
    node _T_15 = and(rvcSpecial, io_in_valid) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 109:25]
    node _specialInstR_T = bits(io_in_bits_instr, 63, 48) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 112:43]
    node _GEN_3 = mux(_T_15, UInt<2>("h2"), _GEN_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 109:40 110:17]
    node _T_17 = eq(UInt<2>("h1"), state) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
    node _pcOut_T = bits(io_in_bits_pc, 38, 3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 126:35]
    node _pcOut_T_1 = bits(pcOffsetR, 2, 0) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 126:61]
    node _pcOut_T_2 = cat(_pcOut_T, _pcOut_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 126:21]
    node _T_24 = eq(UInt<2>("h2"), state) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
    node _T_26 = eq(UInt<2>("h3"), state) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
    node _GEN_27 = mux(_T_26, specialPCR, UInt<39>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 161:15 98:18 62:23]
    node _GEN_32 = mux(_T_24, specialPCR, _GEN_27) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 149:15 98:18]
    node _GEN_40 = mux(_T_17, _pcOut_T_2, _GEN_32) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 126:15 98:18]
    node _GEN_50 = mux(_T_10, io_in_bits_pc, _GEN_40) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 102:15 98:18]
    node _GEN_60 = validif(_T_9, _GEN_50) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 97:18]
    node pcOut = _GEN_60 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 62:23]
    node _GEN_4 = mux(_T_15, pcOut, specialPCR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 109:40 111:22 64:23]
    node _GEN_5 = mux(_T_15, _specialInstR_T, specialInstR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 109:40 112:24 66:25]
    node _GEN_6 = mux(_T_15, io_in_bits_exceptionVec_12, specialIPFR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 109:40 113:23 67:28]
    node _T_16 = and(rvcSpecialJump, io_in_valid) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 115:29]
    node _specialInstR_T_1 = bits(io_in_bits_instr, 63, 48) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 119:43]
    node _GEN_7 = mux(_T_16, UInt<2>("h3"), _GEN_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 115:44 116:17]
    node _GEN_8 = mux(_T_16, pcOut, _GEN_4) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 115:44 117:22]
    node _GEN_9 = mux(_T_16, io_in_bits_pnpc, specialNPCR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 115:44 118:23 65:24]
    node _GEN_10 = mux(_T_16, _specialInstR_T_1, _GEN_5) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 115:44 119:24]
    node _GEN_11 = mux(_T_16, io_in_bits_exceptionVec_12, _GEN_6) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 115:44 120:23]
    node _canGo_T_1 = or(rvcFinish, rvcNext) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 124:28]
    node _canIn_T_1 = or(rvcFinish, rvcForceLoadNext) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 125:28]
    node _pnpcOut_T_6 = add(pcOut, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 127:68]
    node _pnpcOut_T_7 = tail(_pnpcOut_T_6, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 127:68]
    node _pnpcOut_T_8 = add(pcOut, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 127:79]
    node _pnpcOut_T_9 = tail(_pnpcOut_T_8, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 127:79]
    node _pnpcOut_T_10 = mux(isRVC, _pnpcOut_T_7, _pnpcOut_T_9) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 127:55]
    node _pnpcOut_T_11 = mux(rvcFinish, io_in_bits_pnpc, _pnpcOut_T_10) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 127:23]
    node _T_18 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_19 = and(_T_18, rvcFinish) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 128:26]
    node _GEN_12 = mux(_T_19, UInt<2>("h0"), state) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 128:{39,46} 39:22]
    node _T_20 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_21 = and(_T_20, rvcNext) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 129:26]
    node _pcOffsetR_T_3 = mux(isRVC, UInt<2>("h2"), UInt<3>("h4")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 131:38]
    node _pcOffsetR_T_4 = add(pcOffset, _pcOffsetR_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 131:33]
    node _pcOffsetR_T_5 = tail(_pcOffsetR_T_4, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 131:33]
    node _GEN_13 = mux(_T_21, UInt<2>("h1"), _GEN_12) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 129:37 130:17]
    node _GEN_14 = mux(_T_21, _pcOffsetR_T_5, pcOffsetR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 129:37 131:21 40:26]
    node _T_22 = and(rvcSpecial, io_in_valid) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 133:25]
    node _specialInstR_T_2 = bits(io_in_bits_instr, 63, 48) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 136:43]
    node _GEN_15 = mux(_T_22, UInt<2>("h2"), _GEN_13) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 133:40 134:17]
    node _GEN_16 = mux(_T_22, pcOut, specialPCR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 133:40 135:22 64:23]
    node _GEN_17 = mux(_T_22, _specialInstR_T_2, specialInstR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 133:40 136:24 66:25]
    node _GEN_18 = mux(_T_22, io_in_bits_exceptionVec_12, specialIPFR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 133:40 137:23 67:28]
    node _T_23 = and(rvcSpecialJump, io_in_valid) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 139:29]
    node _specialInstR_T_3 = bits(io_in_bits_instr, 63, 48) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 143:43]
    node _GEN_19 = mux(_T_23, UInt<2>("h3"), _GEN_15) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 139:44 140:17]
    node _GEN_20 = mux(_T_23, pcOut, _GEN_16) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 139:44 141:22]
    node _GEN_21 = mux(_T_23, io_in_bits_pnpc, specialNPCR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 139:44 142:23 65:24]
    node _GEN_22 = mux(_T_23, _specialInstR_T_3, _GEN_17) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 139:44 143:24]
    node _GEN_23 = mux(_T_23, io_in_bits_exceptionVec_12, _GEN_18) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 139:44 144:23]
    node _pnpcOut_T_12 = add(specialPCR, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 150:31]
    node _pnpcOut_T_13 = tail(_pnpcOut_T_12, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 150:31]
    node _T_25 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_24 = mux(_T_25, UInt<2>("h1"), state) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 154:26 155:17 39:22]
    node _GEN_25 = mux(_T_25, UInt<2>("h2"), pcOffsetR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 154:26 156:21 40:26]
    node _T_27 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_26 = mux(_T_27, UInt<2>("h0"), state) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 166:26 167:17 39:22]
    node _GEN_28 = mux(_T_26, specialNPCR, UInt<39>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 162:17 98:18 63:25]
    node _GEN_29 = mux(_T_26, io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 164:15 98:18 44:23]
    node _GEN_30 = mux(_T_26, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 165:15 98:18 45:23]
    node _GEN_31 = mux(_T_26, _GEN_26, state) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18 39:22]
    node _GEN_33 = mux(_T_24, _pnpcOut_T_13, _GEN_28) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 150:17 98:18]
    node _GEN_34 = mux(_T_24, io_in_valid, _GEN_29) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 152:15 98:18]
    node _GEN_35 = mux(_T_24, UInt<1>("h0"), _GEN_30) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 153:15 98:18]
    node _GEN_36 = mux(_T_24, _GEN_24, _GEN_31) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
    node _GEN_37 = mux(_T_24, _GEN_25, pcOffsetR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18 40:26]
    node _GEN_38 = mux(_T_17, _canGo_T_1, _GEN_34) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 124:15 98:18]
    node _GEN_39 = mux(_T_17, _canIn_T_1, _GEN_35) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 125:15 98:18]
    node _GEN_41 = mux(_T_17, _pnpcOut_T_11, _GEN_33) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 127:17 98:18]
    node _GEN_42 = mux(_T_17, _GEN_19, _GEN_36) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
    node _GEN_43 = mux(_T_17, _GEN_14, _GEN_37) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
    node _GEN_44 = mux(_T_17, _GEN_20, specialPCR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18 64:23]
    node _GEN_45 = mux(_T_17, _GEN_22, specialInstR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18 66:25]
    node _GEN_46 = mux(_T_17, _GEN_23, specialIPFR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18 67:28]
    node _GEN_47 = mux(_T_17, _GEN_21, specialNPCR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18 65:24]
    node _GEN_48 = mux(_T_10, _canGo_T, _GEN_38) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 100:15 98:18]
    node _GEN_49 = mux(_T_10, _canIn_T, _GEN_39) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 101:15 98:18]
    node _GEN_51 = mux(_T_10, _pnpcOut_T_5, _GEN_41) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 103:17 98:18]
    node _GEN_52 = mux(_T_10, _GEN_7, _GEN_42) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
    node _GEN_53 = mux(_T_10, _GEN_2, _GEN_43) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
    node _GEN_54 = mux(_T_10, _GEN_8, _GEN_44) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
    node _GEN_55 = mux(_T_10, _GEN_10, _GEN_45) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
    node _GEN_56 = mux(_T_10, _GEN_11, _GEN_46) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
    node _GEN_57 = mux(_T_10, _GEN_9, _GEN_47) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 98:18]
    node _GEN_58 = validif(_T_9, _GEN_48) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 97:18]
    node _GEN_59 = validif(_T_9, _GEN_49) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 97:18]
    node _GEN_61 = validif(_T_9, _GEN_51) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 97:18]
    node _GEN_62 = mux(_T_9, _GEN_52, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 172:11 97:18]
    node _GEN_63 = mux(_T_9, _GEN_53, pcOffsetR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 97:18 40:26]
    node _GEN_64 = mux(_T_9, _GEN_54, specialPCR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 97:18 64:23]
    node _GEN_65 = mux(_T_9, _GEN_55, specialInstR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 97:18 66:25]
    node _GEN_66 = mux(_T_9, _GEN_56, specialIPFR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 97:18 67:28]
    node _GEN_67 = mux(_T_9, _GEN_57, specialNPCR) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 97:18 65:24]
    node _io_out_bits_brIdx_T = add(pcOut, UInt<3>("h4")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:46]
    node _io_out_bits_brIdx_T_1 = tail(_io_out_bits_brIdx_T, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:46]
    node pnpcOut = _GEN_61 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 63:25]
    node _io_out_bits_brIdx_T_2 = eq(pnpcOut, _io_out_bits_brIdx_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:37]
    node _io_out_bits_brIdx_T_3 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:54]
    node _io_out_bits_brIdx_T_4 = and(_io_out_bits_brIdx_T_2, _io_out_bits_brIdx_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:51]
    node _io_out_bits_brIdx_T_5 = add(pcOut, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:83]
    node _io_out_bits_brIdx_T_6 = tail(_io_out_bits_brIdx_T_5, 1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:83]
    node _io_out_bits_brIdx_T_7 = eq(pnpcOut, _io_out_bits_brIdx_T_6) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:74]
    node _io_out_bits_brIdx_T_8 = and(_io_out_bits_brIdx_T_7, isRVC) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:88]
    node _io_out_bits_brIdx_T_9 = or(_io_out_bits_brIdx_T_4, _io_out_bits_brIdx_T_8) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:62]
    node _io_out_bits_brIdx_T_10 = mux(_io_out_bits_brIdx_T_9, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:27]
    node canGo = _GEN_58 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 44:23]
    node _io_out_valid_T = and(io_in_valid, canGo) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 187:31]
    node _io_in_ready_T = eq(io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:19]
    node _io_in_ready_T_1 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node canIn = _GEN_59 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 45:23]
    node _io_in_ready_T_2 = and(_io_in_ready_T_1, canIn) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:48]
    node _io_in_ready_T_3 = or(_io_in_ready_T, _io_in_ready_T_2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:32]
    node _io_in_ready_T_4 = or(_io_in_ready_T_3, loadNextInstline) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:58]
    node _io_out_bits_exceptionVec_12_T = eq(state, UInt<2>("h3")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 191:112]
    node _io_out_bits_exceptionVec_12_T_1 = eq(state, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 191:142]
    node _io_out_bits_exceptionVec_12_T_2 = or(_io_out_bits_exceptionVec_12_T, _io_out_bits_exceptionVec_12_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 191:133]
    node _io_out_bits_exceptionVec_12_T_3 = and(specialIPFR, _io_out_bits_exceptionVec_12_T_2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 191:102]
    node _io_out_bits_exceptionVec_12_T_4 = or(io_in_bits_exceptionVec_12, _io_out_bits_exceptionVec_12_T_3) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 191:87]
    node _io_out_bits_crossPageIPFFix_T = eq(state, UInt<2>("h3")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 192:84]
    node _io_out_bits_crossPageIPFFix_T_1 = eq(state, UInt<2>("h2")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 192:114]
    node _io_out_bits_crossPageIPFFix_T_2 = or(_io_out_bits_crossPageIPFFix_T, _io_out_bits_crossPageIPFFix_T_1) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 192:105]
    node _io_out_bits_crossPageIPFFix_T_3 = and(io_in_bits_exceptionVec_12, _io_out_bits_crossPageIPFFix_T_2) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 192:74]
    node _io_out_bits_crossPageIPFFix_T_4 = eq(specialIPFR, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 192:133]
    node _io_out_bits_crossPageIPFFix_T_5 = and(_io_out_bits_crossPageIPFFix_T_3, _io_out_bits_crossPageIPFFix_T_4) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 192:130]
    io_in_ready <= _io_in_ready_T_4 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 188:15]
    io_out_valid <= _io_out_valid_T @[src/main/scala/nutcore/frontend/NaiveIBF.scala 187:16]
    io_out_bits_instr <= pad(instr, 64) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 184:21]
    io_out_bits_pc <= pcOut @[src/main/scala/nutcore/frontend/NaiveIBF.scala 182:18]
    io_out_bits_pnpc <= pnpcOut @[src/main/scala/nutcore/frontend/NaiveIBF.scala 183:20]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io_out_bits_exceptionVec_12 <= _io_out_bits_exceptionVec_12_T_4 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 191:44]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io_out_bits_brIdx <= pad(_io_out_bits_brIdx_T_10, 4) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 185:21]
    skip
    io_out_bits_crossPageIPFFix <= _io_out_bits_crossPageIPFFix_T_5 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 192:31]
    skip
    skip
    state <= mux(reset, UInt<2>("h0"), _GEN_62) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 39:{22,22}]
    pcOffsetR <= mux(reset, UInt<1>("h0"), _GEN_63) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 40:{26,26}]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    specialPCR <= _GEN_64
    specialNPCR <= _GEN_67
    specialInstR <= _GEN_65
    specialIPFR <= mux(reset, UInt<1>("h0"), _GEN_66) @[src/main/scala/nutcore/frontend/NaiveIBF.scala 67:{28,28}]
    printf(clock, and(and(and(UInt<1>("h1"), _T), _T_2), UInt<1>("h1")), "[%d] NaiveRVCAlignBuffer: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T), _T_4), UInt<1>("h1")), "flushIFU at pc %x offset %x\n", io_in_bits_pc, pcOffset) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_7), _T_8), UInt<1>("h1")), "Assertion failed\n    at NaiveIBF.scala:59 assert(!flushIFU)\n") : printf_2 @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:9]
    assert(clock, _T_5, and(and(UInt<1>("h1"), _T_7), UInt<1>("h1")), "") : assert @[src/main/scala/nutcore/frontend/NaiveIBF.scala 59:9]

  module Decoder :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    input io_in_bits_instr : UInt<64> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    input io_in_bits_pc : UInt<39> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    input io_in_bits_pnpc : UInt<39> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    input io_in_bits_exceptionVec_12 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    input io_in_bits_brIdx : UInt<4> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    input io_in_bits_crossPageIPFFix : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_instr : UInt<64> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_pc : UInt<39> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_pnpc : UInt<39> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_0 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_1 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_2 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_3 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_5 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_7 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_8 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_9 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_10 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_11 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_12 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_13 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_14 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_15 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_0 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_1 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_2 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_3 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_4 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_5 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_6 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_7 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_8 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_9 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_10 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_11 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_brIdx : UInt<4> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_crossPageIPFFix : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_ctrl_src1Type : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_ctrl_src2Type : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_ctrl_fuType : UInt<3> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_ctrl_fuOpType : UInt<7> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_ctrl_rfSrc1 : UInt<5> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_ctrl_rfSrc2 : UInt<5> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_ctrl_rfWen : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_ctrl_rfDest : UInt<5> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_ctrl_isNutCoreTrap : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_data_imm : UInt<64> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_isWFI : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    input DISPLAY_ENABLE : UInt<1>
    input intrVecIDU : UInt<12>
    input DTLBENABLE : UInt<1>

    node _decodeList_T = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_1 = eq(UInt<5>("h13"), _decodeList_T) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_2 = and(io_in_bits_instr, UInt<32>("hfc00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_3 = eq(UInt<13>("h1013"), _decodeList_T_2) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_4 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_5 = eq(UInt<14>("h2013"), _decodeList_T_4) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_6 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_7 = eq(UInt<14>("h3013"), _decodeList_T_6) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_8 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_9 = eq(UInt<15>("h4013"), _decodeList_T_8) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_10 = and(io_in_bits_instr, UInt<32>("hfc00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_11 = eq(UInt<15>("h5013"), _decodeList_T_10) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_12 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_13 = eq(UInt<15>("h6013"), _decodeList_T_12) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_14 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_15 = eq(UInt<15>("h7013"), _decodeList_T_14) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_16 = and(io_in_bits_instr, UInt<32>("hfc00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_17 = eq(UInt<31>("h40005013"), _decodeList_T_16) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_18 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_19 = eq(UInt<6>("h33"), _decodeList_T_18) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_20 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_21 = eq(UInt<13>("h1033"), _decodeList_T_20) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_22 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_23 = eq(UInt<14>("h2033"), _decodeList_T_22) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_24 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_25 = eq(UInt<14>("h3033"), _decodeList_T_24) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_26 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_27 = eq(UInt<15>("h4033"), _decodeList_T_26) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_28 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_29 = eq(UInt<15>("h5033"), _decodeList_T_28) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_30 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_31 = eq(UInt<15>("h6033"), _decodeList_T_30) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_32 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_33 = eq(UInt<15>("h7033"), _decodeList_T_32) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_34 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_35 = eq(UInt<31>("h40000033"), _decodeList_T_34) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_36 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_37 = eq(UInt<31>("h40005033"), _decodeList_T_36) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_38 = and(io_in_bits_instr, UInt<7>("h7f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_39 = eq(UInt<5>("h17"), _decodeList_T_38) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_40 = and(io_in_bits_instr, UInt<7>("h7f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_41 = eq(UInt<6>("h37"), _decodeList_T_40) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_42 = and(io_in_bits_instr, UInt<7>("h7f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_43 = eq(UInt<7>("h6f"), _decodeList_T_42) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_44 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_45 = eq(UInt<7>("h67"), _decodeList_T_44) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_46 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_47 = eq(UInt<7>("h63"), _decodeList_T_46) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_48 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_49 = eq(UInt<13>("h1063"), _decodeList_T_48) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_50 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_51 = eq(UInt<15>("h4063"), _decodeList_T_50) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_52 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_53 = eq(UInt<15>("h5063"), _decodeList_T_52) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_54 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_55 = eq(UInt<15>("h6063"), _decodeList_T_54) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_56 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_57 = eq(UInt<15>("h7063"), _decodeList_T_56) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_58 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_59 = eq(UInt<2>("h3"), _decodeList_T_58) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_60 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_61 = eq(UInt<13>("h1003"), _decodeList_T_60) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_62 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_63 = eq(UInt<14>("h2003"), _decodeList_T_62) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_64 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_65 = eq(UInt<15>("h4003"), _decodeList_T_64) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_66 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_67 = eq(UInt<15>("h5003"), _decodeList_T_66) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_68 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_69 = eq(UInt<6>("h23"), _decodeList_T_68) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_70 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_71 = eq(UInt<13>("h1023"), _decodeList_T_70) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_72 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_73 = eq(UInt<14>("h2023"), _decodeList_T_72) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_74 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_75 = eq(UInt<5>("h1b"), _decodeList_T_74) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_76 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_77 = eq(UInt<13>("h101b"), _decodeList_T_76) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_78 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_79 = eq(UInt<15>("h501b"), _decodeList_T_78) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_80 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_81 = eq(UInt<31>("h4000501b"), _decodeList_T_80) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_82 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_83 = eq(UInt<13>("h103b"), _decodeList_T_82) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_84 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_85 = eq(UInt<15>("h503b"), _decodeList_T_84) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_86 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_87 = eq(UInt<31>("h4000503b"), _decodeList_T_86) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_88 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_89 = eq(UInt<6>("h3b"), _decodeList_T_88) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_90 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_91 = eq(UInt<31>("h4000003b"), _decodeList_T_90) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_92 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_93 = eq(UInt<15>("h6003"), _decodeList_T_92) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_94 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_95 = eq(UInt<14>("h3003"), _decodeList_T_94) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_96 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_97 = eq(UInt<14>("h3023"), _decodeList_T_96) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_98 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_99 = eq(UInt<7>("h6b"), _decodeList_T_98) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_100 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_101 = eq(UInt<26>("h2000033"), _decodeList_T_100) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_102 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_103 = eq(UInt<26>("h2001033"), _decodeList_T_102) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_104 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_105 = eq(UInt<26>("h2002033"), _decodeList_T_104) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_106 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_107 = eq(UInt<26>("h2003033"), _decodeList_T_106) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_108 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_109 = eq(UInt<26>("h2004033"), _decodeList_T_108) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_110 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_111 = eq(UInt<26>("h2005033"), _decodeList_T_110) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_112 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_113 = eq(UInt<26>("h2006033"), _decodeList_T_112) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_114 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_115 = eq(UInt<26>("h2007033"), _decodeList_T_114) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_116 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_117 = eq(UInt<26>("h200003b"), _decodeList_T_116) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_118 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_119 = eq(UInt<26>("h200403b"), _decodeList_T_118) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_120 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_121 = eq(UInt<26>("h200503b"), _decodeList_T_120) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_122 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_123 = eq(UInt<26>("h200603b"), _decodeList_T_122) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_124 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_125 = eq(UInt<26>("h200703b"), _decodeList_T_124) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_126 = and(io_in_bits_instr, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_127 = eq(UInt<1>("h0"), _decodeList_T_126) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_128 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_129 = eq(UInt<1>("h0"), _decodeList_T_128) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_130 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_131 = eq(UInt<15>("h4000"), _decodeList_T_130) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_132 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_133 = eq(UInt<15>("h6000"), _decodeList_T_132) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_134 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_135 = eq(UInt<16>("hc000"), _decodeList_T_134) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_136 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_137 = eq(UInt<16>("he000"), _decodeList_T_136) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_138 = and(io_in_bits_instr, UInt<16>("hef83")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_139 = eq(UInt<1>("h1"), _decodeList_T_138) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_140 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_141 = eq(UInt<1>("h1"), _decodeList_T_140) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_142 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_143 = eq(UInt<14>("h2001"), _decodeList_T_142) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_144 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_145 = eq(UInt<15>("h4001"), _decodeList_T_144) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_146 = and(io_in_bits_instr, UInt<16>("hef83")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_147 = eq(UInt<15>("h6101"), _decodeList_T_146) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_148 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_149 = eq(UInt<15>("h6001"), _decodeList_T_148) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_150 = and(io_in_bits_instr, UInt<16>("hec03")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_151 = eq(UInt<16>("h8001"), _decodeList_T_150) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_152 = and(io_in_bits_instr, UInt<16>("hec03")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_153 = eq(UInt<16>("h8401"), _decodeList_T_152) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_154 = and(io_in_bits_instr, UInt<16>("hec03")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_155 = eq(UInt<16>("h8801"), _decodeList_T_154) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_156 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_157 = eq(UInt<16>("h8c01"), _decodeList_T_156) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_158 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_159 = eq(UInt<16>("h8c21"), _decodeList_T_158) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_160 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_161 = eq(UInt<16>("h8c41"), _decodeList_T_160) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_162 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_163 = eq(UInt<16>("h8c61"), _decodeList_T_162) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_164 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_165 = eq(UInt<16>("h9c01"), _decodeList_T_164) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_166 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_167 = eq(UInt<16>("h9c21"), _decodeList_T_166) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_168 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_169 = eq(UInt<16>("ha001"), _decodeList_T_168) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_170 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_171 = eq(UInt<16>("hc001"), _decodeList_T_170) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_172 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_173 = eq(UInt<16>("he001"), _decodeList_T_172) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_174 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_175 = eq(UInt<2>("h2"), _decodeList_T_174) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_176 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_177 = eq(UInt<15>("h4002"), _decodeList_T_176) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_178 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_179 = eq(UInt<15>("h6002"), _decodeList_T_178) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_180 = and(io_in_bits_instr, UInt<16>("hf07f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_181 = eq(UInt<16>("h8002"), _decodeList_T_180) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_182 = and(io_in_bits_instr, UInt<16>("hf003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_183 = eq(UInt<16>("h8002"), _decodeList_T_182) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_184 = and(io_in_bits_instr, UInt<16>("hffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_185 = eq(UInt<16>("h9002"), _decodeList_T_184) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_186 = and(io_in_bits_instr, UInt<16>("hf07f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_187 = eq(UInt<16>("h9002"), _decodeList_T_186) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_188 = and(io_in_bits_instr, UInt<16>("hf003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_189 = eq(UInt<16>("h9002"), _decodeList_T_188) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_190 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_191 = eq(UInt<16>("hc002"), _decodeList_T_190) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_192 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_193 = eq(UInt<16>("he002"), _decodeList_T_192) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_194 = and(io_in_bits_instr, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_195 = eq(UInt<7>("h73"), _decodeList_T_194) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_196 = and(io_in_bits_instr, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_197 = eq(UInt<21>("h100073"), _decodeList_T_196) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_198 = and(io_in_bits_instr, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_199 = eq(UInt<30>("h30200073"), _decodeList_T_198) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_200 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_201 = eq(UInt<4>("hf"), _decodeList_T_200) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_202 = and(io_in_bits_instr, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_203 = eq(UInt<29>("h10500073"), _decodeList_T_202) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_204 = and(io_in_bits_instr, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_205 = eq(UInt<29>("h10200073"), _decodeList_T_204) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_206 = and(io_in_bits_instr, UInt<32>("hfe007fff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_207 = eq(UInt<29>("h12000073"), _decodeList_T_206) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_208 = and(io_in_bits_instr, UInt<32>("hf9f0707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_209 = eq(UInt<29>("h1000302f"), _decodeList_T_208) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_210 = and(io_in_bits_instr, UInt<32>("hf9f0707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_211 = eq(UInt<29>("h1000202f"), _decodeList_T_210) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_212 = and(io_in_bits_instr, UInt<32>("hf800707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_213 = eq(UInt<29>("h1800302f"), _decodeList_T_212) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_214 = and(io_in_bits_instr, UInt<32>("hf800707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_215 = eq(UInt<29>("h1800202f"), _decodeList_T_214) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_216 = and(io_in_bits_instr, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_217 = eq(UInt<28>("h800202f"), _decodeList_T_216) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_218 = and(io_in_bits_instr, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_219 = eq(UInt<14>("h202f"), _decodeList_T_218) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_220 = and(io_in_bits_instr, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_221 = eq(UInt<30>("h2000202f"), _decodeList_T_220) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_222 = and(io_in_bits_instr, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_223 = eq(UInt<31>("h6000202f"), _decodeList_T_222) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_224 = and(io_in_bits_instr, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_225 = eq(UInt<31>("h4000202f"), _decodeList_T_224) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_226 = and(io_in_bits_instr, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_227 = eq(UInt<32>("h8000202f"), _decodeList_T_226) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_228 = and(io_in_bits_instr, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_229 = eq(UInt<32>("ha000202f"), _decodeList_T_228) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_230 = and(io_in_bits_instr, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_231 = eq(UInt<32>("hc000202f"), _decodeList_T_230) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_232 = and(io_in_bits_instr, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_233 = eq(UInt<32>("he000202f"), _decodeList_T_232) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_234 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_235 = eq(UInt<13>("h1073"), _decodeList_T_234) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_236 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_237 = eq(UInt<14>("h2073"), _decodeList_T_236) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_238 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_239 = eq(UInt<14>("h3073"), _decodeList_T_238) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_240 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_241 = eq(UInt<15>("h5073"), _decodeList_T_240) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_242 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_243 = eq(UInt<15>("h6073"), _decodeList_T_242) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_244 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_245 = eq(UInt<15>("h7073"), _decodeList_T_244) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_246 = and(io_in_bits_instr, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_247 = eq(UInt<13>("h100f"), _decodeList_T_246) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_248 = mux(_decodeList_T_247, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_249 = mux(_decodeList_T_245, UInt<3>("h4"), _decodeList_T_248) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_250 = mux(_decodeList_T_243, UInt<3>("h4"), _decodeList_T_249) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_251 = mux(_decodeList_T_241, UInt<3>("h4"), _decodeList_T_250) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_252 = mux(_decodeList_T_239, UInt<3>("h4"), _decodeList_T_251) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_253 = mux(_decodeList_T_237, UInt<3>("h4"), _decodeList_T_252) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_254 = mux(_decodeList_T_235, UInt<3>("h4"), _decodeList_T_253) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_255 = mux(_decodeList_T_233, UInt<3>("h5"), _decodeList_T_254) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_256 = mux(_decodeList_T_231, UInt<3>("h5"), _decodeList_T_255) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_257 = mux(_decodeList_T_229, UInt<3>("h5"), _decodeList_T_256) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_258 = mux(_decodeList_T_227, UInt<3>("h5"), _decodeList_T_257) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_259 = mux(_decodeList_T_225, UInt<3>("h5"), _decodeList_T_258) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_260 = mux(_decodeList_T_223, UInt<3>("h5"), _decodeList_T_259) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_261 = mux(_decodeList_T_221, UInt<3>("h5"), _decodeList_T_260) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_262 = mux(_decodeList_T_219, UInt<3>("h5"), _decodeList_T_261) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_263 = mux(_decodeList_T_217, UInt<3>("h5"), _decodeList_T_262) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_264 = mux(_decodeList_T_215, UInt<4>("hf"), _decodeList_T_263) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_265 = mux(_decodeList_T_213, UInt<4>("hf"), _decodeList_T_264) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_266 = mux(_decodeList_T_211, UInt<3>("h4"), _decodeList_T_265) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_267 = mux(_decodeList_T_209, UInt<3>("h4"), _decodeList_T_266) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_268 = mux(_decodeList_T_207, UInt<3>("h5"), _decodeList_T_267) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_269 = mux(_decodeList_T_205, UInt<3>("h4"), _decodeList_T_268) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_270 = mux(_decodeList_T_203, UInt<3>("h4"), _decodeList_T_269) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_271 = mux(_decodeList_T_201, UInt<2>("h2"), _decodeList_T_270) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_272 = mux(_decodeList_T_199, UInt<3>("h4"), _decodeList_T_271) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_273 = mux(_decodeList_T_197, UInt<3>("h4"), _decodeList_T_272) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_274 = mux(_decodeList_T_195, UInt<3>("h4"), _decodeList_T_273) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_275 = mux(_decodeList_T_193, UInt<2>("h2"), _decodeList_T_274) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_276 = mux(_decodeList_T_191, UInt<2>("h2"), _decodeList_T_275) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_277 = mux(_decodeList_T_189, UInt<3>("h5"), _decodeList_T_276) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_278 = mux(_decodeList_T_187, UInt<3>("h4"), _decodeList_T_277) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_279 = mux(_decodeList_T_185, UInt<3>("h4"), _decodeList_T_278) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_280 = mux(_decodeList_T_183, UInt<3>("h5"), _decodeList_T_279) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_281 = mux(_decodeList_T_181, UInt<3>("h4"), _decodeList_T_280) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_282 = mux(_decodeList_T_179, UInt<3>("h4"), _decodeList_T_281) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_283 = mux(_decodeList_T_177, UInt<3>("h4"), _decodeList_T_282) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_284 = mux(_decodeList_T_175, UInt<3>("h4"), _decodeList_T_283) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_285 = mux(_decodeList_T_173, UInt<1>("h1"), _decodeList_T_284) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_286 = mux(_decodeList_T_171, UInt<1>("h1"), _decodeList_T_285) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_287 = mux(_decodeList_T_169, UInt<3>("h7"), _decodeList_T_286) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_288 = mux(_decodeList_T_167, UInt<3>("h5"), _decodeList_T_287) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_289 = mux(_decodeList_T_165, UInt<3>("h5"), _decodeList_T_288) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_290 = mux(_decodeList_T_163, UInt<3>("h5"), _decodeList_T_289) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_291 = mux(_decodeList_T_161, UInt<3>("h5"), _decodeList_T_290) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_292 = mux(_decodeList_T_159, UInt<3>("h5"), _decodeList_T_291) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_293 = mux(_decodeList_T_157, UInt<3>("h5"), _decodeList_T_292) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_294 = mux(_decodeList_T_155, UInt<3>("h4"), _decodeList_T_293) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_295 = mux(_decodeList_T_153, UInt<3>("h4"), _decodeList_T_294) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_296 = mux(_decodeList_T_151, UInt<3>("h4"), _decodeList_T_295) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_297 = mux(_decodeList_T_149, UInt<3>("h4"), _decodeList_T_296) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_298 = mux(_decodeList_T_147, UInt<3>("h4"), _decodeList_T_297) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_299 = mux(_decodeList_T_145, UInt<3>("h4"), _decodeList_T_298) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_300 = mux(_decodeList_T_143, UInt<3>("h4"), _decodeList_T_299) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_301 = mux(_decodeList_T_141, UInt<3>("h4"), _decodeList_T_300) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_302 = mux(_decodeList_T_139, UInt<3>("h4"), _decodeList_T_301) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_303 = mux(_decodeList_T_137, UInt<2>("h2"), _decodeList_T_302) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_304 = mux(_decodeList_T_135, UInt<2>("h2"), _decodeList_T_303) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_305 = mux(_decodeList_T_133, UInt<3>("h4"), _decodeList_T_304) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_306 = mux(_decodeList_T_131, UInt<3>("h4"), _decodeList_T_305) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_307 = mux(_decodeList_T_129, UInt<3>("h4"), _decodeList_T_306) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_308 = mux(_decodeList_T_127, UInt<1>("h0"), _decodeList_T_307) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_309 = mux(_decodeList_T_125, UInt<3>("h5"), _decodeList_T_308) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_310 = mux(_decodeList_T_123, UInt<3>("h5"), _decodeList_T_309) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_311 = mux(_decodeList_T_121, UInt<3>("h5"), _decodeList_T_310) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_312 = mux(_decodeList_T_119, UInt<3>("h5"), _decodeList_T_311) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_313 = mux(_decodeList_T_117, UInt<3>("h5"), _decodeList_T_312) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_314 = mux(_decodeList_T_115, UInt<3>("h5"), _decodeList_T_313) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_315 = mux(_decodeList_T_113, UInt<3>("h5"), _decodeList_T_314) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_316 = mux(_decodeList_T_111, UInt<3>("h5"), _decodeList_T_315) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_317 = mux(_decodeList_T_109, UInt<3>("h5"), _decodeList_T_316) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_318 = mux(_decodeList_T_107, UInt<3>("h5"), _decodeList_T_317) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_319 = mux(_decodeList_T_105, UInt<3>("h5"), _decodeList_T_318) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_320 = mux(_decodeList_T_103, UInt<3>("h5"), _decodeList_T_319) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_321 = mux(_decodeList_T_101, UInt<3>("h5"), _decodeList_T_320) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_322 = mux(_decodeList_T_99, UInt<3>("h4"), _decodeList_T_321) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_323 = mux(_decodeList_T_97, UInt<2>("h2"), _decodeList_T_322) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_324 = mux(_decodeList_T_95, UInt<3>("h4"), _decodeList_T_323) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_325 = mux(_decodeList_T_93, UInt<3>("h4"), _decodeList_T_324) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_326 = mux(_decodeList_T_91, UInt<3>("h5"), _decodeList_T_325) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_327 = mux(_decodeList_T_89, UInt<3>("h5"), _decodeList_T_326) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_328 = mux(_decodeList_T_87, UInt<3>("h5"), _decodeList_T_327) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_329 = mux(_decodeList_T_85, UInt<3>("h5"), _decodeList_T_328) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_330 = mux(_decodeList_T_83, UInt<3>("h5"), _decodeList_T_329) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_331 = mux(_decodeList_T_81, UInt<3>("h4"), _decodeList_T_330) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_332 = mux(_decodeList_T_79, UInt<3>("h4"), _decodeList_T_331) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_333 = mux(_decodeList_T_77, UInt<3>("h4"), _decodeList_T_332) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_334 = mux(_decodeList_T_75, UInt<3>("h4"), _decodeList_T_333) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_335 = mux(_decodeList_T_73, UInt<2>("h2"), _decodeList_T_334) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_336 = mux(_decodeList_T_71, UInt<2>("h2"), _decodeList_T_335) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_337 = mux(_decodeList_T_69, UInt<2>("h2"), _decodeList_T_336) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_338 = mux(_decodeList_T_67, UInt<3>("h4"), _decodeList_T_337) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_339 = mux(_decodeList_T_65, UInt<3>("h4"), _decodeList_T_338) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_340 = mux(_decodeList_T_63, UInt<3>("h4"), _decodeList_T_339) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_341 = mux(_decodeList_T_61, UInt<3>("h4"), _decodeList_T_340) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_342 = mux(_decodeList_T_59, UInt<3>("h4"), _decodeList_T_341) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_343 = mux(_decodeList_T_57, UInt<1>("h1"), _decodeList_T_342) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_344 = mux(_decodeList_T_55, UInt<1>("h1"), _decodeList_T_343) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_345 = mux(_decodeList_T_53, UInt<1>("h1"), _decodeList_T_344) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_346 = mux(_decodeList_T_51, UInt<1>("h1"), _decodeList_T_345) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_347 = mux(_decodeList_T_49, UInt<1>("h1"), _decodeList_T_346) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_348 = mux(_decodeList_T_47, UInt<1>("h1"), _decodeList_T_347) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_349 = mux(_decodeList_T_45, UInt<3>("h4"), _decodeList_T_348) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_350 = mux(_decodeList_T_43, UInt<3>("h7"), _decodeList_T_349) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_351 = mux(_decodeList_T_41, UInt<3>("h6"), _decodeList_T_350) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_352 = mux(_decodeList_T_39, UInt<3>("h6"), _decodeList_T_351) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_353 = mux(_decodeList_T_37, UInt<3>("h5"), _decodeList_T_352) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_354 = mux(_decodeList_T_35, UInt<3>("h5"), _decodeList_T_353) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_355 = mux(_decodeList_T_33, UInt<3>("h5"), _decodeList_T_354) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_356 = mux(_decodeList_T_31, UInt<3>("h5"), _decodeList_T_355) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_357 = mux(_decodeList_T_29, UInt<3>("h5"), _decodeList_T_356) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_358 = mux(_decodeList_T_27, UInt<3>("h5"), _decodeList_T_357) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_359 = mux(_decodeList_T_25, UInt<3>("h5"), _decodeList_T_358) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_360 = mux(_decodeList_T_23, UInt<3>("h5"), _decodeList_T_359) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_361 = mux(_decodeList_T_21, UInt<3>("h5"), _decodeList_T_360) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_362 = mux(_decodeList_T_19, UInt<3>("h5"), _decodeList_T_361) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_363 = mux(_decodeList_T_17, UInt<3>("h4"), _decodeList_T_362) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_364 = mux(_decodeList_T_15, UInt<3>("h4"), _decodeList_T_363) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_365 = mux(_decodeList_T_13, UInt<3>("h4"), _decodeList_T_364) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_366 = mux(_decodeList_T_11, UInt<3>("h4"), _decodeList_T_365) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_367 = mux(_decodeList_T_9, UInt<3>("h4"), _decodeList_T_366) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_368 = mux(_decodeList_T_7, UInt<3>("h4"), _decodeList_T_367) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_369 = mux(_decodeList_T_5, UInt<3>("h4"), _decodeList_T_368) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_370 = mux(_decodeList_T_3, UInt<3>("h4"), _decodeList_T_369) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node decodeList_0 = mux(_decodeList_T_1, UInt<3>("h4"), _decodeList_T_370) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_371 = mux(_decodeList_T_247, UInt<3>("h4"), UInt<2>("h3")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_372 = mux(_decodeList_T_245, UInt<2>("h3"), _decodeList_T_371) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_373 = mux(_decodeList_T_243, UInt<2>("h3"), _decodeList_T_372) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_374 = mux(_decodeList_T_241, UInt<2>("h3"), _decodeList_T_373) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_375 = mux(_decodeList_T_239, UInt<2>("h3"), _decodeList_T_374) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_376 = mux(_decodeList_T_237, UInt<2>("h3"), _decodeList_T_375) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_377 = mux(_decodeList_T_235, UInt<2>("h3"), _decodeList_T_376) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_378 = mux(_decodeList_T_233, UInt<1>("h1"), _decodeList_T_377) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_379 = mux(_decodeList_T_231, UInt<1>("h1"), _decodeList_T_378) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_380 = mux(_decodeList_T_229, UInt<1>("h1"), _decodeList_T_379) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_381 = mux(_decodeList_T_227, UInt<1>("h1"), _decodeList_T_380) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_382 = mux(_decodeList_T_225, UInt<1>("h1"), _decodeList_T_381) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_383 = mux(_decodeList_T_223, UInt<1>("h1"), _decodeList_T_382) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_384 = mux(_decodeList_T_221, UInt<1>("h1"), _decodeList_T_383) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_385 = mux(_decodeList_T_219, UInt<1>("h1"), _decodeList_T_384) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_386 = mux(_decodeList_T_217, UInt<1>("h1"), _decodeList_T_385) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_387 = mux(_decodeList_T_215, UInt<1>("h1"), _decodeList_T_386) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_388 = mux(_decodeList_T_213, UInt<1>("h1"), _decodeList_T_387) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_389 = mux(_decodeList_T_211, UInt<1>("h1"), _decodeList_T_388) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_390 = mux(_decodeList_T_209, UInt<1>("h1"), _decodeList_T_389) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_391 = mux(_decodeList_T_207, UInt<3>("h4"), _decodeList_T_390) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_392 = mux(_decodeList_T_205, UInt<2>("h3"), _decodeList_T_391) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_393 = mux(_decodeList_T_203, UInt<1>("h0"), _decodeList_T_392) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_394 = mux(_decodeList_T_201, UInt<3>("h4"), _decodeList_T_393) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_395 = mux(_decodeList_T_199, UInt<2>("h3"), _decodeList_T_394) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_396 = mux(_decodeList_T_197, UInt<2>("h3"), _decodeList_T_395) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_397 = mux(_decodeList_T_195, UInt<2>("h3"), _decodeList_T_396) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_398 = mux(_decodeList_T_193, UInt<1>("h1"), _decodeList_T_397) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_399 = mux(_decodeList_T_191, UInt<1>("h1"), _decodeList_T_398) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_400 = mux(_decodeList_T_189, UInt<1>("h0"), _decodeList_T_399) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_401 = mux(_decodeList_T_187, UInt<1>("h0"), _decodeList_T_400) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_402 = mux(_decodeList_T_185, UInt<2>("h3"), _decodeList_T_401) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_403 = mux(_decodeList_T_183, UInt<1>("h0"), _decodeList_T_402) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_404 = mux(_decodeList_T_181, UInt<1>("h0"), _decodeList_T_403) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_405 = mux(_decodeList_T_179, UInt<1>("h1"), _decodeList_T_404) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_406 = mux(_decodeList_T_177, UInt<1>("h1"), _decodeList_T_405) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_407 = mux(_decodeList_T_175, UInt<1>("h0"), _decodeList_T_406) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_408 = mux(_decodeList_T_173, UInt<1>("h0"), _decodeList_T_407) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_409 = mux(_decodeList_T_171, UInt<1>("h0"), _decodeList_T_408) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_410 = mux(_decodeList_T_169, UInt<1>("h0"), _decodeList_T_409) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_411 = mux(_decodeList_T_167, UInt<1>("h0"), _decodeList_T_410) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_412 = mux(_decodeList_T_165, UInt<1>("h0"), _decodeList_T_411) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_413 = mux(_decodeList_T_163, UInt<1>("h0"), _decodeList_T_412) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_414 = mux(_decodeList_T_161, UInt<1>("h0"), _decodeList_T_413) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_415 = mux(_decodeList_T_159, UInt<1>("h0"), _decodeList_T_414) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_416 = mux(_decodeList_T_157, UInt<1>("h0"), _decodeList_T_415) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_417 = mux(_decodeList_T_155, UInt<1>("h0"), _decodeList_T_416) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_418 = mux(_decodeList_T_153, UInt<1>("h0"), _decodeList_T_417) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_419 = mux(_decodeList_T_151, UInt<1>("h0"), _decodeList_T_418) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_420 = mux(_decodeList_T_149, UInt<1>("h0"), _decodeList_T_419) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_421 = mux(_decodeList_T_147, UInt<1>("h0"), _decodeList_T_420) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_422 = mux(_decodeList_T_145, UInt<1>("h0"), _decodeList_T_421) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_423 = mux(_decodeList_T_143, UInt<1>("h0"), _decodeList_T_422) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_424 = mux(_decodeList_T_141, UInt<1>("h0"), _decodeList_T_423) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_425 = mux(_decodeList_T_139, UInt<1>("h0"), _decodeList_T_424) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_426 = mux(_decodeList_T_137, UInt<1>("h1"), _decodeList_T_425) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_427 = mux(_decodeList_T_135, UInt<1>("h1"), _decodeList_T_426) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_428 = mux(_decodeList_T_133, UInt<1>("h1"), _decodeList_T_427) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_429 = mux(_decodeList_T_131, UInt<1>("h1"), _decodeList_T_428) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_430 = mux(_decodeList_T_129, UInt<1>("h0"), _decodeList_T_429) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_431 = mux(_decodeList_T_127, UInt<2>("h3"), _decodeList_T_430) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_432 = mux(_decodeList_T_125, UInt<2>("h2"), _decodeList_T_431) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_433 = mux(_decodeList_T_123, UInt<2>("h2"), _decodeList_T_432) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_434 = mux(_decodeList_T_121, UInt<2>("h2"), _decodeList_T_433) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_435 = mux(_decodeList_T_119, UInt<2>("h2"), _decodeList_T_434) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_436 = mux(_decodeList_T_117, UInt<2>("h2"), _decodeList_T_435) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_437 = mux(_decodeList_T_115, UInt<2>("h2"), _decodeList_T_436) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_438 = mux(_decodeList_T_113, UInt<2>("h2"), _decodeList_T_437) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_439 = mux(_decodeList_T_111, UInt<2>("h2"), _decodeList_T_438) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_440 = mux(_decodeList_T_109, UInt<2>("h2"), _decodeList_T_439) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_441 = mux(_decodeList_T_107, UInt<2>("h2"), _decodeList_T_440) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_442 = mux(_decodeList_T_105, UInt<2>("h2"), _decodeList_T_441) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_443 = mux(_decodeList_T_103, UInt<2>("h2"), _decodeList_T_442) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_444 = mux(_decodeList_T_101, UInt<2>("h2"), _decodeList_T_443) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_445 = mux(_decodeList_T_99, UInt<2>("h3"), _decodeList_T_444) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_446 = mux(_decodeList_T_97, UInt<1>("h1"), _decodeList_T_445) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_447 = mux(_decodeList_T_95, UInt<1>("h1"), _decodeList_T_446) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_448 = mux(_decodeList_T_93, UInt<1>("h1"), _decodeList_T_447) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_449 = mux(_decodeList_T_91, UInt<1>("h0"), _decodeList_T_448) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_450 = mux(_decodeList_T_89, UInt<1>("h0"), _decodeList_T_449) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_451 = mux(_decodeList_T_87, UInt<1>("h0"), _decodeList_T_450) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_452 = mux(_decodeList_T_85, UInt<1>("h0"), _decodeList_T_451) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_453 = mux(_decodeList_T_83, UInt<1>("h0"), _decodeList_T_452) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_454 = mux(_decodeList_T_81, UInt<1>("h0"), _decodeList_T_453) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_455 = mux(_decodeList_T_79, UInt<1>("h0"), _decodeList_T_454) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_456 = mux(_decodeList_T_77, UInt<1>("h0"), _decodeList_T_455) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_457 = mux(_decodeList_T_75, UInt<1>("h0"), _decodeList_T_456) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_458 = mux(_decodeList_T_73, UInt<1>("h1"), _decodeList_T_457) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_459 = mux(_decodeList_T_71, UInt<1>("h1"), _decodeList_T_458) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_460 = mux(_decodeList_T_69, UInt<1>("h1"), _decodeList_T_459) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_461 = mux(_decodeList_T_67, UInt<1>("h1"), _decodeList_T_460) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_462 = mux(_decodeList_T_65, UInt<1>("h1"), _decodeList_T_461) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_463 = mux(_decodeList_T_63, UInt<1>("h1"), _decodeList_T_462) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_464 = mux(_decodeList_T_61, UInt<1>("h1"), _decodeList_T_463) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_465 = mux(_decodeList_T_59, UInt<1>("h1"), _decodeList_T_464) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_466 = mux(_decodeList_T_57, UInt<1>("h0"), _decodeList_T_465) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_467 = mux(_decodeList_T_55, UInt<1>("h0"), _decodeList_T_466) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_468 = mux(_decodeList_T_53, UInt<1>("h0"), _decodeList_T_467) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_469 = mux(_decodeList_T_51, UInt<1>("h0"), _decodeList_T_468) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_470 = mux(_decodeList_T_49, UInt<1>("h0"), _decodeList_T_469) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_471 = mux(_decodeList_T_47, UInt<1>("h0"), _decodeList_T_470) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_472 = mux(_decodeList_T_45, UInt<1>("h0"), _decodeList_T_471) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_473 = mux(_decodeList_T_43, UInt<1>("h0"), _decodeList_T_472) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_474 = mux(_decodeList_T_41, UInt<1>("h0"), _decodeList_T_473) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_475 = mux(_decodeList_T_39, UInt<1>("h0"), _decodeList_T_474) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_476 = mux(_decodeList_T_37, UInt<1>("h0"), _decodeList_T_475) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_477 = mux(_decodeList_T_35, UInt<1>("h0"), _decodeList_T_476) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_478 = mux(_decodeList_T_33, UInt<1>("h0"), _decodeList_T_477) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_479 = mux(_decodeList_T_31, UInt<1>("h0"), _decodeList_T_478) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_480 = mux(_decodeList_T_29, UInt<1>("h0"), _decodeList_T_479) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_481 = mux(_decodeList_T_27, UInt<1>("h0"), _decodeList_T_480) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_482 = mux(_decodeList_T_25, UInt<1>("h0"), _decodeList_T_481) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_483 = mux(_decodeList_T_23, UInt<1>("h0"), _decodeList_T_482) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_484 = mux(_decodeList_T_21, UInt<1>("h0"), _decodeList_T_483) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_485 = mux(_decodeList_T_19, UInt<1>("h0"), _decodeList_T_484) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_486 = mux(_decodeList_T_17, UInt<1>("h0"), _decodeList_T_485) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_487 = mux(_decodeList_T_15, UInt<1>("h0"), _decodeList_T_486) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_488 = mux(_decodeList_T_13, UInt<1>("h0"), _decodeList_T_487) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_489 = mux(_decodeList_T_11, UInt<1>("h0"), _decodeList_T_488) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_490 = mux(_decodeList_T_9, UInt<1>("h0"), _decodeList_T_489) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_491 = mux(_decodeList_T_7, UInt<1>("h0"), _decodeList_T_490) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_492 = mux(_decodeList_T_5, UInt<1>("h0"), _decodeList_T_491) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_493 = mux(_decodeList_T_3, UInt<1>("h0"), _decodeList_T_492) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node decodeList_1 = mux(_decodeList_T_1, UInt<1>("h0"), _decodeList_T_493) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_494 = mux(_decodeList_T_247, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_495 = mux(_decodeList_T_245, UInt<3>("h7"), _decodeList_T_494) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_496 = mux(_decodeList_T_243, UInt<3>("h6"), _decodeList_T_495) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_497 = mux(_decodeList_T_241, UInt<3>("h5"), _decodeList_T_496) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_498 = mux(_decodeList_T_239, UInt<2>("h3"), _decodeList_T_497) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_499 = mux(_decodeList_T_237, UInt<2>("h2"), _decodeList_T_498) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_500 = mux(_decodeList_T_235, UInt<1>("h1"), _decodeList_T_499) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_501 = mux(_decodeList_T_233, UInt<6>("h32"), _decodeList_T_500) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_502 = mux(_decodeList_T_231, UInt<6>("h31"), _decodeList_T_501) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_503 = mux(_decodeList_T_229, UInt<6>("h30"), _decodeList_T_502) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_504 = mux(_decodeList_T_227, UInt<6>("h37"), _decodeList_T_503) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_505 = mux(_decodeList_T_225, UInt<6>("h26"), _decodeList_T_504) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_506 = mux(_decodeList_T_223, UInt<6>("h25"), _decodeList_T_505) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_507 = mux(_decodeList_T_221, UInt<6>("h24"), _decodeList_T_506) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_508 = mux(_decodeList_T_219, UInt<7>("h63"), _decodeList_T_507) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_509 = mux(_decodeList_T_217, UInt<6>("h22"), _decodeList_T_508) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_510 = mux(_decodeList_T_215, UInt<6>("h21"), _decodeList_T_509) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_511 = mux(_decodeList_T_213, UInt<6>("h21"), _decodeList_T_510) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_512 = mux(_decodeList_T_211, UInt<6>("h20"), _decodeList_T_511) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_513 = mux(_decodeList_T_209, UInt<6>("h20"), _decodeList_T_512) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_514 = mux(_decodeList_T_207, UInt<2>("h2"), _decodeList_T_513) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_515 = mux(_decodeList_T_205, UInt<1>("h0"), _decodeList_T_514) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_516 = mux(_decodeList_T_203, UInt<7>("h40"), _decodeList_T_515) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_517 = mux(_decodeList_T_201, UInt<1>("h0"), _decodeList_T_516) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_518 = mux(_decodeList_T_199, UInt<1>("h0"), _decodeList_T_517) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_519 = mux(_decodeList_T_197, UInt<1>("h0"), _decodeList_T_518) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_520 = mux(_decodeList_T_195, UInt<1>("h0"), _decodeList_T_519) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_521 = mux(_decodeList_T_193, UInt<4>("hb"), _decodeList_T_520) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_522 = mux(_decodeList_T_191, UInt<4>("ha"), _decodeList_T_521) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_523 = mux(_decodeList_T_189, UInt<7>("h40"), _decodeList_T_522) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_524 = mux(_decodeList_T_187, UInt<7>("h5a"), _decodeList_T_523) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_525 = mux(_decodeList_T_185, UInt<1>("h0"), _decodeList_T_524) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_526 = mux(_decodeList_T_183, UInt<7>("h40"), _decodeList_T_525) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_527 = mux(_decodeList_T_181, UInt<7>("h5a"), _decodeList_T_526) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_528 = mux(_decodeList_T_179, UInt<2>("h3"), _decodeList_T_527) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_529 = mux(_decodeList_T_177, UInt<2>("h2"), _decodeList_T_528) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_530 = mux(_decodeList_T_175, UInt<1>("h1"), _decodeList_T_529) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_531 = mux(_decodeList_T_173, UInt<5>("h11"), _decodeList_T_530) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_532 = mux(_decodeList_T_171, UInt<5>("h10"), _decodeList_T_531) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_533 = mux(_decodeList_T_169, UInt<7>("h58"), _decodeList_T_532) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_534 = mux(_decodeList_T_167, UInt<7>("h60"), _decodeList_T_533) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_535 = mux(_decodeList_T_165, UInt<6>("h28"), _decodeList_T_534) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_536 = mux(_decodeList_T_163, UInt<3>("h7"), _decodeList_T_535) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_537 = mux(_decodeList_T_161, UInt<3>("h6"), _decodeList_T_536) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_538 = mux(_decodeList_T_159, UInt<3>("h4"), _decodeList_T_537) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_539 = mux(_decodeList_T_157, UInt<4>("h8"), _decodeList_T_538) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_540 = mux(_decodeList_T_155, UInt<3>("h7"), _decodeList_T_539) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_541 = mux(_decodeList_T_153, UInt<4>("hd"), _decodeList_T_540) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_542 = mux(_decodeList_T_151, UInt<3>("h5"), _decodeList_T_541) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_543 = mux(_decodeList_T_149, UInt<7>("h40"), _decodeList_T_542) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_544 = mux(_decodeList_T_147, UInt<7>("h40"), _decodeList_T_543) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_545 = mux(_decodeList_T_145, UInt<7>("h40"), _decodeList_T_544) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_546 = mux(_decodeList_T_143, UInt<7>("h60"), _decodeList_T_545) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_547 = mux(_decodeList_T_141, UInt<7>("h40"), _decodeList_T_546) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_548 = mux(_decodeList_T_139, UInt<7>("h40"), _decodeList_T_547) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_549 = mux(_decodeList_T_137, UInt<4>("hb"), _decodeList_T_548) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_550 = mux(_decodeList_T_135, UInt<4>("ha"), _decodeList_T_549) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_551 = mux(_decodeList_T_133, UInt<2>("h3"), _decodeList_T_550) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_552 = mux(_decodeList_T_131, UInt<2>("h2"), _decodeList_T_551) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_553 = mux(_decodeList_T_129, UInt<7>("h40"), _decodeList_T_552) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_554 = mux(_decodeList_T_127, UInt<1>("h0"), _decodeList_T_553) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_555 = mux(_decodeList_T_125, UInt<4>("hf"), _decodeList_T_554) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_556 = mux(_decodeList_T_123, UInt<4>("he"), _decodeList_T_555) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_557 = mux(_decodeList_T_121, UInt<4>("hd"), _decodeList_T_556) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_558 = mux(_decodeList_T_119, UInt<4>("hc"), _decodeList_T_557) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_559 = mux(_decodeList_T_117, UInt<4>("h8"), _decodeList_T_558) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_560 = mux(_decodeList_T_115, UInt<3>("h7"), _decodeList_T_559) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_561 = mux(_decodeList_T_113, UInt<3>("h6"), _decodeList_T_560) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_562 = mux(_decodeList_T_111, UInt<3>("h5"), _decodeList_T_561) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_563 = mux(_decodeList_T_109, UInt<3>("h4"), _decodeList_T_562) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_564 = mux(_decodeList_T_107, UInt<2>("h3"), _decodeList_T_563) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_565 = mux(_decodeList_T_105, UInt<2>("h2"), _decodeList_T_564) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_566 = mux(_decodeList_T_103, UInt<1>("h1"), _decodeList_T_565) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_567 = mux(_decodeList_T_101, UInt<1>("h0"), _decodeList_T_566) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_568 = mux(_decodeList_T_99, UInt<2>("h2"), _decodeList_T_567) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_569 = mux(_decodeList_T_97, UInt<4>("hb"), _decodeList_T_568) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_570 = mux(_decodeList_T_95, UInt<2>("h3"), _decodeList_T_569) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_571 = mux(_decodeList_T_93, UInt<3>("h6"), _decodeList_T_570) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_572 = mux(_decodeList_T_91, UInt<6>("h28"), _decodeList_T_571) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_573 = mux(_decodeList_T_89, UInt<7>("h60"), _decodeList_T_572) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_574 = mux(_decodeList_T_87, UInt<6>("h2d"), _decodeList_T_573) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_575 = mux(_decodeList_T_85, UInt<6>("h25"), _decodeList_T_574) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_576 = mux(_decodeList_T_83, UInt<6>("h21"), _decodeList_T_575) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_577 = mux(_decodeList_T_81, UInt<6>("h2d"), _decodeList_T_576) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_578 = mux(_decodeList_T_79, UInt<6>("h25"), _decodeList_T_577) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_579 = mux(_decodeList_T_77, UInt<6>("h21"), _decodeList_T_578) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_580 = mux(_decodeList_T_75, UInt<7>("h60"), _decodeList_T_579) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_581 = mux(_decodeList_T_73, UInt<4>("ha"), _decodeList_T_580) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_582 = mux(_decodeList_T_71, UInt<4>("h9"), _decodeList_T_581) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_583 = mux(_decodeList_T_69, UInt<4>("h8"), _decodeList_T_582) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_584 = mux(_decodeList_T_67, UInt<3>("h5"), _decodeList_T_583) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_585 = mux(_decodeList_T_65, UInt<3>("h4"), _decodeList_T_584) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_586 = mux(_decodeList_T_63, UInt<2>("h2"), _decodeList_T_585) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_587 = mux(_decodeList_T_61, UInt<1>("h1"), _decodeList_T_586) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_588 = mux(_decodeList_T_59, UInt<1>("h0"), _decodeList_T_587) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_589 = mux(_decodeList_T_57, UInt<5>("h17"), _decodeList_T_588) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_590 = mux(_decodeList_T_55, UInt<5>("h16"), _decodeList_T_589) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_591 = mux(_decodeList_T_53, UInt<5>("h15"), _decodeList_T_590) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_592 = mux(_decodeList_T_51, UInt<5>("h14"), _decodeList_T_591) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_593 = mux(_decodeList_T_49, UInt<5>("h11"), _decodeList_T_592) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_594 = mux(_decodeList_T_47, UInt<5>("h10"), _decodeList_T_593) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_595 = mux(_decodeList_T_45, UInt<7>("h5a"), _decodeList_T_594) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_596 = mux(_decodeList_T_43, UInt<7>("h58"), _decodeList_T_595) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_597 = mux(_decodeList_T_41, UInt<7>("h40"), _decodeList_T_596) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_598 = mux(_decodeList_T_39, UInt<7>("h40"), _decodeList_T_597) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_599 = mux(_decodeList_T_37, UInt<4>("hd"), _decodeList_T_598) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_600 = mux(_decodeList_T_35, UInt<4>("h8"), _decodeList_T_599) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_601 = mux(_decodeList_T_33, UInt<3>("h7"), _decodeList_T_600) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_602 = mux(_decodeList_T_31, UInt<3>("h6"), _decodeList_T_601) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_603 = mux(_decodeList_T_29, UInt<3>("h5"), _decodeList_T_602) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_604 = mux(_decodeList_T_27, UInt<3>("h4"), _decodeList_T_603) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_605 = mux(_decodeList_T_25, UInt<2>("h3"), _decodeList_T_604) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_606 = mux(_decodeList_T_23, UInt<2>("h2"), _decodeList_T_605) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_607 = mux(_decodeList_T_21, UInt<1>("h1"), _decodeList_T_606) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_608 = mux(_decodeList_T_19, UInt<7>("h40"), _decodeList_T_607) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_609 = mux(_decodeList_T_17, UInt<4>("hd"), _decodeList_T_608) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_610 = mux(_decodeList_T_15, UInt<3>("h7"), _decodeList_T_609) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_611 = mux(_decodeList_T_13, UInt<3>("h6"), _decodeList_T_610) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_612 = mux(_decodeList_T_11, UInt<3>("h5"), _decodeList_T_611) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_613 = mux(_decodeList_T_9, UInt<3>("h4"), _decodeList_T_612) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_614 = mux(_decodeList_T_7, UInt<2>("h3"), _decodeList_T_613) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_615 = mux(_decodeList_T_5, UInt<2>("h2"), _decodeList_T_614) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_616 = mux(_decodeList_T_3, UInt<1>("h1"), _decodeList_T_615) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node decodeList_2 = mux(_decodeList_T_1, UInt<7>("h40"), _decodeList_T_616) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node intrVec = intrVecIDU @[src/main/scala/nutcore/frontend/IDU.scala 169:25]
    node _hasIntr_T = orr(intrVec) @[src/main/scala/nutcore/frontend/IDU.scala 172:22]
    node hasIntr = _hasIntr_T @[src/main/scala/nutcore/frontend/IDU.scala 172:11 34:21]
    node _T = or(hasIntr, io_in_bits_exceptionVec_12) @[src/main/scala/nutcore/frontend/IDU.scala 38:84]
    node _T_1 = or(_T, io_out_bits_cf_exceptionVec_1) @[src/main/scala/nutcore/frontend/IDU.scala 38:127]
    node instrType = mux(_T_1, UInt<1>("h0"), decodeList_0) @[src/main/scala/nutcore/frontend/IDU.scala 38:75]
    node _T_2 = or(hasIntr, io_in_bits_exceptionVec_12) @[src/main/scala/nutcore/frontend/IDU.scala 38:84]
    node _T_3 = or(_T_2, io_out_bits_cf_exceptionVec_1) @[src/main/scala/nutcore/frontend/IDU.scala 38:127]
    node fuType = mux(_T_3, UInt<2>("h3"), decodeList_1) @[src/main/scala/nutcore/frontend/IDU.scala 38:75]
    node _T_4 = or(hasIntr, io_in_bits_exceptionVec_12) @[src/main/scala/nutcore/frontend/IDU.scala 38:84]
    node _T_5 = or(_T_4, io_out_bits_cf_exceptionVec_1) @[src/main/scala/nutcore/frontend/IDU.scala 38:127]
    node fuOpType = mux(_T_5, UInt<1>("h0"), decodeList_2) @[src/main/scala/nutcore/frontend/IDU.scala 38:75]
    node _isRVC_T = bits(io_in_bits_instr, 1, 0) @[src/main/scala/nutcore/frontend/IDU.scala 40:39]
    node isRVC = neq(_isRVC_T, UInt<2>("h3")) @[src/main/scala/nutcore/frontend/IDU.scala 40:45]
    node _T_6 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_7 = eq(UInt<1>("h0"), _T_6) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_8 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_9 = eq(UInt<15>("h4000"), _T_8) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_10 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_11 = eq(UInt<15>("h6000"), _T_10) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_12 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_13 = eq(UInt<16>("hc000"), _T_12) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_14 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_15 = eq(UInt<16>("he000"), _T_14) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_16 = and(io_in_bits_instr, UInt<16>("hef83")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_17 = eq(UInt<1>("h1"), _T_16) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_18 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_19 = eq(UInt<1>("h1"), _T_18) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_20 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_21 = eq(UInt<14>("h2001"), _T_20) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_22 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_23 = eq(UInt<15>("h4001"), _T_22) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_24 = and(io_in_bits_instr, UInt<16>("hef83")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_25 = eq(UInt<15>("h6101"), _T_24) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_26 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_27 = eq(UInt<15>("h6001"), _T_26) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_28 = and(io_in_bits_instr, UInt<16>("hec03")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_29 = eq(UInt<16>("h8001"), _T_28) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_30 = and(io_in_bits_instr, UInt<16>("hec03")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_31 = eq(UInt<16>("h8401"), _T_30) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_32 = and(io_in_bits_instr, UInt<16>("hec03")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_33 = eq(UInt<16>("h8801"), _T_32) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_34 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_35 = eq(UInt<16>("h8c01"), _T_34) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_36 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_37 = eq(UInt<16>("h8c21"), _T_36) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_38 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_39 = eq(UInt<16>("h8c41"), _T_38) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_40 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_41 = eq(UInt<16>("h8c61"), _T_40) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_42 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_43 = eq(UInt<16>("h9c01"), _T_42) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_44 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_45 = eq(UInt<16>("h9c21"), _T_44) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_46 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_47 = eq(UInt<16>("ha001"), _T_46) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_48 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_49 = eq(UInt<16>("hc001"), _T_48) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_50 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_51 = eq(UInt<16>("he001"), _T_50) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_52 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_53 = eq(UInt<2>("h2"), _T_52) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_54 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_55 = eq(UInt<15>("h4002"), _T_54) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_56 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_57 = eq(UInt<15>("h6002"), _T_56) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_58 = and(io_in_bits_instr, UInt<16>("hf07f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_59 = eq(UInt<16>("h8002"), _T_58) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_60 = and(io_in_bits_instr, UInt<16>("hf003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_61 = eq(UInt<16>("h8002"), _T_60) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_62 = and(io_in_bits_instr, UInt<16>("hffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_63 = eq(UInt<16>("h9002"), _T_62) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_64 = and(io_in_bits_instr, UInt<16>("hf07f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_65 = eq(UInt<16>("h9002"), _T_64) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_66 = and(io_in_bits_instr, UInt<16>("hf003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_67 = eq(UInt<16>("h9002"), _T_66) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_68 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_69 = eq(UInt<16>("hc002"), _T_68) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_70 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_71 = eq(UInt<16>("he002"), _T_70) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_72 = mux(_T_71, UInt<2>("h3"), UInt<5>("h10")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_73 = mux(_T_69, UInt<2>("h2"), _T_72) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_74 = mux(_T_67, UInt<5>("h10"), _T_73) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_75 = mux(_T_65, UInt<5>("h10"), _T_74) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_76 = mux(_T_63, UInt<4>("hf"), _T_75) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_77 = mux(_T_61, UInt<5>("h10"), _T_76) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_78 = mux(_T_59, UInt<5>("h10"), _T_77) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_79 = mux(_T_57, UInt<1>("h1"), _T_78) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_80 = mux(_T_55, UInt<1>("h0"), _T_79) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_81 = mux(_T_53, UInt<4>("ha"), _T_80) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_82 = mux(_T_51, UInt<4>("h9"), _T_81) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_83 = mux(_T_49, UInt<4>("h9"), _T_82) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_84 = mux(_T_47, UInt<4>("h8"), _T_83) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_85 = mux(_T_45, UInt<5>("h10"), _T_84) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_86 = mux(_T_43, UInt<5>("h10"), _T_85) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_87 = mux(_T_41, UInt<5>("h10"), _T_86) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_88 = mux(_T_39, UInt<5>("h10"), _T_87) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_89 = mux(_T_37, UInt<5>("h10"), _T_88) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_90 = mux(_T_35, UInt<5>("h10"), _T_89) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_91 = mux(_T_33, UInt<4>("ha"), _T_90) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_92 = mux(_T_31, UInt<4>("ha"), _T_91) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_93 = mux(_T_29, UInt<4>("ha"), _T_92) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_94 = mux(_T_27, UInt<4>("hb"), _T_93) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_95 = mux(_T_25, UInt<4>("hd"), _T_94) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_96 = mux(_T_23, UInt<4>("ha"), _T_95) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_97 = mux(_T_21, UInt<4>("hc"), _T_96) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_98 = mux(_T_19, UInt<4>("hc"), _T_97) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_99 = mux(_T_17, UInt<5>("h10"), _T_98) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_100 = mux(_T_15, UInt<3>("h5"), _T_99) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_101 = mux(_T_13, UInt<3>("h4"), _T_100) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_102 = mux(_T_11, UInt<3>("h7"), _T_101) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_103 = mux(_T_9, UInt<3>("h6"), _T_102) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node rvcImmType = mux(_T_7, UInt<4>("he"), _T_103) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_104 = mux(_T_71, UInt<4>("h9"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_105 = mux(_T_69, UInt<4>("h9"), _T_104) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_106 = mux(_T_67, UInt<2>("h2"), _T_105) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_107 = mux(_T_65, UInt<3>("h4"), _T_106) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_108 = mux(_T_63, UInt<1>("h0"), _T_107) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_109 = mux(_T_61, UInt<3>("h5"), _T_108) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_110 = mux(_T_59, UInt<3>("h4"), _T_109) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_111 = mux(_T_57, UInt<4>("h9"), _T_110) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_112 = mux(_T_55, UInt<4>("h9"), _T_111) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_113 = mux(_T_53, UInt<2>("h2"), _T_112) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_114 = mux(_T_51, UInt<3>("h6"), _T_113) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_115 = mux(_T_49, UInt<3>("h6"), _T_114) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_116 = mux(_T_47, UInt<1>("h0"), _T_115) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_117 = mux(_T_45, UInt<3>("h6"), _T_116) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_118 = mux(_T_43, UInt<3>("h6"), _T_117) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_119 = mux(_T_41, UInt<3>("h6"), _T_118) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_120 = mux(_T_39, UInt<3>("h6"), _T_119) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_121 = mux(_T_37, UInt<3>("h6"), _T_120) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_122 = mux(_T_35, UInt<3>("h6"), _T_121) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_123 = mux(_T_33, UInt<3>("h6"), _T_122) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_124 = mux(_T_31, UInt<3>("h6"), _T_123) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_125 = mux(_T_29, UInt<3>("h6"), _T_124) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_126 = mux(_T_27, UInt<1>("h0"), _T_125) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_127 = mux(_T_25, UInt<4>("h9"), _T_126) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_128 = mux(_T_23, UInt<1>("h0"), _T_127) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_129 = mux(_T_21, UInt<2>("h2"), _T_128) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_130 = mux(_T_19, UInt<2>("h2"), _T_129) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_131 = mux(_T_17, UInt<1>("h0"), _T_130) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_132 = mux(_T_15, UInt<3>("h6"), _T_131) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_133 = mux(_T_13, UInt<3>("h6"), _T_132) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_134 = mux(_T_11, UInt<3>("h6"), _T_133) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_135 = mux(_T_9, UInt<3>("h6"), _T_134) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node rvcSrc1Type = mux(_T_7, UInt<4>("h9"), _T_135) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_136 = mux(_T_71, UInt<3>("h5"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_137 = mux(_T_69, UInt<3>("h5"), _T_136) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_138 = mux(_T_67, UInt<3>("h5"), _T_137) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_139 = mux(_T_65, UInt<1>("h0"), _T_138) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_140 = mux(_T_63, UInt<1>("h0"), _T_139) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_141 = mux(_T_61, UInt<1>("h0"), _T_140) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_142 = mux(_T_59, UInt<1>("h0"), _T_141) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_143 = mux(_T_57, UInt<1>("h0"), _T_142) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_144 = mux(_T_55, UInt<1>("h0"), _T_143) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_145 = mux(_T_53, UInt<1>("h0"), _T_144) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_146 = mux(_T_51, UInt<1>("h0"), _T_145) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_147 = mux(_T_49, UInt<1>("h0"), _T_146) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_148 = mux(_T_47, UInt<1>("h0"), _T_147) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_149 = mux(_T_45, UInt<3>("h7"), _T_148) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_150 = mux(_T_43, UInt<3>("h7"), _T_149) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_151 = mux(_T_41, UInt<3>("h7"), _T_150) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_152 = mux(_T_39, UInt<3>("h7"), _T_151) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_153 = mux(_T_37, UInt<3>("h7"), _T_152) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_154 = mux(_T_35, UInt<3>("h7"), _T_153) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_155 = mux(_T_33, UInt<1>("h0"), _T_154) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_156 = mux(_T_31, UInt<1>("h0"), _T_155) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_157 = mux(_T_29, UInt<1>("h0"), _T_156) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_158 = mux(_T_27, UInt<1>("h0"), _T_157) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_159 = mux(_T_25, UInt<1>("h0"), _T_158) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_160 = mux(_T_23, UInt<1>("h0"), _T_159) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_161 = mux(_T_21, UInt<1>("h0"), _T_160) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_162 = mux(_T_19, UInt<1>("h0"), _T_161) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_163 = mux(_T_17, UInt<1>("h0"), _T_162) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_164 = mux(_T_15, UInt<3>("h7"), _T_163) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_165 = mux(_T_13, UInt<3>("h7"), _T_164) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_166 = mux(_T_11, UInt<1>("h0"), _T_165) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_167 = mux(_T_9, UInt<1>("h0"), _T_166) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node rvcSrc2Type = mux(_T_7, UInt<1>("h0"), _T_167) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_168 = mux(_T_71, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_169 = mux(_T_69, UInt<1>("h0"), _T_168) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_170 = mux(_T_67, UInt<2>("h2"), _T_169) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_171 = mux(_T_65, UInt<4>("h8"), _T_170) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_172 = mux(_T_63, UInt<1>("h0"), _T_171) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_173 = mux(_T_61, UInt<2>("h2"), _T_172) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_174 = mux(_T_59, UInt<1>("h0"), _T_173) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_175 = mux(_T_57, UInt<2>("h2"), _T_174) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_176 = mux(_T_55, UInt<2>("h2"), _T_175) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_177 = mux(_T_53, UInt<2>("h2"), _T_176) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_178 = mux(_T_51, UInt<1>("h0"), _T_177) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_179 = mux(_T_49, UInt<1>("h0"), _T_178) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_180 = mux(_T_47, UInt<1>("h0"), _T_179) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_181 = mux(_T_45, UInt<3>("h6"), _T_180) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_182 = mux(_T_43, UInt<3>("h6"), _T_181) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_183 = mux(_T_41, UInt<3>("h6"), _T_182) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_184 = mux(_T_39, UInt<3>("h6"), _T_183) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_185 = mux(_T_37, UInt<3>("h6"), _T_184) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_186 = mux(_T_35, UInt<3>("h6"), _T_185) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_187 = mux(_T_33, UInt<3>("h6"), _T_186) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_188 = mux(_T_31, UInt<3>("h6"), _T_187) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_189 = mux(_T_29, UInt<3>("h6"), _T_188) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_190 = mux(_T_27, UInt<2>("h2"), _T_189) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_191 = mux(_T_25, UInt<4>("h9"), _T_190) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_192 = mux(_T_23, UInt<2>("h2"), _T_191) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_193 = mux(_T_21, UInt<2>("h2"), _T_192) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_194 = mux(_T_19, UInt<2>("h2"), _T_193) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_195 = mux(_T_17, UInt<1>("h0"), _T_194) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_196 = mux(_T_15, UInt<1>("h0"), _T_195) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_197 = mux(_T_13, UInt<1>("h0"), _T_196) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_198 = mux(_T_11, UInt<3>("h7"), _T_197) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_199 = mux(_T_9, UInt<3>("h7"), _T_198) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node rvcDestType = mux(_T_7, UInt<3>("h7"), _T_199) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _src1Type_T = eq(UInt<3>("h4"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_1 = eq(UInt<3>("h5"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_2 = eq(UInt<2>("h2"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_3 = eq(UInt<4>("hf"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_4 = eq(UInt<1>("h1"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_5 = eq(UInt<3>("h6"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_6 = eq(UInt<3>("h7"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_7 = eq(UInt<1>("h0"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_8 = mux(_src1Type_T, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_9 = mux(_src1Type_T_1, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_10 = mux(_src1Type_T_2, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_11 = mux(_src1Type_T_3, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_12 = mux(_src1Type_T_4, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_13 = mux(_src1Type_T_5, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_14 = mux(_src1Type_T_6, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_15 = mux(_src1Type_T_7, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_16 = or(_src1Type_T_8, _src1Type_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_17 = or(_src1Type_T_16, _src1Type_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_18 = or(_src1Type_T_17, _src1Type_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_19 = or(_src1Type_T_18, _src1Type_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_20 = or(_src1Type_T_19, _src1Type_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_21 = or(_src1Type_T_20, _src1Type_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_22 = or(_src1Type_T_21, _src1Type_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T = eq(UInt<3>("h4"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_1 = eq(UInt<3>("h5"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_2 = eq(UInt<2>("h2"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_3 = eq(UInt<4>("hf"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_4 = eq(UInt<1>("h1"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_5 = eq(UInt<3>("h6"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_6 = eq(UInt<3>("h7"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_7 = eq(UInt<1>("h0"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_8 = mux(_src2Type_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_9 = mux(_src2Type_T_1, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_10 = mux(_src2Type_T_2, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_11 = mux(_src2Type_T_3, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_12 = mux(_src2Type_T_4, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_13 = mux(_src2Type_T_5, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_14 = mux(_src2Type_T_6, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_15 = mux(_src2Type_T_7, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_16 = or(_src2Type_T_8, _src2Type_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_17 = or(_src2Type_T_16, _src2Type_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_18 = or(_src2Type_T_17, _src2Type_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_19 = or(_src2Type_T_18, _src2Type_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_20 = or(_src2Type_T_19, _src2Type_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_21 = or(_src2Type_T_20, _src2Type_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_22 = or(_src2Type_T_21, _src2Type_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node rs = bits(io_in_bits_instr, 19, 15) @[src/main/scala/nutcore/frontend/IDU.scala 62:28]
    node rt = bits(io_in_bits_instr, 24, 20) @[src/main/scala/nutcore/frontend/IDU.scala 62:43]
    node rd = bits(io_in_bits_instr, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 62:58]
    node rs1 = bits(io_in_bits_instr, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 64:24]
    node rs2 = bits(io_in_bits_instr, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 65:24]
    node _rs1p_T = bits(io_in_bits_instr, 9, 7) @[src/main/scala/nutcore/frontend/IDU.scala 66:35]
    node _rs1p_T_1 = eq(UInt<1>("h0"), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_2 = eq(UInt<1>("h1"), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_3 = eq(UInt<2>("h2"), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_4 = eq(UInt<2>("h3"), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_5 = eq(UInt<3>("h4"), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_6 = eq(UInt<3>("h5"), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_7 = eq(UInt<3>("h6"), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_8 = eq(UInt<3>("h7"), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_9 = mux(_rs1p_T_1, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_10 = mux(_rs1p_T_2, UInt<4>("h9"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_11 = mux(_rs1p_T_3, UInt<4>("ha"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_12 = mux(_rs1p_T_4, UInt<4>("hb"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_13 = mux(_rs1p_T_5, UInt<4>("hc"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_14 = mux(_rs1p_T_6, UInt<4>("hd"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_15 = mux(_rs1p_T_7, UInt<4>("he"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_16 = mux(_rs1p_T_8, UInt<4>("hf"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_17 = or(_rs1p_T_9, _rs1p_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_18 = or(_rs1p_T_17, _rs1p_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_19 = or(_rs1p_T_18, _rs1p_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_20 = or(_rs1p_T_19, _rs1p_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_21 = or(_rs1p_T_20, _rs1p_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_22 = or(_rs1p_T_21, _rs1p_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_23 = or(_rs1p_T_22, _rs1p_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T = bits(io_in_bits_instr, 4, 2) @[src/main/scala/nutcore/frontend/IDU.scala 67:35]
    node _rs2p_T_1 = eq(UInt<1>("h0"), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_2 = eq(UInt<1>("h1"), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_3 = eq(UInt<2>("h2"), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_4 = eq(UInt<2>("h3"), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_5 = eq(UInt<3>("h4"), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_6 = eq(UInt<3>("h5"), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_7 = eq(UInt<3>("h6"), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_8 = eq(UInt<3>("h7"), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_9 = mux(_rs2p_T_1, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_10 = mux(_rs2p_T_2, UInt<4>("h9"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_11 = mux(_rs2p_T_3, UInt<4>("ha"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_12 = mux(_rs2p_T_4, UInt<4>("hb"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_13 = mux(_rs2p_T_5, UInt<4>("hc"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_14 = mux(_rs2p_T_6, UInt<4>("hd"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_15 = mux(_rs2p_T_7, UInt<4>("he"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_16 = mux(_rs2p_T_8, UInt<4>("hf"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_17 = or(_rs2p_T_9, _rs2p_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_18 = or(_rs2p_T_17, _rs2p_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_19 = or(_rs2p_T_18, _rs2p_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_20 = or(_rs2p_T_19, _rs2p_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_21 = or(_rs2p_T_20, _rs2p_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_22 = or(_rs2p_T_21, _rs2p_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_23 = or(_rs2p_T_22, _rs2p_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    skip
    skip
    skip
    node _rvc_src1_T = eq(UInt<1>("h0"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_1 = eq(UInt<2>("h3"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_2 = eq(UInt<1>("h1"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_3 = eq(UInt<2>("h2"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_4 = eq(UInt<3>("h4"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_5 = eq(UInt<3>("h5"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_6 = eq(UInt<3>("h6"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_7 = eq(UInt<3>("h7"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_8 = eq(UInt<4>("h8"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_9 = eq(UInt<4>("h9"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_10 = mux(_rvc_src1_T, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_11 = mux(_rvc_src1_T_1, rs, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_12 = mux(_rvc_src1_T_2, rt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_13 = mux(_rvc_src1_T_3, rd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_14 = mux(_rvc_src1_T_4, rs1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_15 = mux(_rvc_src1_T_5, rs2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node rs1p = _rs1p_T_23 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _rvc_src1_T_16 = mux(_rvc_src1_T_6, rs1p, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node rs2p = _rs2p_T_23 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _rvc_src1_T_17 = mux(_rvc_src1_T_7, rs2p, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_18 = mux(_rvc_src1_T_8, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_19 = mux(_rvc_src1_T_9, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_20 = or(_rvc_src1_T_10, _rvc_src1_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_21 = or(_rvc_src1_T_20, _rvc_src1_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_22 = or(_rvc_src1_T_21, _rvc_src1_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_23 = or(_rvc_src1_T_22, _rvc_src1_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_24 = or(_rvc_src1_T_23, _rvc_src1_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_25 = or(_rvc_src1_T_24, _rvc_src1_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_26 = or(_rvc_src1_T_25, _rvc_src1_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_27 = or(_rvc_src1_T_26, _rvc_src1_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_28 = or(_rvc_src1_T_27, _rvc_src1_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T = eq(UInt<1>("h0"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_1 = eq(UInt<2>("h3"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_2 = eq(UInt<1>("h1"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_3 = eq(UInt<2>("h2"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_4 = eq(UInt<3>("h4"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_5 = eq(UInt<3>("h5"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_6 = eq(UInt<3>("h6"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_7 = eq(UInt<3>("h7"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_8 = eq(UInt<4>("h8"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_9 = eq(UInt<4>("h9"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_10 = mux(_rvc_src2_T, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_11 = mux(_rvc_src2_T_1, rs, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_12 = mux(_rvc_src2_T_2, rt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_13 = mux(_rvc_src2_T_3, rd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_14 = mux(_rvc_src2_T_4, rs1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_15 = mux(_rvc_src2_T_5, rs2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_16 = mux(_rvc_src2_T_6, rs1p, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_17 = mux(_rvc_src2_T_7, rs2p, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_18 = mux(_rvc_src2_T_8, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_19 = mux(_rvc_src2_T_9, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_20 = or(_rvc_src2_T_10, _rvc_src2_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_21 = or(_rvc_src2_T_20, _rvc_src2_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_22 = or(_rvc_src2_T_21, _rvc_src2_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_23 = or(_rvc_src2_T_22, _rvc_src2_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_24 = or(_rvc_src2_T_23, _rvc_src2_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_25 = or(_rvc_src2_T_24, _rvc_src2_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_26 = or(_rvc_src2_T_25, _rvc_src2_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_27 = or(_rvc_src2_T_26, _rvc_src2_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_28 = or(_rvc_src2_T_27, _rvc_src2_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T = eq(UInt<1>("h0"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_1 = eq(UInt<2>("h3"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_2 = eq(UInt<1>("h1"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_3 = eq(UInt<2>("h2"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_4 = eq(UInt<3>("h4"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_5 = eq(UInt<3>("h5"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_6 = eq(UInt<3>("h6"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_7 = eq(UInt<3>("h7"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_8 = eq(UInt<4>("h8"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_9 = eq(UInt<4>("h9"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_10 = mux(_rvc_dest_T, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_11 = mux(_rvc_dest_T_1, rs, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_12 = mux(_rvc_dest_T_2, rt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_13 = mux(_rvc_dest_T_3, rd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_14 = mux(_rvc_dest_T_4, rs1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_15 = mux(_rvc_dest_T_5, rs2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_16 = mux(_rvc_dest_T_6, rs1p, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_17 = mux(_rvc_dest_T_7, rs2p, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_18 = mux(_rvc_dest_T_8, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_19 = mux(_rvc_dest_T_9, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_20 = or(_rvc_dest_T_10, _rvc_dest_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_21 = or(_rvc_dest_T_20, _rvc_dest_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_22 = or(_rvc_dest_T_21, _rvc_dest_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_23 = or(_rvc_dest_T_22, _rvc_dest_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_24 = or(_rvc_dest_T_23, _rvc_dest_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_25 = or(_rvc_dest_T_24, _rvc_dest_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_26 = or(_rvc_dest_T_25, _rvc_dest_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_27 = or(_rvc_dest_T_26, _rvc_dest_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_28 = or(_rvc_dest_T_27, _rvc_dest_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node rvc_src1 = _rvc_src1_T_28 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node rfSrc1 = mux(isRVC, rvc_src1, rs) @[src/main/scala/nutcore/frontend/IDU.scala 89:19]
    node rvc_src2 = _rvc_src2_T_28 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node rfSrc2 = mux(isRVC, rvc_src2, rt) @[src/main/scala/nutcore/frontend/IDU.scala 90:19]
    node rvc_dest = _rvc_dest_T_28 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node rfDest = mux(isRVC, rvc_dest, rd) @[src/main/scala/nutcore/frontend/IDU.scala 91:19]
    node src1Type = _src1Type_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_out_bits_ctrl_rfSrc1_T = eq(src1Type, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/IDU.scala 94:43]
    node _io_out_bits_ctrl_rfSrc1_T_1 = mux(_io_out_bits_ctrl_rfSrc1_T, UInt<1>("h0"), rfSrc1) @[src/main/scala/nutcore/frontend/IDU.scala 94:33]
    node src2Type = _src2Type_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_out_bits_ctrl_rfSrc2_T = eq(src2Type, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 95:43]
    node _io_out_bits_ctrl_rfSrc2_T_1 = mux(_io_out_bits_ctrl_rfSrc2_T, rfSrc2, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 95:33]
    node _io_out_bits_ctrl_rfWen_T = bits(instrType, 2, 2) @[src/main/scala/nutcore/Decode.scala 33:50]
    node _io_out_bits_ctrl_rfDest_T = bits(instrType, 2, 2) @[src/main/scala/nutcore/Decode.scala 33:50]
    node _io_out_bits_ctrl_rfDest_T_1 = mux(_io_out_bits_ctrl_rfDest_T, rfDest, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 97:33]
    node _imm_T = bits(io_in_bits_instr, 31, 20) @[src/main/scala/nutcore/frontend/IDU.scala 101:29]
    node imm_signBit = bits(_imm_T, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_1 = bits(imm_signBit, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_2 = mux(_imm_T_1, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_3 = cat(_imm_T_2, _imm_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_4 = bits(io_in_bits_instr, 31, 25) @[src/main/scala/nutcore/frontend/IDU.scala 102:33]
    node _imm_T_5 = bits(io_in_bits_instr, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 102:48]
    node _imm_T_6 = cat(_imm_T_4, _imm_T_5) @[src/main/scala/nutcore/frontend/IDU.scala 102:27]
    node imm_signBit_1 = bits(_imm_T_6, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_7 = bits(imm_signBit_1, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_8 = mux(_imm_T_7, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_9 = cat(_imm_T_8, _imm_T_6) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_10 = bits(io_in_bits_instr, 31, 25) @[src/main/scala/nutcore/frontend/IDU.scala 103:33]
    node _imm_T_11 = bits(io_in_bits_instr, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 103:48]
    node _imm_T_12 = cat(_imm_T_10, _imm_T_11) @[src/main/scala/nutcore/frontend/IDU.scala 103:27]
    node imm_signBit_2 = bits(_imm_T_12, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_13 = bits(imm_signBit_2, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_14 = mux(_imm_T_13, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_15 = cat(_imm_T_14, _imm_T_12) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_16 = bits(io_in_bits_instr, 31, 31) @[src/main/scala/nutcore/frontend/IDU.scala 104:33]
    node _imm_T_17 = bits(io_in_bits_instr, 7, 7) @[src/main/scala/nutcore/frontend/IDU.scala 104:44]
    node _imm_T_18 = bits(io_in_bits_instr, 30, 25) @[src/main/scala/nutcore/frontend/IDU.scala 104:54]
    node _imm_T_19 = bits(io_in_bits_instr, 11, 8) @[src/main/scala/nutcore/frontend/IDU.scala 104:69]
    node imm_lo = cat(_imm_T_19, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 104:27]
    node imm_hi_hi = cat(_imm_T_16, _imm_T_17) @[src/main/scala/nutcore/frontend/IDU.scala 104:27]
    node imm_hi = cat(imm_hi_hi, _imm_T_18) @[src/main/scala/nutcore/frontend/IDU.scala 104:27]
    node _imm_T_20 = cat(imm_hi, imm_lo) @[src/main/scala/nutcore/frontend/IDU.scala 104:27]
    node imm_signBit_3 = bits(_imm_T_20, 12, 12) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_21 = bits(imm_signBit_3, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_22 = mux(_imm_T_21, UInt<51>("h7ffffffffffff"), UInt<51>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_23 = cat(_imm_T_22, _imm_T_20) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_24 = bits(io_in_bits_instr, 31, 12) @[src/main/scala/nutcore/frontend/IDU.scala 105:33]
    node _imm_T_25 = cat(_imm_T_24, UInt<12>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 105:27]
    node imm_signBit_4 = bits(_imm_T_25, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_26 = bits(imm_signBit_4, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_27 = mux(_imm_T_26, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_28 = cat(_imm_T_27, _imm_T_25) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_29 = bits(io_in_bits_instr, 31, 31) @[src/main/scala/nutcore/frontend/IDU.scala 106:33]
    node _imm_T_30 = bits(io_in_bits_instr, 19, 12) @[src/main/scala/nutcore/frontend/IDU.scala 106:44]
    node _imm_T_31 = bits(io_in_bits_instr, 20, 20) @[src/main/scala/nutcore/frontend/IDU.scala 106:59]
    node _imm_T_32 = bits(io_in_bits_instr, 30, 21) @[src/main/scala/nutcore/frontend/IDU.scala 106:70]
    node imm_lo_1 = cat(_imm_T_32, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 106:27]
    node imm_hi_hi_1 = cat(_imm_T_29, _imm_T_30) @[src/main/scala/nutcore/frontend/IDU.scala 106:27]
    node imm_hi_1 = cat(imm_hi_hi_1, _imm_T_31) @[src/main/scala/nutcore/frontend/IDU.scala 106:27]
    node _imm_T_33 = cat(imm_hi_1, imm_lo_1) @[src/main/scala/nutcore/frontend/IDU.scala 106:27]
    node imm_signBit_5 = bits(_imm_T_33, 20, 20) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_34 = bits(imm_signBit_5, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_35 = mux(_imm_T_34, UInt<43>("h7ffffffffff"), UInt<43>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_36 = cat(_imm_T_35, _imm_T_33) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_37 = eq(UInt<3>("h4"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_38 = eq(UInt<2>("h2"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_39 = eq(UInt<4>("hf"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_40 = eq(UInt<1>("h1"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_41 = eq(UInt<3>("h6"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_42 = eq(UInt<3>("h7"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_43 = mux(_imm_T_37, _imm_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_44 = mux(_imm_T_38, _imm_T_9, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_45 = mux(_imm_T_39, _imm_T_15, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_46 = mux(_imm_T_40, _imm_T_23, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_47 = mux(_imm_T_41, _imm_T_28, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_48 = mux(_imm_T_42, _imm_T_36, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_49 = or(_imm_T_43, _imm_T_44) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_50 = or(_imm_T_49, _imm_T_45) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_51 = or(_imm_T_50, _imm_T_46) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_52 = or(_imm_T_51, _imm_T_47) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_53 = or(_imm_T_52, _imm_T_48) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T = bits(io_in_bits_instr, 3, 2) @[src/main/scala/nutcore/frontend/IDU.scala 111:43]
    node _immrvc_T_1 = bits(io_in_bits_instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 111:55]
    node _immrvc_T_2 = bits(io_in_bits_instr, 6, 4) @[src/main/scala/nutcore/frontend/IDU.scala 111:66]
    node immrvc_lo = cat(_immrvc_T_2, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 111:37]
    node immrvc_hi = cat(_immrvc_T, _immrvc_T_1) @[src/main/scala/nutcore/frontend/IDU.scala 111:37]
    node _immrvc_T_3 = cat(immrvc_hi, immrvc_lo) @[src/main/scala/nutcore/frontend/IDU.scala 111:37]
    node _immrvc_T_4 = cat(UInt<56>("h0"), _immrvc_T_3) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_5 = bits(io_in_bits_instr, 4, 2) @[src/main/scala/nutcore/frontend/IDU.scala 112:43]
    node _immrvc_T_6 = bits(io_in_bits_instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 112:55]
    node _immrvc_T_7 = bits(io_in_bits_instr, 6, 5) @[src/main/scala/nutcore/frontend/IDU.scala 112:66]
    node immrvc_lo_1 = cat(_immrvc_T_7, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 112:37]
    node immrvc_hi_1 = cat(_immrvc_T_5, _immrvc_T_6) @[src/main/scala/nutcore/frontend/IDU.scala 112:37]
    node _immrvc_T_8 = cat(immrvc_hi_1, immrvc_lo_1) @[src/main/scala/nutcore/frontend/IDU.scala 112:37]
    node _immrvc_T_9 = cat(UInt<55>("h0"), _immrvc_T_8) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_10 = bits(io_in_bits_instr, 8, 7) @[src/main/scala/nutcore/frontend/IDU.scala 113:43]
    node _immrvc_T_11 = bits(io_in_bits_instr, 12, 9) @[src/main/scala/nutcore/frontend/IDU.scala 113:55]
    node immrvc_hi_2 = cat(_immrvc_T_10, _immrvc_T_11) @[src/main/scala/nutcore/frontend/IDU.scala 113:37]
    node _immrvc_T_12 = cat(immrvc_hi_2, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 113:37]
    node _immrvc_T_13 = cat(UInt<56>("h0"), _immrvc_T_12) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_14 = bits(io_in_bits_instr, 9, 7) @[src/main/scala/nutcore/frontend/IDU.scala 114:43]
    node _immrvc_T_15 = bits(io_in_bits_instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 114:55]
    node immrvc_hi_3 = cat(_immrvc_T_14, _immrvc_T_15) @[src/main/scala/nutcore/frontend/IDU.scala 114:37]
    node _immrvc_T_16 = cat(immrvc_hi_3, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 114:37]
    node _immrvc_T_17 = cat(UInt<55>("h0"), _immrvc_T_16) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_18 = bits(io_in_bits_instr, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 115:43]
    node _immrvc_T_19 = bits(io_in_bits_instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 115:53]
    node _immrvc_T_20 = bits(io_in_bits_instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 115:67]
    node immrvc_lo_2 = cat(_immrvc_T_20, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 115:37]
    node immrvc_hi_4 = cat(_immrvc_T_18, _immrvc_T_19) @[src/main/scala/nutcore/frontend/IDU.scala 115:37]
    node _immrvc_T_21 = cat(immrvc_hi_4, immrvc_lo_2) @[src/main/scala/nutcore/frontend/IDU.scala 115:37]
    node _immrvc_T_22 = cat(UInt<57>("h0"), _immrvc_T_21) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_23 = bits(io_in_bits_instr, 6, 5) @[src/main/scala/nutcore/frontend/IDU.scala 116:43]
    node _immrvc_T_24 = bits(io_in_bits_instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 116:55]
    node immrvc_hi_5 = cat(_immrvc_T_23, _immrvc_T_24) @[src/main/scala/nutcore/frontend/IDU.scala 116:37]
    node _immrvc_T_25 = cat(immrvc_hi_5, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 116:37]
    node _immrvc_T_26 = cat(UInt<56>("h0"), _immrvc_T_25) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_27 = bits(io_in_bits_instr, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 117:43]
    node _immrvc_T_28 = bits(io_in_bits_instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 117:53]
    node _immrvc_T_29 = bits(io_in_bits_instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 117:67]
    node immrvc_lo_3 = cat(_immrvc_T_29, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 117:37]
    node immrvc_hi_6 = cat(_immrvc_T_27, _immrvc_T_28) @[src/main/scala/nutcore/frontend/IDU.scala 117:37]
    node _immrvc_T_30 = cat(immrvc_hi_6, immrvc_lo_3) @[src/main/scala/nutcore/frontend/IDU.scala 117:37]
    node _immrvc_T_31 = cat(UInt<57>("h0"), _immrvc_T_30) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_32 = bits(io_in_bits_instr, 6, 5) @[src/main/scala/nutcore/frontend/IDU.scala 118:43]
    node _immrvc_T_33 = bits(io_in_bits_instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 118:55]
    node immrvc_hi_7 = cat(_immrvc_T_32, _immrvc_T_33) @[src/main/scala/nutcore/frontend/IDU.scala 118:37]
    node _immrvc_T_34 = cat(immrvc_hi_7, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 118:37]
    node _immrvc_T_35 = cat(UInt<56>("h0"), _immrvc_T_34) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_36 = bits(io_in_bits_instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 119:43]
    node _immrvc_T_37 = bits(io_in_bits_instr, 8, 8) @[src/main/scala/nutcore/frontend/IDU.scala 119:54]
    node _immrvc_T_38 = bits(io_in_bits_instr, 10, 9) @[src/main/scala/nutcore/frontend/IDU.scala 119:64]
    node _immrvc_T_39 = bits(io_in_bits_instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 119:77]
    node _immrvc_T_40 = bits(io_in_bits_instr, 7, 7) @[src/main/scala/nutcore/frontend/IDU.scala 119:87]
    node _immrvc_T_41 = bits(io_in_bits_instr, 2, 2) @[src/main/scala/nutcore/frontend/IDU.scala 119:97]
    node _immrvc_T_42 = bits(io_in_bits_instr, 11, 11) @[src/main/scala/nutcore/frontend/IDU.scala 119:107]
    node _immrvc_T_43 = bits(io_in_bits_instr, 5, 3) @[src/main/scala/nutcore/frontend/IDU.scala 119:118]
    node immrvc_lo_lo = cat(_immrvc_T_43, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_lo_hi = cat(_immrvc_T_41, _immrvc_T_42) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_lo_4 = cat(immrvc_lo_hi, immrvc_lo_lo) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_hi_lo = cat(_immrvc_T_39, _immrvc_T_40) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_hi_hi_hi = cat(_immrvc_T_36, _immrvc_T_37) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_hi_hi = cat(immrvc_hi_hi_hi, _immrvc_T_38) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_hi_8 = cat(immrvc_hi_hi, immrvc_hi_lo) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node _immrvc_T_44 = cat(immrvc_hi_8, immrvc_lo_4) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_signBit = bits(_immrvc_T_44, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_45 = bits(immrvc_signBit, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_46 = mux(_immrvc_T_45, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_47 = cat(_immrvc_T_46, _immrvc_T_44) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_48 = bits(io_in_bits_instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 120:43]
    node _immrvc_T_49 = bits(io_in_bits_instr, 6, 5) @[src/main/scala/nutcore/frontend/IDU.scala 120:54]
    node _immrvc_T_50 = bits(io_in_bits_instr, 2, 2) @[src/main/scala/nutcore/frontend/IDU.scala 120:66]
    node _immrvc_T_51 = bits(io_in_bits_instr, 11, 10) @[src/main/scala/nutcore/frontend/IDU.scala 120:76]
    node _immrvc_T_52 = bits(io_in_bits_instr, 4, 3) @[src/main/scala/nutcore/frontend/IDU.scala 120:90]
    node immrvc_lo_hi_1 = cat(_immrvc_T_51, _immrvc_T_52) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node immrvc_lo_5 = cat(immrvc_lo_hi_1, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node immrvc_hi_hi_1 = cat(_immrvc_T_48, _immrvc_T_49) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node immrvc_hi_9 = cat(immrvc_hi_hi_1, _immrvc_T_50) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node _immrvc_T_53 = cat(immrvc_hi_9, immrvc_lo_5) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node immrvc_signBit_1 = bits(_immrvc_T_53, 8, 8) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_54 = bits(immrvc_signBit_1, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_55 = mux(_immrvc_T_54, UInt<55>("h7fffffffffffff"), UInt<55>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_56 = cat(_immrvc_T_55, _immrvc_T_53) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_57 = bits(io_in_bits_instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 121:43]
    node _immrvc_T_58 = bits(io_in_bits_instr, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 121:54]
    node _immrvc_T_59 = cat(_immrvc_T_57, _immrvc_T_58) @[src/main/scala/nutcore/frontend/IDU.scala 121:37]
    node immrvc_signBit_2 = bits(_immrvc_T_59, 5, 5) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_60 = bits(immrvc_signBit_2, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_61 = mux(_immrvc_T_60, UInt<58>("h3ffffffffffffff"), UInt<58>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_62 = cat(_immrvc_T_61, _immrvc_T_59) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_63 = bits(io_in_bits_instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 122:43]
    node _immrvc_T_64 = bits(io_in_bits_instr, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 122:54]
    node immrvc_hi_10 = cat(_immrvc_T_63, _immrvc_T_64) @[src/main/scala/nutcore/frontend/IDU.scala 122:37]
    node _immrvc_T_65 = cat(immrvc_hi_10, UInt<12>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 122:37]
    node immrvc_signBit_3 = bits(_immrvc_T_65, 17, 17) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_66 = bits(immrvc_signBit_3, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_67 = mux(_immrvc_T_66, UInt<46>("h3fffffffffff"), UInt<46>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_68 = cat(_immrvc_T_67, _immrvc_T_65) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_69 = bits(io_in_bits_instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 123:43]
    node _immrvc_T_70 = bits(io_in_bits_instr, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 123:54]
    node _immrvc_T_71 = cat(_immrvc_T_69, _immrvc_T_70) @[src/main/scala/nutcore/frontend/IDU.scala 123:37]
    node immrvc_signBit_4 = bits(_immrvc_T_71, 5, 5) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_72 = bits(immrvc_signBit_4, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_73 = mux(_immrvc_T_72, UInt<58>("h3ffffffffffffff"), UInt<58>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_74 = cat(_immrvc_T_73, _immrvc_T_71) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_75 = bits(io_in_bits_instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 124:45]
    node _immrvc_T_76 = bits(io_in_bits_instr, 4, 3) @[src/main/scala/nutcore/frontend/IDU.scala 124:56]
    node _immrvc_T_77 = bits(io_in_bits_instr, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 124:68]
    node _immrvc_T_78 = bits(io_in_bits_instr, 2, 2) @[src/main/scala/nutcore/frontend/IDU.scala 124:78]
    node _immrvc_T_79 = bits(io_in_bits_instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 124:88]
    node immrvc_lo_hi_2 = cat(_immrvc_T_78, _immrvc_T_79) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node immrvc_lo_6 = cat(immrvc_lo_hi_2, UInt<4>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node immrvc_hi_hi_2 = cat(_immrvc_T_75, _immrvc_T_76) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node immrvc_hi_11 = cat(immrvc_hi_hi_2, _immrvc_T_77) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node _immrvc_T_80 = cat(immrvc_hi_11, immrvc_lo_6) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node immrvc_signBit_5 = bits(_immrvc_T_80, 9, 9) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_81 = bits(immrvc_signBit_5, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_82 = mux(_immrvc_T_81, UInt<54>("h3fffffffffffff"), UInt<54>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_83 = cat(_immrvc_T_82, _immrvc_T_80) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_84 = bits(io_in_bits_instr, 10, 7) @[src/main/scala/nutcore/frontend/IDU.scala 125:44]
    node _immrvc_T_85 = bits(io_in_bits_instr, 12, 11) @[src/main/scala/nutcore/frontend/IDU.scala 125:57]
    node _immrvc_T_86 = bits(io_in_bits_instr, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 125:71]
    node _immrvc_T_87 = bits(io_in_bits_instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 125:81]
    node immrvc_lo_7 = cat(_immrvc_T_87, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 125:38]
    node immrvc_hi_hi_3 = cat(_immrvc_T_84, _immrvc_T_85) @[src/main/scala/nutcore/frontend/IDU.scala 125:38]
    node immrvc_hi_12 = cat(immrvc_hi_hi_3, _immrvc_T_86) @[src/main/scala/nutcore/frontend/IDU.scala 125:38]
    node _immrvc_T_88 = cat(immrvc_hi_12, immrvc_lo_7) @[src/main/scala/nutcore/frontend/IDU.scala 125:38]
    node _immrvc_T_89 = cat(UInt<54>("h0"), _immrvc_T_88) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_90 = eq(UInt<5>("h10"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_91 = eq(UInt<1>("h0"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_92 = eq(UInt<1>("h1"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_93 = eq(UInt<2>("h2"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_94 = eq(UInt<2>("h3"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_95 = eq(UInt<3>("h4"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_96 = eq(UInt<3>("h5"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_97 = eq(UInt<3>("h6"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_98 = eq(UInt<3>("h7"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_99 = eq(UInt<4>("h8"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_100 = eq(UInt<4>("h9"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_101 = eq(UInt<4>("ha"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_102 = eq(UInt<4>("hb"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_103 = eq(UInt<4>("hc"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_104 = eq(UInt<4>("hd"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_105 = eq(UInt<4>("he"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_106 = eq(UInt<4>("hf"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_107 = mux(_immrvc_T_90, UInt<64>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_108 = mux(_immrvc_T_91, _immrvc_T_4, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_109 = mux(_immrvc_T_92, _immrvc_T_9, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_110 = mux(_immrvc_T_93, _immrvc_T_13, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_111 = mux(_immrvc_T_94, _immrvc_T_17, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_112 = mux(_immrvc_T_95, _immrvc_T_22, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_113 = mux(_immrvc_T_96, _immrvc_T_26, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_114 = mux(_immrvc_T_97, _immrvc_T_31, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_115 = mux(_immrvc_T_98, _immrvc_T_35, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_116 = mux(_immrvc_T_99, _immrvc_T_47, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_117 = mux(_immrvc_T_100, _immrvc_T_56, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_118 = mux(_immrvc_T_101, _immrvc_T_62, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_119 = mux(_immrvc_T_102, _immrvc_T_68, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_120 = mux(_immrvc_T_103, _immrvc_T_74, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_121 = mux(_immrvc_T_104, _immrvc_T_83, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_122 = mux(_immrvc_T_105, _immrvc_T_89, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_123 = mux(_immrvc_T_106, UInt<64>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_124 = or(_immrvc_T_107, _immrvc_T_108) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_125 = or(_immrvc_T_124, _immrvc_T_109) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_126 = or(_immrvc_T_125, _immrvc_T_110) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_127 = or(_immrvc_T_126, _immrvc_T_111) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_128 = or(_immrvc_T_127, _immrvc_T_112) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_129 = or(_immrvc_T_128, _immrvc_T_113) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_130 = or(_immrvc_T_129, _immrvc_T_114) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_131 = or(_immrvc_T_130, _immrvc_T_115) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_132 = or(_immrvc_T_131, _immrvc_T_116) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_133 = or(_immrvc_T_132, _immrvc_T_117) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_134 = or(_immrvc_T_133, _immrvc_T_118) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_135 = or(_immrvc_T_134, _immrvc_T_119) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_136 = or(_immrvc_T_135, _immrvc_T_120) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_137 = or(_immrvc_T_136, _immrvc_T_121) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_138 = or(_immrvc_T_137, _immrvc_T_122) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_139 = or(_immrvc_T_138, _immrvc_T_123) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node immrvc = _immrvc_T_139 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node imm = _imm_T_53 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_out_bits_data_imm_T = mux(isRVC, immrvc, imm) @[src/main/scala/nutcore/frontend/IDU.scala 130:31]
    node _T_200 = eq(fuType, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 132:16]
    node _T_201 = eq(rfDest, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/IDU.scala 133:34]
    node _T_202 = eq(rfDest, UInt<3>("h5")) @[src/main/scala/nutcore/frontend/IDU.scala 133:49]
    node _T_203 = or(_T_201, _T_202) @[src/main/scala/nutcore/frontend/IDU.scala 133:42]
    node _T_204 = eq(fuOpType, UInt<7>("h58")) @[src/main/scala/nutcore/frontend/IDU.scala 134:38]
    node _T_205 = and(_T_203, _T_204) @[src/main/scala/nutcore/frontend/IDU.scala 134:26]
    node _GEN_0 = mux(_T_205, UInt<7>("h5c"), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 134:{57,85} 47:29]
    node _T_206 = eq(fuOpType, UInt<7>("h5a")) @[src/main/scala/nutcore/frontend/IDU.scala 135:20]
    node _T_207 = eq(rfSrc1, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/IDU.scala 133:34]
    node _T_208 = eq(rfSrc1, UInt<3>("h5")) @[src/main/scala/nutcore/frontend/IDU.scala 133:49]
    node _T_209 = or(_T_207, _T_208) @[src/main/scala/nutcore/frontend/IDU.scala 133:42]
    node _GEN_1 = mux(_T_209, UInt<7>("h5e"), _GEN_0) @[src/main/scala/nutcore/frontend/IDU.scala 136:{29,57}]
    node _T_210 = eq(rfDest, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/IDU.scala 133:34]
    node _T_211 = eq(rfDest, UInt<3>("h5")) @[src/main/scala/nutcore/frontend/IDU.scala 133:49]
    node _T_212 = or(_T_210, _T_211) @[src/main/scala/nutcore/frontend/IDU.scala 133:42]
    node _GEN_2 = mux(_T_212, UInt<7>("h5c"), _GEN_1) @[src/main/scala/nutcore/frontend/IDU.scala 137:{29,57}]
    node _GEN_3 = mux(_T_206, _GEN_2, _GEN_0) @[src/main/scala/nutcore/frontend/IDU.scala 135:40]
    node _GEN_4 = mux(_T_200, _GEN_3, fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 132:32 47:29]
    node _io_out_bits_ctrl_src1Type_T = bits(io_in_bits_instr, 6, 0) @[src/main/scala/nutcore/frontend/IDU.scala 141:41]
    node _io_out_bits_ctrl_src1Type_T_1 = eq(_io_out_bits_ctrl_src1Type_T, UInt<6>("h37")) @[src/main/scala/nutcore/frontend/IDU.scala 141:47]
    node _io_out_bits_ctrl_src1Type_T_2 = mux(_io_out_bits_ctrl_src1Type_T_1, UInt<1>("h0"), src1Type) @[src/main/scala/nutcore/frontend/IDU.scala 141:35]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _io_in_ready_T = eq(io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 162:18]
    node _io_in_ready_T_1 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_ready_T_2 = eq(hasIntr, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 162:49]
    node _io_in_ready_T_3 = and(_io_in_ready_T_1, _io_in_ready_T_2) @[src/main/scala/nutcore/frontend/IDU.scala 162:46]
    node _io_in_ready_T_4 = or(_io_in_ready_T, _io_in_ready_T_3) @[src/main/scala/nutcore/frontend/IDU.scala 162:31]
    node _T_213 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_214 = and(_T_213, enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_215 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_216 = eq(_T_215, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_217 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_218 = eq(_T_217, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_219 = bits(intrVec, 0, 0) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_220 = bits(intrVec, 1, 1) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_221 = bits(intrVec, 2, 2) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_222 = bits(intrVec, 3, 3) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_223 = bits(intrVec, 4, 4) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_224 = bits(intrVec, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_225 = bits(intrVec, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_226 = bits(intrVec, 7, 7) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_227 = bits(intrVec, 8, 8) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_228 = bits(intrVec, 9, 9) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_229 = bits(intrVec, 10, 10) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_230 = bits(intrVec, 11, 11) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _io_out_bits_cf_exceptionVec_2_T = eq(instrType, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 178:59]
    node _io_out_bits_cf_exceptionVec_2_T_1 = eq(hasIntr, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 178:73]
    node _io_out_bits_cf_exceptionVec_2_T_2 = and(_io_out_bits_cf_exceptionVec_2_T, _io_out_bits_cf_exceptionVec_2_T_1) @[src/main/scala/nutcore/frontend/IDU.scala 178:70]
    node _io_out_bits_cf_exceptionVec_2_T_3 = and(_io_out_bits_cf_exceptionVec_2_T_2, io_in_valid) @[src/main/scala/nutcore/frontend/IDU.scala 178:83]
    node _io_out_bits_cf_exceptionVec_1_T = bits(io_in_bits_pc, 38, 32) @[src/main/scala/nutcore/frontend/IDU.scala 181:67]
    node _io_out_bits_cf_exceptionVec_1_T_1 = orr(_io_out_bits_cf_exceptionVec_1_T) @[src/main/scala/nutcore/frontend/IDU.scala 181:94]
    node vmEnable = DTLBENABLE @[src/main/scala/nutcore/frontend/IDU.scala 174:26]
    node _io_out_bits_cf_exceptionVec_1_T_2 = eq(vmEnable, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 181:101]
    node _io_out_bits_cf_exceptionVec_1_T_3 = and(_io_out_bits_cf_exceptionVec_1_T_1, _io_out_bits_cf_exceptionVec_1_T_2) @[src/main/scala/nutcore/frontend/IDU.scala 181:98]
    node _io_out_bits_ctrl_isNutCoreTrap_T_4 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/nutcore/frontend/IDU.scala 186:44]
    node _io_out_bits_ctrl_isNutCoreTrap_T_5 = eq(UInt<7>("h6b"), _io_out_bits_ctrl_isNutCoreTrap_T_4) @[src/main/scala/nutcore/frontend/IDU.scala 186:44]
    node _io_out_bits_ctrl_isNutCoreTrap_T_6 = and(_io_out_bits_ctrl_isNutCoreTrap_T_5, io_in_valid) @[src/main/scala/nutcore/frontend/IDU.scala 186:66]
    node _io_isWFI_T = and(io_in_bits_instr, UInt<32>("hffffffff")) @[src/main/scala/nutcore/frontend/IDU.scala 187:22]
    node _io_isWFI_T_1 = eq(UInt<29>("h10500073"), _io_isWFI_T) @[src/main/scala/nutcore/frontend/IDU.scala 187:22]
    node _io_isWFI_T_2 = and(_io_isWFI_T_1, io_in_valid) @[src/main/scala/nutcore/frontend/IDU.scala 187:43]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io_in_ready <= _io_in_ready_T_4 @[src/main/scala/nutcore/frontend/IDU.scala 162:15]
    io_out_valid <= io_in_valid @[src/main/scala/nutcore/frontend/IDU.scala 161:16]
    io_out_bits_cf_instr <= io_in_bits_instr @[src/main/scala/nutcore/frontend/IDU.scala 163:18]
    io_out_bits_cf_pc <= io_in_bits_pc @[src/main/scala/nutcore/frontend/IDU.scala 163:18]
    io_out_bits_cf_pnpc <= io_in_bits_pnpc @[src/main/scala/nutcore/frontend/IDU.scala 163:18]
    skip
    skip
    skip
    io_out_bits_cf_exceptionVec_0 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    io_out_bits_cf_exceptionVec_1 <= _io_out_bits_cf_exceptionVec_1_T_3 @[src/main/scala/nutcore/frontend/IDU.scala 181:51]
    io_out_bits_cf_exceptionVec_2 <= _io_out_bits_cf_exceptionVec_2_T_3 @[src/main/scala/nutcore/frontend/IDU.scala 178:45]
    io_out_bits_cf_exceptionVec_3 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    skip
    io_out_bits_cf_exceptionVec_5 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    skip
    io_out_bits_cf_exceptionVec_7 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    io_out_bits_cf_exceptionVec_8 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    io_out_bits_cf_exceptionVec_9 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    io_out_bits_cf_exceptionVec_10 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    io_out_bits_cf_exceptionVec_11 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    io_out_bits_cf_exceptionVec_12 <= io_in_bits_exceptionVec_12 @[src/main/scala/nutcore/frontend/IDU.scala 179:47]
    io_out_bits_cf_exceptionVec_13 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    io_out_bits_cf_exceptionVec_14 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    io_out_bits_cf_exceptionVec_15 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    io_out_bits_cf_intrVec_0 <= _T_219 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_1 <= _T_220 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_2 <= _T_221 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_3 <= _T_222 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_4 <= _T_223 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_5 <= _T_224 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_6 <= _T_225 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_7 <= _T_226 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_8 <= _T_227 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_9 <= _T_228 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_10 <= _T_229 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_11 <= _T_230 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_brIdx <= io_in_bits_brIdx @[src/main/scala/nutcore/frontend/IDU.scala 163:18]
    skip
    io_out_bits_cf_crossPageIPFFix <= io_in_bits_crossPageIPFFix @[src/main/scala/nutcore/frontend/IDU.scala 163:18]
    skip
    skip
    io_out_bits_ctrl_src1Type <= _io_out_bits_ctrl_src1Type_T_2 @[src/main/scala/nutcore/frontend/IDU.scala 141:29]
    io_out_bits_ctrl_src2Type <= src2Type @[src/main/scala/nutcore/frontend/IDU.scala 142:29]
    io_out_bits_ctrl_fuType <= fuType @[src/main/scala/nutcore/frontend/IDU.scala 46:27]
    io_out_bits_ctrl_fuOpType <= _GEN_4
    io_out_bits_ctrl_rfSrc1 <= _io_out_bits_ctrl_rfSrc1_T_1 @[src/main/scala/nutcore/frontend/IDU.scala 94:27]
    io_out_bits_ctrl_rfSrc2 <= _io_out_bits_ctrl_rfSrc2_T_1 @[src/main/scala/nutcore/frontend/IDU.scala 95:27]
    io_out_bits_ctrl_rfWen <= _io_out_bits_ctrl_rfWen_T @[src/main/scala/nutcore/frontend/IDU.scala 96:27]
    io_out_bits_ctrl_rfDest <= _io_out_bits_ctrl_rfDest_T_1 @[src/main/scala/nutcore/frontend/IDU.scala 97:27]
    io_out_bits_ctrl_isNutCoreTrap <= _io_out_bits_ctrl_isNutCoreTrap_T_6 @[src/main/scala/nutcore/frontend/IDU.scala 186:34]
    skip
    skip
    skip
    skip
    skip
    skip
    io_out_bits_data_imm <= _io_out_bits_data_imm_T @[src/main/scala/nutcore/frontend/IDU.scala 130:25]
    io_isWFI <= _io_isWFI_T_2 @[src/main/scala/nutcore/frontend/IDU.scala 187:12]
    skip
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T_214), _T_216), UInt<1>("h1")), "[%d] Decoder: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_214), _T_218), UInt<1>("h1")), "issue: pc %x npc %x instr %x\n", io_out_bits_cf_pc, io_out_bits_cf_pnpc, io_out_bits_cf_instr) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]

  module Decoder_1 :
    input clock : Clock
    input reset : UInt<1>
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    input io_in_bits_instr : UInt<64> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    input io_in_bits_pc : UInt<39> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    input io_in_bits_pnpc : UInt<39> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    input io_in_bits_exceptionVec_12 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    input io_in_bits_brIdx : UInt<4> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    input io_in_bits_crossPageIPFFix : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_instr : UInt<64> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_pc : UInt<39> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_pnpc : UInt<39> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_0 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_1 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_2 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_3 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_5 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_7 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_8 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_9 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_10 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_11 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_12 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_13 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_14 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_exceptionVec_15 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_0 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_1 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_2 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_3 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_4 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_5 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_6 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_7 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_8 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_9 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_10 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_intrVec_11 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_brIdx : UInt<4> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_cf_crossPageIPFFix : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_ctrl_src1Type : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_ctrl_src2Type : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_ctrl_fuType : UInt<3> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_ctrl_fuOpType : UInt<7> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_ctrl_rfSrc1 : UInt<5> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_ctrl_rfSrc2 : UInt<5> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_ctrl_rfWen : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_ctrl_rfDest : UInt<5> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_ctrl_isNutCoreTrap : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_out_bits_data_imm : UInt<64> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    output io_isWFI : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 27:14]
    input DISPLAY_ENABLE : UInt<1>
    input intrVecIDU : UInt<12>
    input DTLBENABLE : UInt<1>

    node _decodeList_T = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_1 = eq(UInt<5>("h13"), _decodeList_T) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_2 = and(io_in_bits_instr, UInt<32>("hfc00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_3 = eq(UInt<13>("h1013"), _decodeList_T_2) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_4 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_5 = eq(UInt<14>("h2013"), _decodeList_T_4) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_6 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_7 = eq(UInt<14>("h3013"), _decodeList_T_6) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_8 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_9 = eq(UInt<15>("h4013"), _decodeList_T_8) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_10 = and(io_in_bits_instr, UInt<32>("hfc00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_11 = eq(UInt<15>("h5013"), _decodeList_T_10) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_12 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_13 = eq(UInt<15>("h6013"), _decodeList_T_12) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_14 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_15 = eq(UInt<15>("h7013"), _decodeList_T_14) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_16 = and(io_in_bits_instr, UInt<32>("hfc00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_17 = eq(UInt<31>("h40005013"), _decodeList_T_16) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_18 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_19 = eq(UInt<6>("h33"), _decodeList_T_18) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_20 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_21 = eq(UInt<13>("h1033"), _decodeList_T_20) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_22 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_23 = eq(UInt<14>("h2033"), _decodeList_T_22) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_24 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_25 = eq(UInt<14>("h3033"), _decodeList_T_24) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_26 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_27 = eq(UInt<15>("h4033"), _decodeList_T_26) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_28 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_29 = eq(UInt<15>("h5033"), _decodeList_T_28) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_30 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_31 = eq(UInt<15>("h6033"), _decodeList_T_30) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_32 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_33 = eq(UInt<15>("h7033"), _decodeList_T_32) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_34 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_35 = eq(UInt<31>("h40000033"), _decodeList_T_34) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_36 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_37 = eq(UInt<31>("h40005033"), _decodeList_T_36) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_38 = and(io_in_bits_instr, UInt<7>("h7f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_39 = eq(UInt<5>("h17"), _decodeList_T_38) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_40 = and(io_in_bits_instr, UInt<7>("h7f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_41 = eq(UInt<6>("h37"), _decodeList_T_40) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_42 = and(io_in_bits_instr, UInt<7>("h7f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_43 = eq(UInt<7>("h6f"), _decodeList_T_42) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_44 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_45 = eq(UInt<7>("h67"), _decodeList_T_44) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_46 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_47 = eq(UInt<7>("h63"), _decodeList_T_46) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_48 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_49 = eq(UInt<13>("h1063"), _decodeList_T_48) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_50 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_51 = eq(UInt<15>("h4063"), _decodeList_T_50) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_52 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_53 = eq(UInt<15>("h5063"), _decodeList_T_52) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_54 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_55 = eq(UInt<15>("h6063"), _decodeList_T_54) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_56 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_57 = eq(UInt<15>("h7063"), _decodeList_T_56) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_58 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_59 = eq(UInt<2>("h3"), _decodeList_T_58) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_60 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_61 = eq(UInt<13>("h1003"), _decodeList_T_60) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_62 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_63 = eq(UInt<14>("h2003"), _decodeList_T_62) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_64 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_65 = eq(UInt<15>("h4003"), _decodeList_T_64) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_66 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_67 = eq(UInt<15>("h5003"), _decodeList_T_66) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_68 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_69 = eq(UInt<6>("h23"), _decodeList_T_68) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_70 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_71 = eq(UInt<13>("h1023"), _decodeList_T_70) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_72 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_73 = eq(UInt<14>("h2023"), _decodeList_T_72) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_74 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_75 = eq(UInt<5>("h1b"), _decodeList_T_74) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_76 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_77 = eq(UInt<13>("h101b"), _decodeList_T_76) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_78 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_79 = eq(UInt<15>("h501b"), _decodeList_T_78) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_80 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_81 = eq(UInt<31>("h4000501b"), _decodeList_T_80) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_82 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_83 = eq(UInt<13>("h103b"), _decodeList_T_82) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_84 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_85 = eq(UInt<15>("h503b"), _decodeList_T_84) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_86 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_87 = eq(UInt<31>("h4000503b"), _decodeList_T_86) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_88 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_89 = eq(UInt<6>("h3b"), _decodeList_T_88) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_90 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_91 = eq(UInt<31>("h4000003b"), _decodeList_T_90) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_92 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_93 = eq(UInt<15>("h6003"), _decodeList_T_92) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_94 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_95 = eq(UInt<14>("h3003"), _decodeList_T_94) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_96 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_97 = eq(UInt<14>("h3023"), _decodeList_T_96) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_98 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_99 = eq(UInt<7>("h6b"), _decodeList_T_98) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_100 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_101 = eq(UInt<26>("h2000033"), _decodeList_T_100) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_102 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_103 = eq(UInt<26>("h2001033"), _decodeList_T_102) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_104 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_105 = eq(UInt<26>("h2002033"), _decodeList_T_104) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_106 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_107 = eq(UInt<26>("h2003033"), _decodeList_T_106) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_108 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_109 = eq(UInt<26>("h2004033"), _decodeList_T_108) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_110 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_111 = eq(UInt<26>("h2005033"), _decodeList_T_110) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_112 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_113 = eq(UInt<26>("h2006033"), _decodeList_T_112) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_114 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_115 = eq(UInt<26>("h2007033"), _decodeList_T_114) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_116 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_117 = eq(UInt<26>("h200003b"), _decodeList_T_116) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_118 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_119 = eq(UInt<26>("h200403b"), _decodeList_T_118) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_120 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_121 = eq(UInt<26>("h200503b"), _decodeList_T_120) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_122 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_123 = eq(UInt<26>("h200603b"), _decodeList_T_122) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_124 = and(io_in_bits_instr, UInt<32>("hfe00707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_125 = eq(UInt<26>("h200703b"), _decodeList_T_124) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_126 = and(io_in_bits_instr, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_127 = eq(UInt<1>("h0"), _decodeList_T_126) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_128 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_129 = eq(UInt<1>("h0"), _decodeList_T_128) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_130 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_131 = eq(UInt<15>("h4000"), _decodeList_T_130) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_132 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_133 = eq(UInt<15>("h6000"), _decodeList_T_132) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_134 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_135 = eq(UInt<16>("hc000"), _decodeList_T_134) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_136 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_137 = eq(UInt<16>("he000"), _decodeList_T_136) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_138 = and(io_in_bits_instr, UInt<16>("hef83")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_139 = eq(UInt<1>("h1"), _decodeList_T_138) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_140 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_141 = eq(UInt<1>("h1"), _decodeList_T_140) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_142 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_143 = eq(UInt<14>("h2001"), _decodeList_T_142) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_144 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_145 = eq(UInt<15>("h4001"), _decodeList_T_144) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_146 = and(io_in_bits_instr, UInt<16>("hef83")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_147 = eq(UInt<15>("h6101"), _decodeList_T_146) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_148 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_149 = eq(UInt<15>("h6001"), _decodeList_T_148) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_150 = and(io_in_bits_instr, UInt<16>("hec03")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_151 = eq(UInt<16>("h8001"), _decodeList_T_150) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_152 = and(io_in_bits_instr, UInt<16>("hec03")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_153 = eq(UInt<16>("h8401"), _decodeList_T_152) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_154 = and(io_in_bits_instr, UInt<16>("hec03")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_155 = eq(UInt<16>("h8801"), _decodeList_T_154) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_156 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_157 = eq(UInt<16>("h8c01"), _decodeList_T_156) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_158 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_159 = eq(UInt<16>("h8c21"), _decodeList_T_158) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_160 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_161 = eq(UInt<16>("h8c41"), _decodeList_T_160) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_162 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_163 = eq(UInt<16>("h8c61"), _decodeList_T_162) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_164 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_165 = eq(UInt<16>("h9c01"), _decodeList_T_164) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_166 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_167 = eq(UInt<16>("h9c21"), _decodeList_T_166) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_168 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_169 = eq(UInt<16>("ha001"), _decodeList_T_168) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_170 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_171 = eq(UInt<16>("hc001"), _decodeList_T_170) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_172 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_173 = eq(UInt<16>("he001"), _decodeList_T_172) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_174 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_175 = eq(UInt<2>("h2"), _decodeList_T_174) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_176 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_177 = eq(UInt<15>("h4002"), _decodeList_T_176) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_178 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_179 = eq(UInt<15>("h6002"), _decodeList_T_178) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_180 = and(io_in_bits_instr, UInt<16>("hf07f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_181 = eq(UInt<16>("h8002"), _decodeList_T_180) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_182 = and(io_in_bits_instr, UInt<16>("hf003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_183 = eq(UInt<16>("h8002"), _decodeList_T_182) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_184 = and(io_in_bits_instr, UInt<16>("hffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_185 = eq(UInt<16>("h9002"), _decodeList_T_184) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_186 = and(io_in_bits_instr, UInt<16>("hf07f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_187 = eq(UInt<16>("h9002"), _decodeList_T_186) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_188 = and(io_in_bits_instr, UInt<16>("hf003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_189 = eq(UInt<16>("h9002"), _decodeList_T_188) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_190 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_191 = eq(UInt<16>("hc002"), _decodeList_T_190) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_192 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_193 = eq(UInt<16>("he002"), _decodeList_T_192) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_194 = and(io_in_bits_instr, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_195 = eq(UInt<7>("h73"), _decodeList_T_194) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_196 = and(io_in_bits_instr, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_197 = eq(UInt<21>("h100073"), _decodeList_T_196) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_198 = and(io_in_bits_instr, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_199 = eq(UInt<30>("h30200073"), _decodeList_T_198) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_200 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_201 = eq(UInt<4>("hf"), _decodeList_T_200) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_202 = and(io_in_bits_instr, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_203 = eq(UInt<29>("h10500073"), _decodeList_T_202) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_204 = and(io_in_bits_instr, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_205 = eq(UInt<29>("h10200073"), _decodeList_T_204) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_206 = and(io_in_bits_instr, UInt<32>("hfe007fff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_207 = eq(UInt<29>("h12000073"), _decodeList_T_206) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_208 = and(io_in_bits_instr, UInt<32>("hf9f0707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_209 = eq(UInt<29>("h1000302f"), _decodeList_T_208) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_210 = and(io_in_bits_instr, UInt<32>("hf9f0707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_211 = eq(UInt<29>("h1000202f"), _decodeList_T_210) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_212 = and(io_in_bits_instr, UInt<32>("hf800707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_213 = eq(UInt<29>("h1800302f"), _decodeList_T_212) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_214 = and(io_in_bits_instr, UInt<32>("hf800707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_215 = eq(UInt<29>("h1800202f"), _decodeList_T_214) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_216 = and(io_in_bits_instr, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_217 = eq(UInt<28>("h800202f"), _decodeList_T_216) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_218 = and(io_in_bits_instr, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_219 = eq(UInt<14>("h202f"), _decodeList_T_218) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_220 = and(io_in_bits_instr, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_221 = eq(UInt<30>("h2000202f"), _decodeList_T_220) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_222 = and(io_in_bits_instr, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_223 = eq(UInt<31>("h6000202f"), _decodeList_T_222) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_224 = and(io_in_bits_instr, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_225 = eq(UInt<31>("h4000202f"), _decodeList_T_224) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_226 = and(io_in_bits_instr, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_227 = eq(UInt<32>("h8000202f"), _decodeList_T_226) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_228 = and(io_in_bits_instr, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_229 = eq(UInt<32>("ha000202f"), _decodeList_T_228) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_230 = and(io_in_bits_instr, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_231 = eq(UInt<32>("hc000202f"), _decodeList_T_230) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_232 = and(io_in_bits_instr, UInt<32>("hf800607f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_233 = eq(UInt<32>("he000202f"), _decodeList_T_232) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_234 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_235 = eq(UInt<13>("h1073"), _decodeList_T_234) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_236 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_237 = eq(UInt<14>("h2073"), _decodeList_T_236) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_238 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_239 = eq(UInt<14>("h3073"), _decodeList_T_238) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_240 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_241 = eq(UInt<15>("h5073"), _decodeList_T_240) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_242 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_243 = eq(UInt<15>("h6073"), _decodeList_T_242) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_244 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_245 = eq(UInt<15>("h7073"), _decodeList_T_244) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_246 = and(io_in_bits_instr, UInt<32>("hffffffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_247 = eq(UInt<13>("h100f"), _decodeList_T_246) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _decodeList_T_248 = mux(_decodeList_T_247, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_249 = mux(_decodeList_T_245, UInt<3>("h4"), _decodeList_T_248) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_250 = mux(_decodeList_T_243, UInt<3>("h4"), _decodeList_T_249) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_251 = mux(_decodeList_T_241, UInt<3>("h4"), _decodeList_T_250) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_252 = mux(_decodeList_T_239, UInt<3>("h4"), _decodeList_T_251) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_253 = mux(_decodeList_T_237, UInt<3>("h4"), _decodeList_T_252) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_254 = mux(_decodeList_T_235, UInt<3>("h4"), _decodeList_T_253) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_255 = mux(_decodeList_T_233, UInt<3>("h5"), _decodeList_T_254) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_256 = mux(_decodeList_T_231, UInt<3>("h5"), _decodeList_T_255) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_257 = mux(_decodeList_T_229, UInt<3>("h5"), _decodeList_T_256) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_258 = mux(_decodeList_T_227, UInt<3>("h5"), _decodeList_T_257) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_259 = mux(_decodeList_T_225, UInt<3>("h5"), _decodeList_T_258) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_260 = mux(_decodeList_T_223, UInt<3>("h5"), _decodeList_T_259) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_261 = mux(_decodeList_T_221, UInt<3>("h5"), _decodeList_T_260) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_262 = mux(_decodeList_T_219, UInt<3>("h5"), _decodeList_T_261) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_263 = mux(_decodeList_T_217, UInt<3>("h5"), _decodeList_T_262) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_264 = mux(_decodeList_T_215, UInt<4>("hf"), _decodeList_T_263) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_265 = mux(_decodeList_T_213, UInt<4>("hf"), _decodeList_T_264) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_266 = mux(_decodeList_T_211, UInt<3>("h4"), _decodeList_T_265) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_267 = mux(_decodeList_T_209, UInt<3>("h4"), _decodeList_T_266) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_268 = mux(_decodeList_T_207, UInt<3>("h5"), _decodeList_T_267) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_269 = mux(_decodeList_T_205, UInt<3>("h4"), _decodeList_T_268) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_270 = mux(_decodeList_T_203, UInt<3>("h4"), _decodeList_T_269) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_271 = mux(_decodeList_T_201, UInt<2>("h2"), _decodeList_T_270) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_272 = mux(_decodeList_T_199, UInt<3>("h4"), _decodeList_T_271) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_273 = mux(_decodeList_T_197, UInt<3>("h4"), _decodeList_T_272) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_274 = mux(_decodeList_T_195, UInt<3>("h4"), _decodeList_T_273) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_275 = mux(_decodeList_T_193, UInt<2>("h2"), _decodeList_T_274) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_276 = mux(_decodeList_T_191, UInt<2>("h2"), _decodeList_T_275) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_277 = mux(_decodeList_T_189, UInt<3>("h5"), _decodeList_T_276) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_278 = mux(_decodeList_T_187, UInt<3>("h4"), _decodeList_T_277) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_279 = mux(_decodeList_T_185, UInt<3>("h4"), _decodeList_T_278) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_280 = mux(_decodeList_T_183, UInt<3>("h5"), _decodeList_T_279) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_281 = mux(_decodeList_T_181, UInt<3>("h4"), _decodeList_T_280) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_282 = mux(_decodeList_T_179, UInt<3>("h4"), _decodeList_T_281) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_283 = mux(_decodeList_T_177, UInt<3>("h4"), _decodeList_T_282) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_284 = mux(_decodeList_T_175, UInt<3>("h4"), _decodeList_T_283) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_285 = mux(_decodeList_T_173, UInt<1>("h1"), _decodeList_T_284) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_286 = mux(_decodeList_T_171, UInt<1>("h1"), _decodeList_T_285) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_287 = mux(_decodeList_T_169, UInt<3>("h7"), _decodeList_T_286) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_288 = mux(_decodeList_T_167, UInt<3>("h5"), _decodeList_T_287) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_289 = mux(_decodeList_T_165, UInt<3>("h5"), _decodeList_T_288) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_290 = mux(_decodeList_T_163, UInt<3>("h5"), _decodeList_T_289) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_291 = mux(_decodeList_T_161, UInt<3>("h5"), _decodeList_T_290) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_292 = mux(_decodeList_T_159, UInt<3>("h5"), _decodeList_T_291) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_293 = mux(_decodeList_T_157, UInt<3>("h5"), _decodeList_T_292) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_294 = mux(_decodeList_T_155, UInt<3>("h4"), _decodeList_T_293) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_295 = mux(_decodeList_T_153, UInt<3>("h4"), _decodeList_T_294) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_296 = mux(_decodeList_T_151, UInt<3>("h4"), _decodeList_T_295) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_297 = mux(_decodeList_T_149, UInt<3>("h4"), _decodeList_T_296) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_298 = mux(_decodeList_T_147, UInt<3>("h4"), _decodeList_T_297) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_299 = mux(_decodeList_T_145, UInt<3>("h4"), _decodeList_T_298) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_300 = mux(_decodeList_T_143, UInt<3>("h4"), _decodeList_T_299) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_301 = mux(_decodeList_T_141, UInt<3>("h4"), _decodeList_T_300) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_302 = mux(_decodeList_T_139, UInt<3>("h4"), _decodeList_T_301) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_303 = mux(_decodeList_T_137, UInt<2>("h2"), _decodeList_T_302) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_304 = mux(_decodeList_T_135, UInt<2>("h2"), _decodeList_T_303) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_305 = mux(_decodeList_T_133, UInt<3>("h4"), _decodeList_T_304) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_306 = mux(_decodeList_T_131, UInt<3>("h4"), _decodeList_T_305) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_307 = mux(_decodeList_T_129, UInt<3>("h4"), _decodeList_T_306) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_308 = mux(_decodeList_T_127, UInt<1>("h0"), _decodeList_T_307) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_309 = mux(_decodeList_T_125, UInt<3>("h5"), _decodeList_T_308) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_310 = mux(_decodeList_T_123, UInt<3>("h5"), _decodeList_T_309) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_311 = mux(_decodeList_T_121, UInt<3>("h5"), _decodeList_T_310) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_312 = mux(_decodeList_T_119, UInt<3>("h5"), _decodeList_T_311) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_313 = mux(_decodeList_T_117, UInt<3>("h5"), _decodeList_T_312) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_314 = mux(_decodeList_T_115, UInt<3>("h5"), _decodeList_T_313) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_315 = mux(_decodeList_T_113, UInt<3>("h5"), _decodeList_T_314) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_316 = mux(_decodeList_T_111, UInt<3>("h5"), _decodeList_T_315) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_317 = mux(_decodeList_T_109, UInt<3>("h5"), _decodeList_T_316) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_318 = mux(_decodeList_T_107, UInt<3>("h5"), _decodeList_T_317) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_319 = mux(_decodeList_T_105, UInt<3>("h5"), _decodeList_T_318) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_320 = mux(_decodeList_T_103, UInt<3>("h5"), _decodeList_T_319) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_321 = mux(_decodeList_T_101, UInt<3>("h5"), _decodeList_T_320) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_322 = mux(_decodeList_T_99, UInt<3>("h4"), _decodeList_T_321) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_323 = mux(_decodeList_T_97, UInt<2>("h2"), _decodeList_T_322) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_324 = mux(_decodeList_T_95, UInt<3>("h4"), _decodeList_T_323) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_325 = mux(_decodeList_T_93, UInt<3>("h4"), _decodeList_T_324) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_326 = mux(_decodeList_T_91, UInt<3>("h5"), _decodeList_T_325) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_327 = mux(_decodeList_T_89, UInt<3>("h5"), _decodeList_T_326) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_328 = mux(_decodeList_T_87, UInt<3>("h5"), _decodeList_T_327) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_329 = mux(_decodeList_T_85, UInt<3>("h5"), _decodeList_T_328) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_330 = mux(_decodeList_T_83, UInt<3>("h5"), _decodeList_T_329) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_331 = mux(_decodeList_T_81, UInt<3>("h4"), _decodeList_T_330) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_332 = mux(_decodeList_T_79, UInt<3>("h4"), _decodeList_T_331) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_333 = mux(_decodeList_T_77, UInt<3>("h4"), _decodeList_T_332) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_334 = mux(_decodeList_T_75, UInt<3>("h4"), _decodeList_T_333) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_335 = mux(_decodeList_T_73, UInt<2>("h2"), _decodeList_T_334) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_336 = mux(_decodeList_T_71, UInt<2>("h2"), _decodeList_T_335) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_337 = mux(_decodeList_T_69, UInt<2>("h2"), _decodeList_T_336) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_338 = mux(_decodeList_T_67, UInt<3>("h4"), _decodeList_T_337) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_339 = mux(_decodeList_T_65, UInt<3>("h4"), _decodeList_T_338) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_340 = mux(_decodeList_T_63, UInt<3>("h4"), _decodeList_T_339) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_341 = mux(_decodeList_T_61, UInt<3>("h4"), _decodeList_T_340) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_342 = mux(_decodeList_T_59, UInt<3>("h4"), _decodeList_T_341) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_343 = mux(_decodeList_T_57, UInt<1>("h1"), _decodeList_T_342) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_344 = mux(_decodeList_T_55, UInt<1>("h1"), _decodeList_T_343) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_345 = mux(_decodeList_T_53, UInt<1>("h1"), _decodeList_T_344) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_346 = mux(_decodeList_T_51, UInt<1>("h1"), _decodeList_T_345) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_347 = mux(_decodeList_T_49, UInt<1>("h1"), _decodeList_T_346) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_348 = mux(_decodeList_T_47, UInt<1>("h1"), _decodeList_T_347) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_349 = mux(_decodeList_T_45, UInt<3>("h4"), _decodeList_T_348) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_350 = mux(_decodeList_T_43, UInt<3>("h7"), _decodeList_T_349) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_351 = mux(_decodeList_T_41, UInt<3>("h6"), _decodeList_T_350) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_352 = mux(_decodeList_T_39, UInt<3>("h6"), _decodeList_T_351) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_353 = mux(_decodeList_T_37, UInt<3>("h5"), _decodeList_T_352) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_354 = mux(_decodeList_T_35, UInt<3>("h5"), _decodeList_T_353) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_355 = mux(_decodeList_T_33, UInt<3>("h5"), _decodeList_T_354) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_356 = mux(_decodeList_T_31, UInt<3>("h5"), _decodeList_T_355) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_357 = mux(_decodeList_T_29, UInt<3>("h5"), _decodeList_T_356) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_358 = mux(_decodeList_T_27, UInt<3>("h5"), _decodeList_T_357) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_359 = mux(_decodeList_T_25, UInt<3>("h5"), _decodeList_T_358) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_360 = mux(_decodeList_T_23, UInt<3>("h5"), _decodeList_T_359) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_361 = mux(_decodeList_T_21, UInt<3>("h5"), _decodeList_T_360) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_362 = mux(_decodeList_T_19, UInt<3>("h5"), _decodeList_T_361) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_363 = mux(_decodeList_T_17, UInt<3>("h4"), _decodeList_T_362) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_364 = mux(_decodeList_T_15, UInt<3>("h4"), _decodeList_T_363) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_365 = mux(_decodeList_T_13, UInt<3>("h4"), _decodeList_T_364) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_366 = mux(_decodeList_T_11, UInt<3>("h4"), _decodeList_T_365) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_367 = mux(_decodeList_T_9, UInt<3>("h4"), _decodeList_T_366) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_368 = mux(_decodeList_T_7, UInt<3>("h4"), _decodeList_T_367) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_369 = mux(_decodeList_T_5, UInt<3>("h4"), _decodeList_T_368) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_370 = mux(_decodeList_T_3, UInt<3>("h4"), _decodeList_T_369) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node decodeList_0 = mux(_decodeList_T_1, UInt<3>("h4"), _decodeList_T_370) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_371 = mux(_decodeList_T_247, UInt<3>("h4"), UInt<2>("h3")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_372 = mux(_decodeList_T_245, UInt<2>("h3"), _decodeList_T_371) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_373 = mux(_decodeList_T_243, UInt<2>("h3"), _decodeList_T_372) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_374 = mux(_decodeList_T_241, UInt<2>("h3"), _decodeList_T_373) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_375 = mux(_decodeList_T_239, UInt<2>("h3"), _decodeList_T_374) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_376 = mux(_decodeList_T_237, UInt<2>("h3"), _decodeList_T_375) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_377 = mux(_decodeList_T_235, UInt<2>("h3"), _decodeList_T_376) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_378 = mux(_decodeList_T_233, UInt<1>("h1"), _decodeList_T_377) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_379 = mux(_decodeList_T_231, UInt<1>("h1"), _decodeList_T_378) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_380 = mux(_decodeList_T_229, UInt<1>("h1"), _decodeList_T_379) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_381 = mux(_decodeList_T_227, UInt<1>("h1"), _decodeList_T_380) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_382 = mux(_decodeList_T_225, UInt<1>("h1"), _decodeList_T_381) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_383 = mux(_decodeList_T_223, UInt<1>("h1"), _decodeList_T_382) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_384 = mux(_decodeList_T_221, UInt<1>("h1"), _decodeList_T_383) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_385 = mux(_decodeList_T_219, UInt<1>("h1"), _decodeList_T_384) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_386 = mux(_decodeList_T_217, UInt<1>("h1"), _decodeList_T_385) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_387 = mux(_decodeList_T_215, UInt<1>("h1"), _decodeList_T_386) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_388 = mux(_decodeList_T_213, UInt<1>("h1"), _decodeList_T_387) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_389 = mux(_decodeList_T_211, UInt<1>("h1"), _decodeList_T_388) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_390 = mux(_decodeList_T_209, UInt<1>("h1"), _decodeList_T_389) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_391 = mux(_decodeList_T_207, UInt<3>("h4"), _decodeList_T_390) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_392 = mux(_decodeList_T_205, UInt<2>("h3"), _decodeList_T_391) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_393 = mux(_decodeList_T_203, UInt<1>("h0"), _decodeList_T_392) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_394 = mux(_decodeList_T_201, UInt<3>("h4"), _decodeList_T_393) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_395 = mux(_decodeList_T_199, UInt<2>("h3"), _decodeList_T_394) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_396 = mux(_decodeList_T_197, UInt<2>("h3"), _decodeList_T_395) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_397 = mux(_decodeList_T_195, UInt<2>("h3"), _decodeList_T_396) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_398 = mux(_decodeList_T_193, UInt<1>("h1"), _decodeList_T_397) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_399 = mux(_decodeList_T_191, UInt<1>("h1"), _decodeList_T_398) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_400 = mux(_decodeList_T_189, UInt<1>("h0"), _decodeList_T_399) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_401 = mux(_decodeList_T_187, UInt<1>("h0"), _decodeList_T_400) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_402 = mux(_decodeList_T_185, UInt<2>("h3"), _decodeList_T_401) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_403 = mux(_decodeList_T_183, UInt<1>("h0"), _decodeList_T_402) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_404 = mux(_decodeList_T_181, UInt<1>("h0"), _decodeList_T_403) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_405 = mux(_decodeList_T_179, UInt<1>("h1"), _decodeList_T_404) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_406 = mux(_decodeList_T_177, UInt<1>("h1"), _decodeList_T_405) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_407 = mux(_decodeList_T_175, UInt<1>("h0"), _decodeList_T_406) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_408 = mux(_decodeList_T_173, UInt<1>("h0"), _decodeList_T_407) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_409 = mux(_decodeList_T_171, UInt<1>("h0"), _decodeList_T_408) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_410 = mux(_decodeList_T_169, UInt<1>("h0"), _decodeList_T_409) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_411 = mux(_decodeList_T_167, UInt<1>("h0"), _decodeList_T_410) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_412 = mux(_decodeList_T_165, UInt<1>("h0"), _decodeList_T_411) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_413 = mux(_decodeList_T_163, UInt<1>("h0"), _decodeList_T_412) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_414 = mux(_decodeList_T_161, UInt<1>("h0"), _decodeList_T_413) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_415 = mux(_decodeList_T_159, UInt<1>("h0"), _decodeList_T_414) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_416 = mux(_decodeList_T_157, UInt<1>("h0"), _decodeList_T_415) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_417 = mux(_decodeList_T_155, UInt<1>("h0"), _decodeList_T_416) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_418 = mux(_decodeList_T_153, UInt<1>("h0"), _decodeList_T_417) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_419 = mux(_decodeList_T_151, UInt<1>("h0"), _decodeList_T_418) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_420 = mux(_decodeList_T_149, UInt<1>("h0"), _decodeList_T_419) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_421 = mux(_decodeList_T_147, UInt<1>("h0"), _decodeList_T_420) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_422 = mux(_decodeList_T_145, UInt<1>("h0"), _decodeList_T_421) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_423 = mux(_decodeList_T_143, UInt<1>("h0"), _decodeList_T_422) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_424 = mux(_decodeList_T_141, UInt<1>("h0"), _decodeList_T_423) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_425 = mux(_decodeList_T_139, UInt<1>("h0"), _decodeList_T_424) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_426 = mux(_decodeList_T_137, UInt<1>("h1"), _decodeList_T_425) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_427 = mux(_decodeList_T_135, UInt<1>("h1"), _decodeList_T_426) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_428 = mux(_decodeList_T_133, UInt<1>("h1"), _decodeList_T_427) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_429 = mux(_decodeList_T_131, UInt<1>("h1"), _decodeList_T_428) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_430 = mux(_decodeList_T_129, UInt<1>("h0"), _decodeList_T_429) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_431 = mux(_decodeList_T_127, UInt<2>("h3"), _decodeList_T_430) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_432 = mux(_decodeList_T_125, UInt<2>("h2"), _decodeList_T_431) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_433 = mux(_decodeList_T_123, UInt<2>("h2"), _decodeList_T_432) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_434 = mux(_decodeList_T_121, UInt<2>("h2"), _decodeList_T_433) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_435 = mux(_decodeList_T_119, UInt<2>("h2"), _decodeList_T_434) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_436 = mux(_decodeList_T_117, UInt<2>("h2"), _decodeList_T_435) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_437 = mux(_decodeList_T_115, UInt<2>("h2"), _decodeList_T_436) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_438 = mux(_decodeList_T_113, UInt<2>("h2"), _decodeList_T_437) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_439 = mux(_decodeList_T_111, UInt<2>("h2"), _decodeList_T_438) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_440 = mux(_decodeList_T_109, UInt<2>("h2"), _decodeList_T_439) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_441 = mux(_decodeList_T_107, UInt<2>("h2"), _decodeList_T_440) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_442 = mux(_decodeList_T_105, UInt<2>("h2"), _decodeList_T_441) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_443 = mux(_decodeList_T_103, UInt<2>("h2"), _decodeList_T_442) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_444 = mux(_decodeList_T_101, UInt<2>("h2"), _decodeList_T_443) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_445 = mux(_decodeList_T_99, UInt<2>("h3"), _decodeList_T_444) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_446 = mux(_decodeList_T_97, UInt<1>("h1"), _decodeList_T_445) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_447 = mux(_decodeList_T_95, UInt<1>("h1"), _decodeList_T_446) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_448 = mux(_decodeList_T_93, UInt<1>("h1"), _decodeList_T_447) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_449 = mux(_decodeList_T_91, UInt<1>("h0"), _decodeList_T_448) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_450 = mux(_decodeList_T_89, UInt<1>("h0"), _decodeList_T_449) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_451 = mux(_decodeList_T_87, UInt<1>("h0"), _decodeList_T_450) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_452 = mux(_decodeList_T_85, UInt<1>("h0"), _decodeList_T_451) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_453 = mux(_decodeList_T_83, UInt<1>("h0"), _decodeList_T_452) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_454 = mux(_decodeList_T_81, UInt<1>("h0"), _decodeList_T_453) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_455 = mux(_decodeList_T_79, UInt<1>("h0"), _decodeList_T_454) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_456 = mux(_decodeList_T_77, UInt<1>("h0"), _decodeList_T_455) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_457 = mux(_decodeList_T_75, UInt<1>("h0"), _decodeList_T_456) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_458 = mux(_decodeList_T_73, UInt<1>("h1"), _decodeList_T_457) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_459 = mux(_decodeList_T_71, UInt<1>("h1"), _decodeList_T_458) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_460 = mux(_decodeList_T_69, UInt<1>("h1"), _decodeList_T_459) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_461 = mux(_decodeList_T_67, UInt<1>("h1"), _decodeList_T_460) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_462 = mux(_decodeList_T_65, UInt<1>("h1"), _decodeList_T_461) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_463 = mux(_decodeList_T_63, UInt<1>("h1"), _decodeList_T_462) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_464 = mux(_decodeList_T_61, UInt<1>("h1"), _decodeList_T_463) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_465 = mux(_decodeList_T_59, UInt<1>("h1"), _decodeList_T_464) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_466 = mux(_decodeList_T_57, UInt<1>("h0"), _decodeList_T_465) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_467 = mux(_decodeList_T_55, UInt<1>("h0"), _decodeList_T_466) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_468 = mux(_decodeList_T_53, UInt<1>("h0"), _decodeList_T_467) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_469 = mux(_decodeList_T_51, UInt<1>("h0"), _decodeList_T_468) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_470 = mux(_decodeList_T_49, UInt<1>("h0"), _decodeList_T_469) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_471 = mux(_decodeList_T_47, UInt<1>("h0"), _decodeList_T_470) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_472 = mux(_decodeList_T_45, UInt<1>("h0"), _decodeList_T_471) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_473 = mux(_decodeList_T_43, UInt<1>("h0"), _decodeList_T_472) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_474 = mux(_decodeList_T_41, UInt<1>("h0"), _decodeList_T_473) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_475 = mux(_decodeList_T_39, UInt<1>("h0"), _decodeList_T_474) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_476 = mux(_decodeList_T_37, UInt<1>("h0"), _decodeList_T_475) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_477 = mux(_decodeList_T_35, UInt<1>("h0"), _decodeList_T_476) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_478 = mux(_decodeList_T_33, UInt<1>("h0"), _decodeList_T_477) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_479 = mux(_decodeList_T_31, UInt<1>("h0"), _decodeList_T_478) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_480 = mux(_decodeList_T_29, UInt<1>("h0"), _decodeList_T_479) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_481 = mux(_decodeList_T_27, UInt<1>("h0"), _decodeList_T_480) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_482 = mux(_decodeList_T_25, UInt<1>("h0"), _decodeList_T_481) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_483 = mux(_decodeList_T_23, UInt<1>("h0"), _decodeList_T_482) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_484 = mux(_decodeList_T_21, UInt<1>("h0"), _decodeList_T_483) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_485 = mux(_decodeList_T_19, UInt<1>("h0"), _decodeList_T_484) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_486 = mux(_decodeList_T_17, UInt<1>("h0"), _decodeList_T_485) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_487 = mux(_decodeList_T_15, UInt<1>("h0"), _decodeList_T_486) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_488 = mux(_decodeList_T_13, UInt<1>("h0"), _decodeList_T_487) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_489 = mux(_decodeList_T_11, UInt<1>("h0"), _decodeList_T_488) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_490 = mux(_decodeList_T_9, UInt<1>("h0"), _decodeList_T_489) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_491 = mux(_decodeList_T_7, UInt<1>("h0"), _decodeList_T_490) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_492 = mux(_decodeList_T_5, UInt<1>("h0"), _decodeList_T_491) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_493 = mux(_decodeList_T_3, UInt<1>("h0"), _decodeList_T_492) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node decodeList_1 = mux(_decodeList_T_1, UInt<1>("h0"), _decodeList_T_493) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_494 = mux(_decodeList_T_247, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_495 = mux(_decodeList_T_245, UInt<3>("h7"), _decodeList_T_494) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_496 = mux(_decodeList_T_243, UInt<3>("h6"), _decodeList_T_495) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_497 = mux(_decodeList_T_241, UInt<3>("h5"), _decodeList_T_496) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_498 = mux(_decodeList_T_239, UInt<2>("h3"), _decodeList_T_497) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_499 = mux(_decodeList_T_237, UInt<2>("h2"), _decodeList_T_498) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_500 = mux(_decodeList_T_235, UInt<1>("h1"), _decodeList_T_499) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_501 = mux(_decodeList_T_233, UInt<6>("h32"), _decodeList_T_500) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_502 = mux(_decodeList_T_231, UInt<6>("h31"), _decodeList_T_501) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_503 = mux(_decodeList_T_229, UInt<6>("h30"), _decodeList_T_502) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_504 = mux(_decodeList_T_227, UInt<6>("h37"), _decodeList_T_503) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_505 = mux(_decodeList_T_225, UInt<6>("h26"), _decodeList_T_504) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_506 = mux(_decodeList_T_223, UInt<6>("h25"), _decodeList_T_505) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_507 = mux(_decodeList_T_221, UInt<6>("h24"), _decodeList_T_506) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_508 = mux(_decodeList_T_219, UInt<7>("h63"), _decodeList_T_507) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_509 = mux(_decodeList_T_217, UInt<6>("h22"), _decodeList_T_508) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_510 = mux(_decodeList_T_215, UInt<6>("h21"), _decodeList_T_509) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_511 = mux(_decodeList_T_213, UInt<6>("h21"), _decodeList_T_510) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_512 = mux(_decodeList_T_211, UInt<6>("h20"), _decodeList_T_511) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_513 = mux(_decodeList_T_209, UInt<6>("h20"), _decodeList_T_512) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_514 = mux(_decodeList_T_207, UInt<2>("h2"), _decodeList_T_513) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_515 = mux(_decodeList_T_205, UInt<1>("h0"), _decodeList_T_514) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_516 = mux(_decodeList_T_203, UInt<7>("h40"), _decodeList_T_515) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_517 = mux(_decodeList_T_201, UInt<1>("h0"), _decodeList_T_516) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_518 = mux(_decodeList_T_199, UInt<1>("h0"), _decodeList_T_517) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_519 = mux(_decodeList_T_197, UInt<1>("h0"), _decodeList_T_518) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_520 = mux(_decodeList_T_195, UInt<1>("h0"), _decodeList_T_519) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_521 = mux(_decodeList_T_193, UInt<4>("hb"), _decodeList_T_520) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_522 = mux(_decodeList_T_191, UInt<4>("ha"), _decodeList_T_521) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_523 = mux(_decodeList_T_189, UInt<7>("h40"), _decodeList_T_522) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_524 = mux(_decodeList_T_187, UInt<7>("h5a"), _decodeList_T_523) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_525 = mux(_decodeList_T_185, UInt<1>("h0"), _decodeList_T_524) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_526 = mux(_decodeList_T_183, UInt<7>("h40"), _decodeList_T_525) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_527 = mux(_decodeList_T_181, UInt<7>("h5a"), _decodeList_T_526) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_528 = mux(_decodeList_T_179, UInt<2>("h3"), _decodeList_T_527) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_529 = mux(_decodeList_T_177, UInt<2>("h2"), _decodeList_T_528) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_530 = mux(_decodeList_T_175, UInt<1>("h1"), _decodeList_T_529) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_531 = mux(_decodeList_T_173, UInt<5>("h11"), _decodeList_T_530) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_532 = mux(_decodeList_T_171, UInt<5>("h10"), _decodeList_T_531) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_533 = mux(_decodeList_T_169, UInt<7>("h58"), _decodeList_T_532) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_534 = mux(_decodeList_T_167, UInt<7>("h60"), _decodeList_T_533) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_535 = mux(_decodeList_T_165, UInt<6>("h28"), _decodeList_T_534) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_536 = mux(_decodeList_T_163, UInt<3>("h7"), _decodeList_T_535) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_537 = mux(_decodeList_T_161, UInt<3>("h6"), _decodeList_T_536) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_538 = mux(_decodeList_T_159, UInt<3>("h4"), _decodeList_T_537) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_539 = mux(_decodeList_T_157, UInt<4>("h8"), _decodeList_T_538) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_540 = mux(_decodeList_T_155, UInt<3>("h7"), _decodeList_T_539) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_541 = mux(_decodeList_T_153, UInt<4>("hd"), _decodeList_T_540) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_542 = mux(_decodeList_T_151, UInt<3>("h5"), _decodeList_T_541) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_543 = mux(_decodeList_T_149, UInt<7>("h40"), _decodeList_T_542) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_544 = mux(_decodeList_T_147, UInt<7>("h40"), _decodeList_T_543) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_545 = mux(_decodeList_T_145, UInt<7>("h40"), _decodeList_T_544) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_546 = mux(_decodeList_T_143, UInt<7>("h60"), _decodeList_T_545) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_547 = mux(_decodeList_T_141, UInt<7>("h40"), _decodeList_T_546) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_548 = mux(_decodeList_T_139, UInt<7>("h40"), _decodeList_T_547) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_549 = mux(_decodeList_T_137, UInt<4>("hb"), _decodeList_T_548) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_550 = mux(_decodeList_T_135, UInt<4>("ha"), _decodeList_T_549) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_551 = mux(_decodeList_T_133, UInt<2>("h3"), _decodeList_T_550) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_552 = mux(_decodeList_T_131, UInt<2>("h2"), _decodeList_T_551) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_553 = mux(_decodeList_T_129, UInt<7>("h40"), _decodeList_T_552) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_554 = mux(_decodeList_T_127, UInt<1>("h0"), _decodeList_T_553) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_555 = mux(_decodeList_T_125, UInt<4>("hf"), _decodeList_T_554) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_556 = mux(_decodeList_T_123, UInt<4>("he"), _decodeList_T_555) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_557 = mux(_decodeList_T_121, UInt<4>("hd"), _decodeList_T_556) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_558 = mux(_decodeList_T_119, UInt<4>("hc"), _decodeList_T_557) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_559 = mux(_decodeList_T_117, UInt<4>("h8"), _decodeList_T_558) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_560 = mux(_decodeList_T_115, UInt<3>("h7"), _decodeList_T_559) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_561 = mux(_decodeList_T_113, UInt<3>("h6"), _decodeList_T_560) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_562 = mux(_decodeList_T_111, UInt<3>("h5"), _decodeList_T_561) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_563 = mux(_decodeList_T_109, UInt<3>("h4"), _decodeList_T_562) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_564 = mux(_decodeList_T_107, UInt<2>("h3"), _decodeList_T_563) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_565 = mux(_decodeList_T_105, UInt<2>("h2"), _decodeList_T_564) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_566 = mux(_decodeList_T_103, UInt<1>("h1"), _decodeList_T_565) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_567 = mux(_decodeList_T_101, UInt<1>("h0"), _decodeList_T_566) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_568 = mux(_decodeList_T_99, UInt<2>("h2"), _decodeList_T_567) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_569 = mux(_decodeList_T_97, UInt<4>("hb"), _decodeList_T_568) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_570 = mux(_decodeList_T_95, UInt<2>("h3"), _decodeList_T_569) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_571 = mux(_decodeList_T_93, UInt<3>("h6"), _decodeList_T_570) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_572 = mux(_decodeList_T_91, UInt<6>("h28"), _decodeList_T_571) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_573 = mux(_decodeList_T_89, UInt<7>("h60"), _decodeList_T_572) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_574 = mux(_decodeList_T_87, UInt<6>("h2d"), _decodeList_T_573) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_575 = mux(_decodeList_T_85, UInt<6>("h25"), _decodeList_T_574) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_576 = mux(_decodeList_T_83, UInt<6>("h21"), _decodeList_T_575) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_577 = mux(_decodeList_T_81, UInt<6>("h2d"), _decodeList_T_576) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_578 = mux(_decodeList_T_79, UInt<6>("h25"), _decodeList_T_577) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_579 = mux(_decodeList_T_77, UInt<6>("h21"), _decodeList_T_578) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_580 = mux(_decodeList_T_75, UInt<7>("h60"), _decodeList_T_579) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_581 = mux(_decodeList_T_73, UInt<4>("ha"), _decodeList_T_580) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_582 = mux(_decodeList_T_71, UInt<4>("h9"), _decodeList_T_581) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_583 = mux(_decodeList_T_69, UInt<4>("h8"), _decodeList_T_582) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_584 = mux(_decodeList_T_67, UInt<3>("h5"), _decodeList_T_583) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_585 = mux(_decodeList_T_65, UInt<3>("h4"), _decodeList_T_584) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_586 = mux(_decodeList_T_63, UInt<2>("h2"), _decodeList_T_585) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_587 = mux(_decodeList_T_61, UInt<1>("h1"), _decodeList_T_586) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_588 = mux(_decodeList_T_59, UInt<1>("h0"), _decodeList_T_587) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_589 = mux(_decodeList_T_57, UInt<5>("h17"), _decodeList_T_588) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_590 = mux(_decodeList_T_55, UInt<5>("h16"), _decodeList_T_589) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_591 = mux(_decodeList_T_53, UInt<5>("h15"), _decodeList_T_590) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_592 = mux(_decodeList_T_51, UInt<5>("h14"), _decodeList_T_591) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_593 = mux(_decodeList_T_49, UInt<5>("h11"), _decodeList_T_592) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_594 = mux(_decodeList_T_47, UInt<5>("h10"), _decodeList_T_593) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_595 = mux(_decodeList_T_45, UInt<7>("h5a"), _decodeList_T_594) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_596 = mux(_decodeList_T_43, UInt<7>("h58"), _decodeList_T_595) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_597 = mux(_decodeList_T_41, UInt<7>("h40"), _decodeList_T_596) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_598 = mux(_decodeList_T_39, UInt<7>("h40"), _decodeList_T_597) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_599 = mux(_decodeList_T_37, UInt<4>("hd"), _decodeList_T_598) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_600 = mux(_decodeList_T_35, UInt<4>("h8"), _decodeList_T_599) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_601 = mux(_decodeList_T_33, UInt<3>("h7"), _decodeList_T_600) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_602 = mux(_decodeList_T_31, UInt<3>("h6"), _decodeList_T_601) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_603 = mux(_decodeList_T_29, UInt<3>("h5"), _decodeList_T_602) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_604 = mux(_decodeList_T_27, UInt<3>("h4"), _decodeList_T_603) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_605 = mux(_decodeList_T_25, UInt<2>("h3"), _decodeList_T_604) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_606 = mux(_decodeList_T_23, UInt<2>("h2"), _decodeList_T_605) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_607 = mux(_decodeList_T_21, UInt<1>("h1"), _decodeList_T_606) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_608 = mux(_decodeList_T_19, UInt<7>("h40"), _decodeList_T_607) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_609 = mux(_decodeList_T_17, UInt<4>("hd"), _decodeList_T_608) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_610 = mux(_decodeList_T_15, UInt<3>("h7"), _decodeList_T_609) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_611 = mux(_decodeList_T_13, UInt<3>("h6"), _decodeList_T_610) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_612 = mux(_decodeList_T_11, UInt<3>("h5"), _decodeList_T_611) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_613 = mux(_decodeList_T_9, UInt<3>("h4"), _decodeList_T_612) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_614 = mux(_decodeList_T_7, UInt<2>("h3"), _decodeList_T_613) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_615 = mux(_decodeList_T_5, UInt<2>("h2"), _decodeList_T_614) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _decodeList_T_616 = mux(_decodeList_T_3, UInt<1>("h1"), _decodeList_T_615) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node decodeList_2 = mux(_decodeList_T_1, UInt<7>("h40"), _decodeList_T_616) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node intrVec = intrVecIDU @[src/main/scala/nutcore/frontend/IDU.scala 169:25]
    node _hasIntr_T = orr(intrVec) @[src/main/scala/nutcore/frontend/IDU.scala 172:22]
    node hasIntr = _hasIntr_T @[src/main/scala/nutcore/frontend/IDU.scala 172:11 34:21]
    node _T = or(hasIntr, io_in_bits_exceptionVec_12) @[src/main/scala/nutcore/frontend/IDU.scala 38:84]
    node _T_1 = or(_T, io_out_bits_cf_exceptionVec_1) @[src/main/scala/nutcore/frontend/IDU.scala 38:127]
    node instrType = mux(_T_1, UInt<1>("h0"), decodeList_0) @[src/main/scala/nutcore/frontend/IDU.scala 38:75]
    node _T_2 = or(hasIntr, io_in_bits_exceptionVec_12) @[src/main/scala/nutcore/frontend/IDU.scala 38:84]
    node _T_3 = or(_T_2, io_out_bits_cf_exceptionVec_1) @[src/main/scala/nutcore/frontend/IDU.scala 38:127]
    node fuType = mux(_T_3, UInt<2>("h3"), decodeList_1) @[src/main/scala/nutcore/frontend/IDU.scala 38:75]
    node _T_4 = or(hasIntr, io_in_bits_exceptionVec_12) @[src/main/scala/nutcore/frontend/IDU.scala 38:84]
    node _T_5 = or(_T_4, io_out_bits_cf_exceptionVec_1) @[src/main/scala/nutcore/frontend/IDU.scala 38:127]
    node fuOpType = mux(_T_5, UInt<1>("h0"), decodeList_2) @[src/main/scala/nutcore/frontend/IDU.scala 38:75]
    node _isRVC_T = bits(io_in_bits_instr, 1, 0) @[src/main/scala/nutcore/frontend/IDU.scala 40:39]
    node isRVC = neq(_isRVC_T, UInt<2>("h3")) @[src/main/scala/nutcore/frontend/IDU.scala 40:45]
    node _T_6 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_7 = eq(UInt<1>("h0"), _T_6) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_8 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_9 = eq(UInt<15>("h4000"), _T_8) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_10 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_11 = eq(UInt<15>("h6000"), _T_10) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_12 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_13 = eq(UInt<16>("hc000"), _T_12) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_14 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_15 = eq(UInt<16>("he000"), _T_14) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_16 = and(io_in_bits_instr, UInt<16>("hef83")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_17 = eq(UInt<1>("h1"), _T_16) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_18 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_19 = eq(UInt<1>("h1"), _T_18) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_20 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_21 = eq(UInt<14>("h2001"), _T_20) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_22 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_23 = eq(UInt<15>("h4001"), _T_22) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_24 = and(io_in_bits_instr, UInt<16>("hef83")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_25 = eq(UInt<15>("h6101"), _T_24) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_26 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_27 = eq(UInt<15>("h6001"), _T_26) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_28 = and(io_in_bits_instr, UInt<16>("hec03")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_29 = eq(UInt<16>("h8001"), _T_28) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_30 = and(io_in_bits_instr, UInt<16>("hec03")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_31 = eq(UInt<16>("h8401"), _T_30) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_32 = and(io_in_bits_instr, UInt<16>("hec03")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_33 = eq(UInt<16>("h8801"), _T_32) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_34 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_35 = eq(UInt<16>("h8c01"), _T_34) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_36 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_37 = eq(UInt<16>("h8c21"), _T_36) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_38 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_39 = eq(UInt<16>("h8c41"), _T_38) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_40 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_41 = eq(UInt<16>("h8c61"), _T_40) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_42 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_43 = eq(UInt<16>("h9c01"), _T_42) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_44 = and(io_in_bits_instr, UInt<16>("hfc63")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_45 = eq(UInt<16>("h9c21"), _T_44) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_46 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_47 = eq(UInt<16>("ha001"), _T_46) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_48 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_49 = eq(UInt<16>("hc001"), _T_48) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_50 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_51 = eq(UInt<16>("he001"), _T_50) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_52 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_53 = eq(UInt<2>("h2"), _T_52) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_54 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_55 = eq(UInt<15>("h4002"), _T_54) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_56 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_57 = eq(UInt<15>("h6002"), _T_56) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_58 = and(io_in_bits_instr, UInt<16>("hf07f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_59 = eq(UInt<16>("h8002"), _T_58) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_60 = and(io_in_bits_instr, UInt<16>("hf003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_61 = eq(UInt<16>("h8002"), _T_60) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_62 = and(io_in_bits_instr, UInt<16>("hffff")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_63 = eq(UInt<16>("h9002"), _T_62) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_64 = and(io_in_bits_instr, UInt<16>("hf07f")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_65 = eq(UInt<16>("h9002"), _T_64) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_66 = and(io_in_bits_instr, UInt<16>("hf003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_67 = eq(UInt<16>("h9002"), _T_66) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_68 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_69 = eq(UInt<16>("hc002"), _T_68) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_70 = and(io_in_bits_instr, UInt<16>("he003")) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_71 = eq(UInt<16>("he002"), _T_70) @[src/main/scala/chisel3/util/Lookup.scala 31:38]
    node _T_72 = mux(_T_71, UInt<2>("h3"), UInt<5>("h10")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_73 = mux(_T_69, UInt<2>("h2"), _T_72) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_74 = mux(_T_67, UInt<5>("h10"), _T_73) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_75 = mux(_T_65, UInt<5>("h10"), _T_74) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_76 = mux(_T_63, UInt<4>("hf"), _T_75) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_77 = mux(_T_61, UInt<5>("h10"), _T_76) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_78 = mux(_T_59, UInt<5>("h10"), _T_77) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_79 = mux(_T_57, UInt<1>("h1"), _T_78) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_80 = mux(_T_55, UInt<1>("h0"), _T_79) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_81 = mux(_T_53, UInt<4>("ha"), _T_80) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_82 = mux(_T_51, UInt<4>("h9"), _T_81) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_83 = mux(_T_49, UInt<4>("h9"), _T_82) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_84 = mux(_T_47, UInt<4>("h8"), _T_83) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_85 = mux(_T_45, UInt<5>("h10"), _T_84) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_86 = mux(_T_43, UInt<5>("h10"), _T_85) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_87 = mux(_T_41, UInt<5>("h10"), _T_86) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_88 = mux(_T_39, UInt<5>("h10"), _T_87) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_89 = mux(_T_37, UInt<5>("h10"), _T_88) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_90 = mux(_T_35, UInt<5>("h10"), _T_89) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_91 = mux(_T_33, UInt<4>("ha"), _T_90) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_92 = mux(_T_31, UInt<4>("ha"), _T_91) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_93 = mux(_T_29, UInt<4>("ha"), _T_92) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_94 = mux(_T_27, UInt<4>("hb"), _T_93) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_95 = mux(_T_25, UInt<4>("hd"), _T_94) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_96 = mux(_T_23, UInt<4>("ha"), _T_95) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_97 = mux(_T_21, UInt<4>("hc"), _T_96) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_98 = mux(_T_19, UInt<4>("hc"), _T_97) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_99 = mux(_T_17, UInt<5>("h10"), _T_98) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_100 = mux(_T_15, UInt<3>("h5"), _T_99) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_101 = mux(_T_13, UInt<3>("h4"), _T_100) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_102 = mux(_T_11, UInt<3>("h7"), _T_101) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_103 = mux(_T_9, UInt<3>("h6"), _T_102) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node rvcImmType = mux(_T_7, UInt<4>("he"), _T_103) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_104 = mux(_T_71, UInt<4>("h9"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_105 = mux(_T_69, UInt<4>("h9"), _T_104) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_106 = mux(_T_67, UInt<2>("h2"), _T_105) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_107 = mux(_T_65, UInt<3>("h4"), _T_106) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_108 = mux(_T_63, UInt<1>("h0"), _T_107) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_109 = mux(_T_61, UInt<3>("h5"), _T_108) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_110 = mux(_T_59, UInt<3>("h4"), _T_109) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_111 = mux(_T_57, UInt<4>("h9"), _T_110) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_112 = mux(_T_55, UInt<4>("h9"), _T_111) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_113 = mux(_T_53, UInt<2>("h2"), _T_112) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_114 = mux(_T_51, UInt<3>("h6"), _T_113) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_115 = mux(_T_49, UInt<3>("h6"), _T_114) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_116 = mux(_T_47, UInt<1>("h0"), _T_115) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_117 = mux(_T_45, UInt<3>("h6"), _T_116) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_118 = mux(_T_43, UInt<3>("h6"), _T_117) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_119 = mux(_T_41, UInt<3>("h6"), _T_118) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_120 = mux(_T_39, UInt<3>("h6"), _T_119) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_121 = mux(_T_37, UInt<3>("h6"), _T_120) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_122 = mux(_T_35, UInt<3>("h6"), _T_121) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_123 = mux(_T_33, UInt<3>("h6"), _T_122) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_124 = mux(_T_31, UInt<3>("h6"), _T_123) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_125 = mux(_T_29, UInt<3>("h6"), _T_124) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_126 = mux(_T_27, UInt<1>("h0"), _T_125) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_127 = mux(_T_25, UInt<4>("h9"), _T_126) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_128 = mux(_T_23, UInt<1>("h0"), _T_127) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_129 = mux(_T_21, UInt<2>("h2"), _T_128) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_130 = mux(_T_19, UInt<2>("h2"), _T_129) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_131 = mux(_T_17, UInt<1>("h0"), _T_130) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_132 = mux(_T_15, UInt<3>("h6"), _T_131) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_133 = mux(_T_13, UInt<3>("h6"), _T_132) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_134 = mux(_T_11, UInt<3>("h6"), _T_133) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_135 = mux(_T_9, UInt<3>("h6"), _T_134) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node rvcSrc1Type = mux(_T_7, UInt<4>("h9"), _T_135) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_136 = mux(_T_71, UInt<3>("h5"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_137 = mux(_T_69, UInt<3>("h5"), _T_136) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_138 = mux(_T_67, UInt<3>("h5"), _T_137) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_139 = mux(_T_65, UInt<1>("h0"), _T_138) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_140 = mux(_T_63, UInt<1>("h0"), _T_139) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_141 = mux(_T_61, UInt<1>("h0"), _T_140) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_142 = mux(_T_59, UInt<1>("h0"), _T_141) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_143 = mux(_T_57, UInt<1>("h0"), _T_142) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_144 = mux(_T_55, UInt<1>("h0"), _T_143) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_145 = mux(_T_53, UInt<1>("h0"), _T_144) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_146 = mux(_T_51, UInt<1>("h0"), _T_145) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_147 = mux(_T_49, UInt<1>("h0"), _T_146) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_148 = mux(_T_47, UInt<1>("h0"), _T_147) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_149 = mux(_T_45, UInt<3>("h7"), _T_148) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_150 = mux(_T_43, UInt<3>("h7"), _T_149) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_151 = mux(_T_41, UInt<3>("h7"), _T_150) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_152 = mux(_T_39, UInt<3>("h7"), _T_151) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_153 = mux(_T_37, UInt<3>("h7"), _T_152) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_154 = mux(_T_35, UInt<3>("h7"), _T_153) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_155 = mux(_T_33, UInt<1>("h0"), _T_154) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_156 = mux(_T_31, UInt<1>("h0"), _T_155) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_157 = mux(_T_29, UInt<1>("h0"), _T_156) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_158 = mux(_T_27, UInt<1>("h0"), _T_157) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_159 = mux(_T_25, UInt<1>("h0"), _T_158) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_160 = mux(_T_23, UInt<1>("h0"), _T_159) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_161 = mux(_T_21, UInt<1>("h0"), _T_160) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_162 = mux(_T_19, UInt<1>("h0"), _T_161) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_163 = mux(_T_17, UInt<1>("h0"), _T_162) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_164 = mux(_T_15, UInt<3>("h7"), _T_163) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_165 = mux(_T_13, UInt<3>("h7"), _T_164) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_166 = mux(_T_11, UInt<1>("h0"), _T_165) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_167 = mux(_T_9, UInt<1>("h0"), _T_166) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node rvcSrc2Type = mux(_T_7, UInt<1>("h0"), _T_167) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_168 = mux(_T_71, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_169 = mux(_T_69, UInt<1>("h0"), _T_168) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_170 = mux(_T_67, UInt<2>("h2"), _T_169) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_171 = mux(_T_65, UInt<4>("h8"), _T_170) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_172 = mux(_T_63, UInt<1>("h0"), _T_171) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_173 = mux(_T_61, UInt<2>("h2"), _T_172) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_174 = mux(_T_59, UInt<1>("h0"), _T_173) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_175 = mux(_T_57, UInt<2>("h2"), _T_174) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_176 = mux(_T_55, UInt<2>("h2"), _T_175) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_177 = mux(_T_53, UInt<2>("h2"), _T_176) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_178 = mux(_T_51, UInt<1>("h0"), _T_177) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_179 = mux(_T_49, UInt<1>("h0"), _T_178) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_180 = mux(_T_47, UInt<1>("h0"), _T_179) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_181 = mux(_T_45, UInt<3>("h6"), _T_180) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_182 = mux(_T_43, UInt<3>("h6"), _T_181) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_183 = mux(_T_41, UInt<3>("h6"), _T_182) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_184 = mux(_T_39, UInt<3>("h6"), _T_183) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_185 = mux(_T_37, UInt<3>("h6"), _T_184) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_186 = mux(_T_35, UInt<3>("h6"), _T_185) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_187 = mux(_T_33, UInt<3>("h6"), _T_186) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_188 = mux(_T_31, UInt<3>("h6"), _T_187) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_189 = mux(_T_29, UInt<3>("h6"), _T_188) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_190 = mux(_T_27, UInt<2>("h2"), _T_189) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_191 = mux(_T_25, UInt<4>("h9"), _T_190) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_192 = mux(_T_23, UInt<2>("h2"), _T_191) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_193 = mux(_T_21, UInt<2>("h2"), _T_192) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_194 = mux(_T_19, UInt<2>("h2"), _T_193) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_195 = mux(_T_17, UInt<1>("h0"), _T_194) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_196 = mux(_T_15, UInt<1>("h0"), _T_195) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_197 = mux(_T_13, UInt<1>("h0"), _T_196) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_198 = mux(_T_11, UInt<3>("h7"), _T_197) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _T_199 = mux(_T_9, UInt<3>("h7"), _T_198) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node rvcDestType = mux(_T_7, UInt<3>("h7"), _T_199) @[src/main/scala/chisel3/util/Lookup.scala 34:39]
    node _src1Type_T = eq(UInt<3>("h4"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_1 = eq(UInt<3>("h5"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_2 = eq(UInt<2>("h2"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_3 = eq(UInt<4>("hf"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_4 = eq(UInt<1>("h1"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_5 = eq(UInt<3>("h6"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_6 = eq(UInt<3>("h7"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_7 = eq(UInt<1>("h0"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src1Type_T_8 = mux(_src1Type_T, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_9 = mux(_src1Type_T_1, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_10 = mux(_src1Type_T_2, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_11 = mux(_src1Type_T_3, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_12 = mux(_src1Type_T_4, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_13 = mux(_src1Type_T_5, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_14 = mux(_src1Type_T_6, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_15 = mux(_src1Type_T_7, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_16 = or(_src1Type_T_8, _src1Type_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_17 = or(_src1Type_T_16, _src1Type_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_18 = or(_src1Type_T_17, _src1Type_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_19 = or(_src1Type_T_18, _src1Type_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_20 = or(_src1Type_T_19, _src1Type_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_21 = or(_src1Type_T_20, _src1Type_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src1Type_T_22 = or(_src1Type_T_21, _src1Type_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T = eq(UInt<3>("h4"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_1 = eq(UInt<3>("h5"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_2 = eq(UInt<2>("h2"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_3 = eq(UInt<4>("hf"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_4 = eq(UInt<1>("h1"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_5 = eq(UInt<3>("h6"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_6 = eq(UInt<3>("h7"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_7 = eq(UInt<1>("h0"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _src2Type_T_8 = mux(_src2Type_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_9 = mux(_src2Type_T_1, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_10 = mux(_src2Type_T_2, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_11 = mux(_src2Type_T_3, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_12 = mux(_src2Type_T_4, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_13 = mux(_src2Type_T_5, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_14 = mux(_src2Type_T_6, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_15 = mux(_src2Type_T_7, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_16 = or(_src2Type_T_8, _src2Type_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_17 = or(_src2Type_T_16, _src2Type_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_18 = or(_src2Type_T_17, _src2Type_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_19 = or(_src2Type_T_18, _src2Type_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_20 = or(_src2Type_T_19, _src2Type_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_21 = or(_src2Type_T_20, _src2Type_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _src2Type_T_22 = or(_src2Type_T_21, _src2Type_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node rs = bits(io_in_bits_instr, 19, 15) @[src/main/scala/nutcore/frontend/IDU.scala 62:28]
    node rt = bits(io_in_bits_instr, 24, 20) @[src/main/scala/nutcore/frontend/IDU.scala 62:43]
    node rd = bits(io_in_bits_instr, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 62:58]
    node rs1 = bits(io_in_bits_instr, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 64:24]
    node rs2 = bits(io_in_bits_instr, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 65:24]
    node _rs1p_T = bits(io_in_bits_instr, 9, 7) @[src/main/scala/nutcore/frontend/IDU.scala 66:35]
    node _rs1p_T_1 = eq(UInt<1>("h0"), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_2 = eq(UInt<1>("h1"), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_3 = eq(UInt<2>("h2"), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_4 = eq(UInt<2>("h3"), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_5 = eq(UInt<3>("h4"), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_6 = eq(UInt<3>("h5"), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_7 = eq(UInt<3>("h6"), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_8 = eq(UInt<3>("h7"), _rs1p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs1p_T_9 = mux(_rs1p_T_1, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_10 = mux(_rs1p_T_2, UInt<4>("h9"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_11 = mux(_rs1p_T_3, UInt<4>("ha"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_12 = mux(_rs1p_T_4, UInt<4>("hb"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_13 = mux(_rs1p_T_5, UInt<4>("hc"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_14 = mux(_rs1p_T_6, UInt<4>("hd"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_15 = mux(_rs1p_T_7, UInt<4>("he"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_16 = mux(_rs1p_T_8, UInt<4>("hf"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_17 = or(_rs1p_T_9, _rs1p_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_18 = or(_rs1p_T_17, _rs1p_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_19 = or(_rs1p_T_18, _rs1p_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_20 = or(_rs1p_T_19, _rs1p_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_21 = or(_rs1p_T_20, _rs1p_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_22 = or(_rs1p_T_21, _rs1p_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs1p_T_23 = or(_rs1p_T_22, _rs1p_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T = bits(io_in_bits_instr, 4, 2) @[src/main/scala/nutcore/frontend/IDU.scala 67:35]
    node _rs2p_T_1 = eq(UInt<1>("h0"), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_2 = eq(UInt<1>("h1"), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_3 = eq(UInt<2>("h2"), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_4 = eq(UInt<2>("h3"), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_5 = eq(UInt<3>("h4"), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_6 = eq(UInt<3>("h5"), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_7 = eq(UInt<3>("h6"), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_8 = eq(UInt<3>("h7"), _rs2p_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rs2p_T_9 = mux(_rs2p_T_1, UInt<4>("h8"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_10 = mux(_rs2p_T_2, UInt<4>("h9"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_11 = mux(_rs2p_T_3, UInt<4>("ha"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_12 = mux(_rs2p_T_4, UInt<4>("hb"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_13 = mux(_rs2p_T_5, UInt<4>("hc"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_14 = mux(_rs2p_T_6, UInt<4>("hd"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_15 = mux(_rs2p_T_7, UInt<4>("he"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_16 = mux(_rs2p_T_8, UInt<4>("hf"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_17 = or(_rs2p_T_9, _rs2p_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_18 = or(_rs2p_T_17, _rs2p_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_19 = or(_rs2p_T_18, _rs2p_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_20 = or(_rs2p_T_19, _rs2p_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_21 = or(_rs2p_T_20, _rs2p_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_22 = or(_rs2p_T_21, _rs2p_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rs2p_T_23 = or(_rs2p_T_22, _rs2p_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    skip
    skip
    skip
    node _rvc_src1_T = eq(UInt<1>("h0"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_1 = eq(UInt<2>("h3"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_2 = eq(UInt<1>("h1"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_3 = eq(UInt<2>("h2"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_4 = eq(UInt<3>("h4"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_5 = eq(UInt<3>("h5"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_6 = eq(UInt<3>("h6"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_7 = eq(UInt<3>("h7"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_8 = eq(UInt<4>("h8"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_9 = eq(UInt<4>("h9"), rvcSrc1Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src1_T_10 = mux(_rvc_src1_T, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_11 = mux(_rvc_src1_T_1, rs, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_12 = mux(_rvc_src1_T_2, rt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_13 = mux(_rvc_src1_T_3, rd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_14 = mux(_rvc_src1_T_4, rs1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_15 = mux(_rvc_src1_T_5, rs2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node rs1p = _rs1p_T_23 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _rvc_src1_T_16 = mux(_rvc_src1_T_6, rs1p, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node rs2p = _rs2p_T_23 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _rvc_src1_T_17 = mux(_rvc_src1_T_7, rs2p, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_18 = mux(_rvc_src1_T_8, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_19 = mux(_rvc_src1_T_9, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_20 = or(_rvc_src1_T_10, _rvc_src1_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_21 = or(_rvc_src1_T_20, _rvc_src1_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_22 = or(_rvc_src1_T_21, _rvc_src1_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_23 = or(_rvc_src1_T_22, _rvc_src1_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_24 = or(_rvc_src1_T_23, _rvc_src1_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_25 = or(_rvc_src1_T_24, _rvc_src1_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_26 = or(_rvc_src1_T_25, _rvc_src1_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_27 = or(_rvc_src1_T_26, _rvc_src1_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src1_T_28 = or(_rvc_src1_T_27, _rvc_src1_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T = eq(UInt<1>("h0"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_1 = eq(UInt<2>("h3"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_2 = eq(UInt<1>("h1"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_3 = eq(UInt<2>("h2"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_4 = eq(UInt<3>("h4"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_5 = eq(UInt<3>("h5"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_6 = eq(UInt<3>("h6"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_7 = eq(UInt<3>("h7"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_8 = eq(UInt<4>("h8"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_9 = eq(UInt<4>("h9"), rvcSrc2Type) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_src2_T_10 = mux(_rvc_src2_T, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_11 = mux(_rvc_src2_T_1, rs, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_12 = mux(_rvc_src2_T_2, rt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_13 = mux(_rvc_src2_T_3, rd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_14 = mux(_rvc_src2_T_4, rs1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_15 = mux(_rvc_src2_T_5, rs2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_16 = mux(_rvc_src2_T_6, rs1p, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_17 = mux(_rvc_src2_T_7, rs2p, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_18 = mux(_rvc_src2_T_8, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_19 = mux(_rvc_src2_T_9, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_20 = or(_rvc_src2_T_10, _rvc_src2_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_21 = or(_rvc_src2_T_20, _rvc_src2_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_22 = or(_rvc_src2_T_21, _rvc_src2_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_23 = or(_rvc_src2_T_22, _rvc_src2_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_24 = or(_rvc_src2_T_23, _rvc_src2_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_25 = or(_rvc_src2_T_24, _rvc_src2_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_26 = or(_rvc_src2_T_25, _rvc_src2_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_27 = or(_rvc_src2_T_26, _rvc_src2_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_src2_T_28 = or(_rvc_src2_T_27, _rvc_src2_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T = eq(UInt<1>("h0"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_1 = eq(UInt<2>("h3"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_2 = eq(UInt<1>("h1"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_3 = eq(UInt<2>("h2"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_4 = eq(UInt<3>("h4"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_5 = eq(UInt<3>("h5"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_6 = eq(UInt<3>("h6"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_7 = eq(UInt<3>("h7"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_8 = eq(UInt<4>("h8"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_9 = eq(UInt<4>("h9"), rvcDestType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rvc_dest_T_10 = mux(_rvc_dest_T, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_11 = mux(_rvc_dest_T_1, rs, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_12 = mux(_rvc_dest_T_2, rt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_13 = mux(_rvc_dest_T_3, rd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_14 = mux(_rvc_dest_T_4, rs1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_15 = mux(_rvc_dest_T_5, rs2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_16 = mux(_rvc_dest_T_6, rs1p, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_17 = mux(_rvc_dest_T_7, rs2p, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_18 = mux(_rvc_dest_T_8, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_19 = mux(_rvc_dest_T_9, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_20 = or(_rvc_dest_T_10, _rvc_dest_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_21 = or(_rvc_dest_T_20, _rvc_dest_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_22 = or(_rvc_dest_T_21, _rvc_dest_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_23 = or(_rvc_dest_T_22, _rvc_dest_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_24 = or(_rvc_dest_T_23, _rvc_dest_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_25 = or(_rvc_dest_T_24, _rvc_dest_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_26 = or(_rvc_dest_T_25, _rvc_dest_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_27 = or(_rvc_dest_T_26, _rvc_dest_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rvc_dest_T_28 = or(_rvc_dest_T_27, _rvc_dest_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node rvc_src1 = _rvc_src1_T_28 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node rfSrc1 = mux(isRVC, rvc_src1, rs) @[src/main/scala/nutcore/frontend/IDU.scala 89:19]
    node rvc_src2 = _rvc_src2_T_28 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node rfSrc2 = mux(isRVC, rvc_src2, rt) @[src/main/scala/nutcore/frontend/IDU.scala 90:19]
    node rvc_dest = _rvc_dest_T_28 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node rfDest = mux(isRVC, rvc_dest, rd) @[src/main/scala/nutcore/frontend/IDU.scala 91:19]
    node src1Type = _src1Type_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_out_bits_ctrl_rfSrc1_T = eq(src1Type, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/IDU.scala 94:43]
    node _io_out_bits_ctrl_rfSrc1_T_1 = mux(_io_out_bits_ctrl_rfSrc1_T, UInt<1>("h0"), rfSrc1) @[src/main/scala/nutcore/frontend/IDU.scala 94:33]
    node src2Type = _src2Type_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_out_bits_ctrl_rfSrc2_T = eq(src2Type, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 95:43]
    node _io_out_bits_ctrl_rfSrc2_T_1 = mux(_io_out_bits_ctrl_rfSrc2_T, rfSrc2, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 95:33]
    node _io_out_bits_ctrl_rfWen_T = bits(instrType, 2, 2) @[src/main/scala/nutcore/Decode.scala 33:50]
    node _io_out_bits_ctrl_rfDest_T = bits(instrType, 2, 2) @[src/main/scala/nutcore/Decode.scala 33:50]
    node _io_out_bits_ctrl_rfDest_T_1 = mux(_io_out_bits_ctrl_rfDest_T, rfDest, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 97:33]
    node _imm_T = bits(io_in_bits_instr, 31, 20) @[src/main/scala/nutcore/frontend/IDU.scala 101:29]
    node imm_signBit = bits(_imm_T, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_1 = bits(imm_signBit, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_2 = mux(_imm_T_1, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_3 = cat(_imm_T_2, _imm_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_4 = bits(io_in_bits_instr, 31, 25) @[src/main/scala/nutcore/frontend/IDU.scala 102:33]
    node _imm_T_5 = bits(io_in_bits_instr, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 102:48]
    node _imm_T_6 = cat(_imm_T_4, _imm_T_5) @[src/main/scala/nutcore/frontend/IDU.scala 102:27]
    node imm_signBit_1 = bits(_imm_T_6, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_7 = bits(imm_signBit_1, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_8 = mux(_imm_T_7, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_9 = cat(_imm_T_8, _imm_T_6) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_10 = bits(io_in_bits_instr, 31, 25) @[src/main/scala/nutcore/frontend/IDU.scala 103:33]
    node _imm_T_11 = bits(io_in_bits_instr, 11, 7) @[src/main/scala/nutcore/frontend/IDU.scala 103:48]
    node _imm_T_12 = cat(_imm_T_10, _imm_T_11) @[src/main/scala/nutcore/frontend/IDU.scala 103:27]
    node imm_signBit_2 = bits(_imm_T_12, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_13 = bits(imm_signBit_2, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_14 = mux(_imm_T_13, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_15 = cat(_imm_T_14, _imm_T_12) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_16 = bits(io_in_bits_instr, 31, 31) @[src/main/scala/nutcore/frontend/IDU.scala 104:33]
    node _imm_T_17 = bits(io_in_bits_instr, 7, 7) @[src/main/scala/nutcore/frontend/IDU.scala 104:44]
    node _imm_T_18 = bits(io_in_bits_instr, 30, 25) @[src/main/scala/nutcore/frontend/IDU.scala 104:54]
    node _imm_T_19 = bits(io_in_bits_instr, 11, 8) @[src/main/scala/nutcore/frontend/IDU.scala 104:69]
    node imm_lo = cat(_imm_T_19, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 104:27]
    node imm_hi_hi = cat(_imm_T_16, _imm_T_17) @[src/main/scala/nutcore/frontend/IDU.scala 104:27]
    node imm_hi = cat(imm_hi_hi, _imm_T_18) @[src/main/scala/nutcore/frontend/IDU.scala 104:27]
    node _imm_T_20 = cat(imm_hi, imm_lo) @[src/main/scala/nutcore/frontend/IDU.scala 104:27]
    node imm_signBit_3 = bits(_imm_T_20, 12, 12) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_21 = bits(imm_signBit_3, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_22 = mux(_imm_T_21, UInt<51>("h7ffffffffffff"), UInt<51>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_23 = cat(_imm_T_22, _imm_T_20) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_24 = bits(io_in_bits_instr, 31, 12) @[src/main/scala/nutcore/frontend/IDU.scala 105:33]
    node _imm_T_25 = cat(_imm_T_24, UInt<12>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 105:27]
    node imm_signBit_4 = bits(_imm_T_25, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_26 = bits(imm_signBit_4, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_27 = mux(_imm_T_26, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_28 = cat(_imm_T_27, _imm_T_25) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_29 = bits(io_in_bits_instr, 31, 31) @[src/main/scala/nutcore/frontend/IDU.scala 106:33]
    node _imm_T_30 = bits(io_in_bits_instr, 19, 12) @[src/main/scala/nutcore/frontend/IDU.scala 106:44]
    node _imm_T_31 = bits(io_in_bits_instr, 20, 20) @[src/main/scala/nutcore/frontend/IDU.scala 106:59]
    node _imm_T_32 = bits(io_in_bits_instr, 30, 21) @[src/main/scala/nutcore/frontend/IDU.scala 106:70]
    node imm_lo_1 = cat(_imm_T_32, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 106:27]
    node imm_hi_hi_1 = cat(_imm_T_29, _imm_T_30) @[src/main/scala/nutcore/frontend/IDU.scala 106:27]
    node imm_hi_1 = cat(imm_hi_hi_1, _imm_T_31) @[src/main/scala/nutcore/frontend/IDU.scala 106:27]
    node _imm_T_33 = cat(imm_hi_1, imm_lo_1) @[src/main/scala/nutcore/frontend/IDU.scala 106:27]
    node imm_signBit_5 = bits(_imm_T_33, 20, 20) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _imm_T_34 = bits(imm_signBit_5, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_35 = mux(_imm_T_34, UInt<43>("h7ffffffffff"), UInt<43>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _imm_T_36 = cat(_imm_T_35, _imm_T_33) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _imm_T_37 = eq(UInt<3>("h4"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_38 = eq(UInt<2>("h2"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_39 = eq(UInt<4>("hf"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_40 = eq(UInt<1>("h1"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_41 = eq(UInt<3>("h6"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_42 = eq(UInt<3>("h7"), instrType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _imm_T_43 = mux(_imm_T_37, _imm_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_44 = mux(_imm_T_38, _imm_T_9, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_45 = mux(_imm_T_39, _imm_T_15, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_46 = mux(_imm_T_40, _imm_T_23, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_47 = mux(_imm_T_41, _imm_T_28, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_48 = mux(_imm_T_42, _imm_T_36, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_49 = or(_imm_T_43, _imm_T_44) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_50 = or(_imm_T_49, _imm_T_45) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_51 = or(_imm_T_50, _imm_T_46) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_52 = or(_imm_T_51, _imm_T_47) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _imm_T_53 = or(_imm_T_52, _imm_T_48) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T = bits(io_in_bits_instr, 3, 2) @[src/main/scala/nutcore/frontend/IDU.scala 111:43]
    node _immrvc_T_1 = bits(io_in_bits_instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 111:55]
    node _immrvc_T_2 = bits(io_in_bits_instr, 6, 4) @[src/main/scala/nutcore/frontend/IDU.scala 111:66]
    node immrvc_lo = cat(_immrvc_T_2, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 111:37]
    node immrvc_hi = cat(_immrvc_T, _immrvc_T_1) @[src/main/scala/nutcore/frontend/IDU.scala 111:37]
    node _immrvc_T_3 = cat(immrvc_hi, immrvc_lo) @[src/main/scala/nutcore/frontend/IDU.scala 111:37]
    node _immrvc_T_4 = cat(UInt<56>("h0"), _immrvc_T_3) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_5 = bits(io_in_bits_instr, 4, 2) @[src/main/scala/nutcore/frontend/IDU.scala 112:43]
    node _immrvc_T_6 = bits(io_in_bits_instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 112:55]
    node _immrvc_T_7 = bits(io_in_bits_instr, 6, 5) @[src/main/scala/nutcore/frontend/IDU.scala 112:66]
    node immrvc_lo_1 = cat(_immrvc_T_7, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 112:37]
    node immrvc_hi_1 = cat(_immrvc_T_5, _immrvc_T_6) @[src/main/scala/nutcore/frontend/IDU.scala 112:37]
    node _immrvc_T_8 = cat(immrvc_hi_1, immrvc_lo_1) @[src/main/scala/nutcore/frontend/IDU.scala 112:37]
    node _immrvc_T_9 = cat(UInt<55>("h0"), _immrvc_T_8) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_10 = bits(io_in_bits_instr, 8, 7) @[src/main/scala/nutcore/frontend/IDU.scala 113:43]
    node _immrvc_T_11 = bits(io_in_bits_instr, 12, 9) @[src/main/scala/nutcore/frontend/IDU.scala 113:55]
    node immrvc_hi_2 = cat(_immrvc_T_10, _immrvc_T_11) @[src/main/scala/nutcore/frontend/IDU.scala 113:37]
    node _immrvc_T_12 = cat(immrvc_hi_2, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 113:37]
    node _immrvc_T_13 = cat(UInt<56>("h0"), _immrvc_T_12) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_14 = bits(io_in_bits_instr, 9, 7) @[src/main/scala/nutcore/frontend/IDU.scala 114:43]
    node _immrvc_T_15 = bits(io_in_bits_instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 114:55]
    node immrvc_hi_3 = cat(_immrvc_T_14, _immrvc_T_15) @[src/main/scala/nutcore/frontend/IDU.scala 114:37]
    node _immrvc_T_16 = cat(immrvc_hi_3, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 114:37]
    node _immrvc_T_17 = cat(UInt<55>("h0"), _immrvc_T_16) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_18 = bits(io_in_bits_instr, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 115:43]
    node _immrvc_T_19 = bits(io_in_bits_instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 115:53]
    node _immrvc_T_20 = bits(io_in_bits_instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 115:67]
    node immrvc_lo_2 = cat(_immrvc_T_20, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 115:37]
    node immrvc_hi_4 = cat(_immrvc_T_18, _immrvc_T_19) @[src/main/scala/nutcore/frontend/IDU.scala 115:37]
    node _immrvc_T_21 = cat(immrvc_hi_4, immrvc_lo_2) @[src/main/scala/nutcore/frontend/IDU.scala 115:37]
    node _immrvc_T_22 = cat(UInt<57>("h0"), _immrvc_T_21) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_23 = bits(io_in_bits_instr, 6, 5) @[src/main/scala/nutcore/frontend/IDU.scala 116:43]
    node _immrvc_T_24 = bits(io_in_bits_instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 116:55]
    node immrvc_hi_5 = cat(_immrvc_T_23, _immrvc_T_24) @[src/main/scala/nutcore/frontend/IDU.scala 116:37]
    node _immrvc_T_25 = cat(immrvc_hi_5, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 116:37]
    node _immrvc_T_26 = cat(UInt<56>("h0"), _immrvc_T_25) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_27 = bits(io_in_bits_instr, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 117:43]
    node _immrvc_T_28 = bits(io_in_bits_instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 117:53]
    node _immrvc_T_29 = bits(io_in_bits_instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 117:67]
    node immrvc_lo_3 = cat(_immrvc_T_29, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 117:37]
    node immrvc_hi_6 = cat(_immrvc_T_27, _immrvc_T_28) @[src/main/scala/nutcore/frontend/IDU.scala 117:37]
    node _immrvc_T_30 = cat(immrvc_hi_6, immrvc_lo_3) @[src/main/scala/nutcore/frontend/IDU.scala 117:37]
    node _immrvc_T_31 = cat(UInt<57>("h0"), _immrvc_T_30) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_32 = bits(io_in_bits_instr, 6, 5) @[src/main/scala/nutcore/frontend/IDU.scala 118:43]
    node _immrvc_T_33 = bits(io_in_bits_instr, 12, 10) @[src/main/scala/nutcore/frontend/IDU.scala 118:55]
    node immrvc_hi_7 = cat(_immrvc_T_32, _immrvc_T_33) @[src/main/scala/nutcore/frontend/IDU.scala 118:37]
    node _immrvc_T_34 = cat(immrvc_hi_7, UInt<3>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 118:37]
    node _immrvc_T_35 = cat(UInt<56>("h0"), _immrvc_T_34) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_36 = bits(io_in_bits_instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 119:43]
    node _immrvc_T_37 = bits(io_in_bits_instr, 8, 8) @[src/main/scala/nutcore/frontend/IDU.scala 119:54]
    node _immrvc_T_38 = bits(io_in_bits_instr, 10, 9) @[src/main/scala/nutcore/frontend/IDU.scala 119:64]
    node _immrvc_T_39 = bits(io_in_bits_instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 119:77]
    node _immrvc_T_40 = bits(io_in_bits_instr, 7, 7) @[src/main/scala/nutcore/frontend/IDU.scala 119:87]
    node _immrvc_T_41 = bits(io_in_bits_instr, 2, 2) @[src/main/scala/nutcore/frontend/IDU.scala 119:97]
    node _immrvc_T_42 = bits(io_in_bits_instr, 11, 11) @[src/main/scala/nutcore/frontend/IDU.scala 119:107]
    node _immrvc_T_43 = bits(io_in_bits_instr, 5, 3) @[src/main/scala/nutcore/frontend/IDU.scala 119:118]
    node immrvc_lo_lo = cat(_immrvc_T_43, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_lo_hi = cat(_immrvc_T_41, _immrvc_T_42) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_lo_4 = cat(immrvc_lo_hi, immrvc_lo_lo) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_hi_lo = cat(_immrvc_T_39, _immrvc_T_40) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_hi_hi_hi = cat(_immrvc_T_36, _immrvc_T_37) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_hi_hi = cat(immrvc_hi_hi_hi, _immrvc_T_38) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_hi_8 = cat(immrvc_hi_hi, immrvc_hi_lo) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node _immrvc_T_44 = cat(immrvc_hi_8, immrvc_lo_4) @[src/main/scala/nutcore/frontend/IDU.scala 119:37]
    node immrvc_signBit = bits(_immrvc_T_44, 11, 11) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_45 = bits(immrvc_signBit, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_46 = mux(_immrvc_T_45, UInt<52>("hfffffffffffff"), UInt<52>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_47 = cat(_immrvc_T_46, _immrvc_T_44) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_48 = bits(io_in_bits_instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 120:43]
    node _immrvc_T_49 = bits(io_in_bits_instr, 6, 5) @[src/main/scala/nutcore/frontend/IDU.scala 120:54]
    node _immrvc_T_50 = bits(io_in_bits_instr, 2, 2) @[src/main/scala/nutcore/frontend/IDU.scala 120:66]
    node _immrvc_T_51 = bits(io_in_bits_instr, 11, 10) @[src/main/scala/nutcore/frontend/IDU.scala 120:76]
    node _immrvc_T_52 = bits(io_in_bits_instr, 4, 3) @[src/main/scala/nutcore/frontend/IDU.scala 120:90]
    node immrvc_lo_hi_1 = cat(_immrvc_T_51, _immrvc_T_52) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node immrvc_lo_5 = cat(immrvc_lo_hi_1, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node immrvc_hi_hi_1 = cat(_immrvc_T_48, _immrvc_T_49) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node immrvc_hi_9 = cat(immrvc_hi_hi_1, _immrvc_T_50) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node _immrvc_T_53 = cat(immrvc_hi_9, immrvc_lo_5) @[src/main/scala/nutcore/frontend/IDU.scala 120:37]
    node immrvc_signBit_1 = bits(_immrvc_T_53, 8, 8) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_54 = bits(immrvc_signBit_1, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_55 = mux(_immrvc_T_54, UInt<55>("h7fffffffffffff"), UInt<55>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_56 = cat(_immrvc_T_55, _immrvc_T_53) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_57 = bits(io_in_bits_instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 121:43]
    node _immrvc_T_58 = bits(io_in_bits_instr, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 121:54]
    node _immrvc_T_59 = cat(_immrvc_T_57, _immrvc_T_58) @[src/main/scala/nutcore/frontend/IDU.scala 121:37]
    node immrvc_signBit_2 = bits(_immrvc_T_59, 5, 5) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_60 = bits(immrvc_signBit_2, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_61 = mux(_immrvc_T_60, UInt<58>("h3ffffffffffffff"), UInt<58>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_62 = cat(_immrvc_T_61, _immrvc_T_59) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_63 = bits(io_in_bits_instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 122:43]
    node _immrvc_T_64 = bits(io_in_bits_instr, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 122:54]
    node immrvc_hi_10 = cat(_immrvc_T_63, _immrvc_T_64) @[src/main/scala/nutcore/frontend/IDU.scala 122:37]
    node _immrvc_T_65 = cat(immrvc_hi_10, UInt<12>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 122:37]
    node immrvc_signBit_3 = bits(_immrvc_T_65, 17, 17) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_66 = bits(immrvc_signBit_3, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_67 = mux(_immrvc_T_66, UInt<46>("h3fffffffffff"), UInt<46>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_68 = cat(_immrvc_T_67, _immrvc_T_65) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_69 = bits(io_in_bits_instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 123:43]
    node _immrvc_T_70 = bits(io_in_bits_instr, 6, 2) @[src/main/scala/nutcore/frontend/IDU.scala 123:54]
    node _immrvc_T_71 = cat(_immrvc_T_69, _immrvc_T_70) @[src/main/scala/nutcore/frontend/IDU.scala 123:37]
    node immrvc_signBit_4 = bits(_immrvc_T_71, 5, 5) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_72 = bits(immrvc_signBit_4, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_73 = mux(_immrvc_T_72, UInt<58>("h3ffffffffffffff"), UInt<58>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_74 = cat(_immrvc_T_73, _immrvc_T_71) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_75 = bits(io_in_bits_instr, 12, 12) @[src/main/scala/nutcore/frontend/IDU.scala 124:45]
    node _immrvc_T_76 = bits(io_in_bits_instr, 4, 3) @[src/main/scala/nutcore/frontend/IDU.scala 124:56]
    node _immrvc_T_77 = bits(io_in_bits_instr, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 124:68]
    node _immrvc_T_78 = bits(io_in_bits_instr, 2, 2) @[src/main/scala/nutcore/frontend/IDU.scala 124:78]
    node _immrvc_T_79 = bits(io_in_bits_instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 124:88]
    node immrvc_lo_hi_2 = cat(_immrvc_T_78, _immrvc_T_79) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node immrvc_lo_6 = cat(immrvc_lo_hi_2, UInt<4>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node immrvc_hi_hi_2 = cat(_immrvc_T_75, _immrvc_T_76) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node immrvc_hi_11 = cat(immrvc_hi_hi_2, _immrvc_T_77) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node _immrvc_T_80 = cat(immrvc_hi_11, immrvc_lo_6) @[src/main/scala/nutcore/frontend/IDU.scala 124:39]
    node immrvc_signBit_5 = bits(_immrvc_T_80, 9, 9) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _immrvc_T_81 = bits(immrvc_signBit_5, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_82 = mux(_immrvc_T_81, UInt<54>("h3fffffffffffff"), UInt<54>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _immrvc_T_83 = cat(_immrvc_T_82, _immrvc_T_80) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _immrvc_T_84 = bits(io_in_bits_instr, 10, 7) @[src/main/scala/nutcore/frontend/IDU.scala 125:44]
    node _immrvc_T_85 = bits(io_in_bits_instr, 12, 11) @[src/main/scala/nutcore/frontend/IDU.scala 125:57]
    node _immrvc_T_86 = bits(io_in_bits_instr, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 125:71]
    node _immrvc_T_87 = bits(io_in_bits_instr, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 125:81]
    node immrvc_lo_7 = cat(_immrvc_T_87, UInt<2>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 125:38]
    node immrvc_hi_hi_3 = cat(_immrvc_T_84, _immrvc_T_85) @[src/main/scala/nutcore/frontend/IDU.scala 125:38]
    node immrvc_hi_12 = cat(immrvc_hi_hi_3, _immrvc_T_86) @[src/main/scala/nutcore/frontend/IDU.scala 125:38]
    node _immrvc_T_88 = cat(immrvc_hi_12, immrvc_lo_7) @[src/main/scala/nutcore/frontend/IDU.scala 125:38]
    node _immrvc_T_89 = cat(UInt<54>("h0"), _immrvc_T_88) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _immrvc_T_90 = eq(UInt<5>("h10"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_91 = eq(UInt<1>("h0"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_92 = eq(UInt<1>("h1"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_93 = eq(UInt<2>("h2"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_94 = eq(UInt<2>("h3"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_95 = eq(UInt<3>("h4"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_96 = eq(UInt<3>("h5"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_97 = eq(UInt<3>("h6"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_98 = eq(UInt<3>("h7"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_99 = eq(UInt<4>("h8"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_100 = eq(UInt<4>("h9"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_101 = eq(UInt<4>("ha"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_102 = eq(UInt<4>("hb"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_103 = eq(UInt<4>("hc"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_104 = eq(UInt<4>("hd"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_105 = eq(UInt<4>("he"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_106 = eq(UInt<4>("hf"), rvcImmType) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _immrvc_T_107 = mux(_immrvc_T_90, UInt<64>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_108 = mux(_immrvc_T_91, _immrvc_T_4, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_109 = mux(_immrvc_T_92, _immrvc_T_9, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_110 = mux(_immrvc_T_93, _immrvc_T_13, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_111 = mux(_immrvc_T_94, _immrvc_T_17, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_112 = mux(_immrvc_T_95, _immrvc_T_22, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_113 = mux(_immrvc_T_96, _immrvc_T_26, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_114 = mux(_immrvc_T_97, _immrvc_T_31, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_115 = mux(_immrvc_T_98, _immrvc_T_35, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_116 = mux(_immrvc_T_99, _immrvc_T_47, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_117 = mux(_immrvc_T_100, _immrvc_T_56, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_118 = mux(_immrvc_T_101, _immrvc_T_62, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_119 = mux(_immrvc_T_102, _immrvc_T_68, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_120 = mux(_immrvc_T_103, _immrvc_T_74, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_121 = mux(_immrvc_T_104, _immrvc_T_83, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_122 = mux(_immrvc_T_105, _immrvc_T_89, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_123 = mux(_immrvc_T_106, UInt<64>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_124 = or(_immrvc_T_107, _immrvc_T_108) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_125 = or(_immrvc_T_124, _immrvc_T_109) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_126 = or(_immrvc_T_125, _immrvc_T_110) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_127 = or(_immrvc_T_126, _immrvc_T_111) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_128 = or(_immrvc_T_127, _immrvc_T_112) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_129 = or(_immrvc_T_128, _immrvc_T_113) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_130 = or(_immrvc_T_129, _immrvc_T_114) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_131 = or(_immrvc_T_130, _immrvc_T_115) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_132 = or(_immrvc_T_131, _immrvc_T_116) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_133 = or(_immrvc_T_132, _immrvc_T_117) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_134 = or(_immrvc_T_133, _immrvc_T_118) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_135 = or(_immrvc_T_134, _immrvc_T_119) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_136 = or(_immrvc_T_135, _immrvc_T_120) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_137 = or(_immrvc_T_136, _immrvc_T_121) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_138 = or(_immrvc_T_137, _immrvc_T_122) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _immrvc_T_139 = or(_immrvc_T_138, _immrvc_T_123) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node immrvc = _immrvc_T_139 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node imm = _imm_T_53 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_out_bits_data_imm_T = mux(isRVC, immrvc, imm) @[src/main/scala/nutcore/frontend/IDU.scala 130:31]
    node _T_200 = eq(fuType, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 132:16]
    node _T_201 = eq(rfDest, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/IDU.scala 133:34]
    node _T_202 = eq(rfDest, UInt<3>("h5")) @[src/main/scala/nutcore/frontend/IDU.scala 133:49]
    node _T_203 = or(_T_201, _T_202) @[src/main/scala/nutcore/frontend/IDU.scala 133:42]
    node _T_204 = eq(fuOpType, UInt<7>("h58")) @[src/main/scala/nutcore/frontend/IDU.scala 134:38]
    node _T_205 = and(_T_203, _T_204) @[src/main/scala/nutcore/frontend/IDU.scala 134:26]
    node _GEN_0 = mux(_T_205, UInt<7>("h5c"), fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 134:{57,85} 47:29]
    node _T_206 = eq(fuOpType, UInt<7>("h5a")) @[src/main/scala/nutcore/frontend/IDU.scala 135:20]
    node _T_207 = eq(rfSrc1, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/IDU.scala 133:34]
    node _T_208 = eq(rfSrc1, UInt<3>("h5")) @[src/main/scala/nutcore/frontend/IDU.scala 133:49]
    node _T_209 = or(_T_207, _T_208) @[src/main/scala/nutcore/frontend/IDU.scala 133:42]
    node _GEN_1 = mux(_T_209, UInt<7>("h5e"), _GEN_0) @[src/main/scala/nutcore/frontend/IDU.scala 136:{29,57}]
    node _T_210 = eq(rfDest, UInt<1>("h1")) @[src/main/scala/nutcore/frontend/IDU.scala 133:34]
    node _T_211 = eq(rfDest, UInt<3>("h5")) @[src/main/scala/nutcore/frontend/IDU.scala 133:49]
    node _T_212 = or(_T_210, _T_211) @[src/main/scala/nutcore/frontend/IDU.scala 133:42]
    node _GEN_2 = mux(_T_212, UInt<7>("h5c"), _GEN_1) @[src/main/scala/nutcore/frontend/IDU.scala 137:{29,57}]
    node _GEN_3 = mux(_T_206, _GEN_2, _GEN_0) @[src/main/scala/nutcore/frontend/IDU.scala 135:40]
    node _GEN_4 = mux(_T_200, _GEN_3, fuOpType) @[src/main/scala/nutcore/frontend/IDU.scala 132:32 47:29]
    node _io_out_bits_ctrl_src1Type_T = bits(io_in_bits_instr, 6, 0) @[src/main/scala/nutcore/frontend/IDU.scala 141:41]
    node _io_out_bits_ctrl_src1Type_T_1 = eq(_io_out_bits_ctrl_src1Type_T, UInt<6>("h37")) @[src/main/scala/nutcore/frontend/IDU.scala 141:47]
    node _io_out_bits_ctrl_src1Type_T_2 = mux(_io_out_bits_ctrl_src1Type_T_1, UInt<1>("h0"), src1Type) @[src/main/scala/nutcore/frontend/IDU.scala 141:35]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _T_213 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_214 = and(_T_213, enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_215 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_216 = eq(_T_215, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_217 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_218 = eq(_T_217, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_219 = bits(intrVec, 0, 0) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_220 = bits(intrVec, 1, 1) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_221 = bits(intrVec, 2, 2) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_222 = bits(intrVec, 3, 3) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_223 = bits(intrVec, 4, 4) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_224 = bits(intrVec, 5, 5) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_225 = bits(intrVec, 6, 6) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_226 = bits(intrVec, 7, 7) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_227 = bits(intrVec, 8, 8) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_228 = bits(intrVec, 9, 9) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_229 = bits(intrVec, 10, 10) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _T_230 = bits(intrVec, 11, 11) @[src/main/scala/nutcore/frontend/IDU.scala 171:38]
    node _io_out_bits_cf_exceptionVec_2_T = eq(instrType, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 178:59]
    node _io_out_bits_cf_exceptionVec_2_T_1 = eq(hasIntr, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 178:73]
    node _io_out_bits_cf_exceptionVec_2_T_2 = and(_io_out_bits_cf_exceptionVec_2_T, _io_out_bits_cf_exceptionVec_2_T_1) @[src/main/scala/nutcore/frontend/IDU.scala 178:70]
    node _io_out_bits_cf_exceptionVec_2_T_3 = and(_io_out_bits_cf_exceptionVec_2_T_2, io_in_valid) @[src/main/scala/nutcore/frontend/IDU.scala 178:83]
    node _io_out_bits_cf_exceptionVec_1_T = bits(io_in_bits_pc, 38, 32) @[src/main/scala/nutcore/frontend/IDU.scala 181:67]
    node _io_out_bits_cf_exceptionVec_1_T_1 = orr(_io_out_bits_cf_exceptionVec_1_T) @[src/main/scala/nutcore/frontend/IDU.scala 181:94]
    node vmEnable = DTLBENABLE @[src/main/scala/nutcore/frontend/IDU.scala 174:26]
    node _io_out_bits_cf_exceptionVec_1_T_2 = eq(vmEnable, UInt<1>("h0")) @[src/main/scala/nutcore/frontend/IDU.scala 181:101]
    node _io_out_bits_cf_exceptionVec_1_T_3 = and(_io_out_bits_cf_exceptionVec_1_T_1, _io_out_bits_cf_exceptionVec_1_T_2) @[src/main/scala/nutcore/frontend/IDU.scala 181:98]
    node _io_out_bits_ctrl_isNutCoreTrap_T_4 = and(io_in_bits_instr, UInt<15>("h707f")) @[src/main/scala/nutcore/frontend/IDU.scala 186:44]
    node _io_out_bits_ctrl_isNutCoreTrap_T_5 = eq(UInt<7>("h6b"), _io_out_bits_ctrl_isNutCoreTrap_T_4) @[src/main/scala/nutcore/frontend/IDU.scala 186:44]
    node _io_out_bits_ctrl_isNutCoreTrap_T_6 = and(_io_out_bits_ctrl_isNutCoreTrap_T_5, io_in_valid) @[src/main/scala/nutcore/frontend/IDU.scala 186:66]
    node _io_isWFI_T = and(io_in_bits_instr, UInt<32>("hffffffff")) @[src/main/scala/nutcore/frontend/IDU.scala 187:22]
    node _io_isWFI_T_1 = eq(UInt<29>("h10500073"), _io_isWFI_T) @[src/main/scala/nutcore/frontend/IDU.scala 187:22]
    node _io_isWFI_T_2 = and(_io_isWFI_T_1, io_in_valid) @[src/main/scala/nutcore/frontend/IDU.scala 187:43]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io_out_valid <= io_in_valid @[src/main/scala/nutcore/frontend/IDU.scala 161:16]
    io_out_bits_cf_instr <= io_in_bits_instr @[src/main/scala/nutcore/frontend/IDU.scala 163:18]
    io_out_bits_cf_pc <= io_in_bits_pc @[src/main/scala/nutcore/frontend/IDU.scala 163:18]
    io_out_bits_cf_pnpc <= io_in_bits_pnpc @[src/main/scala/nutcore/frontend/IDU.scala 163:18]
    skip
    skip
    skip
    io_out_bits_cf_exceptionVec_0 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    io_out_bits_cf_exceptionVec_1 <= _io_out_bits_cf_exceptionVec_1_T_3 @[src/main/scala/nutcore/frontend/IDU.scala 181:51]
    io_out_bits_cf_exceptionVec_2 <= _io_out_bits_cf_exceptionVec_2_T_3 @[src/main/scala/nutcore/frontend/IDU.scala 178:45]
    io_out_bits_cf_exceptionVec_3 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    skip
    io_out_bits_cf_exceptionVec_5 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    skip
    io_out_bits_cf_exceptionVec_7 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    io_out_bits_cf_exceptionVec_8 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    io_out_bits_cf_exceptionVec_9 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    io_out_bits_cf_exceptionVec_10 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    io_out_bits_cf_exceptionVec_11 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    io_out_bits_cf_exceptionVec_12 <= io_in_bits_exceptionVec_12 @[src/main/scala/nutcore/frontend/IDU.scala 179:47]
    io_out_bits_cf_exceptionVec_13 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    io_out_bits_cf_exceptionVec_14 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    io_out_bits_cf_exceptionVec_15 <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 177:37]
    io_out_bits_cf_intrVec_0 <= _T_219 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_1 <= _T_220 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_2 <= _T_221 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_3 <= _T_222 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_4 <= _T_223 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_5 <= _T_224 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_6 <= _T_225 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_7 <= _T_226 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_8 <= _T_227 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_9 <= _T_228 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_10 <= _T_229 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_intrVec_11 <= _T_230 @[src/main/scala/nutcore/frontend/IDU.scala 171:68]
    io_out_bits_cf_brIdx <= io_in_bits_brIdx @[src/main/scala/nutcore/frontend/IDU.scala 163:18]
    skip
    io_out_bits_cf_crossPageIPFFix <= io_in_bits_crossPageIPFFix @[src/main/scala/nutcore/frontend/IDU.scala 163:18]
    skip
    skip
    io_out_bits_ctrl_src1Type <= _io_out_bits_ctrl_src1Type_T_2 @[src/main/scala/nutcore/frontend/IDU.scala 141:29]
    io_out_bits_ctrl_src2Type <= src2Type @[src/main/scala/nutcore/frontend/IDU.scala 142:29]
    io_out_bits_ctrl_fuType <= fuType @[src/main/scala/nutcore/frontend/IDU.scala 46:27]
    io_out_bits_ctrl_fuOpType <= _GEN_4
    io_out_bits_ctrl_rfSrc1 <= _io_out_bits_ctrl_rfSrc1_T_1 @[src/main/scala/nutcore/frontend/IDU.scala 94:27]
    io_out_bits_ctrl_rfSrc2 <= _io_out_bits_ctrl_rfSrc2_T_1 @[src/main/scala/nutcore/frontend/IDU.scala 95:27]
    io_out_bits_ctrl_rfWen <= _io_out_bits_ctrl_rfWen_T @[src/main/scala/nutcore/frontend/IDU.scala 96:27]
    io_out_bits_ctrl_rfDest <= _io_out_bits_ctrl_rfDest_T_1 @[src/main/scala/nutcore/frontend/IDU.scala 97:27]
    io_out_bits_ctrl_isNutCoreTrap <= _io_out_bits_ctrl_isNutCoreTrap_T_6 @[src/main/scala/nutcore/frontend/IDU.scala 186:34]
    skip
    skip
    skip
    skip
    skip
    skip
    io_out_bits_data_imm <= _io_out_bits_data_imm_T @[src/main/scala/nutcore/frontend/IDU.scala 130:25]
    io_isWFI <= _io_isWFI_T_2 @[src/main/scala/nutcore/frontend/IDU.scala 187:12]
    skip
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T_214), _T_216), UInt<1>("h1")), "[%d] Decoder_1: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_214), _T_218), UInt<1>("h1")), "issue: pc %x npc %x instr %x\n", io_out_bits_cf_pc, io_out_bits_cf_pnpc, io_out_bits_cf_instr) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]

  module IDU :
    input clock : Clock
    input reset : UInt<1>
    output io_in_0_ready : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    input io_in_0_valid : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    input io_in_0_bits_instr : UInt<64> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    input io_in_0_bits_pc : UInt<39> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    input io_in_0_bits_pnpc : UInt<39> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    input io_in_0_bits_exceptionVec_12 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    input io_in_0_bits_brIdx : UInt<4> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    input io_in_0_bits_crossPageIPFFix : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    input io_in_1_bits_instr : UInt<64> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    input io_in_1_bits_pc : UInt<39> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    input io_in_1_bits_pnpc : UInt<39> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    input io_in_1_bits_exceptionVec_12 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    input io_in_1_bits_brIdx : UInt<4> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    input io_in_1_bits_crossPageIPFFix : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    input io_out_0_ready : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_valid : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_instr : UInt<64> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_pc : UInt<39> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_pnpc : UInt<39> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_exceptionVec_0 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_exceptionVec_1 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_exceptionVec_2 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_exceptionVec_3 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_exceptionVec_5 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_exceptionVec_7 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_exceptionVec_8 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_exceptionVec_9 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_exceptionVec_10 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_exceptionVec_11 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_exceptionVec_12 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_exceptionVec_13 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_exceptionVec_14 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_exceptionVec_15 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_intrVec_0 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_intrVec_1 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_intrVec_2 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_intrVec_3 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_intrVec_4 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_intrVec_5 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_intrVec_6 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_intrVec_7 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_intrVec_8 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_intrVec_9 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_intrVec_10 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_intrVec_11 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_brIdx : UInt<4> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_cf_crossPageIPFFix : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_ctrl_src1Type : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_ctrl_src2Type : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_ctrl_fuType : UInt<3> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_ctrl_fuOpType : UInt<7> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_ctrl_rfSrc1 : UInt<5> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_ctrl_rfSrc2 : UInt<5> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_ctrl_rfWen : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_ctrl_rfDest : UInt<5> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_ctrl_isNutCoreTrap : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_0_bits_data_imm : UInt<64> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    input io_out_1_ready : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_valid : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_instr : UInt<64> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_pc : UInt<39> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_pnpc : UInt<39> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_exceptionVec_0 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_exceptionVec_1 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_exceptionVec_2 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_exceptionVec_3 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_exceptionVec_5 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_exceptionVec_7 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_exceptionVec_8 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_exceptionVec_9 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_exceptionVec_10 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_exceptionVec_11 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_exceptionVec_12 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_exceptionVec_13 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_exceptionVec_14 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_exceptionVec_15 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_intrVec_0 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_intrVec_1 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_intrVec_2 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_intrVec_3 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_intrVec_4 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_intrVec_5 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_intrVec_6 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_intrVec_7 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_intrVec_8 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_intrVec_9 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_intrVec_10 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_intrVec_11 : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_brIdx : UInt<4> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_cf_crossPageIPFFix : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_ctrl_src1Type : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_ctrl_src2Type : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_ctrl_fuType : UInt<3> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_ctrl_fuOpType : UInt<7> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_ctrl_rfSrc1 : UInt<5> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_ctrl_rfSrc2 : UInt<5> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_ctrl_rfWen : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_ctrl_rfDest : UInt<5> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_ctrl_isNutCoreTrap : UInt<1> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output io_out_1_bits_data_imm : UInt<64> @[src/main/scala/nutcore/frontend/IDU.scala 194:14]
    output _WIRE_1 : UInt<1>
    input _WIRE_5 : UInt<1>
    input _WIRE_14 : UInt<12>
    input _WIRE_2_2 : UInt<1>

    inst decoder1 of Decoder @[src/main/scala/nutcore/frontend/IDU.scala 198:25]
    inst decoder2 of Decoder_1 @[src/main/scala/nutcore/frontend/IDU.scala 199:25]
    skip
    node _T = or(decoder1.io_isWFI, decoder2.io_isWFI) @[src/main/scala/nutcore/frontend/IDU.scala 219:54]
    node _WIRE = _T @[src/main/scala/nutcore/frontend/IDU.scala 219:{35,35}]
    io_in_0_ready <= decoder1.io_in_ready @[src/main/scala/nutcore/frontend/IDU.scala 200:12]
    skip
    io_out_0_valid <= decoder1.io_out_valid @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_instr <= decoder1.io_out_bits_cf_instr @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_pc <= decoder1.io_out_bits_cf_pc @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_pnpc <= decoder1.io_out_bits_cf_pnpc @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    skip
    skip
    skip
    io_out_0_bits_cf_exceptionVec_0 <= decoder1.io_out_bits_cf_exceptionVec_0 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_exceptionVec_1 <= decoder1.io_out_bits_cf_exceptionVec_1 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_exceptionVec_2 <= decoder1.io_out_bits_cf_exceptionVec_2 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_exceptionVec_3 <= decoder1.io_out_bits_cf_exceptionVec_3 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    skip
    io_out_0_bits_cf_exceptionVec_5 <= decoder1.io_out_bits_cf_exceptionVec_5 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    skip
    io_out_0_bits_cf_exceptionVec_7 <= decoder1.io_out_bits_cf_exceptionVec_7 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_exceptionVec_8 <= decoder1.io_out_bits_cf_exceptionVec_8 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_exceptionVec_9 <= decoder1.io_out_bits_cf_exceptionVec_9 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_exceptionVec_10 <= decoder1.io_out_bits_cf_exceptionVec_10 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_exceptionVec_11 <= decoder1.io_out_bits_cf_exceptionVec_11 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_exceptionVec_12 <= decoder1.io_out_bits_cf_exceptionVec_12 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_exceptionVec_13 <= decoder1.io_out_bits_cf_exceptionVec_13 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_exceptionVec_14 <= decoder1.io_out_bits_cf_exceptionVec_14 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_exceptionVec_15 <= decoder1.io_out_bits_cf_exceptionVec_15 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_intrVec_0 <= decoder1.io_out_bits_cf_intrVec_0 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_intrVec_1 <= decoder1.io_out_bits_cf_intrVec_1 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_intrVec_2 <= decoder1.io_out_bits_cf_intrVec_2 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_intrVec_3 <= decoder1.io_out_bits_cf_intrVec_3 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_intrVec_4 <= decoder1.io_out_bits_cf_intrVec_4 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_intrVec_5 <= decoder1.io_out_bits_cf_intrVec_5 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_intrVec_6 <= decoder1.io_out_bits_cf_intrVec_6 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_intrVec_7 <= decoder1.io_out_bits_cf_intrVec_7 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_intrVec_8 <= decoder1.io_out_bits_cf_intrVec_8 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_intrVec_9 <= decoder1.io_out_bits_cf_intrVec_9 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_intrVec_10 <= decoder1.io_out_bits_cf_intrVec_10 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_intrVec_11 <= decoder1.io_out_bits_cf_intrVec_11 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_cf_brIdx <= decoder1.io_out_bits_cf_brIdx @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    skip
    io_out_0_bits_cf_crossPageIPFFix <= decoder1.io_out_bits_cf_crossPageIPFFix @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    skip
    skip
    io_out_0_bits_ctrl_src1Type <= decoder1.io_out_bits_ctrl_src1Type @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_ctrl_src2Type <= decoder1.io_out_bits_ctrl_src2Type @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_ctrl_fuType <= decoder1.io_out_bits_ctrl_fuType @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_ctrl_fuOpType <= decoder1.io_out_bits_ctrl_fuOpType @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_ctrl_rfSrc1 <= decoder1.io_out_bits_ctrl_rfSrc1 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_ctrl_rfSrc2 <= decoder1.io_out_bits_ctrl_rfSrc2 @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_ctrl_rfWen <= decoder1.io_out_bits_ctrl_rfWen @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_ctrl_rfDest <= decoder1.io_out_bits_ctrl_rfDest @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_0_bits_ctrl_isNutCoreTrap <= decoder1.io_out_bits_ctrl_isNutCoreTrap @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    skip
    skip
    skip
    skip
    skip
    skip
    io_out_0_bits_data_imm <= decoder1.io_out_bits_data_imm @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    io_out_1_valid <= decoder2.io_out_valid @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_instr <= decoder2.io_out_bits_cf_instr @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_pc <= decoder2.io_out_bits_cf_pc @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_pnpc <= decoder2.io_out_bits_cf_pnpc @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    skip
    skip
    skip
    io_out_1_bits_cf_exceptionVec_0 <= decoder2.io_out_bits_cf_exceptionVec_0 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_exceptionVec_1 <= decoder2.io_out_bits_cf_exceptionVec_1 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_exceptionVec_2 <= decoder2.io_out_bits_cf_exceptionVec_2 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_exceptionVec_3 <= decoder2.io_out_bits_cf_exceptionVec_3 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    skip
    io_out_1_bits_cf_exceptionVec_5 <= decoder2.io_out_bits_cf_exceptionVec_5 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    skip
    io_out_1_bits_cf_exceptionVec_7 <= decoder2.io_out_bits_cf_exceptionVec_7 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_exceptionVec_8 <= decoder2.io_out_bits_cf_exceptionVec_8 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_exceptionVec_9 <= decoder2.io_out_bits_cf_exceptionVec_9 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_exceptionVec_10 <= decoder2.io_out_bits_cf_exceptionVec_10 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_exceptionVec_11 <= decoder2.io_out_bits_cf_exceptionVec_11 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_exceptionVec_12 <= decoder2.io_out_bits_cf_exceptionVec_12 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_exceptionVec_13 <= decoder2.io_out_bits_cf_exceptionVec_13 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_exceptionVec_14 <= decoder2.io_out_bits_cf_exceptionVec_14 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_exceptionVec_15 <= decoder2.io_out_bits_cf_exceptionVec_15 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_intrVec_0 <= decoder2.io_out_bits_cf_intrVec_0 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_intrVec_1 <= decoder2.io_out_bits_cf_intrVec_1 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_intrVec_2 <= decoder2.io_out_bits_cf_intrVec_2 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_intrVec_3 <= decoder2.io_out_bits_cf_intrVec_3 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_intrVec_4 <= decoder2.io_out_bits_cf_intrVec_4 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_intrVec_5 <= decoder2.io_out_bits_cf_intrVec_5 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_intrVec_6 <= decoder2.io_out_bits_cf_intrVec_6 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_intrVec_7 <= decoder2.io_out_bits_cf_intrVec_7 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_intrVec_8 <= decoder2.io_out_bits_cf_intrVec_8 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_intrVec_9 <= decoder2.io_out_bits_cf_intrVec_9 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_intrVec_10 <= decoder2.io_out_bits_cf_intrVec_10 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_intrVec_11 <= decoder2.io_out_bits_cf_intrVec_11 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_cf_brIdx <= decoder2.io_out_bits_cf_brIdx @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    skip
    io_out_1_bits_cf_crossPageIPFFix <= decoder2.io_out_bits_cf_crossPageIPFFix @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    skip
    skip
    io_out_1_bits_ctrl_src1Type <= decoder2.io_out_bits_ctrl_src1Type @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_ctrl_src2Type <= decoder2.io_out_bits_ctrl_src2Type @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_ctrl_fuType <= decoder2.io_out_bits_ctrl_fuType @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_ctrl_fuOpType <= decoder2.io_out_bits_ctrl_fuOpType @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_ctrl_rfSrc1 <= decoder2.io_out_bits_ctrl_rfSrc1 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_ctrl_rfSrc2 <= decoder2.io_out_bits_ctrl_rfSrc2 @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_ctrl_rfWen <= decoder2.io_out_bits_ctrl_rfWen @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_ctrl_rfDest <= decoder2.io_out_bits_ctrl_rfDest @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    io_out_1_bits_ctrl_isNutCoreTrap <= decoder2.io_out_bits_ctrl_isNutCoreTrap @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    skip
    skip
    skip
    skip
    skip
    skip
    io_out_1_bits_data_imm <= decoder2.io_out_bits_data_imm @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    _WIRE_1 <= _WIRE
    decoder1.clock <= clock
    decoder1.reset <= reset
    decoder1.io_in_valid <= io_in_0_valid @[src/main/scala/nutcore/frontend/IDU.scala 200:12]
    decoder1.io_in_bits_instr <= io_in_0_bits_instr @[src/main/scala/nutcore/frontend/IDU.scala 200:12]
    decoder1.io_in_bits_pc <= io_in_0_bits_pc @[src/main/scala/nutcore/frontend/IDU.scala 200:12]
    decoder1.io_in_bits_pnpc <= io_in_0_bits_pnpc @[src/main/scala/nutcore/frontend/IDU.scala 200:12]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    decoder1.io_in_bits_exceptionVec_12 <= io_in_0_bits_exceptionVec_12 @[src/main/scala/nutcore/frontend/IDU.scala 200:12]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    decoder1.io_in_bits_brIdx <= io_in_0_bits_brIdx @[src/main/scala/nutcore/frontend/IDU.scala 200:12]
    skip
    decoder1.io_in_bits_crossPageIPFFix <= io_in_0_bits_crossPageIPFFix @[src/main/scala/nutcore/frontend/IDU.scala 200:12]
    skip
    skip
    decoder1.io_out_ready <= io_out_0_ready @[src/main/scala/nutcore/frontend/IDU.scala 202:13]
    decoder1.DISPLAY_ENABLE <= _WIRE_5
    decoder1.intrVecIDU <= _WIRE_14
    decoder1.DTLBENABLE <= _WIRE_2_2
    decoder2.clock <= clock
    decoder2.reset <= reset
    decoder2.io_in_valid <= UInt<1>("h0") @[src/main/scala/nutcore/frontend/IDU.scala 206:26]
    decoder2.io_in_bits_instr <= io_in_1_bits_instr @[src/main/scala/nutcore/frontend/IDU.scala 201:12]
    decoder2.io_in_bits_pc <= io_in_1_bits_pc @[src/main/scala/nutcore/frontend/IDU.scala 201:12]
    decoder2.io_in_bits_pnpc <= io_in_1_bits_pnpc @[src/main/scala/nutcore/frontend/IDU.scala 201:12]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    decoder2.io_in_bits_exceptionVec_12 <= io_in_1_bits_exceptionVec_12 @[src/main/scala/nutcore/frontend/IDU.scala 201:12]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    decoder2.io_in_bits_brIdx <= io_in_1_bits_brIdx @[src/main/scala/nutcore/frontend/IDU.scala 201:12]
    skip
    decoder2.io_in_bits_crossPageIPFFix <= io_in_1_bits_crossPageIPFFix @[src/main/scala/nutcore/frontend/IDU.scala 201:12]
    skip
    skip
    decoder2.io_out_ready <= io_out_1_ready @[src/main/scala/nutcore/frontend/IDU.scala 203:13]
    decoder2.DISPLAY_ENABLE <= _WIRE_5
    decoder2.intrVecIDU <= _WIRE_14
    decoder2.DTLBENABLE <= _WIRE_2_2
    skip

  module FlushableQueue :
    input clock : Clock
    input reset : UInt<1>
    output io_enq_ready : UInt<1> @[src/main/scala/utils/FlushableQueue.scala 21:14]
    input io_enq_valid : UInt<1> @[src/main/scala/utils/FlushableQueue.scala 21:14]
    input io_enq_bits_instr : UInt<64> @[src/main/scala/utils/FlushableQueue.scala 21:14]
    input io_enq_bits_pc : UInt<39> @[src/main/scala/utils/FlushableQueue.scala 21:14]
    input io_enq_bits_pnpc : UInt<39> @[src/main/scala/utils/FlushableQueue.scala 21:14]
    input io_enq_bits_exceptionVec_12 : UInt<1> @[src/main/scala/utils/FlushableQueue.scala 21:14]
    input io_enq_bits_brIdx : UInt<4> @[src/main/scala/utils/FlushableQueue.scala 21:14]
    input io_deq_ready : UInt<1> @[src/main/scala/utils/FlushableQueue.scala 21:14]
    output io_deq_valid : UInt<1> @[src/main/scala/utils/FlushableQueue.scala 21:14]
    output io_deq_bits_instr : UInt<64> @[src/main/scala/utils/FlushableQueue.scala 21:14]
    output io_deq_bits_pc : UInt<39> @[src/main/scala/utils/FlushableQueue.scala 21:14]
    output io_deq_bits_pnpc : UInt<39> @[src/main/scala/utils/FlushableQueue.scala 21:14]
    output io_deq_bits_exceptionVec_12 : UInt<1> @[src/main/scala/utils/FlushableQueue.scala 21:14]
    output io_deq_bits_brIdx : UInt<4> @[src/main/scala/utils/FlushableQueue.scala 21:14]
    input io_flush : UInt<1> @[src/main/scala/utils/FlushableQueue.scala 21:14]

    mem ram_instr : @[src/main/scala/utils/FlushableQueue.scala 23:24]
      data-type => UInt<64>
      depth => 4
      read-latency => 0
      write-latency => 1
      reader => io_deq_bits_MPORT
      writer => MPORT
      read-under-write => undefined
    mem ram_pc : @[src/main/scala/utils/FlushableQueue.scala 23:24]
      data-type => UInt<39>
      depth => 4
      read-latency => 0
      write-latency => 1
      reader => io_deq_bits_MPORT
      writer => MPORT
      read-under-write => undefined
    mem ram_pnpc : @[src/main/scala/utils/FlushableQueue.scala 23:24]
      data-type => UInt<39>
      depth => 4
      read-latency => 0
      write-latency => 1
      reader => io_deq_bits_MPORT
      writer => MPORT
      read-under-write => undefined
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    mem ram_exceptionVec_12 : @[src/main/scala/utils/FlushableQueue.scala 23:24]
      data-type => UInt<1>
      depth => 4
      read-latency => 0
      write-latency => 1
      reader => io_deq_bits_MPORT
      writer => MPORT
      read-under-write => undefined
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    mem ram_brIdx : @[src/main/scala/utils/FlushableQueue.scala 23:24]
      data-type => UInt<4>
      depth => 4
      read-latency => 0
      write-latency => 1
      reader => io_deq_bits_MPORT
      writer => MPORT
      read-under-write => undefined
    skip
    skip
    skip
    skip
    reg enq_ptr_value : UInt<2>, clock with :
      reset => (UInt<1>("h0"), enq_ptr_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg deq_ptr_value : UInt<2>, clock with :
      reset => (UInt<1>("h0"), deq_ptr_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg maybe_full : UInt<1>, clock with :
      reset => (UInt<1>("h0"), maybe_full) @[src/main/scala/utils/FlushableQueue.scala 26:35]
    node ptr_match = eq(enq_ptr_value, deq_ptr_value) @[src/main/scala/utils/FlushableQueue.scala 28:41]
    node _empty_T = eq(maybe_full, UInt<1>("h0")) @[src/main/scala/utils/FlushableQueue.scala 29:36]
    node empty = and(ptr_match, _empty_T) @[src/main/scala/utils/FlushableQueue.scala 29:33]
    node full = and(ptr_match, maybe_full) @[src/main/scala/utils/FlushableQueue.scala 30:32]
    node _do_enq_T = and(io_enq_ready, io_enq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _do_deq_T = and(io_deq_ready, io_deq_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    skip
    node _value_T = add(enq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node do_enq = _do_enq_T @[src/main/scala/utils/FlushableQueue.scala 31:{32,32}]
    node _GEN_0 = validif(do_enq, enq_ptr_value) @[src/main/scala/utils/FlushableQueue.scala 34:17 35:8]
    node _GEN_1 = validif(do_enq, clock) @[src/main/scala/utils/FlushableQueue.scala 34:17 35:8]
    node _GEN_2 = mux(do_enq, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/utils/FlushableQueue.scala 34:17 23:24 35:8]
    node _GEN_3 = validif(do_enq, UInt<1>("h1")) @[src/main/scala/utils/FlushableQueue.scala 34:17 35:24]
    node _GEN_4 = validif(do_enq, io_enq_bits_instr) @[src/main/scala/utils/FlushableQueue.scala 34:17 35:24]
    node _GEN_5 = validif(do_enq, io_enq_bits_pc) @[src/main/scala/utils/FlushableQueue.scala 34:17 35:24]
    node _GEN_6 = validif(do_enq, io_enq_bits_pnpc) @[src/main/scala/utils/FlushableQueue.scala 34:17 35:24]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_22 = validif(do_enq, io_enq_bits_exceptionVec_12) @[src/main/scala/utils/FlushableQueue.scala 34:17 35:24]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_38 = validif(do_enq, io_enq_bits_brIdx) @[src/main/scala/utils/FlushableQueue.scala 34:17 35:24]
    skip
    skip
    skip
    skip
    node _GEN_43 = mux(do_enq, _value_T_1, enq_ptr_value) @[src/main/scala/utils/FlushableQueue.scala 34:17 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    skip
    node _value_T_2 = add(deq_ptr_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node do_deq = _do_deq_T @[src/main/scala/utils/FlushableQueue.scala 32:{32,32}]
    node _GEN_44 = mux(do_deq, _value_T_3, deq_ptr_value) @[src/main/scala/utils/FlushableQueue.scala 38:17 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _T = neq(do_enq, do_deq) @[src/main/scala/utils/FlushableQueue.scala 41:16]
    node _GEN_45 = mux(_T, do_enq, maybe_full) @[src/main/scala/utils/FlushableQueue.scala 41:28 42:16 26:35]
    node _io_deq_valid_T = eq(empty, UInt<1>("h0")) @[src/main/scala/utils/FlushableQueue.scala 45:19]
    node _io_enq_ready_T = eq(full, UInt<1>("h0")) @[src/main/scala/utils/FlushableQueue.scala 46:19]
    node _GEN_46 = mux(io_flush, UInt<1>("h0"), _GEN_43) @[src/main/scala/utils/FlushableQueue.scala 62:19 64:21]
    node _GEN_47 = mux(io_flush, UInt<1>("h0"), _GEN_44) @[src/main/scala/utils/FlushableQueue.scala 62:19 65:21]
    node _GEN_48 = mux(io_flush, UInt<1>("h0"), _GEN_45) @[src/main/scala/utils/FlushableQueue.scala 62:19 67:16]
    skip
    skip
    skip
    skip
    io_enq_ready <= _io_enq_ready_T @[src/main/scala/utils/FlushableQueue.scala 46:16]
    io_deq_valid <= _io_deq_valid_T @[src/main/scala/utils/FlushableQueue.scala 45:16]
    io_deq_bits_instr <= ram_instr.io_deq_bits_MPORT.data @[src/main/scala/utils/FlushableQueue.scala 47:15]
    io_deq_bits_pc <= ram_pc.io_deq_bits_MPORT.data @[src/main/scala/utils/FlushableQueue.scala 47:15]
    io_deq_bits_pnpc <= ram_pnpc.io_deq_bits_MPORT.data @[src/main/scala/utils/FlushableQueue.scala 47:15]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io_deq_bits_exceptionVec_12 <= ram_exceptionVec_12.io_deq_bits_MPORT.data @[src/main/scala/utils/FlushableQueue.scala 47:15]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io_deq_bits_brIdx <= ram_brIdx.io_deq_bits_MPORT.data @[src/main/scala/utils/FlushableQueue.scala 47:15]
    skip
    skip
    skip
    skip
    skip
    ram_instr.io_deq_bits_MPORT.addr <= deq_ptr_value @[src/main/scala/utils/FlushableQueue.scala 47:21]
    ram_instr.io_deq_bits_MPORT.en <= UInt<1>("h1") @[src/main/scala/utils/FlushableQueue.scala 47:21]
    ram_instr.io_deq_bits_MPORT.clk <= clock @[src/main/scala/utils/FlushableQueue.scala 47:21]
    ram_instr.MPORT.addr <= _GEN_0
    ram_instr.MPORT.en <= _GEN_2
    ram_instr.MPORT.clk <= _GEN_1
    ram_instr.MPORT.data <= _GEN_4
    ram_instr.MPORT.mask <= _GEN_3
    ram_pc.io_deq_bits_MPORT.addr <= deq_ptr_value @[src/main/scala/utils/FlushableQueue.scala 47:21]
    ram_pc.io_deq_bits_MPORT.en <= UInt<1>("h1") @[src/main/scala/utils/FlushableQueue.scala 47:21]
    ram_pc.io_deq_bits_MPORT.clk <= clock @[src/main/scala/utils/FlushableQueue.scala 47:21]
    ram_pc.MPORT.addr <= _GEN_0
    ram_pc.MPORT.en <= _GEN_2
    ram_pc.MPORT.clk <= _GEN_1
    ram_pc.MPORT.data <= _GEN_5
    ram_pc.MPORT.mask <= _GEN_3
    ram_pnpc.io_deq_bits_MPORT.addr <= deq_ptr_value @[src/main/scala/utils/FlushableQueue.scala 47:21]
    ram_pnpc.io_deq_bits_MPORT.en <= UInt<1>("h1") @[src/main/scala/utils/FlushableQueue.scala 47:21]
    ram_pnpc.io_deq_bits_MPORT.clk <= clock @[src/main/scala/utils/FlushableQueue.scala 47:21]
    ram_pnpc.MPORT.addr <= _GEN_0
    ram_pnpc.MPORT.en <= _GEN_2
    ram_pnpc.MPORT.clk <= _GEN_1
    ram_pnpc.MPORT.data <= _GEN_6
    ram_pnpc.MPORT.mask <= _GEN_3
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    ram_exceptionVec_12.io_deq_bits_MPORT.addr <= deq_ptr_value @[src/main/scala/utils/FlushableQueue.scala 47:21]
    ram_exceptionVec_12.io_deq_bits_MPORT.en <= UInt<1>("h1") @[src/main/scala/utils/FlushableQueue.scala 47:21]
    ram_exceptionVec_12.io_deq_bits_MPORT.clk <= clock @[src/main/scala/utils/FlushableQueue.scala 47:21]
    ram_exceptionVec_12.MPORT.addr <= _GEN_0
    ram_exceptionVec_12.MPORT.en <= _GEN_2
    ram_exceptionVec_12.MPORT.clk <= _GEN_1
    ram_exceptionVec_12.MPORT.data <= _GEN_22
    ram_exceptionVec_12.MPORT.mask <= _GEN_3
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    ram_brIdx.io_deq_bits_MPORT.addr <= deq_ptr_value @[src/main/scala/utils/FlushableQueue.scala 47:21]
    ram_brIdx.io_deq_bits_MPORT.en <= UInt<1>("h1") @[src/main/scala/utils/FlushableQueue.scala 47:21]
    ram_brIdx.io_deq_bits_MPORT.clk <= clock @[src/main/scala/utils/FlushableQueue.scala 47:21]
    ram_brIdx.MPORT.addr <= _GEN_0
    ram_brIdx.MPORT.en <= _GEN_2
    ram_brIdx.MPORT.clk <= _GEN_1
    ram_brIdx.MPORT.data <= _GEN_38
    ram_brIdx.MPORT.mask <= _GEN_3
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    enq_ptr_value <= mux(reset, UInt<2>("h0"), _GEN_46) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    deq_ptr_value <= mux(reset, UInt<2>("h0"), _GEN_47) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    maybe_full <= mux(reset, UInt<1>("h0"), _GEN_48) @[src/main/scala/utils/FlushableQueue.scala 26:{35,35}]

  module Frontend_inorder :
    input clock : Clock
    input reset : UInt<1>
    input io_imem_req_ready : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_imem_req_valid : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_imem_req_bits_addr : UInt<39> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_imem_req_bits_size : UInt<3> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_imem_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_imem_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_imem_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_imem_req_bits_user : UInt<87> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_imem_resp_ready : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    input io_imem_resp_valid : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    input io_imem_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    input io_imem_resp_bits_user : UInt<87> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    input io_out_0_ready : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_valid : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_instr : UInt<64> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_pc : UInt<39> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_pnpc : UInt<39> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_exceptionVec_0 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_exceptionVec_1 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_exceptionVec_2 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_exceptionVec_3 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_exceptionVec_5 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_exceptionVec_7 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_exceptionVec_8 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_exceptionVec_9 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_exceptionVec_10 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_exceptionVec_11 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_exceptionVec_12 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_exceptionVec_13 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_exceptionVec_14 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_exceptionVec_15 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_intrVec_0 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_intrVec_1 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_intrVec_2 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_intrVec_3 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_intrVec_4 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_intrVec_5 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_intrVec_6 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_intrVec_7 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_intrVec_8 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_intrVec_9 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_intrVec_10 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_intrVec_11 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_brIdx : UInt<4> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_cf_crossPageIPFFix : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_ctrl_src1Type : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_ctrl_src2Type : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_ctrl_fuType : UInt<3> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_ctrl_fuOpType : UInt<7> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_ctrl_rfSrc1 : UInt<5> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_ctrl_rfSrc2 : UInt<5> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_ctrl_rfWen : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_ctrl_rfDest : UInt<5> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_ctrl_isNutCoreTrap : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_0_bits_data_imm : UInt<64> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    input io_out_1_ready : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_valid : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_instr : UInt<64> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_pc : UInt<39> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_pnpc : UInt<39> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_exceptionVec_0 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_exceptionVec_1 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_exceptionVec_2 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_exceptionVec_3 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_exceptionVec_5 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_exceptionVec_7 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_exceptionVec_8 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_exceptionVec_9 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_exceptionVec_10 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_exceptionVec_11 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_exceptionVec_12 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_exceptionVec_13 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_exceptionVec_14 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_exceptionVec_15 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_intrVec_0 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_intrVec_1 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_intrVec_2 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_intrVec_3 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_intrVec_4 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_intrVec_5 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_intrVec_6 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_intrVec_7 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_intrVec_8 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_intrVec_9 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_intrVec_10 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_intrVec_11 : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_brIdx : UInt<4> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_cf_crossPageIPFFix : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_ctrl_src1Type : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_ctrl_src2Type : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_ctrl_fuType : UInt<3> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_ctrl_fuOpType : UInt<7> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_ctrl_rfSrc1 : UInt<5> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_ctrl_rfSrc2 : UInt<5> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_ctrl_rfWen : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_ctrl_rfDest : UInt<5> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_ctrl_isNutCoreTrap : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_out_1_bits_data_imm : UInt<64> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_flushVec : UInt<4> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    input io_redirect_target : UInt<39> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    input io_redirect_valid : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    output io_bpFlush : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    input io_ipf : UInt<1> @[src/main/scala/nutcore/frontend/Frontend.scala 36:14]
    input REG_valid : UInt<1>
    input REG_pc : UInt<39>
    input REG_isMissPredict : UInt<1>
    input REG_actualTarget : UInt<39>
    input REG_actualTaken : UInt<1>
    input REG_fuOpType : UInt<7>
    input REG_btbType : UInt<2>
    input REG_isRVC : UInt<1>
    output _WIRE_0 : UInt<1>
    input DISPLAY_ENABLE : UInt<1>
    output _WIRE_7 : UInt<1>
    input _WIRE_11 : UInt<1>
    input _WIRE_1_4 : UInt<1>
    input _WIRE_14 : UInt<12>
    input _WIRE_2_2 : UInt<1>
    output r_0 : UInt<1>

    inst ifu of IFU_inorder @[src/main/scala/nutcore/frontend/Frontend.scala 94:20]
    inst ibf of NaiveRVCAlignBuffer @[src/main/scala/nutcore/frontend/Frontend.scala 95:19]
    inst idu of IDU @[src/main/scala/nutcore/frontend/Frontend.scala 96:20]
    inst ibf_io_in_q of FlushableQueue @[src/main/scala/utils/FlushableQueue.scala 94:21]
    node _T = bits(ifu.io_flushVec, 0, 0) @[src/main/scala/nutcore/frontend/Frontend.scala 105:58]
    node _T_1 = and(idu.io_out_0_ready, idu.io_out_0_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_2 = bits(ifu.io_flushVec, 1, 1) @[src/main/scala/nutcore/frontend/Frontend.scala 106:80]
    reg valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid) @[src/main/scala/utils/Pipeline.scala 24:24]
    node _GEN_0 = mux(_T_1, UInt<1>("h0"), valid) @[src/main/scala/utils/Pipeline.scala 24:24 25:{25,33}]
    node _T_3 = and(ibf.io_out_valid, idu.io_in_0_ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    node _GEN_1 = mux(_T_3, UInt<1>("h1"), _GEN_0) @[src/main/scala/utils/Pipeline.scala 26:{38,46}]
    node _GEN_2 = mux(_T_2, UInt<1>("h0"), _GEN_1) @[src/main/scala/utils/Pipeline.scala 27:{20,28}]
    node _idu_io_in_0_bits_T = and(ibf.io_out_valid, idu.io_in_0_ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg idu_io_in_0_bits_r_instr : UInt<64>, clock with :
      reset => (UInt<1>("h0"), idu_io_in_0_bits_r_instr) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg idu_io_in_0_bits_r_pc : UInt<39>, clock with :
      reset => (UInt<1>("h0"), idu_io_in_0_bits_r_pc) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg idu_io_in_0_bits_r_pnpc : UInt<39>, clock with :
      reset => (UInt<1>("h0"), idu_io_in_0_bits_r_pnpc) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    reg idu_io_in_0_bits_r_exceptionVec_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), idu_io_in_0_bits_r_exceptionVec_12) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    reg idu_io_in_0_bits_r_brIdx : UInt<4>, clock with :
      reset => (UInt<1>("h0"), idu_io_in_0_bits_r_brIdx) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    reg idu_io_in_0_bits_r_crossPageIPFFix : UInt<1>, clock with :
      reset => (UInt<1>("h0"), idu_io_in_0_bits_r_crossPageIPFFix) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    skip
    node _GEN_3 = mux(_idu_io_in_0_bits_T, ibf.io_out_bits_instr, idu_io_in_0_bits_r_instr) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_4 = mux(_idu_io_in_0_bits_T, ibf.io_out_bits_pc, idu_io_in_0_bits_r_pc) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_5 = mux(_idu_io_in_0_bits_T, ibf.io_out_bits_pnpc, idu_io_in_0_bits_r_pnpc) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_21 = mux(_idu_io_in_0_bits_T, ibf.io_out_bits_exceptionVec_12, idu_io_in_0_bits_r_exceptionVec_12) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_37 = mux(_idu_io_in_0_bits_T, ibf.io_out_bits_brIdx, idu_io_in_0_bits_r_brIdx) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    node _GEN_39 = mux(_idu_io_in_0_bits_T, ibf.io_out_bits_crossPageIPFFix, idu_io_in_0_bits_r_crossPageIPFFix) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    skip
    node _ibf_io_flush_T = bits(ifu.io_flushVec, 1, 1) @[src/main/scala/nutcore/frontend/Frontend.scala 109:34]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_4 = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_5 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_6 = eq(_T_5, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_7 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_8 = eq(_T_7, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_9 = and(UInt<1>("h1"), enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_10 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_11 = eq(_T_10, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_12 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_13 = eq(_T_12, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_14 = and(ifu.io_out_valid, enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_15 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_16 = eq(_T_15, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_17 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_18 = eq(_T_17, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_3) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_19 = and(idu.io_in_0_valid, enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_20 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_21 = eq(_T_20, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_22 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_23 = eq(_T_22, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    io_imem_req_valid <= ifu.io_imem_req_valid @[src/main/scala/nutcore/frontend/Frontend.scala 115:11]
    io_imem_req_bits_addr <= ifu.io_imem_req_bits_addr @[src/main/scala/nutcore/frontend/Frontend.scala 115:11]
    io_imem_req_bits_size <= ifu.io_imem_req_bits_size @[src/main/scala/nutcore/frontend/Frontend.scala 115:11]
    io_imem_req_bits_cmd <= ifu.io_imem_req_bits_cmd @[src/main/scala/nutcore/frontend/Frontend.scala 115:11]
    io_imem_req_bits_wmask <= ifu.io_imem_req_bits_wmask @[src/main/scala/nutcore/frontend/Frontend.scala 115:11]
    io_imem_req_bits_wdata <= ifu.io_imem_req_bits_wdata @[src/main/scala/nutcore/frontend/Frontend.scala 115:11]
    io_imem_req_bits_user <= pad(ifu.io_imem_req_bits_user, 87) @[src/main/scala/nutcore/frontend/Frontend.scala 115:11]
    io_imem_resp_ready <= ifu.io_imem_resp_ready @[src/main/scala/nutcore/frontend/Frontend.scala 115:11]
    io_out_0_valid <= idu.io_out_0_valid @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_instr <= idu.io_out_0_bits_cf_instr @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_pc <= idu.io_out_0_bits_cf_pc @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_pnpc <= idu.io_out_0_bits_cf_pnpc @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    skip
    skip
    skip
    io_out_0_bits_cf_exceptionVec_0 <= idu.io_out_0_bits_cf_exceptionVec_0 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_exceptionVec_1 <= idu.io_out_0_bits_cf_exceptionVec_1 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_exceptionVec_2 <= idu.io_out_0_bits_cf_exceptionVec_2 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_exceptionVec_3 <= idu.io_out_0_bits_cf_exceptionVec_3 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    skip
    io_out_0_bits_cf_exceptionVec_5 <= idu.io_out_0_bits_cf_exceptionVec_5 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    skip
    io_out_0_bits_cf_exceptionVec_7 <= idu.io_out_0_bits_cf_exceptionVec_7 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_exceptionVec_8 <= idu.io_out_0_bits_cf_exceptionVec_8 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_exceptionVec_9 <= idu.io_out_0_bits_cf_exceptionVec_9 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_exceptionVec_10 <= idu.io_out_0_bits_cf_exceptionVec_10 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_exceptionVec_11 <= idu.io_out_0_bits_cf_exceptionVec_11 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_exceptionVec_12 <= idu.io_out_0_bits_cf_exceptionVec_12 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_exceptionVec_13 <= idu.io_out_0_bits_cf_exceptionVec_13 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_exceptionVec_14 <= idu.io_out_0_bits_cf_exceptionVec_14 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_exceptionVec_15 <= idu.io_out_0_bits_cf_exceptionVec_15 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_intrVec_0 <= idu.io_out_0_bits_cf_intrVec_0 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_intrVec_1 <= idu.io_out_0_bits_cf_intrVec_1 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_intrVec_2 <= idu.io_out_0_bits_cf_intrVec_2 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_intrVec_3 <= idu.io_out_0_bits_cf_intrVec_3 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_intrVec_4 <= idu.io_out_0_bits_cf_intrVec_4 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_intrVec_5 <= idu.io_out_0_bits_cf_intrVec_5 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_intrVec_6 <= idu.io_out_0_bits_cf_intrVec_6 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_intrVec_7 <= idu.io_out_0_bits_cf_intrVec_7 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_intrVec_8 <= idu.io_out_0_bits_cf_intrVec_8 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_intrVec_9 <= idu.io_out_0_bits_cf_intrVec_9 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_intrVec_10 <= idu.io_out_0_bits_cf_intrVec_10 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_intrVec_11 <= idu.io_out_0_bits_cf_intrVec_11 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_cf_brIdx <= idu.io_out_0_bits_cf_brIdx @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    skip
    io_out_0_bits_cf_crossPageIPFFix <= idu.io_out_0_bits_cf_crossPageIPFFix @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    skip
    skip
    io_out_0_bits_ctrl_src1Type <= idu.io_out_0_bits_ctrl_src1Type @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_ctrl_src2Type <= idu.io_out_0_bits_ctrl_src2Type @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_ctrl_fuType <= idu.io_out_0_bits_ctrl_fuType @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_ctrl_fuOpType <= idu.io_out_0_bits_ctrl_fuOpType @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_ctrl_rfSrc1 <= idu.io_out_0_bits_ctrl_rfSrc1 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_ctrl_rfSrc2 <= idu.io_out_0_bits_ctrl_rfSrc2 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_ctrl_rfWen <= idu.io_out_0_bits_ctrl_rfWen @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_ctrl_rfDest <= idu.io_out_0_bits_ctrl_rfDest @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_0_bits_ctrl_isNutCoreTrap <= idu.io_out_0_bits_ctrl_isNutCoreTrap @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    skip
    skip
    skip
    skip
    skip
    skip
    io_out_0_bits_data_imm <= idu.io_out_0_bits_data_imm @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_valid <= idu.io_out_1_valid @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_instr <= idu.io_out_1_bits_cf_instr @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_pc <= idu.io_out_1_bits_cf_pc @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_pnpc <= idu.io_out_1_bits_cf_pnpc @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    skip
    skip
    skip
    io_out_1_bits_cf_exceptionVec_0 <= idu.io_out_1_bits_cf_exceptionVec_0 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_exceptionVec_1 <= idu.io_out_1_bits_cf_exceptionVec_1 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_exceptionVec_2 <= idu.io_out_1_bits_cf_exceptionVec_2 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_exceptionVec_3 <= idu.io_out_1_bits_cf_exceptionVec_3 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    skip
    io_out_1_bits_cf_exceptionVec_5 <= idu.io_out_1_bits_cf_exceptionVec_5 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    skip
    io_out_1_bits_cf_exceptionVec_7 <= idu.io_out_1_bits_cf_exceptionVec_7 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_exceptionVec_8 <= idu.io_out_1_bits_cf_exceptionVec_8 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_exceptionVec_9 <= idu.io_out_1_bits_cf_exceptionVec_9 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_exceptionVec_10 <= idu.io_out_1_bits_cf_exceptionVec_10 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_exceptionVec_11 <= idu.io_out_1_bits_cf_exceptionVec_11 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_exceptionVec_12 <= idu.io_out_1_bits_cf_exceptionVec_12 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_exceptionVec_13 <= idu.io_out_1_bits_cf_exceptionVec_13 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_exceptionVec_14 <= idu.io_out_1_bits_cf_exceptionVec_14 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_exceptionVec_15 <= idu.io_out_1_bits_cf_exceptionVec_15 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_intrVec_0 <= idu.io_out_1_bits_cf_intrVec_0 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_intrVec_1 <= idu.io_out_1_bits_cf_intrVec_1 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_intrVec_2 <= idu.io_out_1_bits_cf_intrVec_2 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_intrVec_3 <= idu.io_out_1_bits_cf_intrVec_3 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_intrVec_4 <= idu.io_out_1_bits_cf_intrVec_4 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_intrVec_5 <= idu.io_out_1_bits_cf_intrVec_5 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_intrVec_6 <= idu.io_out_1_bits_cf_intrVec_6 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_intrVec_7 <= idu.io_out_1_bits_cf_intrVec_7 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_intrVec_8 <= idu.io_out_1_bits_cf_intrVec_8 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_intrVec_9 <= idu.io_out_1_bits_cf_intrVec_9 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_intrVec_10 <= idu.io_out_1_bits_cf_intrVec_10 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_intrVec_11 <= idu.io_out_1_bits_cf_intrVec_11 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_cf_brIdx <= idu.io_out_1_bits_cf_brIdx @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    skip
    io_out_1_bits_cf_crossPageIPFFix <= idu.io_out_1_bits_cf_crossPageIPFFix @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    skip
    skip
    io_out_1_bits_ctrl_src1Type <= idu.io_out_1_bits_ctrl_src1Type @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_ctrl_src2Type <= idu.io_out_1_bits_ctrl_src2Type @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_ctrl_fuType <= idu.io_out_1_bits_ctrl_fuType @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_ctrl_fuOpType <= idu.io_out_1_bits_ctrl_fuOpType @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_ctrl_rfSrc1 <= idu.io_out_1_bits_ctrl_rfSrc1 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_ctrl_rfSrc2 <= idu.io_out_1_bits_ctrl_rfSrc2 @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_ctrl_rfWen <= idu.io_out_1_bits_ctrl_rfWen @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_ctrl_rfDest <= idu.io_out_1_bits_ctrl_rfDest @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_out_1_bits_ctrl_isNutCoreTrap <= idu.io_out_1_bits_ctrl_isNutCoreTrap @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    skip
    skip
    skip
    skip
    skip
    skip
    io_out_1_bits_data_imm <= idu.io_out_1_bits_data_imm @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    io_flushVec <= ifu.io_flushVec @[src/main/scala/nutcore/frontend/Frontend.scala 112:15]
    io_bpFlush <= ifu.io_bpFlush @[src/main/scala/nutcore/frontend/Frontend.scala 113:14]
    _WIRE_0 <= idu._WIRE_1
    _WIRE_7 <= ifu._WIRE_7
    r_0 <= ifu.r_2
    ifu.clock <= clock
    ifu.reset <= reset
    ifu.io_imem_req_ready <= io_imem_req_ready @[src/main/scala/nutcore/frontend/Frontend.scala 115:11]
    ifu.io_imem_resp_valid <= io_imem_resp_valid @[src/main/scala/nutcore/frontend/Frontend.scala 115:11]
    skip
    ifu.io_imem_resp_bits_rdata <= io_imem_resp_bits_rdata @[src/main/scala/nutcore/frontend/Frontend.scala 115:11]
    ifu.io_imem_resp_bits_user <= bits(io_imem_resp_bits_user, 81, 0) @[src/main/scala/nutcore/frontend/Frontend.scala 115:11]
    ifu.io_out_ready <= ibf_io_in_q.io_enq_ready @[src/main/scala/utils/FlushableQueue.scala 98:17]
    ifu.io_redirect_target <= io_redirect_target @[src/main/scala/nutcore/frontend/Frontend.scala 111:15]
    skip
    ifu.io_redirect_valid <= io_redirect_valid @[src/main/scala/nutcore/frontend/Frontend.scala 111:15]
    ifu.io_ipf <= io_ipf @[src/main/scala/nutcore/frontend/Frontend.scala 114:10]
    ifu.REG_valid <= REG_valid
    ifu.REG_pc <= REG_pc
    ifu.REG_isMissPredict <= REG_isMissPredict
    ifu.REG_actualTarget <= REG_actualTarget
    ifu.REG_actualTaken <= REG_actualTaken
    ifu.REG_fuOpType <= REG_fuOpType
    ifu.REG_btbType <= REG_btbType
    ifu.REG_isRVC <= REG_isRVC
    ifu.DISPLAY_ENABLE <= DISPLAY_ENABLE
    ifu._WIRE_11 <= _WIRE_11
    ifu._WIRE_1_4 <= _WIRE_1_4
    ibf.clock <= clock
    ibf.reset <= reset
    ibf.io_in_valid <= ibf_io_in_q.io_deq_valid @[src/main/scala/nutcore/frontend/Frontend.scala 102:11]
    ibf.io_in_bits_instr <= ibf_io_in_q.io_deq_bits_instr @[src/main/scala/nutcore/frontend/Frontend.scala 102:11]
    ibf.io_in_bits_pc <= ibf_io_in_q.io_deq_bits_pc @[src/main/scala/nutcore/frontend/Frontend.scala 102:11]
    ibf.io_in_bits_pnpc <= ibf_io_in_q.io_deq_bits_pnpc @[src/main/scala/nutcore/frontend/Frontend.scala 102:11]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    ibf.io_in_bits_exceptionVec_12 <= ibf_io_in_q.io_deq_bits_exceptionVec_12 @[src/main/scala/nutcore/frontend/Frontend.scala 102:11]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    ibf.io_in_bits_brIdx <= ibf_io_in_q.io_deq_bits_brIdx @[src/main/scala/nutcore/frontend/Frontend.scala 102:11]
    skip
    skip
    skip
    skip
    ibf.io_out_ready <= idu.io_in_0_ready @[src/main/scala/utils/Pipeline.scala 29:16]
    ibf.io_flush <= _ibf_io_flush_T @[src/main/scala/nutcore/frontend/Frontend.scala 109:16]
    ibf.DISPLAY_ENABLE <= DISPLAY_ENABLE
    idu.clock <= clock
    idu.reset <= reset
    idu.io_in_0_valid <= valid @[src/main/scala/utils/Pipeline.scala 31:17]
    idu.io_in_0_bits_instr <= idu_io_in_0_bits_r_instr @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io_in_0_bits_pc <= idu_io_in_0_bits_r_pc @[src/main/scala/utils/Pipeline.scala 30:16]
    idu.io_in_0_bits_pnpc <= idu_io_in_0_bits_r_pnpc @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    idu.io_in_0_bits_exceptionVec_12 <= idu_io_in_0_bits_r_exceptionVec_12 @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    idu.io_in_0_bits_brIdx <= idu_io_in_0_bits_r_brIdx @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    idu.io_in_0_bits_crossPageIPFFix <= idu_io_in_0_bits_r_crossPageIPFFix @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    skip
    skip
    idu.io_in_1_bits_instr is invalid
    idu.io_in_1_bits_pc is invalid
    idu.io_in_1_bits_pnpc is invalid
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    idu.io_in_1_bits_exceptionVec_12 is invalid
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    idu.io_in_1_bits_brIdx is invalid
    skip
    idu.io_in_1_bits_crossPageIPFFix is invalid
    skip
    skip
    idu.io_out_0_ready <= io_out_0_ready @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    idu.io_out_1_ready <= io_out_1_ready @[src/main/scala/nutcore/frontend/Frontend.scala 110:10]
    idu._WIRE_5 <= DISPLAY_ENABLE
    idu._WIRE_14 <= _WIRE_14
    idu._WIRE_2_2 <= _WIRE_2_2
    ibf_io_in_q.clock <= clock
    ibf_io_in_q.reset <= reset
    ibf_io_in_q.io_enq_valid <= ifu.io_out_valid @[src/main/scala/utils/FlushableQueue.scala 95:22]
    ibf_io_in_q.io_enq_bits_instr <= ifu.io_out_bits_instr @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io_enq_bits_pc <= ifu.io_out_bits_pc @[src/main/scala/utils/FlushableQueue.scala 96:21]
    ibf_io_in_q.io_enq_bits_pnpc <= ifu.io_out_bits_pnpc @[src/main/scala/utils/FlushableQueue.scala 96:21]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    ibf_io_in_q.io_enq_bits_exceptionVec_12 <= ifu.io_out_bits_exceptionVec_12 @[src/main/scala/utils/FlushableQueue.scala 96:21]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    ibf_io_in_q.io_enq_bits_brIdx <= ifu.io_out_bits_brIdx @[src/main/scala/utils/FlushableQueue.scala 96:21]
    skip
    skip
    skip
    skip
    ibf_io_in_q.io_deq_ready <= ibf.io_in_ready @[src/main/scala/nutcore/frontend/Frontend.scala 102:11]
    ibf_io_in_q.io_flush <= _T @[src/main/scala/utils/FlushableQueue.scala 97:18]
    valid <= mux(reset, UInt<1>("h0"), _GEN_2) @[src/main/scala/utils/Pipeline.scala 24:{24,24}]
    idu_io_in_0_bits_r_instr <= _GEN_3
    idu_io_in_0_bits_r_pc <= _GEN_4
    idu_io_in_0_bits_r_pnpc <= _GEN_5
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    idu_io_in_0_bits_r_exceptionVec_12 <= _GEN_21
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    idu_io_in_0_bits_r_brIdx <= _GEN_37
    skip
    idu_io_in_0_bits_r_crossPageIPFFix <= _GEN_39
    skip
    skip
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_3 <= mux(reset, UInt<64>("h0"), _c_T_7) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T_4), _T_6), UInt<1>("h1")), "[%d] Frontend_inorder: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_4), _T_8), UInt<1>("h1")), "------------------------ FRONTEND:------------------------\n") : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_9), _T_11), UInt<1>("h1")), "[%d] Frontend_inorder: ", c_1) : printf_2 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_9), _T_13), UInt<1>("h1")), "flush = %b, ifu:(%d,%d), idu:(%d,%d)\n", ifu.io_flushVec, ifu.io_out_valid, ifu.io_out_ready, idu.io_in_0_valid, idu.io_in_0_ready) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_14), _T_16), UInt<1>("h1")), "[%d] Frontend_inorder: ", c_2) : printf_4 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_14), _T_18), UInt<1>("h1")), "IFU: pc = 0x%x, instr = 0x%x\n", ifu.io_out_bits_pc, ifu.io_out_bits_instr) : printf_5 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_19), _T_21), UInt<1>("h1")), "[%d] Frontend_inorder: ", c_3) : printf_6 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_19), _T_23), UInt<1>("h1")), "IDU1: pc = 0x%x, instr = 0x%x, pnpc = 0x%x\n", idu.io_in_0_bits_pc, idu.io_in_0_bits_instr, idu.io_in_0_bits_pnpc) : printf_7 @[src/main/scala/utils/Debug.scala 57:13]

  module ISU :
    input clock : Clock
    input reset : UInt<1>
    output io_in_0_ready : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_valid : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_instr : UInt<64> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_pc : UInt<39> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_pnpc : UInt<39> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_exceptionVec_0 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_exceptionVec_1 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_exceptionVec_2 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_exceptionVec_3 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_exceptionVec_5 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_exceptionVec_7 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_exceptionVec_8 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_exceptionVec_9 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_exceptionVec_10 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_exceptionVec_11 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_exceptionVec_12 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_exceptionVec_13 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_exceptionVec_14 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_exceptionVec_15 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_intrVec_0 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_intrVec_1 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_intrVec_2 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_intrVec_3 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_intrVec_4 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_intrVec_5 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_intrVec_6 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_intrVec_7 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_intrVec_8 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_intrVec_9 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_intrVec_10 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_intrVec_11 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_brIdx : UInt<4> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_cf_crossPageIPFFix : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_ctrl_src1Type : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_ctrl_src2Type : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_ctrl_fuType : UInt<3> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_ctrl_fuOpType : UInt<7> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_ctrl_rfSrc1 : UInt<5> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_ctrl_rfSrc2 : UInt<5> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_ctrl_rfWen : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_ctrl_rfDest : UInt<5> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_ctrl_isNutCoreTrap : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_in_0_bits_data_imm : UInt<64> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_in_1_ready : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_instr : UInt<64> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_pc : UInt<39> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_pnpc : UInt<39> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_exceptionVec_0 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_exceptionVec_1 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_exceptionVec_2 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_exceptionVec_3 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_exceptionVec_5 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_exceptionVec_7 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_exceptionVec_8 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_exceptionVec_9 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_exceptionVec_10 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_exceptionVec_11 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_exceptionVec_12 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_exceptionVec_13 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_exceptionVec_14 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_exceptionVec_15 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_intrVec_0 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_intrVec_1 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_intrVec_2 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_intrVec_3 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_intrVec_4 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_intrVec_5 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_intrVec_6 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_intrVec_7 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_intrVec_8 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_intrVec_9 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_intrVec_10 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_intrVec_11 : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_brIdx : UInt<4> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_cf_crossPageIPFFix : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_ctrl_fuType : UInt<3> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_ctrl_fuOpType : UInt<7> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_ctrl_rfWen : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_ctrl_rfDest : UInt<5> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_ctrl_isNutCoreTrap : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_data_src1 : UInt<64> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_data_src2 : UInt<64> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output io_out_bits_data_imm : UInt<64> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_wb_rfWen : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_wb_rfDest : UInt<5> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_wb_rfData : UInt<64> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_forward_valid : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_forward_wb_rfWen : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_forward_wb_rfDest : UInt<5> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_forward_wb_rfData : UInt<64> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_forward_fuType : UInt<3> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    input io_flush : UInt<1> @[src/main/scala/nutcore/backend/seq/ISU.scala 28:14]
    output _WIRE_1_0 : UInt<1>
    input DISPLAY_ENABLE : UInt<1>
    output _WIRE_8 : UInt<1>
    output _WIRE_2_2 : UInt<1>

    mem rf : @[src/main/scala/nutcore/RF.scala 30:15]
      data-type => UInt<64>
      depth => 32
      read-latency => 0
      write-latency => 1
      reader => io_out_bits_data_src1_MPORT
      reader => io_out_bits_data_src2_MPORT
      reader => MPORT_1
      reader => MPORT_2
      reader => MPORT_3
      reader => MPORT_4
      reader => MPORT_5
      reader => MPORT_6
      reader => MPORT_7
      reader => MPORT_8
      reader => MPORT_9
      reader => MPORT_10
      reader => MPORT_11
      reader => MPORT_12
      reader => MPORT_13
      reader => MPORT_14
      reader => MPORT_15
      reader => MPORT_16
      reader => MPORT_17
      reader => MPORT_18
      reader => MPORT_19
      reader => MPORT_20
      reader => MPORT_21
      reader => MPORT_22
      reader => MPORT_23
      reader => MPORT_24
      reader => MPORT_25
      reader => MPORT_26
      reader => MPORT_27
      reader => MPORT_28
      reader => MPORT_29
      reader => MPORT_30
      reader => MPORT_31
      reader => MPORT_32
      writer => MPORT
      read-under-write => undefined
    node forwardRfWen = and(io_forward_wb_rfWen, io_forward_valid) @[src/main/scala/nutcore/backend/seq/ISU.scala 43:42]
    node _dontForward1_T = neq(io_forward_fuType, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 44:41]
    node _dontForward1_T_1 = neq(io_forward_fuType, UInt<1>("h1")) @[src/main/scala/nutcore/backend/seq/ISU.scala 44:79]
    node dontForward1 = and(_dontForward1_T, _dontForward1_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 44:57]
    node _src1DependEX_T = neq(io_in_0_bits_ctrl_rfSrc1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:69]
    node _src1DependEX_T_1 = eq(io_in_0_bits_ctrl_rfSrc1, io_forward_wb_rfDest) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:88]
    node _src1DependEX_T_2 = and(_src1DependEX_T, _src1DependEX_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:78]
    node src1DependEX = and(_src1DependEX_T_2, forwardRfWen) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:100]
    node _src2DependEX_T = neq(io_in_0_bits_ctrl_rfSrc2, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:69]
    node _src2DependEX_T_1 = eq(io_in_0_bits_ctrl_rfSrc2, io_forward_wb_rfDest) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:88]
    node _src2DependEX_T_2 = and(_src2DependEX_T, _src2DependEX_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:78]
    node src2DependEX = and(_src2DependEX_T_2, forwardRfWen) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:100]
    node _src1DependWB_T = neq(io_in_0_bits_ctrl_rfSrc1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:69]
    node _src1DependWB_T_1 = eq(io_in_0_bits_ctrl_rfSrc1, io_wb_rfDest) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:88]
    node _src1DependWB_T_2 = and(_src1DependWB_T, _src1DependWB_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:78]
    node src1DependWB = and(_src1DependWB_T_2, io_wb_rfWen) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:100]
    node _src2DependWB_T = neq(io_in_0_bits_ctrl_rfSrc2, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:69]
    node _src2DependWB_T_1 = eq(io_in_0_bits_ctrl_rfSrc2, io_wb_rfDest) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:88]
    node _src2DependWB_T_2 = and(_src2DependWB_T, _src2DependWB_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:78]
    node src2DependWB = and(_src2DependWB_T_2, io_wb_rfWen) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:100]
    node _src1ForwardNextCycle_T = eq(dontForward1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 50:46]
    node src1ForwardNextCycle = and(src1DependEX, _src1ForwardNextCycle_T) @[src/main/scala/nutcore/backend/seq/ISU.scala 50:43]
    node _src2ForwardNextCycle_T = eq(dontForward1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 51:46]
    node src2ForwardNextCycle = and(src2DependEX, _src2ForwardNextCycle_T) @[src/main/scala/nutcore/backend/seq/ISU.scala 51:43]
    node _src1Forward_T = eq(src1DependEX, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 52:55]
    node _src1Forward_T_1 = mux(dontForward1, _src1Forward_T, UInt<1>("h1")) @[src/main/scala/nutcore/backend/seq/ISU.scala 52:40]
    node src1Forward = and(src1DependWB, _src1Forward_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 52:34]
    node _src2Forward_T = eq(src2DependEX, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 53:55]
    node _src2Forward_T_1 = mux(dontForward1, _src2Forward_T, UInt<1>("h1")) @[src/main/scala/nutcore/backend/seq/ISU.scala 53:40]
    node src2Forward = and(src2DependWB, _src2Forward_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 53:34]
    reg busy : UInt<32>, clock with :
      reset => (UInt<1>("h0"), busy) @[src/main/scala/nutcore/RF.scala 36:21]
    node _src1Ready_T = dshr(busy, io_in_0_bits_ctrl_rfSrc1) @[src/main/scala/nutcore/RF.scala 37:37]
    node _src1Ready_T_1 = bits(_src1Ready_T, 0, 0) @[src/main/scala/nutcore/RF.scala 37:37]
    node _src1Ready_T_2 = eq(_src1Ready_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 56:19]
    node _src1Ready_T_3 = or(_src1Ready_T_2, src1ForwardNextCycle) @[src/main/scala/nutcore/backend/seq/ISU.scala 56:38]
    node src1Ready = or(_src1Ready_T_3, src1Forward) @[src/main/scala/nutcore/backend/seq/ISU.scala 56:62]
    node _src2Ready_T = dshr(busy, io_in_0_bits_ctrl_rfSrc2) @[src/main/scala/nutcore/RF.scala 37:37]
    node _src2Ready_T_1 = bits(_src2Ready_T, 0, 0) @[src/main/scala/nutcore/RF.scala 37:37]
    node _src2Ready_T_2 = eq(_src2Ready_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 57:19]
    node _src2Ready_T_3 = or(_src2Ready_T_2, src2ForwardNextCycle) @[src/main/scala/nutcore/backend/seq/ISU.scala 57:38]
    node src2Ready = or(_src2Ready_T_3, src2Forward) @[src/main/scala/nutcore/backend/seq/ISU.scala 57:62]
    node _io_out_valid_T = and(io_in_0_valid, src1Ready) @[src/main/scala/nutcore/backend/seq/ISU.scala 58:34]
    node _io_out_valid_T_1 = and(_io_out_valid_T, src2Ready) @[src/main/scala/nutcore/backend/seq/ISU.scala 58:47]
    node _io_out_bits_data_src1_T = eq(io_in_0_bits_ctrl_src1Type, UInt<1>("h1")) @[src/main/scala/nutcore/backend/seq/ISU.scala 64:34]
    node io_out_bits_data_src1_signBit = bits(io_in_0_bits_cf_pc, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _io_out_bits_data_src1_T_1 = bits(io_out_bits_data_src1_signBit, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_out_bits_data_src1_T_2 = mux(_io_out_bits_data_src1_T_1, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_out_bits_data_src1_T_3 = cat(_io_out_bits_data_src1_T_2, io_in_0_bits_cf_pc) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _io_out_bits_data_src1_T_4 = eq(src1ForwardNextCycle, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 66:21]
    node _io_out_bits_data_src1_T_5 = and(src1Forward, _io_out_bits_data_src1_T_4) @[src/main/scala/nutcore/backend/seq/ISU.scala 66:18]
    node _io_out_bits_data_src1_T_6 = neq(io_in_0_bits_ctrl_src1Type, UInt<1>("h1")) @[src/main/scala/nutcore/backend/seq/ISU.scala 67:35]
    node _io_out_bits_data_src1_T_7 = eq(src1ForwardNextCycle, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 67:54]
    node _io_out_bits_data_src1_T_8 = and(_io_out_bits_data_src1_T_6, _io_out_bits_data_src1_T_7) @[src/main/scala/nutcore/backend/seq/ISU.scala 67:51]
    node _io_out_bits_data_src1_T_9 = eq(src1Forward, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 67:79]
    node _io_out_bits_data_src1_T_10 = and(_io_out_bits_data_src1_T_8, _io_out_bits_data_src1_T_9) @[src/main/scala/nutcore/backend/seq/ISU.scala 67:76]
    node _io_out_bits_data_src1_T_11 = eq(io_in_0_bits_ctrl_rfSrc1, UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 31:42]
    node _io_out_bits_data_src1_T_12 = mux(_io_out_bits_data_src1_T_11, UInt<1>("h0"), rf.io_out_bits_data_src1_MPORT.data) @[src/main/scala/nutcore/RF.scala 31:36]
    node _io_out_bits_data_src1_T_13 = mux(_io_out_bits_data_src1_T, _io_out_bits_data_src1_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src1_T_14 = mux(src1ForwardNextCycle, io_forward_wb_rfData, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src1_T_15 = mux(_io_out_bits_data_src1_T_5, io_wb_rfData, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src1_T_16 = mux(_io_out_bits_data_src1_T_10, _io_out_bits_data_src1_T_12, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src1_T_17 = or(_io_out_bits_data_src1_T_13, _io_out_bits_data_src1_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src1_T_18 = or(_io_out_bits_data_src1_T_17, _io_out_bits_data_src1_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src1_T_19 = or(_io_out_bits_data_src1_T_18, _io_out_bits_data_src1_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T = neq(io_in_0_bits_ctrl_src2Type, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 70:34]
    node _io_out_bits_data_src2_T_1 = eq(src2ForwardNextCycle, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 72:21]
    node _io_out_bits_data_src2_T_2 = and(src2Forward, _io_out_bits_data_src2_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 72:18]
    node _io_out_bits_data_src2_T_3 = eq(io_in_0_bits_ctrl_src2Type, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 73:35]
    node _io_out_bits_data_src2_T_4 = eq(src2ForwardNextCycle, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 73:55]
    node _io_out_bits_data_src2_T_5 = and(_io_out_bits_data_src2_T_3, _io_out_bits_data_src2_T_4) @[src/main/scala/nutcore/backend/seq/ISU.scala 73:52]
    node _io_out_bits_data_src2_T_6 = eq(src2Forward, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 73:80]
    node _io_out_bits_data_src2_T_7 = and(_io_out_bits_data_src2_T_5, _io_out_bits_data_src2_T_6) @[src/main/scala/nutcore/backend/seq/ISU.scala 73:77]
    node _io_out_bits_data_src2_T_8 = eq(io_in_0_bits_ctrl_rfSrc2, UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 31:42]
    node _io_out_bits_data_src2_T_9 = mux(_io_out_bits_data_src2_T_8, UInt<1>("h0"), rf.io_out_bits_data_src2_MPORT.data) @[src/main/scala/nutcore/RF.scala 31:36]
    node _io_out_bits_data_src2_T_10 = mux(_io_out_bits_data_src2_T, io_in_0_bits_data_imm, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T_11 = mux(src2ForwardNextCycle, io_forward_wb_rfData, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T_12 = mux(_io_out_bits_data_src2_T_2, io_wb_rfData, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T_13 = mux(_io_out_bits_data_src2_T_7, _io_out_bits_data_src2_T_9, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T_14 = or(_io_out_bits_data_src2_T_10, _io_out_bits_data_src2_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T_15 = or(_io_out_bits_data_src2_T_14, _io_out_bits_data_src2_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_data_src2_T_16 = or(_io_out_bits_data_src2_T_15, _io_out_bits_data_src2_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T = bits(io_wb_rfData, 63, 0) @[src/main/scala/nutcore/RF.scala 32:57]
    node _GEN_0 = validif(io_wb_rfWen, io_wb_rfDest) @[src/main/scala/nutcore/backend/seq/ISU.scala 83:22 src/main/scala/nutcore/RF.scala 32:43]
    node _GEN_1 = validif(io_wb_rfWen, clock) @[src/main/scala/nutcore/backend/seq/ISU.scala 83:22 src/main/scala/nutcore/RF.scala 32:43]
    node _GEN_2 = mux(io_wb_rfWen, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 30:15 src/main/scala/nutcore/backend/seq/ISU.scala 83:22 src/main/scala/nutcore/RF.scala 32:43]
    node _GEN_3 = validif(io_wb_rfWen, UInt<1>("h1")) @[src/main/scala/nutcore/backend/seq/ISU.scala 83:22 src/main/scala/nutcore/RF.scala 32:50]
    node _GEN_4 = validif(io_wb_rfWen, _T) @[src/main/scala/nutcore/backend/seq/ISU.scala 83:22 src/main/scala/nutcore/RF.scala 32:50]
    node _wbClearMask_T = neq(io_wb_rfDest, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:69]
    node _wbClearMask_T_1 = eq(io_wb_rfDest, io_forward_wb_rfDest) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:88]
    node _wbClearMask_T_2 = and(_wbClearMask_T, _wbClearMask_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:78]
    node _wbClearMask_T_3 = and(_wbClearMask_T_2, forwardRfWen) @[src/main/scala/nutcore/backend/seq/ISU.scala 41:100]
    node _wbClearMask_T_4 = eq(_wbClearMask_T_3, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 85:40]
    node _wbClearMask_T_5 = and(io_wb_rfWen, _wbClearMask_T_4) @[src/main/scala/nutcore/backend/seq/ISU.scala 85:37]
    node _wbClearMask_T_6 = dshl(UInt<32>("h1"), io_wb_rfDest) @[src/main/scala/nutcore/RF.scala 38:39]
    node _wbClearMask_T_7 = bits(_wbClearMask_T_6, 31, 0) @[src/main/scala/nutcore/RF.scala 38:46]
    node wbClearMask = mux(_wbClearMask_T_5, _wbClearMask_T_7, UInt<32>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 85:24]
    node _isuFireSetMask_T = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _isuFireSetMask_T_1 = dshl(UInt<32>("h1"), io_in_0_bits_ctrl_rfDest) @[src/main/scala/nutcore/RF.scala 38:39]
    node _isuFireSetMask_T_2 = bits(_isuFireSetMask_T_1, 31, 0) @[src/main/scala/nutcore/RF.scala 38:46]
    node isuFireSetMask = mux(_isuFireSetMask_T, _isuFireSetMask_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 87:27]
    node _T_1 = mux(UInt<1>("h1"), UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 88:40]
    node _busy_T = not(_T_1) @[src/main/scala/nutcore/RF.scala 44:26]
    node _busy_T_1 = and(busy, _busy_T) @[src/main/scala/nutcore/RF.scala 44:24]
    node _busy_T_2 = or(_busy_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 44:38]
    node _busy_T_3 = bits(_busy_T_2, 31, 1) @[src/main/scala/nutcore/RF.scala 44:48]
    node _busy_T_4 = cat(_busy_T_3, UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 44:16]
    node _busy_T_5 = not(wbClearMask) @[src/main/scala/nutcore/RF.scala 44:26]
    node _busy_T_6 = and(busy, _busy_T_5) @[src/main/scala/nutcore/RF.scala 44:24]
    node _busy_T_7 = or(_busy_T_6, isuFireSetMask) @[src/main/scala/nutcore/RF.scala 44:38]
    node _busy_T_8 = bits(_busy_T_7, 31, 1) @[src/main/scala/nutcore/RF.scala 44:48]
    node _busy_T_9 = cat(_busy_T_8, UInt<1>("h0")) @[src/main/scala/nutcore/RF.scala 44:16]
    node _GEN_5 = mux(io_flush, _busy_T_4, _busy_T_9) @[src/main/scala/nutcore/RF.scala 44:{10,10} src/main/scala/nutcore/backend/seq/ISU.scala 88:19]
    node _io_in_0_ready_T = eq(io_in_0_valid, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 91:21]
    node _io_in_0_ready_T_1 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_0_ready_T_2 = or(_io_in_0_ready_T, _io_in_0_ready_T_1) @[src/main/scala/nutcore/backend/seq/ISU.scala 91:37]
    node _T_2 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_3 = and(_T_2, enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_4 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_6 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_7 = eq(_T_6, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_8 = eq(io_out_valid, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 97:52]
    node _T_9 = and(io_in_0_valid, _T_8) @[src/main/scala/nutcore/backend/seq/ISU.scala 97:49]
    node _T_10 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_11 = eq(_T_10, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/ISU.scala 98:50]
    node _T_12 = and(io_out_valid, _T_11) @[src/main/scala/nutcore/backend/seq/ISU.scala 98:47]
    node _T_13 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _io_out_bits_data_src1_WIRE = _io_out_bits_data_src1_T_19 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_out_bits_data_src2_WIRE = _io_out_bits_data_src2_T_16 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _WIRE = _T_9 @[src/main/scala/nutcore/backend/seq/ISU.scala 97:{33,33}]
    node _WIRE_1 = _T_12 @[src/main/scala/nutcore/backend/seq/ISU.scala 98:{33,33}]
    node _WIRE_2 = _T_13 @[src/main/scala/nutcore/backend/seq/ISU.scala 99:{33,33}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io_in_0_ready <= _io_in_0_ready_T_2 @[src/main/scala/nutcore/backend/seq/ISU.scala 91:18]
    io_in_1_ready <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/ISU.scala 92:18]
    io_out_valid <= _io_out_valid_T_1 @[src/main/scala/nutcore/backend/seq/ISU.scala 58:16]
    io_out_bits_cf_instr <= io_in_0_bits_cf_instr @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_pc <= io_in_0_bits_cf_pc @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_pnpc <= io_in_0_bits_cf_pnpc @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    skip
    skip
    skip
    io_out_bits_cf_exceptionVec_0 <= io_in_0_bits_cf_exceptionVec_0 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_exceptionVec_1 <= io_in_0_bits_cf_exceptionVec_1 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_exceptionVec_2 <= io_in_0_bits_cf_exceptionVec_2 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_exceptionVec_3 <= io_in_0_bits_cf_exceptionVec_3 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    skip
    io_out_bits_cf_exceptionVec_5 <= io_in_0_bits_cf_exceptionVec_5 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    skip
    io_out_bits_cf_exceptionVec_7 <= io_in_0_bits_cf_exceptionVec_7 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_exceptionVec_8 <= io_in_0_bits_cf_exceptionVec_8 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_exceptionVec_9 <= io_in_0_bits_cf_exceptionVec_9 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_exceptionVec_10 <= io_in_0_bits_cf_exceptionVec_10 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_exceptionVec_11 <= io_in_0_bits_cf_exceptionVec_11 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_exceptionVec_12 <= io_in_0_bits_cf_exceptionVec_12 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_exceptionVec_13 <= io_in_0_bits_cf_exceptionVec_13 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_exceptionVec_14 <= io_in_0_bits_cf_exceptionVec_14 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_exceptionVec_15 <= io_in_0_bits_cf_exceptionVec_15 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_intrVec_0 <= io_in_0_bits_cf_intrVec_0 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_intrVec_1 <= io_in_0_bits_cf_intrVec_1 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_intrVec_2 <= io_in_0_bits_cf_intrVec_2 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_intrVec_3 <= io_in_0_bits_cf_intrVec_3 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_intrVec_4 <= io_in_0_bits_cf_intrVec_4 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_intrVec_5 <= io_in_0_bits_cf_intrVec_5 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_intrVec_6 <= io_in_0_bits_cf_intrVec_6 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_intrVec_7 <= io_in_0_bits_cf_intrVec_7 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_intrVec_8 <= io_in_0_bits_cf_intrVec_8 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_intrVec_9 <= io_in_0_bits_cf_intrVec_9 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_intrVec_10 <= io_in_0_bits_cf_intrVec_10 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_intrVec_11 <= io_in_0_bits_cf_intrVec_11 @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    io_out_bits_cf_brIdx <= io_in_0_bits_cf_brIdx @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    skip
    io_out_bits_cf_crossPageIPFFix <= io_in_0_bits_cf_crossPageIPFFix @[src/main/scala/nutcore/backend/seq/ISU.scala 77:18]
    skip
    skip
    skip
    skip
    io_out_bits_ctrl_fuType <= io_in_0_bits_ctrl_fuType @[src/main/scala/nutcore/backend/seq/ISU.scala 78:20]
    io_out_bits_ctrl_fuOpType <= io_in_0_bits_ctrl_fuOpType @[src/main/scala/nutcore/backend/seq/ISU.scala 78:20]
    skip
    skip
    io_out_bits_ctrl_rfWen <= io_in_0_bits_ctrl_rfWen @[src/main/scala/nutcore/backend/seq/ISU.scala 78:20]
    io_out_bits_ctrl_rfDest <= io_in_0_bits_ctrl_rfDest @[src/main/scala/nutcore/backend/seq/ISU.scala 78:20]
    io_out_bits_ctrl_isNutCoreTrap <= io_in_0_bits_ctrl_isNutCoreTrap @[src/main/scala/nutcore/backend/seq/ISU.scala 78:20]
    skip
    skip
    skip
    skip
    io_out_bits_data_src1 <= _io_out_bits_data_src1_WIRE @[src/main/scala/nutcore/backend/seq/ISU.scala 63:25]
    io_out_bits_data_src2 <= _io_out_bits_data_src2_WIRE @[src/main/scala/nutcore/backend/seq/ISU.scala 69:25]
    io_out_bits_data_imm <= io_in_0_bits_data_imm @[src/main/scala/nutcore/backend/seq/ISU.scala 75:25]
    _WIRE_1_0 <= _WIRE_1
    _WIRE_8 <= _WIRE
    _WIRE_2_2 <= _WIRE_2
    busy <= mux(reset, UInt<32>("h0"), _GEN_5) @[src/main/scala/nutcore/RF.scala 36:{21,21}]
    rf.io_out_bits_data_src1_MPORT.addr <= io_in_0_bits_ctrl_rfSrc1 @[src/main/scala/nutcore/RF.scala 31:58]
    rf.io_out_bits_data_src1_MPORT.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.io_out_bits_data_src1_MPORT.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.io_out_bits_data_src2_MPORT.addr <= io_in_0_bits_ctrl_rfSrc2 @[src/main/scala/nutcore/RF.scala 31:58]
    rf.io_out_bits_data_src2_MPORT.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.io_out_bits_data_src2_MPORT.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_1.addr <= UInt<5>("h0") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_1.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_1.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_2.addr <= UInt<5>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_2.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_2.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_3.addr <= UInt<5>("h2") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_3.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_3.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_4.addr <= UInt<5>("h3") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_4.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_4.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_5.addr <= UInt<5>("h4") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_5.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_5.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_6.addr <= UInt<5>("h5") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_6.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_6.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_7.addr <= UInt<5>("h6") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_7.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_7.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_8.addr <= UInt<5>("h7") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_8.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_8.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_9.addr <= UInt<5>("h8") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_9.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_9.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_10.addr <= UInt<5>("h9") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_10.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_10.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_11.addr <= UInt<5>("ha") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_11.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_11.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_12.addr <= UInt<5>("hb") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_12.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_12.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_13.addr <= UInt<5>("hc") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_13.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_13.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_14.addr <= UInt<5>("hd") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_14.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_14.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_15.addr <= UInt<5>("he") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_15.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_15.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_16.addr <= UInt<5>("hf") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_16.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_16.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_17.addr <= UInt<5>("h10") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_17.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_17.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_18.addr <= UInt<5>("h11") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_18.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_18.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_19.addr <= UInt<5>("h12") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_19.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_19.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_20.addr <= UInt<5>("h13") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_20.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_20.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_21.addr <= UInt<5>("h14") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_21.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_21.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_22.addr <= UInt<5>("h15") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_22.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_22.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_23.addr <= UInt<5>("h16") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_23.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_23.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_24.addr <= UInt<5>("h17") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_24.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_24.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_25.addr <= UInt<5>("h18") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_25.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_25.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_26.addr <= UInt<5>("h19") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_26.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_26.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_27.addr <= UInt<5>("h1a") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_27.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_27.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_28.addr <= UInt<5>("h1b") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_28.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_28.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_29.addr <= UInt<5>("h1c") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_29.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_29.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_30.addr <= UInt<5>("h1d") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_30.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_30.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_31.addr <= UInt<5>("h1e") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_31.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_31.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_32.addr <= UInt<5>("h1f") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_32.en <= UInt<1>("h1") @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT_32.clk <= clock @[src/main/scala/nutcore/RF.scala 31:58]
    rf.MPORT.addr <= _GEN_0
    rf.MPORT.en <= _GEN_2
    rf.MPORT.clk <= _GEN_1
    rf.MPORT.data <= _GEN_4
    rf.MPORT.mask <= _GEN_3
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T_3), _T_5), UInt<1>("h1")), "[%d] ISU: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_3), _T_7), UInt<1>("h1")), "issue: pc %x npc %x instr %x src1 %x src2 %x imm %x\n", io_out_bits_cf_pc, io_out_bits_cf_pnpc, io_out_bits_cf_instr, io_out_bits_data_src1, io_out_bits_data_src2, io_out_bits_data_imm) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]

  module ALU :
    input clock : Clock
    input reset : UInt<1>
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 76:14]
    input io_in_bits_src1 : UInt<64> @[src/main/scala/nutcore/backend/fu/ALU.scala 76:14]
    input io_in_bits_src2 : UInt<64> @[src/main/scala/nutcore/backend/fu/ALU.scala 76:14]
    input io_in_bits_func : UInt<7> @[src/main/scala/nutcore/backend/fu/ALU.scala 76:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 76:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 76:14]
    output io_out_bits : UInt<64> @[src/main/scala/nutcore/backend/fu/ALU.scala 76:14]
    input io_cfIn_instr : UInt<64> @[src/main/scala/nutcore/backend/fu/ALU.scala 76:14]
    input io_cfIn_pc : UInt<39> @[src/main/scala/nutcore/backend/fu/ALU.scala 76:14]
    input io_cfIn_pnpc : UInt<39> @[src/main/scala/nutcore/backend/fu/ALU.scala 76:14]
    input io_cfIn_brIdx : UInt<4> @[src/main/scala/nutcore/backend/fu/ALU.scala 76:14]
    output io_redirect_target : UInt<39> @[src/main/scala/nutcore/backend/fu/ALU.scala 76:14]
    output io_redirect_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/ALU.scala 76:14]
    input io_offset : UInt<64> @[src/main/scala/nutcore/backend/fu/ALU.scala 76:14]
    output _WIRE_2_0 : UInt<1>
    output REG_0_valid : UInt<1>
    output REG_0_pc : UInt<39>
    output REG_0_isMissPredict : UInt<1>
    output REG_0_actualTarget : UInt<39>
    output REG_0_actualTaken : UInt<1>
    output REG_0_fuOpType : UInt<7>
    output REG_0_btbType : UInt<2>
    output REG_0_isRVC : UInt<1>
    output _WIRE_15_0 : UInt<1>
    input DISPLAY_ENABLE : UInt<1>
    output _WIRE_13_0 : UInt<1>
    output _WIRE_6_0 : UInt<1>
    output _WIRE_5_0 : UInt<1>
    output _WIRE_4_1 : UInt<1>
    output _WIRE_3_0 : UInt<1>
    output _WIRE_10_0 : UInt<1>
    output _WIRE_9_0 : UInt<1>
    output _WIRE_8_0 : UInt<1>
    output _WIRE_7_0 : UInt<1>
    output _WIRE_1_2 : UInt<1>
    output _WIRE_12_0 : UInt<1>
    output _WIRE_14_0 : UInt<1>
    output _WIRE_11_0 : UInt<1>
    output _WIRE_16_0 : UInt<1>

    node _isAdderSub_T = bits(io_in_bits_func, 6, 6) @[src/main/scala/nutcore/backend/fu/ALU.scala 60:31]
    node isAdderSub = eq(_isAdderSub_T, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 87:20]
    node _adderRes_T = bits(isAdderSub, 0, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 88:39]
    node _adderRes_T_1 = mux(_adderRes_T, UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 88:39]
    node _adderRes_T_2 = xor(io_in_bits_src2, _adderRes_T_1) @[src/main/scala/nutcore/backend/fu/ALU.scala 88:33]
    node _adderRes_T_3 = add(io_in_bits_src1, _adderRes_T_2) @[src/main/scala/nutcore/backend/fu/ALU.scala 88:24]
    node _adderRes_T_4 = add(_adderRes_T_3, isAdderSub) @[src/main/scala/nutcore/backend/fu/ALU.scala 88:60]
    node adderRes = tail(_adderRes_T_4, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 88:60]
    node xorRes = xor(io_in_bits_src1, io_in_bits_src2) @[src/main/scala/nutcore/backend/fu/ALU.scala 89:21]
    node _sltu_T = bits(adderRes, 64, 64) @[src/main/scala/nutcore/backend/fu/ALU.scala 90:23]
    node sltu = eq(_sltu_T, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 90:14]
    node _slt_T = bits(xorRes, 63, 63) @[src/main/scala/nutcore/backend/fu/ALU.scala 91:19]
    node slt = xor(_slt_T, sltu) @[src/main/scala/nutcore/backend/fu/ALU.scala 91:28]
    node _shsrc1_T = bits(io_in_bits_src1, 63, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 93:44]
    node _shsrc1_T_1 = bits(io_in_bits_src1, 31, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 94:35]
    node _shsrc1_T_2 = cat(UInt<32>("h0"), _shsrc1_T_1) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _shsrc1_T_3 = bits(io_in_bits_src1, 31, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 95:35]
    node shsrc1_signBit = bits(_shsrc1_T_3, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _shsrc1_T_4 = bits(shsrc1_signBit, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _shsrc1_T_5 = mux(_shsrc1_T_4, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _shsrc1_T_6 = cat(_shsrc1_T_5, _shsrc1_T_3) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _shsrc1_T_7 = eq(UInt<6>("h25"), io_in_bits_func) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _shsrc1_T_8 = mux(_shsrc1_T_7, _shsrc1_T_2, _shsrc1_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _shsrc1_T_9 = eq(UInt<6>("h2d"), io_in_bits_func) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node shsrc1 = mux(_shsrc1_T_9, _shsrc1_T_6, _shsrc1_T_8) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _shamt_T = bits(io_in_bits_func, 5, 5) @[src/main/scala/nutcore/backend/fu/ALU.scala 45:34]
    node _shamt_T_1 = bits(io_in_bits_src2, 4, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 97:49]
    node _shamt_T_2 = bits(io_in_bits_src2, 5, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 97:77]
    node shamt = mux(_shamt_T, _shamt_T_1, _shamt_T_2) @[src/main/scala/nutcore/backend/fu/ALU.scala 97:18]
    node _res_T = bits(io_in_bits_func, 3, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 98:35]
    node _res_T_1 = dshl(shsrc1, shamt) @[src/main/scala/nutcore/backend/fu/ALU.scala 99:33]
    node _res_T_2 = bits(_res_T_1, 63, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 99:42]
    node _res_T_3 = cat(UInt<63>("h0"), slt) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _res_T_4 = cat(UInt<63>("h0"), sltu) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _res_T_5 = dshr(shsrc1, shamt) @[src/main/scala/nutcore/backend/fu/ALU.scala 103:32]
    node _res_T_6 = or(io_in_bits_src1, io_in_bits_src2) @[src/main/scala/nutcore/backend/fu/ALU.scala 104:30]
    node _res_T_7 = and(io_in_bits_src1, io_in_bits_src2) @[src/main/scala/nutcore/backend/fu/ALU.scala 105:30]
    node _res_T_8 = asSInt(shsrc1) @[src/main/scala/nutcore/backend/fu/ALU.scala 106:32]
    node _res_T_9 = dshr(_res_T_8, shamt) @[src/main/scala/nutcore/backend/fu/ALU.scala 106:39]
    node _res_T_10 = asUInt(_res_T_9) @[src/main/scala/nutcore/backend/fu/ALU.scala 106:49]
    node _res_T_11 = eq(UInt<1>("h1"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_12 = mux(_res_T_11, _res_T_2, adderRes) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_13 = eq(UInt<2>("h2"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_14 = mux(_res_T_13, _res_T_3, _res_T_12) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_15 = eq(UInt<2>("h3"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_16 = mux(_res_T_15, _res_T_4, _res_T_14) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_17 = eq(UInt<3>("h4"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_18 = mux(_res_T_17, xorRes, _res_T_16) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_19 = eq(UInt<3>("h5"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_20 = mux(_res_T_19, _res_T_5, _res_T_18) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_21 = eq(UInt<3>("h6"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_22 = mux(_res_T_21, _res_T_6, _res_T_20) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_23 = eq(UInt<3>("h7"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_24 = mux(_res_T_23, _res_T_7, _res_T_22) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_25 = eq(UInt<4>("hd"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node res = mux(_res_T_25, _res_T_10, _res_T_24) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _aluRes_T = bits(io_in_bits_func, 5, 5) @[src/main/scala/nutcore/backend/fu/ALU.scala 45:34]
    node _aluRes_T_1 = bits(res, 31, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 108:57]
    node aluRes_signBit = bits(_aluRes_T_1, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _aluRes_T_2 = bits(aluRes_signBit, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _aluRes_T_3 = mux(_aluRes_T_2, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _aluRes_T_4 = cat(_aluRes_T_3, _aluRes_T_1) @[src/main/scala/utils/BitUtils.scala 42:41]
    node aluRes = mux(_aluRes_T, _aluRes_T_4, res) @[src/main/scala/nutcore/backend/fu/ALU.scala 108:19]
    node _T = orr(xorRes) @[src/main/scala/nutcore/backend/fu/ALU.scala 111:56]
    node _T_1 = eq(_T, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 111:48]
    node _isBranch_T = bits(io_in_bits_func, 3, 3) @[src/main/scala/nutcore/backend/fu/ALU.scala 63:35]
    node isBranch = eq(_isBranch_T, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 63:30]
    node isBru = bits(io_in_bits_func, 4, 4) @[src/main/scala/nutcore/backend/fu/ALU.scala 62:31]
    node _taken_T = bits(io_in_bits_func, 2, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 65:39]
    node _taken_T_1 = eq(UInt<2>("h0"), _taken_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _taken_T_2 = eq(UInt<2>("h2"), _taken_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _taken_T_3 = eq(UInt<2>("h3"), _taken_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _taken_T_4 = mux(_taken_T_1, _T_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _taken_T_5 = mux(_taken_T_2, slt, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _taken_T_6 = mux(_taken_T_3, sltu, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _taken_T_7 = or(_taken_T_4, _taken_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _taken_T_8 = or(_taken_T_7, _taken_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _taken_T_9 = bits(io_in_bits_func, 0, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 66:40]
    node _taken_WIRE = _taken_T_8 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node taken = xor(_taken_WIRE, _taken_T_9) @[src/main/scala/nutcore/backend/fu/ALU.scala 118:72]
    node _target_T = add(io_cfIn_pc, io_offset) @[src/main/scala/nutcore/backend/fu/ALU.scala 119:41]
    node _target_T_1 = tail(_target_T, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 119:41]
    node _target_T_2 = mux(isBranch, _target_T_1, adderRes) @[src/main/scala/nutcore/backend/fu/ALU.scala 119:19]
    node target = bits(_target_T_2, 38, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 119:63]
    node _predictWrong_T = eq(taken, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 120:26]
    node _predictWrong_T_1 = and(_predictWrong_T, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 120:33]
    node _predictWrong_T_2 = bits(io_cfIn_brIdx, 0, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 120:59]
    node _predictWrong_T_3 = bits(io_cfIn_brIdx, 0, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 120:78]
    node _predictWrong_T_4 = eq(_predictWrong_T_3, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 120:64]
    node _predictWrong_T_5 = neq(io_redirect_target, io_cfIn_pnpc) @[src/main/scala/nutcore/backend/fu/ALU.scala 120:105]
    node _predictWrong_T_6 = or(_predictWrong_T_4, _predictWrong_T_5) @[src/main/scala/nutcore/backend/fu/ALU.scala 120:82]
    node predictWrong = mux(_predictWrong_T_1, _predictWrong_T_2, _predictWrong_T_6) @[src/main/scala/nutcore/backend/fu/ALU.scala 120:25]
    node _isRVC_T = bits(io_cfIn_instr, 1, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 121:29]
    node isRVC = neq(_isRVC_T, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/ALU.scala 121:35]
    node _T_2 = bits(io_cfIn_instr, 1, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:23]
    node _T_3 = eq(_T_2, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:29]
    node _T_4 = or(_T_3, isRVC) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:41]
    node _T_5 = eq(io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:53]
    node _T_6 = or(_T_4, _T_5) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:50]
    node _T_7 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:9]
    node _T_8 = eq(_T_7, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:9]
    node _T_9 = eq(_T_6, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 122:9]
    node _T_10 = bits(io_cfIn_instr, 1, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 123:32]
    node _T_11 = eq(_T_10, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/ALU.scala 123:38]
    node _T_12 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 123:55]
    node _T_13 = neq(_T_11, _T_12) @[src/main/scala/nutcore/backend/fu/ALU.scala 123:51]
    node _T_14 = and(io_in_valid, _T_13) @[src/main/scala/nutcore/backend/fu/ALU.scala 123:15]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_15 = and(_T_14, enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_16 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_17 = eq(_T_16, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_18 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_19 = eq(_T_18, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _io_redirect_target_T = eq(taken, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:29]
    node _io_redirect_target_T_1 = and(_io_redirect_target_T, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:36]
    node _io_redirect_target_T_2 = add(io_cfIn_pc, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:71]
    node _io_redirect_target_T_3 = tail(_io_redirect_target_T_2, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:71]
    node _io_redirect_target_T_4 = add(io_cfIn_pc, UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:89]
    node _io_redirect_target_T_5 = tail(_io_redirect_target_T_4, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:89]
    node _io_redirect_target_T_6 = mux(isRVC, _io_redirect_target_T_3, _io_redirect_target_T_5) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:52]
    node _io_redirect_target_T_7 = mux(_io_redirect_target_T_1, _io_redirect_target_T_6, target) @[src/main/scala/nutcore/backend/fu/ALU.scala 124:28]
    node _io_redirect_valid_T = and(io_in_valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 126:30]
    node _io_redirect_valid_T_1 = and(_io_redirect_valid_T, predictWrong) @[src/main/scala/nutcore/backend/fu/ALU.scala 126:39]
    node _io_out_bits_T = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 132:33]
    node io_out_bits_signBit = bits(io_cfIn_pc, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _io_out_bits_T_1 = bits(io_out_bits_signBit, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_out_bits_T_2 = mux(_io_out_bits_T_1, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_out_bits_T_3 = cat(_io_out_bits_T_2, io_cfIn_pc) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _io_out_bits_T_4 = add(_io_out_bits_T_3, UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/ALU.scala 132:71]
    node _io_out_bits_T_5 = tail(_io_out_bits_T_4, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 132:71]
    node io_out_bits_signBit_1 = bits(io_cfIn_pc, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _io_out_bits_T_6 = bits(io_out_bits_signBit_1, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_out_bits_T_7 = mux(_io_out_bits_T_6, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_out_bits_T_8 = cat(_io_out_bits_T_7, io_cfIn_pc) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _io_out_bits_T_9 = add(_io_out_bits_T_8, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/ALU.scala 132:108]
    node _io_out_bits_T_10 = tail(_io_out_bits_T_9, 1) @[src/main/scala/nutcore/backend/fu/ALU.scala 132:108]
    node _io_out_bits_T_11 = mux(_io_out_bits_T, _io_out_bits_T_5, _io_out_bits_T_10) @[src/main/scala/nutcore/backend/fu/ALU.scala 132:32]
    node _io_out_bits_T_12 = mux(isBru, _io_out_bits_T_11, aluRes) @[src/main/scala/nutcore/backend/fu/ALU.scala 132:21]
    node _T_20 = and(io_in_valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 134:15]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_21 = and(_T_20, enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_22 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_23 = eq(_T_22, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_24 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_25 = eq(_T_24, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_26 = and(io_in_valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 135:15]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_27 = and(_T_26, enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_28 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_29 = eq(_T_28, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_30 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_31 = eq(_T_30, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_32 = and(io_in_valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 136:15]
    node _T_33 = eq(io_in_bits_func, UInt<7>("h58")) @[src/main/scala/nutcore/backend/fu/ALU.scala 136:162]
    node _T_34 = eq(io_in_bits_func, UInt<7>("h5c")) @[src/main/scala/nutcore/backend/fu/ALU.scala 136:188]
    node _T_35 = or(_T_33, _T_34) @[src/main/scala/nutcore/backend/fu/ALU.scala 136:180]
    node _T_36 = eq(io_in_bits_func, UInt<7>("h5a")) @[src/main/scala/nutcore/backend/fu/ALU.scala 136:214]
    node _T_37 = eq(io_in_bits_func, UInt<7>("h5e")) @[src/main/scala/nutcore/backend/fu/ALU.scala 136:239]
    reg c_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_3) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_38 = and(_T_32, enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_39 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_40 = eq(_T_39, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_41 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_42 = eq(_T_41, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_4) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_8 = add(c_4, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_9 = tail(_c_T_8, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_4 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_43 = and(UInt<1>("h1"), enableDisplay_4) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_44 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_45 = eq(_T_44, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_46 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_47 = eq(_T_46, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_48 = and(io_in_valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 143:15]
    node _T_49 = and(io_in_valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 143:147]
    node _T_50 = eq(UInt<5>("h10"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_51 = eq(UInt<5>("h11"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_52 = eq(UInt<5>("h14"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_53 = eq(UInt<5>("h15"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_54 = eq(UInt<5>("h16"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_55 = eq(UInt<5>("h17"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_56 = eq(UInt<7>("h5c"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_57 = eq(UInt<7>("h5e"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_58 = eq(UInt<7>("h58"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_59 = eq(UInt<7>("h5a"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _T_60 = mux(_T_50, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_61 = mux(_T_51, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_62 = mux(_T_52, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_63 = mux(_T_53, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_64 = mux(_T_54, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_65 = mux(_T_55, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_66 = mux(_T_56, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_67 = mux(_T_57, UInt<2>("h3"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_68 = mux(_T_58, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_69 = mux(_T_59, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_70 = or(_T_60, _T_61) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_71 = or(_T_70, _T_62) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_72 = or(_T_71, _T_63) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_73 = or(_T_72, _T_64) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_74 = or(_T_73, _T_65) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_75 = or(_T_74, _T_66) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_76 = or(_T_75, _T_67) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_77 = or(_T_76, _T_68) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_78 = or(_T_77, _T_69) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    reg c_5 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_5) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_10 = add(c_5, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_11 = tail(_c_T_10, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_5 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_79 = and(_T_48, enableDisplay_5) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_80 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_81 = eq(_T_80, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_82 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_83 = eq(_T_82, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _bpuUpdateReq_valid_T = and(io_in_valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 149:31]
    node _bpuUpdateReq_btbType_T = eq(UInt<5>("h10"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_1 = eq(UInt<5>("h11"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_2 = eq(UInt<5>("h14"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_3 = eq(UInt<5>("h15"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_4 = eq(UInt<5>("h16"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_5 = eq(UInt<5>("h17"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_6 = eq(UInt<7>("h5c"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_7 = eq(UInt<7>("h5e"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_8 = eq(UInt<7>("h58"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_9 = eq(UInt<7>("h5a"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _bpuUpdateReq_btbType_T_10 = mux(_bpuUpdateReq_btbType_T, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_11 = mux(_bpuUpdateReq_btbType_T_1, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_12 = mux(_bpuUpdateReq_btbType_T_2, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_13 = mux(_bpuUpdateReq_btbType_T_3, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_14 = mux(_bpuUpdateReq_btbType_T_4, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_15 = mux(_bpuUpdateReq_btbType_T_5, UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_16 = mux(_bpuUpdateReq_btbType_T_6, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_17 = mux(_bpuUpdateReq_btbType_T_7, UInt<2>("h3"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_18 = mux(_bpuUpdateReq_btbType_T_8, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_19 = mux(_bpuUpdateReq_btbType_T_9, UInt<2>("h2"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_20 = or(_bpuUpdateReq_btbType_T_10, _bpuUpdateReq_btbType_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_21 = or(_bpuUpdateReq_btbType_T_20, _bpuUpdateReq_btbType_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_22 = or(_bpuUpdateReq_btbType_T_21, _bpuUpdateReq_btbType_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_23 = or(_bpuUpdateReq_btbType_T_22, _bpuUpdateReq_btbType_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_24 = or(_bpuUpdateReq_btbType_T_23, _bpuUpdateReq_btbType_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_25 = or(_bpuUpdateReq_btbType_T_24, _bpuUpdateReq_btbType_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_26 = or(_bpuUpdateReq_btbType_T_25, _bpuUpdateReq_btbType_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_27 = or(_bpuUpdateReq_btbType_T_26, _bpuUpdateReq_btbType_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _bpuUpdateReq_btbType_T_28 = or(_bpuUpdateReq_btbType_T_27, _bpuUpdateReq_btbType_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    reg REG_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG_valid) @[src/main/scala/nutcore/backend/fu/ALU.scala 159:34]
    reg REG_pc : UInt<39>, clock with :
      reset => (UInt<1>("h0"), REG_pc) @[src/main/scala/nutcore/backend/fu/ALU.scala 159:34]
    reg REG_isMissPredict : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG_isMissPredict) @[src/main/scala/nutcore/backend/fu/ALU.scala 159:34]
    reg REG_actualTarget : UInt<39>, clock with :
      reset => (UInt<1>("h0"), REG_actualTarget) @[src/main/scala/nutcore/backend/fu/ALU.scala 159:34]
    reg REG_actualTaken : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG_actualTaken) @[src/main/scala/nutcore/backend/fu/ALU.scala 159:34]
    reg REG_fuOpType : UInt<7>, clock with :
      reset => (UInt<1>("h0"), REG_fuOpType) @[src/main/scala/nutcore/backend/fu/ALU.scala 159:34]
    reg REG_btbType : UInt<2>, clock with :
      reset => (UInt<1>("h0"), REG_btbType) @[src/main/scala/nutcore/backend/fu/ALU.scala 159:34]
    reg REG_isRVC : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG_isRVC) @[src/main/scala/nutcore/backend/fu/ALU.scala 159:34]
    node _right_T = and(io_in_valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 161:23]
    node _right_T_1 = eq(predictWrong, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 161:35]
    node right = and(_right_T, _right_T_1) @[src/main/scala/nutcore/backend/fu/ALU.scala 161:32]
    node _wrong_T = and(io_in_valid, isBru) @[src/main/scala/nutcore/backend/fu/ALU.scala 162:23]
    node wrong = and(_wrong_T, predictWrong) @[src/main/scala/nutcore/backend/fu/ALU.scala 162:32]
    node _T_84 = and(right, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 163:42]
    node _T_85 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 164:42]
    node _T_86 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 165:42]
    node _T_87 = bits(io_cfIn_pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 165:67]
    node _T_88 = eq(_T_87, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 165:72]
    node _T_89 = and(_T_86, _T_88) @[src/main/scala/nutcore/backend/fu/ALU.scala 165:54]
    node _T_90 = and(_T_89, isRVC) @[src/main/scala/nutcore/backend/fu/ALU.scala 165:82]
    node _T_91 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 166:42]
    node _T_92 = bits(io_cfIn_pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 166:67]
    node _T_93 = eq(_T_92, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 166:72]
    node _T_94 = and(_T_91, _T_93) @[src/main/scala/nutcore/backend/fu/ALU.scala 166:54]
    node _T_95 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 166:85]
    node _T_96 = and(_T_94, _T_95) @[src/main/scala/nutcore/backend/fu/ALU.scala 166:82]
    node _T_97 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 167:42]
    node _T_98 = bits(io_cfIn_pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 167:67]
    node _T_99 = eq(_T_98, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/ALU.scala 167:72]
    node _T_100 = and(_T_97, _T_99) @[src/main/scala/nutcore/backend/fu/ALU.scala 167:54]
    node _T_101 = and(_T_100, isRVC) @[src/main/scala/nutcore/backend/fu/ALU.scala 167:82]
    node _T_102 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 168:42]
    node _T_103 = bits(io_cfIn_pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 168:67]
    node _T_104 = eq(_T_103, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/ALU.scala 168:72]
    node _T_105 = and(_T_102, _T_104) @[src/main/scala/nutcore/backend/fu/ALU.scala 168:54]
    node _T_106 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 168:85]
    node _T_107 = and(_T_105, _T_106) @[src/main/scala/nutcore/backend/fu/ALU.scala 168:82]
    node _T_108 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 169:42]
    node _T_109 = bits(io_cfIn_pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 169:67]
    node _T_110 = eq(_T_109, UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/ALU.scala 169:72]
    node _T_111 = and(_T_108, _T_110) @[src/main/scala/nutcore/backend/fu/ALU.scala 169:54]
    node _T_112 = and(_T_111, isRVC) @[src/main/scala/nutcore/backend/fu/ALU.scala 169:82]
    node _T_113 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 170:42]
    node _T_114 = bits(io_cfIn_pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 170:67]
    node _T_115 = eq(_T_114, UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/ALU.scala 170:72]
    node _T_116 = and(_T_113, _T_115) @[src/main/scala/nutcore/backend/fu/ALU.scala 170:54]
    node _T_117 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 170:85]
    node _T_118 = and(_T_116, _T_117) @[src/main/scala/nutcore/backend/fu/ALU.scala 170:82]
    node _T_119 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 171:42]
    node _T_120 = bits(io_cfIn_pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 171:67]
    node _T_121 = eq(_T_120, UInt<3>("h6")) @[src/main/scala/nutcore/backend/fu/ALU.scala 171:72]
    node _T_122 = and(_T_119, _T_121) @[src/main/scala/nutcore/backend/fu/ALU.scala 171:54]
    node _T_123 = and(_T_122, isRVC) @[src/main/scala/nutcore/backend/fu/ALU.scala 171:82]
    node _T_124 = and(wrong, isBranch) @[src/main/scala/nutcore/backend/fu/ALU.scala 172:42]
    node _T_125 = bits(io_cfIn_pc, 2, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 172:67]
    node _T_126 = eq(_T_125, UInt<3>("h6")) @[src/main/scala/nutcore/backend/fu/ALU.scala 172:72]
    node _T_127 = and(_T_124, _T_126) @[src/main/scala/nutcore/backend/fu/ALU.scala 172:54]
    node _T_128 = eq(isRVC, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/ALU.scala 172:85]
    node _T_129 = and(_T_127, _T_128) @[src/main/scala/nutcore/backend/fu/ALU.scala 172:82]
    node _T_130 = eq(io_in_bits_func, UInt<7>("h58")) @[src/main/scala/nutcore/backend/fu/ALU.scala 173:51]
    node _T_131 = eq(io_in_bits_func, UInt<7>("h5c")) @[src/main/scala/nutcore/backend/fu/ALU.scala 173:77]
    node _T_132 = or(_T_130, _T_131) @[src/main/scala/nutcore/backend/fu/ALU.scala 173:69]
    node _T_133 = and(right, _T_132) @[src/main/scala/nutcore/backend/fu/ALU.scala 173:42]
    node _T_134 = eq(io_in_bits_func, UInt<7>("h58")) @[src/main/scala/nutcore/backend/fu/ALU.scala 174:51]
    node _T_135 = eq(io_in_bits_func, UInt<7>("h5c")) @[src/main/scala/nutcore/backend/fu/ALU.scala 174:77]
    node _T_136 = or(_T_134, _T_135) @[src/main/scala/nutcore/backend/fu/ALU.scala 174:69]
    node _T_137 = and(wrong, _T_136) @[src/main/scala/nutcore/backend/fu/ALU.scala 174:42]
    node _T_138 = eq(io_in_bits_func, UInt<7>("h5a")) @[src/main/scala/nutcore/backend/fu/ALU.scala 175:50]
    node _T_139 = and(right, _T_138) @[src/main/scala/nutcore/backend/fu/ALU.scala 175:42]
    node _T_140 = eq(io_in_bits_func, UInt<7>("h5a")) @[src/main/scala/nutcore/backend/fu/ALU.scala 176:50]
    node _T_141 = and(wrong, _T_140) @[src/main/scala/nutcore/backend/fu/ALU.scala 176:42]
    node _T_142 = eq(io_in_bits_func, UInt<7>("h5e")) @[src/main/scala/nutcore/backend/fu/ALU.scala 177:50]
    node _T_143 = and(right, _T_142) @[src/main/scala/nutcore/backend/fu/ALU.scala 177:42]
    node _T_144 = eq(io_in_bits_func, UInt<7>("h5e")) @[src/main/scala/nutcore/backend/fu/ALU.scala 178:50]
    node _T_145 = and(wrong, _T_144) @[src/main/scala/nutcore/backend/fu/ALU.scala 178:42]
    node _WIRE = _T_78 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node bpuUpdateReq_valid = _bpuUpdateReq_valid_T @[src/main/scala/nutcore/backend/fu/ALU.scala 148:30 149:22]
    node bpuUpdateReq_pc = io_cfIn_pc @[src/main/scala/nutcore/backend/fu/ALU.scala 148:30 150:19]
    node bpuUpdateReq_isMissPredict = predictWrong @[src/main/scala/nutcore/backend/fu/ALU.scala 148:30 151:30]
    node bpuUpdateReq_actualTarget = target @[src/main/scala/nutcore/backend/fu/ALU.scala 148:30 152:29]
    node bpuUpdateReq_actualTaken = taken @[src/main/scala/nutcore/backend/fu/ALU.scala 148:30 153:28]
    node bpuUpdateReq_fuOpType = io_in_bits_func @[src/main/scala/nutcore/backend/fu/ALU.scala 148:30 154:25]
    node _bpuUpdateReq_btbType_WIRE = _bpuUpdateReq_btbType_T_28 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node bpuUpdateReq_btbType = _bpuUpdateReq_btbType_WIRE @[src/main/scala/nutcore/backend/fu/ALU.scala 148:30 155:24]
    node bpuUpdateReq_isRVC = isRVC @[src/main/scala/nutcore/backend/fu/ALU.scala 148:30 156:22]
    node _WIRE_1 = _T_84 @[src/main/scala/nutcore/backend/fu/ALU.scala 163:{35,35}]
    node _WIRE_2 = _T_85 @[src/main/scala/nutcore/backend/fu/ALU.scala 164:{35,35}]
    node _WIRE_3 = _T_90 @[src/main/scala/nutcore/backend/fu/ALU.scala 165:{35,35}]
    node _WIRE_4 = _T_96 @[src/main/scala/nutcore/backend/fu/ALU.scala 166:{35,35}]
    node _WIRE_5 = _T_101 @[src/main/scala/nutcore/backend/fu/ALU.scala 167:{35,35}]
    node _WIRE_6 = _T_107 @[src/main/scala/nutcore/backend/fu/ALU.scala 168:{35,35}]
    node _WIRE_7 = _T_112 @[src/main/scala/nutcore/backend/fu/ALU.scala 169:{35,35}]
    node _WIRE_8 = _T_118 @[src/main/scala/nutcore/backend/fu/ALU.scala 170:{35,35}]
    node _WIRE_9 = _T_123 @[src/main/scala/nutcore/backend/fu/ALU.scala 171:{35,35}]
    node _WIRE_10 = _T_129 @[src/main/scala/nutcore/backend/fu/ALU.scala 172:{35,35}]
    node _WIRE_11 = _T_133 @[src/main/scala/nutcore/backend/fu/ALU.scala 173:{35,35}]
    node _WIRE_12 = _T_137 @[src/main/scala/nutcore/backend/fu/ALU.scala 174:{35,35}]
    node _WIRE_13 = _T_139 @[src/main/scala/nutcore/backend/fu/ALU.scala 175:{35,35}]
    node _WIRE_14 = _T_141 @[src/main/scala/nutcore/backend/fu/ALU.scala 176:{35,35}]
    node _WIRE_15 = _T_143 @[src/main/scala/nutcore/backend/fu/ALU.scala 177:{35,35}]
    node _WIRE_16 = _T_145 @[src/main/scala/nutcore/backend/fu/ALU.scala 178:{35,35}]
    skip
    io_out_valid <= io_in_valid @[src/main/scala/nutcore/backend/fu/ALU.scala 146:16]
    io_out_bits <= bits(_io_out_bits_T_12, 63, 0) @[src/main/scala/nutcore/backend/fu/ALU.scala 132:15]
    io_redirect_target <= _io_redirect_target_T_7 @[src/main/scala/nutcore/backend/fu/ALU.scala 124:22]
    skip
    io_redirect_valid <= _io_redirect_valid_T_1 @[src/main/scala/nutcore/backend/fu/ALU.scala 126:21]
    _WIRE_2_0 <= _WIRE_2
    REG_0_valid <= REG_valid
    REG_0_pc <= REG_pc
    REG_0_isMissPredict <= REG_isMissPredict
    REG_0_actualTarget <= REG_actualTarget
    REG_0_actualTaken <= REG_actualTaken
    REG_0_fuOpType <= REG_fuOpType
    REG_0_btbType <= REG_btbType
    REG_0_isRVC <= REG_isRVC
    _WIRE_15_0 <= _WIRE_15
    _WIRE_13_0 <= _WIRE_13
    _WIRE_6_0 <= _WIRE_6
    _WIRE_5_0 <= _WIRE_5
    _WIRE_4_1 <= _WIRE_4
    _WIRE_3_0 <= _WIRE_3
    _WIRE_10_0 <= _WIRE_10
    _WIRE_9_0 <= _WIRE_9
    _WIRE_8_0 <= _WIRE_8
    _WIRE_7_0 <= _WIRE_7
    _WIRE_1_2 <= _WIRE_1
    _WIRE_12_0 <= _WIRE_12
    _WIRE_14_0 <= _WIRE_14
    _WIRE_11_0 <= _WIRE_11
    _WIRE_16_0 <= _WIRE_16
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_3 <= mux(reset, UInt<64>("h0"), _c_T_7) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_4 <= mux(reset, UInt<64>("h0"), _c_T_9) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_5 <= mux(reset, UInt<64>("h0"), _c_T_11) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    REG_valid <= bpuUpdateReq_valid @[src/main/scala/nutcore/backend/fu/ALU.scala 159:34]
    REG_pc <= bpuUpdateReq_pc @[src/main/scala/nutcore/backend/fu/ALU.scala 159:34]
    REG_isMissPredict <= bpuUpdateReq_isMissPredict @[src/main/scala/nutcore/backend/fu/ALU.scala 159:34]
    REG_actualTarget <= bpuUpdateReq_actualTarget @[src/main/scala/nutcore/backend/fu/ALU.scala 159:34]
    REG_actualTaken <= bpuUpdateReq_actualTaken @[src/main/scala/nutcore/backend/fu/ALU.scala 159:34]
    REG_fuOpType <= bpuUpdateReq_fuOpType @[src/main/scala/nutcore/backend/fu/ALU.scala 159:34]
    REG_btbType <= bpuUpdateReq_btbType @[src/main/scala/nutcore/backend/fu/ALU.scala 159:34]
    REG_isRVC <= bpuUpdateReq_isRVC @[src/main/scala/nutcore/backend/fu/ALU.scala 159:34]
    printf(clock, and(and(and(UInt<1>("h1"), _T_8), _T_9), UInt<1>("h1")), "Assertion failed\n    at ALU.scala:122 assert(io.cfIn.instr(1,0) === \"b11\".U || isRVC || !valid)\n") : printf @[src/main/scala/nutcore/backend/fu/ALU.scala 122:9]
    assert(clock, _T_6, and(and(UInt<1>("h1"), _T_8), UInt<1>("h1")), "") : assert @[src/main/scala/nutcore/backend/fu/ALU.scala 122:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_15), _T_17), UInt<1>("h1")), "[%d] ALU: ", c) : printf_1 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_15), _T_19), UInt<1>("h1")), "[ERROR] pc %x inst %x rvc %x\n", io_cfIn_pc, io_cfIn_instr, isRVC) : printf_2 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_21), _T_23), UInt<1>("h1")), "[%d] ALU: ", c_1) : printf_3 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_21), _T_25), UInt<1>("h1")), "tgt %x, valid:%d, npc: %x, pdwrong: %x\n", io_redirect_target, io_redirect_valid, io_cfIn_pnpc, predictWrong) : printf_4 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_27), _T_29), UInt<1>("h1")), "[%d] ALU: ", c_2) : printf_5 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_27), _T_31), UInt<1>("h1")), "taken:%d addrRes:%x src1:%x src2:%x func:%x\n", taken, adderRes, io_in_bits_src1, io_in_bits_src2, io_in_bits_func) : printf_6 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_38), _T_40), UInt<1>("h1")), "[%d] ALU: ", c_3) : printf_7 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_38), _T_42), UInt<1>("h1")), "[BPW] pc %x tgt %x, npc: %x, pdwrong: %x type: %x%x%x%x\n", io_cfIn_pc, io_redirect_target, io_cfIn_pnpc, predictWrong, isBranch, _T_35, _T_36, _T_37) : printf_8 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_43), _T_45), UInt<1>("h1")), "[%d] ALU: ", c_4) : printf_9 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_43), _T_47), UInt<1>("h1")), "valid:%d isBru:%d isBranch:%d \n", io_in_valid, isBru, isBranch) : printf_10 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_79), _T_81), UInt<1>("h1")), "[%d] ALU: ", c_5) : printf_11 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_79), _T_83), UInt<1>("h1")), " bpuUpdateReq: valid:%d pc:%x isMissPredict:%d actualTarget:%x actualTaken:%x fuOpType:%x btbType:%x isRVC:%d \n", _T_49, io_cfIn_pc, predictWrong, target, taken, io_in_bits_func, _WIRE, isRVC) : printf_12 @[src/main/scala/utils/Debug.scala 57:13]

  module LSExecUnit :
    input clock : Clock
    input reset : UInt<1>
    input io__in_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    input io__in_bits_src1 : UInt<64> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    input io__in_bits_func : UInt<7> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    input io__out_ready : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    output io__out_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    output io__out_bits : UInt<64> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    input io__wdata : UInt<64> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    input io__dmem_req_ready : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    output io__dmem_req_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    output io__dmem_req_bits_addr : UInt<39> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    output io__dmem_req_bits_size : UInt<3> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    output io__dmem_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    output io__dmem_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    output io__dmem_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    output io__dmem_resp_ready : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    input io__dmem_resp_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    input io__dmem_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    output io__isMMIO : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    output io__dtlbPF : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    output io__loadAddrMisaligned : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    output io__storeAddrMisaligned : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 290:14]
    output io_isMMIO : UInt<1>
    input DISPLAY_ENABLE : UInt<1>
    input DTLBPF : UInt<1>
    output r_0 : UInt<1>
    output io_in_bits_src1 : UInt<64>
    input DTLBENABLE : UInt<1>
    input ISAMO2 : UInt<1>
    input DTLBFINISH : UInt<1>
    output r_1_0 : UInt<1>
    output _WIRE_17 : UInt<1>

    reg addrLatch : UInt<64>, clock with :
      reset => (UInt<1>("h0"), addrLatch) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 333:26]
    node _isStore_T = bits(io__in_bits_func, 3, 3) @[src/main/scala/nutcore/backend/fu/LSU.scala 55:39]
    node isStore = and(io__in_valid, _isStore_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 334:23]
    node _partialLoad_T = eq(isStore, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 335:21]
    node _partialLoad_T_1 = neq(io__in_bits_func, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 335:39]
    node partialLoad = and(_partialLoad_T, _partialLoad_T_1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 335:30]
    reg state : UInt<2>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 338:22]
    node _T = eq(UInt<2>("h0"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 351:18]
    node _T_1 = and(io__dmem_req_ready, io__dmem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dtlbEnable = DTLBENABLE @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 342:28]
    node _T_2 = and(_T_1, dtlbEnable) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 353:27]
    node _GEN_0 = mux(_T_2, UInt<2>("h1"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 338:22 353:{43,51}]
    node _T_3 = and(io__dmem_req_ready, io__dmem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_4 = eq(dtlbEnable, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 354:30]
    node _T_5 = and(_T_3, _T_4) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 354:27]
    node _GEN_1 = mux(_T_5, UInt<2>("h2"), _GEN_0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 354:{43,51}]
    node _T_6 = eq(UInt<2>("h1"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 351:18]
    node dtlbFinish = DTLBFINISH @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 340:28]
    node dtlbPF = DTLBPF @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 341:24]
    node _T_7 = and(dtlbFinish, dtlbPF) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 358:24]
    node _GEN_2 = mux(_T_7, UInt<2>("h0"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 338:22 358:{36,44}]
    node _T_8 = eq(dtlbPF, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 359:27]
    node _T_9 = and(dtlbFinish, _T_8) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 359:24]
    node _GEN_3 = mux(_T_9, UInt<2>("h2"), _GEN_2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 359:{36,44}]
    node _T_10 = eq(UInt<2>("h2"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 351:18]
    node _T_11 = and(io__dmem_resp_ready, io__dmem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _state_T = mux(partialLoad, UInt<2>("h3"), UInt<2>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 361:60]
    node _GEN_4 = mux(_T_11, _state_T, state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 338:22 361:{46,54}]
    node _T_12 = eq(UInt<2>("h3"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 351:18]
    node _GEN_5 = mux(_T_12, UInt<2>("h0"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 351:18 338:22 362:32]
    node _GEN_6 = mux(_T_10, _GEN_4, _GEN_5) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 351:18]
    node _GEN_7 = mux(_T_6, _GEN_3, _GEN_6) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 351:18]
    node _GEN_8 = mux(_T, _GEN_1, _GEN_7) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 351:18]
    node _T_13 = and(io__dmem_req_ready, io__dmem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_14 = bits(io__in_bits_func, 1, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 365:83]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_15 = and(_T_13, enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_16 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_17 = eq(_T_16, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_18 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_19 = eq(_T_18, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_20 = and(io__dmem_req_ready, io__dmem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_21 = and(io__dmem_req_ready, io__dmem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_22 = and(io__dmem_resp_ready, io__dmem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_23 = and(_T_20, enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_24 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_25 = eq(_T_24, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_26 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_27 = eq(_T_26, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_28 = and(dtlbFinish, dtlbEnable) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 367:20]
    node _T_29 = and(io__dmem_req_ready, io__dmem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_30 = and(io__dmem_resp_ready, io__dmem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_31 = and(_T_28, enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_32 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_33 = eq(_T_32, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_34 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_35 = eq(_T_34, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node size = bits(io__in_bits_func, 1, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 369:18]
    node reqAddr = bits(io__in_bits_src1, 38, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 370:68]
    node _reqWdata_T = bits(io__wdata, 7, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 310:30]
    node _reqWdata_T_1 = cat(_reqWdata_T, _reqWdata_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 310:22]
    node _reqWdata_T_2 = cat(_reqWdata_T_1, _reqWdata_T_1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 310:22]
    node _reqWdata_T_3 = cat(_reqWdata_T_2, _reqWdata_T_2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 310:22]
    node _reqWdata_T_4 = bits(io__wdata, 15, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 311:30]
    node _reqWdata_T_5 = cat(_reqWdata_T_4, _reqWdata_T_4) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 311:22]
    node _reqWdata_T_6 = cat(_reqWdata_T_5, _reqWdata_T_5) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 311:22]
    node _reqWdata_T_7 = bits(io__wdata, 31, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 312:30]
    node _reqWdata_T_8 = cat(_reqWdata_T_7, _reqWdata_T_7) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 312:22]
    node _reqWdata_T_9 = eq(UInt<1>("h0"), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWdata_T_10 = eq(UInt<1>("h1"), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWdata_T_11 = eq(UInt<2>("h2"), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWdata_T_12 = eq(UInt<2>("h3"), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWdata_T_13 = mux(_reqWdata_T_9, _reqWdata_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWdata_T_14 = mux(_reqWdata_T_10, _reqWdata_T_6, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWdata_T_15 = mux(_reqWdata_T_11, _reqWdata_T_8, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWdata_T_16 = mux(_reqWdata_T_12, io__wdata, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWdata_T_17 = or(_reqWdata_T_13, _reqWdata_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWdata_T_18 = or(_reqWdata_T_17, _reqWdata_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWdata_T_19 = or(_reqWdata_T_18, _reqWdata_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T = eq(UInt<1>("h0"), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWmask_T_1 = eq(UInt<1>("h1"), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWmask_T_2 = eq(UInt<2>("h2"), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWmask_T_3 = eq(UInt<2>("h3"), size) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _reqWmask_T_4 = mux(_reqWmask_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_5 = mux(_reqWmask_T_1, UInt<2>("h3"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_6 = mux(_reqWmask_T_2, UInt<4>("hf"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_7 = mux(_reqWmask_T_3, UInt<8>("hff"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_8 = or(_reqWmask_T_4, _reqWmask_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_9 = or(_reqWmask_T_8, _reqWmask_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_10 = or(_reqWmask_T_9, _reqWmask_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _reqWmask_T_11 = bits(io__in_bits_src1, 2, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 306:15]
    node _reqWmask_WIRE = _reqWmask_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node reqWmask = dshl(_reqWmask_WIRE, _reqWmask_T_11) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 306:8]
    node x5 = mux(isStore, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 378:14]
    node _io_dmem_req_valid_T = eq(state, UInt<2>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 379:37]
    node _io_dmem_req_valid_T_1 = and(io__in_valid, _io_dmem_req_valid_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 379:27]
    node _io_dmem_req_valid_T_2 = eq(io__loadAddrMisaligned, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 379:52]
    node _io_dmem_req_valid_T_3 = and(_io_dmem_req_valid_T_1, _io_dmem_req_valid_T_2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 379:49]
    node _io_dmem_req_valid_T_4 = eq(io__storeAddrMisaligned, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 379:78]
    node _io_dmem_req_valid_T_5 = and(_io_dmem_req_valid_T_3, _io_dmem_req_valid_T_4) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 379:75]
    node _io_out_valid_T = neq(state, UInt<2>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:40]
    node _io_out_valid_T_1 = and(dtlbPF, _io_out_valid_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:31]
    node _io_out_valid_T_2 = or(_io_out_valid_T_1, io__loadAddrMisaligned) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:51]
    node _io_out_valid_T_3 = or(_io_out_valid_T_2, io__storeAddrMisaligned) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:76]
    node _io_out_valid_T_4 = eq(state, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:134]
    node _io_out_valid_T_5 = and(io__dmem_resp_ready, io__dmem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_out_valid_T_6 = eq(state, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:178]
    node _io_out_valid_T_7 = and(_io_out_valid_T_5, _io_out_valid_T_6) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:168]
    node _io_out_valid_T_8 = mux(partialLoad, _io_out_valid_T_4, _io_out_valid_T_7) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:114]
    node _io_out_valid_T_9 = mux(_io_out_valid_T_3, UInt<1>("h1"), _io_out_valid_T_8) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:22]
    skip
    skip
    node _T_36 = and(io__out_ready, io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_37 = and(io__dmem_resp_ready, io__dmem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_3) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_38 = and(_T_36, enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_39 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_40 = eq(_T_39, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_41 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_42 = eq(_T_41, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg rdataLatch : UInt<64>, clock with :
      reset => (UInt<1>("h0"), rdataLatch) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 388:27]
    node _rdataSel64_T = bits(addrLatch, 2, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 389:40]
    node _rdataSel64_T_1 = bits(rdataLatch, 63, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 390:27]
    node _rdataSel64_T_2 = bits(rdataLatch, 63, 8) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 391:27]
    node _rdataSel64_T_3 = bits(rdataLatch, 63, 16) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 392:27]
    node _rdataSel64_T_4 = bits(rdataLatch, 63, 24) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 393:27]
    node _rdataSel64_T_5 = bits(rdataLatch, 63, 32) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 394:27]
    node _rdataSel64_T_6 = bits(rdataLatch, 63, 40) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 395:27]
    node _rdataSel64_T_7 = bits(rdataLatch, 63, 48) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 396:27]
    node _rdataSel64_T_8 = bits(rdataLatch, 63, 56) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 397:27]
    node _rdataSel64_T_9 = eq(UInt<1>("h0"), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_10 = eq(UInt<1>("h1"), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_11 = eq(UInt<2>("h2"), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_12 = eq(UInt<2>("h3"), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_13 = eq(UInt<3>("h4"), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_14 = eq(UInt<3>("h5"), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_15 = eq(UInt<3>("h6"), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_16 = eq(UInt<3>("h7"), _rdataSel64_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataSel64_T_17 = mux(_rdataSel64_T_9, _rdataSel64_T_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_18 = mux(_rdataSel64_T_10, _rdataSel64_T_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_19 = mux(_rdataSel64_T_11, _rdataSel64_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_20 = mux(_rdataSel64_T_12, _rdataSel64_T_4, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_21 = mux(_rdataSel64_T_13, _rdataSel64_T_5, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_22 = mux(_rdataSel64_T_14, _rdataSel64_T_6, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_23 = mux(_rdataSel64_T_15, _rdataSel64_T_7, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_24 = mux(_rdataSel64_T_16, _rdataSel64_T_8, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_25 = or(_rdataSel64_T_17, _rdataSel64_T_18) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_26 = or(_rdataSel64_T_25, _rdataSel64_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_27 = or(_rdataSel64_T_26, _rdataSel64_T_20) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_28 = or(_rdataSel64_T_27, _rdataSel64_T_21) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_29 = or(_rdataSel64_T_28, _rdataSel64_T_22) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_30 = or(_rdataSel64_T_29, _rdataSel64_T_23) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataSel64_T_31 = or(_rdataSel64_T_30, _rdataSel64_T_24) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node rdataSel64 = _rdataSel64_T_31 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _rdataPartialLoad_T = bits(rdataSel64, 7, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 407:41]
    node rdataPartialLoad_signBit = bits(_rdataPartialLoad_T, 7, 7) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _rdataPartialLoad_T_1 = bits(rdataPartialLoad_signBit, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _rdataPartialLoad_T_2 = mux(_rdataPartialLoad_T_1, UInt<56>("hffffffffffffff"), UInt<56>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _rdataPartialLoad_T_3 = cat(_rdataPartialLoad_T_2, _rdataPartialLoad_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _rdataPartialLoad_T_4 = bits(rdataSel64, 15, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 408:41]
    node rdataPartialLoad_signBit_1 = bits(_rdataPartialLoad_T_4, 15, 15) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _rdataPartialLoad_T_5 = bits(rdataPartialLoad_signBit_1, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _rdataPartialLoad_T_6 = mux(_rdataPartialLoad_T_5, UInt<48>("hffffffffffff"), UInt<48>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _rdataPartialLoad_T_7 = cat(_rdataPartialLoad_T_6, _rdataPartialLoad_T_4) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _rdataPartialLoad_T_8 = bits(rdataSel64, 31, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 409:41]
    node rdataPartialLoad_signBit_2 = bits(_rdataPartialLoad_T_8, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _rdataPartialLoad_T_9 = bits(rdataPartialLoad_signBit_2, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _rdataPartialLoad_T_10 = mux(_rdataPartialLoad_T_9, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _rdataPartialLoad_T_11 = cat(_rdataPartialLoad_T_10, _rdataPartialLoad_T_8) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _rdataPartialLoad_T_12 = bits(rdataSel64, 7, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 410:41]
    node _rdataPartialLoad_T_13 = cat(UInt<56>("h0"), _rdataPartialLoad_T_12) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _rdataPartialLoad_T_14 = bits(rdataSel64, 15, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 411:41]
    node _rdataPartialLoad_T_15 = cat(UInt<48>("h0"), _rdataPartialLoad_T_14) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _rdataPartialLoad_T_16 = bits(rdataSel64, 31, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 412:41]
    node _rdataPartialLoad_T_17 = cat(UInt<32>("h0"), _rdataPartialLoad_T_16) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _rdataPartialLoad_T_18 = eq(UInt<1>("h0"), io__in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataPartialLoad_T_19 = eq(UInt<1>("h1"), io__in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataPartialLoad_T_20 = eq(UInt<2>("h2"), io__in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataPartialLoad_T_21 = eq(UInt<3>("h4"), io__in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataPartialLoad_T_22 = eq(UInt<3>("h5"), io__in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataPartialLoad_T_23 = eq(UInt<3>("h6"), io__in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdataPartialLoad_T_24 = mux(_rdataPartialLoad_T_18, _rdataPartialLoad_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_25 = mux(_rdataPartialLoad_T_19, _rdataPartialLoad_T_7, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_26 = mux(_rdataPartialLoad_T_20, _rdataPartialLoad_T_11, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_27 = mux(_rdataPartialLoad_T_21, _rdataPartialLoad_T_13, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_28 = mux(_rdataPartialLoad_T_22, _rdataPartialLoad_T_15, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_29 = mux(_rdataPartialLoad_T_23, _rdataPartialLoad_T_17, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_30 = or(_rdataPartialLoad_T_24, _rdataPartialLoad_T_25) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_31 = or(_rdataPartialLoad_T_30, _rdataPartialLoad_T_26) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_32 = or(_rdataPartialLoad_T_31, _rdataPartialLoad_T_27) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_33 = or(_rdataPartialLoad_T_32, _rdataPartialLoad_T_28) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdataPartialLoad_T_34 = or(_rdataPartialLoad_T_33, _rdataPartialLoad_T_29) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T = bits(io__in_bits_func, 1, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 414:36]
    node _addrAligned_T_1 = bits(io__in_bits_src1, 0, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 416:23]
    node _addrAligned_T_2 = eq(_addrAligned_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 416:27]
    node _addrAligned_T_3 = bits(io__in_bits_src1, 1, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 417:23]
    node _addrAligned_T_4 = eq(_addrAligned_T_3, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 417:29]
    node _addrAligned_T_5 = bits(io__in_bits_src1, 2, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 418:23]
    node _addrAligned_T_6 = eq(_addrAligned_T_5, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 418:29]
    node _addrAligned_T_7 = eq(UInt<1>("h0"), _addrAligned_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _addrAligned_T_8 = eq(UInt<1>("h1"), _addrAligned_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _addrAligned_T_9 = eq(UInt<2>("h2"), _addrAligned_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _addrAligned_T_10 = eq(UInt<2>("h3"), _addrAligned_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _addrAligned_T_11 = mux(_addrAligned_T_7, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T_12 = mux(_addrAligned_T_8, _addrAligned_T_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T_13 = mux(_addrAligned_T_9, _addrAligned_T_4, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T_14 = mux(_addrAligned_T_10, _addrAligned_T_6, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T_15 = or(_addrAligned_T_11, _addrAligned_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T_16 = or(_addrAligned_T_15, _addrAligned_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _addrAligned_T_17 = or(_addrAligned_T_16, _addrAligned_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_out_bits_T = bits(io__dmem_resp_bits_rdata, 63, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 421:58]
    node rdataPartialLoad = _rdataPartialLoad_T_34 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_out_bits_T_1 = mux(partialLoad, rdataPartialLoad, _io_out_bits_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 421:21]
    node _io_loadAddrMisaligned_T = eq(isStore, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 429:38]
    node _io_loadAddrMisaligned_T_1 = and(io__in_valid, _io_loadAddrMisaligned_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 429:35]
    node isAMO = ISAMO2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 425:23]
    node _io_loadAddrMisaligned_T_2 = eq(isAMO, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 429:50]
    node _io_loadAddrMisaligned_T_3 = and(_io_loadAddrMisaligned_T_1, _io_loadAddrMisaligned_T_2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 429:47]
    node addrAligned = _addrAligned_T_17 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_loadAddrMisaligned_T_4 = eq(addrAligned, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 429:60]
    node _io_loadAddrMisaligned_T_5 = and(_io_loadAddrMisaligned_T_3, _io_loadAddrMisaligned_T_4) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 429:57]
    node _io_storeAddrMisaligned_T = or(isStore, isAMO) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 430:47]
    node _io_storeAddrMisaligned_T_1 = and(io__in_valid, _io_storeAddrMisaligned_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 430:35]
    node _io_storeAddrMisaligned_T_2 = eq(addrAligned, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 430:60]
    node _io_storeAddrMisaligned_T_3 = and(_io_storeAddrMisaligned_T_1, _io_storeAddrMisaligned_T_2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 430:57]
    node _T_43 = or(io__loadAddrMisaligned, io__storeAddrMisaligned) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 432:31]
    reg c_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_4) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_8 = add(c_4, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_9 = tail(_c_T_8, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_4 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_44 = and(_T_43, enableDisplay_4) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_45 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_46 = eq(_T_45, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_47 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_48 = eq(_T_47, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_49 = bits(io__dmem_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_50 = eq(_T_49, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_51 = bits(io__dmem_req_bits_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_52 = eq(_T_51, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_53 = and(_T_50, _T_52) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_54 = and(io__dmem_req_valid, _T_53) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:27]
    node _T_55 = and(io__dmem_req_ready, io__dmem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_56 = and(_T_54, _T_55) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 434:46]
    node _T_57 = bits(io__dmem_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_58 = eq(_T_57, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_59 = bits(io__dmem_req_bits_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_60 = eq(_T_59, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_61 = and(_T_58, _T_60) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_62 = and(io__dmem_req_valid, _T_61) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:27]
    node _T_63 = and(io__dmem_resp_ready, io__dmem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_9 = mux(_T_62, UInt<1>("h1"), r) @[src/main/scala/utils/StopWatch.scala 24:20 30:{20,24}]
    node _GEN_10 = mux(_T_63, UInt<1>("h0"), _GEN_9) @[src/main/scala/utils/StopWatch.scala 31:{19,23}]
    node _T_64 = bits(io__dmem_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _T_65 = and(io__dmem_req_valid, _T_64) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:27]
    node _T_66 = and(io__dmem_resp_ready, io__dmem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg r_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_1) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_11 = mux(_T_65, UInt<1>("h1"), r_1) @[src/main/scala/utils/StopWatch.scala 24:20 30:{20,24}]
    node _GEN_12 = mux(_T_66, UInt<1>("h0"), _GEN_11) @[src/main/scala/utils/StopWatch.scala 31:{19,23}]
    node reqWdata = _reqWdata_T_19 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    skip
    node _WIRE = _T_56 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 434:{33,33}]
    skip
    io__out_valid <= _io_out_valid_T_9 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 382:16]
    io__out_bits <= _io_out_bits_T_1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 421:15]
    io__dmem_req_valid <= _io_dmem_req_valid_T_5 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 379:18]
    io__dmem_req_bits_addr <= reqAddr @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    io__dmem_req_bits_size <= pad(size, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    io__dmem_req_bits_cmd <= pad(x5, 4) @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    io__dmem_req_bits_wmask <= bits(reqWmask, 7, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    io__dmem_req_bits_wdata <= reqWdata @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    io__dmem_resp_ready <= UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 380:19]
    io__isMMIO is invalid
    io__dtlbPF <= dtlbPF @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 349:13]
    io__loadAddrMisaligned <= _io_loadAddrMisaligned_T_5 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 429:25]
    io__storeAddrMisaligned <= _io_storeAddrMisaligned_T_3 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 430:26]
    io_isMMIO <= io__isMMIO
    r_0 <= r
    io_in_bits_src1 <= io__in_bits_src1
    r_1_0 <= r_1
    _WIRE_17 <= _WIRE
    addrLatch <= io__in_bits_src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 333:26]
    state <= mux(reset, UInt<2>("h0"), _GEN_8) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 338:{22,22}]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_3 <= mux(reset, UInt<64>("h0"), _c_T_7) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    rdataLatch <= io__dmem_resp_bits_rdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 388:27]
    c_4 <= mux(reset, UInt<64>("h0"), _c_T_9) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    r <= mux(reset, UInt<1>("h0"), _GEN_10) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    r_1 <= mux(reset, UInt<1>("h0"), _GEN_12) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    printf(clock, and(and(and(UInt<1>("h1"), _T_15), _T_17), UInt<1>("h1")), "[%d] LSExecUnit: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_15), _T_19), UInt<1>("h1")), "[LSU] %x, size %x, wdata_raw %x, isStore %x\n", io__in_bits_src1, _T_14, io__wdata, isStore) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_23), _T_25), UInt<1>("h1")), "[%d] LSExecUnit: ", c_1) : printf_2 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_23), _T_27), UInt<1>("h1")), "[LSU] dtlbFinish:%d dtlbEnable:%d dtlbPF:%d state:%d addr:%x dmemReqFire:%d dmemRespFire:%d dmemRdata:%x\n", dtlbFinish, dtlbEnable, dtlbPF, state, io__dmem_req_bits_addr, _T_21, _T_22, io__dmem_resp_bits_rdata) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_31), _T_33), UInt<1>("h1")), "[%d] LSExecUnit: ", c_2) : printf_4 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_31), _T_35), UInt<1>("h1")), "[LSU] dtlbFinish:%d dtlbEnable:%d dtlbPF:%d state:%d addr:%x dmemReqFire:%d dmemRespFire:%d dmemRdata:%x\n", dtlbFinish, dtlbEnable, dtlbPF, state, io__dmem_req_bits_addr, _T_29, _T_30, io__dmem_resp_bits_rdata) : printf_5 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_38), _T_40), UInt<1>("h1")), "[%d] LSExecUnit: ", c_3) : printf_6 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_38), _T_42), UInt<1>("h1")), "[LSU-EXECUNIT] state %x dresp %x dpf %x lm %x sm %x\n", state, _T_37, dtlbPF, io__loadAddrMisaligned, io__storeAddrMisaligned) : printf_7 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_44), _T_46), UInt<1>("h1")), "[%d] LSExecUnit: ", c_4) : printf_8 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_44), _T_48), UInt<1>("h1")), "misaligned addr detected\n") : printf_9 @[src/main/scala/utils/Debug.scala 57:13]

  module AtomALU :
    input io_src1 : UInt<64> @[src/main/scala/nutcore/backend/fu/LSU.scala 171:14]
    input io_src2 : UInt<64> @[src/main/scala/nutcore/backend/fu/LSU.scala 171:14]
    input io_func : UInt<7> @[src/main/scala/nutcore/backend/fu/LSU.scala 171:14]
    input io_isWordOp : UInt<1> @[src/main/scala/nutcore/backend/fu/LSU.scala 171:14]
    output io_result : UInt<64> @[src/main/scala/nutcore/backend/fu/LSU.scala 171:14]

    node _isAdderSub_T = bits(io_func, 6, 6) @[src/main/scala/nutcore/backend/fu/LSU.scala 53:31]
    node isAdderSub = eq(_isAdderSub_T, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/LSU.scala 184:20]
    node _adderRes_T = bits(isAdderSub, 0, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 185:39]
    node _adderRes_T_1 = mux(_adderRes_T, UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/nutcore/backend/fu/LSU.scala 185:39]
    node _adderRes_T_2 = xor(io_src2, _adderRes_T_1) @[src/main/scala/nutcore/backend/fu/LSU.scala 185:33]
    node _adderRes_T_3 = add(io_src1, _adderRes_T_2) @[src/main/scala/nutcore/backend/fu/LSU.scala 185:24]
    node _adderRes_T_4 = add(_adderRes_T_3, isAdderSub) @[src/main/scala/nutcore/backend/fu/LSU.scala 185:60]
    node adderRes = tail(_adderRes_T_4, 1) @[src/main/scala/nutcore/backend/fu/LSU.scala 185:60]
    node xorRes = xor(io_src1, io_src2) @[src/main/scala/nutcore/backend/fu/LSU.scala 186:21]
    node _sltu_T = bits(adderRes, 64, 64) @[src/main/scala/nutcore/backend/fu/LSU.scala 187:23]
    node sltu = eq(_sltu_T, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/LSU.scala 187:14]
    node _slt_T = bits(xorRes, 63, 63) @[src/main/scala/nutcore/backend/fu/LSU.scala 188:19]
    node slt = xor(_slt_T, sltu) @[src/main/scala/nutcore/backend/fu/LSU.scala 188:28]
    node _res_T = bits(io_func, 5, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 190:35]
    node _res_T_1 = and(io_src1, io_src2) @[src/main/scala/nutcore/backend/fu/LSU.scala 194:32]
    node _res_T_2 = or(io_src1, io_src2) @[src/main/scala/nutcore/backend/fu/LSU.scala 195:32]
    node _res_T_3 = bits(slt, 0, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 196:33]
    node _res_T_4 = mux(_res_T_3, io_src1, io_src2) @[src/main/scala/nutcore/backend/fu/LSU.scala 196:29]
    node _res_T_5 = bits(slt, 0, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 197:33]
    node _res_T_6 = mux(_res_T_5, io_src2, io_src1) @[src/main/scala/nutcore/backend/fu/LSU.scala 197:29]
    node _res_T_7 = bits(sltu, 0, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 198:34]
    node _res_T_8 = mux(_res_T_7, io_src1, io_src2) @[src/main/scala/nutcore/backend/fu/LSU.scala 198:29]
    node _res_T_9 = bits(sltu, 0, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 199:34]
    node _res_T_10 = mux(_res_T_9, io_src2, io_src1) @[src/main/scala/nutcore/backend/fu/LSU.scala 199:29]
    node _res_T_11 = eq(UInt<6>("h22"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_12 = mux(_res_T_11, io_src2, adderRes) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_13 = eq(UInt<6>("h24"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_14 = mux(_res_T_13, xorRes, _res_T_12) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_15 = eq(UInt<6>("h25"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_16 = mux(_res_T_15, _res_T_1, _res_T_14) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_17 = eq(UInt<6>("h26"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_18 = mux(_res_T_17, _res_T_2, _res_T_16) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_19 = eq(UInt<6>("h37"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_20 = mux(_res_T_19, _res_T_4, _res_T_18) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_21 = eq(UInt<6>("h30"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_22 = mux(_res_T_21, _res_T_6, _res_T_20) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_23 = eq(UInt<6>("h31"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_24 = mux(_res_T_23, _res_T_8, _res_T_22) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _res_T_25 = eq(UInt<6>("h32"), _res_T) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node res = mux(_res_T_25, _res_T_10, _res_T_24) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_result_T = bits(res, 31, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 202:45]
    node io_result_signBit = bits(_io_result_T, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _io_result_T_1 = bits(io_result_signBit, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_result_T_2 = mux(_io_result_T_1, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_result_T_3 = cat(_io_result_T_2, _io_result_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _io_result_T_4 = bits(res, 63, 0) @[src/main/scala/nutcore/backend/fu/LSU.scala 202:61]
    node _io_result_T_5 = mux(io_isWordOp, _io_result_T_3, _io_result_T_4) @[src/main/scala/nutcore/backend/fu/LSU.scala 202:20]
    io_result <= _io_result_T_5 @[src/main/scala/nutcore/backend/fu/LSU.scala 202:13]

  module UnpipelinedLSU :
    input clock : Clock
    input reset : UInt<1>
    output io__in_ready : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    input io__in_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    input io__in_bits_src1 : UInt<64> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    input io__in_bits_src2 : UInt<64> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    input io__in_bits_func : UInt<7> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    input io__out_ready : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    output io__out_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    output io__out_bits : UInt<64> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    input io__wdata : UInt<64> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    input io__instr : UInt<32> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    input io__dmem_req_ready : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    output io__dmem_req_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    output io__dmem_req_bits_addr : UInt<39> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    output io__dmem_req_bits_size : UInt<3> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    output io__dmem_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    output io__dmem_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    output io__dmem_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    output io__dmem_resp_ready : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    input io__dmem_resp_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    input io__dmem_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    output io__isMMIO : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    output io__dtlbPF : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    output io__loadAddrMisaligned : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    output io__storeAddrMisaligned : UInt<1> @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 37:14]
    output setLr_0 : UInt<1>
    input lr_0 : UInt<1>
    output _WIRE_4 : UInt<1>
    input lr_addr : UInt<64>
    output io_isMMIO : UInt<1>
    input DISPLAY_ENABLE : UInt<1>
    input DTLBPF : UInt<1>
    output r : UInt<1>
    output setLrVal_0 : UInt<1>
    output io_in_bits_src1 : UInt<64>
    input DTLBENABLE : UInt<1>
    input DTLBFINISH : UInt<1>
    output r_1 : UInt<1>
    input lsuMMIO_0 : UInt<1>
    output _WIRE_16 : UInt<1>
    output setLrAddr_0 : UInt<64>

    inst lsExecUnit of LSExecUnit @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 47:28]
    inst atomALU of AtomALU @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 98:25]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _atomReq_T = bits(io__in_bits_func, 5, 5) @[src/main/scala/nutcore/backend/fu/LSU.scala 54:38]
    node atomReq = and(io__in_valid, _atomReq_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 53:26]
    node _amoReq_T = bits(io__in_bits_func, 5, 5) @[src/main/scala/nutcore/backend/fu/LSU.scala 54:38]
    node _amoReq_T_1 = eq(io__in_bits_func, UInt<6>("h20")) @[src/main/scala/nutcore/backend/fu/LSU.scala 57:37]
    node _amoReq_T_2 = eq(_amoReq_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/LSU.scala 59:49]
    node _amoReq_T_3 = and(_amoReq_T, _amoReq_T_2) @[src/main/scala/nutcore/backend/fu/LSU.scala 59:46]
    node _amoReq_T_4 = eq(io__in_bits_func, UInt<6>("h21")) @[src/main/scala/nutcore/backend/fu/LSU.scala 58:37]
    node _amoReq_T_5 = eq(_amoReq_T_4, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/LSU.scala 59:64]
    node _amoReq_T_6 = and(_amoReq_T_3, _amoReq_T_5) @[src/main/scala/nutcore/backend/fu/LSU.scala 59:61]
    node amoReq = and(io__in_valid, _amoReq_T_6) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 54:26]
    node _lrReq_T = eq(io__in_bits_func, UInt<6>("h20")) @[src/main/scala/nutcore/backend/fu/LSU.scala 57:37]
    node lrReq = and(io__in_valid, _lrReq_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 55:25]
    node _scReq_T = eq(io__in_bits_func, UInt<6>("h21")) @[src/main/scala/nutcore/backend/fu/LSU.scala 58:37]
    node scReq = and(io__in_valid, _scReq_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 56:25]
    skip
    skip
    node funct3 = bits(io__instr, 14, 12) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 64:26]
    node _atomWidthW_T = bits(funct3, 0, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 66:29]
    node atomWidthW = eq(_atomWidthW_T, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 66:22]
    node atomWidthD = bits(funct3, 0, 0) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 67:28]
    node lrAddr = lr_addr @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 74:26]
    node _scInvalid_T = neq(io__in_bits_src1, lrAddr) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 81:27]
    node lr = lr_0 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 73:22]
    node _scInvalid_T_1 = eq(lr, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 81:41]
    node _scInvalid_T_2 = or(_scInvalid_T, _scInvalid_T_1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 81:38]
    node scInvalid = and(_scInvalid_T_2, scReq) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 81:46]
    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 95:24]
    reg atomMemReg : UInt<64>, clock with :
      reset => (UInt<1>("h0"), atomMemReg) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 96:25]
    reg atomRegReg : UInt<64>, clock with :
      reset => (UInt<1>("h0"), atomRegReg) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 97:25]
    node _T = eq(UInt<3>("h0"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    skip
    skip
    skip
    node _lsExecUnit_io_in_valid_T = eq(atomReq, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 141:56]
    node _lsExecUnit_io_in_valid_T_1 = and(io__in_valid, _lsExecUnit_io_in_valid_T) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 141:53]
    node _lsExecUnit_io_in_bits_src1_T = add(io__in_bits_src1, io__in_bits_src2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 143:46]
    node _lsExecUnit_io_in_bits_src1_T_1 = tail(_lsExecUnit_io_in_bits_src1_T, 1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 143:46]
    node _io_in_ready_T_1 = and(lsExecUnit.io__out_ready, lsExecUnit.io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T_1, scInvalid) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 147:64]
    node _io_out_valid_T_1 = or(lsExecUnit.io__out_valid, scInvalid) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 148:66]
    node _GEN_1 = mux(amoReq, UInt<3>("h5"), UInt<3>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 149:17 152:{21,28}]
    node _GEN_2 = mux(lrReq, UInt<3>("h3"), _GEN_1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 153:{20,27}]
    node _state_T = mux(scInvalid, UInt<3>("h0"), UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 154:33]
    node _GEN_3 = mux(scReq, _state_T, _GEN_2) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 154:{20,27}]
    node _T_1 = eq(UInt<3>("h1"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    node _io_in_ready_T_3 = and(lsExecUnit.io__out_ready, lsExecUnit.io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_2 = eq(atomReq, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:16]
    node _T_3 = eq(amoReq, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:28]
    node _T_4 = or(_T_2, _T_3) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:25]
    node _T_5 = eq(lrReq, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:39]
    node _T_6 = or(_T_4, _T_5) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:36]
    node _T_7 = eq(scReq, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:49]
    node _T_8 = or(_T_6, _T_7) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:46]
    node _T_9 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:15]
    node _T_10 = eq(_T_9, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:15]
    node _T_11 = eq(_T_8, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:15]
    node _T_12 = and(io__out_ready, io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_4 = mux(_T_12, UInt<3>("h0"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 168:{26,33} 95:24]
    node _T_13 = eq(UInt<3>("h5"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    node _lsExecUnit_io_in_bits_func_T = mux(atomWidthD, UInt<2>("h3"), UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 188:42]
    node _T_14 = and(lsExecUnit.io__out_ready, lsExecUnit.io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_15 = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_16 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_17 = eq(_T_16, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_18 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_19 = eq(_T_18, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _GEN_5 = mux(_T_14, UInt<3>("h6"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 192:37 193:17 95:24]
    node _T_20 = eq(UInt<3>("h6"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_21 = and(UInt<1>("h1"), enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_22 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_23 = eq(_T_22, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_24 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_25 = eq(_T_24, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_26 = eq(UInt<3>("h7"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    node _lsExecUnit_io_in_bits_func_T_1 = mux(atomWidthD, UInt<4>("hb"), UInt<4>("ha")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 219:42]
    node _io_in_ready_T_4 = and(lsExecUnit.io__out_ready, lsExecUnit.io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_out_valid_T_2 = and(lsExecUnit.io__out_ready, lsExecUnit.io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_27 = and(lsExecUnit.io__out_ready, lsExecUnit.io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_28 = and(UInt<1>("h1"), enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_29 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_30 = eq(_T_29, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_31 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_32 = eq(_T_31, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _GEN_6 = mux(_T_27, UInt<3>("h0"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 223:37 224:17 95:24]
    node _T_33 = eq(UInt<3>("h3"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    node _lsExecUnit_io_in_bits_func_T_2 = mux(atomWidthD, UInt<2>("h3"), UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 233:42]
    node _io_in_ready_T_5 = and(lsExecUnit.io__out_ready, lsExecUnit.io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_out_valid_T_3 = and(lsExecUnit.io__out_ready, lsExecUnit.io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_34 = and(lsExecUnit.io__out_ready, lsExecUnit.io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_3) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_35 = and(UInt<1>("h1"), enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_36 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_37 = eq(_T_36, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_38 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_39 = eq(_T_38, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _GEN_7 = mux(_T_34, UInt<3>("h0"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 237:37 238:17 95:24]
    node _T_40 = eq(UInt<3>("h4"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    node _lsExecUnit_io_in_bits_func_T_3 = mux(atomWidthD, UInt<4>("hb"), UInt<4>("ha")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 247:42]
    node _io_in_ready_T_6 = and(lsExecUnit.io__out_ready, lsExecUnit.io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_out_valid_T_4 = and(lsExecUnit.io__out_ready, lsExecUnit.io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_41 = and(lsExecUnit.io__out_ready, lsExecUnit.io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_4) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_8 = add(c_4, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_9 = tail(_c_T_8, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_4 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_42 = and(UInt<1>("h1"), enableDisplay_4) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_43 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_44 = eq(_T_43, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_45 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_46 = eq(_T_45, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _GEN_8 = mux(_T_41, UInt<3>("h0"), state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 251:37 252:17 95:24]
    node _GEN_9 = mux(_T_40, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 119:32 243:36]
    node _GEN_10 = validif(_T_40, io__out_ready) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 244:36]
    node _GEN_11 = validif(_T_40, io__in_bits_src1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 245:36]
    node _GEN_12 = validif(_T_40, _lsExecUnit_io_in_bits_func_T_3) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 247:36]
    node _GEN_13 = validif(_T_40, io__wdata) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 248:36]
    node _GEN_14 = mux(_T_40, _io_in_ready_T_6, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 126:32 249:36]
    node _GEN_15 = mux(_T_40, _io_out_valid_T_4, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 125:32 250:36]
    node _GEN_16 = mux(_T_40, _GEN_8, state) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 95:24]
    node _GEN_17 = mux(_T_33, UInt<1>("h1"), _GEN_9) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 229:36]
    node _GEN_18 = mux(_T_33, io__out_ready, _GEN_10) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 230:36]
    node _GEN_19 = mux(_T_33, io__in_bits_src1, _GEN_11) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 231:36]
    node _GEN_20 = mux(_T_33, _lsExecUnit_io_in_bits_func_T_2, _GEN_12) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 233:36]
    node _GEN_21 = validif(eq(_T_33, UInt<1>("h0")), _GEN_13) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    node _GEN_22 = mux(_T_33, _io_in_ready_T_5, _GEN_14) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 235:36]
    node _GEN_23 = mux(_T_33, _io_out_valid_T_3, _GEN_15) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 236:36]
    node _GEN_24 = mux(_T_33, _GEN_7, _GEN_16) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    node _GEN_25 = mux(_T_26, UInt<1>("h1"), _GEN_17) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 215:36]
    node _GEN_26 = mux(_T_26, io__out_ready, _GEN_18) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 216:36]
    node _GEN_27 = mux(_T_26, io__in_bits_src1, _GEN_19) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 217:36]
    node _GEN_28 = mux(_T_26, _lsExecUnit_io_in_bits_func_T_1, _GEN_20) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 219:36]
    node _GEN_29 = mux(_T_26, atomMemReg, _GEN_21) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 220:36]
    node _GEN_30 = mux(_T_26, _io_in_ready_T_4, _GEN_22) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 221:36]
    node _GEN_31 = mux(_T_26, _io_out_valid_T_2, _GEN_23) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 222:36]
    node _GEN_32 = mux(_T_26, _GEN_6, _GEN_24) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    node _GEN_33 = mux(_T_20, UInt<1>("h0"), _GEN_25) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 201:36]
    node _GEN_34 = mux(_T_20, UInt<1>("h0"), _GEN_26) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 202:36]
    node _GEN_35 = validif(eq(_T_20, UInt<1>("h0")), _GEN_27) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    node _GEN_36 = validif(eq(_T_20, UInt<1>("h0")), _GEN_28) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    node _GEN_37 = validif(eq(_T_20, UInt<1>("h0")), _GEN_29) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    node _GEN_38 = mux(_T_20, UInt<1>("h0"), _GEN_30) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 207:36]
    node _GEN_39 = mux(_T_20, UInt<1>("h0"), _GEN_31) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 208:36]
    node _GEN_40 = mux(_T_20, UInt<3>("h7"), _GEN_32) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 209:15]
    node _GEN_41 = mux(_T_20, atomALU.io_result, atomMemReg) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 210:20 96:25]
    node _GEN_42 = mux(_T_13, UInt<1>("h1"), _GEN_33) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 184:36]
    node _GEN_43 = mux(_T_13, UInt<1>("h1"), _GEN_34) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 185:36]
    node _GEN_44 = mux(_T_13, io__in_bits_src1, _GEN_35) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 186:36]
    node _GEN_45 = mux(_T_13, _lsExecUnit_io_in_bits_func_T, _GEN_36) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 188:36]
    node _GEN_46 = validif(eq(_T_13, UInt<1>("h0")), _GEN_37) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    node _GEN_47 = mux(_T_13, UInt<1>("h0"), _GEN_38) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 190:36]
    node _GEN_48 = mux(_T_13, UInt<1>("h0"), _GEN_39) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 191:36]
    node _GEN_49 = mux(_T_13, _GEN_5, _GEN_40) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    node _GEN_50 = mux(_T_13, lsExecUnit.io__out_bits, _GEN_41) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 196:20]
    node _GEN_51 = mux(_T_13, lsExecUnit.io__out_bits, atomRegReg) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 197:20 97:25]
    node _GEN_52 = mux(_T_1, UInt<1>("h1"), _GEN_42) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 159:36]
    node _GEN_53 = mux(_T_1, io__out_ready, _GEN_43) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 160:36]
    node _GEN_54 = validif(eq(_T_1, UInt<1>("h0")), _GEN_44) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    node _GEN_55 = mux(_T_1, io__in_bits_func, _GEN_45) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 163:36]
    node _GEN_56 = mux(_T_1, io__wdata, _GEN_46) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 164:36]
    node _GEN_57 = mux(_T_1, _io_in_ready_T_3, _GEN_47) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 165:36]
    node _GEN_58 = mux(_T_1, lsExecUnit.io__out_valid, _GEN_48) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 166:36]
    node _GEN_59 = mux(_T_1, _GEN_4, _GEN_49) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    node _GEN_60 = mux(_T_1, atomMemReg, _GEN_50) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 96:25]
    node _GEN_61 = mux(_T_1, atomRegReg, _GEN_51) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 97:25]
    node _GEN_62 = mux(_T, _lsExecUnit_io_in_valid_T_1, _GEN_52) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 141:38]
    node _GEN_63 = mux(_T, io__out_ready, _GEN_53) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 142:38]
    node _GEN_64 = mux(_T, _lsExecUnit_io_in_bits_src1_T_1, _GEN_54) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 143:38]
    node _GEN_65 = mux(_T, io__in_bits_func, _GEN_55) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 145:38]
    node _GEN_66 = mux(_T, io__wdata, _GEN_56) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 146:38]
    node _GEN_67 = mux(_T, _io_in_ready_T_2, _GEN_57) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 147:38]
    node _GEN_68 = mux(_T, _io_out_valid_T_1, _GEN_58) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 148:38]
    node _GEN_69 = mux(_T, _GEN_3, _GEN_59) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20]
    node _GEN_70 = mux(_T, atomMemReg, _GEN_60) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 96:25]
    node _GEN_71 = mux(_T, atomRegReg, _GEN_61) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 128:20 97:25]
    node dtlbPF = DTLBPF @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 85:26]
    node _T_47 = or(dtlbPF, io__loadAddrMisaligned) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 257:17]
    node _T_48 = or(_T_47, io__storeAddrMisaligned) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 257:42]
    node _GEN_72 = mux(_T_48, UInt<3>("h0"), _GEN_69) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 257:68 258:13]
    node _GEN_73 = mux(_T_48, UInt<1>("h1"), _GEN_68) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 257:68 259:20]
    node _GEN_74 = mux(_T_48, UInt<1>("h1"), _GEN_67) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 257:68 260:19]
    node _T_49 = and(io__out_ready, io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_5 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_5) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_10 = add(c_5, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_11 = tail(_c_T_10, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_5 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_50 = and(_T_49, enableDisplay_5) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_51 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_52 = eq(_T_51, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_53 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_54 = eq(_T_53, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _setLr_T = and(io__out_ready, io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _setLr_T_1 = or(lrReq, scReq) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 270:36]
    node _setLr_T_2 = and(_setLr_T, _setLr_T_1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 270:26]
    node _io_out_bits_T = eq(state, UInt<3>("h7")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 275:52]
    node _io_out_bits_T_1 = mux(_io_out_bits_T, atomRegReg, lsExecUnit.io__out_bits) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 275:45]
    node _io_out_bits_T_2 = mux(scReq, scInvalid, _io_out_bits_T_1) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 275:23]
    reg mmioReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), mmioReg) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 280:26]
    node _T_55 = eq(mmioReg, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 281:11]
    node lsuMMIO = lsuMMIO_0 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 277:27]
    node _GEN_75 = mux(_T_55, lsuMMIO, mmioReg) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 281:21 280:26 281:31]
    node _GEN_76 = mux(io__out_valid, UInt<1>("h0"), _GEN_75) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 282:{25,35}]
    node _io_isMMIO_T = and(mmioReg, io__out_valid) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 283:26]
    node _WIRE_1 = amoReq @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 60:{35,35}]
    node _WIRE_1_4 = _WIRE_1
    node _WIRE = amoReq @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 58:{37,37}]
    node setLr = _setLr_T_2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 270:11 70:21]
    node setLrVal = lrReq @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 271:14 71:24]
    node setLrAddr = io__in_bits_src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 272:15 72:25]
    skip
    skip
    io__in_ready <= _GEN_74
    io__out_valid <= _GEN_73
    io__out_bits <= _io_out_bits_T_2 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 275:17]
    io__dmem_req_valid <= lsExecUnit.io__dmem_req_valid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 274:13]
    io__dmem_req_bits_addr <= lsExecUnit.io__dmem_req_bits_addr @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 274:13]
    io__dmem_req_bits_size <= lsExecUnit.io__dmem_req_bits_size @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 274:13]
    io__dmem_req_bits_cmd <= lsExecUnit.io__dmem_req_bits_cmd @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 274:13]
    io__dmem_req_bits_wmask <= lsExecUnit.io__dmem_req_bits_wmask @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 274:13]
    io__dmem_req_bits_wdata <= lsExecUnit.io__dmem_req_bits_wdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 274:13]
    io__dmem_resp_ready <= lsExecUnit.io__dmem_resp_ready @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 274:13]
    io__isMMIO <= _io_isMMIO_T @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 283:15]
    io__dtlbPF <= lsExecUnit.io__dtlbPF @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 49:15]
    io__loadAddrMisaligned <= lsExecUnit.io__loadAddrMisaligned @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 285:27]
    io__storeAddrMisaligned <= lsExecUnit.io__storeAddrMisaligned @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 286:28]
    setLr_0 <= setLr
    _WIRE_4 <= _WIRE
    io_isMMIO <= lsExecUnit.io_isMMIO
    r <= lsExecUnit.r_0
    setLrVal_0 <= setLrVal
    io_in_bits_src1 <= lsExecUnit.io_in_bits_src1
    r_1 <= lsExecUnit.r_1_0
    _WIRE_16 <= lsExecUnit._WIRE_17
    setLrAddr_0 <= setLrAddr
    lsExecUnit.clock <= clock
    lsExecUnit.reset <= reset
    lsExecUnit.io__in_valid <= _GEN_62
    lsExecUnit.io__in_bits_src1 <= _GEN_64
    skip
    lsExecUnit.io__in_bits_func <= _GEN_65
    lsExecUnit.io__out_ready <= _GEN_63
    lsExecUnit.io__wdata <= _GEN_66
    skip
    lsExecUnit.io__dmem_req_ready <= io__dmem_req_ready @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 274:13]
    lsExecUnit.io__dmem_resp_valid <= io__dmem_resp_valid @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 274:13]
    skip
    lsExecUnit.io__dmem_resp_bits_rdata <= io__dmem_resp_bits_rdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 274:13]
    lsExecUnit.DISPLAY_ENABLE <= DISPLAY_ENABLE
    lsExecUnit.DTLBPF <= DTLBPF
    lsExecUnit.DTLBENABLE <= DTLBENABLE
    lsExecUnit.ISAMO2 <= _WIRE_1_4
    lsExecUnit.DTLBFINISH <= DTLBFINISH
    state <= mux(reset, UInt<3>("h0"), _GEN_72) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 95:{24,24}]
    atomMemReg <= _GEN_70
    atomRegReg <= _GEN_71
    skip
    skip
    atomALU.io_src1 <= atomMemReg @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 99:21]
    atomALU.io_src2 <= io__wdata @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 100:21]
    atomALU.io_func <= io__in_bits_func @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 101:21]
    atomALU.io_isWordOp <= atomWidthW @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 102:25]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_3 <= mux(reset, UInt<64>("h0"), _c_T_7) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_4 <= mux(reset, UInt<64>("h0"), _c_T_9) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_5 <= mux(reset, UInt<64>("h0"), _c_T_11) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    mmioReg <= mux(reset, UInt<1>("h0"), _GEN_76) @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 280:{26,26}]
    printf(clock, and(and(and(and(and(UInt<1>("h1"), eq(_T, UInt<1>("h0"))), _T_1), _T_10), _T_11), UInt<1>("h1")), "Assertion failed\n    at UnpipelinedLSU.scala:167 assert(!atomReq || !amoReq || !lrReq || !scReq)\n") : printf @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:15]
    assert(clock, _T_8, and(and(and(and(UInt<1>("h1"), eq(_T, UInt<1>("h0"))), _T_1), _T_10), UInt<1>("h1")), "") : assert @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 167:15]
    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T, UInt<1>("h0"))), eq(_T_1, UInt<1>("h0"))), _T_13), _T_14), _T_15), _T_17), UInt<1>("h1")), "[%d] UnpipelinedLSU: ", c) : printf_1 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T, UInt<1>("h0"))), eq(_T_1, UInt<1>("h0"))), _T_13), _T_14), _T_15), _T_19), UInt<1>("h1")), "[AMO-L] lsExecUnit.io.out.bits %x addr %x src2 %x\n", lsExecUnit.io__out_bits, lsExecUnit.io__in_bits_src1, io__wdata) : printf_2 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T, UInt<1>("h0"))), eq(_T_1, UInt<1>("h0"))), eq(_T_13, UInt<1>("h0"))), _T_20), _T_21), _T_23), UInt<1>("h1")), "[%d] UnpipelinedLSU: ", c_1) : printf_3 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T, UInt<1>("h0"))), eq(_T_1, UInt<1>("h0"))), eq(_T_13, UInt<1>("h0"))), _T_20), _T_21), _T_25), UInt<1>("h1")), "[AMO-A] src1 %x src2 %x res %x\n", atomMemReg, io__wdata, atomALU.io_result) : printf_4 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T, UInt<1>("h0"))), eq(_T_1, UInt<1>("h0"))), eq(_T_13, UInt<1>("h0"))), eq(_T_20, UInt<1>("h0"))), _T_26), _T_27), _T_28), _T_30), UInt<1>("h1")), "[%d] UnpipelinedLSU: ", c_2) : printf_5 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T, UInt<1>("h0"))), eq(_T_1, UInt<1>("h0"))), eq(_T_13, UInt<1>("h0"))), eq(_T_20, UInt<1>("h0"))), _T_26), _T_27), _T_28), _T_32), UInt<1>("h1")), "[AMO-S] atomRegReg %x addr %x\n", atomRegReg, lsExecUnit.io__in_bits_src1) : printf_6 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T, UInt<1>("h0"))), eq(_T_1, UInt<1>("h0"))), eq(_T_13, UInt<1>("h0"))), eq(_T_20, UInt<1>("h0"))), eq(_T_26, UInt<1>("h0"))), _T_33), _T_34), _T_35), _T_37), UInt<1>("h1")), "[%d] UnpipelinedLSU: ", c_3) : printf_7 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T, UInt<1>("h0"))), eq(_T_1, UInt<1>("h0"))), eq(_T_13, UInt<1>("h0"))), eq(_T_20, UInt<1>("h0"))), eq(_T_26, UInt<1>("h0"))), _T_33), _T_34), _T_35), _T_39), UInt<1>("h1")), "[LR]\n") : printf_8 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T, UInt<1>("h0"))), eq(_T_1, UInt<1>("h0"))), eq(_T_13, UInt<1>("h0"))), eq(_T_20, UInt<1>("h0"))), eq(_T_26, UInt<1>("h0"))), eq(_T_33, UInt<1>("h0"))), _T_40), _T_41), _T_42), _T_44), UInt<1>("h1")), "[%d] UnpipelinedLSU: ", c_4) : printf_9 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T, UInt<1>("h0"))), eq(_T_1, UInt<1>("h0"))), eq(_T_13, UInt<1>("h0"))), eq(_T_20, UInt<1>("h0"))), eq(_T_26, UInt<1>("h0"))), eq(_T_33, UInt<1>("h0"))), _T_40), _T_41), _T_42), _T_46), UInt<1>("h1")), "[SC] \n") : printf_10 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_50), _T_52), UInt<1>("h1")), "[%d] UnpipelinedLSU: ", c_5) : printf_11 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_50), _T_54), UInt<1>("h1")), "[LSU-AGU] state %x inv %x inr %x\n", state, io__in_valid, io__in_ready) : printf_12 @[src/main/scala/utils/Debug.scala 57:13]

  module Multiplier :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[src/main/scala/nutcore/backend/fu/MDU.scala 53:14]
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/MDU.scala 53:14]
    input io_in_bits_0 : UInt<65> @[src/main/scala/nutcore/backend/fu/MDU.scala 53:14]
    input io_in_bits_1 : UInt<65> @[src/main/scala/nutcore/backend/fu/MDU.scala 53:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/backend/fu/MDU.scala 53:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/MDU.scala 53:14]
    output io_out_bits : UInt<130> @[src/main/scala/nutcore/backend/fu/MDU.scala 53:14]

    reg mulRes_REG : UInt<65>, clock with :
      reset => (UInt<1>("h0"), mulRes_REG) @[src/main/scala/nutcore/backend/fu/MDU.scala 56:43]
    node _mulRes_T = asSInt(mulRes_REG) @[src/main/scala/nutcore/backend/fu/MDU.scala 58:42]
    reg mulRes_REG_1 : UInt<65>, clock with :
      reset => (UInt<1>("h0"), mulRes_REG_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 56:43]
    node _mulRes_T_1 = asSInt(mulRes_REG_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 58:76]
    node mulRes = mul(_mulRes_T, _mulRes_T_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 58:49]
    reg io_out_bits_REG : SInt<130>, clock with :
      reset => (UInt<1>("h0"), io_out_bits_REG) @[src/main/scala/nutcore/backend/fu/MDU.scala 57:60]
    reg io_out_bits_REG_1 : SInt<130>, clock with :
      reset => (UInt<1>("h0"), io_out_bits_REG_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 57:52]
    reg io_out_bits_REG_2 : SInt<130>, clock with :
      reset => (UInt<1>("h0"), io_out_bits_REG_2) @[src/main/scala/nutcore/backend/fu/MDU.scala 57:44]
    node _io_out_bits_T = asUInt(io_out_bits_REG_2) @[src/main/scala/nutcore/backend/fu/MDU.scala 59:37]
    node _io_out_valid_T = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg io_out_valid_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_out_valid_REG) @[src/main/scala/nutcore/backend/fu/MDU.scala 56:43]
    reg io_out_valid_REG_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_out_valid_REG_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 57:60]
    reg io_out_valid_REG_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_out_valid_REG_2) @[src/main/scala/nutcore/backend/fu/MDU.scala 57:52]
    reg io_out_valid_REG_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_out_valid_REG_3) @[src/main/scala/nutcore/backend/fu/MDU.scala 57:44]
    reg busy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), busy) @[src/main/scala/nutcore/backend/fu/MDU.scala 62:21]
    node _T = eq(busy, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 63:24]
    node _T_1 = and(io_in_valid, _T) @[src/main/scala/nutcore/backend/fu/MDU.scala 63:21]
    node _GEN_0 = mux(_T_1, UInt<1>("h1"), busy) @[src/main/scala/nutcore/backend/fu/MDU.scala 62:21 63:{31,38}]
    node _GEN_1 = mux(io_out_valid, UInt<1>("h0"), _GEN_0) @[src/main/scala/nutcore/backend/fu/MDU.scala 64:{23,30}]
    node _io_in_ready_T = eq(busy, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 65:49]
    io_in_ready <= _io_in_ready_T @[src/main/scala/nutcore/backend/fu/MDU.scala 65:15]
    io_out_valid <= io_out_valid_REG_3 @[src/main/scala/nutcore/backend/fu/MDU.scala 60:16]
    io_out_bits <= _io_out_bits_T @[src/main/scala/nutcore/backend/fu/MDU.scala 59:15]
    mulRes_REG <= io_in_bits_0 @[src/main/scala/nutcore/backend/fu/MDU.scala 56:43]
    mulRes_REG_1 <= io_in_bits_1 @[src/main/scala/nutcore/backend/fu/MDU.scala 56:43]
    io_out_bits_REG <= mulRes @[src/main/scala/nutcore/backend/fu/MDU.scala 57:60]
    io_out_bits_REG_1 <= io_out_bits_REG @[src/main/scala/nutcore/backend/fu/MDU.scala 57:52]
    io_out_bits_REG_2 <= io_out_bits_REG_1 @[src/main/scala/nutcore/backend/fu/MDU.scala 57:44]
    io_out_valid_REG <= _io_out_valid_T @[src/main/scala/nutcore/backend/fu/MDU.scala 56:43]
    io_out_valid_REG_1 <= io_out_valid_REG @[src/main/scala/nutcore/backend/fu/MDU.scala 57:60]
    io_out_valid_REG_2 <= io_out_valid_REG_1 @[src/main/scala/nutcore/backend/fu/MDU.scala 57:52]
    io_out_valid_REG_3 <= io_out_valid_REG_2 @[src/main/scala/nutcore/backend/fu/MDU.scala 57:44]
    busy <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 62:{21,21}]

  module Divider :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[src/main/scala/nutcore/backend/fu/MDU.scala 69:14]
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/MDU.scala 69:14]
    input io_in_bits_0 : UInt<64> @[src/main/scala/nutcore/backend/fu/MDU.scala 69:14]
    input io_in_bits_1 : UInt<64> @[src/main/scala/nutcore/backend/fu/MDU.scala 69:14]
    input io_sign : UInt<1> @[src/main/scala/nutcore/backend/fu/MDU.scala 69:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/MDU.scala 69:14]
    output io_out_bits : UInt<128> @[src/main/scala/nutcore/backend/fu/MDU.scala 69:14]

    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/nutcore/backend/fu/MDU.scala 77:22]
    node _newReq_T = eq(state, UInt<3>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 78:23]
    node _newReq_T_1 = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node newReq = and(_newReq_T, _newReq_T_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 78:35]
    node divBy0 = eq(io_in_bits_1, UInt<64>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 81:18]
    reg shiftReg : UInt<129>, clock with :
      reset => (UInt<1>("h0"), shiftReg) @[src/main/scala/nutcore/backend/fu/MDU.scala 83:21]
    node hi = bits(shiftReg, 128, 64) @[src/main/scala/nutcore/backend/fu/MDU.scala 84:20]
    node lo = bits(shiftReg, 63, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 85:20]
    node _s_T = bits(io_in_bits_0, 63, 63) @[src/main/scala/nutcore/backend/fu/MDU.scala 72:14]
    node aSign = and(_s_T, io_sign) @[src/main/scala/nutcore/backend/fu/MDU.scala 72:24]
    node _T = sub(UInt<1>("h0"), io_in_bits_0) @[src/main/scala/nutcore/backend/fu/MDU.scala 73:16]
    node _T_1 = tail(_T, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 73:16]
    node aVal = mux(aSign, _T_1, io_in_bits_0) @[src/main/scala/nutcore/backend/fu/MDU.scala 73:12]
    node _s_T_1 = bits(io_in_bits_1, 63, 63) @[src/main/scala/nutcore/backend/fu/MDU.scala 72:14]
    node bSign = and(_s_T_1, io_sign) @[src/main/scala/nutcore/backend/fu/MDU.scala 72:24]
    node _T_2 = sub(UInt<1>("h0"), io_in_bits_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 73:16]
    node _T_3 = tail(_T_2, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 73:16]
    node bVal = mux(bSign, _T_3, io_in_bits_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 73:12]
    reg aSignReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), aSignReg) @[src/main/scala/nutcore/backend/fu/MDU.scala 89:27]
    node _GEN_0 = mux(newReq, aSign, aSignReg) @[src/main/scala/nutcore/backend/fu/MDU.scala 89:{27,27,27}]
    node _qSignReg_T = xor(aSign, bSign) @[src/main/scala/nutcore/backend/fu/MDU.scala 90:35]
    node _qSignReg_T_1 = eq(divBy0, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 90:47]
    node _qSignReg_T_2 = and(_qSignReg_T, _qSignReg_T_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 90:44]
    reg qSignReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), qSignReg) @[src/main/scala/nutcore/backend/fu/MDU.scala 90:27]
    node _GEN_1 = mux(newReq, _qSignReg_T_2, qSignReg) @[src/main/scala/nutcore/backend/fu/MDU.scala 90:{27,27,27}]
    reg bReg : UInt<64>, clock with :
      reset => (UInt<1>("h0"), bReg) @[src/main/scala/nutcore/backend/fu/MDU.scala 91:23]
    node _GEN_2 = mux(newReq, bVal, bReg) @[src/main/scala/nutcore/backend/fu/MDU.scala 91:{23,23,23}]
    node _aValx2Reg_T = cat(aVal, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 92:32]
    reg aValx2Reg : UInt<65>, clock with :
      reset => (UInt<1>("h0"), aValx2Reg) @[src/main/scala/nutcore/backend/fu/MDU.scala 92:28]
    node _GEN_3 = mux(newReq, _aValx2Reg_T, aValx2Reg) @[src/main/scala/nutcore/backend/fu/MDU.scala 92:{28,28,28}]
    reg cnt_value : UInt<6>, clock with :
      reset => (UInt<1>("h0"), cnt_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node _T_4 = eq(state, UInt<3>("h1")) @[src/main/scala/nutcore/backend/fu/MDU.scala 97:22]
    node canSkipShift_hi = bits(bReg, 63, 32) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo = bits(bReg, 31, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi = orr(canSkipShift_hi) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node canSkipShift_hi_1 = bits(canSkipShift_hi, 31, 16) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_1 = bits(canSkipShift_hi, 15, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_1 = orr(canSkipShift_hi_1) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node canSkipShift_hi_2 = bits(canSkipShift_hi_1, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_2 = bits(canSkipShift_hi_1, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_2 = orr(canSkipShift_hi_2) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node canSkipShift_hi_3 = bits(canSkipShift_hi_2, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_3 = bits(canSkipShift_hi_2, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_3 = orr(canSkipShift_hi_3) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node _canSkipShift_T = bits(canSkipShift_hi_3, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_1 = bits(canSkipShift_hi_3, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_2 = bits(canSkipShift_hi_3, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_3 = mux(_canSkipShift_T_1, UInt<2>("h2"), _canSkipShift_T_2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_4 = mux(_canSkipShift_T, UInt<2>("h3"), _canSkipShift_T_3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_5 = bits(canSkipShift_lo_3, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_6 = bits(canSkipShift_lo_3, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_7 = bits(canSkipShift_lo_3, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_8 = mux(_canSkipShift_T_6, UInt<2>("h2"), _canSkipShift_T_7) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_9 = mux(_canSkipShift_T_5, UInt<2>("h3"), _canSkipShift_T_8) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_10 = mux(canSkipShift_useHi_3, _canSkipShift_T_4, _canSkipShift_T_9) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_11 = cat(canSkipShift_useHi_3, _canSkipShift_T_10) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node canSkipShift_hi_4 = bits(canSkipShift_lo_2, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_4 = bits(canSkipShift_lo_2, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_4 = orr(canSkipShift_hi_4) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node _canSkipShift_T_12 = bits(canSkipShift_hi_4, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_13 = bits(canSkipShift_hi_4, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_14 = bits(canSkipShift_hi_4, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_15 = mux(_canSkipShift_T_13, UInt<2>("h2"), _canSkipShift_T_14) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_16 = mux(_canSkipShift_T_12, UInt<2>("h3"), _canSkipShift_T_15) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_17 = bits(canSkipShift_lo_4, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_18 = bits(canSkipShift_lo_4, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_19 = bits(canSkipShift_lo_4, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_20 = mux(_canSkipShift_T_18, UInt<2>("h2"), _canSkipShift_T_19) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_21 = mux(_canSkipShift_T_17, UInt<2>("h3"), _canSkipShift_T_20) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_22 = mux(canSkipShift_useHi_4, _canSkipShift_T_16, _canSkipShift_T_21) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_23 = cat(canSkipShift_useHi_4, _canSkipShift_T_22) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node _canSkipShift_T_24 = mux(canSkipShift_useHi_2, _canSkipShift_T_11, _canSkipShift_T_23) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_25 = cat(canSkipShift_useHi_2, _canSkipShift_T_24) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node canSkipShift_hi_5 = bits(canSkipShift_lo_1, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_5 = bits(canSkipShift_lo_1, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_5 = orr(canSkipShift_hi_5) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node canSkipShift_hi_6 = bits(canSkipShift_hi_5, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_6 = bits(canSkipShift_hi_5, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_6 = orr(canSkipShift_hi_6) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node _canSkipShift_T_26 = bits(canSkipShift_hi_6, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_27 = bits(canSkipShift_hi_6, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_28 = bits(canSkipShift_hi_6, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_29 = mux(_canSkipShift_T_27, UInt<2>("h2"), _canSkipShift_T_28) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_30 = mux(_canSkipShift_T_26, UInt<2>("h3"), _canSkipShift_T_29) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_31 = bits(canSkipShift_lo_6, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_32 = bits(canSkipShift_lo_6, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_33 = bits(canSkipShift_lo_6, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_34 = mux(_canSkipShift_T_32, UInt<2>("h2"), _canSkipShift_T_33) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_35 = mux(_canSkipShift_T_31, UInt<2>("h3"), _canSkipShift_T_34) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_36 = mux(canSkipShift_useHi_6, _canSkipShift_T_30, _canSkipShift_T_35) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_37 = cat(canSkipShift_useHi_6, _canSkipShift_T_36) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node canSkipShift_hi_7 = bits(canSkipShift_lo_5, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_7 = bits(canSkipShift_lo_5, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_7 = orr(canSkipShift_hi_7) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node _canSkipShift_T_38 = bits(canSkipShift_hi_7, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_39 = bits(canSkipShift_hi_7, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_40 = bits(canSkipShift_hi_7, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_41 = mux(_canSkipShift_T_39, UInt<2>("h2"), _canSkipShift_T_40) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_42 = mux(_canSkipShift_T_38, UInt<2>("h3"), _canSkipShift_T_41) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_43 = bits(canSkipShift_lo_7, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_44 = bits(canSkipShift_lo_7, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_45 = bits(canSkipShift_lo_7, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_46 = mux(_canSkipShift_T_44, UInt<2>("h2"), _canSkipShift_T_45) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_47 = mux(_canSkipShift_T_43, UInt<2>("h3"), _canSkipShift_T_46) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_48 = mux(canSkipShift_useHi_7, _canSkipShift_T_42, _canSkipShift_T_47) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_49 = cat(canSkipShift_useHi_7, _canSkipShift_T_48) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node _canSkipShift_T_50 = mux(canSkipShift_useHi_5, _canSkipShift_T_37, _canSkipShift_T_49) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_51 = cat(canSkipShift_useHi_5, _canSkipShift_T_50) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node _canSkipShift_T_52 = mux(canSkipShift_useHi_1, _canSkipShift_T_25, _canSkipShift_T_51) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_53 = cat(canSkipShift_useHi_1, _canSkipShift_T_52) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node canSkipShift_hi_8 = bits(canSkipShift_lo, 31, 16) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_8 = bits(canSkipShift_lo, 15, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_8 = orr(canSkipShift_hi_8) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node canSkipShift_hi_9 = bits(canSkipShift_hi_8, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_9 = bits(canSkipShift_hi_8, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_9 = orr(canSkipShift_hi_9) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node canSkipShift_hi_10 = bits(canSkipShift_hi_9, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_10 = bits(canSkipShift_hi_9, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_10 = orr(canSkipShift_hi_10) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node _canSkipShift_T_54 = bits(canSkipShift_hi_10, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_55 = bits(canSkipShift_hi_10, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_56 = bits(canSkipShift_hi_10, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_57 = mux(_canSkipShift_T_55, UInt<2>("h2"), _canSkipShift_T_56) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_58 = mux(_canSkipShift_T_54, UInt<2>("h3"), _canSkipShift_T_57) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_59 = bits(canSkipShift_lo_10, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_60 = bits(canSkipShift_lo_10, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_61 = bits(canSkipShift_lo_10, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_62 = mux(_canSkipShift_T_60, UInt<2>("h2"), _canSkipShift_T_61) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_63 = mux(_canSkipShift_T_59, UInt<2>("h3"), _canSkipShift_T_62) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_64 = mux(canSkipShift_useHi_10, _canSkipShift_T_58, _canSkipShift_T_63) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_65 = cat(canSkipShift_useHi_10, _canSkipShift_T_64) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node canSkipShift_hi_11 = bits(canSkipShift_lo_9, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_11 = bits(canSkipShift_lo_9, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_11 = orr(canSkipShift_hi_11) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node _canSkipShift_T_66 = bits(canSkipShift_hi_11, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_67 = bits(canSkipShift_hi_11, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_68 = bits(canSkipShift_hi_11, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_69 = mux(_canSkipShift_T_67, UInt<2>("h2"), _canSkipShift_T_68) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_70 = mux(_canSkipShift_T_66, UInt<2>("h3"), _canSkipShift_T_69) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_71 = bits(canSkipShift_lo_11, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_72 = bits(canSkipShift_lo_11, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_73 = bits(canSkipShift_lo_11, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_74 = mux(_canSkipShift_T_72, UInt<2>("h2"), _canSkipShift_T_73) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_75 = mux(_canSkipShift_T_71, UInt<2>("h3"), _canSkipShift_T_74) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_76 = mux(canSkipShift_useHi_11, _canSkipShift_T_70, _canSkipShift_T_75) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_77 = cat(canSkipShift_useHi_11, _canSkipShift_T_76) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node _canSkipShift_T_78 = mux(canSkipShift_useHi_9, _canSkipShift_T_65, _canSkipShift_T_77) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_79 = cat(canSkipShift_useHi_9, _canSkipShift_T_78) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node canSkipShift_hi_12 = bits(canSkipShift_lo_8, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_12 = bits(canSkipShift_lo_8, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_12 = orr(canSkipShift_hi_12) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node canSkipShift_hi_13 = bits(canSkipShift_hi_12, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_13 = bits(canSkipShift_hi_12, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_13 = orr(canSkipShift_hi_13) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node _canSkipShift_T_80 = bits(canSkipShift_hi_13, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_81 = bits(canSkipShift_hi_13, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_82 = bits(canSkipShift_hi_13, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_83 = mux(_canSkipShift_T_81, UInt<2>("h2"), _canSkipShift_T_82) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_84 = mux(_canSkipShift_T_80, UInt<2>("h3"), _canSkipShift_T_83) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_85 = bits(canSkipShift_lo_13, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_86 = bits(canSkipShift_lo_13, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_87 = bits(canSkipShift_lo_13, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_88 = mux(_canSkipShift_T_86, UInt<2>("h2"), _canSkipShift_T_87) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_89 = mux(_canSkipShift_T_85, UInt<2>("h3"), _canSkipShift_T_88) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_90 = mux(canSkipShift_useHi_13, _canSkipShift_T_84, _canSkipShift_T_89) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_91 = cat(canSkipShift_useHi_13, _canSkipShift_T_90) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node canSkipShift_hi_14 = bits(canSkipShift_lo_12, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_14 = bits(canSkipShift_lo_12, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_14 = orr(canSkipShift_hi_14) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node _canSkipShift_T_92 = bits(canSkipShift_hi_14, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_93 = bits(canSkipShift_hi_14, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_94 = bits(canSkipShift_hi_14, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_95 = mux(_canSkipShift_T_93, UInt<2>("h2"), _canSkipShift_T_94) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_96 = mux(_canSkipShift_T_92, UInt<2>("h3"), _canSkipShift_T_95) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_97 = bits(canSkipShift_lo_14, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_98 = bits(canSkipShift_lo_14, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_99 = bits(canSkipShift_lo_14, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_100 = mux(_canSkipShift_T_98, UInt<2>("h2"), _canSkipShift_T_99) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_101 = mux(_canSkipShift_T_97, UInt<2>("h3"), _canSkipShift_T_100) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_102 = mux(canSkipShift_useHi_14, _canSkipShift_T_96, _canSkipShift_T_101) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_103 = cat(canSkipShift_useHi_14, _canSkipShift_T_102) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node _canSkipShift_T_104 = mux(canSkipShift_useHi_12, _canSkipShift_T_91, _canSkipShift_T_103) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_105 = cat(canSkipShift_useHi_12, _canSkipShift_T_104) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node _canSkipShift_T_106 = mux(canSkipShift_useHi_8, _canSkipShift_T_79, _canSkipShift_T_105) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_107 = cat(canSkipShift_useHi_8, _canSkipShift_T_106) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node _canSkipShift_T_108 = mux(canSkipShift_useHi, _canSkipShift_T_53, _canSkipShift_T_107) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_109 = cat(canSkipShift_useHi, _canSkipShift_T_108) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node _canSkipShift_T_110 = or(UInt<7>("h40"), _canSkipShift_T_109) @[src/main/scala/nutcore/backend/fu/MDU.scala 105:31]
    node canSkipShift_hi_15 = bits(aValx2Reg, 64, 64) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_15 = bits(aValx2Reg, 63, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_15 = orr(canSkipShift_hi_15) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node canSkipShift_hi_16 = bits(canSkipShift_lo_15, 63, 32) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_16 = bits(canSkipShift_lo_15, 31, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_16 = orr(canSkipShift_hi_16) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node canSkipShift_hi_17 = bits(canSkipShift_hi_16, 31, 16) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_17 = bits(canSkipShift_hi_16, 15, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_17 = orr(canSkipShift_hi_17) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node canSkipShift_hi_18 = bits(canSkipShift_hi_17, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_18 = bits(canSkipShift_hi_17, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_18 = orr(canSkipShift_hi_18) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node canSkipShift_hi_19 = bits(canSkipShift_hi_18, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_19 = bits(canSkipShift_hi_18, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_19 = orr(canSkipShift_hi_19) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node _canSkipShift_T_111 = bits(canSkipShift_hi_19, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_112 = bits(canSkipShift_hi_19, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_113 = bits(canSkipShift_hi_19, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_114 = mux(_canSkipShift_T_112, UInt<2>("h2"), _canSkipShift_T_113) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_115 = mux(_canSkipShift_T_111, UInt<2>("h3"), _canSkipShift_T_114) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_116 = bits(canSkipShift_lo_19, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_117 = bits(canSkipShift_lo_19, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_118 = bits(canSkipShift_lo_19, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_119 = mux(_canSkipShift_T_117, UInt<2>("h2"), _canSkipShift_T_118) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_120 = mux(_canSkipShift_T_116, UInt<2>("h3"), _canSkipShift_T_119) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_121 = mux(canSkipShift_useHi_19, _canSkipShift_T_115, _canSkipShift_T_120) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_122 = cat(canSkipShift_useHi_19, _canSkipShift_T_121) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node canSkipShift_hi_20 = bits(canSkipShift_lo_18, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_20 = bits(canSkipShift_lo_18, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_20 = orr(canSkipShift_hi_20) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node _canSkipShift_T_123 = bits(canSkipShift_hi_20, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_124 = bits(canSkipShift_hi_20, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_125 = bits(canSkipShift_hi_20, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_126 = mux(_canSkipShift_T_124, UInt<2>("h2"), _canSkipShift_T_125) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_127 = mux(_canSkipShift_T_123, UInt<2>("h3"), _canSkipShift_T_126) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_128 = bits(canSkipShift_lo_20, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_129 = bits(canSkipShift_lo_20, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_130 = bits(canSkipShift_lo_20, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_131 = mux(_canSkipShift_T_129, UInt<2>("h2"), _canSkipShift_T_130) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_132 = mux(_canSkipShift_T_128, UInt<2>("h3"), _canSkipShift_T_131) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_133 = mux(canSkipShift_useHi_20, _canSkipShift_T_127, _canSkipShift_T_132) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_134 = cat(canSkipShift_useHi_20, _canSkipShift_T_133) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node _canSkipShift_T_135 = mux(canSkipShift_useHi_18, _canSkipShift_T_122, _canSkipShift_T_134) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_136 = cat(canSkipShift_useHi_18, _canSkipShift_T_135) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node canSkipShift_hi_21 = bits(canSkipShift_lo_17, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_21 = bits(canSkipShift_lo_17, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_21 = orr(canSkipShift_hi_21) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node canSkipShift_hi_22 = bits(canSkipShift_hi_21, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_22 = bits(canSkipShift_hi_21, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_22 = orr(canSkipShift_hi_22) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node _canSkipShift_T_137 = bits(canSkipShift_hi_22, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_138 = bits(canSkipShift_hi_22, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_139 = bits(canSkipShift_hi_22, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_140 = mux(_canSkipShift_T_138, UInt<2>("h2"), _canSkipShift_T_139) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_141 = mux(_canSkipShift_T_137, UInt<2>("h3"), _canSkipShift_T_140) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_142 = bits(canSkipShift_lo_22, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_143 = bits(canSkipShift_lo_22, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_144 = bits(canSkipShift_lo_22, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_145 = mux(_canSkipShift_T_143, UInt<2>("h2"), _canSkipShift_T_144) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_146 = mux(_canSkipShift_T_142, UInt<2>("h3"), _canSkipShift_T_145) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_147 = mux(canSkipShift_useHi_22, _canSkipShift_T_141, _canSkipShift_T_146) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_148 = cat(canSkipShift_useHi_22, _canSkipShift_T_147) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node canSkipShift_hi_23 = bits(canSkipShift_lo_21, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_23 = bits(canSkipShift_lo_21, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_23 = orr(canSkipShift_hi_23) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node _canSkipShift_T_149 = bits(canSkipShift_hi_23, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_150 = bits(canSkipShift_hi_23, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_151 = bits(canSkipShift_hi_23, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_152 = mux(_canSkipShift_T_150, UInt<2>("h2"), _canSkipShift_T_151) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_153 = mux(_canSkipShift_T_149, UInt<2>("h3"), _canSkipShift_T_152) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_154 = bits(canSkipShift_lo_23, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_155 = bits(canSkipShift_lo_23, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_156 = bits(canSkipShift_lo_23, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_157 = mux(_canSkipShift_T_155, UInt<2>("h2"), _canSkipShift_T_156) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_158 = mux(_canSkipShift_T_154, UInt<2>("h3"), _canSkipShift_T_157) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_159 = mux(canSkipShift_useHi_23, _canSkipShift_T_153, _canSkipShift_T_158) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_160 = cat(canSkipShift_useHi_23, _canSkipShift_T_159) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node _canSkipShift_T_161 = mux(canSkipShift_useHi_21, _canSkipShift_T_148, _canSkipShift_T_160) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_162 = cat(canSkipShift_useHi_21, _canSkipShift_T_161) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node _canSkipShift_T_163 = mux(canSkipShift_useHi_17, _canSkipShift_T_136, _canSkipShift_T_162) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_164 = cat(canSkipShift_useHi_17, _canSkipShift_T_163) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node canSkipShift_hi_24 = bits(canSkipShift_lo_16, 31, 16) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_24 = bits(canSkipShift_lo_16, 15, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_24 = orr(canSkipShift_hi_24) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node canSkipShift_hi_25 = bits(canSkipShift_hi_24, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_25 = bits(canSkipShift_hi_24, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_25 = orr(canSkipShift_hi_25) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node canSkipShift_hi_26 = bits(canSkipShift_hi_25, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_26 = bits(canSkipShift_hi_25, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_26 = orr(canSkipShift_hi_26) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node _canSkipShift_T_165 = bits(canSkipShift_hi_26, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_166 = bits(canSkipShift_hi_26, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_167 = bits(canSkipShift_hi_26, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_168 = mux(_canSkipShift_T_166, UInt<2>("h2"), _canSkipShift_T_167) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_169 = mux(_canSkipShift_T_165, UInt<2>("h3"), _canSkipShift_T_168) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_170 = bits(canSkipShift_lo_26, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_171 = bits(canSkipShift_lo_26, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_172 = bits(canSkipShift_lo_26, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_173 = mux(_canSkipShift_T_171, UInt<2>("h2"), _canSkipShift_T_172) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_174 = mux(_canSkipShift_T_170, UInt<2>("h3"), _canSkipShift_T_173) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_175 = mux(canSkipShift_useHi_26, _canSkipShift_T_169, _canSkipShift_T_174) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_176 = cat(canSkipShift_useHi_26, _canSkipShift_T_175) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node canSkipShift_hi_27 = bits(canSkipShift_lo_25, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_27 = bits(canSkipShift_lo_25, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_27 = orr(canSkipShift_hi_27) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node _canSkipShift_T_177 = bits(canSkipShift_hi_27, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_178 = bits(canSkipShift_hi_27, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_179 = bits(canSkipShift_hi_27, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_180 = mux(_canSkipShift_T_178, UInt<2>("h2"), _canSkipShift_T_179) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_181 = mux(_canSkipShift_T_177, UInt<2>("h3"), _canSkipShift_T_180) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_182 = bits(canSkipShift_lo_27, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_183 = bits(canSkipShift_lo_27, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_184 = bits(canSkipShift_lo_27, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_185 = mux(_canSkipShift_T_183, UInt<2>("h2"), _canSkipShift_T_184) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_186 = mux(_canSkipShift_T_182, UInt<2>("h3"), _canSkipShift_T_185) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_187 = mux(canSkipShift_useHi_27, _canSkipShift_T_181, _canSkipShift_T_186) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_188 = cat(canSkipShift_useHi_27, _canSkipShift_T_187) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node _canSkipShift_T_189 = mux(canSkipShift_useHi_25, _canSkipShift_T_176, _canSkipShift_T_188) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_190 = cat(canSkipShift_useHi_25, _canSkipShift_T_189) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node canSkipShift_hi_28 = bits(canSkipShift_lo_24, 15, 8) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_28 = bits(canSkipShift_lo_24, 7, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_28 = orr(canSkipShift_hi_28) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node canSkipShift_hi_29 = bits(canSkipShift_hi_28, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_29 = bits(canSkipShift_hi_28, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_29 = orr(canSkipShift_hi_29) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node _canSkipShift_T_191 = bits(canSkipShift_hi_29, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_192 = bits(canSkipShift_hi_29, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_193 = bits(canSkipShift_hi_29, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_194 = mux(_canSkipShift_T_192, UInt<2>("h2"), _canSkipShift_T_193) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_195 = mux(_canSkipShift_T_191, UInt<2>("h3"), _canSkipShift_T_194) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_196 = bits(canSkipShift_lo_29, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_197 = bits(canSkipShift_lo_29, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_198 = bits(canSkipShift_lo_29, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_199 = mux(_canSkipShift_T_197, UInt<2>("h2"), _canSkipShift_T_198) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_200 = mux(_canSkipShift_T_196, UInt<2>("h3"), _canSkipShift_T_199) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_201 = mux(canSkipShift_useHi_29, _canSkipShift_T_195, _canSkipShift_T_200) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_202 = cat(canSkipShift_useHi_29, _canSkipShift_T_201) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node canSkipShift_hi_30 = bits(canSkipShift_lo_28, 7, 4) @[src/main/scala/chisel3/util/CircuitMath.scala 33:17]
    node canSkipShift_lo_30 = bits(canSkipShift_lo_28, 3, 0) @[src/main/scala/chisel3/util/CircuitMath.scala 34:17]
    node canSkipShift_useHi_30 = orr(canSkipShift_hi_30) @[src/main/scala/chisel3/util/CircuitMath.scala 35:22]
    node _canSkipShift_T_203 = bits(canSkipShift_hi_30, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_204 = bits(canSkipShift_hi_30, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_205 = bits(canSkipShift_hi_30, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_206 = mux(_canSkipShift_T_204, UInt<2>("h2"), _canSkipShift_T_205) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_207 = mux(_canSkipShift_T_203, UInt<2>("h3"), _canSkipShift_T_206) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_208 = bits(canSkipShift_lo_30, 3, 3) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_209 = bits(canSkipShift_lo_30, 2, 2) @[src/main/scala/chisel3/util/CircuitMath.scala 30:12]
    node _canSkipShift_T_210 = bits(canSkipShift_lo_30, 1, 1) @[src/main/scala/chisel3/util/CircuitMath.scala 28:8]
    node _canSkipShift_T_211 = mux(_canSkipShift_T_209, UInt<2>("h2"), _canSkipShift_T_210) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_212 = mux(_canSkipShift_T_208, UInt<2>("h3"), _canSkipShift_T_211) @[src/main/scala/chisel3/util/CircuitMath.scala 30:10]
    node _canSkipShift_T_213 = mux(canSkipShift_useHi_30, _canSkipShift_T_207, _canSkipShift_T_212) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_214 = cat(canSkipShift_useHi_30, _canSkipShift_T_213) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node _canSkipShift_T_215 = mux(canSkipShift_useHi_28, _canSkipShift_T_202, _canSkipShift_T_214) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_216 = cat(canSkipShift_useHi_28, _canSkipShift_T_215) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node _canSkipShift_T_217 = mux(canSkipShift_useHi_24, _canSkipShift_T_190, _canSkipShift_T_216) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_218 = cat(canSkipShift_useHi_24, _canSkipShift_T_217) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node _canSkipShift_T_219 = mux(canSkipShift_useHi_16, _canSkipShift_T_164, _canSkipShift_T_218) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_220 = cat(canSkipShift_useHi_16, _canSkipShift_T_219) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node _canSkipShift_T_221 = mux(canSkipShift_useHi_15, UInt<1>("h0"), _canSkipShift_T_220) @[src/main/scala/chisel3/util/CircuitMath.scala 36:21]
    node _canSkipShift_T_222 = cat(canSkipShift_useHi_15, _canSkipShift_T_221) @[src/main/scala/chisel3/util/CircuitMath.scala 36:10]
    node _canSkipShift_T_223 = sub(_canSkipShift_T_110, _canSkipShift_T_222) @[src/main/scala/nutcore/backend/fu/MDU.scala 105:45]
    node canSkipShift = tail(_canSkipShift_T_223, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 105:45]
    node _value_T = geq(canSkipShift, UInt<6>("h3f")) @[src/main/scala/nutcore/backend/fu/MDU.scala 109:52]
    node _value_T_1 = mux(_value_T, UInt<6>("h3f"), canSkipShift) @[src/main/scala/nutcore/backend/fu/MDU.scala 109:38]
    node _value_T_2 = mux(divBy0, UInt<1>("h0"), _value_T_1) @[src/main/scala/nutcore/backend/fu/MDU.scala 109:21]
    node _T_5 = eq(state, UInt<3>("h2")) @[src/main/scala/nutcore/backend/fu/MDU.scala 111:22]
    node _shiftReg_T = dshl(aValx2Reg, cnt_value) @[src/main/scala/nutcore/backend/fu/MDU.scala 112:27]
    node _T_6 = eq(state, UInt<3>("h3")) @[src/main/scala/nutcore/backend/fu/MDU.scala 114:22]
    node enough = geq(hi, bReg) @[src/main/scala/nutcore/backend/fu/MDU.scala 115:28]
    node _shiftReg_T_1 = sub(hi, bReg) @[src/main/scala/nutcore/backend/fu/MDU.scala 116:36]
    node _shiftReg_T_2 = tail(_shiftReg_T_1, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 116:36]
    node _shiftReg_T_3 = mux(enough, _shiftReg_T_2, hi) @[src/main/scala/nutcore/backend/fu/MDU.scala 116:24]
    node _shiftReg_T_4 = bits(_shiftReg_T_3, 63, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 116:47]
    node shiftReg_hi = cat(_shiftReg_T_4, lo) @[src/main/scala/nutcore/backend/fu/MDU.scala 116:20]
    node _shiftReg_T_5 = cat(shiftReg_hi, enough) @[src/main/scala/nutcore/backend/fu/MDU.scala 116:20]
    skip
    node _value_T_3 = add(cnt_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_4 = tail(_value_T_3, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _T_7 = eq(cnt_value, UInt<6>("h3f")) @[src/main/scala/nutcore/backend/fu/MDU.scala 118:21]
    node _GEN_4 = mux(_T_7, UInt<3>("h4"), state) @[src/main/scala/nutcore/backend/fu/MDU.scala 118:{36,44} 77:22]
    node _T_8 = eq(state, UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/MDU.scala 119:22]
    node _GEN_5 = mux(_T_8, UInt<3>("h0"), state) @[src/main/scala/nutcore/backend/fu/MDU.scala 119:36 120:11 77:22]
    node _GEN_6 = mux(_T_6, _shiftReg_T_5, shiftReg) @[src/main/scala/nutcore/backend/fu/MDU.scala 114:37 116:14 83:21]
    node _GEN_7 = mux(_T_6, _value_T_4, cnt_value) @[src/main/scala/nutcore/backend/fu/MDU.scala 114:37 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _GEN_8 = mux(_T_6, _GEN_4, _GEN_5) @[src/main/scala/nutcore/backend/fu/MDU.scala 114:37]
    node _GEN_9 = mux(_T_5, _shiftReg_T, _GEN_6) @[src/main/scala/nutcore/backend/fu/MDU.scala 111:35 112:14]
    node _GEN_10 = mux(_T_5, UInt<3>("h3"), _GEN_8) @[src/main/scala/nutcore/backend/fu/MDU.scala 111:35 113:11]
    node _GEN_11 = mux(_T_5, cnt_value, _GEN_7) @[src/main/scala/nutcore/backend/fu/MDU.scala 111:35 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_12 = mux(_T_4, _value_T_2, _GEN_11) @[src/main/scala/nutcore/backend/fu/MDU.scala 109:15 97:34]
    node _GEN_13 = mux(_T_4, UInt<3>("h2"), _GEN_10) @[src/main/scala/nutcore/backend/fu/MDU.scala 110:11 97:34]
    node _GEN_14 = mux(_T_4, shiftReg, _GEN_9) @[src/main/scala/nutcore/backend/fu/MDU.scala 83:21 97:34]
    node _GEN_15 = mux(newReq, UInt<3>("h1"), _GEN_13) @[src/main/scala/nutcore/backend/fu/MDU.scala 95:17 96:11]
    node _GEN_16 = mux(newReq, cnt_value, _GEN_12) @[src/main/scala/nutcore/backend/fu/MDU.scala 95:17 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_17 = mux(newReq, shiftReg, _GEN_14) @[src/main/scala/nutcore/backend/fu/MDU.scala 95:17 83:21]
    node r = bits(hi, 64, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 123:13]
    node _resQ_T = sub(UInt<1>("h0"), lo) @[src/main/scala/nutcore/backend/fu/MDU.scala 124:28]
    node _resQ_T_1 = tail(_resQ_T, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 124:28]
    node resQ = mux(qSignReg, _resQ_T_1, lo) @[src/main/scala/nutcore/backend/fu/MDU.scala 124:17]
    node _resR_T = sub(UInt<1>("h0"), r) @[src/main/scala/nutcore/backend/fu/MDU.scala 125:28]
    node _resR_T_1 = tail(_resR_T, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 125:28]
    node resR = mux(aSignReg, _resR_T_1, r) @[src/main/scala/nutcore/backend/fu/MDU.scala 125:17]
    node _io_out_bits_T = cat(resR, resQ) @[src/main/scala/nutcore/backend/fu/MDU.scala 126:21]
    node _io_out_valid_T = eq(state, UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/MDU.scala 128:39]
    node _io_in_ready_T = eq(state, UInt<3>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 129:25]
    io_in_ready <= _io_in_ready_T @[src/main/scala/nutcore/backend/fu/MDU.scala 129:15]
    io_out_valid <= _io_out_valid_T @[src/main/scala/nutcore/backend/fu/MDU.scala 128:16]
    io_out_bits <= _io_out_bits_T @[src/main/scala/nutcore/backend/fu/MDU.scala 126:15]
    state <= mux(reset, UInt<3>("h0"), _GEN_15) @[src/main/scala/nutcore/backend/fu/MDU.scala 77:{22,22}]
    shiftReg <= _GEN_17
    aSignReg <= _GEN_0
    qSignReg <= _GEN_1
    bReg <= _GEN_2
    aValx2Reg <= _GEN_3
    cnt_value <= bits(mux(reset, UInt<6>("h0"), _GEN_16), 5, 0) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]

  module MDU :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[src/main/scala/nutcore/backend/fu/MDU.scala 136:14]
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/MDU.scala 136:14]
    input io_in_bits_src1 : UInt<64> @[src/main/scala/nutcore/backend/fu/MDU.scala 136:14]
    input io_in_bits_src2 : UInt<64> @[src/main/scala/nutcore/backend/fu/MDU.scala 136:14]
    input io_in_bits_func : UInt<7> @[src/main/scala/nutcore/backend/fu/MDU.scala 136:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/backend/fu/MDU.scala 136:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/MDU.scala 136:14]
    output io_out_bits : UInt<64> @[src/main/scala/nutcore/backend/fu/MDU.scala 136:14]
    output _WIRE_0 : UInt<1>
    input DISPLAY_ENABLE : UInt<1>

    inst mul of Multiplier @[src/main/scala/nutcore/backend/fu/MDU.scala 151:19]
    inst div of Divider @[src/main/scala/nutcore/backend/fu/MDU.scala 152:19]
    node isDiv = bits(io_in_bits_func, 2, 2) @[src/main/scala/nutcore/backend/fu/MDU.scala 41:27]
    node _isDivSign_T = bits(io_in_bits_func, 2, 2) @[src/main/scala/nutcore/backend/fu/MDU.scala 41:27]
    node _isDivSign_T_1 = bits(io_in_bits_func, 0, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 42:45]
    node _isDivSign_T_2 = eq(_isDivSign_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 42:42]
    node isDivSign = and(_isDivSign_T, _isDivSign_T_2) @[src/main/scala/nutcore/backend/fu/MDU.scala 42:39]
    node isW = bits(io_in_bits_func, 3, 3) @[src/main/scala/nutcore/backend/fu/MDU.scala 43:25]
    node _mul_io_in_bits_0_T = bits(io_in_bits_func, 1, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 166:39]
    node _mul_io_in_bits_0_T_1 = cat(UInt<1>("h0"), io_in_bits_src1) @[src/main/scala/utils/BitUtils.scala 49:41]
    node mul_io_in_bits_0_signBit = bits(io_in_bits_src1, 63, 63) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _mul_io_in_bits_0_T_2 = cat(mul_io_in_bits_0_signBit, io_in_bits_src1) @[src/main/scala/utils/BitUtils.scala 42:41]
    node mul_io_in_bits_0_signBit_1 = bits(io_in_bits_src1, 63, 63) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _mul_io_in_bits_0_T_3 = cat(mul_io_in_bits_0_signBit_1, io_in_bits_src1) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _mul_io_in_bits_0_T_4 = cat(UInt<1>("h0"), io_in_bits_src1) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mul_io_in_bits_0_T_5 = eq(UInt<2>("h0"), _mul_io_in_bits_0_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_0_T_6 = eq(UInt<2>("h1"), _mul_io_in_bits_0_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_0_T_7 = eq(UInt<2>("h2"), _mul_io_in_bits_0_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_0_T_8 = eq(UInt<2>("h3"), _mul_io_in_bits_0_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_0_T_9 = mux(_mul_io_in_bits_0_T_5, _mul_io_in_bits_0_T_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_0_T_10 = mux(_mul_io_in_bits_0_T_6, _mul_io_in_bits_0_T_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_0_T_11 = mux(_mul_io_in_bits_0_T_7, _mul_io_in_bits_0_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_0_T_12 = mux(_mul_io_in_bits_0_T_8, _mul_io_in_bits_0_T_4, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_0_T_13 = or(_mul_io_in_bits_0_T_9, _mul_io_in_bits_0_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_0_T_14 = or(_mul_io_in_bits_0_T_13, _mul_io_in_bits_0_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_0_T_15 = or(_mul_io_in_bits_0_T_14, _mul_io_in_bits_0_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T = bits(io_in_bits_func, 1, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 167:39]
    node _mul_io_in_bits_1_T_1 = cat(UInt<1>("h0"), io_in_bits_src2) @[src/main/scala/utils/BitUtils.scala 49:41]
    node mul_io_in_bits_1_signBit = bits(io_in_bits_src2, 63, 63) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _mul_io_in_bits_1_T_2 = cat(mul_io_in_bits_1_signBit, io_in_bits_src2) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _mul_io_in_bits_1_T_3 = cat(UInt<1>("h0"), io_in_bits_src2) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mul_io_in_bits_1_T_4 = cat(UInt<1>("h0"), io_in_bits_src2) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _mul_io_in_bits_1_T_5 = eq(UInt<2>("h0"), _mul_io_in_bits_1_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_1_T_6 = eq(UInt<2>("h1"), _mul_io_in_bits_1_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_1_T_7 = eq(UInt<2>("h2"), _mul_io_in_bits_1_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_1_T_8 = eq(UInt<2>("h3"), _mul_io_in_bits_1_T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _mul_io_in_bits_1_T_9 = mux(_mul_io_in_bits_1_T_5, _mul_io_in_bits_1_T_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T_10 = mux(_mul_io_in_bits_1_T_6, _mul_io_in_bits_1_T_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T_11 = mux(_mul_io_in_bits_1_T_7, _mul_io_in_bits_1_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T_12 = mux(_mul_io_in_bits_1_T_8, _mul_io_in_bits_1_T_4, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T_13 = or(_mul_io_in_bits_1_T_9, _mul_io_in_bits_1_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T_14 = or(_mul_io_in_bits_1_T_13, _mul_io_in_bits_1_T_11) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _mul_io_in_bits_1_T_15 = or(_mul_io_in_bits_1_T_14, _mul_io_in_bits_1_T_12) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _div_io_in_bits_0_T = bits(io_in_bits_src1, 31, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:68]
    node div_io_in_bits_0_signBit = bits(_div_io_in_bits_0_T, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _div_io_in_bits_0_T_1 = bits(div_io_in_bits_0_signBit, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _div_io_in_bits_0_T_2 = mux(_div_io_in_bits_0_T_1, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _div_io_in_bits_0_T_3 = cat(_div_io_in_bits_0_T_2, _div_io_in_bits_0_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _div_io_in_bits_0_T_4 = bits(io_in_bits_src1, 31, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:92]
    node _div_io_in_bits_0_T_5 = cat(UInt<32>("h0"), _div_io_in_bits_0_T_4) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _div_io_in_bits_0_T_6 = mux(isDivSign, _div_io_in_bits_0_T_3, _div_io_in_bits_0_T_5) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:47]
    node _div_io_in_bits_0_T_7 = mux(isW, _div_io_in_bits_0_T_6, io_in_bits_src1) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:38]
    node _div_io_in_bits_1_T = bits(io_in_bits_src2, 31, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:68]
    node div_io_in_bits_1_signBit = bits(_div_io_in_bits_1_T, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _div_io_in_bits_1_T_1 = bits(div_io_in_bits_1_signBit, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _div_io_in_bits_1_T_2 = mux(_div_io_in_bits_1_T_1, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _div_io_in_bits_1_T_3 = cat(_div_io_in_bits_1_T_2, _div_io_in_bits_1_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _div_io_in_bits_1_T_4 = bits(io_in_bits_src2, 31, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:92]
    node _div_io_in_bits_1_T_5 = cat(UInt<32>("h0"), _div_io_in_bits_1_T_4) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _div_io_in_bits_1_T_6 = mux(isDivSign, _div_io_in_bits_1_T_3, _div_io_in_bits_1_T_5) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:47]
    node _div_io_in_bits_1_T_7 = mux(isW, _div_io_in_bits_1_T_6, io_in_bits_src2) @[src/main/scala/nutcore/backend/fu/MDU.scala 169:38]
    node _mul_io_in_valid_T = eq(isDiv, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 173:37]
    node _mul_io_in_valid_T_1 = and(io_in_valid, _mul_io_in_valid_T) @[src/main/scala/nutcore/backend/fu/MDU.scala 173:34]
    node _div_io_in_valid_T = and(io_in_valid, isDiv) @[src/main/scala/nutcore/backend/fu/MDU.scala 174:34]
    node _mulRes_T = bits(io_in_bits_func, 1, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 176:24]
    node _mulRes_T_1 = eq(_mulRes_T, UInt<2>("h0")) @[src/main/scala/nutcore/backend/fu/MDU.scala 176:30]
    node _mulRes_T_2 = bits(mul.io_out_bits, 63, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 176:69]
    node _mulRes_T_3 = bits(mul.io_out_bits, 127, 64) @[src/main/scala/nutcore/backend/fu/MDU.scala 176:96]
    node mulRes = mux(_mulRes_T_1, _mulRes_T_2, _mulRes_T_3) @[src/main/scala/nutcore/backend/fu/MDU.scala 176:19]
    node _divRes_T = bits(io_in_bits_func, 1, 1) @[src/main/scala/nutcore/backend/fu/MDU.scala 177:24]
    node _divRes_T_1 = bits(div.io_out_bits, 127, 64) @[src/main/scala/nutcore/backend/fu/MDU.scala 177:54]
    node _divRes_T_2 = bits(div.io_out_bits, 63, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 177:86]
    node divRes = mux(_divRes_T, _divRes_T_1, _divRes_T_2) @[src/main/scala/nutcore/backend/fu/MDU.scala 177:19]
    node res = mux(isDiv, divRes, mulRes) @[src/main/scala/nutcore/backend/fu/MDU.scala 178:16]
    node _io_out_bits_T = bits(res, 31, 0) @[src/main/scala/nutcore/backend/fu/MDU.scala 179:38]
    node io_out_bits_signBit = bits(_io_out_bits_T, 31, 31) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _io_out_bits_T_1 = bits(io_out_bits_signBit, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_out_bits_T_2 = mux(_io_out_bits_T_1, UInt<32>("hffffffff"), UInt<32>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _io_out_bits_T_3 = cat(_io_out_bits_T_2, _io_out_bits_T) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _io_out_bits_T_4 = mux(isW, _io_out_bits_T_3, res) @[src/main/scala/nutcore/backend/fu/MDU.scala 179:21]
    node _isDivReg_T = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg isDivReg_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), isDivReg_REG) @[src/main/scala/nutcore/backend/fu/MDU.scala 181:48]
    node isDivReg = mux(_isDivReg_T, isDiv, isDivReg_REG) @[src/main/scala/nutcore/backend/fu/MDU.scala 181:21]
    node _io_in_ready_T = mux(isDiv, div.io_in_ready, mul.io_in_ready) @[src/main/scala/nutcore/backend/fu/MDU.scala 182:21]
    node _io_out_valid_T = mux(isDivReg, div.io_out_valid, mul.io_out_valid) @[src/main/scala/nutcore/backend/fu/MDU.scala 183:22]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_1 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_3 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_5 = and(mul.io_out_ready, mul.io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _mul_io_in_bits_0_WIRE = _mul_io_in_bits_0_T_15 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _mul_io_in_bits_1_WIRE = _mul_io_in_bits_1_T_15 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _WIRE = _T_5 @[src/main/scala/nutcore/backend/fu/MDU.scala 187:{33,33}]
    io_in_ready <= _io_in_ready_T @[src/main/scala/nutcore/backend/fu/MDU.scala 182:15]
    io_out_valid <= _io_out_valid_T @[src/main/scala/nutcore/backend/fu/MDU.scala 183:16]
    io_out_bits <= _io_out_bits_T_4 @[src/main/scala/nutcore/backend/fu/MDU.scala 179:15]
    _WIRE_0 <= _WIRE
    mul.clock <= clock
    mul.reset <= reset
    mul.io_in_valid <= _mul_io_in_valid_T_1 @[src/main/scala/nutcore/backend/fu/MDU.scala 173:19]
    mul.io_in_bits_0 <= _mul_io_in_bits_0_WIRE @[src/main/scala/nutcore/backend/fu/MDU.scala 166:21]
    mul.io_in_bits_1 <= _mul_io_in_bits_1_WIRE @[src/main/scala/nutcore/backend/fu/MDU.scala 167:21]
    skip
    mul.io_out_ready <= io_out_ready @[src/main/scala/nutcore/backend/fu/MDU.scala 155:17]
    div.clock <= clock
    div.reset <= reset
    div.io_in_valid <= _div_io_in_valid_T @[src/main/scala/nutcore/backend/fu/MDU.scala 174:19]
    div.io_in_bits_0 <= _div_io_in_bits_0_T_7 @[src/main/scala/nutcore/backend/fu/MDU.scala 170:21]
    div.io_in_bits_1 <= _div_io_in_bits_1_T_7 @[src/main/scala/nutcore/backend/fu/MDU.scala 171:21]
    div.io_sign <= isDivSign @[src/main/scala/nutcore/backend/fu/MDU.scala 154:12]
    skip
    isDivReg_REG <= isDiv @[src/main/scala/nutcore/backend/fu/MDU.scala 181:48]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T), _T_2), UInt<1>("h1")), "[%d] MDU: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T), _T_4), UInt<1>("h1")), "[FU-MDU] irv-orv %d %d - %d %d\n", io_in_ready, io_in_valid, io_out_ready, io_out_valid) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]

  module CSR :
    input clock : Clock
    input reset : UInt<1>
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_in_bits_src1 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_in_bits_src2 : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_in_bits_func : UInt<7> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    output io_out_bits : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_instr : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_pc : UInt<39> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_exceptionVec_0 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_exceptionVec_1 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_exceptionVec_2 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_exceptionVec_3 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_exceptionVec_4 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_exceptionVec_5 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_exceptionVec_6 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_exceptionVec_7 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_exceptionVec_8 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_exceptionVec_9 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_exceptionVec_10 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_exceptionVec_11 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_exceptionVec_12 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_exceptionVec_13 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_exceptionVec_14 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_exceptionVec_15 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_intrVec_0 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_intrVec_1 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_intrVec_2 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_intrVec_3 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_intrVec_4 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_intrVec_5 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_intrVec_6 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_intrVec_7 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_intrVec_8 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_intrVec_9 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_intrVec_10 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_intrVec_11 : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_cfIn_crossPageIPFFix : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    output io_redirect_target : UInt<39> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    output io_redirect_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_instrValid : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_isBackendException : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    output io_intrNO : UInt<64> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    output io_imemMMU_priviledgeMode : UInt<2> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    output io_imemMMU_status_sum : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    output io_imemMMU_status_mxr : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    output io_dmemMMU_priviledgeMode : UInt<2> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    output io_dmemMMU_status_sum : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    output io_dmemMMU_status_mxr : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_dmemMMU_loadPF : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_dmemMMU_storePF : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input io_dmemMMU_addr : UInt<39> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    output io_wenFix : UInt<1> @[src/main/scala/nutcore/backend/fu/CSR.scala 193:14]
    input set_lr : UInt<1>
    output lr_0 : UInt<1>
    input MbpBWrong : UInt<1>
    input perfCntCondMmulInstr : UInt<1>
    input meip_0 : UInt<1>
    input perfCntCondMlsuInstr : UInt<1>
    output lrAddr_0 : UInt<64>
    input perfCntCondMexuBusy : UInt<1>
    input perfCntCondMmmioInstr : UInt<1>
    input perfCntCondMaluInstr : UInt<1>
    input MbpRRight : UInt<1>
    output satp_0 : UInt<64>
    input DISPLAY_ENABLE : UInt<1>
    input MbpIRight : UInt<1>
    input perfCntCondMcsrInstr : UInt<1>
    input Custom4 : UInt<1>
    input Custom3 : UInt<1>
    input perfCntCondMifuFlush : UInt<1>
    input Custom2 : UInt<1>
    input Custom1 : UInt<1>
    input Custom8 : UInt<1>
    input Custom7 : UInt<1>
    input perfCntCondMrawStall : UInt<1>
    input perfCntCondMloadStall : UInt<1>
    input Custom6 : UInt<1>
    input Custom5 : UInt<1>
    input perfCntCondISUIssue : UInt<1>
    input mtip_0 : UInt<1>
    input perfCntCondMultiCommit : UInt<1>
    input MbpBRight : UInt<1>
    input perfCntCondMbruInstr : UInt<1>
    input set_lr_val : UInt<1>
    input MbpJWrong : UInt<1>
    input nutcoretrap_0 : UInt<1>
    input LSUADDR : UInt<64>
    output _WIRE_4 : UInt<12>
    input perfCntCondMstoreStall : UInt<1>
    input MbpIWrong : UInt<1>
    input MbpJRight : UInt<1>
    input perfCntCondMloadInstr : UInt<1>
    input perfCntCondMmduInstr : UInt<1>
    input set_lr_addr : UInt<64>
    input perfCntCondMimemStall : UInt<1>
    input MbpRWrong : UInt<1>
    input msip_0 : UInt<1>
    input perfCntCondMinstret : UInt<1>

    skip
    skip
    reg mtvec : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mtvec) @[src/main/scala/nutcore/backend/fu/CSR.scala 252:22]
    reg mcounteren : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mcounteren) @[src/main/scala/nutcore/backend/fu/CSR.scala 253:27]
    reg mcause : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mcause) @[src/main/scala/nutcore/backend/fu/CSR.scala 254:23]
    reg mtval : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mtval) @[src/main/scala/nutcore/backend/fu/CSR.scala 255:22]
    reg mepc : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mepc) @[src/main/scala/nutcore/backend/fu/CSR.scala 256:21]
    reg mie : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mie) @[src/main/scala/nutcore/backend/fu/CSR.scala 258:20]
    reg mipReg : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mipReg) @[src/main/scala/nutcore/backend/fu/CSR.scala 260:24]
    node _mipWire_WIRE_s_h = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 259:{38,38}]
    node mipWire_s_h = _mipWire_WIRE_s_h @[src/main/scala/nutcore/backend/fu/CSR.scala 259:{25,25}]
    node _mipWire_WIRE_s_s = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 259:{38,38}]
    node mipWire_s_s = _mipWire_WIRE_s_s @[src/main/scala/nutcore/backend/fu/CSR.scala 259:{25,25}]
    node mip_lo_lo_hi = cat(mipWire_s_h, mipWire_s_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node _mipWire_WIRE_s_u = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 259:{38,38}]
    node mipWire_s_u = _mipWire_WIRE_s_u @[src/main/scala/nutcore/backend/fu/CSR.scala 259:{25,25}]
    node mip_lo_lo = cat(mip_lo_lo_hi, mipWire_s_u) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node _mipWire_WIRE_t_s = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 259:{38,38}]
    node mipWire_t_s = _mipWire_WIRE_t_s @[src/main/scala/nutcore/backend/fu/CSR.scala 259:{25,25}]
    node _mipWire_WIRE_t_u = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 259:{38,38}]
    node mipWire_t_u = _mipWire_WIRE_t_u @[src/main/scala/nutcore/backend/fu/CSR.scala 259:{25,25}]
    node mip_lo_hi_hi = cat(mipWire_t_s, mipWire_t_u) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node msip = msip_0 @[src/main/scala/nutcore/backend/fu/CSR.scala 586:22]
    node mipWire_s_m = msip @[src/main/scala/nutcore/backend/fu/CSR.scala 259:25 592:15]
    node mip_lo_hi = cat(mip_lo_hi_hi, mipWire_s_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node mip_lo = cat(mip_lo_hi, mip_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node _mipWire_WIRE_e_u = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 259:{38,38}]
    node mipWire_e_u = _mipWire_WIRE_e_u @[src/main/scala/nutcore/backend/fu/CSR.scala 259:{25,25}]
    node mtip = mtip_0 @[src/main/scala/nutcore/backend/fu/CSR.scala 584:22]
    node mipWire_t_m = mtip @[src/main/scala/nutcore/backend/fu/CSR.scala 259:25 590:15]
    node mip_hi_lo_hi = cat(mipWire_e_u, mipWire_t_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node _mipWire_WIRE_t_h = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 259:{38,38}]
    node mipWire_t_h = _mipWire_WIRE_t_h @[src/main/scala/nutcore/backend/fu/CSR.scala 259:{25,25}]
    node mip_hi_lo = cat(mip_hi_lo_hi, mipWire_t_h) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node meip = meip_0 @[src/main/scala/nutcore/backend/fu/CSR.scala 585:22]
    node mipWire_e_m = meip @[src/main/scala/nutcore/backend/fu/CSR.scala 259:25 591:15]
    node _mipWire_WIRE_e_h = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 259:{38,38}]
    node mipWire_e_h = _mipWire_WIRE_e_h @[src/main/scala/nutcore/backend/fu/CSR.scala 259:{25,25}]
    node mip_hi_hi_hi = cat(mipWire_e_m, mipWire_e_h) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node _mipWire_WIRE_e_s = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 259:{38,38}]
    node mipWire_e_s = _mipWire_WIRE_e_s @[src/main/scala/nutcore/backend/fu/CSR.scala 259:{25,25}]
    node mip_hi_hi = cat(mip_hi_hi_hi, mipWire_e_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node mip_hi = cat(mip_hi_hi, mip_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node _mip_T = cat(mip_hi, mip_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:22]
    node _mip_T_1 = or(_mip_T, mipReg) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:29]
    node _mip_WIRE = bits(_mip_T_1, 11, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:{47,47}]
    node _mip_T_2 = bits(_mip_WIRE, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_3 = bits(_mip_WIRE, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_4 = bits(_mip_WIRE, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_5 = bits(_mip_WIRE, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_6 = bits(_mip_WIRE, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_7 = bits(_mip_WIRE, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_8 = bits(_mip_WIRE, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_9 = bits(_mip_WIRE, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_10 = bits(_mip_WIRE, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_11 = bits(_mip_WIRE, 9, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_12 = bits(_mip_WIRE, 10, 10) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _mip_T_13 = bits(_mip_WIRE, 11, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 262:47]
    node _misaInitVal_T = shl(UInt<2>("h2"), 62) @[src/main/scala/nutcore/backend/fu/CSR.scala 264:43]
    node _misaInitVal_T_1 = shl(UInt<1>("h1"), 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 265:42]
    node _misaInitVal_T_2 = or(UInt<1>("h0"), _misaInitVal_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 269:75]
    node _misaInitVal_T_3 = shl(UInt<1>("h1"), 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 265:42]
    node _misaInitVal_T_4 = or(_misaInitVal_T_2, _misaInitVal_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 269:75]
    node _misaInitVal_T_5 = shl(UInt<1>("h1"), 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 265:42]
    node _misaInitVal_T_6 = or(_misaInitVal_T_4, _misaInitVal_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 269:75]
    node _misaInitVal_T_7 = shl(UInt<1>("h1"), 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 265:42]
    node _misaInitVal_T_8 = or(_misaInitVal_T_6, _misaInitVal_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 269:75]
    node _misaInitVal_T_9 = shl(UInt<1>("h1"), 12) @[src/main/scala/nutcore/backend/fu/CSR.scala 265:42]
    node _misaInitVal_T_10 = or(_misaInitVal_T_8, _misaInitVal_T_9) @[src/main/scala/nutcore/backend/fu/CSR.scala 269:75]
    node _misaInitVal_T_11 = shl(UInt<1>("h1"), 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 265:42]
    node _misaInitVal_T_12 = or(_misaInitVal_T_10, _misaInitVal_T_11) @[src/main/scala/nutcore/backend/fu/CSR.scala 269:75]
    node misaInitVal = or(_misaInitVal_T, _misaInitVal_T_12) @[src/main/scala/nutcore/backend/fu/CSR.scala 269:35]
    reg misa : UInt<64>, clock with :
      reset => (UInt<1>("h0"), misa) @[src/main/scala/nutcore/backend/fu/CSR.scala 270:21]
    reg mvendorid : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mvendorid) @[src/main/scala/nutcore/backend/fu/CSR.scala 274:26]
    reg marchid : UInt<64>, clock with :
      reset => (UInt<1>("h0"), marchid) @[src/main/scala/nutcore/backend/fu/CSR.scala 275:24]
    reg mimpid : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mimpid) @[src/main/scala/nutcore/backend/fu/CSR.scala 276:23]
    reg mhartid : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mhartid) @[src/main/scala/nutcore/backend/fu/CSR.scala 277:24]
    reg mstatus : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mstatus) @[src/main/scala/nutcore/backend/fu/CSR.scala 278:24]
    node _mstatusStruct_WIRE = mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 299:{39,39}]
    skip
    node _mstatusStruct_T_1 = bits(_mstatusStruct_WIRE, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 299:39]
    skip
    node _mstatusStruct_T_3 = bits(_mstatusStruct_WIRE, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 299:39]
    skip
    skip
    skip
    skip
    skip
    skip
    node _mstatusStruct_T_10 = bits(_mstatusStruct_WIRE, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 299:39]
    skip
    skip
    node _mstatusStruct_T_13 = bits(_mstatusStruct_WIRE, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 299:39]
    node _mstatusStruct_T_14 = bits(_mstatusStruct_WIRE, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 299:39]
    node _mstatusStruct_T_15 = bits(_mstatusStruct_WIRE, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 299:39]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    reg medeleg : UInt<64>, clock with :
      reset => (UInt<1>("h0"), medeleg) @[src/main/scala/nutcore/backend/fu/CSR.scala 306:24]
    reg mideleg : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mideleg) @[src/main/scala/nutcore/backend/fu/CSR.scala 307:24]
    reg mscratch : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mscratch) @[src/main/scala/nutcore/backend/fu/CSR.scala 308:25]
    reg pmpcfg0 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), pmpcfg0) @[src/main/scala/nutcore/backend/fu/CSR.scala 310:24]
    reg pmpcfg1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), pmpcfg1) @[src/main/scala/nutcore/backend/fu/CSR.scala 311:24]
    reg pmpcfg2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), pmpcfg2) @[src/main/scala/nutcore/backend/fu/CSR.scala 312:24]
    reg pmpcfg3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), pmpcfg3) @[src/main/scala/nutcore/backend/fu/CSR.scala 313:24]
    reg pmpaddr0 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), pmpaddr0) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:25]
    reg pmpaddr1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), pmpaddr1) @[src/main/scala/nutcore/backend/fu/CSR.scala 315:25]
    reg pmpaddr2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), pmpaddr2) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:25]
    reg pmpaddr3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), pmpaddr3) @[src/main/scala/nutcore/backend/fu/CSR.scala 317:25]
    node sstatusRmask = or(UInt<64>("hc6122"), UInt<64>("h8000000300018000")) @[src/main/scala/nutcore/backend/fu/CSR.scala 330:35]
    reg stvec : UInt<64>, clock with :
      reset => (UInt<1>("h0"), stvec) @[src/main/scala/nutcore/backend/fu/CSR.scala 332:22]
    node sieMask = and(UInt<64>("h222"), mideleg) @[src/main/scala/nutcore/backend/fu/CSR.scala 334:32]
    node sipMask = and(UInt<64>("h222"), mideleg) @[src/main/scala/nutcore/backend/fu/CSR.scala 335:33]
    reg satp : UInt<64>, clock with :
      reset => (UInt<1>("h0"), satp) @[src/main/scala/nutcore/backend/fu/CSR.scala 337:21]
    reg sepc : UInt<64>, clock with :
      reset => (UInt<1>("h0"), sepc) @[src/main/scala/nutcore/backend/fu/CSR.scala 338:21]
    reg scause : UInt<64>, clock with :
      reset => (UInt<1>("h0"), scause) @[src/main/scala/nutcore/backend/fu/CSR.scala 339:23]
    reg stval : UInt<64>, clock with :
      reset => (UInt<1>("h0"), stval) @[src/main/scala/nutcore/backend/fu/CSR.scala 340:18]
    reg sscratch : UInt<64>, clock with :
      reset => (UInt<1>("h0"), sscratch) @[src/main/scala/nutcore/backend/fu/CSR.scala 341:25]
    reg scounteren : UInt<64>, clock with :
      reset => (UInt<1>("h0"), scounteren) @[src/main/scala/nutcore/backend/fu/CSR.scala 342:27]
    reg uepc : UInt<64>, clock with :
      reset => (UInt<1>("h0"), uepc) @[src/main/scala/nutcore/backend/fu/CSR.scala 349:17]
    reg lr : UInt<1>, clock with :
      reset => (UInt<1>("h0"), lr) @[src/main/scala/nutcore/backend/fu/CSR.scala 355:19]
    reg lrAddr : UInt<64>, clock with :
      reset => (UInt<1>("h0"), lrAddr) @[src/main/scala/nutcore/backend/fu/CSR.scala 356:23]
    node setLr = set_lr @[src/main/scala/nutcore/backend/fu/CSR.scala 352:23]
    node setLrVal = set_lr_val @[src/main/scala/nutcore/backend/fu/CSR.scala 353:26]
    node _GEN_0 = mux(setLr, setLrVal, lr) @[src/main/scala/nutcore/backend/fu/CSR.scala 363:14 355:19 364:8]
    node setLrAddr = set_lr_addr @[src/main/scala/nutcore/backend/fu/CSR.scala 354:27]
    node _GEN_1 = mux(setLr, setLrAddr, lrAddr) @[src/main/scala/nutcore/backend/fu/CSR.scala 363:14 365:12 356:23]
    reg priviledgeMode : UInt<2>, clock with :
      reset => (UInt<1>("h0"), priviledgeMode) @[src/main/scala/nutcore/backend/fu/CSR.scala 369:31]
    reg perfCnts_0 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_0) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_5 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_6 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_7 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_8 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_8) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_9 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_9) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_10 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_10) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_11 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_11) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_12 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_12) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_13 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_13) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_14 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_14) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_15 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_15) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_16 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_16) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_17 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_17) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_18 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_18) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_19 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_19) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_20 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_20) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_21 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_21) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_22 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_22) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_23 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_23) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_24 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_24) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_25 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_25) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_26 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_26) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_27 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_27) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_28 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_28) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_29 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_29) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_30 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_30) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_31 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_31) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_32 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_32) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_33 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_33) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_34 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_34) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_35 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_35) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_36 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_36) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_37 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_37) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_38 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_38) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_39 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_39) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_40 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_40) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_41 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_41) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_42 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_42) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_43 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_43) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_44 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_44) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_45 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_45) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_46 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_46) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_47 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_47) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_48 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_48) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_49 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_49) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_50 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_50) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_51 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_51) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_52 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_52) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_53 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_53) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_54 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_54) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_55 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_55) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_56 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_56) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_57 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_57) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_58 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_58) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_59 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_59) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_60 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_60) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_61 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_61) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_62 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_62) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_63 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_63) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_64 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_64) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_65 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_65) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_66 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_66) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_67 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_67) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_68 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_68) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_69 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_69) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_70 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_70) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_71 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_71) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_72 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_72) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_73 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_73) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_74 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_74) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_75 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_75) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_76 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_76) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_77 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_77) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_78 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_78) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_79 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_79) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_80 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_80) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_81 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_81) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_82 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_82) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_83 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_83) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_84 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_84) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_85 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_85) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_86 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_86) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_87 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_87) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_88 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_88) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_89 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_89) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_90 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_90) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_91 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_91) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_92 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_92) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_93 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_93) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_94 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_94) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_95 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_95) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_96 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_96) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_97 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_97) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_98 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_98) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_99 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_99) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_100 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_100) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_101 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_101) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_102 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_102) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_103 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_103) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_104 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_104) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_105 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_105) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_106 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_106) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_107 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_107) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_108 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_108) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_109 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_109) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_110 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_110) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_111 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_111) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_112 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_112) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_113 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_113) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_114 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_114) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_115 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_115) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_116 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_116) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_117 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_117) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_118 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_118) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_119 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_119) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_120 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_120) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_121 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_121) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_122 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_122) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_123 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_123) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_124 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_124) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_125 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_125) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_126 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_126) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    reg perfCnts_127 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), perfCnts_127) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47]
    node _T = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_1 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_2 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_3 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_4 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_5 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_6 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_7 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_8 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_9 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_10 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_11 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_12 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_13 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_14 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_15 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_16 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_17 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_18 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_19 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_20 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_21 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_22 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_23 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_24 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_25 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_26 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_27 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_28 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_29 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_30 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_31 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_32 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_33 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_34 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_35 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_36 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_37 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_38 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_39 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_40 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_41 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_42 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_43 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_44 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_45 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_46 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_47 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_48 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_49 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_50 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_51 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_52 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_53 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_54 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_55 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_56 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_57 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_58 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_59 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_60 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_61 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_62 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_63 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_64 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_65 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_66 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_67 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_68 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_69 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_70 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_71 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_72 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_73 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_74 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_75 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_76 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_77 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_78 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_79 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_80 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_81 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_82 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_83 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_84 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_85 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_86 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_87 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_88 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_89 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_90 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_91 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_92 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_93 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_94 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_95 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_96 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_97 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_98 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_99 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_100 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_101 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_102 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_103 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_104 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_105 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_106 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_107 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_108 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_109 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_110 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_111 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_112 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_113 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_114 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_115 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_116 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_117 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_118 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_119 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_120 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_121 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_122 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_123 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_124 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_125 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_126 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_127 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_128 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_129 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_130 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_131 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_132 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_133 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_134 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_135 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_136 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_137 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_138 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_139 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_140 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_141 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_142 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_143 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_144 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_145 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_146 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_147 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_148 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_149 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_150 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_151 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_152 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_153 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_154 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_155 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_156 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_157 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_158 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_159 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_160 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_161 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_162 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_163 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_164 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_165 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_166 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_167 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_168 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_169 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_170 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_171 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_172 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_173 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_174 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_175 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_176 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_177 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_178 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_179 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_180 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_181 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_182 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_183 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_184 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_185 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_186 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_187 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_188 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_189 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_190 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_191 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_192 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_193 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_194 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_195 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_196 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_197 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_198 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_199 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_200 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_201 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_202 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_203 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_204 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_205 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_206 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_207 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_208 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_209 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_210 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_211 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_212 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_213 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_214 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_215 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_216 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_217 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_218 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_219 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_220 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_221 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_222 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_223 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_224 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_225 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_226 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_227 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_228 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_229 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_230 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_231 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_232 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_233 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_234 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_235 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_236 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_237 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_238 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_239 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_240 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_241 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_242 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_243 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_244 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_245 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_246 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_247 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_248 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_249 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_250 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_251 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_252 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_253 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_254 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_255 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _T_640 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_641 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_642 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_643 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_644 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_645 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_646 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_647 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_648 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_649 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_650 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_651 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node mip_s_h = _mip_T_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:{47,47}]
    node mip_s_s = _mip_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:{47,47}]
    node lo_lo_hi = cat(mip_s_h, mip_s_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 417:27]
    node mip_s_u = _mip_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:{47,47}]
    node lo_lo = cat(lo_lo_hi, mip_s_u) @[src/main/scala/nutcore/backend/fu/CSR.scala 417:27]
    node mip_t_s = _mip_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:{47,47}]
    node mip_t_u = _mip_T_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:{47,47}]
    node lo_hi_hi = cat(mip_t_s, mip_t_u) @[src/main/scala/nutcore/backend/fu/CSR.scala 417:27]
    node mip_s_m = _mip_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:{47,47}]
    node lo_hi = cat(lo_hi_hi, mip_s_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 417:27]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 417:27]
    node mip_e_u = _mip_T_10 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:{47,47}]
    node mip_t_m = _mip_T_9 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:{47,47}]
    node hi_lo_hi = cat(mip_e_u, mip_t_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 417:27]
    node mip_t_h = _mip_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:{47,47}]
    node hi_lo = cat(hi_lo_hi, mip_t_h) @[src/main/scala/nutcore/backend/fu/CSR.scala 417:27]
    node mip_e_m = _mip_T_13 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:{47,47}]
    node mip_e_h = _mip_T_12 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:{47,47}]
    node hi_hi_hi = cat(mip_e_m, mip_e_h) @[src/main/scala/nutcore/backend/fu/CSR.scala 417:27]
    node mip_e_s = _mip_T_11 @[src/main/scala/nutcore/backend/fu/CSR.scala 262:{47,47}]
    node hi_hi = cat(hi_hi_hi, mip_e_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 417:27]
    node hi = cat(hi_hi, hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 417:27]
    node _T_652 = cat(hi, lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 417:27]
    node _T_653 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_654 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_655 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_656 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_657 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_658 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_659 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_660 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_661 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_662 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_663 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_664 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_665 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_666 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_667 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_668 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_669 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_670 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_671 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_672 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_673 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_674 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_675 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_676 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_677 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node lo_lo_hi_1 = cat(mip_s_h, mip_s_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 443:27]
    node lo_lo_1 = cat(lo_lo_hi_1, mip_s_u) @[src/main/scala/nutcore/backend/fu/CSR.scala 443:27]
    node lo_hi_hi_1 = cat(mip_t_s, mip_t_u) @[src/main/scala/nutcore/backend/fu/CSR.scala 443:27]
    node lo_hi_1 = cat(lo_hi_hi_1, mip_s_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 443:27]
    node lo_1 = cat(lo_hi_1, lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 443:27]
    node hi_lo_hi_1 = cat(mip_e_u, mip_t_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 443:27]
    node hi_lo_1 = cat(hi_lo_hi_1, mip_t_h) @[src/main/scala/nutcore/backend/fu/CSR.scala 443:27]
    node hi_hi_hi_1 = cat(mip_e_m, mip_e_h) @[src/main/scala/nutcore/backend/fu/CSR.scala 443:27]
    node hi_hi_1 = cat(hi_hi_hi_1, mip_e_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 443:27]
    node hi_1 = cat(hi_hi_1, hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 443:27]
    node _T_678 = cat(hi_1, lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 443:27]
    node _T_679 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_680 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_681 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_682 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_683 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_684 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_685 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_686 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_687 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_688 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_689 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_690 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node _T_691 = mux(UInt<1>("h1"), UInt<64>("hffffffffffffffff"), UInt<64>("h0")) @[src/main/scala/utils/RegMap.scala 42:26]
    node addr = bits(io_in_bits_src2, 11, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 457:18]
    node _csri_T = bits(io_cfIn_instr, 19, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 459:35]
    node csri = cat(UInt<59>("h0"), _csri_T) @[src/main/scala/utils/BitUtils.scala 49:41]
    node _rdata_T_162 = eq(UInt<12>("hb06"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T = and(perfCnts_6, _T_13) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_324 = mux(_rdata_T_162, _rdata_T, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_163 = eq(UInt<12>("hb49"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_1 = and(perfCnts_73, _T_147) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_325 = mux(_rdata_T_163, _rdata_T_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_486 = or(_rdata_T_324, _rdata_T_325) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_164 = eq(UInt<12>("hb3c"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_2 = and(perfCnts_60, _T_121) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_326 = mux(_rdata_T_164, _rdata_T_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_487 = or(_rdata_T_486, _rdata_T_326) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_165 = eq(UInt<12>("hb69"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_3 = and(perfCnts_105, _T_211) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_327 = mux(_rdata_T_165, _rdata_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_488 = or(_rdata_T_487, _rdata_T_327) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_166 = eq(UInt<12>("hb7c"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_4 = and(perfCnts_124, _T_249) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_328 = mux(_rdata_T_166, _rdata_T_4, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_489 = or(_rdata_T_488, _rdata_T_328) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_167 = eq(UInt<12>("hf12"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_5 = and(marchid, _T_656) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_329 = mux(_rdata_T_167, _rdata_T_5, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_490 = or(_rdata_T_489, _rdata_T_329) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_168 = eq(UInt<12>("hb5c"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_6 = and(perfCnts_92, _T_185) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_330 = mux(_rdata_T_168, _rdata_T_6, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_491 = or(_rdata_T_490, _rdata_T_330) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_169 = eq(UInt<12>("hb15"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_7 = and(perfCnts_21, _T_43) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_331 = mux(_rdata_T_169, _rdata_T_7, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_492 = or(_rdata_T_491, _rdata_T_331) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_170 = eq(UInt<12>("hb26"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_8 = and(perfCnts_38, _T_77) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_332 = mux(_rdata_T_170, _rdata_T_8, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_493 = or(_rdata_T_492, _rdata_T_332) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_171 = eq(UInt<9>("h180"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_9 = and(satp, _T_654) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_333 = mux(_rdata_T_171, _rdata_T_9, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_494 = or(_rdata_T_493, _rdata_T_333) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_172 = eq(UInt<12>("hb66"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_10 = and(perfCnts_102, _T_205) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_334 = mux(_rdata_T_172, _rdata_T_10, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_495 = or(_rdata_T_494, _rdata_T_334) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_173 = eq(UInt<12>("hb75"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_11 = and(perfCnts_117, _T_235) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_335 = mux(_rdata_T_173, _rdata_T_11, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_496 = or(_rdata_T_495, _rdata_T_335) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_174 = eq(UInt<12>("hb1c"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_12 = and(perfCnts_28, _T_57) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_336 = mux(_rdata_T_174, _rdata_T_12, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_497 = or(_rdata_T_496, _rdata_T_336) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_175 = eq(UInt<10>("h3a2"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_13 = and(pmpcfg2, _T_685) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_337 = mux(_rdata_T_175, _rdata_T_13, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_498 = or(_rdata_T_497, _rdata_T_337) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_176 = eq(UInt<12>("hb55"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_14 = and(perfCnts_85, _T_171) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_338 = mux(_rdata_T_176, _rdata_T_14, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_499 = or(_rdata_T_498, _rdata_T_338) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_177 = eq(UInt<10>("h3b1"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_15 = and(pmpaddr1, _T_689) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_339 = mux(_rdata_T_177, _rdata_T_15, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_500 = or(_rdata_T_499, _rdata_T_339) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_178 = eq(UInt<12>("hb46"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_16 = and(perfCnts_70, _T_141) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_340 = mux(_rdata_T_178, _rdata_T_16, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_501 = or(_rdata_T_500, _rdata_T_340) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_179 = eq(UInt<9>("h140"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_17 = and(sscratch, _T_645) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_341 = mux(_rdata_T_179, _rdata_T_17, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_502 = or(_rdata_T_501, _rdata_T_341) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_180 = eq(UInt<12>("hb09"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_18 = and(perfCnts_9, _T_19) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_342 = mux(_rdata_T_180, _rdata_T_18, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_503 = or(_rdata_T_502, _rdata_T_342) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_181 = eq(UInt<12>("hb03"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_19 = and(perfCnts_3, _T_7) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_343 = mux(_rdata_T_181, _rdata_T_19, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_504 = or(_rdata_T_503, _rdata_T_343) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_182 = eq(UInt<12>("hb35"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_20 = and(perfCnts_53, _T_107) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_344 = mux(_rdata_T_182, _rdata_T_20, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_505 = or(_rdata_T_504, _rdata_T_344) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_183 = eq(UInt<12>("hb64"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_21 = and(perfCnts_100, _T_201) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_345 = mux(_rdata_T_183, _rdata_T_21, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_506 = or(_rdata_T_505, _rdata_T_345) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_184 = eq(UInt<12>("hb51"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_22 = and(perfCnts_81, _T_163) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_346 = mux(_rdata_T_184, _rdata_T_22, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_507 = or(_rdata_T_506, _rdata_T_346) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_185 = eq(UInt<12>("hb29"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_23 = and(perfCnts_41, _T_83) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_347 = mux(_rdata_T_185, _rdata_T_23, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_508 = or(_rdata_T_507, _rdata_T_347) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_186 = eq(UInt<10>("h302"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_24 = and(medeleg, _T_662) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_348 = mux(_rdata_T_186, _rdata_T_24, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_509 = or(_rdata_T_508, _rdata_T_348) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_187 = eq(UInt<12>("hb71"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_25 = and(perfCnts_113, _T_227) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_349 = mux(_rdata_T_187, _rdata_T_25, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_510 = or(_rdata_T_509, _rdata_T_349) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_188 = eq(UInt<12>("hb24"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_26 = and(perfCnts_36, _T_73) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_350 = mux(_rdata_T_188, _rdata_T_26, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_511 = or(_rdata_T_510, _rdata_T_350) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_189 = eq(UInt<9>("h105"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_27 = and(stvec, _T_641) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_351 = mux(_rdata_T_189, _rdata_T_27, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_512 = or(_rdata_T_511, _rdata_T_351) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_190 = eq(UInt<12>("hb0d"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_28 = and(perfCnts_13, _T_27) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_352 = mux(_rdata_T_190, _rdata_T_28, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_513 = or(_rdata_T_512, _rdata_T_352) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_191 = eq(UInt<12>("hb6d"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_29 = and(perfCnts_109, _T_219) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_353 = mux(_rdata_T_191, _rdata_T_29, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_514 = or(_rdata_T_513, _rdata_T_353) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_192 = eq(UInt<12>("hb4d"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_30 = and(perfCnts_77, _T_155) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_354 = mux(_rdata_T_192, _rdata_T_30, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_515 = or(_rdata_T_514, _rdata_T_354) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_193 = eq(UInt<9>("h141"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_31 = and(sepc, _T_647) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_355 = mux(_rdata_T_193, _rdata_T_31, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_516 = or(_rdata_T_515, _rdata_T_355) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_194 = eq(UInt<12>("hb40"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_32 = and(perfCnts_64, _T_129) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_356 = mux(_rdata_T_194, _rdata_T_32, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_517 = or(_rdata_T_516, _rdata_T_356) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_195 = eq(UInt<10>("h342"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_33 = and(mcause, _T_675) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_357 = mux(_rdata_T_195, _rdata_T_33, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_518 = or(_rdata_T_517, _rdata_T_357) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_196 = eq(UInt<12>("hb11"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_34 = and(perfCnts_17, _T_35) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_358 = mux(_rdata_T_196, _rdata_T_34, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_519 = or(_rdata_T_518, _rdata_T_358) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_197 = eq(UInt<12>("hb2d"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_35 = and(perfCnts_45, _T_91) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_359 = mux(_rdata_T_197, _rdata_T_35, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_520 = or(_rdata_T_519, _rdata_T_359) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_198 = eq(UInt<10>("h306"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_36 = and(mcounteren, _T_669) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_360 = mux(_rdata_T_198, _rdata_T_36, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_521 = or(_rdata_T_520, _rdata_T_360) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_199 = eq(UInt<12>("hb44"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_37 = and(perfCnts_68, _T_137) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_361 = mux(_rdata_T_199, _rdata_T_37, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_522 = or(_rdata_T_521, _rdata_T_361) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_200 = eq(UInt<12>("hb6a"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_38 = and(perfCnts_106, _T_213) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_362 = mux(_rdata_T_200, _rdata_T_38, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_523 = or(_rdata_T_522, _rdata_T_362) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_201 = eq(UInt<12>("hf11"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_39 = and(mvendorid, _T_655) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_363 = mux(_rdata_T_201, _rdata_T_39, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_524 = or(_rdata_T_523, _rdata_T_363) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_202 = eq(UInt<12>("hb5e"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_40 = and(perfCnts_94, _T_189) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_364 = mux(_rdata_T_202, _rdata_T_40, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_525 = or(_rdata_T_524, _rdata_T_364) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_203 = eq(UInt<12>("hb59"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_41 = and(perfCnts_89, _T_179) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_365 = mux(_rdata_T_203, _rdata_T_41, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_526 = or(_rdata_T_525, _rdata_T_365) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_204 = eq(UInt<9>("h104"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_42 = and(mie, sieMask) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_366 = mux(_rdata_T_204, _rdata_T_42, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_527 = or(_rdata_T_526, _rdata_T_366) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_205 = eq(UInt<12>("hb79"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_43 = and(perfCnts_121, _T_243) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_367 = mux(_rdata_T_205, _rdata_T_43, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_528 = or(_rdata_T_527, _rdata_T_367) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_206 = eq(UInt<12>("hb4a"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_44 = and(perfCnts_74, _T_149) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_368 = mux(_rdata_T_206, _rdata_T_44, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_529 = or(_rdata_T_528, _rdata_T_368) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_207 = eq(UInt<12>("hb39"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_45 = and(perfCnts_57, _T_115) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_369 = mux(_rdata_T_207, _rdata_T_45, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_530 = or(_rdata_T_529, _rdata_T_369) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_208 = eq(UInt<12>("hb38"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_46 = and(perfCnts_56, _T_113) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_370 = mux(_rdata_T_208, _rdata_T_46, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_531 = or(_rdata_T_530, _rdata_T_370) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_209 = eq(UInt<9>("h144"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_47 = and(_T_652, sipMask) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_371 = mux(_rdata_T_209, _rdata_T_47, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_532 = or(_rdata_T_531, _rdata_T_371) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_210 = eq(UInt<12>("hb0a"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_48 = and(perfCnts_10, _T_21) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_372 = mux(_rdata_T_210, _rdata_T_48, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_533 = or(_rdata_T_532, _rdata_T_372) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_211 = eq(UInt<12>("hb04"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_49 = and(perfCnts_4, _T_9) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_373 = mux(_rdata_T_211, _rdata_T_49, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_534 = or(_rdata_T_533, _rdata_T_373) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_212 = eq(UInt<12>("hb18"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_50 = and(perfCnts_24, _T_49) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_374 = mux(_rdata_T_212, _rdata_T_50, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_535 = or(_rdata_T_534, _rdata_T_374) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_213 = eq(UInt<12>("hb4f"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_51 = and(perfCnts_79, _T_159) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_375 = mux(_rdata_T_213, _rdata_T_51, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_536 = or(_rdata_T_535, _rdata_T_375) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_214 = eq(UInt<12>("hb19"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_52 = and(perfCnts_25, _T_51) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_376 = mux(_rdata_T_214, _rdata_T_52, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_537 = or(_rdata_T_536, _rdata_T_376) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_215 = eq(UInt<12>("hb2a"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_53 = and(perfCnts_42, _T_85) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_377 = mux(_rdata_T_215, _rdata_T_53, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_538 = or(_rdata_T_537, _rdata_T_377) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_216 = eq(UInt<9>("h100"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_54 = and(mstatus, sstatusRmask) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_378 = mux(_rdata_T_216, _rdata_T_54, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_539 = or(_rdata_T_538, _rdata_T_378) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_217 = eq(UInt<12>("hb3d"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_55 = and(perfCnts_61, _T_123) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_379 = mux(_rdata_T_217, _rdata_T_55, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_540 = or(_rdata_T_539, _rdata_T_379) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_218 = eq(UInt<12>("hb0e"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_56 = and(perfCnts_14, _T_29) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_380 = mux(_rdata_T_218, _rdata_T_56, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_541 = or(_rdata_T_540, _rdata_T_380) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_219 = eq(UInt<12>("hb34"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_57 = and(perfCnts_52, _T_105) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_381 = mux(_rdata_T_219, _rdata_T_57, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_542 = or(_rdata_T_541, _rdata_T_381) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_220 = eq(UInt<12>("hb74"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_58 = and(perfCnts_116, _T_233) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_382 = mux(_rdata_T_220, _rdata_T_58, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_543 = or(_rdata_T_542, _rdata_T_382) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_221 = eq(UInt<12>("hb14"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_59 = and(perfCnts_20, _T_41) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_383 = mux(_rdata_T_221, _rdata_T_59, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_544 = or(_rdata_T_543, _rdata_T_383) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_222 = eq(UInt<12>("hb1d"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_60 = and(perfCnts_29, _T_59) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_384 = mux(_rdata_T_222, _rdata_T_60, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_545 = or(_rdata_T_544, _rdata_T_384) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_223 = eq(UInt<12>("hb54"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_61 = and(perfCnts_84, _T_169) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_385 = mux(_rdata_T_223, _rdata_T_61, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_546 = or(_rdata_T_545, _rdata_T_385) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_224 = eq(UInt<12>("hb23"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_62 = and(perfCnts_35, _T_71) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_386 = mux(_rdata_T_224, _rdata_T_62, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_547 = or(_rdata_T_546, _rdata_T_386) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_225 = eq(UInt<12>("hb2e"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_63 = and(perfCnts_46, _T_93) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_387 = mux(_rdata_T_225, _rdata_T_63, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_548 = or(_rdata_T_547, _rdata_T_387) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_226 = eq(UInt<12>("hb6e"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_64 = and(perfCnts_110, _T_221) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_388 = mux(_rdata_T_226, _rdata_T_64, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_549 = or(_rdata_T_548, _rdata_T_388) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_227 = eq(UInt<12>("hb43"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_65 = and(perfCnts_67, _T_135) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_389 = mux(_rdata_T_227, _rdata_T_65, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_550 = or(_rdata_T_549, _rdata_T_389) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_228 = eq(UInt<12>("hb63"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_66 = and(perfCnts_99, _T_199) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_390 = mux(_rdata_T_228, _rdata_T_66, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_551 = or(_rdata_T_550, _rdata_T_390) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_229 = eq(UInt<10>("h305"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_67 = and(mtvec, _T_667) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_391 = mux(_rdata_T_229, _rdata_T_67, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_552 = or(_rdata_T_551, _rdata_T_391) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_230 = eq(UInt<12>("hb5d"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_68 = and(perfCnts_93, _T_187) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_392 = mux(_rdata_T_230, _rdata_T_68, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_553 = or(_rdata_T_552, _rdata_T_392) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_231 = eq(UInt<12>("hb78"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_69 = and(perfCnts_120, _T_241) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_393 = mux(_rdata_T_231, _rdata_T_69, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_554 = or(_rdata_T_553, _rdata_T_393) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_232 = eq(UInt<12>("hb58"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_70 = and(perfCnts_88, _T_177) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_394 = mux(_rdata_T_232, _rdata_T_70, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_555 = or(_rdata_T_554, _rdata_T_394) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_233 = eq(UInt<12>("hb7d"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_71 = and(perfCnts_125, _T_251) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_395 = mux(_rdata_T_233, _rdata_T_71, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_556 = or(_rdata_T_555, _rdata_T_395) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_234 = eq(UInt<12>("hb4e"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_72 = and(perfCnts_78, _T_157) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_396 = mux(_rdata_T_234, _rdata_T_72, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_557 = or(_rdata_T_556, _rdata_T_396) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_235 = eq(UInt<12>("hb21"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_73 = and(perfCnts_33, _T_67) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_397 = mux(_rdata_T_235, _rdata_T_73, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_558 = or(_rdata_T_557, _rdata_T_397) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_236 = eq(UInt<10>("h304"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_74 = and(mie, _T_665) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_398 = mux(_rdata_T_236, _rdata_T_74, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_559 = or(_rdata_T_558, _rdata_T_398) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_237 = eq(UInt<12>("hb01"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_75 = and(perfCnts_1, _T_3) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_399 = mux(_rdata_T_237, _rdata_T_75, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_560 = or(_rdata_T_559, _rdata_T_399) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_238 = eq(UInt<12>("hb0b"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_76 = and(perfCnts_11, _T_23) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_400 = mux(_rdata_T_238, _rdata_T_76, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_561 = or(_rdata_T_560, _rdata_T_400) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_239 = eq(UInt<12>("hb2b"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_77 = and(perfCnts_43, _T_87) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_401 = mux(_rdata_T_239, _rdata_T_77, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_562 = or(_rdata_T_561, _rdata_T_401) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_240 = eq(UInt<12>("hb7a"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_78 = and(perfCnts_122, _T_245) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_402 = mux(_rdata_T_240, _rdata_T_78, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_563 = or(_rdata_T_562, _rdata_T_402) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_241 = eq(UInt<12>("hb4b"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_79 = and(perfCnts_75, _T_151) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_403 = mux(_rdata_T_241, _rdata_T_79, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_564 = or(_rdata_T_563, _rdata_T_403) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_242 = eq(UInt<12>("hb77"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_80 = and(perfCnts_119, _T_239) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_404 = mux(_rdata_T_242, _rdata_T_80, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_565 = or(_rdata_T_564, _rdata_T_404) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_243 = eq(UInt<10>("h3b3"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_81 = and(pmpaddr3, _T_691) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_405 = mux(_rdata_T_243, _rdata_T_81, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_566 = or(_rdata_T_565, _rdata_T_405) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_244 = eq(UInt<12>("hb5a"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_82 = and(perfCnts_90, _T_181) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_406 = mux(_rdata_T_244, _rdata_T_82, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_567 = or(_rdata_T_566, _rdata_T_406) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_245 = eq(UInt<12>("hb17"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_83 = and(perfCnts_23, _T_47) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_407 = mux(_rdata_T_245, _rdata_T_83, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_568 = or(_rdata_T_567, _rdata_T_407) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_246 = eq(UInt<12>("hb7f"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_84 = and(perfCnts_127, _T_255) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_408 = mux(_rdata_T_246, _rdata_T_84, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_569 = or(_rdata_T_568, _rdata_T_408) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_247 = eq(UInt<12>("hb28"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_85 = and(perfCnts_40, _T_81) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_409 = mux(_rdata_T_247, _rdata_T_85, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_570 = or(_rdata_T_569, _rdata_T_409) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_248 = eq(UInt<12>("hb50"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_86 = and(perfCnts_80, _T_161) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_410 = mux(_rdata_T_248, _rdata_T_86, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_571 = or(_rdata_T_570, _rdata_T_410) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_249 = eq(UInt<12>("hb37"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_87 = and(perfCnts_55, _T_111) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_411 = mux(_rdata_T_249, _rdata_T_87, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_572 = or(_rdata_T_571, _rdata_T_411) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_250 = eq(UInt<12>("hb08"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_88 = and(perfCnts_8, _T_17) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_412 = mux(_rdata_T_250, _rdata_T_88, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_573 = or(_rdata_T_572, _rdata_T_412) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_251 = eq(UInt<9>("h143"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_89 = and(stval, _T_651) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_413 = mux(_rdata_T_251, _rdata_T_89, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_574 = or(_rdata_T_573, _rdata_T_413) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_252 = eq(UInt<12>("hb6b"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_90 = and(perfCnts_107, _T_215) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_414 = mux(_rdata_T_252, _rdata_T_90, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_575 = or(_rdata_T_574, _rdata_T_414) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_253 = eq(UInt<12>("hb3a"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_91 = and(perfCnts_58, _T_117) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_415 = mux(_rdata_T_253, _rdata_T_91, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_576 = or(_rdata_T_575, _rdata_T_415) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_254 = eq(UInt<10>("h301"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_92 = and(misa, _T_661) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_416 = mux(_rdata_T_254, _rdata_T_92, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_577 = or(_rdata_T_576, _rdata_T_416) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_255 = eq(UInt<12>("hb70"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_93 = and(perfCnts_112, _T_225) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_417 = mux(_rdata_T_255, _rdata_T_93, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_578 = or(_rdata_T_577, _rdata_T_417) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_256 = eq(UInt<12>("hb1a"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_94 = and(perfCnts_26, _T_53) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_418 = mux(_rdata_T_256, _rdata_T_94, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_579 = or(_rdata_T_578, _rdata_T_418) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_257 = eq(UInt<12>("hb5f"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_95 = and(perfCnts_95, _T_191) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_419 = mux(_rdata_T_257, _rdata_T_95, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_580 = or(_rdata_T_579, _rdata_T_419) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_258 = eq(UInt<12>("hb73"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_96 = and(perfCnts_115, _T_231) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_420 = mux(_rdata_T_258, _rdata_T_96, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_581 = or(_rdata_T_580, _rdata_T_420) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_259 = eq(UInt<12>("hb33"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_97 = and(perfCnts_51, _T_103) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_421 = mux(_rdata_T_259, _rdata_T_97, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_582 = or(_rdata_T_581, _rdata_T_421) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_260 = eq(UInt<10>("h300"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_98 = and(mstatus, _T_659) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_422 = mux(_rdata_T_260, _rdata_T_98, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_583 = or(_rdata_T_582, _rdata_T_422) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_261 = eq(UInt<12>("hb13"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_99 = and(perfCnts_19, _T_39) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_423 = mux(_rdata_T_261, _rdata_T_99, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_584 = or(_rdata_T_583, _rdata_T_423) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_262 = eq(UInt<10>("h3b0"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_100 = and(pmpaddr0, _T_688) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_424 = mux(_rdata_T_262, _rdata_T_100, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_585 = or(_rdata_T_584, _rdata_T_424) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_263 = eq(UInt<12>("hb3e"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_101 = and(perfCnts_62, _T_125) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_425 = mux(_rdata_T_263, _rdata_T_101, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_586 = or(_rdata_T_585, _rdata_T_425) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_264 = eq(UInt<12>("hb6f"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_102 = and(perfCnts_111, _T_223) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_426 = mux(_rdata_T_264, _rdata_T_102, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_587 = or(_rdata_T_586, _rdata_T_426) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_265 = eq(UInt<12>("hb1e"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_103 = and(perfCnts_30, _T_61) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_427 = mux(_rdata_T_265, _rdata_T_103, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_588 = or(_rdata_T_587, _rdata_T_427) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_266 = eq(UInt<12>("hb53"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_104 = and(perfCnts_83, _T_167) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_428 = mux(_rdata_T_266, _rdata_T_104, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_589 = or(_rdata_T_588, _rdata_T_428) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_267 = eq(UInt<10>("h344"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_105 = and(_T_678, _T_679) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_429 = mux(_rdata_T_267, _rdata_T_105, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_590 = or(_rdata_T_589, _rdata_T_429) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_268 = eq(UInt<12>("hb62"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_106 = and(perfCnts_98, _T_197) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_430 = mux(_rdata_T_268, _rdata_T_106, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_591 = or(_rdata_T_590, _rdata_T_430) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_269 = eq(UInt<12>("hb00"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_107 = and(perfCnts_0, _T_1) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_431 = mux(_rdata_T_269, _rdata_T_107, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_592 = or(_rdata_T_591, _rdata_T_431) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_270 = eq(UInt<12>("hb7e"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_108 = and(perfCnts_126, _T_253) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_432 = mux(_rdata_T_270, _rdata_T_108, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_593 = or(_rdata_T_592, _rdata_T_432) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_271 = eq(UInt<12>("hb2f"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_109 = and(perfCnts_47, _T_95) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_433 = mux(_rdata_T_271, _rdata_T_109, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_594 = or(_rdata_T_593, _rdata_T_433) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_272 = eq(UInt<12>("hb05"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_110 = and(perfCnts_5, _T_11) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_434 = mux(_rdata_T_272, _rdata_T_110, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_595 = or(_rdata_T_594, _rdata_T_434) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_273 = eq(UInt<12>("hb22"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_111 = and(perfCnts_34, _T_69) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_435 = mux(_rdata_T_273, _rdata_T_111, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_596 = or(_rdata_T_595, _rdata_T_435) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_274 = eq(UInt<12>("hb48"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_112 = and(perfCnts_72, _T_145) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_436 = mux(_rdata_T_274, _rdata_T_112, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_597 = or(_rdata_T_596, _rdata_T_436) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_275 = eq(UInt<12>("hb42"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_113 = and(perfCnts_66, _T_133) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_437 = mux(_rdata_T_275, _rdata_T_113, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_598 = or(_rdata_T_597, _rdata_T_437) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_276 = eq(UInt<12>("hb0f"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_114 = and(perfCnts_15, _T_31) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_438 = mux(_rdata_T_276, _rdata_T_114, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_599 = or(_rdata_T_598, _rdata_T_438) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_277 = eq(UInt<12>("hb68"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_115 = and(perfCnts_104, _T_209) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_439 = mux(_rdata_T_277, _rdata_T_115, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_600 = or(_rdata_T_599, _rdata_T_439) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_278 = eq(UInt<12>("hb57"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_116 = and(perfCnts_87, _T_175) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_440 = mux(_rdata_T_278, _rdata_T_116, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_601 = or(_rdata_T_600, _rdata_T_440) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_279 = eq(UInt<12>("hb16"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_117 = and(perfCnts_22, _T_45) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_441 = mux(_rdata_T_279, _rdata_T_117, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_602 = or(_rdata_T_601, _rdata_T_441) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_280 = eq(UInt<12>("hb1b"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_118 = and(perfCnts_27, _T_55) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_442 = mux(_rdata_T_280, _rdata_T_118, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_603 = or(_rdata_T_602, _rdata_T_442) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_281 = eq(UInt<12>("hb2c"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_119 = and(perfCnts_44, _T_89) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_443 = mux(_rdata_T_281, _rdata_T_119, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_604 = or(_rdata_T_603, _rdata_T_443) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_282 = eq(UInt<12>("hb7b"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_120 = and(perfCnts_123, _T_247) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_444 = mux(_rdata_T_282, _rdata_T_120, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_605 = or(_rdata_T_604, _rdata_T_444) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_283 = eq(UInt<12>("hb4c"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_121 = and(perfCnts_76, _T_153) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_445 = mux(_rdata_T_283, _rdata_T_121, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_606 = or(_rdata_T_605, _rdata_T_445) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_284 = eq(UInt<12>("hb20"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_122 = and(perfCnts_32, _T_65) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_446 = mux(_rdata_T_284, _rdata_T_122, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_607 = or(_rdata_T_606, _rdata_T_446) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_285 = eq(UInt<12>("hb6c"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_123 = and(perfCnts_108, _T_217) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_447 = mux(_rdata_T_285, _rdata_T_123, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_608 = or(_rdata_T_607, _rdata_T_447) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_286 = eq(UInt<12>("hb02"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_124 = and(perfCnts_2, _T_5) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_448 = mux(_rdata_T_286, _rdata_T_124, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_609 = or(_rdata_T_608, _rdata_T_448) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_287 = eq(UInt<12>("hb67"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_125 = and(perfCnts_103, _T_207) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_449 = mux(_rdata_T_287, _rdata_T_125, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_610 = or(_rdata_T_609, _rdata_T_449) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_288 = eq(UInt<12>("hb31"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_126 = and(perfCnts_49, _T_99) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_450 = mux(_rdata_T_288, _rdata_T_126, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_611 = or(_rdata_T_610, _rdata_T_450) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_289 = eq(UInt<12>("hb3b"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_127 = and(perfCnts_59, _T_119) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_451 = mux(_rdata_T_289, _rdata_T_127, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_612 = or(_rdata_T_611, _rdata_T_451) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_290 = eq(UInt<10>("h3a3"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_128 = and(pmpcfg3, _T_687) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_452 = mux(_rdata_T_290, _rdata_T_128, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_613 = or(_rdata_T_612, _rdata_T_452) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_291 = eq(UInt<12>("hb45"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_129 = and(perfCnts_69, _T_139) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_453 = mux(_rdata_T_291, _rdata_T_129, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_614 = or(_rdata_T_613, _rdata_T_453) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_292 = eq(UInt<12>("hb36"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_130 = and(perfCnts_54, _T_109) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_454 = mux(_rdata_T_292, _rdata_T_130, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_615 = or(_rdata_T_614, _rdata_T_454) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_293 = eq(UInt<12>("hb0c"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_131 = and(perfCnts_12, _T_25) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_455 = mux(_rdata_T_293, _rdata_T_131, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_616 = or(_rdata_T_615, _rdata_T_455) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_294 = eq(UInt<10>("h303"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_132 = and(mideleg, _T_663) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_456 = mux(_rdata_T_294, _rdata_T_132, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_617 = or(_rdata_T_616, _rdata_T_456) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_295 = eq(UInt<12>("hb5b"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_133 = and(perfCnts_91, _T_183) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_457 = mux(_rdata_T_295, _rdata_T_133, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_618 = or(_rdata_T_617, _rdata_T_457) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_296 = eq(UInt<12>("hb27"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_134 = and(perfCnts_39, _T_79) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_458 = mux(_rdata_T_296, _rdata_T_134, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_619 = or(_rdata_T_618, _rdata_T_458) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_297 = eq(UInt<12>("hb25"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_135 = and(perfCnts_37, _T_75) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_459 = mux(_rdata_T_297, _rdata_T_135, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_620 = or(_rdata_T_619, _rdata_T_459) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_298 = eq(UInt<10>("h3b2"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_136 = and(pmpaddr2, _T_690) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_460 = mux(_rdata_T_298, _rdata_T_136, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_621 = or(_rdata_T_620, _rdata_T_460) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_299 = eq(UInt<12>("hb07"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_137 = and(perfCnts_7, _T_15) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_461 = mux(_rdata_T_299, _rdata_T_137, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_622 = or(_rdata_T_621, _rdata_T_461) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_300 = eq(UInt<12>("hf13"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_138 = and(mimpid, _T_657) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_462 = mux(_rdata_T_300, _rdata_T_138, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_623 = or(_rdata_T_622, _rdata_T_462) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_301 = eq(UInt<12>("hb76"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_139 = and(perfCnts_118, _T_237) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_463 = mux(_rdata_T_301, _rdata_T_139, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_624 = or(_rdata_T_623, _rdata_T_463) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_302 = eq(UInt<12>("hb60"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_140 = and(perfCnts_96, _T_193) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_464 = mux(_rdata_T_302, _rdata_T_140, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_625 = or(_rdata_T_624, _rdata_T_464) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_303 = eq(UInt<10>("h3a1"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_141 = and(pmpcfg1, _T_683) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_465 = mux(_rdata_T_303, _rdata_T_141, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_626 = or(_rdata_T_625, _rdata_T_465) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_304 = eq(UInt<12>("hb56"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_142 = and(perfCnts_86, _T_173) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_466 = mux(_rdata_T_304, _rdata_T_142, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_627 = or(_rdata_T_626, _rdata_T_466) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_305 = eq(UInt<10>("h340"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_143 = and(mscratch, _T_671) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_467 = mux(_rdata_T_305, _rdata_T_143, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_628 = or(_rdata_T_627, _rdata_T_467) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_306 = eq(UInt<12>("hb65"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_144 = and(perfCnts_101, _T_203) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_468 = mux(_rdata_T_306, _rdata_T_144, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_629 = or(_rdata_T_628, _rdata_T_468) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_307 = eq(UInt<12>("hb72"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_145 = and(perfCnts_114, _T_229) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_469 = mux(_rdata_T_307, _rdata_T_145, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_630 = or(_rdata_T_629, _rdata_T_469) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_308 = eq(UInt<12>("hf14"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_146 = and(mhartid, _T_658) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_470 = mux(_rdata_T_308, _rdata_T_146, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_631 = or(_rdata_T_630, _rdata_T_470) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_309 = eq(UInt<10>("h341"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_147 = and(mepc, _T_673) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_471 = mux(_rdata_T_309, _rdata_T_147, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_632 = or(_rdata_T_631, _rdata_T_471) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_310 = eq(UInt<10>("h343"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_148 = and(mtval, _T_677) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_472 = mux(_rdata_T_310, _rdata_T_148, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_633 = or(_rdata_T_632, _rdata_T_472) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_311 = eq(UInt<9>("h106"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_149 = and(scounteren, _T_643) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_473 = mux(_rdata_T_311, _rdata_T_149, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_634 = or(_rdata_T_633, _rdata_T_473) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_312 = eq(UInt<12>("hb61"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_150 = and(perfCnts_97, _T_195) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_474 = mux(_rdata_T_312, _rdata_T_150, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_635 = or(_rdata_T_634, _rdata_T_474) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_313 = eq(UInt<10>("h3a0"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_151 = and(pmpcfg0, _T_681) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_475 = mux(_rdata_T_313, _rdata_T_151, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_636 = or(_rdata_T_635, _rdata_T_475) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_314 = eq(UInt<12>("hb1f"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_152 = and(perfCnts_31, _T_63) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_476 = mux(_rdata_T_314, _rdata_T_152, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_637 = or(_rdata_T_636, _rdata_T_476) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_315 = eq(UInt<12>("hb52"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_153 = and(perfCnts_82, _T_165) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_477 = mux(_rdata_T_315, _rdata_T_153, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_638 = or(_rdata_T_637, _rdata_T_477) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_316 = eq(UInt<12>("hb30"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_154 = and(perfCnts_48, _T_97) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_478 = mux(_rdata_T_316, _rdata_T_154, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_639 = or(_rdata_T_638, _rdata_T_478) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_317 = eq(UInt<9>("h142"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_155 = and(scause, _T_649) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_479 = mux(_rdata_T_317, _rdata_T_155, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_640 = or(_rdata_T_639, _rdata_T_479) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_318 = eq(UInt<12>("hb3f"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_156 = and(perfCnts_63, _T_127) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_480 = mux(_rdata_T_318, _rdata_T_156, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_641 = or(_rdata_T_640, _rdata_T_480) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_319 = eq(UInt<12>("hb41"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_157 = and(perfCnts_65, _T_131) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_481 = mux(_rdata_T_319, _rdata_T_157, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_642 = or(_rdata_T_641, _rdata_T_481) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_320 = eq(UInt<12>("hb47"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_158 = and(perfCnts_71, _T_143) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_482 = mux(_rdata_T_320, _rdata_T_158, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_643 = or(_rdata_T_642, _rdata_T_482) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_321 = eq(UInt<12>("hb12"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_159 = and(perfCnts_18, _T_37) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_483 = mux(_rdata_T_321, _rdata_T_159, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_644 = or(_rdata_T_643, _rdata_T_483) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_322 = eq(UInt<12>("hb32"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_160 = and(perfCnts_50, _T_101) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_484 = mux(_rdata_T_322, _rdata_T_160, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_645 = or(_rdata_T_644, _rdata_T_484) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_323 = eq(UInt<12>("hb10"), addr) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_161 = and(perfCnts_16, _T_33) @[src/main/scala/utils/RegMap.scala 48:84]
    node _rdata_T_485 = mux(_rdata_T_323, _rdata_T_161, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_646 = or(_rdata_T_645, _rdata_T_485) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_WIRE = _rdata_T_646 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node rdata = _rdata_WIRE @[src/main/scala/nutcore/backend/fu/CSR.scala 458:19 src/main/scala/utils/RegMap.scala 48:11]
    node _wdata_T = or(rdata, io_in_bits_src1) @[src/main/scala/nutcore/backend/fu/CSR.scala 462:30]
    node _wdata_T_1 = not(io_in_bits_src1) @[src/main/scala/nutcore/backend/fu/CSR.scala 463:32]
    node _wdata_T_2 = and(rdata, _wdata_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 463:30]
    node _wdata_T_3 = or(rdata, csri) @[src/main/scala/nutcore/backend/fu/CSR.scala 465:30]
    node _wdata_T_4 = not(csri) @[src/main/scala/nutcore/backend/fu/CSR.scala 466:32]
    node _wdata_T_5 = and(rdata, _wdata_T_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 466:30]
    node _wdata_T_6 = eq(UInt<1>("h1"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _wdata_T_7 = eq(UInt<2>("h2"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _wdata_T_8 = eq(UInt<2>("h3"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _wdata_T_9 = eq(UInt<3>("h5"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _wdata_T_10 = eq(UInt<3>("h6"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _wdata_T_11 = eq(UInt<3>("h7"), io_in_bits_func) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _wdata_T_12 = mux(_wdata_T_6, io_in_bits_src1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_13 = mux(_wdata_T_7, _wdata_T, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_14 = mux(_wdata_T_8, _wdata_T_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_15 = mux(_wdata_T_9, csri, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_16 = mux(_wdata_T_10, _wdata_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_17 = mux(_wdata_T_11, _wdata_T_5, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_18 = or(_wdata_T_12, _wdata_T_13) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_19 = or(_wdata_T_18, _wdata_T_14) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_20 = or(_wdata_T_19, _wdata_T_15) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_21 = or(_wdata_T_20, _wdata_T_16) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _wdata_T_22 = or(_wdata_T_21, _wdata_T_17) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node wdata = _wdata_T_22 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _satpLegalMode_WIRE_1 = wdata @[src/main/scala/nutcore/backend/fu/CSR.scala 470:{38,38}]
    skip
    skip
    node _satpLegalMode_T_2 = bits(_satpLegalMode_WIRE_1, 63, 60) @[src/main/scala/nutcore/backend/fu/CSR.scala 470:38]
    node _satpLegalMode_WIRE_mode = _satpLegalMode_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 470:{38,38}]
    node _satpLegalMode_T_3 = eq(_satpLegalMode_WIRE_mode, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 470:60]
    node _satpLegalMode_WIRE_3 = wdata @[src/main/scala/nutcore/backend/fu/CSR.scala 470:{87,87}]
    skip
    skip
    node _satpLegalMode_T_6 = bits(_satpLegalMode_WIRE_3, 63, 60) @[src/main/scala/nutcore/backend/fu/CSR.scala 470:87]
    node _satpLegalMode_WIRE_2_mode = _satpLegalMode_T_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 470:{87,87}]
    node _satpLegalMode_T_7 = eq(_satpLegalMode_WIRE_2_mode, UInt<4>("h8")) @[src/main/scala/nutcore/backend/fu/CSR.scala 470:109]
    node satpLegalMode = or(_satpLegalMode_T_3, _satpLegalMode_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 470:69]
    node _wen_T = neq(io_in_bits_func, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 473:28]
    node _wen_T_1 = and(io_in_valid, _wen_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 473:20]
    node _wen_T_2 = neq(addr, UInt<9>("h180")) @[src/main/scala/nutcore/backend/fu/CSR.scala 473:56]
    node _wen_T_3 = or(_wen_T_2, satpLegalMode) @[src/main/scala/nutcore/backend/fu/CSR.scala 473:67]
    node _wen_T_4 = and(_wen_T_1, _wen_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 473:47]
    node _wen_T_5 = eq(io_isBackendException, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 473:88]
    node wen = and(_wen_T_4, _wen_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 473:85]
    node _isIllegalMode_T = bits(addr, 9, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 474:45]
    node isIllegalMode = lt(priviledgeMode, _isIllegalMode_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 474:39]
    node _justRead_T = eq(io_in_bits_func, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/CSR.scala 475:24]
    node _justRead_T_1 = eq(io_in_bits_func, UInt<3>("h6")) @[src/main/scala/nutcore/backend/fu/CSR.scala 475:50]
    node _justRead_T_2 = or(_justRead_T, _justRead_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 475:42]
    node _justRead_T_3 = eq(io_in_bits_src1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 475:78]
    node justRead = and(_justRead_T_2, _justRead_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 475:70]
    node _isIllegalWrite_T = bits(addr, 11, 10) @[src/main/scala/nutcore/backend/fu/CSR.scala 476:36]
    node _isIllegalWrite_T_1 = eq(_isIllegalWrite_T, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 476:45]
    node _isIllegalWrite_T_2 = and(wen, _isIllegalWrite_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 476:28]
    node _isIllegalWrite_T_3 = eq(justRead, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 476:61]
    node isIllegalWrite = and(_isIllegalWrite_T_2, _isIllegalWrite_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 476:58]
    node isIllegalAccess = or(isIllegalMode, isIllegalWrite) @[src/main/scala/nutcore/backend/fu/CSR.scala 477:39]
    node _T_692 = eq(isIllegalAccess, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 479:54]
    node _T_693 = and(wen, _T_692) @[src/main/scala/nutcore/backend/fu/CSR.scala 479:51]
    node _T_694 = eq(addr, UInt<12>("hb06")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_695 = and(_T_693, _T_694) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_6_T = and(wdata, _T_12) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_6_T_1 = not(_T_12) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_6_T_2 = and(perfCnts_6, _perfCnts_6_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_6_T_3 = or(_perfCnts_6_T, _perfCnts_6_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_2 = mux(_T_695, _perfCnts_6_T_3, perfCnts_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_696 = eq(addr, UInt<12>("hb49")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_697 = and(_T_693, _T_696) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_73_T = and(wdata, _T_146) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_73_T_1 = not(_T_146) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_73_T_2 = and(perfCnts_73, _perfCnts_73_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_73_T_3 = or(_perfCnts_73_T, _perfCnts_73_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_3 = mux(_T_697, _perfCnts_73_T_3, perfCnts_73) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_698 = eq(addr, UInt<12>("hb3c")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_699 = and(_T_693, _T_698) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_60_T = and(wdata, _T_120) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_60_T_1 = not(_T_120) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_60_T_2 = and(perfCnts_60, _perfCnts_60_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_60_T_3 = or(_perfCnts_60_T, _perfCnts_60_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_4 = mux(_T_699, _perfCnts_60_T_3, perfCnts_60) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_700 = eq(addr, UInt<12>("hb69")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_701 = and(_T_693, _T_700) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_105_T = and(wdata, _T_210) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_105_T_1 = not(_T_210) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_105_T_2 = and(perfCnts_105, _perfCnts_105_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_105_T_3 = or(_perfCnts_105_T, _perfCnts_105_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_5 = mux(_T_701, _perfCnts_105_T_3, perfCnts_105) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_702 = eq(addr, UInt<12>("hb7c")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_703 = and(_T_693, _T_702) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_124_T = and(wdata, _T_248) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_124_T_1 = not(_T_248) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_124_T_2 = and(perfCnts_124, _perfCnts_124_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_124_T_3 = or(_perfCnts_124_T, _perfCnts_124_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_6 = mux(_T_703, _perfCnts_124_T_3, perfCnts_124) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_704 = eq(addr, UInt<12>("hb5c")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_705 = and(_T_693, _T_704) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_92_T = and(wdata, _T_184) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_92_T_1 = not(_T_184) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_92_T_2 = and(perfCnts_92, _perfCnts_92_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_92_T_3 = or(_perfCnts_92_T, _perfCnts_92_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_7 = mux(_T_705, _perfCnts_92_T_3, perfCnts_92) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_706 = eq(addr, UInt<12>("hb15")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_707 = and(_T_693, _T_706) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_21_T = and(wdata, _T_42) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_21_T_1 = not(_T_42) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_21_T_2 = and(perfCnts_21, _perfCnts_21_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_21_T_3 = or(_perfCnts_21_T, _perfCnts_21_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_8 = mux(_T_707, _perfCnts_21_T_3, perfCnts_21) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_708 = eq(addr, UInt<12>("hb26")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_709 = and(_T_693, _T_708) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_38_T = and(wdata, _T_76) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_38_T_1 = not(_T_76) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_38_T_2 = and(perfCnts_38, _perfCnts_38_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_38_T_3 = or(_perfCnts_38_T, _perfCnts_38_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_9 = mux(_T_709, _perfCnts_38_T_3, perfCnts_38) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_710 = eq(addr, UInt<9>("h180")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_711 = and(_T_693, _T_710) @[src/main/scala/utils/RegMap.scala 50:56]
    node _satp_T = and(wdata, _T_653) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _satp_T_1 = not(_T_653) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _satp_T_2 = and(satp, _satp_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _satp_T_3 = or(_satp_T, _satp_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_10 = mux(_T_711, _satp_T_3, satp) @[src/main/scala/nutcore/backend/fu/CSR.scala 337:21 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_712 = eq(addr, UInt<12>("hb66")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_713 = and(_T_693, _T_712) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_102_T = and(wdata, _T_204) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_102_T_1 = not(_T_204) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_102_T_2 = and(perfCnts_102, _perfCnts_102_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_102_T_3 = or(_perfCnts_102_T, _perfCnts_102_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_11 = mux(_T_713, _perfCnts_102_T_3, perfCnts_102) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_714 = eq(addr, UInt<12>("hb75")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_715 = and(_T_693, _T_714) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_117_T = and(wdata, _T_234) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_117_T_1 = not(_T_234) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_117_T_2 = and(perfCnts_117, _perfCnts_117_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_117_T_3 = or(_perfCnts_117_T, _perfCnts_117_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_12 = mux(_T_715, _perfCnts_117_T_3, perfCnts_117) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_716 = eq(addr, UInt<12>("hb1c")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_717 = and(_T_693, _T_716) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_28_T = and(wdata, _T_56) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_28_T_1 = not(_T_56) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_28_T_2 = and(perfCnts_28, _perfCnts_28_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_28_T_3 = or(_perfCnts_28_T, _perfCnts_28_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_13 = mux(_T_717, _perfCnts_28_T_3, perfCnts_28) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_718 = eq(addr, UInt<10>("h3a2")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_719 = and(_T_693, _T_718) @[src/main/scala/utils/RegMap.scala 50:56]
    node _pmpcfg2_T = and(wdata, _T_684) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _pmpcfg2_T_1 = not(_T_684) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _pmpcfg2_T_2 = and(pmpcfg2, _pmpcfg2_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _pmpcfg2_T_3 = or(_pmpcfg2_T, _pmpcfg2_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_14 = mux(_T_719, _pmpcfg2_T_3, pmpcfg2) @[src/main/scala/nutcore/backend/fu/CSR.scala 312:24 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_720 = eq(addr, UInt<12>("hb55")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_721 = and(_T_693, _T_720) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_85_T = and(wdata, _T_170) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_85_T_1 = not(_T_170) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_85_T_2 = and(perfCnts_85, _perfCnts_85_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_85_T_3 = or(_perfCnts_85_T, _perfCnts_85_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_15 = mux(_T_721, _perfCnts_85_T_3, perfCnts_85) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_722 = eq(addr, UInt<10>("h3b1")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_723 = and(_T_693, _T_722) @[src/main/scala/utils/RegMap.scala 50:56]
    node _pmpaddr1_T = and(wdata, UInt<64>("h3fffffff")) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _pmpaddr1_T_1 = not(UInt<64>("h3fffffff")) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _pmpaddr1_T_2 = and(pmpaddr1, _pmpaddr1_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _pmpaddr1_T_3 = or(_pmpaddr1_T, _pmpaddr1_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_16 = mux(_T_723, _pmpaddr1_T_3, pmpaddr1) @[src/main/scala/nutcore/backend/fu/CSR.scala 315:25 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_724 = eq(addr, UInt<12>("hb46")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_725 = and(_T_693, _T_724) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_70_T = and(wdata, _T_140) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_70_T_1 = not(_T_140) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_70_T_2 = and(perfCnts_70, _perfCnts_70_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_70_T_3 = or(_perfCnts_70_T, _perfCnts_70_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_17 = mux(_T_725, _perfCnts_70_T_3, perfCnts_70) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_726 = eq(addr, UInt<9>("h140")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_727 = and(_T_693, _T_726) @[src/main/scala/utils/RegMap.scala 50:56]
    node _sscratch_T = and(wdata, _T_644) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _sscratch_T_1 = not(_T_644) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _sscratch_T_2 = and(sscratch, _sscratch_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _sscratch_T_3 = or(_sscratch_T, _sscratch_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_18 = mux(_T_727, _sscratch_T_3, sscratch) @[src/main/scala/nutcore/backend/fu/CSR.scala 341:25 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_728 = eq(addr, UInt<12>("hb09")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_729 = and(_T_693, _T_728) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_9_T = and(wdata, _T_18) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_9_T_1 = not(_T_18) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_9_T_2 = and(perfCnts_9, _perfCnts_9_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_9_T_3 = or(_perfCnts_9_T, _perfCnts_9_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_19 = mux(_T_729, _perfCnts_9_T_3, perfCnts_9) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_730 = eq(addr, UInt<12>("hb03")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_731 = and(_T_693, _T_730) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_3_T = and(wdata, _T_6) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_3_T_1 = not(_T_6) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_3_T_2 = and(perfCnts_3, _perfCnts_3_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_3_T_3 = or(_perfCnts_3_T, _perfCnts_3_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_20 = mux(_T_731, _perfCnts_3_T_3, perfCnts_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_732 = eq(addr, UInt<12>("hb35")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_733 = and(_T_693, _T_732) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_53_T = and(wdata, _T_106) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_53_T_1 = not(_T_106) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_53_T_2 = and(perfCnts_53, _perfCnts_53_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_53_T_3 = or(_perfCnts_53_T, _perfCnts_53_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_21 = mux(_T_733, _perfCnts_53_T_3, perfCnts_53) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_734 = eq(addr, UInt<12>("hb64")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_735 = and(_T_693, _T_734) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_100_T = and(wdata, _T_200) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_100_T_1 = not(_T_200) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_100_T_2 = and(perfCnts_100, _perfCnts_100_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_100_T_3 = or(_perfCnts_100_T, _perfCnts_100_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_22 = mux(_T_735, _perfCnts_100_T_3, perfCnts_100) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_736 = eq(addr, UInt<12>("hb51")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_737 = and(_T_693, _T_736) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_81_T = and(wdata, _T_162) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_81_T_1 = not(_T_162) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_81_T_2 = and(perfCnts_81, _perfCnts_81_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_81_T_3 = or(_perfCnts_81_T, _perfCnts_81_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_23 = mux(_T_737, _perfCnts_81_T_3, perfCnts_81) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_738 = eq(addr, UInt<12>("hb29")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_739 = and(_T_693, _T_738) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_41_T = and(wdata, _T_82) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_41_T_1 = not(_T_82) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_41_T_2 = and(perfCnts_41, _perfCnts_41_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_41_T_3 = or(_perfCnts_41_T, _perfCnts_41_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_24 = mux(_T_739, _perfCnts_41_T_3, perfCnts_41) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_740 = eq(addr, UInt<10>("h302")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_741 = and(_T_693, _T_740) @[src/main/scala/utils/RegMap.scala 50:56]
    node _medeleg_T = and(wdata, UInt<64>("hbbff")) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _medeleg_T_1 = not(UInt<64>("hbbff")) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _medeleg_T_2 = and(medeleg, _medeleg_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _medeleg_T_3 = or(_medeleg_T, _medeleg_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_25 = mux(_T_741, _medeleg_T_3, medeleg) @[src/main/scala/nutcore/backend/fu/CSR.scala 306:24 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_742 = eq(addr, UInt<12>("hb71")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_743 = and(_T_693, _T_742) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_113_T = and(wdata, _T_226) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_113_T_1 = not(_T_226) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_113_T_2 = and(perfCnts_113, _perfCnts_113_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_113_T_3 = or(_perfCnts_113_T, _perfCnts_113_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_26 = mux(_T_743, _perfCnts_113_T_3, perfCnts_113) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_744 = eq(addr, UInt<12>("hb24")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_745 = and(_T_693, _T_744) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_36_T = and(wdata, _T_72) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_36_T_1 = not(_T_72) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_36_T_2 = and(perfCnts_36, _perfCnts_36_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_36_T_3 = or(_perfCnts_36_T, _perfCnts_36_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_27 = mux(_T_745, _perfCnts_36_T_3, perfCnts_36) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_746 = eq(addr, UInt<9>("h105")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_747 = and(_T_693, _T_746) @[src/main/scala/utils/RegMap.scala 50:56]
    node _stvec_T = and(wdata, _T_640) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _stvec_T_1 = not(_T_640) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _stvec_T_2 = and(stvec, _stvec_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _stvec_T_3 = or(_stvec_T, _stvec_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_28 = mux(_T_747, _stvec_T_3, stvec) @[src/main/scala/nutcore/backend/fu/CSR.scala 332:22 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_748 = eq(addr, UInt<12>("hb0d")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_749 = and(_T_693, _T_748) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_13_T = and(wdata, _T_26) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_13_T_1 = not(_T_26) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_13_T_2 = and(perfCnts_13, _perfCnts_13_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_13_T_3 = or(_perfCnts_13_T, _perfCnts_13_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_29 = mux(_T_749, _perfCnts_13_T_3, perfCnts_13) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_750 = eq(addr, UInt<12>("hb6d")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_751 = and(_T_693, _T_750) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_109_T = and(wdata, _T_218) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_109_T_1 = not(_T_218) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_109_T_2 = and(perfCnts_109, _perfCnts_109_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_109_T_3 = or(_perfCnts_109_T, _perfCnts_109_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_30 = mux(_T_751, _perfCnts_109_T_3, perfCnts_109) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_752 = eq(addr, UInt<12>("hb4d")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_753 = and(_T_693, _T_752) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_77_T = and(wdata, _T_154) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_77_T_1 = not(_T_154) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_77_T_2 = and(perfCnts_77, _perfCnts_77_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_77_T_3 = or(_perfCnts_77_T, _perfCnts_77_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_31 = mux(_T_753, _perfCnts_77_T_3, perfCnts_77) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_754 = eq(addr, UInt<9>("h141")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_755 = and(_T_693, _T_754) @[src/main/scala/utils/RegMap.scala 50:56]
    node _sepc_T = and(wdata, _T_646) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _sepc_T_1 = not(_T_646) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _sepc_T_2 = and(sepc, _sepc_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _sepc_T_3 = or(_sepc_T, _sepc_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_32 = mux(_T_755, _sepc_T_3, sepc) @[src/main/scala/nutcore/backend/fu/CSR.scala 338:21 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_756 = eq(addr, UInt<12>("hb40")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_757 = and(_T_693, _T_756) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_64_T = and(wdata, _T_128) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_64_T_1 = not(_T_128) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_64_T_2 = and(perfCnts_64, _perfCnts_64_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_64_T_3 = or(_perfCnts_64_T, _perfCnts_64_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_33 = mux(_T_757, _perfCnts_64_T_3, perfCnts_64) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_758 = eq(addr, UInt<10>("h342")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_759 = and(_T_693, _T_758) @[src/main/scala/utils/RegMap.scala 50:56]
    node _mcause_T = and(wdata, _T_674) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _mcause_T_1 = not(_T_674) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _mcause_T_2 = and(mcause, _mcause_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _mcause_T_3 = or(_mcause_T, _mcause_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_34 = mux(_T_759, _mcause_T_3, mcause) @[src/main/scala/nutcore/backend/fu/CSR.scala 254:23 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_760 = eq(addr, UInt<12>("hb11")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_761 = and(_T_693, _T_760) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_17_T = and(wdata, _T_34) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_17_T_1 = not(_T_34) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_17_T_2 = and(perfCnts_17, _perfCnts_17_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_17_T_3 = or(_perfCnts_17_T, _perfCnts_17_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_35 = mux(_T_761, _perfCnts_17_T_3, perfCnts_17) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_762 = eq(addr, UInt<12>("hb2d")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_763 = and(_T_693, _T_762) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_45_T = and(wdata, _T_90) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_45_T_1 = not(_T_90) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_45_T_2 = and(perfCnts_45, _perfCnts_45_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_45_T_3 = or(_perfCnts_45_T, _perfCnts_45_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_36 = mux(_T_763, _perfCnts_45_T_3, perfCnts_45) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_764 = eq(addr, UInt<10>("h306")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_765 = and(_T_693, _T_764) @[src/main/scala/utils/RegMap.scala 50:56]
    node _mcounteren_T = and(wdata, _T_668) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _mcounteren_T_1 = not(_T_668) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _mcounteren_T_2 = and(mcounteren, _mcounteren_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _mcounteren_T_3 = or(_mcounteren_T, _mcounteren_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_37 = mux(_T_765, _mcounteren_T_3, mcounteren) @[src/main/scala/nutcore/backend/fu/CSR.scala 253:27 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_766 = eq(addr, UInt<12>("hb44")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_767 = and(_T_693, _T_766) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_68_T = and(wdata, _T_136) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_68_T_1 = not(_T_136) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_68_T_2 = and(perfCnts_68, _perfCnts_68_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_68_T_3 = or(_perfCnts_68_T, _perfCnts_68_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_38 = mux(_T_767, _perfCnts_68_T_3, perfCnts_68) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_768 = eq(addr, UInt<12>("hb6a")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_769 = and(_T_693, _T_768) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_106_T = and(wdata, _T_212) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_106_T_1 = not(_T_212) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_106_T_2 = and(perfCnts_106, _perfCnts_106_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_106_T_3 = or(_perfCnts_106_T, _perfCnts_106_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_39 = mux(_T_769, _perfCnts_106_T_3, perfCnts_106) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_770 = eq(addr, UInt<12>("hb5e")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_771 = and(_T_693, _T_770) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_94_T = and(wdata, _T_188) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_94_T_1 = not(_T_188) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_94_T_2 = and(perfCnts_94, _perfCnts_94_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_94_T_3 = or(_perfCnts_94_T, _perfCnts_94_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_40 = mux(_T_771, _perfCnts_94_T_3, perfCnts_94) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_772 = eq(addr, UInt<12>("hb59")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_773 = and(_T_693, _T_772) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_89_T = and(wdata, _T_178) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_89_T_1 = not(_T_178) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_89_T_2 = and(perfCnts_89, _perfCnts_89_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_89_T_3 = or(_perfCnts_89_T, _perfCnts_89_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_41 = mux(_T_773, _perfCnts_89_T_3, perfCnts_89) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_774 = eq(addr, UInt<9>("h104")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_775 = and(_T_693, _T_774) @[src/main/scala/utils/RegMap.scala 50:56]
    node _mie_T = and(wdata, sieMask) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _mie_T_1 = not(sieMask) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _mie_T_2 = and(mie, _mie_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _mie_T_3 = or(_mie_T, _mie_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_42 = mux(_T_775, _mie_T_3, mie) @[src/main/scala/nutcore/backend/fu/CSR.scala 258:20 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_776 = eq(addr, UInt<12>("hb79")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_777 = and(_T_693, _T_776) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_121_T = and(wdata, _T_242) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_121_T_1 = not(_T_242) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_121_T_2 = and(perfCnts_121, _perfCnts_121_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_121_T_3 = or(_perfCnts_121_T, _perfCnts_121_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_43 = mux(_T_777, _perfCnts_121_T_3, perfCnts_121) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_778 = eq(addr, UInt<12>("hb4a")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_779 = and(_T_693, _T_778) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_74_T = and(wdata, _T_148) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_74_T_1 = not(_T_148) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_74_T_2 = and(perfCnts_74, _perfCnts_74_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_74_T_3 = or(_perfCnts_74_T, _perfCnts_74_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_44 = mux(_T_779, _perfCnts_74_T_3, perfCnts_74) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_780 = eq(addr, UInt<12>("hb39")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_781 = and(_T_693, _T_780) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_57_T = and(wdata, _T_114) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_57_T_1 = not(_T_114) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_57_T_2 = and(perfCnts_57, _perfCnts_57_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_57_T_3 = or(_perfCnts_57_T, _perfCnts_57_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_45 = mux(_T_781, _perfCnts_57_T_3, perfCnts_57) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_782 = eq(addr, UInt<12>("hb38")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_783 = and(_T_693, _T_782) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_56_T = and(wdata, _T_112) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_56_T_1 = not(_T_112) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_56_T_2 = and(perfCnts_56, _perfCnts_56_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_56_T_3 = or(_perfCnts_56_T, _perfCnts_56_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_46 = mux(_T_783, _perfCnts_56_T_3, perfCnts_56) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_784 = eq(addr, UInt<12>("hb0a")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_785 = and(_T_693, _T_784) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_10_T = and(wdata, _T_20) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_10_T_1 = not(_T_20) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_10_T_2 = and(perfCnts_10, _perfCnts_10_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_10_T_3 = or(_perfCnts_10_T, _perfCnts_10_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_47 = mux(_T_785, _perfCnts_10_T_3, perfCnts_10) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_786 = eq(addr, UInt<12>("hb04")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_787 = and(_T_693, _T_786) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_4_T = and(wdata, _T_8) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_4_T_1 = not(_T_8) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_4_T_2 = and(perfCnts_4, _perfCnts_4_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_4_T_3 = or(_perfCnts_4_T, _perfCnts_4_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_48 = mux(_T_787, _perfCnts_4_T_3, perfCnts_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_788 = eq(addr, UInt<12>("hb18")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_789 = and(_T_693, _T_788) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_24_T = and(wdata, _T_48) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_24_T_1 = not(_T_48) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_24_T_2 = and(perfCnts_24, _perfCnts_24_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_24_T_3 = or(_perfCnts_24_T, _perfCnts_24_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_49 = mux(_T_789, _perfCnts_24_T_3, perfCnts_24) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_790 = eq(addr, UInt<12>("hb4f")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_791 = and(_T_693, _T_790) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_79_T = and(wdata, _T_158) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_79_T_1 = not(_T_158) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_79_T_2 = and(perfCnts_79, _perfCnts_79_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_79_T_3 = or(_perfCnts_79_T, _perfCnts_79_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_50 = mux(_T_791, _perfCnts_79_T_3, perfCnts_79) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_792 = eq(addr, UInt<12>("hb19")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_793 = and(_T_693, _T_792) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_25_T = and(wdata, _T_50) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_25_T_1 = not(_T_50) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_25_T_2 = and(perfCnts_25, _perfCnts_25_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_25_T_3 = or(_perfCnts_25_T, _perfCnts_25_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_51 = mux(_T_793, _perfCnts_25_T_3, perfCnts_25) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_794 = eq(addr, UInt<12>("hb2a")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_795 = and(_T_693, _T_794) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_42_T = and(wdata, _T_84) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_42_T_1 = not(_T_84) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_42_T_2 = and(perfCnts_42, _perfCnts_42_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_42_T_3 = or(_perfCnts_42_T, _perfCnts_42_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_52 = mux(_T_795, _perfCnts_42_T_3, perfCnts_42) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_796 = eq(addr, UInt<9>("h100")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_797 = and(_T_693, _T_796) @[src/main/scala/utils/RegMap.scala 50:56]
    node _mstatus_T = and(wdata, UInt<64>("hc6122")) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _mstatus_T_1 = not(UInt<64>("hc6122")) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _mstatus_T_2 = and(mstatus, _mstatus_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _mstatus_T_3 = or(_mstatus_T, _mstatus_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _mstatus_mstatusOld_WIRE_1 = _mstatus_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 301:{47,47}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _mstatus_mstatusOld_T_11 = bits(_mstatus_mstatusOld_WIRE_1, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 301:47]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _mstatus_mstatusOld_WIRE_fs = _mstatus_mstatusOld_T_11 @[src/main/scala/nutcore/backend/fu/CSR.scala 301:{47,47}]
    node mstatus_mstatusOld_fs = _mstatus_mstatusOld_WIRE_fs @[src/main/scala/nutcore/backend/fu/CSR.scala 301:{30,30}]
    node _mstatus_mstatusNew_T = eq(mstatus_mstatusOld_fs, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 302:40]
    node _mstatus_mstatusNew_T_1 = bits(_mstatus_T_3, 62, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 302:60]
    node mstatus_mstatusNew = cat(_mstatus_mstatusNew_T, _mstatus_mstatusNew_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 302:25]
    node _GEN_53 = mux(_T_797, mstatus_mstatusNew, mstatus) @[src/main/scala/nutcore/backend/fu/CSR.scala 278:24 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_798 = eq(addr, UInt<12>("hb3d")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_799 = and(_T_693, _T_798) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_61_T = and(wdata, _T_122) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_61_T_1 = not(_T_122) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_61_T_2 = and(perfCnts_61, _perfCnts_61_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_61_T_3 = or(_perfCnts_61_T, _perfCnts_61_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_54 = mux(_T_799, _perfCnts_61_T_3, perfCnts_61) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_800 = eq(addr, UInt<12>("hb0e")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_801 = and(_T_693, _T_800) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_14_T = and(wdata, _T_28) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_14_T_1 = not(_T_28) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_14_T_2 = and(perfCnts_14, _perfCnts_14_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_14_T_3 = or(_perfCnts_14_T, _perfCnts_14_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_55 = mux(_T_801, _perfCnts_14_T_3, perfCnts_14) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_802 = eq(addr, UInt<12>("hb34")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_803 = and(_T_693, _T_802) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_52_T = and(wdata, _T_104) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_52_T_1 = not(_T_104) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_52_T_2 = and(perfCnts_52, _perfCnts_52_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_52_T_3 = or(_perfCnts_52_T, _perfCnts_52_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_56 = mux(_T_803, _perfCnts_52_T_3, perfCnts_52) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_804 = eq(addr, UInt<12>("hb74")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_805 = and(_T_693, _T_804) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_116_T = and(wdata, _T_232) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_116_T_1 = not(_T_232) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_116_T_2 = and(perfCnts_116, _perfCnts_116_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_116_T_3 = or(_perfCnts_116_T, _perfCnts_116_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_57 = mux(_T_805, _perfCnts_116_T_3, perfCnts_116) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_806 = eq(addr, UInt<12>("hb14")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_807 = and(_T_693, _T_806) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_20_T = and(wdata, _T_40) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_20_T_1 = not(_T_40) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_20_T_2 = and(perfCnts_20, _perfCnts_20_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_20_T_3 = or(_perfCnts_20_T, _perfCnts_20_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_58 = mux(_T_807, _perfCnts_20_T_3, perfCnts_20) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_808 = eq(addr, UInt<12>("hb1d")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_809 = and(_T_693, _T_808) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_29_T = and(wdata, _T_58) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_29_T_1 = not(_T_58) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_29_T_2 = and(perfCnts_29, _perfCnts_29_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_29_T_3 = or(_perfCnts_29_T, _perfCnts_29_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_59 = mux(_T_809, _perfCnts_29_T_3, perfCnts_29) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_810 = eq(addr, UInt<12>("hb54")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_811 = and(_T_693, _T_810) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_84_T = and(wdata, _T_168) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_84_T_1 = not(_T_168) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_84_T_2 = and(perfCnts_84, _perfCnts_84_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_84_T_3 = or(_perfCnts_84_T, _perfCnts_84_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_60 = mux(_T_811, _perfCnts_84_T_3, perfCnts_84) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_812 = eq(addr, UInt<12>("hb23")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_813 = and(_T_693, _T_812) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_35_T = and(wdata, _T_70) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_35_T_1 = not(_T_70) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_35_T_2 = and(perfCnts_35, _perfCnts_35_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_35_T_3 = or(_perfCnts_35_T, _perfCnts_35_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_61 = mux(_T_813, _perfCnts_35_T_3, perfCnts_35) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_814 = eq(addr, UInt<12>("hb2e")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_815 = and(_T_693, _T_814) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_46_T = and(wdata, _T_92) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_46_T_1 = not(_T_92) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_46_T_2 = and(perfCnts_46, _perfCnts_46_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_46_T_3 = or(_perfCnts_46_T, _perfCnts_46_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_62 = mux(_T_815, _perfCnts_46_T_3, perfCnts_46) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_816 = eq(addr, UInt<12>("hb6e")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_817 = and(_T_693, _T_816) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_110_T = and(wdata, _T_220) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_110_T_1 = not(_T_220) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_110_T_2 = and(perfCnts_110, _perfCnts_110_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_110_T_3 = or(_perfCnts_110_T, _perfCnts_110_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_63 = mux(_T_817, _perfCnts_110_T_3, perfCnts_110) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_818 = eq(addr, UInt<12>("hb43")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_819 = and(_T_693, _T_818) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_67_T = and(wdata, _T_134) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_67_T_1 = not(_T_134) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_67_T_2 = and(perfCnts_67, _perfCnts_67_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_67_T_3 = or(_perfCnts_67_T, _perfCnts_67_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_64 = mux(_T_819, _perfCnts_67_T_3, perfCnts_67) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_820 = eq(addr, UInt<12>("hb63")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_821 = and(_T_693, _T_820) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_99_T = and(wdata, _T_198) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_99_T_1 = not(_T_198) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_99_T_2 = and(perfCnts_99, _perfCnts_99_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_99_T_3 = or(_perfCnts_99_T, _perfCnts_99_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_65 = mux(_T_821, _perfCnts_99_T_3, perfCnts_99) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_822 = eq(addr, UInt<10>("h305")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_823 = and(_T_693, _T_822) @[src/main/scala/utils/RegMap.scala 50:56]
    node _mtvec_T = and(wdata, _T_666) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _mtvec_T_1 = not(_T_666) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _mtvec_T_2 = and(mtvec, _mtvec_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _mtvec_T_3 = or(_mtvec_T, _mtvec_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_66 = mux(_T_823, _mtvec_T_3, mtvec) @[src/main/scala/nutcore/backend/fu/CSR.scala 252:22 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_824 = eq(addr, UInt<12>("hb5d")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_825 = and(_T_693, _T_824) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_93_T = and(wdata, _T_186) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_93_T_1 = not(_T_186) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_93_T_2 = and(perfCnts_93, _perfCnts_93_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_93_T_3 = or(_perfCnts_93_T, _perfCnts_93_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_67 = mux(_T_825, _perfCnts_93_T_3, perfCnts_93) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_826 = eq(addr, UInt<12>("hb78")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_827 = and(_T_693, _T_826) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_120_T = and(wdata, _T_240) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_120_T_1 = not(_T_240) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_120_T_2 = and(perfCnts_120, _perfCnts_120_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_120_T_3 = or(_perfCnts_120_T, _perfCnts_120_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_68 = mux(_T_827, _perfCnts_120_T_3, perfCnts_120) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_828 = eq(addr, UInt<12>("hb58")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_829 = and(_T_693, _T_828) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_88_T = and(wdata, _T_176) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_88_T_1 = not(_T_176) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_88_T_2 = and(perfCnts_88, _perfCnts_88_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_88_T_3 = or(_perfCnts_88_T, _perfCnts_88_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_69 = mux(_T_829, _perfCnts_88_T_3, perfCnts_88) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_830 = eq(addr, UInt<12>("hb7d")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_831 = and(_T_693, _T_830) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_125_T = and(wdata, _T_250) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_125_T_1 = not(_T_250) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_125_T_2 = and(perfCnts_125, _perfCnts_125_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_125_T_3 = or(_perfCnts_125_T, _perfCnts_125_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_70 = mux(_T_831, _perfCnts_125_T_3, perfCnts_125) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_832 = eq(addr, UInt<12>("hb4e")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_833 = and(_T_693, _T_832) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_78_T = and(wdata, _T_156) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_78_T_1 = not(_T_156) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_78_T_2 = and(perfCnts_78, _perfCnts_78_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_78_T_3 = or(_perfCnts_78_T, _perfCnts_78_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_71 = mux(_T_833, _perfCnts_78_T_3, perfCnts_78) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_834 = eq(addr, UInt<12>("hb21")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_835 = and(_T_693, _T_834) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_33_T = and(wdata, _T_66) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_33_T_1 = not(_T_66) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_33_T_2 = and(perfCnts_33, _perfCnts_33_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_33_T_3 = or(_perfCnts_33_T, _perfCnts_33_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_72 = mux(_T_835, _perfCnts_33_T_3, perfCnts_33) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_836 = eq(addr, UInt<10>("h304")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_837 = and(_T_693, _T_836) @[src/main/scala/utils/RegMap.scala 50:56]
    node _mie_T_4 = and(wdata, _T_664) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _mie_T_5 = not(_T_664) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _mie_T_6 = and(mie, _mie_T_5) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _mie_T_7 = or(_mie_T_4, _mie_T_6) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_73 = mux(_T_837, _mie_T_7, _GEN_42) @[src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_838 = eq(addr, UInt<12>("hb01")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_839 = and(_T_693, _T_838) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_1_T = and(wdata, _T_2) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_1_T_1 = not(_T_2) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_1_T_2 = and(perfCnts_1, _perfCnts_1_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_1_T_3 = or(_perfCnts_1_T, _perfCnts_1_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_74 = mux(_T_839, _perfCnts_1_T_3, perfCnts_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_840 = eq(addr, UInt<12>("hb0b")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_841 = and(_T_693, _T_840) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_11_T = and(wdata, _T_22) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_11_T_1 = not(_T_22) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_11_T_2 = and(perfCnts_11, _perfCnts_11_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_11_T_3 = or(_perfCnts_11_T, _perfCnts_11_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_75 = mux(_T_841, _perfCnts_11_T_3, perfCnts_11) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_842 = eq(addr, UInt<12>("hb2b")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_843 = and(_T_693, _T_842) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_43_T = and(wdata, _T_86) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_43_T_1 = not(_T_86) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_43_T_2 = and(perfCnts_43, _perfCnts_43_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_43_T_3 = or(_perfCnts_43_T, _perfCnts_43_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_76 = mux(_T_843, _perfCnts_43_T_3, perfCnts_43) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_844 = eq(addr, UInt<12>("hb7a")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_845 = and(_T_693, _T_844) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_122_T = and(wdata, _T_244) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_122_T_1 = not(_T_244) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_122_T_2 = and(perfCnts_122, _perfCnts_122_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_122_T_3 = or(_perfCnts_122_T, _perfCnts_122_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_77 = mux(_T_845, _perfCnts_122_T_3, perfCnts_122) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_846 = eq(addr, UInt<12>("hb4b")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_847 = and(_T_693, _T_846) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_75_T = and(wdata, _T_150) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_75_T_1 = not(_T_150) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_75_T_2 = and(perfCnts_75, _perfCnts_75_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_75_T_3 = or(_perfCnts_75_T, _perfCnts_75_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_78 = mux(_T_847, _perfCnts_75_T_3, perfCnts_75) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_848 = eq(addr, UInt<12>("hb77")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_849 = and(_T_693, _T_848) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_119_T = and(wdata, _T_238) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_119_T_1 = not(_T_238) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_119_T_2 = and(perfCnts_119, _perfCnts_119_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_119_T_3 = or(_perfCnts_119_T, _perfCnts_119_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_79 = mux(_T_849, _perfCnts_119_T_3, perfCnts_119) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_850 = eq(addr, UInt<10>("h3b3")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_851 = and(_T_693, _T_850) @[src/main/scala/utils/RegMap.scala 50:56]
    node _pmpaddr3_T = and(wdata, UInt<64>("h3fffffff")) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _pmpaddr3_T_1 = not(UInt<64>("h3fffffff")) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _pmpaddr3_T_2 = and(pmpaddr3, _pmpaddr3_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _pmpaddr3_T_3 = or(_pmpaddr3_T, _pmpaddr3_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_80 = mux(_T_851, _pmpaddr3_T_3, pmpaddr3) @[src/main/scala/nutcore/backend/fu/CSR.scala 317:25 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_852 = eq(addr, UInt<12>("hb5a")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_853 = and(_T_693, _T_852) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_90_T = and(wdata, _T_180) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_90_T_1 = not(_T_180) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_90_T_2 = and(perfCnts_90, _perfCnts_90_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_90_T_3 = or(_perfCnts_90_T, _perfCnts_90_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_81 = mux(_T_853, _perfCnts_90_T_3, perfCnts_90) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_854 = eq(addr, UInt<12>("hb17")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_855 = and(_T_693, _T_854) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_23_T = and(wdata, _T_46) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_23_T_1 = not(_T_46) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_23_T_2 = and(perfCnts_23, _perfCnts_23_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_23_T_3 = or(_perfCnts_23_T, _perfCnts_23_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_82 = mux(_T_855, _perfCnts_23_T_3, perfCnts_23) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_856 = eq(addr, UInt<12>("hb7f")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_857 = and(_T_693, _T_856) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_127_T = and(wdata, _T_254) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_127_T_1 = not(_T_254) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_127_T_2 = and(perfCnts_127, _perfCnts_127_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_127_T_3 = or(_perfCnts_127_T, _perfCnts_127_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_83 = mux(_T_857, _perfCnts_127_T_3, perfCnts_127) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_858 = eq(addr, UInt<12>("hb28")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_859 = and(_T_693, _T_858) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_40_T = and(wdata, _T_80) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_40_T_1 = not(_T_80) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_40_T_2 = and(perfCnts_40, _perfCnts_40_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_40_T_3 = or(_perfCnts_40_T, _perfCnts_40_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_84 = mux(_T_859, _perfCnts_40_T_3, perfCnts_40) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_860 = eq(addr, UInt<12>("hb50")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_861 = and(_T_693, _T_860) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_80_T = and(wdata, _T_160) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_80_T_1 = not(_T_160) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_80_T_2 = and(perfCnts_80, _perfCnts_80_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_80_T_3 = or(_perfCnts_80_T, _perfCnts_80_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_85 = mux(_T_861, _perfCnts_80_T_3, perfCnts_80) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_862 = eq(addr, UInt<12>("hb37")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_863 = and(_T_693, _T_862) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_55_T = and(wdata, _T_110) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_55_T_1 = not(_T_110) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_55_T_2 = and(perfCnts_55, _perfCnts_55_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_55_T_3 = or(_perfCnts_55_T, _perfCnts_55_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_86 = mux(_T_863, _perfCnts_55_T_3, perfCnts_55) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_864 = eq(addr, UInt<12>("hb08")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_865 = and(_T_693, _T_864) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_8_T = and(wdata, _T_16) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_8_T_1 = not(_T_16) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_8_T_2 = and(perfCnts_8, _perfCnts_8_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_8_T_3 = or(_perfCnts_8_T, _perfCnts_8_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_87 = mux(_T_865, _perfCnts_8_T_3, perfCnts_8) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_866 = eq(addr, UInt<9>("h143")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_867 = and(_T_693, _T_866) @[src/main/scala/utils/RegMap.scala 50:56]
    node _stval_T = and(wdata, _T_650) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _stval_T_1 = not(_T_650) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _stval_T_2 = and(stval, _stval_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _stval_T_3 = or(_stval_T, _stval_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_88 = mux(_T_867, _stval_T_3, stval) @[src/main/scala/nutcore/backend/fu/CSR.scala 340:18 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_868 = eq(addr, UInt<12>("hb6b")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_869 = and(_T_693, _T_868) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_107_T = and(wdata, _T_214) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_107_T_1 = not(_T_214) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_107_T_2 = and(perfCnts_107, _perfCnts_107_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_107_T_3 = or(_perfCnts_107_T, _perfCnts_107_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_89 = mux(_T_869, _perfCnts_107_T_3, perfCnts_107) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_870 = eq(addr, UInt<12>("hb3a")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_871 = and(_T_693, _T_870) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_58_T = and(wdata, _T_116) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_58_T_1 = not(_T_116) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_58_T_2 = and(perfCnts_58, _perfCnts_58_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_58_T_3 = or(_perfCnts_58_T, _perfCnts_58_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_90 = mux(_T_871, _perfCnts_58_T_3, perfCnts_58) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_872 = eq(addr, UInt<10>("h301")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_873 = and(_T_693, _T_872) @[src/main/scala/utils/RegMap.scala 50:56]
    node _misa_T = and(wdata, _T_660) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _misa_T_1 = not(_T_660) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _misa_T_2 = and(misa, _misa_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _misa_T_3 = or(_misa_T, _misa_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_91 = mux(_T_873, _misa_T_3, misa) @[src/main/scala/nutcore/backend/fu/CSR.scala 270:21 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_874 = eq(addr, UInt<12>("hb70")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_875 = and(_T_693, _T_874) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_112_T = and(wdata, _T_224) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_112_T_1 = not(_T_224) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_112_T_2 = and(perfCnts_112, _perfCnts_112_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_112_T_3 = or(_perfCnts_112_T, _perfCnts_112_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_92 = mux(_T_875, _perfCnts_112_T_3, perfCnts_112) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_876 = eq(addr, UInt<12>("hb1a")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_877 = and(_T_693, _T_876) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_26_T = and(wdata, _T_52) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_26_T_1 = not(_T_52) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_26_T_2 = and(perfCnts_26, _perfCnts_26_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_26_T_3 = or(_perfCnts_26_T, _perfCnts_26_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_93 = mux(_T_877, _perfCnts_26_T_3, perfCnts_26) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_878 = eq(addr, UInt<12>("hb5f")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_879 = and(_T_693, _T_878) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_95_T = and(wdata, _T_190) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_95_T_1 = not(_T_190) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_95_T_2 = and(perfCnts_95, _perfCnts_95_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_95_T_3 = or(_perfCnts_95_T, _perfCnts_95_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_94 = mux(_T_879, _perfCnts_95_T_3, perfCnts_95) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_880 = eq(addr, UInt<12>("hb73")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_881 = and(_T_693, _T_880) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_115_T = and(wdata, _T_230) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_115_T_1 = not(_T_230) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_115_T_2 = and(perfCnts_115, _perfCnts_115_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_115_T_3 = or(_perfCnts_115_T, _perfCnts_115_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_95 = mux(_T_881, _perfCnts_115_T_3, perfCnts_115) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_882 = eq(addr, UInt<12>("hb33")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_883 = and(_T_693, _T_882) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_51_T = and(wdata, _T_102) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_51_T_1 = not(_T_102) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_51_T_2 = and(perfCnts_51, _perfCnts_51_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_51_T_3 = or(_perfCnts_51_T, _perfCnts_51_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_96 = mux(_T_883, _perfCnts_51_T_3, perfCnts_51) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_884 = eq(addr, UInt<10>("h300")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_885 = and(_T_693, _T_884) @[src/main/scala/utils/RegMap.scala 50:56]
    node _mstatus_T_4 = and(wdata, UInt<64>("hffffffffffffffff")) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _mstatus_T_5 = not(UInt<64>("hffffffffffffffff")) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _mstatus_T_6 = and(mstatus, _mstatus_T_5) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _mstatus_T_7 = or(_mstatus_T_4, _mstatus_T_6) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _mstatus_mstatusOld_WIRE_3 = _mstatus_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 301:{47,47}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _mstatus_mstatusOld_T_35 = bits(_mstatus_mstatusOld_WIRE_3, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 301:47]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _mstatus_mstatusOld_WIRE_2_fs = _mstatus_mstatusOld_T_35 @[src/main/scala/nutcore/backend/fu/CSR.scala 301:{47,47}]
    node mstatus_mstatusOld_1_fs = _mstatus_mstatusOld_WIRE_2_fs @[src/main/scala/nutcore/backend/fu/CSR.scala 301:{30,30}]
    node _mstatus_mstatusNew_T_2 = eq(mstatus_mstatusOld_1_fs, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 302:40]
    node _mstatus_mstatusNew_T_3 = bits(_mstatus_T_7, 62, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 302:60]
    node mstatus_mstatusNew_1 = cat(_mstatus_mstatusNew_T_2, _mstatus_mstatusNew_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 302:25]
    node _GEN_97 = mux(_T_885, mstatus_mstatusNew_1, _GEN_53) @[src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_886 = eq(addr, UInt<12>("hb13")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_887 = and(_T_693, _T_886) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_19_T = and(wdata, _T_38) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_19_T_1 = not(_T_38) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_19_T_2 = and(perfCnts_19, _perfCnts_19_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_19_T_3 = or(_perfCnts_19_T, _perfCnts_19_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_98 = mux(_T_887, _perfCnts_19_T_3, perfCnts_19) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_888 = eq(addr, UInt<10>("h3b0")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_889 = and(_T_693, _T_888) @[src/main/scala/utils/RegMap.scala 50:56]
    node _pmpaddr0_T = and(wdata, UInt<64>("h3fffffff")) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _pmpaddr0_T_1 = not(UInt<64>("h3fffffff")) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _pmpaddr0_T_2 = and(pmpaddr0, _pmpaddr0_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _pmpaddr0_T_3 = or(_pmpaddr0_T, _pmpaddr0_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_99 = mux(_T_889, _pmpaddr0_T_3, pmpaddr0) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:25 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_890 = eq(addr, UInt<12>("hb3e")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_891 = and(_T_693, _T_890) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_62_T = and(wdata, _T_124) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_62_T_1 = not(_T_124) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_62_T_2 = and(perfCnts_62, _perfCnts_62_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_62_T_3 = or(_perfCnts_62_T, _perfCnts_62_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_100 = mux(_T_891, _perfCnts_62_T_3, perfCnts_62) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_892 = eq(addr, UInt<12>("hb6f")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_893 = and(_T_693, _T_892) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_111_T = and(wdata, _T_222) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_111_T_1 = not(_T_222) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_111_T_2 = and(perfCnts_111, _perfCnts_111_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_111_T_3 = or(_perfCnts_111_T, _perfCnts_111_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_101 = mux(_T_893, _perfCnts_111_T_3, perfCnts_111) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_894 = eq(addr, UInt<12>("hb1e")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_895 = and(_T_693, _T_894) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_30_T = and(wdata, _T_60) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_30_T_1 = not(_T_60) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_30_T_2 = and(perfCnts_30, _perfCnts_30_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_30_T_3 = or(_perfCnts_30_T, _perfCnts_30_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_102 = mux(_T_895, _perfCnts_30_T_3, perfCnts_30) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_896 = eq(addr, UInt<12>("hb53")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_897 = and(_T_693, _T_896) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_83_T = and(wdata, _T_166) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_83_T_1 = not(_T_166) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_83_T_2 = and(perfCnts_83, _perfCnts_83_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_83_T_3 = or(_perfCnts_83_T, _perfCnts_83_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_103 = mux(_T_897, _perfCnts_83_T_3, perfCnts_83) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_898 = eq(addr, UInt<12>("hb62")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_899 = and(_T_693, _T_898) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_98_T = and(wdata, _T_196) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_98_T_1 = not(_T_196) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_98_T_2 = and(perfCnts_98, _perfCnts_98_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_98_T_3 = or(_perfCnts_98_T, _perfCnts_98_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_104 = mux(_T_899, _perfCnts_98_T_3, perfCnts_98) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_900 = eq(addr, UInt<12>("hb00")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_901 = and(_T_693, _T_900) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_0_T = and(wdata, _T) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_0_T_1 = not(_T) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_0_T_2 = and(perfCnts_0, _perfCnts_0_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_0_T_3 = or(_perfCnts_0_T, _perfCnts_0_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_105 = mux(_T_901, _perfCnts_0_T_3, perfCnts_0) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_902 = eq(addr, UInt<12>("hb7e")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_903 = and(_T_693, _T_902) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_126_T = and(wdata, _T_252) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_126_T_1 = not(_T_252) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_126_T_2 = and(perfCnts_126, _perfCnts_126_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_126_T_3 = or(_perfCnts_126_T, _perfCnts_126_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_106 = mux(_T_903, _perfCnts_126_T_3, perfCnts_126) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_904 = eq(addr, UInt<12>("hb2f")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_905 = and(_T_693, _T_904) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_47_T = and(wdata, _T_94) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_47_T_1 = not(_T_94) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_47_T_2 = and(perfCnts_47, _perfCnts_47_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_47_T_3 = or(_perfCnts_47_T, _perfCnts_47_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_107 = mux(_T_905, _perfCnts_47_T_3, perfCnts_47) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_906 = eq(addr, UInt<12>("hb05")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_907 = and(_T_693, _T_906) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_5_T = and(wdata, _T_10) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_5_T_1 = not(_T_10) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_5_T_2 = and(perfCnts_5, _perfCnts_5_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_5_T_3 = or(_perfCnts_5_T, _perfCnts_5_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_108 = mux(_T_907, _perfCnts_5_T_3, perfCnts_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_908 = eq(addr, UInt<12>("hb22")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_909 = and(_T_693, _T_908) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_34_T = and(wdata, _T_68) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_34_T_1 = not(_T_68) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_34_T_2 = and(perfCnts_34, _perfCnts_34_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_34_T_3 = or(_perfCnts_34_T, _perfCnts_34_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_109 = mux(_T_909, _perfCnts_34_T_3, perfCnts_34) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_910 = eq(addr, UInt<12>("hb48")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_911 = and(_T_693, _T_910) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_72_T = and(wdata, _T_144) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_72_T_1 = not(_T_144) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_72_T_2 = and(perfCnts_72, _perfCnts_72_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_72_T_3 = or(_perfCnts_72_T, _perfCnts_72_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_110 = mux(_T_911, _perfCnts_72_T_3, perfCnts_72) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_912 = eq(addr, UInt<12>("hb42")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_913 = and(_T_693, _T_912) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_66_T = and(wdata, _T_132) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_66_T_1 = not(_T_132) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_66_T_2 = and(perfCnts_66, _perfCnts_66_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_66_T_3 = or(_perfCnts_66_T, _perfCnts_66_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_111 = mux(_T_913, _perfCnts_66_T_3, perfCnts_66) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_914 = eq(addr, UInt<12>("hb0f")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_915 = and(_T_693, _T_914) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_15_T = and(wdata, _T_30) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_15_T_1 = not(_T_30) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_15_T_2 = and(perfCnts_15, _perfCnts_15_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_15_T_3 = or(_perfCnts_15_T, _perfCnts_15_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_112 = mux(_T_915, _perfCnts_15_T_3, perfCnts_15) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_916 = eq(addr, UInt<12>("hb68")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_917 = and(_T_693, _T_916) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_104_T = and(wdata, _T_208) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_104_T_1 = not(_T_208) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_104_T_2 = and(perfCnts_104, _perfCnts_104_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_104_T_3 = or(_perfCnts_104_T, _perfCnts_104_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_113 = mux(_T_917, _perfCnts_104_T_3, perfCnts_104) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_918 = eq(addr, UInt<12>("hb57")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_919 = and(_T_693, _T_918) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_87_T = and(wdata, _T_174) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_87_T_1 = not(_T_174) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_87_T_2 = and(perfCnts_87, _perfCnts_87_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_87_T_3 = or(_perfCnts_87_T, _perfCnts_87_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_114 = mux(_T_919, _perfCnts_87_T_3, perfCnts_87) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_920 = eq(addr, UInt<12>("hb16")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_921 = and(_T_693, _T_920) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_22_T = and(wdata, _T_44) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_22_T_1 = not(_T_44) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_22_T_2 = and(perfCnts_22, _perfCnts_22_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_22_T_3 = or(_perfCnts_22_T, _perfCnts_22_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_115 = mux(_T_921, _perfCnts_22_T_3, perfCnts_22) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_922 = eq(addr, UInt<12>("hb1b")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_923 = and(_T_693, _T_922) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_27_T = and(wdata, _T_54) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_27_T_1 = not(_T_54) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_27_T_2 = and(perfCnts_27, _perfCnts_27_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_27_T_3 = or(_perfCnts_27_T, _perfCnts_27_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_116 = mux(_T_923, _perfCnts_27_T_3, perfCnts_27) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_924 = eq(addr, UInt<12>("hb2c")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_925 = and(_T_693, _T_924) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_44_T = and(wdata, _T_88) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_44_T_1 = not(_T_88) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_44_T_2 = and(perfCnts_44, _perfCnts_44_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_44_T_3 = or(_perfCnts_44_T, _perfCnts_44_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_117 = mux(_T_925, _perfCnts_44_T_3, perfCnts_44) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_926 = eq(addr, UInt<12>("hb7b")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_927 = and(_T_693, _T_926) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_123_T = and(wdata, _T_246) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_123_T_1 = not(_T_246) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_123_T_2 = and(perfCnts_123, _perfCnts_123_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_123_T_3 = or(_perfCnts_123_T, _perfCnts_123_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_118 = mux(_T_927, _perfCnts_123_T_3, perfCnts_123) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_928 = eq(addr, UInt<12>("hb4c")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_929 = and(_T_693, _T_928) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_76_T = and(wdata, _T_152) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_76_T_1 = not(_T_152) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_76_T_2 = and(perfCnts_76, _perfCnts_76_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_76_T_3 = or(_perfCnts_76_T, _perfCnts_76_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_119 = mux(_T_929, _perfCnts_76_T_3, perfCnts_76) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_930 = eq(addr, UInt<12>("hb20")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_931 = and(_T_693, _T_930) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_32_T = and(wdata, _T_64) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_32_T_1 = not(_T_64) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_32_T_2 = and(perfCnts_32, _perfCnts_32_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_32_T_3 = or(_perfCnts_32_T, _perfCnts_32_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_120 = mux(_T_931, _perfCnts_32_T_3, perfCnts_32) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_932 = eq(addr, UInt<12>("hb6c")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_933 = and(_T_693, _T_932) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_108_T = and(wdata, _T_216) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_108_T_1 = not(_T_216) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_108_T_2 = and(perfCnts_108, _perfCnts_108_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_108_T_3 = or(_perfCnts_108_T, _perfCnts_108_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_121 = mux(_T_933, _perfCnts_108_T_3, perfCnts_108) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_934 = eq(addr, UInt<12>("hb02")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_935 = and(_T_693, _T_934) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_2_T = and(wdata, _T_4) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_2_T_1 = not(_T_4) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_2_T_2 = and(perfCnts_2, _perfCnts_2_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_2_T_3 = or(_perfCnts_2_T, _perfCnts_2_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_122 = mux(_T_935, _perfCnts_2_T_3, perfCnts_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_936 = eq(addr, UInt<12>("hb67")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_937 = and(_T_693, _T_936) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_103_T = and(wdata, _T_206) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_103_T_1 = not(_T_206) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_103_T_2 = and(perfCnts_103, _perfCnts_103_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_103_T_3 = or(_perfCnts_103_T, _perfCnts_103_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_123 = mux(_T_937, _perfCnts_103_T_3, perfCnts_103) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_938 = eq(addr, UInt<12>("hb31")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_939 = and(_T_693, _T_938) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_49_T = and(wdata, _T_98) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_49_T_1 = not(_T_98) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_49_T_2 = and(perfCnts_49, _perfCnts_49_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_49_T_3 = or(_perfCnts_49_T, _perfCnts_49_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_124 = mux(_T_939, _perfCnts_49_T_3, perfCnts_49) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_940 = eq(addr, UInt<12>("hb3b")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_941 = and(_T_693, _T_940) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_59_T = and(wdata, _T_118) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_59_T_1 = not(_T_118) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_59_T_2 = and(perfCnts_59, _perfCnts_59_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_59_T_3 = or(_perfCnts_59_T, _perfCnts_59_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_125 = mux(_T_941, _perfCnts_59_T_3, perfCnts_59) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_942 = eq(addr, UInt<10>("h3a3")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_943 = and(_T_693, _T_942) @[src/main/scala/utils/RegMap.scala 50:56]
    node _pmpcfg3_T = and(wdata, _T_686) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _pmpcfg3_T_1 = not(_T_686) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _pmpcfg3_T_2 = and(pmpcfg3, _pmpcfg3_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _pmpcfg3_T_3 = or(_pmpcfg3_T, _pmpcfg3_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_126 = mux(_T_943, _pmpcfg3_T_3, pmpcfg3) @[src/main/scala/nutcore/backend/fu/CSR.scala 313:24 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_944 = eq(addr, UInt<12>("hb45")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_945 = and(_T_693, _T_944) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_69_T = and(wdata, _T_138) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_69_T_1 = not(_T_138) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_69_T_2 = and(perfCnts_69, _perfCnts_69_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_69_T_3 = or(_perfCnts_69_T, _perfCnts_69_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_127 = mux(_T_945, _perfCnts_69_T_3, perfCnts_69) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_946 = eq(addr, UInt<12>("hb36")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_947 = and(_T_693, _T_946) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_54_T = and(wdata, _T_108) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_54_T_1 = not(_T_108) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_54_T_2 = and(perfCnts_54, _perfCnts_54_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_54_T_3 = or(_perfCnts_54_T, _perfCnts_54_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_128 = mux(_T_947, _perfCnts_54_T_3, perfCnts_54) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_948 = eq(addr, UInt<12>("hb0c")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_949 = and(_T_693, _T_948) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_12_T = and(wdata, _T_24) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_12_T_1 = not(_T_24) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_12_T_2 = and(perfCnts_12, _perfCnts_12_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_12_T_3 = or(_perfCnts_12_T, _perfCnts_12_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_129 = mux(_T_949, _perfCnts_12_T_3, perfCnts_12) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_950 = eq(addr, UInt<10>("h303")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_951 = and(_T_693, _T_950) @[src/main/scala/utils/RegMap.scala 50:56]
    node _mideleg_T = and(wdata, UInt<64>("h222")) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _mideleg_T_1 = not(UInt<64>("h222")) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _mideleg_T_2 = and(mideleg, _mideleg_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _mideleg_T_3 = or(_mideleg_T, _mideleg_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_130 = mux(_T_951, _mideleg_T_3, mideleg) @[src/main/scala/nutcore/backend/fu/CSR.scala 307:24 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_952 = eq(addr, UInt<12>("hb5b")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_953 = and(_T_693, _T_952) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_91_T = and(wdata, _T_182) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_91_T_1 = not(_T_182) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_91_T_2 = and(perfCnts_91, _perfCnts_91_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_91_T_3 = or(_perfCnts_91_T, _perfCnts_91_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_131 = mux(_T_953, _perfCnts_91_T_3, perfCnts_91) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_954 = eq(addr, UInt<12>("hb27")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_955 = and(_T_693, _T_954) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_39_T = and(wdata, _T_78) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_39_T_1 = not(_T_78) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_39_T_2 = and(perfCnts_39, _perfCnts_39_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_39_T_3 = or(_perfCnts_39_T, _perfCnts_39_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_132 = mux(_T_955, _perfCnts_39_T_3, perfCnts_39) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_956 = eq(addr, UInt<12>("hb25")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_957 = and(_T_693, _T_956) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_37_T = and(wdata, _T_74) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_37_T_1 = not(_T_74) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_37_T_2 = and(perfCnts_37, _perfCnts_37_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_37_T_3 = or(_perfCnts_37_T, _perfCnts_37_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_133 = mux(_T_957, _perfCnts_37_T_3, perfCnts_37) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_958 = eq(addr, UInt<10>("h3b2")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_959 = and(_T_693, _T_958) @[src/main/scala/utils/RegMap.scala 50:56]
    node _pmpaddr2_T = and(wdata, UInt<64>("h3fffffff")) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _pmpaddr2_T_1 = not(UInt<64>("h3fffffff")) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _pmpaddr2_T_2 = and(pmpaddr2, _pmpaddr2_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _pmpaddr2_T_3 = or(_pmpaddr2_T, _pmpaddr2_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_134 = mux(_T_959, _pmpaddr2_T_3, pmpaddr2) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:25 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_960 = eq(addr, UInt<12>("hb07")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_961 = and(_T_693, _T_960) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_7_T = and(wdata, _T_14) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_7_T_1 = not(_T_14) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_7_T_2 = and(perfCnts_7, _perfCnts_7_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_7_T_3 = or(_perfCnts_7_T, _perfCnts_7_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_135 = mux(_T_961, _perfCnts_7_T_3, perfCnts_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_962 = eq(addr, UInt<12>("hb76")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_963 = and(_T_693, _T_962) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_118_T = and(wdata, _T_236) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_118_T_1 = not(_T_236) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_118_T_2 = and(perfCnts_118, _perfCnts_118_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_118_T_3 = or(_perfCnts_118_T, _perfCnts_118_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_136 = mux(_T_963, _perfCnts_118_T_3, perfCnts_118) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_964 = eq(addr, UInt<12>("hb60")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_965 = and(_T_693, _T_964) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_96_T = and(wdata, _T_192) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_96_T_1 = not(_T_192) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_96_T_2 = and(perfCnts_96, _perfCnts_96_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_96_T_3 = or(_perfCnts_96_T, _perfCnts_96_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_137 = mux(_T_965, _perfCnts_96_T_3, perfCnts_96) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_966 = eq(addr, UInt<10>("h3a1")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_967 = and(_T_693, _T_966) @[src/main/scala/utils/RegMap.scala 50:56]
    node _pmpcfg1_T = and(wdata, _T_682) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _pmpcfg1_T_1 = not(_T_682) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _pmpcfg1_T_2 = and(pmpcfg1, _pmpcfg1_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _pmpcfg1_T_3 = or(_pmpcfg1_T, _pmpcfg1_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_138 = mux(_T_967, _pmpcfg1_T_3, pmpcfg1) @[src/main/scala/nutcore/backend/fu/CSR.scala 311:24 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_968 = eq(addr, UInt<12>("hb56")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_969 = and(_T_693, _T_968) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_86_T = and(wdata, _T_172) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_86_T_1 = not(_T_172) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_86_T_2 = and(perfCnts_86, _perfCnts_86_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_86_T_3 = or(_perfCnts_86_T, _perfCnts_86_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_139 = mux(_T_969, _perfCnts_86_T_3, perfCnts_86) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_970 = eq(addr, UInt<10>("h340")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_971 = and(_T_693, _T_970) @[src/main/scala/utils/RegMap.scala 50:56]
    node _mscratch_T = and(wdata, _T_670) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _mscratch_T_1 = not(_T_670) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _mscratch_T_2 = and(mscratch, _mscratch_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _mscratch_T_3 = or(_mscratch_T, _mscratch_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_140 = mux(_T_971, _mscratch_T_3, mscratch) @[src/main/scala/nutcore/backend/fu/CSR.scala 308:25 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_972 = eq(addr, UInt<12>("hb65")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_973 = and(_T_693, _T_972) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_101_T = and(wdata, _T_202) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_101_T_1 = not(_T_202) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_101_T_2 = and(perfCnts_101, _perfCnts_101_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_101_T_3 = or(_perfCnts_101_T, _perfCnts_101_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_141 = mux(_T_973, _perfCnts_101_T_3, perfCnts_101) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_974 = eq(addr, UInt<12>("hb72")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_975 = and(_T_693, _T_974) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_114_T = and(wdata, _T_228) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_114_T_1 = not(_T_228) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_114_T_2 = and(perfCnts_114, _perfCnts_114_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_114_T_3 = or(_perfCnts_114_T, _perfCnts_114_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_142 = mux(_T_975, _perfCnts_114_T_3, perfCnts_114) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_976 = eq(addr, UInt<10>("h341")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_977 = and(_T_693, _T_976) @[src/main/scala/utils/RegMap.scala 50:56]
    node _mepc_T = and(wdata, _T_672) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _mepc_T_1 = not(_T_672) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _mepc_T_2 = and(mepc, _mepc_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _mepc_T_3 = or(_mepc_T, _mepc_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_143 = mux(_T_977, _mepc_T_3, mepc) @[src/main/scala/nutcore/backend/fu/CSR.scala 256:21 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_978 = eq(addr, UInt<10>("h343")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_979 = and(_T_693, _T_978) @[src/main/scala/utils/RegMap.scala 50:56]
    node _mtval_T = and(wdata, _T_676) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _mtval_T_1 = not(_T_676) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _mtval_T_2 = and(mtval, _mtval_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _mtval_T_3 = or(_mtval_T, _mtval_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_144 = mux(_T_979, _mtval_T_3, mtval) @[src/main/scala/nutcore/backend/fu/CSR.scala 255:22 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_980 = eq(addr, UInt<9>("h106")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_981 = and(_T_693, _T_980) @[src/main/scala/utils/RegMap.scala 50:56]
    node _scounteren_T = and(wdata, _T_642) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _scounteren_T_1 = not(_T_642) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _scounteren_T_2 = and(scounteren, _scounteren_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _scounteren_T_3 = or(_scounteren_T, _scounteren_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_145 = mux(_T_981, _scounteren_T_3, scounteren) @[src/main/scala/nutcore/backend/fu/CSR.scala 342:27 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_982 = eq(addr, UInt<12>("hb61")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_983 = and(_T_693, _T_982) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_97_T = and(wdata, _T_194) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_97_T_1 = not(_T_194) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_97_T_2 = and(perfCnts_97, _perfCnts_97_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_97_T_3 = or(_perfCnts_97_T, _perfCnts_97_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_146 = mux(_T_983, _perfCnts_97_T_3, perfCnts_97) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_984 = eq(addr, UInt<10>("h3a0")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_985 = and(_T_693, _T_984) @[src/main/scala/utils/RegMap.scala 50:56]
    node _pmpcfg0_T = and(wdata, _T_680) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _pmpcfg0_T_1 = not(_T_680) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _pmpcfg0_T_2 = and(pmpcfg0, _pmpcfg0_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _pmpcfg0_T_3 = or(_pmpcfg0_T, _pmpcfg0_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_147 = mux(_T_985, _pmpcfg0_T_3, pmpcfg0) @[src/main/scala/nutcore/backend/fu/CSR.scala 310:24 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_986 = eq(addr, UInt<12>("hb1f")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_987 = and(_T_693, _T_986) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_31_T = and(wdata, _T_62) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_31_T_1 = not(_T_62) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_31_T_2 = and(perfCnts_31, _perfCnts_31_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_31_T_3 = or(_perfCnts_31_T, _perfCnts_31_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_148 = mux(_T_987, _perfCnts_31_T_3, perfCnts_31) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_988 = eq(addr, UInt<12>("hb52")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_989 = and(_T_693, _T_988) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_82_T = and(wdata, _T_164) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_82_T_1 = not(_T_164) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_82_T_2 = and(perfCnts_82, _perfCnts_82_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_82_T_3 = or(_perfCnts_82_T, _perfCnts_82_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_149 = mux(_T_989, _perfCnts_82_T_3, perfCnts_82) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_990 = eq(addr, UInt<12>("hb30")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_991 = and(_T_693, _T_990) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_48_T = and(wdata, _T_96) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_48_T_1 = not(_T_96) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_48_T_2 = and(perfCnts_48, _perfCnts_48_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_48_T_3 = or(_perfCnts_48_T, _perfCnts_48_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_150 = mux(_T_991, _perfCnts_48_T_3, perfCnts_48) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_992 = eq(addr, UInt<9>("h142")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_993 = and(_T_693, _T_992) @[src/main/scala/utils/RegMap.scala 50:56]
    node _scause_T = and(wdata, _T_648) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _scause_T_1 = not(_T_648) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _scause_T_2 = and(scause, _scause_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _scause_T_3 = or(_scause_T, _scause_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_151 = mux(_T_993, _scause_T_3, scause) @[src/main/scala/nutcore/backend/fu/CSR.scala 339:23 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_994 = eq(addr, UInt<12>("hb3f")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_995 = and(_T_693, _T_994) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_63_T = and(wdata, _T_126) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_63_T_1 = not(_T_126) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_63_T_2 = and(perfCnts_63, _perfCnts_63_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_63_T_3 = or(_perfCnts_63_T, _perfCnts_63_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_152 = mux(_T_995, _perfCnts_63_T_3, perfCnts_63) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_996 = eq(addr, UInt<12>("hb41")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_997 = and(_T_693, _T_996) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_65_T = and(wdata, _T_130) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_65_T_1 = not(_T_130) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_65_T_2 = and(perfCnts_65, _perfCnts_65_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_65_T_3 = or(_perfCnts_65_T, _perfCnts_65_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_153 = mux(_T_997, _perfCnts_65_T_3, perfCnts_65) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_998 = eq(addr, UInt<12>("hb47")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_999 = and(_T_693, _T_998) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_71_T = and(wdata, _T_142) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_71_T_1 = not(_T_142) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_71_T_2 = and(perfCnts_71, _perfCnts_71_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_71_T_3 = or(_perfCnts_71_T, _perfCnts_71_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_154 = mux(_T_999, _perfCnts_71_T_3, perfCnts_71) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_1000 = eq(addr, UInt<12>("hb12")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_1001 = and(_T_693, _T_1000) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_18_T = and(wdata, _T_36) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_18_T_1 = not(_T_36) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_18_T_2 = and(perfCnts_18, _perfCnts_18_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_18_T_3 = or(_perfCnts_18_T, _perfCnts_18_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_155 = mux(_T_1001, _perfCnts_18_T_3, perfCnts_18) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_1002 = eq(addr, UInt<12>("hb32")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_1003 = and(_T_693, _T_1002) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_50_T = and(wdata, _T_100) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_50_T_1 = not(_T_100) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_50_T_2 = and(perfCnts_50, _perfCnts_50_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_50_T_3 = or(_perfCnts_50_T, _perfCnts_50_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_156 = mux(_T_1003, _perfCnts_50_T_3, perfCnts_50) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_1004 = eq(addr, UInt<12>("hb10")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_1005 = and(_T_693, _T_1004) @[src/main/scala/utils/RegMap.scala 50:56]
    node _perfCnts_16_T = and(wdata, _T_32) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _perfCnts_16_T_1 = not(_T_32) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _perfCnts_16_T_2 = and(perfCnts_16, _perfCnts_16_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _perfCnts_16_T_3 = or(_perfCnts_16_T, _perfCnts_16_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_157 = mux(_T_1005, _perfCnts_16_T_3, perfCnts_16) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:47 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _isIllegalAddr_illegalAddr_T = eq(UInt<12>("hb06"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_1 = mux(_isIllegalAddr_illegalAddr_T, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_2 = eq(UInt<12>("hb49"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_3 = mux(_isIllegalAddr_illegalAddr_T_2, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_1) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_4 = eq(UInt<12>("hb3c"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_5 = mux(_isIllegalAddr_illegalAddr_T_4, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_3) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_6 = eq(UInt<12>("hb69"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_7 = mux(_isIllegalAddr_illegalAddr_T_6, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_5) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_8 = eq(UInt<12>("hb7c"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_9 = mux(_isIllegalAddr_illegalAddr_T_8, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_7) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_10 = eq(UInt<12>("hf12"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_11 = mux(_isIllegalAddr_illegalAddr_T_10, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_9) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_12 = eq(UInt<12>("hb5c"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_13 = mux(_isIllegalAddr_illegalAddr_T_12, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_11) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_14 = eq(UInt<12>("hb15"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_15 = mux(_isIllegalAddr_illegalAddr_T_14, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_13) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_16 = eq(UInt<12>("hb26"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_17 = mux(_isIllegalAddr_illegalAddr_T_16, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_15) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_18 = eq(UInt<9>("h180"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_19 = mux(_isIllegalAddr_illegalAddr_T_18, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_17) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_20 = eq(UInt<12>("hb66"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_21 = mux(_isIllegalAddr_illegalAddr_T_20, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_19) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_22 = eq(UInt<12>("hb75"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_23 = mux(_isIllegalAddr_illegalAddr_T_22, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_21) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_24 = eq(UInt<12>("hb1c"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_25 = mux(_isIllegalAddr_illegalAddr_T_24, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_23) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_26 = eq(UInt<10>("h3a2"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_27 = mux(_isIllegalAddr_illegalAddr_T_26, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_25) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_28 = eq(UInt<12>("hb55"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_29 = mux(_isIllegalAddr_illegalAddr_T_28, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_27) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_30 = eq(UInt<10>("h3b1"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_31 = mux(_isIllegalAddr_illegalAddr_T_30, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_29) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_32 = eq(UInt<12>("hb46"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_33 = mux(_isIllegalAddr_illegalAddr_T_32, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_31) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_34 = eq(UInt<9>("h140"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_35 = mux(_isIllegalAddr_illegalAddr_T_34, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_33) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_36 = eq(UInt<12>("hb09"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_37 = mux(_isIllegalAddr_illegalAddr_T_36, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_35) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_38 = eq(UInt<12>("hb03"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_39 = mux(_isIllegalAddr_illegalAddr_T_38, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_37) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_40 = eq(UInt<12>("hb35"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_41 = mux(_isIllegalAddr_illegalAddr_T_40, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_39) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_42 = eq(UInt<12>("hb64"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_43 = mux(_isIllegalAddr_illegalAddr_T_42, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_41) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_44 = eq(UInt<12>("hb51"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_45 = mux(_isIllegalAddr_illegalAddr_T_44, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_43) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_46 = eq(UInt<12>("hb29"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_47 = mux(_isIllegalAddr_illegalAddr_T_46, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_45) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_48 = eq(UInt<10>("h302"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_49 = mux(_isIllegalAddr_illegalAddr_T_48, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_47) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_50 = eq(UInt<12>("hb71"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_51 = mux(_isIllegalAddr_illegalAddr_T_50, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_49) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_52 = eq(UInt<12>("hb24"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_53 = mux(_isIllegalAddr_illegalAddr_T_52, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_51) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_54 = eq(UInt<9>("h105"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_55 = mux(_isIllegalAddr_illegalAddr_T_54, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_53) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_56 = eq(UInt<12>("hb0d"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_57 = mux(_isIllegalAddr_illegalAddr_T_56, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_55) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_58 = eq(UInt<12>("hb6d"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_59 = mux(_isIllegalAddr_illegalAddr_T_58, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_57) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_60 = eq(UInt<12>("hb4d"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_61 = mux(_isIllegalAddr_illegalAddr_T_60, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_59) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_62 = eq(UInt<9>("h141"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_63 = mux(_isIllegalAddr_illegalAddr_T_62, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_61) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_64 = eq(UInt<12>("hb40"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_65 = mux(_isIllegalAddr_illegalAddr_T_64, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_63) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_66 = eq(UInt<10>("h342"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_67 = mux(_isIllegalAddr_illegalAddr_T_66, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_65) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_68 = eq(UInt<12>("hb11"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_69 = mux(_isIllegalAddr_illegalAddr_T_68, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_67) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_70 = eq(UInt<12>("hb2d"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_71 = mux(_isIllegalAddr_illegalAddr_T_70, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_69) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_72 = eq(UInt<10>("h306"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_73 = mux(_isIllegalAddr_illegalAddr_T_72, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_71) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_74 = eq(UInt<12>("hb44"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_75 = mux(_isIllegalAddr_illegalAddr_T_74, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_73) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_76 = eq(UInt<12>("hb6a"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_77 = mux(_isIllegalAddr_illegalAddr_T_76, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_75) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_78 = eq(UInt<12>("hf11"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_79 = mux(_isIllegalAddr_illegalAddr_T_78, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_77) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_80 = eq(UInt<12>("hb5e"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_81 = mux(_isIllegalAddr_illegalAddr_T_80, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_79) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_82 = eq(UInt<12>("hb59"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_83 = mux(_isIllegalAddr_illegalAddr_T_82, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_81) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_84 = eq(UInt<9>("h104"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_85 = mux(_isIllegalAddr_illegalAddr_T_84, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_83) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_86 = eq(UInt<12>("hb79"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_87 = mux(_isIllegalAddr_illegalAddr_T_86, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_85) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_88 = eq(UInt<12>("hb4a"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_89 = mux(_isIllegalAddr_illegalAddr_T_88, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_87) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_90 = eq(UInt<12>("hb39"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_91 = mux(_isIllegalAddr_illegalAddr_T_90, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_89) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_92 = eq(UInt<12>("hb38"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_93 = mux(_isIllegalAddr_illegalAddr_T_92, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_91) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_94 = eq(UInt<9>("h144"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_95 = mux(_isIllegalAddr_illegalAddr_T_94, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_93) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_96 = eq(UInt<12>("hb0a"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_97 = mux(_isIllegalAddr_illegalAddr_T_96, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_95) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_98 = eq(UInt<12>("hb04"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_99 = mux(_isIllegalAddr_illegalAddr_T_98, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_97) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_100 = eq(UInt<12>("hb18"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_101 = mux(_isIllegalAddr_illegalAddr_T_100, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_99) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_102 = eq(UInt<12>("hb4f"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_103 = mux(_isIllegalAddr_illegalAddr_T_102, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_101) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_104 = eq(UInt<12>("hb19"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_105 = mux(_isIllegalAddr_illegalAddr_T_104, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_103) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_106 = eq(UInt<12>("hb2a"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_107 = mux(_isIllegalAddr_illegalAddr_T_106, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_105) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_108 = eq(UInt<9>("h100"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_109 = mux(_isIllegalAddr_illegalAddr_T_108, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_107) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_110 = eq(UInt<12>("hb3d"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_111 = mux(_isIllegalAddr_illegalAddr_T_110, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_109) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_112 = eq(UInt<12>("hb0e"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_113 = mux(_isIllegalAddr_illegalAddr_T_112, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_111) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_114 = eq(UInt<12>("hb34"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_115 = mux(_isIllegalAddr_illegalAddr_T_114, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_113) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_116 = eq(UInt<12>("hb74"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_117 = mux(_isIllegalAddr_illegalAddr_T_116, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_115) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_118 = eq(UInt<12>("hb14"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_119 = mux(_isIllegalAddr_illegalAddr_T_118, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_117) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_120 = eq(UInt<12>("hb1d"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_121 = mux(_isIllegalAddr_illegalAddr_T_120, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_119) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_122 = eq(UInt<12>("hb54"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_123 = mux(_isIllegalAddr_illegalAddr_T_122, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_121) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_124 = eq(UInt<12>("hb23"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_125 = mux(_isIllegalAddr_illegalAddr_T_124, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_123) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_126 = eq(UInt<12>("hb2e"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_127 = mux(_isIllegalAddr_illegalAddr_T_126, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_125) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_128 = eq(UInt<12>("hb6e"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_129 = mux(_isIllegalAddr_illegalAddr_T_128, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_127) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_130 = eq(UInt<12>("hb43"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_131 = mux(_isIllegalAddr_illegalAddr_T_130, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_129) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_132 = eq(UInt<12>("hb63"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_133 = mux(_isIllegalAddr_illegalAddr_T_132, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_131) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_134 = eq(UInt<10>("h305"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_135 = mux(_isIllegalAddr_illegalAddr_T_134, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_133) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_136 = eq(UInt<12>("hb5d"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_137 = mux(_isIllegalAddr_illegalAddr_T_136, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_135) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_138 = eq(UInt<12>("hb78"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_139 = mux(_isIllegalAddr_illegalAddr_T_138, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_137) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_140 = eq(UInt<12>("hb58"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_141 = mux(_isIllegalAddr_illegalAddr_T_140, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_139) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_142 = eq(UInt<12>("hb7d"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_143 = mux(_isIllegalAddr_illegalAddr_T_142, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_141) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_144 = eq(UInt<12>("hb4e"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_145 = mux(_isIllegalAddr_illegalAddr_T_144, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_143) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_146 = eq(UInt<12>("hb21"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_147 = mux(_isIllegalAddr_illegalAddr_T_146, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_145) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_148 = eq(UInt<10>("h304"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_149 = mux(_isIllegalAddr_illegalAddr_T_148, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_147) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_150 = eq(UInt<12>("hb01"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_151 = mux(_isIllegalAddr_illegalAddr_T_150, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_149) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_152 = eq(UInt<12>("hb0b"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_153 = mux(_isIllegalAddr_illegalAddr_T_152, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_151) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_154 = eq(UInt<12>("hb2b"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_155 = mux(_isIllegalAddr_illegalAddr_T_154, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_153) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_156 = eq(UInt<12>("hb7a"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_157 = mux(_isIllegalAddr_illegalAddr_T_156, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_155) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_158 = eq(UInt<12>("hb4b"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_159 = mux(_isIllegalAddr_illegalAddr_T_158, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_157) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_160 = eq(UInt<12>("hb77"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_161 = mux(_isIllegalAddr_illegalAddr_T_160, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_159) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_162 = eq(UInt<10>("h3b3"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_163 = mux(_isIllegalAddr_illegalAddr_T_162, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_161) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_164 = eq(UInt<12>("hb5a"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_165 = mux(_isIllegalAddr_illegalAddr_T_164, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_163) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_166 = eq(UInt<12>("hb17"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_167 = mux(_isIllegalAddr_illegalAddr_T_166, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_165) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_168 = eq(UInt<12>("hb7f"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_169 = mux(_isIllegalAddr_illegalAddr_T_168, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_167) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_170 = eq(UInt<12>("hb28"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_171 = mux(_isIllegalAddr_illegalAddr_T_170, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_169) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_172 = eq(UInt<12>("hb50"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_173 = mux(_isIllegalAddr_illegalAddr_T_172, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_171) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_174 = eq(UInt<12>("hb37"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_175 = mux(_isIllegalAddr_illegalAddr_T_174, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_173) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_176 = eq(UInt<12>("hb08"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_177 = mux(_isIllegalAddr_illegalAddr_T_176, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_175) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_178 = eq(UInt<9>("h143"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_179 = mux(_isIllegalAddr_illegalAddr_T_178, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_177) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_180 = eq(UInt<12>("hb6b"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_181 = mux(_isIllegalAddr_illegalAddr_T_180, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_179) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_182 = eq(UInt<12>("hb3a"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_183 = mux(_isIllegalAddr_illegalAddr_T_182, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_181) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_184 = eq(UInt<10>("h301"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_185 = mux(_isIllegalAddr_illegalAddr_T_184, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_183) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_186 = eq(UInt<12>("hb70"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_187 = mux(_isIllegalAddr_illegalAddr_T_186, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_185) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_188 = eq(UInt<12>("hb1a"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_189 = mux(_isIllegalAddr_illegalAddr_T_188, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_187) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_190 = eq(UInt<12>("hb5f"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_191 = mux(_isIllegalAddr_illegalAddr_T_190, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_189) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_192 = eq(UInt<12>("hb73"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_193 = mux(_isIllegalAddr_illegalAddr_T_192, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_191) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_194 = eq(UInt<12>("hb33"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_195 = mux(_isIllegalAddr_illegalAddr_T_194, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_193) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_196 = eq(UInt<10>("h300"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_197 = mux(_isIllegalAddr_illegalAddr_T_196, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_195) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_198 = eq(UInt<12>("hb13"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_199 = mux(_isIllegalAddr_illegalAddr_T_198, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_197) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_200 = eq(UInt<10>("h3b0"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_201 = mux(_isIllegalAddr_illegalAddr_T_200, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_199) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_202 = eq(UInt<12>("hb3e"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_203 = mux(_isIllegalAddr_illegalAddr_T_202, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_201) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_204 = eq(UInt<12>("hb6f"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_205 = mux(_isIllegalAddr_illegalAddr_T_204, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_203) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_206 = eq(UInt<12>("hb1e"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_207 = mux(_isIllegalAddr_illegalAddr_T_206, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_205) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_208 = eq(UInt<12>("hb53"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_209 = mux(_isIllegalAddr_illegalAddr_T_208, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_207) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_210 = eq(UInt<10>("h344"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_211 = mux(_isIllegalAddr_illegalAddr_T_210, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_209) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_212 = eq(UInt<12>("hb62"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_213 = mux(_isIllegalAddr_illegalAddr_T_212, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_211) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_214 = eq(UInt<12>("hb00"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_215 = mux(_isIllegalAddr_illegalAddr_T_214, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_213) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_216 = eq(UInt<12>("hb7e"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_217 = mux(_isIllegalAddr_illegalAddr_T_216, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_215) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_218 = eq(UInt<12>("hb2f"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_219 = mux(_isIllegalAddr_illegalAddr_T_218, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_217) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_220 = eq(UInt<12>("hb05"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_221 = mux(_isIllegalAddr_illegalAddr_T_220, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_219) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_222 = eq(UInt<12>("hb22"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_223 = mux(_isIllegalAddr_illegalAddr_T_222, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_221) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_224 = eq(UInt<12>("hb48"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_225 = mux(_isIllegalAddr_illegalAddr_T_224, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_223) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_226 = eq(UInt<12>("hb42"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_227 = mux(_isIllegalAddr_illegalAddr_T_226, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_225) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_228 = eq(UInt<12>("hb0f"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_229 = mux(_isIllegalAddr_illegalAddr_T_228, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_227) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_230 = eq(UInt<12>("hb68"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_231 = mux(_isIllegalAddr_illegalAddr_T_230, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_229) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_232 = eq(UInt<12>("hb57"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_233 = mux(_isIllegalAddr_illegalAddr_T_232, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_231) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_234 = eq(UInt<12>("hb16"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_235 = mux(_isIllegalAddr_illegalAddr_T_234, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_233) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_236 = eq(UInt<12>("hb1b"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_237 = mux(_isIllegalAddr_illegalAddr_T_236, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_235) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_238 = eq(UInt<12>("hb2c"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_239 = mux(_isIllegalAddr_illegalAddr_T_238, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_237) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_240 = eq(UInt<12>("hb7b"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_241 = mux(_isIllegalAddr_illegalAddr_T_240, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_239) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_242 = eq(UInt<12>("hb4c"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_243 = mux(_isIllegalAddr_illegalAddr_T_242, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_241) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_244 = eq(UInt<12>("hb20"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_245 = mux(_isIllegalAddr_illegalAddr_T_244, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_243) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_246 = eq(UInt<12>("hb6c"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_247 = mux(_isIllegalAddr_illegalAddr_T_246, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_245) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_248 = eq(UInt<12>("hb02"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_249 = mux(_isIllegalAddr_illegalAddr_T_248, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_247) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_250 = eq(UInt<12>("hb67"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_251 = mux(_isIllegalAddr_illegalAddr_T_250, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_249) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_252 = eq(UInt<12>("hb31"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_253 = mux(_isIllegalAddr_illegalAddr_T_252, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_251) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_254 = eq(UInt<12>("hb3b"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_255 = mux(_isIllegalAddr_illegalAddr_T_254, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_253) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_256 = eq(UInt<10>("h3a3"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_257 = mux(_isIllegalAddr_illegalAddr_T_256, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_255) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_258 = eq(UInt<12>("hb45"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_259 = mux(_isIllegalAddr_illegalAddr_T_258, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_257) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_260 = eq(UInt<12>("hb36"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_261 = mux(_isIllegalAddr_illegalAddr_T_260, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_259) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_262 = eq(UInt<12>("hb0c"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_263 = mux(_isIllegalAddr_illegalAddr_T_262, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_261) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_264 = eq(UInt<10>("h303"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_265 = mux(_isIllegalAddr_illegalAddr_T_264, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_263) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_266 = eq(UInt<12>("hb5b"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_267 = mux(_isIllegalAddr_illegalAddr_T_266, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_265) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_268 = eq(UInt<12>("hb27"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_269 = mux(_isIllegalAddr_illegalAddr_T_268, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_267) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_270 = eq(UInt<12>("hb25"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_271 = mux(_isIllegalAddr_illegalAddr_T_270, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_269) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_272 = eq(UInt<10>("h3b2"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_273 = mux(_isIllegalAddr_illegalAddr_T_272, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_271) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_274 = eq(UInt<12>("hb07"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_275 = mux(_isIllegalAddr_illegalAddr_T_274, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_273) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_276 = eq(UInt<12>("hf13"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_277 = mux(_isIllegalAddr_illegalAddr_T_276, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_275) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_278 = eq(UInt<12>("hb76"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_279 = mux(_isIllegalAddr_illegalAddr_T_278, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_277) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_280 = eq(UInt<12>("hb60"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_281 = mux(_isIllegalAddr_illegalAddr_T_280, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_279) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_282 = eq(UInt<10>("h3a1"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_283 = mux(_isIllegalAddr_illegalAddr_T_282, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_281) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_284 = eq(UInt<12>("hb56"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_285 = mux(_isIllegalAddr_illegalAddr_T_284, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_283) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_286 = eq(UInt<10>("h340"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_287 = mux(_isIllegalAddr_illegalAddr_T_286, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_285) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_288 = eq(UInt<12>("hb65"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_289 = mux(_isIllegalAddr_illegalAddr_T_288, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_287) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_290 = eq(UInt<12>("hb72"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_291 = mux(_isIllegalAddr_illegalAddr_T_290, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_289) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_292 = eq(UInt<12>("hf14"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_293 = mux(_isIllegalAddr_illegalAddr_T_292, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_291) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_294 = eq(UInt<10>("h341"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_295 = mux(_isIllegalAddr_illegalAddr_T_294, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_293) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_296 = eq(UInt<10>("h343"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_297 = mux(_isIllegalAddr_illegalAddr_T_296, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_295) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_298 = eq(UInt<9>("h106"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_299 = mux(_isIllegalAddr_illegalAddr_T_298, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_297) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_300 = eq(UInt<12>("hb61"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_301 = mux(_isIllegalAddr_illegalAddr_T_300, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_299) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_302 = eq(UInt<10>("h3a0"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_303 = mux(_isIllegalAddr_illegalAddr_T_302, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_301) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_304 = eq(UInt<12>("hb1f"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_305 = mux(_isIllegalAddr_illegalAddr_T_304, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_303) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_306 = eq(UInt<12>("hb52"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_307 = mux(_isIllegalAddr_illegalAddr_T_306, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_305) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_308 = eq(UInt<12>("hb30"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_309 = mux(_isIllegalAddr_illegalAddr_T_308, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_307) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_310 = eq(UInt<9>("h142"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_311 = mux(_isIllegalAddr_illegalAddr_T_310, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_309) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_312 = eq(UInt<12>("hb3f"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_313 = mux(_isIllegalAddr_illegalAddr_T_312, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_311) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_314 = eq(UInt<12>("hb41"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_315 = mux(_isIllegalAddr_illegalAddr_T_314, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_313) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_316 = eq(UInt<12>("hb47"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_317 = mux(_isIllegalAddr_illegalAddr_T_316, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_315) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_318 = eq(UInt<12>("hb12"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_319 = mux(_isIllegalAddr_illegalAddr_T_318, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_317) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_320 = eq(UInt<12>("hb32"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_321 = mux(_isIllegalAddr_illegalAddr_T_320, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_319) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_322 = eq(UInt<12>("hb10"), addr) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _isIllegalAddr_illegalAddr_T_323 = mux(_isIllegalAddr_illegalAddr_T_322, UInt<1>("h0"), _isIllegalAddr_illegalAddr_T_321) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _resetSatp_T = eq(addr, UInt<9>("h180")) @[src/main/scala/nutcore/backend/fu/CSR.scala 481:24]
    node resetSatp = and(_resetSatp_T, wen) @[src/main/scala/nutcore/backend/fu/CSR.scala 481:35]
    skip
    node _T_1007 = eq(isIllegalAccess, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 490:62]
    node _T_1008 = and(wen, _T_1007) @[src/main/scala/nutcore/backend/fu/CSR.scala 490:59]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _T_1009 = eq(addr, UInt<10>("h344")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_1010 = and(_T_1008, _T_1009) @[src/main/scala/utils/RegMap.scala 50:56]
    node _mipReg_T = and(wdata, UInt<64>("h77f")) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _mipReg_T_1 = not(UInt<64>("h77f")) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _mipReg_T_2 = and(mipReg, _mipReg_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _mipReg_T_3 = or(_mipReg_T, _mipReg_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_158 = mux(_T_1010, _mipReg_T_3, mipReg) @[src/main/scala/nutcore/backend/fu/CSR.scala 260:24 src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _T_1011 = eq(addr, UInt<9>("h144")) @[src/main/scala/utils/RegMap.scala 50:65]
    node _T_1012 = and(_T_1008, _T_1011) @[src/main/scala/utils/RegMap.scala 50:56]
    node _mipReg_T_4 = and(wdata, sipMask) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _mipReg_T_5 = not(sipMask) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _mipReg_T_6 = and(mipReg, _mipReg_T_5) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _mipReg_T_7 = or(_mipReg_T_4, _mipReg_T_6) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_159 = mux(_T_1012, _mipReg_T_7, _GEN_158) @[src/main/scala/utils/RegMap.scala 50:{72,76}]
    node _isEbreak_T = eq(addr, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 494:23]
    node _isEbreak_T_1 = eq(io_in_bits_func, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 494:46]
    node _isEbreak_T_2 = and(_isEbreak_T, _isEbreak_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 494:38]
    node _isEbreak_T_3 = eq(io_isBackendException, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 494:67]
    node isEbreak = and(_isEbreak_T_2, _isEbreak_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 494:64]
    node _isEcall_T = eq(addr, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 495:22]
    node _isEcall_T_1 = eq(io_in_bits_func, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 495:44]
    node _isEcall_T_2 = and(_isEcall_T, _isEcall_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 495:36]
    node _isEcall_T_3 = eq(io_isBackendException, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 495:65]
    node isEcall = and(_isEcall_T_2, _isEcall_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 495:62]
    node _isMret_T = eq(addr, UInt<10>("h302")) @[src/main/scala/nutcore/backend/fu/CSR.scala 496:21]
    node _isMret_T_1 = eq(io_in_bits_func, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 496:44]
    node _isMret_T_2 = and(_isMret_T, _isMret_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 496:36]
    node _isMret_T_3 = eq(io_isBackendException, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 496:65]
    node isMret = and(_isMret_T_2, _isMret_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 496:62]
    node _isSret_T = eq(addr, UInt<9>("h102")) @[src/main/scala/nutcore/backend/fu/CSR.scala 497:21]
    node _isSret_T_1 = eq(io_in_bits_func, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 497:44]
    node _isSret_T_2 = and(_isSret_T, _isSret_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 497:36]
    node _isSret_T_3 = eq(io_isBackendException, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 497:65]
    node isSret = and(_isSret_T_2, _isSret_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 497:62]
    node _isUret_T = eq(addr, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/CSR.scala 498:21]
    node _isUret_T_1 = eq(io_in_bits_func, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 498:44]
    node _isUret_T_2 = and(_isUret_T, _isUret_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 498:36]
    node _isUret_T_3 = eq(io_isBackendException, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 498:65]
    node isUret = and(_isUret_T_2, _isUret_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 498:62]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_1013 = and(wen, enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_1014 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_1015 = eq(_T_1014, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_1016 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_1017 = eq(_T_1016, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_1018 = and(wen, enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_1019 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_1020 = eq(_T_1019, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_1021 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_1022 = eq(_T_1021, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node mstatusStruct_mprv = _mstatusStruct_T_13 @[src/main/scala/nutcore/backend/fu/CSR.scala 299:{39,39}]
    node _io_dmemMMU_priviledgeMode_T = bits(mstatusStruct_mprv, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 530:55]
    node mstatusStruct_mpp = _mstatusStruct_T_10 @[src/main/scala/nutcore/backend/fu/CSR.scala 299:{39,39}]
    node _io_dmemMMU_priviledgeMode_T_1 = mux(_io_dmemMMU_priviledgeMode_T, mstatusStruct_mpp, priviledgeMode) @[src/main/scala/nutcore/backend/fu/CSR.scala 530:35]
    node mstatusStruct_sum = _mstatusStruct_T_14 @[src/main/scala/nutcore/backend/fu/CSR.scala 299:{39,39}]
    node _io_imemMMU_status_sum_T = bits(mstatusStruct_sum, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 531:46]
    node _io_dmemMMU_status_sum_T = bits(mstatusStruct_sum, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 532:46]
    node mstatusStruct_mxr = _mstatusStruct_T_15 @[src/main/scala/nutcore/backend/fu/CSR.scala 299:{39,39}]
    node _io_dmemMMU_status_mxr_T = bits(mstatusStruct_mxr, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 534:46]
    node _hasInstrPageFault_T = and(io_cfIn_exceptionVec_12, io_in_valid) @[src/main/scala/nutcore/backend/fu/CSR.scala 555:63]
    node hasInstrPageFault = _hasInstrPageFault_T @[src/main/scala/nutcore/backend/fu/CSR.scala 536:31 555:23]
    node hasLoadPageFault = io_dmemMMU_loadPF @[src/main/scala/nutcore/backend/fu/CSR.scala 537:30 556:22]
    node _T_1023 = or(hasInstrPageFault, hasLoadPageFault) @[src/main/scala/nutcore/backend/fu/CSR.scala 564:26]
    node hasStorePageFault = io_dmemMMU_storePF @[src/main/scala/nutcore/backend/fu/CSR.scala 538:31 557:23]
    node _T_1024 = or(_T_1023, hasStorePageFault) @[src/main/scala/nutcore/backend/fu/CSR.scala 564:46]
    node _tval_T = add(io_cfIn_pc, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/CSR.scala 565:88]
    node _tval_T_1 = tail(_tval_T, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 565:88]
    node _tval_T_2 = bits(_tval_T_1, 38, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 565:94]
    node tval_signBit = bits(_tval_T_2, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _tval_T_3 = bits(tval_signBit, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _tval_T_4 = mux(_tval_T_3, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _tval_T_5 = cat(_tval_T_4, _tval_T_2) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _tval_T_6 = bits(io_cfIn_pc, 38, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 565:136]
    node tval_signBit_1 = bits(_tval_T_6, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _tval_T_7 = bits(tval_signBit_1, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _tval_T_8 = mux(_tval_T_7, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _tval_T_9 = cat(_tval_T_8, _tval_T_6) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _tval_T_10 = mux(io_cfIn_crossPageIPFFix, _tval_T_5, _tval_T_9) @[src/main/scala/nutcore/backend/fu/CSR.scala 565:42]
    node dmemPagefaultAddr = io_dmemMMU_addr @[src/main/scala/nutcore/backend/fu/CSR.scala 542:31 560:23]
    node tval_signBit_2 = bits(dmemPagefaultAddr, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _tval_T_11 = bits(tval_signBit_2, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _tval_T_12 = mux(_tval_T_11, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _tval_T_13 = cat(_tval_T_12, dmemPagefaultAddr) @[src/main/scala/utils/BitUtils.scala 42:41]
    node tval = mux(hasInstrPageFault, _tval_T_10, _tval_T_13) @[src/main/scala/nutcore/backend/fu/CSR.scala 565:19]
    node _T_1025 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 566:25]
    node _GEN_160 = mux(_T_1025, tval, _GEN_144) @[src/main/scala/nutcore/backend/fu/CSR.scala 566:35 567:13]
    node _GEN_161 = mux(_T_1025, _GEN_88, tval) @[src/main/scala/nutcore/backend/fu/CSR.scala 566:35 569:13]
    reg c_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_3) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node signBit = bits(dmemPagefaultAddr, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _T_1026 = bits(signBit, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _T_1027 = mux(_T_1026, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _T_1028 = cat(_T_1027, dmemPagefaultAddr) @[src/main/scala/utils/BitUtils.scala 42:41]
    reg c_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_4) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_8 = add(c_4, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_9 = tail(_c_T_8, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_1029 = and(UInt<1>("h1"), enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_1030 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_1031 = eq(_T_1030, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_1032 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_1033 = eq(_T_1032, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _GEN_162 = mux(_T_1024, _GEN_160, _GEN_144) @[src/main/scala/nutcore/backend/fu/CSR.scala 564:67]
    node _GEN_163 = mux(_T_1024, _GEN_161, _GEN_88) @[src/main/scala/nutcore/backend/fu/CSR.scala 564:67]
    node hasLoadAddrMisaligned = io_cfIn_exceptionVec_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 540:35 559:27]
    node hasStoreAddrMisaligned = io_cfIn_exceptionVec_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 539:36 558:28]
    node _T_1034 = or(hasLoadAddrMisaligned, hasStoreAddrMisaligned) @[src/main/scala/nutcore/backend/fu/CSR.scala 574:30]
    node lsuAddr = LSUADDR @[src/main/scala/nutcore/backend/fu/CSR.scala 544:25]
    node dmemAddrMisalignedAddr = bits(lsuAddr, 38, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 543:36 561:28]
    node mtval_signBit = bits(dmemAddrMisalignedAddr, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _mtval_T_4 = bits(mtval_signBit, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _mtval_T_5 = mux(_mtval_T_4, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _mtval_T_6 = cat(_mtval_T_5, dmemAddrMisalignedAddr) @[src/main/scala/utils/BitUtils.scala 42:41]
    reg c_5 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_5) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_10 = add(c_5, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_11 = tail(_c_T_10, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node signBit_1 = bits(dmemAddrMisalignedAddr, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _T_1035 = bits(signBit_1, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _T_1036 = mux(_T_1035, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _T_1037 = cat(_T_1036, dmemAddrMisalignedAddr) @[src/main/scala/utils/BitUtils.scala 42:41]
    reg c_6 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_6) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_12 = add(c_6, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_13 = tail(_c_T_12, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_1038 = and(UInt<1>("h1"), enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_1039 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_1040 = eq(_T_1039, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_1041 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_1042 = eq(_T_1041, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _GEN_164 = mux(_T_1034, _mtval_T_6, _GEN_162) @[src/main/scala/nutcore/backend/fu/CSR.scala 575:3 576:11]
    node _mipRaiseIntr_e_s_T = or(mip_e_s, meip) @[src/main/scala/nutcore/backend/fu/CSR.scala 598:31]
    node mipRaiseIntr_s_h = mip_s_h @[src/main/scala/nutcore/backend/fu/CSR.scala 597:{30,30}]
    node mipRaiseIntr_s_s = mip_s_s @[src/main/scala/nutcore/backend/fu/CSR.scala 597:{30,30}]
    node ideleg_lo_lo_hi = cat(mipRaiseIntr_s_h, mipRaiseIntr_s_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 600:41]
    node mipRaiseIntr_s_u = mip_s_u @[src/main/scala/nutcore/backend/fu/CSR.scala 597:{30,30}]
    node ideleg_lo_lo = cat(ideleg_lo_lo_hi, mipRaiseIntr_s_u) @[src/main/scala/nutcore/backend/fu/CSR.scala 600:41]
    node mipRaiseIntr_t_s = mip_t_s @[src/main/scala/nutcore/backend/fu/CSR.scala 597:{30,30}]
    node mipRaiseIntr_t_u = mip_t_u @[src/main/scala/nutcore/backend/fu/CSR.scala 597:{30,30}]
    node ideleg_lo_hi_hi = cat(mipRaiseIntr_t_s, mipRaiseIntr_t_u) @[src/main/scala/nutcore/backend/fu/CSR.scala 600:41]
    node mipRaiseIntr_s_m = mip_s_m @[src/main/scala/nutcore/backend/fu/CSR.scala 597:{30,30}]
    node ideleg_lo_hi = cat(ideleg_lo_hi_hi, mipRaiseIntr_s_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 600:41]
    node ideleg_lo = cat(ideleg_lo_hi, ideleg_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 600:41]
    node mipRaiseIntr_e_u = mip_e_u @[src/main/scala/nutcore/backend/fu/CSR.scala 597:{30,30}]
    node mipRaiseIntr_t_m = mip_t_m @[src/main/scala/nutcore/backend/fu/CSR.scala 597:{30,30}]
    node ideleg_hi_lo_hi = cat(mipRaiseIntr_e_u, mipRaiseIntr_t_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 600:41]
    node mipRaiseIntr_t_h = mip_t_h @[src/main/scala/nutcore/backend/fu/CSR.scala 597:{30,30}]
    node ideleg_hi_lo = cat(ideleg_hi_lo_hi, mipRaiseIntr_t_h) @[src/main/scala/nutcore/backend/fu/CSR.scala 600:41]
    node mipRaiseIntr_e_m = mip_e_m @[src/main/scala/nutcore/backend/fu/CSR.scala 597:{30,30}]
    node mipRaiseIntr_e_h = mip_e_h @[src/main/scala/nutcore/backend/fu/CSR.scala 597:{30,30}]
    node ideleg_hi_hi_hi = cat(mipRaiseIntr_e_m, mipRaiseIntr_e_h) @[src/main/scala/nutcore/backend/fu/CSR.scala 600:41]
    node mipRaiseIntr_e_s = _mipRaiseIntr_e_s_T @[src/main/scala/nutcore/backend/fu/CSR.scala 597:30 598:20]
    node ideleg_hi_hi = cat(ideleg_hi_hi_hi, mipRaiseIntr_e_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 600:41]
    node ideleg_hi = cat(ideleg_hi_hi, ideleg_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 600:41]
    node _ideleg_T = cat(ideleg_hi, ideleg_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 600:41]
    node ideleg = and(mideleg, _ideleg_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 600:26]
    node _T_1043 = bits(ideleg, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 605:28]
    node _T_1044 = bits(ideleg, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 605:28]
    node _T_1045 = bits(ideleg, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 605:28]
    node _T_1046 = bits(ideleg, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 605:28]
    node _T_1047 = bits(ideleg, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 605:28]
    node _T_1048 = bits(ideleg, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 605:28]
    node _T_1049 = bits(ideleg, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 605:28]
    node _T_1050 = bits(ideleg, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 605:28]
    node _T_1051 = bits(ideleg, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 605:28]
    node _T_1052 = bits(ideleg, 9, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 605:28]
    node _T_1053 = bits(ideleg, 10, 10) @[src/main/scala/nutcore/backend/fu/CSR.scala 605:28]
    node _T_1054 = bits(ideleg, 11, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 605:28]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _intrVecEnable_0_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:72]
    node mstatusStruct_ie_s = _mstatusStruct_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 299:{39,39}]
    node _intrVecEnable_0_T_1 = and(_intrVecEnable_0_T, mstatusStruct_ie_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:83]
    node _intrVecEnable_0_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:125]
    node _intrVecEnable_0_T_3 = or(_intrVecEnable_0_T_1, _intrVecEnable_0_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:106]
    node _intrVecEnable_0_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:53]
    node mstatusStruct_ie_m = _mstatusStruct_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 299:{39,39}]
    node _intrVecEnable_0_T_5 = and(_intrVecEnable_0_T_4, mstatusStruct_ie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:64]
    node _intrVecEnable_0_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:106]
    node _intrVecEnable_0_T_7 = or(_intrVecEnable_0_T_5, _intrVecEnable_0_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:87]
    node _intrVecEnable_0_T_8 = mux(_T_1043, _intrVecEnable_0_T_3, _intrVecEnable_0_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:51]
    node _intrVecEnable_1_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:72]
    node _intrVecEnable_1_T_1 = and(_intrVecEnable_1_T, mstatusStruct_ie_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:83]
    node _intrVecEnable_1_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:125]
    node _intrVecEnable_1_T_3 = or(_intrVecEnable_1_T_1, _intrVecEnable_1_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:106]
    node _intrVecEnable_1_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:53]
    node _intrVecEnable_1_T_5 = and(_intrVecEnable_1_T_4, mstatusStruct_ie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:64]
    node _intrVecEnable_1_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:106]
    node _intrVecEnable_1_T_7 = or(_intrVecEnable_1_T_5, _intrVecEnable_1_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:87]
    node _intrVecEnable_1_T_8 = mux(_T_1044, _intrVecEnable_1_T_3, _intrVecEnable_1_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:51]
    node _intrVecEnable_2_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:72]
    node _intrVecEnable_2_T_1 = and(_intrVecEnable_2_T, mstatusStruct_ie_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:83]
    node _intrVecEnable_2_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:125]
    node _intrVecEnable_2_T_3 = or(_intrVecEnable_2_T_1, _intrVecEnable_2_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:106]
    node _intrVecEnable_2_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:53]
    node _intrVecEnable_2_T_5 = and(_intrVecEnable_2_T_4, mstatusStruct_ie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:64]
    node _intrVecEnable_2_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:106]
    node _intrVecEnable_2_T_7 = or(_intrVecEnable_2_T_5, _intrVecEnable_2_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:87]
    node _intrVecEnable_2_T_8 = mux(_T_1045, _intrVecEnable_2_T_3, _intrVecEnable_2_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:51]
    node _intrVecEnable_3_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:72]
    node _intrVecEnable_3_T_1 = and(_intrVecEnable_3_T, mstatusStruct_ie_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:83]
    node _intrVecEnable_3_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:125]
    node _intrVecEnable_3_T_3 = or(_intrVecEnable_3_T_1, _intrVecEnable_3_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:106]
    node _intrVecEnable_3_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:53]
    node _intrVecEnable_3_T_5 = and(_intrVecEnable_3_T_4, mstatusStruct_ie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:64]
    node _intrVecEnable_3_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:106]
    node _intrVecEnable_3_T_7 = or(_intrVecEnable_3_T_5, _intrVecEnable_3_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:87]
    node _intrVecEnable_3_T_8 = mux(_T_1046, _intrVecEnable_3_T_3, _intrVecEnable_3_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:51]
    node _intrVecEnable_4_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:72]
    node _intrVecEnable_4_T_1 = and(_intrVecEnable_4_T, mstatusStruct_ie_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:83]
    node _intrVecEnable_4_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:125]
    node _intrVecEnable_4_T_3 = or(_intrVecEnable_4_T_1, _intrVecEnable_4_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:106]
    node _intrVecEnable_4_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:53]
    node _intrVecEnable_4_T_5 = and(_intrVecEnable_4_T_4, mstatusStruct_ie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:64]
    node _intrVecEnable_4_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:106]
    node _intrVecEnable_4_T_7 = or(_intrVecEnable_4_T_5, _intrVecEnable_4_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:87]
    node _intrVecEnable_4_T_8 = mux(_T_1047, _intrVecEnable_4_T_3, _intrVecEnable_4_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:51]
    node _intrVecEnable_5_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:72]
    node _intrVecEnable_5_T_1 = and(_intrVecEnable_5_T, mstatusStruct_ie_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:83]
    node _intrVecEnable_5_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:125]
    node _intrVecEnable_5_T_3 = or(_intrVecEnable_5_T_1, _intrVecEnable_5_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:106]
    node _intrVecEnable_5_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:53]
    node _intrVecEnable_5_T_5 = and(_intrVecEnable_5_T_4, mstatusStruct_ie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:64]
    node _intrVecEnable_5_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:106]
    node _intrVecEnable_5_T_7 = or(_intrVecEnable_5_T_5, _intrVecEnable_5_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:87]
    node _intrVecEnable_5_T_8 = mux(_T_1048, _intrVecEnable_5_T_3, _intrVecEnable_5_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:51]
    node _intrVecEnable_6_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:72]
    node _intrVecEnable_6_T_1 = and(_intrVecEnable_6_T, mstatusStruct_ie_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:83]
    node _intrVecEnable_6_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:125]
    node _intrVecEnable_6_T_3 = or(_intrVecEnable_6_T_1, _intrVecEnable_6_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:106]
    node _intrVecEnable_6_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:53]
    node _intrVecEnable_6_T_5 = and(_intrVecEnable_6_T_4, mstatusStruct_ie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:64]
    node _intrVecEnable_6_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:106]
    node _intrVecEnable_6_T_7 = or(_intrVecEnable_6_T_5, _intrVecEnable_6_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:87]
    node _intrVecEnable_6_T_8 = mux(_T_1049, _intrVecEnable_6_T_3, _intrVecEnable_6_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:51]
    node _intrVecEnable_7_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:72]
    node _intrVecEnable_7_T_1 = and(_intrVecEnable_7_T, mstatusStruct_ie_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:83]
    node _intrVecEnable_7_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:125]
    node _intrVecEnable_7_T_3 = or(_intrVecEnable_7_T_1, _intrVecEnable_7_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:106]
    node _intrVecEnable_7_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:53]
    node _intrVecEnable_7_T_5 = and(_intrVecEnable_7_T_4, mstatusStruct_ie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:64]
    node _intrVecEnable_7_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:106]
    node _intrVecEnable_7_T_7 = or(_intrVecEnable_7_T_5, _intrVecEnable_7_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:87]
    node _intrVecEnable_7_T_8 = mux(_T_1050, _intrVecEnable_7_T_3, _intrVecEnable_7_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:51]
    node _intrVecEnable_8_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:72]
    node _intrVecEnable_8_T_1 = and(_intrVecEnable_8_T, mstatusStruct_ie_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:83]
    node _intrVecEnable_8_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:125]
    node _intrVecEnable_8_T_3 = or(_intrVecEnable_8_T_1, _intrVecEnable_8_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:106]
    node _intrVecEnable_8_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:53]
    node _intrVecEnable_8_T_5 = and(_intrVecEnable_8_T_4, mstatusStruct_ie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:64]
    node _intrVecEnable_8_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:106]
    node _intrVecEnable_8_T_7 = or(_intrVecEnable_8_T_5, _intrVecEnable_8_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:87]
    node _intrVecEnable_8_T_8 = mux(_T_1051, _intrVecEnable_8_T_3, _intrVecEnable_8_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:51]
    node _intrVecEnable_9_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:72]
    node _intrVecEnable_9_T_1 = and(_intrVecEnable_9_T, mstatusStruct_ie_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:83]
    node _intrVecEnable_9_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:125]
    node _intrVecEnable_9_T_3 = or(_intrVecEnable_9_T_1, _intrVecEnable_9_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:106]
    node _intrVecEnable_9_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:53]
    node _intrVecEnable_9_T_5 = and(_intrVecEnable_9_T_4, mstatusStruct_ie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:64]
    node _intrVecEnable_9_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:106]
    node _intrVecEnable_9_T_7 = or(_intrVecEnable_9_T_5, _intrVecEnable_9_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:87]
    node _intrVecEnable_9_T_8 = mux(_T_1052, _intrVecEnable_9_T_3, _intrVecEnable_9_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:51]
    node _intrVecEnable_10_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:72]
    node _intrVecEnable_10_T_1 = and(_intrVecEnable_10_T, mstatusStruct_ie_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:83]
    node _intrVecEnable_10_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:125]
    node _intrVecEnable_10_T_3 = or(_intrVecEnable_10_T_1, _intrVecEnable_10_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:106]
    node _intrVecEnable_10_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:53]
    node _intrVecEnable_10_T_5 = and(_intrVecEnable_10_T_4, mstatusStruct_ie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:64]
    node _intrVecEnable_10_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:106]
    node _intrVecEnable_10_T_7 = or(_intrVecEnable_10_T_5, _intrVecEnable_10_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:87]
    node _intrVecEnable_10_T_8 = mux(_T_1053, _intrVecEnable_10_T_3, _intrVecEnable_10_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:51]
    node _intrVecEnable_11_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:72]
    node _intrVecEnable_11_T_1 = and(_intrVecEnable_11_T, mstatusStruct_ie_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:83]
    node _intrVecEnable_11_T_2 = lt(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:125]
    node _intrVecEnable_11_T_3 = or(_intrVecEnable_11_T_1, _intrVecEnable_11_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:106]
    node _intrVecEnable_11_T_4 = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:53]
    node _intrVecEnable_11_T_5 = and(_intrVecEnable_11_T_4, mstatusStruct_ie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:64]
    node _intrVecEnable_11_T_6 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:106]
    node _intrVecEnable_11_T_7 = or(_intrVecEnable_11_T_5, _intrVecEnable_11_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 602:87]
    node _intrVecEnable_11_T_8 = mux(_T_1054, _intrVecEnable_11_T_3, _intrVecEnable_11_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 601:51]
    node _intrVec_T = bits(mie, 11, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:20]
    node intrVec_lo_lo_hi = cat(mipRaiseIntr_s_h, mipRaiseIntr_s_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:42]
    node intrVec_lo_lo = cat(intrVec_lo_lo_hi, mipRaiseIntr_s_u) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:42]
    node intrVec_lo_hi_hi = cat(mipRaiseIntr_t_s, mipRaiseIntr_t_u) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:42]
    node intrVec_lo_hi = cat(intrVec_lo_hi_hi, mipRaiseIntr_s_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:42]
    node intrVec_lo = cat(intrVec_lo_hi, intrVec_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:42]
    node intrVec_hi_lo_hi = cat(mipRaiseIntr_e_u, mipRaiseIntr_t_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:42]
    node intrVec_hi_lo = cat(intrVec_hi_lo_hi, mipRaiseIntr_t_h) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:42]
    node intrVec_hi_hi_hi = cat(mipRaiseIntr_e_m, mipRaiseIntr_e_h) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:42]
    node intrVec_hi_hi = cat(intrVec_hi_hi_hi, mipRaiseIntr_e_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:42]
    node intrVec_hi = cat(intrVec_hi_hi, intrVec_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:42]
    node _intrVec_T_1 = cat(intrVec_hi, intrVec_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:42]
    node _intrVec_T_2 = and(_intrVec_T, _intrVec_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:27]
    node intrVecEnable_2 = _intrVecEnable_2_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 604:27 605:56]
    node intrVecEnable_1 = _intrVecEnable_1_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 604:27 605:56]
    node intrVec_lo_lo_hi_1 = cat(intrVecEnable_2, intrVecEnable_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:65]
    node intrVecEnable_0 = _intrVecEnable_0_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 604:27 605:56]
    node intrVec_lo_lo_1 = cat(intrVec_lo_lo_hi_1, intrVecEnable_0) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:65]
    node intrVecEnable_5 = _intrVecEnable_5_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 604:27 605:56]
    node intrVecEnable_4 = _intrVecEnable_4_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 604:27 605:56]
    node intrVec_lo_hi_hi_1 = cat(intrVecEnable_5, intrVecEnable_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:65]
    node intrVecEnable_3 = _intrVecEnable_3_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 604:27 605:56]
    node intrVec_lo_hi_1 = cat(intrVec_lo_hi_hi_1, intrVecEnable_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:65]
    node intrVec_lo_1 = cat(intrVec_lo_hi_1, intrVec_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:65]
    node intrVecEnable_8 = _intrVecEnable_8_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 604:27 605:56]
    node intrVecEnable_7 = _intrVecEnable_7_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 604:27 605:56]
    node intrVec_hi_lo_hi_1 = cat(intrVecEnable_8, intrVecEnable_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:65]
    node intrVecEnable_6 = _intrVecEnable_6_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 604:27 605:56]
    node intrVec_hi_lo_1 = cat(intrVec_hi_lo_hi_1, intrVecEnable_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:65]
    node intrVecEnable_11 = _intrVecEnable_11_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 604:27 605:56]
    node intrVecEnable_10 = _intrVecEnable_10_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 604:27 605:56]
    node intrVec_hi_hi_hi_1 = cat(intrVecEnable_11, intrVecEnable_10) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:65]
    node intrVecEnable_9 = _intrVecEnable_9_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 604:27 605:56]
    node intrVec_hi_hi_1 = cat(intrVec_hi_hi_hi_1, intrVecEnable_9) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:65]
    node intrVec_hi_1 = cat(intrVec_hi_hi_1, intrVec_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:65]
    node _intrVec_T_3 = cat(intrVec_hi_1, intrVec_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:65]
    node intrVec = and(_intrVec_T_2, _intrVec_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 606:49]
    node _intrNO_T = mux(io_cfIn_intrVec_4, UInt<3>("h4"), UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 610:69]
    node _intrNO_T_1 = mux(io_cfIn_intrVec_8, UInt<4>("h8"), _intrNO_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 610:69]
    node _intrNO_T_2 = mux(io_cfIn_intrVec_0, UInt<1>("h0"), _intrNO_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 610:69]
    node _intrNO_T_3 = mux(io_cfIn_intrVec_5, UInt<3>("h5"), _intrNO_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 610:69]
    node _intrNO_T_4 = mux(io_cfIn_intrVec_9, UInt<4>("h9"), _intrNO_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 610:69]
    node _intrNO_T_5 = mux(io_cfIn_intrVec_1, UInt<1>("h1"), _intrNO_T_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 610:69]
    node _intrNO_T_6 = mux(io_cfIn_intrVec_7, UInt<3>("h7"), _intrNO_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 610:69]
    node _intrNO_T_7 = mux(io_cfIn_intrVec_11, UInt<4>("hb"), _intrNO_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 610:69]
    node intrNO = mux(io_cfIn_intrVec_3, UInt<2>("h3"), _intrNO_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 610:69]
    node raiseIntr_lo_lo_hi = cat(io_cfIn_intrVec_2, io_cfIn_intrVec_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 612:35]
    node raiseIntr_lo_lo = cat(raiseIntr_lo_lo_hi, io_cfIn_intrVec_0) @[src/main/scala/nutcore/backend/fu/CSR.scala 612:35]
    node raiseIntr_lo_hi_hi = cat(io_cfIn_intrVec_5, io_cfIn_intrVec_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 612:35]
    node raiseIntr_lo_hi = cat(raiseIntr_lo_hi_hi, io_cfIn_intrVec_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 612:35]
    node raiseIntr_lo = cat(raiseIntr_lo_hi, raiseIntr_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 612:35]
    node raiseIntr_hi_lo_hi = cat(io_cfIn_intrVec_8, io_cfIn_intrVec_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 612:35]
    node raiseIntr_hi_lo = cat(raiseIntr_hi_lo_hi, io_cfIn_intrVec_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 612:35]
    node raiseIntr_hi_hi_hi = cat(io_cfIn_intrVec_11, io_cfIn_intrVec_10) @[src/main/scala/nutcore/backend/fu/CSR.scala 612:35]
    node raiseIntr_hi_hi = cat(raiseIntr_hi_hi_hi, io_cfIn_intrVec_9) @[src/main/scala/nutcore/backend/fu/CSR.scala 612:35]
    node raiseIntr_hi = cat(raiseIntr_hi_hi, raiseIntr_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 612:35]
    node _raiseIntr_T = cat(raiseIntr_hi, raiseIntr_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 612:35]
    node raiseIntr = orr(_raiseIntr_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 612:42]
    node _csrExceptionVec_3_T = and(io_in_valid, isEbreak) @[src/main/scala/nutcore/backend/fu/CSR.scala 619:46]
    node _csrExceptionVec_11_T = eq(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 620:45]
    node _csrExceptionVec_11_T_1 = and(_csrExceptionVec_11_T, io_in_valid) @[src/main/scala/nutcore/backend/fu/CSR.scala 620:55]
    node _csrExceptionVec_11_T_2 = and(_csrExceptionVec_11_T_1, isEcall) @[src/main/scala/nutcore/backend/fu/CSR.scala 620:70]
    node _csrExceptionVec_9_T = eq(priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 621:45]
    node _csrExceptionVec_9_T_1 = and(_csrExceptionVec_9_T, io_in_valid) @[src/main/scala/nutcore/backend/fu/CSR.scala 621:55]
    node _csrExceptionVec_9_T_2 = and(_csrExceptionVec_9_T_1, isEcall) @[src/main/scala/nutcore/backend/fu/CSR.scala 621:70]
    node _csrExceptionVec_8_T = eq(priviledgeMode, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:45]
    node _csrExceptionVec_8_T_1 = and(_csrExceptionVec_8_T, io_in_valid) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:55]
    node _csrExceptionVec_8_T_2 = and(_csrExceptionVec_8_T_1, isEcall) @[src/main/scala/nutcore/backend/fu/CSR.scala 622:70]
    node isIllegalAddr = _isIllegalAddr_illegalAddr_T_323 @[src/main/scala/utils/RegMap.scala 54:27 56:17]
    node _csrExceptionVec_2_T = or(isIllegalAddr, isIllegalAccess) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:51]
    node _csrExceptionVec_2_T_1 = and(_csrExceptionVec_2_T, wen) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:71]
    node _csrExceptionVec_2_T_2 = eq(io_isBackendException, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:81]
    node _csrExceptionVec_2_T_3 = and(_csrExceptionVec_2_T_1, _csrExceptionVec_2_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 623:78]
    node csrExceptionVec_1 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 617:29 618:25]
    node csrExceptionVec_0 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 617:29 618:25]
    node raiseExceptionVec_lo_lo_lo = cat(csrExceptionVec_1, csrExceptionVec_0) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:43]
    node csrExceptionVec_3 = _csrExceptionVec_3_T @[src/main/scala/nutcore/backend/fu/CSR.scala 617:29 619:31]
    node csrExceptionVec_2 = _csrExceptionVec_2_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 617:29 623:33]
    node raiseExceptionVec_lo_lo_hi = cat(csrExceptionVec_3, csrExceptionVec_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:43]
    node raiseExceptionVec_lo_lo = cat(raiseExceptionVec_lo_lo_hi, raiseExceptionVec_lo_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:43]
    node csrExceptionVec_5 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 617:29 618:25]
    node csrExceptionVec_4 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 617:29 618:25]
    node raiseExceptionVec_lo_hi_lo = cat(csrExceptionVec_5, csrExceptionVec_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:43]
    node csrExceptionVec_7 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 617:29 618:25]
    node csrExceptionVec_6 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 617:29 618:25]
    node raiseExceptionVec_lo_hi_hi = cat(csrExceptionVec_7, csrExceptionVec_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:43]
    node raiseExceptionVec_lo_hi = cat(raiseExceptionVec_lo_hi_hi, raiseExceptionVec_lo_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:43]
    node raiseExceptionVec_lo = cat(raiseExceptionVec_lo_hi, raiseExceptionVec_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:43]
    node csrExceptionVec_9 = _csrExceptionVec_9_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 617:29 621:27]
    node csrExceptionVec_8 = _csrExceptionVec_8_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 617:29 622:27]
    node raiseExceptionVec_hi_lo_lo = cat(csrExceptionVec_9, csrExceptionVec_8) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:43]
    node csrExceptionVec_11 = _csrExceptionVec_11_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 617:29 620:27]
    node csrExceptionVec_10 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 617:29 618:25]
    node raiseExceptionVec_hi_lo_hi = cat(csrExceptionVec_11, csrExceptionVec_10) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:43]
    node raiseExceptionVec_hi_lo = cat(raiseExceptionVec_hi_lo_hi, raiseExceptionVec_hi_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:43]
    node csrExceptionVec_13 = hasLoadPageFault @[src/main/scala/nutcore/backend/fu/CSR.scala 617:29 624:34]
    node csrExceptionVec_12 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 617:29 618:25]
    node raiseExceptionVec_hi_hi_lo = cat(csrExceptionVec_13, csrExceptionVec_12) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:43]
    node csrExceptionVec_15 = hasStorePageFault @[src/main/scala/nutcore/backend/fu/CSR.scala 617:29 625:35]
    node csrExceptionVec_14 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 617:29 618:25]
    node raiseExceptionVec_hi_hi_hi = cat(csrExceptionVec_15, csrExceptionVec_14) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:43]
    node raiseExceptionVec_hi_hi = cat(raiseExceptionVec_hi_hi_hi, raiseExceptionVec_hi_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:43]
    node raiseExceptionVec_hi = cat(raiseExceptionVec_hi_hi, raiseExceptionVec_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:43]
    node _raiseExceptionVec_T = cat(raiseExceptionVec_hi, raiseExceptionVec_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:43]
    node raiseExceptionVec_lo_lo_lo_1 = cat(io_cfIn_exceptionVec_1, io_cfIn_exceptionVec_0) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:68]
    node raiseExceptionVec_lo_lo_hi_1 = cat(io_cfIn_exceptionVec_3, io_cfIn_exceptionVec_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:68]
    node raiseExceptionVec_lo_lo_1 = cat(raiseExceptionVec_lo_lo_hi_1, raiseExceptionVec_lo_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:68]
    node raiseExceptionVec_lo_hi_lo_1 = cat(io_cfIn_exceptionVec_5, io_cfIn_exceptionVec_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:68]
    node raiseExceptionVec_lo_hi_hi_1 = cat(io_cfIn_exceptionVec_7, io_cfIn_exceptionVec_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:68]
    node raiseExceptionVec_lo_hi_1 = cat(raiseExceptionVec_lo_hi_hi_1, raiseExceptionVec_lo_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:68]
    node raiseExceptionVec_lo_1 = cat(raiseExceptionVec_lo_hi_1, raiseExceptionVec_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:68]
    node raiseExceptionVec_hi_lo_lo_1 = cat(io_cfIn_exceptionVec_9, io_cfIn_exceptionVec_8) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:68]
    node raiseExceptionVec_hi_lo_hi_1 = cat(io_cfIn_exceptionVec_11, io_cfIn_exceptionVec_10) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:68]
    node raiseExceptionVec_hi_lo_1 = cat(raiseExceptionVec_hi_lo_hi_1, raiseExceptionVec_hi_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:68]
    node raiseExceptionVec_hi_hi_lo_1 = cat(io_cfIn_exceptionVec_13, io_cfIn_exceptionVec_12) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:68]
    node raiseExceptionVec_hi_hi_hi_1 = cat(io_cfIn_exceptionVec_15, io_cfIn_exceptionVec_14) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:68]
    node raiseExceptionVec_hi_hi_1 = cat(raiseExceptionVec_hi_hi_hi_1, raiseExceptionVec_hi_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:68]
    node raiseExceptionVec_hi_1 = cat(raiseExceptionVec_hi_hi_1, raiseExceptionVec_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:68]
    node _raiseExceptionVec_T_1 = cat(raiseExceptionVec_hi_1, raiseExceptionVec_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:68]
    node raiseExceptionVec = or(_raiseExceptionVec_T, _raiseExceptionVec_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 627:50]
    node raiseException = orr(raiseExceptionVec) @[src/main/scala/nutcore/backend/fu/CSR.scala 628:42]
    node _exceptionNO_T = bits(raiseExceptionVec, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:92]
    node _exceptionNO_T_1 = mux(_exceptionNO_T, UInt<3>("h5"), UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:74]
    node _exceptionNO_T_2 = bits(raiseExceptionVec, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:92]
    node _exceptionNO_T_3 = mux(_exceptionNO_T_2, UInt<3>("h7"), _exceptionNO_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:74]
    node _exceptionNO_T_4 = bits(raiseExceptionVec, 13, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:92]
    node _exceptionNO_T_5 = mux(_exceptionNO_T_4, UInt<4>("hd"), _exceptionNO_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:74]
    node _exceptionNO_T_6 = bits(raiseExceptionVec, 15, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:92]
    node _exceptionNO_T_7 = mux(_exceptionNO_T_6, UInt<4>("hf"), _exceptionNO_T_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:74]
    node _exceptionNO_T_8 = bits(raiseExceptionVec, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:92]
    node _exceptionNO_T_9 = mux(_exceptionNO_T_8, UInt<3>("h4"), _exceptionNO_T_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:74]
    node _exceptionNO_T_10 = bits(raiseExceptionVec, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:92]
    node _exceptionNO_T_11 = mux(_exceptionNO_T_10, UInt<3>("h6"), _exceptionNO_T_9) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:74]
    node _exceptionNO_T_12 = bits(raiseExceptionVec, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:92]
    node _exceptionNO_T_13 = mux(_exceptionNO_T_12, UInt<4>("h8"), _exceptionNO_T_11) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:74]
    node _exceptionNO_T_14 = bits(raiseExceptionVec, 9, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:92]
    node _exceptionNO_T_15 = mux(_exceptionNO_T_14, UInt<4>("h9"), _exceptionNO_T_13) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:74]
    node _exceptionNO_T_16 = bits(raiseExceptionVec, 11, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:92]
    node _exceptionNO_T_17 = mux(_exceptionNO_T_16, UInt<4>("hb"), _exceptionNO_T_15) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:74]
    node _exceptionNO_T_18 = bits(raiseExceptionVec, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:92]
    node _exceptionNO_T_19 = mux(_exceptionNO_T_18, UInt<1>("h0"), _exceptionNO_T_17) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:74]
    node _exceptionNO_T_20 = bits(raiseExceptionVec, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:92]
    node _exceptionNO_T_21 = mux(_exceptionNO_T_20, UInt<2>("h2"), _exceptionNO_T_19) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:74]
    node _exceptionNO_T_22 = bits(raiseExceptionVec, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:92]
    node _exceptionNO_T_23 = mux(_exceptionNO_T_22, UInt<1>("h1"), _exceptionNO_T_21) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:74]
    node _exceptionNO_T_24 = bits(raiseExceptionVec, 12, 12) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:92]
    node _exceptionNO_T_25 = mux(_exceptionNO_T_24, UInt<4>("hc"), _exceptionNO_T_23) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:74]
    node _exceptionNO_T_26 = bits(raiseExceptionVec, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:92]
    node exceptionNO = mux(_exceptionNO_T_26, UInt<2>("h3"), _exceptionNO_T_25) @[src/main/scala/nutcore/backend/fu/CSR.scala 629:74]
    node _causeNO_T = shl(raiseIntr, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 632:28]
    node _causeNO_T_1 = mux(raiseIntr, intrNO, exceptionNO) @[src/main/scala/nutcore/backend/fu/CSR.scala 632:46]
    node causeNO = or(_causeNO_T, _causeNO_T_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 632:41]
    node _io_intrNO_T = mux(raiseIntr, causeNO, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 633:19]
    node _raiseExceptionIntr_T = or(raiseException, raiseIntr) @[src/main/scala/nutcore/backend/fu/CSR.scala 635:44]
    node raiseExceptionIntr = and(_raiseExceptionIntr_T, io_instrValid) @[src/main/scala/nutcore/backend/fu/CSR.scala 635:58]
    node _io_redirect_valid_T = eq(io_in_bits_func, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 638:39]
    node _io_redirect_valid_T_1 = and(io_in_valid, _io_redirect_valid_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 638:31]
    node _io_redirect_valid_T_2 = or(_io_redirect_valid_T_1, raiseExceptionIntr) @[src/main/scala/nutcore/backend/fu/CSR.scala 638:58]
    node _io_redirect_valid_T_3 = or(_io_redirect_valid_T_2, resetSatp) @[src/main/scala/nutcore/backend/fu/CSR.scala 638:80]
    node _io_redirect_target_T = add(io_cfIn_pc, UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/CSR.scala 640:51]
    node _io_redirect_target_T_1 = tail(_io_redirect_target_T, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 640:51]
    node deleg = mux(raiseIntr, mideleg, medeleg) @[src/main/scala/nutcore/backend/fu/CSR.scala 650:18]
    node _delegS_T = bits(causeNO, 3, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 652:30]
    node _delegS_T_1 = dshr(deleg, _delegS_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 652:22]
    node _delegS_T_2 = bits(_delegS_T_1, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 652:22]
    node _delegS_T_3 = lt(priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 652:57]
    node delegS = and(_delegS_T_2, _delegS_T_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 652:38]
    node _trapTarget_T = mux(delegS, stvec, mtvec) @[src/main/scala/nutcore/backend/fu/CSR.scala 656:20]
    node _trapTarget_T_1 = bits(_trapTarget_T, 38, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 656:42]
    node trapTarget = _trapTarget_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 637:24 656:14]
    node _T_1137 = and(io_in_valid, isUret) @[src/main/scala/nutcore/backend/fu/CSR.scala 687:15]
    node _retTarget_T_2 = bits(uepc, 38, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 695:22]
    node _T_1136 = and(io_in_valid, isSret) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:15]
    node _retTarget_T_1 = bits(sepc, 38, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 684:22]
    node _T_1135 = and(io_in_valid, isMret) @[src/main/scala/nutcore/backend/fu/CSR.scala 661:15]
    node _retTarget_T = bits(mepc, 38, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 671:22]
    node _GEN_168 = validif(_T_1135, _retTarget_T) @[src/main/scala/nutcore/backend/fu/CSR.scala 661:26 671:15]
    node _GEN_172 = mux(_T_1136, _retTarget_T_1, _GEN_168) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:26 684:15]
    node _GEN_175 = mux(_T_1137, _retTarget_T_2, _GEN_172) @[src/main/scala/nutcore/backend/fu/CSR.scala 687:26 695:15]
    node retTarget = _GEN_175 @[src/main/scala/nutcore/backend/fu/CSR.scala 636:23]
    node _io_redirect_target_T_2 = mux(raiseExceptionIntr, trapTarget, retTarget) @[src/main/scala/nutcore/backend/fu/CSR.scala 640:61]
    node _io_redirect_target_T_3 = mux(resetSatp, _io_redirect_target_T_1, _io_redirect_target_T_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 640:28]
    node lo_lo_lo = cat(csrExceptionVec_1, csrExceptionVec_0) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:67]
    node lo_lo_hi_2 = cat(csrExceptionVec_3, csrExceptionVec_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:67]
    node lo_lo_2 = cat(lo_lo_hi_2, lo_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:67]
    node lo_hi_lo = cat(csrExceptionVec_5, csrExceptionVec_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:67]
    node lo_hi_hi_2 = cat(csrExceptionVec_7, csrExceptionVec_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:67]
    node lo_hi_2 = cat(lo_hi_hi_2, lo_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:67]
    node lo_2 = cat(lo_hi_2, lo_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:67]
    node hi_lo_lo = cat(csrExceptionVec_9, csrExceptionVec_8) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:67]
    node hi_lo_hi_2 = cat(csrExceptionVec_11, csrExceptionVec_10) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:67]
    node hi_lo_2 = cat(hi_lo_hi_2, hi_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:67]
    node hi_hi_lo = cat(csrExceptionVec_13, csrExceptionVec_12) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:67]
    node hi_hi_hi_2 = cat(csrExceptionVec_15, csrExceptionVec_14) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:67]
    node hi_hi_2 = cat(hi_hi_hi_2, hi_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:67]
    node hi_2 = cat(hi_hi_2, hi_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:67]
    node _T_1107 = cat(hi_2, lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:67]
    node lo_lo_lo_1 = cat(io_cfIn_exceptionVec_1, io_cfIn_exceptionVec_0) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:91]
    node lo_lo_hi_3 = cat(io_cfIn_exceptionVec_3, io_cfIn_exceptionVec_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:91]
    node lo_lo_3 = cat(lo_lo_hi_3, lo_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:91]
    node lo_hi_lo_1 = cat(io_cfIn_exceptionVec_5, io_cfIn_exceptionVec_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:91]
    node lo_hi_hi_3 = cat(io_cfIn_exceptionVec_7, io_cfIn_exceptionVec_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:91]
    node lo_hi_3 = cat(lo_hi_hi_3, lo_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:91]
    node lo_3 = cat(lo_hi_3, lo_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:91]
    node hi_lo_lo_1 = cat(io_cfIn_exceptionVec_9, io_cfIn_exceptionVec_8) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:91]
    node hi_lo_hi_3 = cat(io_cfIn_exceptionVec_11, io_cfIn_exceptionVec_10) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:91]
    node hi_lo_3 = cat(hi_lo_hi_3, hi_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:91]
    node hi_hi_lo_1 = cat(io_cfIn_exceptionVec_13, io_cfIn_exceptionVec_12) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:91]
    node hi_hi_hi_3 = cat(io_cfIn_exceptionVec_15, io_cfIn_exceptionVec_14) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:91]
    node hi_hi_3 = cat(hi_hi_hi_3, hi_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:91]
    node hi_3 = cat(hi_hi_3, hi_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:91]
    node _T_1108 = cat(hi_3, lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 642:91]
    reg c_7 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_7) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_14 = add(c_7, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_15 = tail(_c_T_14, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_4 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_1109 = and(raiseExceptionIntr, enableDisplay_4) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_1110 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_1111 = eq(_T_1110, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_1112 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_1113 = eq(_T_1112, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node lo_lo_hi_4 = cat(io_cfIn_intrVec_2, io_cfIn_intrVec_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 643:109]
    node lo_lo_4 = cat(lo_lo_hi_4, io_cfIn_intrVec_0) @[src/main/scala/nutcore/backend/fu/CSR.scala 643:109]
    node lo_hi_hi_4 = cat(io_cfIn_intrVec_5, io_cfIn_intrVec_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 643:109]
    node lo_hi_4 = cat(lo_hi_hi_4, io_cfIn_intrVec_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 643:109]
    node lo_4 = cat(lo_hi_4, lo_lo_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 643:109]
    node hi_lo_hi_4 = cat(io_cfIn_intrVec_8, io_cfIn_intrVec_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 643:109]
    node hi_lo_4 = cat(hi_lo_hi_4, io_cfIn_intrVec_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 643:109]
    node hi_hi_hi_4 = cat(io_cfIn_intrVec_11, io_cfIn_intrVec_10) @[src/main/scala/nutcore/backend/fu/CSR.scala 643:109]
    node hi_hi_4 = cat(hi_hi_hi_4, io_cfIn_intrVec_9) @[src/main/scala/nutcore/backend/fu/CSR.scala 643:109]
    node hi_4 = cat(hi_hi_4, hi_lo_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 643:109]
    node _T_1114 = cat(hi_4, lo_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 643:109]
    reg c_8 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_8) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_16 = add(c_8, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_17 = tail(_c_T_16, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_5 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_1115 = and(raiseExceptionIntr, enableDisplay_5) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_1116 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_1117 = eq(_T_1116, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_1118 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_1119 = eq(_T_1118, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_9 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_9) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_18 = add(c_9, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_19 = tail(_c_T_18, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    reg c_10 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_10) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_20 = add(c_10, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_21 = tail(_c_T_20, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_6 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_1120 = and(raiseExceptionIntr, enableDisplay_6) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_1121 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_1122 = eq(_T_1121, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_1123 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_1124 = eq(_T_1123, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_11 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_11) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_22 = add(c_11, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_23 = tail(_c_T_22, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_7 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_1125 = and(io_redirect_valid, enableDisplay_7) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_1126 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_1127 = eq(_T_1126, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_1128 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_1129 = eq(_T_1128, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_12 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_12) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_24 = add(c_12, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_25 = tail(_c_T_24, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_8 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_1130 = and(resetSatp, enableDisplay_8) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_1131 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_1132 = eq(_T_1131, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_1133 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_1134 = eq(_T_1133, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _tvalWen_T = or(hasInstrPageFault, hasLoadPageFault) @[src/main/scala/nutcore/backend/fu/CSR.scala 653:37]
    node _tvalWen_T_1 = or(_tvalWen_T, hasStorePageFault) @[src/main/scala/nutcore/backend/fu/CSR.scala 653:57]
    node _tvalWen_T_2 = or(_tvalWen_T_1, hasLoadAddrMisaligned) @[src/main/scala/nutcore/backend/fu/CSR.scala 653:78]
    node _tvalWen_T_3 = or(_tvalWen_T_2, hasStoreAddrMisaligned) @[src/main/scala/nutcore/backend/fu/CSR.scala 653:103]
    node _tvalWen_T_4 = eq(_tvalWen_T_3, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 653:17]
    node tvalWen = or(_tvalWen_T_4, raiseIntr) @[src/main/scala/nutcore/backend/fu/CSR.scala 653:130]
    skip
    skip
    node _mstatusOld_WIRE_1 = mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 662:{47,47}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _mstatusOld_T_7 = bits(_mstatusOld_WIRE_1, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 662:47]
    skip
    skip
    node _mstatusOld_T_10 = bits(_mstatusOld_WIRE_1, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 662:47]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _mstatusNew_WIRE_1 = mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node _mstatusNew_T = bits(_mstatusNew_WIRE_1, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    node _mstatusNew_T_1 = bits(_mstatusNew_WIRE_1, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    node _mstatusNew_T_2 = bits(_mstatusNew_WIRE_1, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    skip
    node _mstatusNew_T_4 = bits(_mstatusNew_WIRE_1, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    node _mstatusNew_T_5 = bits(_mstatusNew_WIRE_1, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    node _mstatusNew_T_6 = bits(_mstatusNew_WIRE_1, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    skip
    node _mstatusNew_T_8 = bits(_mstatusNew_WIRE_1, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    node _mstatusNew_T_9 = bits(_mstatusNew_WIRE_1, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    skip
    node _mstatusNew_T_11 = bits(_mstatusNew_WIRE_1, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    node _mstatusNew_T_12 = bits(_mstatusNew_WIRE_1, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    node _mstatusNew_T_13 = bits(_mstatusNew_WIRE_1, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    node _mstatusNew_T_14 = bits(_mstatusNew_WIRE_1, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    node _mstatusNew_T_15 = bits(_mstatusNew_WIRE_1, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    node _mstatusNew_T_16 = bits(_mstatusNew_WIRE_1, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    node _mstatusNew_T_17 = bits(_mstatusNew_WIRE_1, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    node _mstatusNew_T_18 = bits(_mstatusNew_WIRE_1, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    node _mstatusNew_T_19 = bits(_mstatusNew_WIRE_1, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    node _mstatusNew_T_20 = bits(_mstatusNew_WIRE_1, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    node _mstatusNew_T_21 = bits(_mstatusNew_WIRE_1, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    node _mstatusNew_T_22 = bits(_mstatusNew_WIRE_1, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    node _mstatusNew_T_23 = bits(_mstatusNew_WIRE_1, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 663:47]
    node _mstatusNew_WIRE_ie_h = _mstatusNew_T_2 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_ie_h = _mstatusNew_WIRE_ie_h @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node _mstatusNew_WIRE_ie_s = _mstatusNew_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_ie_s = _mstatusNew_WIRE_ie_s @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node mstatus_lo_lo_lo_hi = cat(mstatusNew_ie_h, mstatusNew_ie_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node _mstatusNew_WIRE_ie_u = _mstatusNew_T @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_ie_u = _mstatusNew_WIRE_ie_u @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node mstatus_lo_lo_lo = cat(mstatus_lo_lo_lo_hi, mstatusNew_ie_u) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node _mstatusNew_WIRE_pie_s = _mstatusNew_T_5 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_pie_s = _mstatusNew_WIRE_pie_s @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node _mstatusNew_WIRE_pie_u = _mstatusNew_T_4 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_pie_u = _mstatusNew_WIRE_pie_u @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node mstatus_lo_lo_hi_hi = cat(mstatusNew_pie_s, mstatusNew_pie_u) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node _mstatusOld_WIRE_pie_m = _mstatusOld_T_7 @[src/main/scala/nutcore/backend/fu/CSR.scala 662:{47,47}]
    node mstatusOld_pie_m = _mstatusOld_WIRE_pie_m @[src/main/scala/nutcore/backend/fu/CSR.scala 662:{30,30}]
    node mstatusNew_ie_m = mstatusOld_pie_m @[src/main/scala/nutcore/backend/fu/CSR.scala 663:30 665:21]
    node mstatus_lo_lo_hi = cat(mstatus_lo_lo_hi_hi, mstatusNew_ie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node mstatus_lo_lo = cat(mstatus_lo_lo_hi, mstatus_lo_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node _mstatusNew_WIRE_spp = _mstatusNew_T_8 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_spp = _mstatusNew_WIRE_spp @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node mstatusNew_pie_m = UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 663:30 667:22]
    node mstatus_lo_hi_lo_hi = cat(mstatusNew_spp, mstatusNew_pie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node _mstatusNew_WIRE_pie_h = _mstatusNew_T_6 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_pie_h = _mstatusNew_WIRE_pie_h @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node mstatus_lo_hi_lo = cat(mstatus_lo_hi_lo_hi, mstatusNew_pie_h) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node _mstatusNew_WIRE_fs = _mstatusNew_T_11 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_fs = _mstatusNew_WIRE_fs @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node mstatusNew_mpp = UInt<2>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 663:30 668:20]
    node mstatus_lo_hi_hi_hi = cat(mstatusNew_fs, mstatusNew_mpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node _mstatusNew_WIRE_hpp = _mstatusNew_T_9 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_hpp = _mstatusNew_WIRE_hpp @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node mstatus_lo_hi_hi = cat(mstatus_lo_hi_hi_hi, mstatusNew_hpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node mstatus_lo_hi = cat(mstatus_lo_hi_hi, mstatus_lo_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node mstatus_lo = cat(mstatus_lo_hi, mstatus_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node _mstatusNew_WIRE_sum = _mstatusNew_T_14 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_sum = _mstatusNew_WIRE_sum @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node _mstatusNew_WIRE_mprv = _mstatusNew_T_13 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_mprv = _mstatusNew_WIRE_mprv @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node mstatus_hi_lo_lo_hi = cat(mstatusNew_sum, mstatusNew_mprv) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node _mstatusNew_WIRE_xs = _mstatusNew_T_12 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_xs = _mstatusNew_WIRE_xs @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node mstatus_hi_lo_lo = cat(mstatus_hi_lo_lo_hi, mstatusNew_xs) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node _mstatusNew_WIRE_tw = _mstatusNew_T_17 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_tw = _mstatusNew_WIRE_tw @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node _mstatusNew_WIRE_tvm = _mstatusNew_T_16 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_tvm = _mstatusNew_WIRE_tvm @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node mstatus_hi_lo_hi_hi = cat(mstatusNew_tw, mstatusNew_tvm) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node _mstatusNew_WIRE_mxr = _mstatusNew_T_15 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_mxr = _mstatusNew_WIRE_mxr @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node mstatus_hi_lo_hi = cat(mstatus_hi_lo_hi_hi, mstatusNew_mxr) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node mstatus_hi_lo = cat(mstatus_hi_lo_hi, mstatus_hi_lo_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node _mstatusNew_WIRE_uxl = _mstatusNew_T_20 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_uxl = _mstatusNew_WIRE_uxl @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node _mstatusNew_WIRE_pad0 = _mstatusNew_T_19 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_pad0 = _mstatusNew_WIRE_pad0 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node mstatus_hi_hi_lo_hi = cat(mstatusNew_uxl, mstatusNew_pad0) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node _mstatusNew_WIRE_tsr = _mstatusNew_T_18 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_tsr = _mstatusNew_WIRE_tsr @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node mstatus_hi_hi_lo = cat(mstatus_hi_hi_lo_hi, mstatusNew_tsr) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node _mstatusNew_WIRE_sd = _mstatusNew_T_23 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_sd = _mstatusNew_WIRE_sd @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node _mstatusNew_WIRE_pad1 = _mstatusNew_T_22 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_pad1 = _mstatusNew_WIRE_pad1 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node mstatus_hi_hi_hi_hi = cat(mstatusNew_sd, mstatusNew_pad1) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node _mstatusNew_WIRE_sxl = _mstatusNew_T_21 @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{47,47}]
    node mstatusNew_sxl = _mstatusNew_WIRE_sxl @[src/main/scala/nutcore/backend/fu/CSR.scala 663:{30,30}]
    node mstatus_hi_hi_hi = cat(mstatus_hi_hi_hi_hi, mstatusNew_sxl) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node mstatus_hi_hi = cat(mstatus_hi_hi_hi, mstatus_hi_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node mstatus_hi = cat(mstatus_hi_hi, mstatus_hi_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node _mstatus_T_8 = cat(mstatus_hi, mstatus_lo) @[src/main/scala/nutcore/backend/fu/CSR.scala 669:27]
    node _mstatusOld_WIRE_mpp = _mstatusOld_T_10 @[src/main/scala/nutcore/backend/fu/CSR.scala 662:{47,47}]
    node mstatusOld_mpp = _mstatusOld_WIRE_mpp @[src/main/scala/nutcore/backend/fu/CSR.scala 662:{30,30}]
    node _GEN_165 = mux(_T_1135, mstatusOld_mpp, priviledgeMode) @[src/main/scala/nutcore/backend/fu/CSR.scala 661:26 666:20 369:31]
    node _GEN_166 = mux(_T_1135, _mstatus_T_8, _GEN_97) @[src/main/scala/nutcore/backend/fu/CSR.scala 661:26 669:13]
    node _GEN_167 = mux(_T_1135, UInt<1>("h0"), _GEN_0) @[src/main/scala/nutcore/backend/fu/CSR.scala 661:26 670:8]
    node _mstatusOld_WIRE_3 = mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 675:{47,47}]
    skip
    skip
    skip
    skip
    skip
    node _mstatusOld_T_29 = bits(_mstatusOld_WIRE_3, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:47]
    skip
    skip
    node _mstatusOld_T_32 = bits(_mstatusOld_WIRE_3, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 675:47]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _mstatusNew_WIRE_3 = mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node _mstatusNew_T_24 = bits(_mstatusNew_WIRE_3, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    skip
    node _mstatusNew_T_26 = bits(_mstatusNew_WIRE_3, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    node _mstatusNew_T_27 = bits(_mstatusNew_WIRE_3, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    node _mstatusNew_T_28 = bits(_mstatusNew_WIRE_3, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    skip
    node _mstatusNew_T_30 = bits(_mstatusNew_WIRE_3, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    node _mstatusNew_T_31 = bits(_mstatusNew_WIRE_3, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    skip
    node _mstatusNew_T_33 = bits(_mstatusNew_WIRE_3, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    node _mstatusNew_T_34 = bits(_mstatusNew_WIRE_3, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    node _mstatusNew_T_35 = bits(_mstatusNew_WIRE_3, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    node _mstatusNew_T_36 = bits(_mstatusNew_WIRE_3, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    node _mstatusNew_T_37 = bits(_mstatusNew_WIRE_3, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    node _mstatusNew_T_38 = bits(_mstatusNew_WIRE_3, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    node _mstatusNew_T_39 = bits(_mstatusNew_WIRE_3, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    node _mstatusNew_T_40 = bits(_mstatusNew_WIRE_3, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    node _mstatusNew_T_41 = bits(_mstatusNew_WIRE_3, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    node _mstatusNew_T_42 = bits(_mstatusNew_WIRE_3, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    node _mstatusNew_T_43 = bits(_mstatusNew_WIRE_3, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    node _mstatusNew_T_44 = bits(_mstatusNew_WIRE_3, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    node _mstatusNew_T_45 = bits(_mstatusNew_WIRE_3, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    node _mstatusNew_T_46 = bits(_mstatusNew_WIRE_3, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    node _mstatusNew_T_47 = bits(_mstatusNew_WIRE_3, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 676:47]
    node _mstatusOld_WIRE_2_spp = _mstatusOld_T_32 @[src/main/scala/nutcore/backend/fu/CSR.scala 675:{47,47}]
    node mstatusOld_1_spp = _mstatusOld_WIRE_2_spp @[src/main/scala/nutcore/backend/fu/CSR.scala 675:{30,30}]
    node _priviledgeMode_T = cat(UInt<1>("h0"), mstatusOld_1_spp) @[src/main/scala/nutcore/backend/fu/CSR.scala 679:26]
    node _mstatusNew_WIRE_2_ie_h = _mstatusNew_T_26 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_ie_h = _mstatusNew_WIRE_2_ie_h @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node _mstatusOld_WIRE_2_pie_s = _mstatusOld_T_29 @[src/main/scala/nutcore/backend/fu/CSR.scala 675:{47,47}]
    node mstatusOld_1_pie_s = _mstatusOld_WIRE_2_pie_s @[src/main/scala/nutcore/backend/fu/CSR.scala 675:{30,30}]
    node mstatusNew_1_ie_s = mstatusOld_1_pie_s @[src/main/scala/nutcore/backend/fu/CSR.scala 676:30 678:21]
    node mstatus_lo_lo_lo_hi_1 = cat(mstatusNew_1_ie_h, mstatusNew_1_ie_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node _mstatusNew_WIRE_2_ie_u = _mstatusNew_T_24 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_ie_u = _mstatusNew_WIRE_2_ie_u @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node mstatus_lo_lo_lo_1 = cat(mstatus_lo_lo_lo_hi_1, mstatusNew_1_ie_u) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node mstatusNew_1_pie_s = UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 676:30 680:22]
    node _mstatusNew_WIRE_2_pie_u = _mstatusNew_T_28 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_pie_u = _mstatusNew_WIRE_2_pie_u @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node mstatus_lo_lo_hi_hi_1 = cat(mstatusNew_1_pie_s, mstatusNew_1_pie_u) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node _mstatusNew_WIRE_2_ie_m = _mstatusNew_T_27 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_ie_m = _mstatusNew_WIRE_2_ie_m @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node mstatus_lo_lo_hi_1 = cat(mstatus_lo_lo_hi_hi_1, mstatusNew_1_ie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node mstatus_lo_lo_1 = cat(mstatus_lo_lo_hi_1, mstatus_lo_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node mstatusNew_1_spp = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 676:30 681:20]
    node _mstatusNew_WIRE_2_pie_m = _mstatusNew_T_31 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_pie_m = _mstatusNew_WIRE_2_pie_m @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node mstatus_lo_hi_lo_hi_1 = cat(mstatusNew_1_spp, mstatusNew_1_pie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node _mstatusNew_WIRE_2_pie_h = _mstatusNew_T_30 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_pie_h = _mstatusNew_WIRE_2_pie_h @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node mstatus_lo_hi_lo_1 = cat(mstatus_lo_hi_lo_hi_1, mstatusNew_1_pie_h) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node _mstatusNew_WIRE_2_fs = _mstatusNew_T_35 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_fs = _mstatusNew_WIRE_2_fs @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node _mstatusNew_WIRE_2_mpp = _mstatusNew_T_34 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_mpp = _mstatusNew_WIRE_2_mpp @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node mstatus_lo_hi_hi_hi_1 = cat(mstatusNew_1_fs, mstatusNew_1_mpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node _mstatusNew_WIRE_2_hpp = _mstatusNew_T_33 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_hpp = _mstatusNew_WIRE_2_hpp @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node mstatus_lo_hi_hi_1 = cat(mstatus_lo_hi_hi_hi_1, mstatusNew_1_hpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node mstatus_lo_hi_1 = cat(mstatus_lo_hi_hi_1, mstatus_lo_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node mstatus_lo_1 = cat(mstatus_lo_hi_1, mstatus_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node _mstatusNew_WIRE_2_sum = _mstatusNew_T_38 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_sum = _mstatusNew_WIRE_2_sum @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node _mstatusNew_WIRE_2_mprv = _mstatusNew_T_37 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_mprv = _mstatusNew_WIRE_2_mprv @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node mstatus_hi_lo_lo_hi_1 = cat(mstatusNew_1_sum, mstatusNew_1_mprv) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node _mstatusNew_WIRE_2_xs = _mstatusNew_T_36 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_xs = _mstatusNew_WIRE_2_xs @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node mstatus_hi_lo_lo_1 = cat(mstatus_hi_lo_lo_hi_1, mstatusNew_1_xs) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node _mstatusNew_WIRE_2_tw = _mstatusNew_T_41 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_tw = _mstatusNew_WIRE_2_tw @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node _mstatusNew_WIRE_2_tvm = _mstatusNew_T_40 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_tvm = _mstatusNew_WIRE_2_tvm @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node mstatus_hi_lo_hi_hi_1 = cat(mstatusNew_1_tw, mstatusNew_1_tvm) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node _mstatusNew_WIRE_2_mxr = _mstatusNew_T_39 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_mxr = _mstatusNew_WIRE_2_mxr @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node mstatus_hi_lo_hi_1 = cat(mstatus_hi_lo_hi_hi_1, mstatusNew_1_mxr) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node mstatus_hi_lo_1 = cat(mstatus_hi_lo_hi_1, mstatus_hi_lo_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node _mstatusNew_WIRE_2_uxl = _mstatusNew_T_44 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_uxl = _mstatusNew_WIRE_2_uxl @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node _mstatusNew_WIRE_2_pad0 = _mstatusNew_T_43 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_pad0 = _mstatusNew_WIRE_2_pad0 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node mstatus_hi_hi_lo_hi_1 = cat(mstatusNew_1_uxl, mstatusNew_1_pad0) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node _mstatusNew_WIRE_2_tsr = _mstatusNew_T_42 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_tsr = _mstatusNew_WIRE_2_tsr @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node mstatus_hi_hi_lo_1 = cat(mstatus_hi_hi_lo_hi_1, mstatusNew_1_tsr) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node _mstatusNew_WIRE_2_sd = _mstatusNew_T_47 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_sd = _mstatusNew_WIRE_2_sd @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node _mstatusNew_WIRE_2_pad1 = _mstatusNew_T_46 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_pad1 = _mstatusNew_WIRE_2_pad1 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node mstatus_hi_hi_hi_hi_1 = cat(mstatusNew_1_sd, mstatusNew_1_pad1) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node _mstatusNew_WIRE_2_sxl = _mstatusNew_T_45 @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{47,47}]
    node mstatusNew_1_sxl = _mstatusNew_WIRE_2_sxl @[src/main/scala/nutcore/backend/fu/CSR.scala 676:{30,30}]
    node mstatus_hi_hi_hi_1 = cat(mstatus_hi_hi_hi_hi_1, mstatusNew_1_sxl) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node mstatus_hi_hi_1 = cat(mstatus_hi_hi_hi_1, mstatus_hi_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node mstatus_hi_1 = cat(mstatus_hi_hi_1, mstatus_hi_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node _mstatus_T_9 = cat(mstatus_hi_1, mstatus_lo_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 682:27]
    node _GEN_169 = mux(_T_1136, _priviledgeMode_T, _GEN_165) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:26 679:20]
    node _GEN_170 = mux(_T_1136, _mstatus_T_9, _GEN_166) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:26 682:13]
    node _GEN_171 = mux(_T_1136, UInt<1>("h0"), _GEN_167) @[src/main/scala/nutcore/backend/fu/CSR.scala 674:26 683:8]
    node _mstatusOld_WIRE_5 = mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 688:{47,47}]
    skip
    skip
    skip
    skip
    node _mstatusOld_T_52 = bits(_mstatusOld_WIRE_5, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 688:47]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _mstatusNew_WIRE_5 = mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    skip
    node _mstatusNew_T_49 = bits(_mstatusNew_WIRE_5, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_50 = bits(_mstatusNew_WIRE_5, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_51 = bits(_mstatusNew_WIRE_5, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    skip
    node _mstatusNew_T_53 = bits(_mstatusNew_WIRE_5, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_54 = bits(_mstatusNew_WIRE_5, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_55 = bits(_mstatusNew_WIRE_5, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_56 = bits(_mstatusNew_WIRE_5, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_57 = bits(_mstatusNew_WIRE_5, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_58 = bits(_mstatusNew_WIRE_5, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_59 = bits(_mstatusNew_WIRE_5, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_60 = bits(_mstatusNew_WIRE_5, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_61 = bits(_mstatusNew_WIRE_5, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_62 = bits(_mstatusNew_WIRE_5, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_63 = bits(_mstatusNew_WIRE_5, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_64 = bits(_mstatusNew_WIRE_5, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_65 = bits(_mstatusNew_WIRE_5, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_66 = bits(_mstatusNew_WIRE_5, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_67 = bits(_mstatusNew_WIRE_5, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_68 = bits(_mstatusNew_WIRE_5, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_69 = bits(_mstatusNew_WIRE_5, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_70 = bits(_mstatusNew_WIRE_5, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_T_71 = bits(_mstatusNew_WIRE_5, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 689:47]
    node _mstatusNew_WIRE_4_ie_h = _mstatusNew_T_50 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_ie_h = _mstatusNew_WIRE_4_ie_h @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node _mstatusNew_WIRE_4_ie_s = _mstatusNew_T_49 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_ie_s = _mstatusNew_WIRE_4_ie_s @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node mstatus_lo_lo_lo_hi_2 = cat(mstatusNew_2_ie_h, mstatusNew_2_ie_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node _mstatusOld_WIRE_4_pie_u = _mstatusOld_T_52 @[src/main/scala/nutcore/backend/fu/CSR.scala 688:{47,47}]
    node mstatusOld_2_pie_u = _mstatusOld_WIRE_4_pie_u @[src/main/scala/nutcore/backend/fu/CSR.scala 688:{30,30}]
    node mstatusNew_2_ie_u = mstatusOld_2_pie_u @[src/main/scala/nutcore/backend/fu/CSR.scala 689:30 691:21]
    node mstatus_lo_lo_lo_2 = cat(mstatus_lo_lo_lo_hi_2, mstatusNew_2_ie_u) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node _mstatusNew_WIRE_4_pie_s = _mstatusNew_T_53 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_pie_s = _mstatusNew_WIRE_4_pie_s @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node mstatusNew_2_pie_u = UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 689:30 693:22]
    node mstatus_lo_lo_hi_hi_2 = cat(mstatusNew_2_pie_s, mstatusNew_2_pie_u) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node _mstatusNew_WIRE_4_ie_m = _mstatusNew_T_51 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_ie_m = _mstatusNew_WIRE_4_ie_m @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node mstatus_lo_lo_hi_2 = cat(mstatus_lo_lo_hi_hi_2, mstatusNew_2_ie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node mstatus_lo_lo_2 = cat(mstatus_lo_lo_hi_2, mstatus_lo_lo_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node _mstatusNew_WIRE_4_spp = _mstatusNew_T_56 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_spp = _mstatusNew_WIRE_4_spp @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node _mstatusNew_WIRE_4_pie_m = _mstatusNew_T_55 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_pie_m = _mstatusNew_WIRE_4_pie_m @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node mstatus_lo_hi_lo_hi_2 = cat(mstatusNew_2_spp, mstatusNew_2_pie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node _mstatusNew_WIRE_4_pie_h = _mstatusNew_T_54 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_pie_h = _mstatusNew_WIRE_4_pie_h @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node mstatus_lo_hi_lo_2 = cat(mstatus_lo_hi_lo_hi_2, mstatusNew_2_pie_h) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node _mstatusNew_WIRE_4_fs = _mstatusNew_T_59 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_fs = _mstatusNew_WIRE_4_fs @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node _mstatusNew_WIRE_4_mpp = _mstatusNew_T_58 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_mpp = _mstatusNew_WIRE_4_mpp @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node mstatus_lo_hi_hi_hi_2 = cat(mstatusNew_2_fs, mstatusNew_2_mpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node _mstatusNew_WIRE_4_hpp = _mstatusNew_T_57 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_hpp = _mstatusNew_WIRE_4_hpp @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node mstatus_lo_hi_hi_2 = cat(mstatus_lo_hi_hi_hi_2, mstatusNew_2_hpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node mstatus_lo_hi_2 = cat(mstatus_lo_hi_hi_2, mstatus_lo_hi_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node mstatus_lo_2 = cat(mstatus_lo_hi_2, mstatus_lo_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node _mstatusNew_WIRE_4_sum = _mstatusNew_T_62 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_sum = _mstatusNew_WIRE_4_sum @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node _mstatusNew_WIRE_4_mprv = _mstatusNew_T_61 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_mprv = _mstatusNew_WIRE_4_mprv @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node mstatus_hi_lo_lo_hi_2 = cat(mstatusNew_2_sum, mstatusNew_2_mprv) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node _mstatusNew_WIRE_4_xs = _mstatusNew_T_60 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_xs = _mstatusNew_WIRE_4_xs @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node mstatus_hi_lo_lo_2 = cat(mstatus_hi_lo_lo_hi_2, mstatusNew_2_xs) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node _mstatusNew_WIRE_4_tw = _mstatusNew_T_65 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_tw = _mstatusNew_WIRE_4_tw @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node _mstatusNew_WIRE_4_tvm = _mstatusNew_T_64 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_tvm = _mstatusNew_WIRE_4_tvm @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node mstatus_hi_lo_hi_hi_2 = cat(mstatusNew_2_tw, mstatusNew_2_tvm) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node _mstatusNew_WIRE_4_mxr = _mstatusNew_T_63 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_mxr = _mstatusNew_WIRE_4_mxr @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node mstatus_hi_lo_hi_2 = cat(mstatus_hi_lo_hi_hi_2, mstatusNew_2_mxr) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node mstatus_hi_lo_2 = cat(mstatus_hi_lo_hi_2, mstatus_hi_lo_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node _mstatusNew_WIRE_4_uxl = _mstatusNew_T_68 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_uxl = _mstatusNew_WIRE_4_uxl @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node _mstatusNew_WIRE_4_pad0 = _mstatusNew_T_67 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_pad0 = _mstatusNew_WIRE_4_pad0 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node mstatus_hi_hi_lo_hi_2 = cat(mstatusNew_2_uxl, mstatusNew_2_pad0) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node _mstatusNew_WIRE_4_tsr = _mstatusNew_T_66 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_tsr = _mstatusNew_WIRE_4_tsr @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node mstatus_hi_hi_lo_2 = cat(mstatus_hi_hi_lo_hi_2, mstatusNew_2_tsr) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node _mstatusNew_WIRE_4_sd = _mstatusNew_T_71 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_sd = _mstatusNew_WIRE_4_sd @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node _mstatusNew_WIRE_4_pad1 = _mstatusNew_T_70 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_pad1 = _mstatusNew_WIRE_4_pad1 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node mstatus_hi_hi_hi_hi_2 = cat(mstatusNew_2_sd, mstatusNew_2_pad1) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node _mstatusNew_WIRE_4_sxl = _mstatusNew_T_69 @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{47,47}]
    node mstatusNew_2_sxl = _mstatusNew_WIRE_4_sxl @[src/main/scala/nutcore/backend/fu/CSR.scala 689:{30,30}]
    node mstatus_hi_hi_hi_2 = cat(mstatus_hi_hi_hi_hi_2, mstatusNew_2_sxl) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node mstatus_hi_hi_2 = cat(mstatus_hi_hi_hi_2, mstatus_hi_hi_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node mstatus_hi_2 = cat(mstatus_hi_hi_2, mstatus_hi_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node _mstatus_T_10 = cat(mstatus_hi_2, mstatus_lo_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 694:27]
    node _GEN_173 = mux(_T_1137, UInt<1>("h0"), _GEN_169) @[src/main/scala/nutcore/backend/fu/CSR.scala 687:26 692:20]
    node _GEN_174 = mux(_T_1137, _mstatus_T_10, _GEN_170) @[src/main/scala/nutcore/backend/fu/CSR.scala 687:26 694:13]
    node _mstatusOld_WIRE_7 = mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 699:{47,47}]
    skip
    node _mstatusOld_T_73 = bits(_mstatusOld_WIRE_7, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 699:47]
    skip
    node _mstatusOld_T_75 = bits(_mstatusOld_WIRE_7, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 699:47]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _mstatusNew_WIRE_7 = mstatus @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node _mstatusNew_T_72 = bits(_mstatusNew_WIRE_7, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_73 = bits(_mstatusNew_WIRE_7, 1, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_74 = bits(_mstatusNew_WIRE_7, 2, 2) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_75 = bits(_mstatusNew_WIRE_7, 3, 3) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_76 = bits(_mstatusNew_WIRE_7, 4, 4) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_77 = bits(_mstatusNew_WIRE_7, 5, 5) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_78 = bits(_mstatusNew_WIRE_7, 6, 6) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_79 = bits(_mstatusNew_WIRE_7, 7, 7) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_80 = bits(_mstatusNew_WIRE_7, 8, 8) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_81 = bits(_mstatusNew_WIRE_7, 10, 9) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_82 = bits(_mstatusNew_WIRE_7, 12, 11) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_83 = bits(_mstatusNew_WIRE_7, 14, 13) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_84 = bits(_mstatusNew_WIRE_7, 16, 15) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_85 = bits(_mstatusNew_WIRE_7, 17, 17) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_86 = bits(_mstatusNew_WIRE_7, 18, 18) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_87 = bits(_mstatusNew_WIRE_7, 19, 19) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_88 = bits(_mstatusNew_WIRE_7, 20, 20) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_89 = bits(_mstatusNew_WIRE_7, 21, 21) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_90 = bits(_mstatusNew_WIRE_7, 22, 22) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_91 = bits(_mstatusNew_WIRE_7, 31, 23) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_92 = bits(_mstatusNew_WIRE_7, 33, 32) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_93 = bits(_mstatusNew_WIRE_7, 35, 34) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_94 = bits(_mstatusNew_WIRE_7, 62, 36) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node _mstatusNew_T_95 = bits(_mstatusNew_WIRE_7, 63, 63) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:47]
    node sepc_signBit = bits(io_cfIn_pc, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _sepc_T_4 = bits(sepc_signBit, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _sepc_T_5 = mux(_sepc_T_4, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _sepc_T_6 = cat(_sepc_T_5, io_cfIn_pc) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _GEN_176 = mux(tvalWen, UInt<1>("h0"), _GEN_163) @[src/main/scala/nutcore/backend/fu/CSR.scala 709:{20,27}]
    node mepc_signBit = bits(io_cfIn_pc, 38, 38) @[src/main/scala/utils/BitUtils.scala 41:20]
    node _mepc_T_4 = bits(mepc_signBit, 0, 0) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _mepc_T_5 = mux(_mepc_T_4, UInt<25>("h1ffffff"), UInt<25>("h0")) @[src/main/scala/utils/BitUtils.scala 42:46]
    node _mepc_T_6 = cat(_mepc_T_5, io_cfIn_pc) @[src/main/scala/utils/BitUtils.scala 42:41]
    node _GEN_177 = mux(tvalWen, UInt<1>("h0"), _GEN_164) @[src/main/scala/nutcore/backend/fu/CSR.scala 719:{20,27}]
    node _GEN_178 = mux(delegS, causeNO, _GEN_151) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:19 703:14]
    node _GEN_179 = mux(delegS, _sepc_T_6, _GEN_32) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:19 704:12]
    node _mstatusNew_WIRE_6_spp = _mstatusNew_T_80 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node _GEN_180 = mux(delegS, priviledgeMode, _mstatusNew_WIRE_6_spp) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:19 705:22 700:30]
    node _mstatusOld_WIRE_6_ie_s = _mstatusOld_T_73 @[src/main/scala/nutcore/backend/fu/CSR.scala 699:{47,47}]
    node mstatusOld_3_ie_s = _mstatusOld_WIRE_6_ie_s @[src/main/scala/nutcore/backend/fu/CSR.scala 699:{30,30}]
    node _mstatusNew_WIRE_6_pie_s = _mstatusNew_T_77 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node _GEN_181 = mux(delegS, mstatusOld_3_ie_s, _mstatusNew_WIRE_6_pie_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:19 706:24 700:30]
    node _mstatusNew_WIRE_6_ie_s = _mstatusNew_T_73 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node _GEN_182 = mux(delegS, UInt<1>("h0"), _mstatusNew_WIRE_6_ie_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:19 707:23 700:30]
    node _GEN_183 = mux(delegS, UInt<1>("h1"), UInt<2>("h3")) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:19 708:22 718:22]
    node _GEN_184 = mux(delegS, _GEN_176, _GEN_163) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:19]
    node _GEN_185 = mux(delegS, _GEN_34, causeNO) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:19 713:14]
    node _GEN_186 = mux(delegS, _GEN_143, _mepc_T_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:19 714:12]
    node _mstatusNew_WIRE_6_mpp = _mstatusNew_T_82 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node _GEN_187 = mux(delegS, _mstatusNew_WIRE_6_mpp, priviledgeMode) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:19 700:30 715:22]
    node _mstatusNew_WIRE_6_pie_m = _mstatusNew_T_79 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node _mstatusOld_WIRE_6_ie_m = _mstatusOld_T_75 @[src/main/scala/nutcore/backend/fu/CSR.scala 699:{47,47}]
    node mstatusOld_3_ie_m = _mstatusOld_WIRE_6_ie_m @[src/main/scala/nutcore/backend/fu/CSR.scala 699:{30,30}]
    node _GEN_188 = mux(delegS, _mstatusNew_WIRE_6_pie_m, mstatusOld_3_ie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:19 700:30 716:24]
    node _mstatusNew_WIRE_6_ie_m = _mstatusNew_T_75 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node _GEN_189 = mux(delegS, _mstatusNew_WIRE_6_ie_m, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:19 700:30 717:23]
    node _GEN_190 = mux(delegS, _GEN_164, _GEN_177) @[src/main/scala/nutcore/backend/fu/CSR.scala 702:19]
    node _mstatusNew_WIRE_6_ie_h = _mstatusNew_T_74 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node mstatusNew_3_ie_h = _mstatusNew_WIRE_6_ie_h @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{30,30}]
    node mstatusNew_3_ie_s = _GEN_182 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:30]
    node mstatus_lo_lo_lo_hi_3 = cat(mstatusNew_3_ie_h, mstatusNew_3_ie_s) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node _mstatusNew_WIRE_6_ie_u = _mstatusNew_T_72 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node mstatusNew_3_ie_u = _mstatusNew_WIRE_6_ie_u @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{30,30}]
    node mstatus_lo_lo_lo_3 = cat(mstatus_lo_lo_lo_hi_3, mstatusNew_3_ie_u) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node mstatusNew_3_pie_s = _GEN_181 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:30]
    node _mstatusNew_WIRE_6_pie_u = _mstatusNew_T_76 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node mstatusNew_3_pie_u = _mstatusNew_WIRE_6_pie_u @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{30,30}]
    node mstatus_lo_lo_hi_hi_3 = cat(mstatusNew_3_pie_s, mstatusNew_3_pie_u) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node mstatusNew_3_ie_m = _GEN_189 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:30]
    node mstatus_lo_lo_hi_3 = cat(mstatus_lo_lo_hi_hi_3, mstatusNew_3_ie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node mstatus_lo_lo_3 = cat(mstatus_lo_lo_hi_3, mstatus_lo_lo_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node mstatusNew_3_spp = bits(_GEN_180, 0, 0) @[src/main/scala/nutcore/backend/fu/CSR.scala 700:30]
    node mstatusNew_3_pie_m = _GEN_188 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:30]
    node mstatus_lo_hi_lo_hi_3 = cat(mstatusNew_3_spp, mstatusNew_3_pie_m) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node _mstatusNew_WIRE_6_pie_h = _mstatusNew_T_78 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node mstatusNew_3_pie_h = _mstatusNew_WIRE_6_pie_h @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{30,30}]
    node mstatus_lo_hi_lo_3 = cat(mstatus_lo_hi_lo_hi_3, mstatusNew_3_pie_h) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node _mstatusNew_WIRE_6_fs = _mstatusNew_T_83 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node mstatusNew_3_fs = _mstatusNew_WIRE_6_fs @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{30,30}]
    node mstatusNew_3_mpp = _GEN_187 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:30]
    node mstatus_lo_hi_hi_hi_3 = cat(mstatusNew_3_fs, mstatusNew_3_mpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node _mstatusNew_WIRE_6_hpp = _mstatusNew_T_81 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node mstatusNew_3_hpp = _mstatusNew_WIRE_6_hpp @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{30,30}]
    node mstatus_lo_hi_hi_3 = cat(mstatus_lo_hi_hi_hi_3, mstatusNew_3_hpp) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node mstatus_lo_hi_3 = cat(mstatus_lo_hi_hi_3, mstatus_lo_hi_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node mstatus_lo_3 = cat(mstatus_lo_hi_3, mstatus_lo_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node _mstatusNew_WIRE_6_sum = _mstatusNew_T_86 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node mstatusNew_3_sum = _mstatusNew_WIRE_6_sum @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{30,30}]
    node _mstatusNew_WIRE_6_mprv = _mstatusNew_T_85 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node mstatusNew_3_mprv = _mstatusNew_WIRE_6_mprv @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{30,30}]
    node mstatus_hi_lo_lo_hi_3 = cat(mstatusNew_3_sum, mstatusNew_3_mprv) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node _mstatusNew_WIRE_6_xs = _mstatusNew_T_84 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node mstatusNew_3_xs = _mstatusNew_WIRE_6_xs @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{30,30}]
    node mstatus_hi_lo_lo_3 = cat(mstatus_hi_lo_lo_hi_3, mstatusNew_3_xs) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node _mstatusNew_WIRE_6_tw = _mstatusNew_T_89 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node mstatusNew_3_tw = _mstatusNew_WIRE_6_tw @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{30,30}]
    node _mstatusNew_WIRE_6_tvm = _mstatusNew_T_88 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node mstatusNew_3_tvm = _mstatusNew_WIRE_6_tvm @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{30,30}]
    node mstatus_hi_lo_hi_hi_3 = cat(mstatusNew_3_tw, mstatusNew_3_tvm) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node _mstatusNew_WIRE_6_mxr = _mstatusNew_T_87 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node mstatusNew_3_mxr = _mstatusNew_WIRE_6_mxr @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{30,30}]
    node mstatus_hi_lo_hi_3 = cat(mstatus_hi_lo_hi_hi_3, mstatusNew_3_mxr) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node mstatus_hi_lo_3 = cat(mstatus_hi_lo_hi_3, mstatus_hi_lo_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node _mstatusNew_WIRE_6_uxl = _mstatusNew_T_92 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node mstatusNew_3_uxl = _mstatusNew_WIRE_6_uxl @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{30,30}]
    node _mstatusNew_WIRE_6_pad0 = _mstatusNew_T_91 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node mstatusNew_3_pad0 = _mstatusNew_WIRE_6_pad0 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{30,30}]
    node mstatus_hi_hi_lo_hi_3 = cat(mstatusNew_3_uxl, mstatusNew_3_pad0) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node _mstatusNew_WIRE_6_tsr = _mstatusNew_T_90 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node mstatusNew_3_tsr = _mstatusNew_WIRE_6_tsr @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{30,30}]
    node mstatus_hi_hi_lo_3 = cat(mstatus_hi_hi_lo_hi_3, mstatusNew_3_tsr) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node _mstatusNew_WIRE_6_sd = _mstatusNew_T_95 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node mstatusNew_3_sd = _mstatusNew_WIRE_6_sd @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{30,30}]
    node _mstatusNew_WIRE_6_pad1 = _mstatusNew_T_94 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node mstatusNew_3_pad1 = _mstatusNew_WIRE_6_pad1 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{30,30}]
    node mstatus_hi_hi_hi_hi_3 = cat(mstatusNew_3_sd, mstatusNew_3_pad1) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node _mstatusNew_WIRE_6_sxl = _mstatusNew_T_93 @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{47,47}]
    node mstatusNew_3_sxl = _mstatusNew_WIRE_6_sxl @[src/main/scala/nutcore/backend/fu/CSR.scala 700:{30,30}]
    node mstatus_hi_hi_hi_3 = cat(mstatus_hi_hi_hi_hi_3, mstatusNew_3_sxl) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node mstatus_hi_hi_3 = cat(mstatus_hi_hi_hi_3, mstatus_hi_hi_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node mstatus_hi_3 = cat(mstatus_hi_hi_3, mstatus_hi_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node _mstatus_T_11 = cat(mstatus_hi_3, mstatus_lo_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 729:27]
    node _GEN_191 = mux(raiseExceptionIntr, _GEN_178, _GEN_151) @[src/main/scala/nutcore/backend/fu/CSR.scala 698:29]
    node _GEN_192 = mux(raiseExceptionIntr, _GEN_179, _GEN_32) @[src/main/scala/nutcore/backend/fu/CSR.scala 698:29]
    node _GEN_193 = mux(raiseExceptionIntr, _GEN_183, _GEN_173) @[src/main/scala/nutcore/backend/fu/CSR.scala 698:29]
    node _GEN_194 = mux(raiseExceptionIntr, _GEN_184, _GEN_163) @[src/main/scala/nutcore/backend/fu/CSR.scala 698:29]
    node _GEN_195 = mux(raiseExceptionIntr, _GEN_185, _GEN_34) @[src/main/scala/nutcore/backend/fu/CSR.scala 698:29]
    node _GEN_196 = mux(raiseExceptionIntr, _GEN_186, _GEN_143) @[src/main/scala/nutcore/backend/fu/CSR.scala 698:29]
    node _GEN_197 = mux(raiseExceptionIntr, _GEN_190, _GEN_164) @[src/main/scala/nutcore/backend/fu/CSR.scala 698:29]
    node _GEN_198 = mux(raiseExceptionIntr, _mstatus_T_11, _GEN_174) @[src/main/scala/nutcore/backend/fu/CSR.scala 698:29 729:13]
    node _perfCnts_0_T_4 = add(perfCnts_0, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_0_T_5 = tail(_perfCnts_0_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _WIRE_1 = UInt<1>("h1") @[src/main/scala/nutcore/backend/fu/CSR.scala 855:{33,33}]
    node perfCntCondMcycle = _WIRE_1
    node perfCntCond_0 = perfCntCondMcycle @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_199 = mux(perfCntCond_0, _perfCnts_0_T_5, _GEN_105) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_1_T_4 = add(perfCnts_1, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_1_T_5 = tail(_perfCnts_1_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_1 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_200 = mux(perfCntCond_1, _perfCnts_1_T_5, _GEN_74) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_2_T_4 = add(perfCnts_2, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_2_T_5 = tail(_perfCnts_2_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_2 = perfCntCondMinstret @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_201 = mux(perfCntCond_2, _perfCnts_2_T_5, _GEN_122) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_3_T_4 = add(perfCnts_3, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_3_T_5 = tail(_perfCnts_3_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_3 = perfCntCondMultiCommit @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_202 = mux(perfCntCond_3, _perfCnts_3_T_5, _GEN_20) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_4_T_4 = add(perfCnts_4, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_4_T_5 = tail(_perfCnts_4_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_4 = perfCntCondMimemStall @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_203 = mux(perfCntCond_4, _perfCnts_4_T_5, _GEN_48) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_5_T_4 = add(perfCnts_5, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_5_T_5 = tail(_perfCnts_5_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_5 = perfCntCondMaluInstr @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_204 = mux(perfCntCond_5, _perfCnts_5_T_5, _GEN_108) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_6_T_4 = add(perfCnts_6, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_6_T_5 = tail(_perfCnts_6_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_6 = perfCntCondMbruInstr @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_205 = mux(perfCntCond_6, _perfCnts_6_T_5, _GEN_2) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_7_T_4 = add(perfCnts_7, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_7_T_5 = tail(_perfCnts_7_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_7 = perfCntCondMlsuInstr @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_206 = mux(perfCntCond_7, _perfCnts_7_T_5, _GEN_135) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_8_T_4 = add(perfCnts_8, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_8_T_5 = tail(_perfCnts_8_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_8 = perfCntCondMmduInstr @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_207 = mux(perfCntCond_8, _perfCnts_8_T_5, _GEN_87) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_9_T_4 = add(perfCnts_9, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_9_T_5 = tail(_perfCnts_9_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_9 = perfCntCondMcsrInstr @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_208 = mux(perfCntCond_9, _perfCnts_9_T_5, _GEN_19) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_10_T_4 = add(perfCnts_10, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_10_T_5 = tail(_perfCnts_10_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_10 = perfCntCondMloadInstr @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_209 = mux(perfCntCond_10, _perfCnts_10_T_5, _GEN_47) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_11_T_4 = add(perfCnts_11, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_11_T_5 = tail(_perfCnts_11_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_11 = perfCntCondMmmioInstr @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_210 = mux(perfCntCond_11, _perfCnts_11_T_5, _GEN_75) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_12_T_4 = add(perfCnts_12, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_12_T_5 = tail(_perfCnts_12_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_12 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_211 = mux(perfCntCond_12, _perfCnts_12_T_5, _GEN_129) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_13_T_4 = add(perfCnts_13, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_13_T_5 = tail(_perfCnts_13_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_13 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_212 = mux(perfCntCond_13, _perfCnts_13_T_5, _GEN_29) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_14_T_4 = add(perfCnts_14, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_14_T_5 = tail(_perfCnts_14_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_14 = perfCntCondMmulInstr @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_213 = mux(perfCntCond_14, _perfCnts_14_T_5, _GEN_55) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_15_T_4 = add(perfCnts_15, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_15_T_5 = tail(_perfCnts_15_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_15 = perfCntCondMifuFlush @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_214 = mux(perfCntCond_15, _perfCnts_15_T_5, _GEN_112) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_16_T_4 = add(perfCnts_16, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_16_T_5 = tail(_perfCnts_16_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_16 = MbpBRight @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_215 = mux(perfCntCond_16, _perfCnts_16_T_5, _GEN_157) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_17_T_4 = add(perfCnts_17, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_17_T_5 = tail(_perfCnts_17_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_17 = MbpBWrong @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_216 = mux(perfCntCond_17, _perfCnts_17_T_5, _GEN_35) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_18_T_4 = add(perfCnts_18, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_18_T_5 = tail(_perfCnts_18_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_18 = MbpJRight @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_217 = mux(perfCntCond_18, _perfCnts_18_T_5, _GEN_155) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_19_T_4 = add(perfCnts_19, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_19_T_5 = tail(_perfCnts_19_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_19 = MbpJWrong @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_218 = mux(perfCntCond_19, _perfCnts_19_T_5, _GEN_98) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_20_T_4 = add(perfCnts_20, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_20_T_5 = tail(_perfCnts_20_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_20 = MbpIRight @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_219 = mux(perfCntCond_20, _perfCnts_20_T_5, _GEN_58) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_21_T_4 = add(perfCnts_21, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_21_T_5 = tail(_perfCnts_21_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_21 = MbpIWrong @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_220 = mux(perfCntCond_21, _perfCnts_21_T_5, _GEN_8) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_22_T_4 = add(perfCnts_22, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_22_T_5 = tail(_perfCnts_22_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_22 = MbpRRight @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_221 = mux(perfCntCond_22, _perfCnts_22_T_5, _GEN_115) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_23_T_4 = add(perfCnts_23, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_23_T_5 = tail(_perfCnts_23_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_23 = MbpRWrong @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_222 = mux(perfCntCond_23, _perfCnts_23_T_5, _GEN_82) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_24_T_4 = add(perfCnts_24, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_24_T_5 = tail(_perfCnts_24_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_24 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_223 = mux(perfCntCond_24, _perfCnts_24_T_5, _GEN_49) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_25_T_4 = add(perfCnts_25, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_25_T_5 = tail(_perfCnts_25_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_25 = Custom1 @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_224 = mux(perfCntCond_25, _perfCnts_25_T_5, _GEN_51) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_26_T_4 = add(perfCnts_26, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_26_T_5 = tail(_perfCnts_26_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_26 = Custom2 @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_225 = mux(perfCntCond_26, _perfCnts_26_T_5, _GEN_93) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_27_T_4 = add(perfCnts_27, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_27_T_5 = tail(_perfCnts_27_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_27 = Custom3 @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_226 = mux(perfCntCond_27, _perfCnts_27_T_5, _GEN_116) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_28_T_4 = add(perfCnts_28, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_28_T_5 = tail(_perfCnts_28_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_28 = Custom4 @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_227 = mux(perfCntCond_28, _perfCnts_28_T_5, _GEN_13) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_29_T_4 = add(perfCnts_29, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_29_T_5 = tail(_perfCnts_29_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_29 = Custom5 @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_228 = mux(perfCntCond_29, _perfCnts_29_T_5, _GEN_59) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_30_T_4 = add(perfCnts_30, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_30_T_5 = tail(_perfCnts_30_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_30 = Custom6 @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_229 = mux(perfCntCond_30, _perfCnts_30_T_5, _GEN_102) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_31_T_4 = add(perfCnts_31, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_31_T_5 = tail(_perfCnts_31_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_31 = Custom7 @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_230 = mux(perfCntCond_31, _perfCnts_31_T_5, _GEN_148) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_32_T_4 = add(perfCnts_32, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_32_T_5 = tail(_perfCnts_32_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_32 = Custom8 @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_231 = mux(perfCntCond_32, _perfCnts_32_T_5, _GEN_120) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_33_T_4 = add(perfCnts_33, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_33_T_5 = tail(_perfCnts_33_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_33 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_232 = mux(perfCntCond_33, _perfCnts_33_T_5, _GEN_72) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_34_T_4 = add(perfCnts_34, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_34_T_5 = tail(_perfCnts_34_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_34 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_233 = mux(perfCntCond_34, _perfCnts_34_T_5, _GEN_109) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_35_T_4 = add(perfCnts_35, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_35_T_5 = tail(_perfCnts_35_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_35 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_234 = mux(perfCntCond_35, _perfCnts_35_T_5, _GEN_61) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_36_T_4 = add(perfCnts_36, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_36_T_5 = tail(_perfCnts_36_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_36 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_235 = mux(perfCntCond_36, _perfCnts_36_T_5, _GEN_27) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_37_T_4 = add(perfCnts_37, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_37_T_5 = tail(_perfCnts_37_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_37 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_236 = mux(perfCntCond_37, _perfCnts_37_T_5, _GEN_133) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_38_T_4 = add(perfCnts_38, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_38_T_5 = tail(_perfCnts_38_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_38 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_237 = mux(perfCntCond_38, _perfCnts_38_T_5, _GEN_9) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_39_T_4 = add(perfCnts_39, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_39_T_5 = tail(_perfCnts_39_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_39 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_238 = mux(perfCntCond_39, _perfCnts_39_T_5, _GEN_132) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_40_T_4 = add(perfCnts_40, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_40_T_5 = tail(_perfCnts_40_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_40 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_239 = mux(perfCntCond_40, _perfCnts_40_T_5, _GEN_84) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_41_T_4 = add(perfCnts_41, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_41_T_5 = tail(_perfCnts_41_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_41 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_240 = mux(perfCntCond_41, _perfCnts_41_T_5, _GEN_24) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_42_T_4 = add(perfCnts_42, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_42_T_5 = tail(_perfCnts_42_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_42 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_241 = mux(perfCntCond_42, _perfCnts_42_T_5, _GEN_52) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_43_T_4 = add(perfCnts_43, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_43_T_5 = tail(_perfCnts_43_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_43 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_242 = mux(perfCntCond_43, _perfCnts_43_T_5, _GEN_76) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_44_T_4 = add(perfCnts_44, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_44_T_5 = tail(_perfCnts_44_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_44 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_243 = mux(perfCntCond_44, _perfCnts_44_T_5, _GEN_117) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_45_T_4 = add(perfCnts_45, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_45_T_5 = tail(_perfCnts_45_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_45 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_244 = mux(perfCntCond_45, _perfCnts_45_T_5, _GEN_36) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_46_T_4 = add(perfCnts_46, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_46_T_5 = tail(_perfCnts_46_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_46 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_245 = mux(perfCntCond_46, _perfCnts_46_T_5, _GEN_62) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_47_T_4 = add(perfCnts_47, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_47_T_5 = tail(_perfCnts_47_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_47 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_246 = mux(perfCntCond_47, _perfCnts_47_T_5, _GEN_107) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_48_T_4 = add(perfCnts_48, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_48_T_5 = tail(_perfCnts_48_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_48 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_247 = mux(perfCntCond_48, _perfCnts_48_T_5, _GEN_150) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_49_T_4 = add(perfCnts_49, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_49_T_5 = tail(_perfCnts_49_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_49 = perfCntCondMrawStall @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_248 = mux(perfCntCond_49, _perfCnts_49_T_5, _GEN_124) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_50_T_4 = add(perfCnts_50, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_50_T_5 = tail(_perfCnts_50_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_50 = perfCntCondMexuBusy @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_249 = mux(perfCntCond_50, _perfCnts_50_T_5, _GEN_156) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_51_T_4 = add(perfCnts_51, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_51_T_5 = tail(_perfCnts_51_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_51 = perfCntCondMloadStall @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_250 = mux(perfCntCond_51, _perfCnts_51_T_5, _GEN_96) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_52_T_4 = add(perfCnts_52, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_52_T_5 = tail(_perfCnts_52_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_52 = perfCntCondMstoreStall @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_251 = mux(perfCntCond_52, _perfCnts_52_T_5, _GEN_56) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_53_T_4 = add(perfCnts_53, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_53_T_5 = tail(_perfCnts_53_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_53 = perfCntCondISUIssue @[src/main/scala/nutcore/backend/fu/CSR.scala 837:51]
    node _GEN_252 = mux(perfCntCond_53, _perfCnts_53_T_5, _GEN_21) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_54_T_4 = add(perfCnts_54, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_54_T_5 = tail(_perfCnts_54_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_54 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_253 = mux(perfCntCond_54, _perfCnts_54_T_5, _GEN_128) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_55_T_4 = add(perfCnts_55, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_55_T_5 = tail(_perfCnts_55_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_55 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_254 = mux(perfCntCond_55, _perfCnts_55_T_5, _GEN_86) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_56_T_4 = add(perfCnts_56, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_56_T_5 = tail(_perfCnts_56_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_56 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_255 = mux(perfCntCond_56, _perfCnts_56_T_5, _GEN_46) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_57_T_4 = add(perfCnts_57, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_57_T_5 = tail(_perfCnts_57_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_57 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_256 = mux(perfCntCond_57, _perfCnts_57_T_5, _GEN_45) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_58_T_4 = add(perfCnts_58, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_58_T_5 = tail(_perfCnts_58_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_58 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_257 = mux(perfCntCond_58, _perfCnts_58_T_5, _GEN_90) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_59_T_4 = add(perfCnts_59, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_59_T_5 = tail(_perfCnts_59_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_59 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_258 = mux(perfCntCond_59, _perfCnts_59_T_5, _GEN_125) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_60_T_4 = add(perfCnts_60, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_60_T_5 = tail(_perfCnts_60_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_60 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_259 = mux(perfCntCond_60, _perfCnts_60_T_5, _GEN_4) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_61_T_4 = add(perfCnts_61, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_61_T_5 = tail(_perfCnts_61_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_61 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_260 = mux(perfCntCond_61, _perfCnts_61_T_5, _GEN_54) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_62_T_4 = add(perfCnts_62, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_62_T_5 = tail(_perfCnts_62_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_62 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_261 = mux(perfCntCond_62, _perfCnts_62_T_5, _GEN_100) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_63_T_4 = add(perfCnts_63, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_63_T_5 = tail(_perfCnts_63_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_63 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_262 = mux(perfCntCond_63, _perfCnts_63_T_5, _GEN_152) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_64_T_4 = add(perfCnts_64, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_64_T_5 = tail(_perfCnts_64_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_64 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_263 = mux(perfCntCond_64, _perfCnts_64_T_5, _GEN_33) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_65_T_4 = add(perfCnts_65, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_65_T_5 = tail(_perfCnts_65_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_65 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_264 = mux(perfCntCond_65, _perfCnts_65_T_5, _GEN_153) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_66_T_4 = add(perfCnts_66, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_66_T_5 = tail(_perfCnts_66_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_66 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_265 = mux(perfCntCond_66, _perfCnts_66_T_5, _GEN_111) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_67_T_4 = add(perfCnts_67, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_67_T_5 = tail(_perfCnts_67_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_67 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_266 = mux(perfCntCond_67, _perfCnts_67_T_5, _GEN_64) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_68_T_4 = add(perfCnts_68, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_68_T_5 = tail(_perfCnts_68_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_68 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_267 = mux(perfCntCond_68, _perfCnts_68_T_5, _GEN_38) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_69_T_4 = add(perfCnts_69, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_69_T_5 = tail(_perfCnts_69_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_69 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_268 = mux(perfCntCond_69, _perfCnts_69_T_5, _GEN_127) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_70_T_4 = add(perfCnts_70, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_70_T_5 = tail(_perfCnts_70_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_70 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_269 = mux(perfCntCond_70, _perfCnts_70_T_5, _GEN_17) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_71_T_4 = add(perfCnts_71, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_71_T_5 = tail(_perfCnts_71_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_71 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_270 = mux(perfCntCond_71, _perfCnts_71_T_5, _GEN_154) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_72_T_4 = add(perfCnts_72, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_72_T_5 = tail(_perfCnts_72_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_72 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_271 = mux(perfCntCond_72, _perfCnts_72_T_5, _GEN_110) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_73_T_4 = add(perfCnts_73, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_73_T_5 = tail(_perfCnts_73_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_73 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_272 = mux(perfCntCond_73, _perfCnts_73_T_5, _GEN_3) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_74_T_4 = add(perfCnts_74, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_74_T_5 = tail(_perfCnts_74_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_74 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_273 = mux(perfCntCond_74, _perfCnts_74_T_5, _GEN_44) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_75_T_4 = add(perfCnts_75, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_75_T_5 = tail(_perfCnts_75_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_75 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_274 = mux(perfCntCond_75, _perfCnts_75_T_5, _GEN_78) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_76_T_4 = add(perfCnts_76, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_76_T_5 = tail(_perfCnts_76_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_76 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_275 = mux(perfCntCond_76, _perfCnts_76_T_5, _GEN_119) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_77_T_4 = add(perfCnts_77, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_77_T_5 = tail(_perfCnts_77_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_77 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_276 = mux(perfCntCond_77, _perfCnts_77_T_5, _GEN_31) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_78_T_4 = add(perfCnts_78, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_78_T_5 = tail(_perfCnts_78_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_78 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_277 = mux(perfCntCond_78, _perfCnts_78_T_5, _GEN_71) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_79_T_4 = add(perfCnts_79, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_79_T_5 = tail(_perfCnts_79_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_79 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_278 = mux(perfCntCond_79, _perfCnts_79_T_5, _GEN_50) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_80_T_4 = add(perfCnts_80, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_80_T_5 = tail(_perfCnts_80_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_80 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_279 = mux(perfCntCond_80, _perfCnts_80_T_5, _GEN_85) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_81_T_4 = add(perfCnts_81, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_81_T_5 = tail(_perfCnts_81_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_81 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_280 = mux(perfCntCond_81, _perfCnts_81_T_5, _GEN_23) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_82_T_4 = add(perfCnts_82, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_82_T_5 = tail(_perfCnts_82_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_82 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_281 = mux(perfCntCond_82, _perfCnts_82_T_5, _GEN_149) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_83_T_4 = add(perfCnts_83, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_83_T_5 = tail(_perfCnts_83_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_83 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_282 = mux(perfCntCond_83, _perfCnts_83_T_5, _GEN_103) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_84_T_4 = add(perfCnts_84, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_84_T_5 = tail(_perfCnts_84_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_84 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_283 = mux(perfCntCond_84, _perfCnts_84_T_5, _GEN_60) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_85_T_4 = add(perfCnts_85, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_85_T_5 = tail(_perfCnts_85_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_85 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_284 = mux(perfCntCond_85, _perfCnts_85_T_5, _GEN_15) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_86_T_4 = add(perfCnts_86, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_86_T_5 = tail(_perfCnts_86_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_86 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_285 = mux(perfCntCond_86, _perfCnts_86_T_5, _GEN_139) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_87_T_4 = add(perfCnts_87, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_87_T_5 = tail(_perfCnts_87_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_87 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_286 = mux(perfCntCond_87, _perfCnts_87_T_5, _GEN_114) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_88_T_4 = add(perfCnts_88, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_88_T_5 = tail(_perfCnts_88_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_88 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_287 = mux(perfCntCond_88, _perfCnts_88_T_5, _GEN_69) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_89_T_4 = add(perfCnts_89, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_89_T_5 = tail(_perfCnts_89_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_89 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_288 = mux(perfCntCond_89, _perfCnts_89_T_5, _GEN_41) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_90_T_4 = add(perfCnts_90, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_90_T_5 = tail(_perfCnts_90_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_90 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_289 = mux(perfCntCond_90, _perfCnts_90_T_5, _GEN_81) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_91_T_4 = add(perfCnts_91, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_91_T_5 = tail(_perfCnts_91_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_91 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_290 = mux(perfCntCond_91, _perfCnts_91_T_5, _GEN_131) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_92_T_4 = add(perfCnts_92, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_92_T_5 = tail(_perfCnts_92_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_92 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_291 = mux(perfCntCond_92, _perfCnts_92_T_5, _GEN_7) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_93_T_4 = add(perfCnts_93, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_93_T_5 = tail(_perfCnts_93_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_93 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_292 = mux(perfCntCond_93, _perfCnts_93_T_5, _GEN_67) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_94_T_4 = add(perfCnts_94, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_94_T_5 = tail(_perfCnts_94_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_94 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_293 = mux(perfCntCond_94, _perfCnts_94_T_5, _GEN_40) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_95_T_4 = add(perfCnts_95, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_95_T_5 = tail(_perfCnts_95_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_95 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_294 = mux(perfCntCond_95, _perfCnts_95_T_5, _GEN_94) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_96_T_4 = add(perfCnts_96, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_96_T_5 = tail(_perfCnts_96_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_96 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_295 = mux(perfCntCond_96, _perfCnts_96_T_5, _GEN_137) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_97_T_4 = add(perfCnts_97, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_97_T_5 = tail(_perfCnts_97_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_97 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_296 = mux(perfCntCond_97, _perfCnts_97_T_5, _GEN_146) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_98_T_4 = add(perfCnts_98, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_98_T_5 = tail(_perfCnts_98_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_98 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_297 = mux(perfCntCond_98, _perfCnts_98_T_5, _GEN_104) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_99_T_4 = add(perfCnts_99, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_99_T_5 = tail(_perfCnts_99_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_99 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_298 = mux(perfCntCond_99, _perfCnts_99_T_5, _GEN_65) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_100_T_4 = add(perfCnts_100, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_100_T_5 = tail(_perfCnts_100_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_100 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_299 = mux(perfCntCond_100, _perfCnts_100_T_5, _GEN_22) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_101_T_4 = add(perfCnts_101, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_101_T_5 = tail(_perfCnts_101_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_101 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_300 = mux(perfCntCond_101, _perfCnts_101_T_5, _GEN_141) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_102_T_4 = add(perfCnts_102, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_102_T_5 = tail(_perfCnts_102_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_102 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_301 = mux(perfCntCond_102, _perfCnts_102_T_5, _GEN_11) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_103_T_4 = add(perfCnts_103, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_103_T_5 = tail(_perfCnts_103_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_103 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_302 = mux(perfCntCond_103, _perfCnts_103_T_5, _GEN_123) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_104_T_4 = add(perfCnts_104, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_104_T_5 = tail(_perfCnts_104_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_104 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_303 = mux(perfCntCond_104, _perfCnts_104_T_5, _GEN_113) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_105_T_4 = add(perfCnts_105, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_105_T_5 = tail(_perfCnts_105_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_105 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_304 = mux(perfCntCond_105, _perfCnts_105_T_5, _GEN_5) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_106_T_4 = add(perfCnts_106, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_106_T_5 = tail(_perfCnts_106_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_106 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_305 = mux(perfCntCond_106, _perfCnts_106_T_5, _GEN_39) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_107_T_4 = add(perfCnts_107, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_107_T_5 = tail(_perfCnts_107_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_107 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_306 = mux(perfCntCond_107, _perfCnts_107_T_5, _GEN_89) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_108_T_4 = add(perfCnts_108, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_108_T_5 = tail(_perfCnts_108_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_108 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_307 = mux(perfCntCond_108, _perfCnts_108_T_5, _GEN_121) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_109_T_4 = add(perfCnts_109, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_109_T_5 = tail(_perfCnts_109_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_109 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_308 = mux(perfCntCond_109, _perfCnts_109_T_5, _GEN_30) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_110_T_4 = add(perfCnts_110, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_110_T_5 = tail(_perfCnts_110_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_110 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_309 = mux(perfCntCond_110, _perfCnts_110_T_5, _GEN_63) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_111_T_4 = add(perfCnts_111, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_111_T_5 = tail(_perfCnts_111_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_111 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_310 = mux(perfCntCond_111, _perfCnts_111_T_5, _GEN_101) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_112_T_4 = add(perfCnts_112, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_112_T_5 = tail(_perfCnts_112_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_112 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_311 = mux(perfCntCond_112, _perfCnts_112_T_5, _GEN_92) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_113_T_4 = add(perfCnts_113, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_113_T_5 = tail(_perfCnts_113_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_113 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_312 = mux(perfCntCond_113, _perfCnts_113_T_5, _GEN_26) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_114_T_4 = add(perfCnts_114, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_114_T_5 = tail(_perfCnts_114_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_114 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_313 = mux(perfCntCond_114, _perfCnts_114_T_5, _GEN_142) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_115_T_4 = add(perfCnts_115, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_115_T_5 = tail(_perfCnts_115_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_115 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_314 = mux(perfCntCond_115, _perfCnts_115_T_5, _GEN_95) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_116_T_4 = add(perfCnts_116, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_116_T_5 = tail(_perfCnts_116_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_116 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_315 = mux(perfCntCond_116, _perfCnts_116_T_5, _GEN_57) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_117_T_4 = add(perfCnts_117, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_117_T_5 = tail(_perfCnts_117_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_117 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_316 = mux(perfCntCond_117, _perfCnts_117_T_5, _GEN_12) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_118_T_4 = add(perfCnts_118, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_118_T_5 = tail(_perfCnts_118_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_118 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_317 = mux(perfCntCond_118, _perfCnts_118_T_5, _GEN_136) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_119_T_4 = add(perfCnts_119, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_119_T_5 = tail(_perfCnts_119_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_119 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_318 = mux(perfCntCond_119, _perfCnts_119_T_5, _GEN_79) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_120_T_4 = add(perfCnts_120, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_120_T_5 = tail(_perfCnts_120_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_120 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_319 = mux(perfCntCond_120, _perfCnts_120_T_5, _GEN_68) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_121_T_4 = add(perfCnts_121, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_121_T_5 = tail(_perfCnts_121_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_121 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_320 = mux(perfCntCond_121, _perfCnts_121_T_5, _GEN_43) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_122_T_4 = add(perfCnts_122, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_122_T_5 = tail(_perfCnts_122_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_122 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_321 = mux(perfCntCond_122, _perfCnts_122_T_5, _GEN_77) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_123_T_4 = add(perfCnts_123, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_123_T_5 = tail(_perfCnts_123_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_123 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_322 = mux(perfCntCond_123, _perfCnts_123_T_5, _GEN_118) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_124_T_4 = add(perfCnts_124, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_124_T_5 = tail(_perfCnts_124_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_124 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_323 = mux(perfCntCond_124, _perfCnts_124_T_5, _GEN_6) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_125_T_4 = add(perfCnts_125, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_125_T_5 = tail(_perfCnts_125_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_125 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_324 = mux(perfCntCond_125, _perfCnts_125_T_5, _GEN_70) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_126_T_4 = add(perfCnts_126, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_126_T_5 = tail(_perfCnts_126_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_126 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_325 = mux(perfCntCond_126, _perfCnts_126_T_5, _GEN_106) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_127_T_4 = add(perfCnts_127, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node _perfCnts_127_T_5 = tail(_perfCnts_127_T_4, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:71]
    node perfCntCond_127 = UInt<1>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 837:{51,51}]
    node _GEN_326 = mux(perfCntCond_127, _perfCnts_127_T_5, _GEN_83) @[src/main/scala/nutcore/backend/fu/CSR.scala 838:{62,66}]
    node _perfCnts_2_T_6 = add(perfCnts_2, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/CSR.scala 848:86]
    node _perfCnts_2_T_7 = tail(_perfCnts_2_T_6, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 848:86]
    node _GEN_327 = mux(perfCntCond_3, _perfCnts_2_T_7, _GEN_201) @[src/main/scala/nutcore/backend/fu/CSR.scala 848:{35,60}]
    node pendingLS = UInt<5>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 840:{27,27}]
    node _perfCnts_99_T_6 = add(perfCnts_99, pendingLS) @[src/main/scala/nutcore/backend/fu/CSR.scala 850:69]
    node _perfCnts_99_T_7 = tail(_perfCnts_99_T_6, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 850:69]
    node _GEN_328 = mux(UInt<1>("h1"), _perfCnts_99_T_7, _GEN_298) @[src/main/scala/nutcore/backend/fu/CSR.scala 850:{18,43}]
    node pendingSCmt = UInt<5>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 841:{29,29}]
    node _perfCnts_100_T_6 = add(perfCnts_100, pendingSCmt) @[src/main/scala/nutcore/backend/fu/CSR.scala 851:69]
    node _perfCnts_100_T_7 = tail(_perfCnts_100_T_6, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 851:69]
    node _GEN_329 = mux(UInt<1>("h1"), _perfCnts_100_T_7, _GEN_299) @[src/main/scala/nutcore/backend/fu/CSR.scala 851:{18,43}]
    node pendingSReq = UInt<5>("h0") @[src/main/scala/nutcore/backend/fu/CSR.scala 842:{29,29}]
    node _perfCnts_101_T_6 = add(perfCnts_102, pendingSReq) @[src/main/scala/nutcore/backend/fu/CSR.scala 852:69]
    node _perfCnts_101_T_7 = tail(_perfCnts_101_T_6, 1) @[src/main/scala/nutcore/backend/fu/CSR.scala 852:69]
    node _GEN_330 = mux(UInt<1>("h1"), _perfCnts_101_T_7, _GEN_300) @[src/main/scala/nutcore/backend/fu/CSR.scala 852:{18,43}]
    node _T_1138 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 879:15]
    node _T_1139 = eq(_T_1138, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 879:15]
    node _T_1140 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1141 = eq(_T_1140, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1142 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1143 = eq(_T_1142, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1144 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1145 = eq(_T_1144, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1146 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1147 = eq(_T_1146, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1148 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1149 = eq(_T_1148, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1150 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1151 = eq(_T_1150, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1152 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1153 = eq(_T_1152, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1154 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1155 = eq(_T_1154, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1156 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1157 = eq(_T_1156, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1158 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1159 = eq(_T_1158, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1160 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1161 = eq(_T_1160, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1162 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1163 = eq(_T_1162, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1164 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1165 = eq(_T_1164, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1166 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1167 = eq(_T_1166, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1168 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1169 = eq(_T_1168, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1170 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1171 = eq(_T_1170, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1172 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1173 = eq(_T_1172, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1174 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1175 = eq(_T_1174, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1176 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1177 = eq(_T_1176, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1178 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1179 = eq(_T_1178, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1180 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1181 = eq(_T_1180, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1182 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1183 = eq(_T_1182, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1184 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1185 = eq(_T_1184, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1186 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1187 = eq(_T_1186, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1188 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1189 = eq(_T_1188, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1190 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1191 = eq(_T_1190, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1192 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1193 = eq(_T_1192, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1194 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1195 = eq(_T_1194, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1196 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1197 = eq(_T_1196, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1198 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1199 = eq(_T_1198, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1200 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1201 = eq(_T_1200, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1202 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1203 = eq(_T_1202, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1204 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1205 = eq(_T_1204, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1206 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1207 = eq(_T_1206, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    node _T_1208 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 883:15]
    node _T_1209 = eq(_T_1208, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 883:15]
    node _T_1210 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1211 = eq(_T_1210, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1212 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1213 = eq(_T_1212, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1214 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1215 = eq(_T_1214, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1216 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1217 = eq(_T_1216, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1218 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1219 = eq(_T_1218, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1220 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1221 = eq(_T_1220, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1222 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1223 = eq(_T_1222, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1224 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1225 = eq(_T_1224, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1226 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1227 = eq(_T_1226, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1228 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1229 = eq(_T_1228, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1230 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1231 = eq(_T_1230, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1232 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1233 = eq(_T_1232, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1234 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1235 = eq(_T_1234, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1236 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1237 = eq(_T_1236, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1238 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1239 = eq(_T_1238, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1240 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1241 = eq(_T_1240, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1242 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1243 = eq(_T_1242, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1244 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1245 = eq(_T_1244, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1246 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1247 = eq(_T_1246, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1248 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1249 = eq(_T_1248, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1250 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1251 = eq(_T_1250, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1252 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1253 = eq(_T_1252, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1254 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1255 = eq(_T_1254, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1256 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1257 = eq(_T_1256, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1258 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1259 = eq(_T_1258, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1260 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1261 = eq(_T_1260, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1262 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1263 = eq(_T_1262, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1264 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1265 = eq(_T_1264, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1266 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1267 = eq(_T_1266, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1268 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1269 = eq(_T_1268, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1270 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1271 = eq(_T_1270, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1272 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1273 = eq(_T_1272, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1274 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1275 = eq(_T_1274, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1276 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1277 = eq(_T_1276, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    node _T_1278 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 886:15]
    node _T_1279 = eq(_T_1278, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 886:15]
    node _T_1280 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1281 = eq(_T_1280, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1282 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1283 = eq(_T_1282, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1284 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1285 = eq(_T_1284, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1286 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1287 = eq(_T_1286, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1288 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1289 = eq(_T_1288, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1290 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1291 = eq(_T_1290, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1292 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1293 = eq(_T_1292, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1294 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1295 = eq(_T_1294, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1296 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1297 = eq(_T_1296, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1298 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1299 = eq(_T_1298, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1300 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1301 = eq(_T_1300, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1302 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1303 = eq(_T_1302, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1304 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1305 = eq(_T_1304, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1306 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1307 = eq(_T_1306, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1308 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1309 = eq(_T_1308, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1310 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1311 = eq(_T_1310, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1312 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1313 = eq(_T_1312, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1314 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1315 = eq(_T_1314, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1316 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1317 = eq(_T_1316, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1318 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1319 = eq(_T_1318, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1320 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1321 = eq(_T_1320, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1322 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1323 = eq(_T_1322, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1324 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1325 = eq(_T_1324, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1326 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1327 = eq(_T_1326, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1328 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1329 = eq(_T_1328, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1330 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1331 = eq(_T_1330, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1332 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1333 = eq(_T_1332, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1334 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1335 = eq(_T_1334, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1336 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1337 = eq(_T_1336, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1338 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1339 = eq(_T_1338, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1340 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1341 = eq(_T_1340, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1342 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1343 = eq(_T_1342, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1344 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1345 = eq(_T_1344, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1346 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1347 = eq(_T_1346, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    node _T_1348 = asUInt(reset) @[src/main/scala/nutcore/backend/fu/CSR.scala 889:15]
    node _T_1349 = eq(_T_1348, UInt<1>("h0")) @[src/main/scala/nutcore/backend/fu/CSR.scala 889:15]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE = intrVec @[src/main/scala/nutcore/backend/fu/CSR.scala 607:{33,33}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node nutcoretrap = nutcoretrap_0 @[src/main/scala/nutcore/backend/fu/CSR.scala 866:29]
    skip
    io_out_valid <= io_in_valid @[src/main/scala/nutcore/backend/fu/CSR.scala 733:16]
    io_out_bits <= rdata @[src/main/scala/nutcore/backend/fu/CSR.scala 482:15]
    io_redirect_target <= _io_redirect_target_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 640:22]
    skip
    io_redirect_valid <= _io_redirect_valid_T_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 638:21]
    io_intrNO <= _io_intrNO_T @[src/main/scala/nutcore/backend/fu/CSR.scala 633:13]
    io_imemMMU_priviledgeMode <= priviledgeMode @[src/main/scala/nutcore/backend/fu/CSR.scala 529:29]
    io_imemMMU_status_sum <= _io_imemMMU_status_sum_T @[src/main/scala/nutcore/backend/fu/CSR.scala 531:25]
    io_imemMMU_status_mxr is invalid
    io_dmemMMU_priviledgeMode <= _io_dmemMMU_priviledgeMode_T_1 @[src/main/scala/nutcore/backend/fu/CSR.scala 530:29]
    io_dmemMMU_status_sum <= _io_dmemMMU_status_sum_T @[src/main/scala/nutcore/backend/fu/CSR.scala 532:25]
    io_dmemMMU_status_mxr <= _io_dmemMMU_status_mxr_T @[src/main/scala/nutcore/backend/fu/CSR.scala 534:25]
    io_wenFix <= raiseException @[src/main/scala/nutcore/backend/fu/CSR.scala 630:13]
    lr_0 <= lr
    lrAddr_0 <= lrAddr
    satp_0 <= satp
    skip
    skip
    _WIRE_4 <= _WIRE
    skip
    mtvec <= mux(reset, UInt<1>("h0"), _GEN_66) @[src/main/scala/nutcore/backend/fu/CSR.scala 252:{22,22}]
    mcounteren <= mux(reset, UInt<1>("h0"), _GEN_37) @[src/main/scala/nutcore/backend/fu/CSR.scala 253:{27,27}]
    mcause <= mux(reset, UInt<1>("h0"), _GEN_195) @[src/main/scala/nutcore/backend/fu/CSR.scala 254:{23,23}]
    mtval <= mux(reset, UInt<1>("h0"), _GEN_197) @[src/main/scala/nutcore/backend/fu/CSR.scala 255:{22,22}]
    mepc <= mux(reset, UInt<1>("h0"), _GEN_196) @[src/main/scala/nutcore/backend/fu/CSR.scala 256:{21,21}]
    mie <= mux(reset, UInt<64>("h0"), _GEN_73) @[src/main/scala/nutcore/backend/fu/CSR.scala 258:{20,20}]
    mipReg <= mux(reset, UInt<64>("h0"), _GEN_159) @[src/main/scala/nutcore/backend/fu/CSR.scala 260:{24,24}]
    misa <= mux(reset, misaInitVal, _GEN_91) @[src/main/scala/nutcore/backend/fu/CSR.scala 270:{21,21}]
    mvendorid <= mux(reset, UInt<1>("h0"), mvendorid) @[src/main/scala/nutcore/backend/fu/CSR.scala 274:{26,26,26}]
    marchid <= mux(reset, UInt<1>("h0"), marchid) @[src/main/scala/nutcore/backend/fu/CSR.scala 275:{24,24,24}]
    mimpid <= mux(reset, UInt<1>("h0"), mimpid) @[src/main/scala/nutcore/backend/fu/CSR.scala 276:{23,23,23}]
    mhartid <= mux(reset, UInt<1>("h0"), mhartid) @[src/main/scala/nutcore/backend/fu/CSR.scala 277:{24,24,24}]
    mstatus <= mux(reset, UInt<36>("ha00001800"), _GEN_198) @[src/main/scala/nutcore/backend/fu/CSR.scala 278:{24,24}]
    medeleg <= mux(reset, UInt<1>("h0"), _GEN_25) @[src/main/scala/nutcore/backend/fu/CSR.scala 306:{24,24}]
    mideleg <= mux(reset, UInt<1>("h0"), _GEN_130) @[src/main/scala/nutcore/backend/fu/CSR.scala 307:{24,24}]
    mscratch <= mux(reset, UInt<1>("h0"), _GEN_140) @[src/main/scala/nutcore/backend/fu/CSR.scala 308:{25,25}]
    pmpcfg0 <= mux(reset, UInt<1>("h0"), _GEN_147) @[src/main/scala/nutcore/backend/fu/CSR.scala 310:{24,24}]
    pmpcfg1 <= mux(reset, UInt<1>("h0"), _GEN_138) @[src/main/scala/nutcore/backend/fu/CSR.scala 311:{24,24}]
    pmpcfg2 <= mux(reset, UInt<1>("h0"), _GEN_14) @[src/main/scala/nutcore/backend/fu/CSR.scala 312:{24,24}]
    pmpcfg3 <= mux(reset, UInt<1>("h0"), _GEN_126) @[src/main/scala/nutcore/backend/fu/CSR.scala 313:{24,24}]
    pmpaddr0 <= mux(reset, UInt<1>("h0"), _GEN_99) @[src/main/scala/nutcore/backend/fu/CSR.scala 314:{25,25}]
    pmpaddr1 <= mux(reset, UInt<1>("h0"), _GEN_16) @[src/main/scala/nutcore/backend/fu/CSR.scala 315:{25,25}]
    pmpaddr2 <= mux(reset, UInt<1>("h0"), _GEN_134) @[src/main/scala/nutcore/backend/fu/CSR.scala 316:{25,25}]
    pmpaddr3 <= mux(reset, UInt<1>("h0"), _GEN_80) @[src/main/scala/nutcore/backend/fu/CSR.scala 317:{25,25}]
    stvec <= mux(reset, UInt<1>("h0"), _GEN_28) @[src/main/scala/nutcore/backend/fu/CSR.scala 332:{22,22}]
    satp <= mux(reset, UInt<1>("h0"), _GEN_10) @[src/main/scala/nutcore/backend/fu/CSR.scala 337:{21,21}]
    sepc <= mux(reset, UInt<1>("h0"), _GEN_192) @[src/main/scala/nutcore/backend/fu/CSR.scala 338:{21,21}]
    scause <= mux(reset, UInt<1>("h0"), _GEN_191) @[src/main/scala/nutcore/backend/fu/CSR.scala 339:{23,23}]
    stval <= _GEN_194
    sscratch <= mux(reset, UInt<1>("h0"), _GEN_18) @[src/main/scala/nutcore/backend/fu/CSR.scala 341:{25,25}]
    scounteren <= mux(reset, UInt<1>("h0"), _GEN_145) @[src/main/scala/nutcore/backend/fu/CSR.scala 342:{27,27}]
    uepc <= uepc @[src/main/scala/nutcore/backend/fu/CSR.scala 349:17]
    lr <= mux(reset, UInt<1>("h0"), _GEN_171) @[src/main/scala/nutcore/backend/fu/CSR.scala 355:{19,19}]
    lrAddr <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/nutcore/backend/fu/CSR.scala 356:{23,23}]
    priviledgeMode <= mux(reset, UInt<2>("h3"), _GEN_193) @[src/main/scala/nutcore/backend/fu/CSR.scala 369:{31,31}]
    perfCnts_0 <= mux(reset, UInt<64>("h0"), _GEN_199) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_1 <= mux(reset, UInt<64>("h0"), _GEN_200) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_2 <= mux(reset, UInt<64>("h0"), _GEN_327) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_3 <= mux(reset, UInt<64>("h0"), _GEN_202) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_4 <= mux(reset, UInt<64>("h0"), _GEN_203) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_5 <= mux(reset, UInt<64>("h0"), _GEN_204) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_6 <= mux(reset, UInt<64>("h0"), _GEN_205) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_7 <= mux(reset, UInt<64>("h0"), _GEN_206) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_8 <= mux(reset, UInt<64>("h0"), _GEN_207) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_9 <= mux(reset, UInt<64>("h0"), _GEN_208) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_10 <= mux(reset, UInt<64>("h0"), _GEN_209) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_11 <= mux(reset, UInt<64>("h0"), _GEN_210) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_12 <= mux(reset, UInt<64>("h0"), _GEN_211) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_13 <= mux(reset, UInt<64>("h0"), _GEN_212) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_14 <= mux(reset, UInt<64>("h0"), _GEN_213) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_15 <= mux(reset, UInt<64>("h0"), _GEN_214) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_16 <= mux(reset, UInt<64>("h0"), _GEN_215) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_17 <= mux(reset, UInt<64>("h0"), _GEN_216) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_18 <= mux(reset, UInt<64>("h0"), _GEN_217) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_19 <= mux(reset, UInt<64>("h0"), _GEN_218) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_20 <= mux(reset, UInt<64>("h0"), _GEN_219) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_21 <= mux(reset, UInt<64>("h0"), _GEN_220) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_22 <= mux(reset, UInt<64>("h0"), _GEN_221) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_23 <= mux(reset, UInt<64>("h0"), _GEN_222) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_24 <= mux(reset, UInt<64>("h0"), _GEN_223) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_25 <= mux(reset, UInt<64>("h0"), _GEN_224) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_26 <= mux(reset, UInt<64>("h0"), _GEN_225) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_27 <= mux(reset, UInt<64>("h0"), _GEN_226) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_28 <= mux(reset, UInt<64>("h0"), _GEN_227) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_29 <= mux(reset, UInt<64>("h0"), _GEN_228) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_30 <= mux(reset, UInt<64>("h0"), _GEN_229) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_31 <= mux(reset, UInt<64>("h0"), _GEN_230) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_32 <= mux(reset, UInt<64>("h0"), _GEN_231) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_33 <= mux(reset, UInt<64>("h0"), _GEN_232) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_34 <= mux(reset, UInt<64>("h0"), _GEN_233) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_35 <= mux(reset, UInt<64>("h0"), _GEN_234) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_36 <= mux(reset, UInt<64>("h0"), _GEN_235) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_37 <= mux(reset, UInt<64>("h0"), _GEN_236) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_38 <= mux(reset, UInt<64>("h0"), _GEN_237) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_39 <= mux(reset, UInt<64>("h0"), _GEN_238) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_40 <= mux(reset, UInt<64>("h0"), _GEN_239) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_41 <= mux(reset, UInt<64>("h0"), _GEN_240) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_42 <= mux(reset, UInt<64>("h0"), _GEN_241) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_43 <= mux(reset, UInt<64>("h0"), _GEN_242) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_44 <= mux(reset, UInt<64>("h0"), _GEN_243) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_45 <= mux(reset, UInt<64>("h0"), _GEN_244) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_46 <= mux(reset, UInt<64>("h0"), _GEN_245) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_47 <= mux(reset, UInt<64>("h0"), _GEN_246) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_48 <= mux(reset, UInt<64>("h0"), _GEN_247) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_49 <= mux(reset, UInt<64>("h0"), _GEN_248) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_50 <= mux(reset, UInt<64>("h0"), _GEN_249) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_51 <= mux(reset, UInt<64>("h0"), _GEN_250) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_52 <= mux(reset, UInt<64>("h0"), _GEN_251) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_53 <= mux(reset, UInt<64>("h0"), _GEN_252) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_54 <= mux(reset, UInt<64>("h0"), _GEN_253) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_55 <= mux(reset, UInt<64>("h0"), _GEN_254) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_56 <= mux(reset, UInt<64>("h0"), _GEN_255) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_57 <= mux(reset, UInt<64>("h0"), _GEN_256) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_58 <= mux(reset, UInt<64>("h0"), _GEN_257) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_59 <= mux(reset, UInt<64>("h0"), _GEN_258) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_60 <= mux(reset, UInt<64>("h0"), _GEN_259) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_61 <= mux(reset, UInt<64>("h0"), _GEN_260) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_62 <= mux(reset, UInt<64>("h0"), _GEN_261) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_63 <= mux(reset, UInt<64>("h0"), _GEN_262) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_64 <= mux(reset, UInt<64>("h0"), _GEN_263) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_65 <= mux(reset, UInt<64>("h0"), _GEN_264) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_66 <= mux(reset, UInt<64>("h0"), _GEN_265) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_67 <= mux(reset, UInt<64>("h0"), _GEN_266) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_68 <= mux(reset, UInt<64>("h0"), _GEN_267) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_69 <= mux(reset, UInt<64>("h0"), _GEN_268) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_70 <= mux(reset, UInt<64>("h0"), _GEN_269) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_71 <= mux(reset, UInt<64>("h0"), _GEN_270) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_72 <= mux(reset, UInt<64>("h0"), _GEN_271) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_73 <= mux(reset, UInt<64>("h0"), _GEN_272) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_74 <= mux(reset, UInt<64>("h0"), _GEN_273) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_75 <= mux(reset, UInt<64>("h0"), _GEN_274) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_76 <= mux(reset, UInt<64>("h0"), _GEN_275) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_77 <= mux(reset, UInt<64>("h0"), _GEN_276) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_78 <= mux(reset, UInt<64>("h0"), _GEN_277) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_79 <= mux(reset, UInt<64>("h0"), _GEN_278) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_80 <= mux(reset, UInt<64>("h0"), _GEN_279) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_81 <= mux(reset, UInt<64>("h0"), _GEN_280) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_82 <= mux(reset, UInt<64>("h0"), _GEN_281) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_83 <= mux(reset, UInt<64>("h0"), _GEN_282) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_84 <= mux(reset, UInt<64>("h0"), _GEN_283) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_85 <= mux(reset, UInt<64>("h0"), _GEN_284) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_86 <= mux(reset, UInt<64>("h0"), _GEN_285) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_87 <= mux(reset, UInt<64>("h0"), _GEN_286) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_88 <= mux(reset, UInt<64>("h0"), _GEN_287) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_89 <= mux(reset, UInt<64>("h0"), _GEN_288) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_90 <= mux(reset, UInt<64>("h0"), _GEN_289) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_91 <= mux(reset, UInt<64>("h0"), _GEN_290) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_92 <= mux(reset, UInt<64>("h0"), _GEN_291) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_93 <= mux(reset, UInt<64>("h0"), _GEN_292) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_94 <= mux(reset, UInt<64>("h0"), _GEN_293) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_95 <= mux(reset, UInt<64>("h0"), _GEN_294) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_96 <= mux(reset, UInt<64>("h0"), _GEN_295) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_97 <= mux(reset, UInt<64>("h0"), _GEN_296) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_98 <= mux(reset, UInt<64>("h0"), _GEN_297) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_99 <= mux(reset, UInt<64>("h0"), _GEN_328) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_100 <= mux(reset, UInt<64>("h0"), _GEN_329) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_101 <= mux(reset, UInt<64>("h0"), _GEN_330) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_102 <= mux(reset, UInt<64>("h0"), _GEN_301) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_103 <= mux(reset, UInt<64>("h0"), _GEN_302) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_104 <= mux(reset, UInt<64>("h0"), _GEN_303) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_105 <= mux(reset, UInt<64>("h0"), _GEN_304) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_106 <= mux(reset, UInt<64>("h0"), _GEN_305) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_107 <= mux(reset, UInt<64>("h0"), _GEN_306) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_108 <= mux(reset, UInt<64>("h0"), _GEN_307) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_109 <= mux(reset, UInt<64>("h0"), _GEN_308) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_110 <= mux(reset, UInt<64>("h0"), _GEN_309) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_111 <= mux(reset, UInt<64>("h0"), _GEN_310) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_112 <= mux(reset, UInt<64>("h0"), _GEN_311) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_113 <= mux(reset, UInt<64>("h0"), _GEN_312) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_114 <= mux(reset, UInt<64>("h0"), _GEN_313) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_115 <= mux(reset, UInt<64>("h0"), _GEN_314) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_116 <= mux(reset, UInt<64>("h0"), _GEN_315) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_117 <= mux(reset, UInt<64>("h0"), _GEN_316) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_118 <= mux(reset, UInt<64>("h0"), _GEN_317) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_119 <= mux(reset, UInt<64>("h0"), _GEN_318) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_120 <= mux(reset, UInt<64>("h0"), _GEN_319) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_121 <= mux(reset, UInt<64>("h0"), _GEN_320) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_122 <= mux(reset, UInt<64>("h0"), _GEN_321) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_123 <= mux(reset, UInt<64>("h0"), _GEN_322) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_124 <= mux(reset, UInt<64>("h0"), _GEN_323) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_125 <= mux(reset, UInt<64>("h0"), _GEN_324) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_126 <= mux(reset, UInt<64>("h0"), _GEN_325) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    perfCnts_127 <= mux(reset, UInt<64>("h0"), _GEN_326) @[src/main/scala/nutcore/backend/fu/CSR.scala 374:{47,47}]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_3 <= mux(reset, UInt<64>("h0"), _c_T_7) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_4 <= mux(reset, UInt<64>("h0"), _c_T_9) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_5 <= mux(reset, UInt<64>("h0"), _c_T_11) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_6 <= mux(reset, UInt<64>("h0"), _c_T_13) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_7 <= mux(reset, UInt<64>("h0"), _c_T_15) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_8 <= mux(reset, UInt<64>("h0"), _c_T_17) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_9 <= mux(reset, UInt<64>("h0"), _c_T_19) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_10 <= mux(reset, UInt<64>("h0"), _c_T_21) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_11 <= mux(reset, UInt<64>("h0"), _c_T_23) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_12 <= mux(reset, UInt<64>("h0"), _c_T_25) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    printf(clock, and(and(and(UInt<1>("h1"), _T_1013), _T_1015), UInt<1>("h1")), "[%d] CSR: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1013), _T_1017), UInt<1>("h1")), "csr write: pc %x addr %x rdata %x wdata %x func %x\n", io_cfIn_pc, addr, rdata, wdata, io_in_bits_func) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1018), _T_1020), UInt<1>("h1")), "[%d] CSR: ", c_2) : printf_2 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1018), _T_1022), UInt<1>("h1")), "[MST] time %d pc %x mstatus %x mideleg %x medeleg %x mode %x\n", c_1, io_cfIn_pc, mstatus, mideleg, medeleg, priviledgeMode) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_1024), _T_1029), _T_1031), UInt<1>("h1")), "[%d] CSR: ", c_4) : printf_4 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_1024), _T_1029), _T_1033), UInt<1>("h1")), "[PF] %d: ipf %b tval %x := addr %x pc %x priviledgeMode %x\n", c_3, hasInstrPageFault, tval, _T_1028, io_cfIn_pc, priviledgeMode) : printf_5 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_1034), _T_1038), _T_1040), UInt<1>("h1")), "[%d] CSR: ", c_6) : printf_6 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_1034), _T_1038), _T_1042), UInt<1>("h1")), "[ML] %d: addr %x pc %x priviledgeMode %x\n", c_5, _T_1037, io_cfIn_pc, priviledgeMode) : printf_7 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1109), _T_1111), UInt<1>("h1")), "[%d] CSR: ", c_7) : printf_8 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1109), _T_1113), UInt<1>("h1")), "excin %b excgen %b", _T_1107, _T_1108) : printf_9 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1115), _T_1117), UInt<1>("h1")), "[%d] CSR: ", c_8) : printf_10 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1115), _T_1119), UInt<1>("h1")), "int/exc: pc %x int (%d):%x exc: (%d):%x\n", io_cfIn_pc, intrNO, _T_1114, exceptionNO, raiseExceptionVec) : printf_11 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1120), _T_1122), UInt<1>("h1")), "[%d] CSR: ", c_10) : printf_12 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1120), _T_1124), UInt<1>("h1")), "[MST] time %d pc %x mstatus %x mideleg %x medeleg %x mode %x\n", c_9, io_cfIn_pc, mstatus, mideleg, medeleg, priviledgeMode) : printf_13 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1125), _T_1127), UInt<1>("h1")), "[%d] CSR: ", c_11) : printf_14 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1125), _T_1129), UInt<1>("h1")), "redirect to %x\n", io_redirect_target) : printf_15 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1130), _T_1132), UInt<1>("h1")), "[%d] CSR: ", c_12) : printf_16 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1130), _T_1134), UInt<1>("h1")), "satp reset\n") : printf_17 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1139), UInt<1>("h1")), "======== PerfCnt =========\n") : printf_18 @[src/main/scala/nutcore/backend/fu/CSR.scala 879:15]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1141), UInt<1>("h1")), "%d <- Mcycle\n", perfCnts_0) : printf_19 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1143), UInt<1>("h1")), "%d <- Minstret\n", perfCnts_2) : printf_20 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1145), UInt<1>("h1")), "%d <- MultiCommit\n", perfCnts_3) : printf_21 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1147), UInt<1>("h1")), "%d <- MimemStall\n", perfCnts_4) : printf_22 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1149), UInt<1>("h1")), "%d <- MaluInstr\n", perfCnts_5) : printf_23 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1151), UInt<1>("h1")), "%d <- MbruInstr\n", perfCnts_6) : printf_24 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1153), UInt<1>("h1")), "%d <- MlsuInstr\n", perfCnts_7) : printf_25 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1155), UInt<1>("h1")), "%d <- MmduInstr\n", perfCnts_8) : printf_26 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1157), UInt<1>("h1")), "%d <- McsrInstr\n", perfCnts_9) : printf_27 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1159), UInt<1>("h1")), "%d <- MloadInstr\n", perfCnts_10) : printf_28 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1161), UInt<1>("h1")), "%d <- MmmioInstr\n", perfCnts_11) : printf_29 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1163), UInt<1>("h1")), "%d <- MmulInstr\n", perfCnts_14) : printf_30 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1165), UInt<1>("h1")), "%d <- MifuFlush\n", perfCnts_15) : printf_31 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1167), UInt<1>("h1")), "%d <- MbpBRight\n", perfCnts_16) : printf_32 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1169), UInt<1>("h1")), "%d <- MbpBWrong\n", perfCnts_17) : printf_33 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1171), UInt<1>("h1")), "%d <- MbpJRight\n", perfCnts_18) : printf_34 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1173), UInt<1>("h1")), "%d <- MbpJWrong\n", perfCnts_19) : printf_35 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1175), UInt<1>("h1")), "%d <- MbpIRight\n", perfCnts_20) : printf_36 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1177), UInt<1>("h1")), "%d <- MbpIWrong\n", perfCnts_21) : printf_37 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1179), UInt<1>("h1")), "%d <- MbpRRight\n", perfCnts_22) : printf_38 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1181), UInt<1>("h1")), "%d <- MbpRWrong\n", perfCnts_23) : printf_39 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1183), UInt<1>("h1")), "%d <- Custom1\n", perfCnts_25) : printf_40 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1185), UInt<1>("h1")), "%d <- Custom2\n", perfCnts_26) : printf_41 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1187), UInt<1>("h1")), "%d <- Custom3\n", perfCnts_27) : printf_42 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1189), UInt<1>("h1")), "%d <- Custom4\n", perfCnts_28) : printf_43 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1191), UInt<1>("h1")), "%d <- Custom5\n", perfCnts_29) : printf_44 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1193), UInt<1>("h1")), "%d <- Custom6\n", perfCnts_30) : printf_45 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1195), UInt<1>("h1")), "%d <- Custom7\n", perfCnts_31) : printf_46 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1197), UInt<1>("h1")), "%d <- Custom8\n", perfCnts_32) : printf_47 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1199), UInt<1>("h1")), "%d <- MrawStall\n", perfCnts_49) : printf_48 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1201), UInt<1>("h1")), "%d <- MexuBusy\n", perfCnts_50) : printf_49 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1203), UInt<1>("h1")), "%d <- MloadStall\n", perfCnts_51) : printf_50 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1205), UInt<1>("h1")), "%d <- MstoreStall\n", perfCnts_52) : printf_51 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1207), UInt<1>("h1")), "%d <- ISUIssue\n", perfCnts_53) : printf_52 @[src/main/scala/nutcore/backend/fu/CSR.scala 881:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1209), UInt<1>("h1")), "======== PerfCntCSV =========\n\n") : printf_53 @[src/main/scala/nutcore/backend/fu/CSR.scala 883:15]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1211), UInt<1>("h1")), "Mcycle, ") : printf_54 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1213), UInt<1>("h1")), "Minstret, ") : printf_55 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1215), UInt<1>("h1")), "MultiCommit, ") : printf_56 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1217), UInt<1>("h1")), "MimemStall, ") : printf_57 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1219), UInt<1>("h1")), "MaluInstr, ") : printf_58 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1221), UInt<1>("h1")), "MbruInstr, ") : printf_59 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1223), UInt<1>("h1")), "MlsuInstr, ") : printf_60 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1225), UInt<1>("h1")), "MmduInstr, ") : printf_61 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1227), UInt<1>("h1")), "McsrInstr, ") : printf_62 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1229), UInt<1>("h1")), "MloadInstr, ") : printf_63 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1231), UInt<1>("h1")), "MmmioInstr, ") : printf_64 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1233), UInt<1>("h1")), "MmulInstr, ") : printf_65 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1235), UInt<1>("h1")), "MifuFlush, ") : printf_66 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1237), UInt<1>("h1")), "MbpBRight, ") : printf_67 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1239), UInt<1>("h1")), "MbpBWrong, ") : printf_68 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1241), UInt<1>("h1")), "MbpJRight, ") : printf_69 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1243), UInt<1>("h1")), "MbpJWrong, ") : printf_70 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1245), UInt<1>("h1")), "MbpIRight, ") : printf_71 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1247), UInt<1>("h1")), "MbpIWrong, ") : printf_72 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1249), UInt<1>("h1")), "MbpRRight, ") : printf_73 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1251), UInt<1>("h1")), "MbpRWrong, ") : printf_74 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1253), UInt<1>("h1")), "Custom1, ") : printf_75 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1255), UInt<1>("h1")), "Custom2, ") : printf_76 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1257), UInt<1>("h1")), "Custom3, ") : printf_77 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1259), UInt<1>("h1")), "Custom4, ") : printf_78 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1261), UInt<1>("h1")), "Custom5, ") : printf_79 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1263), UInt<1>("h1")), "Custom6, ") : printf_80 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1265), UInt<1>("h1")), "Custom7, ") : printf_81 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1267), UInt<1>("h1")), "Custom8, ") : printf_82 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1269), UInt<1>("h1")), "MrawStall, ") : printf_83 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1271), UInt<1>("h1")), "MexuBusy, ") : printf_84 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1273), UInt<1>("h1")), "MloadStall, ") : printf_85 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1275), UInt<1>("h1")), "MstoreStall, ") : printf_86 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1277), UInt<1>("h1")), "ISUIssue, ") : printf_87 @[src/main/scala/nutcore/backend/fu/CSR.scala 885:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1279), UInt<1>("h1")), "\n\n\n") : printf_88 @[src/main/scala/nutcore/backend/fu/CSR.scala 886:15]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1281), UInt<1>("h1")), "%d, ", perfCnts_0) : printf_89 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1283), UInt<1>("h1")), "%d, ", perfCnts_2) : printf_90 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1285), UInt<1>("h1")), "%d, ", perfCnts_3) : printf_91 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1287), UInt<1>("h1")), "%d, ", perfCnts_4) : printf_92 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1289), UInt<1>("h1")), "%d, ", perfCnts_5) : printf_93 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1291), UInt<1>("h1")), "%d, ", perfCnts_6) : printf_94 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1293), UInt<1>("h1")), "%d, ", perfCnts_7) : printf_95 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1295), UInt<1>("h1")), "%d, ", perfCnts_8) : printf_96 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1297), UInt<1>("h1")), "%d, ", perfCnts_9) : printf_97 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1299), UInt<1>("h1")), "%d, ", perfCnts_10) : printf_98 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1301), UInt<1>("h1")), "%d, ", perfCnts_11) : printf_99 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1303), UInt<1>("h1")), "%d, ", perfCnts_14) : printf_100 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1305), UInt<1>("h1")), "%d, ", perfCnts_15) : printf_101 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1307), UInt<1>("h1")), "%d, ", perfCnts_16) : printf_102 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1309), UInt<1>("h1")), "%d, ", perfCnts_17) : printf_103 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1311), UInt<1>("h1")), "%d, ", perfCnts_18) : printf_104 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1313), UInt<1>("h1")), "%d, ", perfCnts_19) : printf_105 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1315), UInt<1>("h1")), "%d, ", perfCnts_20) : printf_106 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1317), UInt<1>("h1")), "%d, ", perfCnts_21) : printf_107 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1319), UInt<1>("h1")), "%d, ", perfCnts_22) : printf_108 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1321), UInt<1>("h1")), "%d, ", perfCnts_23) : printf_109 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1323), UInt<1>("h1")), "%d, ", perfCnts_25) : printf_110 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1325), UInt<1>("h1")), "%d, ", perfCnts_26) : printf_111 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1327), UInt<1>("h1")), "%d, ", perfCnts_27) : printf_112 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1329), UInt<1>("h1")), "%d, ", perfCnts_28) : printf_113 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1331), UInt<1>("h1")), "%d, ", perfCnts_29) : printf_114 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1333), UInt<1>("h1")), "%d, ", perfCnts_30) : printf_115 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1335), UInt<1>("h1")), "%d, ", perfCnts_31) : printf_116 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1337), UInt<1>("h1")), "%d, ", perfCnts_32) : printf_117 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1339), UInt<1>("h1")), "%d, ", perfCnts_49) : printf_118 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1341), UInt<1>("h1")), "%d, ", perfCnts_50) : printf_119 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1343), UInt<1>("h1")), "%d, ", perfCnts_51) : printf_120 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1345), UInt<1>("h1")), "%d, ", perfCnts_52) : printf_121 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1347), UInt<1>("h1")), "%d, ", perfCnts_53) : printf_122 @[src/main/scala/nutcore/backend/fu/CSR.scala 888:17]
    printf(clock, and(and(and(UInt<1>("h1"), nutcoretrap), _T_1349), UInt<1>("h1")), "\n\n\n") : printf_123 @[src/main/scala/nutcore/backend/fu/CSR.scala 889:15]

  module MOU :
    input clock : Clock
    input reset : UInt<1>
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/MOU.scala 38:14]
    input io_in_bits_func : UInt<7> @[src/main/scala/nutcore/backend/fu/MOU.scala 38:14]
    input io_cfIn_pc : UInt<39> @[src/main/scala/nutcore/backend/fu/MOU.scala 38:14]
    output io_redirect_target : UInt<39> @[src/main/scala/nutcore/backend/fu/MOU.scala 38:14]
    output io_redirect_valid : UInt<1> @[src/main/scala/nutcore/backend/fu/MOU.scala 38:14]
    input DISPLAY_ENABLE : UInt<1>
    output _WIRE_11 : UInt<1>
    output _WIRE_1_4 : UInt<1>

    node _io_redirect_target_T = add(io_cfIn_pc, UInt<3>("h4")) @[src/main/scala/nutcore/backend/fu/MOU.scala 49:36]
    node _io_redirect_target_T_1 = tail(_io_redirect_target_T, 1) @[src/main/scala/nutcore/backend/fu/MOU.scala 49:36]
    node _flushICache_T = eq(io_in_bits_func, UInt<1>("h1")) @[src/main/scala/nutcore/backend/fu/MOU.scala 52:36]
    node flushICache = and(io_in_valid, _flushICache_T) @[src/main/scala/nutcore/backend/fu/MOU.scala 52:27]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T = and(flushICache, enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_1 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_3 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _flushTLB_T = eq(io_in_bits_func, UInt<2>("h2")) @[src/main/scala/nutcore/backend/fu/MOU.scala 56:33]
    node flushTLB = and(io_in_valid, _flushTLB_T) @[src/main/scala/nutcore/backend/fu/MOU.scala 56:24]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_5 = and(flushTLB, enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_6 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_7 = eq(_T_6, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_8 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_9 = eq(_T_8, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _WIRE = flushICache @[src/main/scala/nutcore/backend/fu/MOU.scala 53:{33,33}]
    node _WIRE_1 = flushTLB @[src/main/scala/nutcore/backend/fu/MOU.scala 57:{33,33}]
    skip
    skip
    skip
    io_redirect_target <= _io_redirect_target_T_1 @[src/main/scala/nutcore/backend/fu/MOU.scala 49:22]
    skip
    io_redirect_valid <= io_in_valid @[src/main/scala/nutcore/backend/fu/MOU.scala 50:21]
    _WIRE_11 <= _WIRE
    _WIRE_1_4 <= _WIRE_1
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T), _T_2), UInt<1>("h1")), "[%d] MOU: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T), _T_4), UInt<1>("h1")), "Flush I$ at %x\n", io_cfIn_pc) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_5), _T_7), UInt<1>("h1")), "[%d] MOU: ", c_1) : printf_2 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_5), _T_9), UInt<1>("h1")), "Sfence.vma at %x\n", io_cfIn_pc) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]

  module EXU :
    input clock : Clock
    input reset : UInt<1>
    output io__in_ready : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_valid : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_instr : UInt<64> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_pc : UInt<39> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_pnpc : UInt<39> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_exceptionVec_0 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_exceptionVec_1 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_exceptionVec_2 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_exceptionVec_3 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_exceptionVec_5 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_exceptionVec_7 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_exceptionVec_8 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_exceptionVec_9 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_exceptionVec_10 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_exceptionVec_11 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_exceptionVec_12 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_exceptionVec_13 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_exceptionVec_14 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_exceptionVec_15 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_intrVec_0 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_intrVec_1 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_intrVec_2 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_intrVec_3 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_intrVec_4 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_intrVec_5 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_intrVec_6 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_intrVec_7 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_intrVec_8 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_intrVec_9 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_intrVec_10 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_intrVec_11 : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_brIdx : UInt<4> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_cf_crossPageIPFFix : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_ctrl_fuType : UInt<3> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_ctrl_fuOpType : UInt<7> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_ctrl_rfWen : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_ctrl_rfDest : UInt<5> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_ctrl_isNutCoreTrap : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_data_src1 : UInt<64> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_data_src2 : UInt<64> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__in_bits_data_imm : UInt<64> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__out_ready : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__out_valid : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__out_bits_decode_cf_instr : UInt<64> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__out_bits_decode_cf_pc : UInt<39> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__out_bits_decode_cf_redirect_target : UInt<39> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__out_bits_decode_cf_redirect_valid : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__out_bits_decode_ctrl_fuType : UInt<3> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__out_bits_decode_ctrl_rfWen : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__out_bits_decode_ctrl_rfDest : UInt<5> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__out_bits_isMMIO : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__out_bits_intrNO : UInt<64> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__out_bits_commits_0 : UInt<64> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__out_bits_commits_1 : UInt<64> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__out_bits_commits_2 : UInt<64> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__out_bits_commits_3 : UInt<64> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__out_bits_commits_4 : UInt<64> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__flush : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__dmem_req_ready : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__dmem_req_valid : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__dmem_req_bits_addr : UInt<39> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__dmem_req_bits_size : UInt<3> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__dmem_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__dmem_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__dmem_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__dmem_resp_ready : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__dmem_resp_valid : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__dmem_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__forward_valid : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__forward_wb_rfWen : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__forward_wb_rfDest : UInt<5> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__forward_wb_rfData : UInt<64> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__forward_fuType : UInt<3> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__memMMU_imem_priviledgeMode : UInt<2> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__memMMU_imem_status_sum : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__memMMU_imem_status_mxr : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__memMMU_dmem_priviledgeMode : UInt<2> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__memMMU_dmem_status_sum : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    output io__memMMU_dmem_status_mxr : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__memMMU_dmem_loadPF : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__memMMU_dmem_storePF : UInt<1> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io__memMMU_dmem_addr : UInt<39> @[src/main/scala/nutcore/backend/seq/EXU.scala 29:14]
    input io_extra_meip_0 : UInt<1>
    output REG_valid : UInt<1>
    output REG_pc : UInt<39>
    output REG_isMissPredict : UInt<1>
    output REG_actualTarget : UInt<39>
    output REG_actualTaken : UInt<1>
    output REG_fuOpType : UInt<7>
    output REG_btbType : UInt<2>
    output REG_isRVC : UInt<1>
    output _WIRE_6 : UInt<1>
    input _WIRE_1_0 : UInt<1>
    output satp : UInt<64>
    input DISPLAY_ENABLE : UInt<1>
    input _WIRE_1_1 : UInt<1>
    input _WIRE_8 : UInt<1>
    input _WIRE_11 : UInt<1>
    input _WIRE_2_2 : UInt<1>
    input io_extra_mtip : UInt<1>
    output _WIRE_12 : UInt<1>
    input falseWire : UInt<1>
    output _WIRE_1_4 : UInt<1>
    output _WIRE_14 : UInt<12>
    input _WIRE_2_3 : UInt<1>
    input _WIRE_16 : UInt<1>
    input _WIRE_17 : UInt<1>
    input r_0 : UInt<1>
    input io_extra_msip : UInt<1>
    input io_in_valid : UInt<1>

    inst alu of ALU @[src/main/scala/nutcore/backend/seq/EXU.scala 46:19]
    inst lsu of UnpipelinedLSU @[src/main/scala/nutcore/backend/seq/EXU.scala 54:19]
    inst mdu of MDU @[src/main/scala/nutcore/backend/seq/EXU.scala 63:19]
    inst csr of CSR @[src/main/scala/nutcore/backend/seq/EXU.scala 68:19]
    inst mou of MOU @[src/main/scala/nutcore/backend/seq/EXU.scala 82:19]
    node src1 = bits(io__in_bits_data_src1, 63, 0) @[src/main/scala/nutcore/backend/seq/EXU.scala 38:34]
    node src2 = bits(io__in_bits_data_src2, 63, 0) @[src/main/scala/nutcore/backend/seq/EXU.scala 39:34]
    node _fuValids_0_T = eq(io__in_bits_ctrl_fuType, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:57]
    node _fuValids_0_T_1 = and(_fuValids_0_T, io__in_valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:66]
    node _fuValids_0_T_2 = eq(io__flush, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:84]
    node _fuValids_0_T_3 = and(_fuValids_0_T_1, _fuValids_0_T_2) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:81]
    node _fuValids_1_T = eq(io__in_bits_ctrl_fuType, UInt<1>("h1")) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:57]
    node _fuValids_1_T_1 = and(_fuValids_1_T, io__in_valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:66]
    node _fuValids_1_T_2 = eq(io__flush, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:84]
    node _fuValids_1_T_3 = and(_fuValids_1_T_1, _fuValids_1_T_2) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:81]
    node _fuValids_2_T = eq(io__in_bits_ctrl_fuType, UInt<2>("h2")) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:57]
    node _fuValids_2_T_1 = and(_fuValids_2_T, io__in_valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:66]
    node _fuValids_2_T_2 = eq(io__flush, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:84]
    node _fuValids_2_T_3 = and(_fuValids_2_T_1, _fuValids_2_T_2) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:81]
    node _fuValids_3_T = eq(io__in_bits_ctrl_fuType, UInt<2>("h3")) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:57]
    node _fuValids_3_T_1 = and(_fuValids_3_T, io__in_valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:66]
    node _fuValids_3_T_2 = eq(io__flush, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:84]
    node _fuValids_3_T_3 = and(_fuValids_3_T_1, _fuValids_3_T_2) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:81]
    node _fuValids_4_T = eq(io__in_bits_ctrl_fuType, UInt<3>("h4")) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:57]
    node _fuValids_4_T_1 = and(_fuValids_4_T, io__in_valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:66]
    node _fuValids_4_T_2 = eq(io__flush, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:84]
    node _fuValids_4_T_3 = and(_fuValids_4_T_1, _fuValids_4_T_2) @[src/main/scala/nutcore/backend/seq/EXU.scala 44:81]
    node _io_out_bits_isMMIO_T = xor(io__in_bits_cf_pc, UInt<30>("h30000000")) @[src/main/scala/nutcore/NutCore.scala 87:11]
    node _io_out_bits_isMMIO_T_1 = bits(_io_out_bits_isMMIO_T, 31, 28) @[src/main/scala/nutcore/NutCore.scala 87:24]
    node _io_out_bits_isMMIO_T_2 = eq(_io_out_bits_isMMIO_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/NutCore.scala 87:44]
    node _io_out_bits_isMMIO_T_3 = xor(io__in_bits_cf_pc, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 87:11]
    node _io_out_bits_isMMIO_T_4 = bits(_io_out_bits_isMMIO_T_3, 31, 30) @[src/main/scala/nutcore/NutCore.scala 87:24]
    node _io_out_bits_isMMIO_T_5 = eq(_io_out_bits_isMMIO_T_4, UInt<1>("h0")) @[src/main/scala/nutcore/NutCore.scala 87:44]
    node _io_out_bits_isMMIO_T_6 = or(_io_out_bits_isMMIO_T_2, _io_out_bits_isMMIO_T_5) @[src/main/scala/nutcore/NutCore.scala 88:15]
    node _io_out_bits_isMMIO_T_7 = and(_io_out_bits_isMMIO_T_6, io__out_valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 59:81]
    node _io_out_bits_isMMIO_T_8 = or(lsu.io__isMMIO, _io_out_bits_isMMIO_T_7) @[src/main/scala/nutcore/backend/seq/EXU.scala 59:39]
    node _csr_io_instrValid_T = eq(io__flush, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 73:39]
    node _csr_io_instrValid_T_1 = and(io__in_valid, _csr_io_instrValid_T) @[src/main/scala/nutcore/backend/seq/EXU.scala 73:36]
    node lsuTlbPF = lsu.io__dtlbPF @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 44:12 src/main/scala/nutcore/backend/seq/EXU.scala 55:26]
    node _io_out_bits_decode_ctrl_rfWen_T = eq(lsuTlbPF, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:28]
    node _io_out_bits_decode_ctrl_rfWen_T_1 = eq(lsu.io__loadAddrMisaligned, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:41]
    node _io_out_bits_decode_ctrl_rfWen_T_2 = and(_io_out_bits_decode_ctrl_rfWen_T, _io_out_bits_decode_ctrl_rfWen_T_1) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:38]
    node _io_out_bits_decode_ctrl_rfWen_T_3 = eq(lsu.io__storeAddrMisaligned, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:71]
    node _io_out_bits_decode_ctrl_rfWen_T_4 = and(_io_out_bits_decode_ctrl_rfWen_T_2, _io_out_bits_decode_ctrl_rfWen_T_3) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:68]
    node fuValids_1 = _fuValids_1_T_3 @[src/main/scala/nutcore/backend/seq/EXU.scala 43:22 44:46]
    node _io_out_bits_decode_ctrl_rfWen_T_5 = eq(fuValids_1, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:102]
    node _io_out_bits_decode_ctrl_rfWen_T_6 = or(_io_out_bits_decode_ctrl_rfWen_T_4, _io_out_bits_decode_ctrl_rfWen_T_5) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:99]
    node _io_out_bits_decode_ctrl_rfWen_T_7 = and(io__in_bits_ctrl_rfWen, _io_out_bits_decode_ctrl_rfWen_T_6) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:24]
    node fuValids_3 = _fuValids_3_T_3 @[src/main/scala/nutcore/backend/seq/EXU.scala 43:22 44:46]
    node _io_out_bits_decode_ctrl_rfWen_T_8 = and(csr.io_wenFix, fuValids_3) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:144]
    node _io_out_bits_decode_ctrl_rfWen_T_9 = eq(_io_out_bits_decode_ctrl_rfWen_T_8, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:128]
    node _io_out_bits_decode_ctrl_rfWen_T_10 = and(_io_out_bits_decode_ctrl_rfWen_T_7, _io_out_bits_decode_ctrl_rfWen_T_9) @[src/main/scala/nutcore/backend/seq/EXU.scala 90:125]
    node _io_out_bits_decode_cf_redirect_T_target = mux(csr.io_redirect_valid, csr.io_redirect_target, alu.io_redirect_target) @[src/main/scala/nutcore/backend/seq/EXU.scala 100:10]
    skip
    node _io_out_bits_decode_cf_redirect_T_valid = mux(csr.io_redirect_valid, csr.io_redirect_valid, alu.io_redirect_valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 100:10]
    node _io_out_bits_decode_cf_redirect_T_1_target = mux(mou.io_redirect_valid, mou.io_redirect_target, _io_out_bits_decode_cf_redirect_T_target) @[src/main/scala/nutcore/backend/seq/EXU.scala 99:8]
    skip
    node _io_out_bits_decode_cf_redirect_T_1_valid = mux(mou.io_redirect_valid, mou.io_redirect_valid, _io_out_bits_decode_cf_redirect_T_valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 99:8]
    node _T = or(mou.io_redirect_valid, csr.io_redirect_valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 102:31]
    node _T_1 = or(_T, alu.io_redirect_valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 102:56]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_2 = and(_T_1, enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_3 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_5 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_6 = eq(_T_5, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_7 = or(mou.io_redirect_valid, csr.io_redirect_valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 103:31]
    node _T_8 = or(_T_7, alu.io_redirect_valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 103:56]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_9 = and(_T_8, enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_10 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_11 = eq(_T_10, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_12 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_13 = eq(_T_12, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _io_out_valid_T = eq(UInt<1>("h1"), io__in_bits_ctrl_fuType) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_out_valid_T_1 = mux(_io_out_valid_T, lsu.io__out_valid, UInt<1>("h1")) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_out_valid_T_2 = eq(UInt<2>("h2"), io__in_bits_ctrl_fuType) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_out_valid_T_3 = mux(_io_out_valid_T_2, mdu.io_out_valid, _io_out_valid_T_1) @[src/main/scala/chisel3/util/Mux.scala 77:13]
    node _io_out_valid_T_4 = and(io__in_valid, _io_out_valid_T_3) @[src/main/scala/nutcore/backend/seq/EXU.scala 106:31]
    node _io_in_ready_T = eq(io__in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 117:18]
    node _io_in_ready_T_1 = and(io__out_ready, io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/backend/seq/EXU.scala 117:31]
    node _io_forward_wb_rfData_T = and(alu.io_out_ready, alu.io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_forward_wb_rfData_T_1 = mux(_io_forward_wb_rfData_T, alu.io_out_bits, lsu.io__out_bits) @[src/main/scala/nutcore/backend/seq/EXU.scala 122:30]
    node isBru = bits(io__in_bits_ctrl_fuOpType, 4, 4) @[src/main/scala/nutcore/backend/fu/ALU.scala 62:31]
    node _T_14 = and(alu.io_out_ready, alu.io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_15 = eq(isBru, UInt<1>("h0")) @[src/main/scala/nutcore/backend/seq/EXU.scala 126:53]
    node _T_16 = and(_T_14, _T_15) @[src/main/scala/nutcore/backend/seq/EXU.scala 126:50]
    node _T_17 = and(alu.io_out_ready, alu.io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_18 = and(_T_17, isBru) @[src/main/scala/nutcore/backend/seq/EXU.scala 127:50]
    node _T_19 = and(lsu.io__out_ready, lsu.io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_20 = and(mdu.io_out_ready, mdu.io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_21 = and(csr.io_out_ready, csr.io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _nutcoretrap_T = and(io__in_bits_ctrl_isNutCoreTrap, io__in_valid) @[src/main/scala/nutcore/backend/seq/EXU.scala 135:62]
    node _WIRE_16_0 = alu._WIRE_16_0
    node setLrAddr = lsu.setLrAddr_0
    node _WIRE_3 = _T_20 @[src/main/scala/nutcore/backend/seq/EXU.scala 129:{33,33}]
    node _WIRE_3_1 = _WIRE_3
    node _WIRE_18 = lsu._WIRE_16
    node _WIRE_11_0 = alu._WIRE_11_0
    node _WIRE_14_0 = alu._WIRE_14_0
    node r_1 = lsu.r_1
    node io_in_bits_src1 = lsu.io_in_bits_src1
    node nutcoretrap = _nutcoretrap_T @[src/main/scala/nutcore/backend/seq/EXU.scala 135:{31,31}]
    node nutcoretrap_0 = nutcoretrap
    node _WIRE_12_0 = alu._WIRE_12_0
    node setLrVal = lsu.setLrVal_0
    skip
    node _WIRE_1 = _T_18 @[src/main/scala/nutcore/backend/seq/EXU.scala 127:{33,33}]
    node _WIRE_1_3 = _WIRE_1
    node _WIRE_1_2 = alu._WIRE_1_2
    node _WIRE_7_0 = alu._WIRE_7_0
    node _WIRE_8_0 = alu._WIRE_8_0
    node r = lsu.r
    node _WIRE_9 = alu._WIRE_9_0
    node _WIRE_10 = alu._WIRE_10_0
    node _WIRE_3_0 = alu._WIRE_3_0
    node _WIRE_4_1 = alu._WIRE_4_1
    node _WIRE_5_0 = alu._WIRE_5_0
    node _WIRE_6_0 = alu._WIRE_6_0
    node _WIRE_4 = _T_21 @[src/main/scala/nutcore/backend/seq/EXU.scala 130:{33,33}]
    node _WIRE_4_0 = _WIRE_4
    node _WIRE_13 = alu._WIRE_13_0
    skip
    node _WIRE_15 = alu._WIRE_15_0
    node _WIRE = _T_16 @[src/main/scala/nutcore/backend/seq/EXU.scala 126:{33,33}]
    node _WIRE_7 = _WIRE
    node io_isMMIO = lsu.io_isMMIO
    node lrAddr = csr.lrAddr_0
    node _WIRE_2 = _T_19 @[src/main/scala/nutcore/backend/seq/EXU.scala 128:{33,33}]
    node _WIRE_2_1 = _WIRE_2
    node _WIRE_0 = mdu._WIRE_0
    node _WIRE_2_0 = alu._WIRE_2_0
    node lr = csr.lr_0
    node setLr = lsu.setLr_0
    node fuValids_0 = _fuValids_0_T_3 @[src/main/scala/nutcore/backend/seq/EXU.scala 43:22 44:46]
    node fuValids_2 = _fuValids_2_T_3 @[src/main/scala/nutcore/backend/seq/EXU.scala 43:22 44:46]
    node fuValids_4 = _fuValids_4_T_3 @[src/main/scala/nutcore/backend/seq/EXU.scala 43:22 44:46]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io__in_ready <= _io_in_ready_T_2 @[src/main/scala/nutcore/backend/seq/EXU.scala 117:15]
    io__out_valid <= _io_out_valid_T_4 @[src/main/scala/nutcore/backend/seq/EXU.scala 106:16]
    io__out_bits_decode_cf_instr <= io__in_bits_cf_instr @[src/main/scala/nutcore/backend/seq/EXU.scala 95:31]
    io__out_bits_decode_cf_pc <= io__in_bits_cf_pc @[src/main/scala/nutcore/backend/seq/EXU.scala 94:28]
    skip
    io__out_bits_decode_cf_redirect_target <= _io_out_bits_decode_cf_redirect_T_1_target @[src/main/scala/nutcore/backend/seq/EXU.scala 98:34]
    skip
    io__out_bits_decode_cf_redirect_valid <= _io_out_bits_decode_cf_redirect_T_1_valid @[src/main/scala/nutcore/backend/seq/EXU.scala 98:34]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io__out_bits_decode_ctrl_fuType <= io__in_bits_ctrl_fuType @[src/main/scala/nutcore/backend/seq/EXU.scala 92:14]
    skip
    skip
    skip
    io__out_bits_decode_ctrl_rfWen <= _io_out_bits_decode_ctrl_rfWen_T_10 @[src/main/scala/nutcore/backend/seq/EXU.scala 90:13]
    io__out_bits_decode_ctrl_rfDest <= io__in_bits_ctrl_rfDest @[src/main/scala/nutcore/backend/seq/EXU.scala 91:14]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io__out_bits_isMMIO <= _io_out_bits_isMMIO_T_8 @[src/main/scala/nutcore/backend/seq/EXU.scala 59:22]
    io__out_bits_intrNO <= csr.io_intrNO @[src/main/scala/nutcore/backend/seq/EXU.scala 75:22]
    io__out_bits_commits_0 <= alu.io_out_bits @[src/main/scala/nutcore/backend/seq/EXU.scala 111:35]
    io__out_bits_commits_1 <= lsu.io__out_bits @[src/main/scala/nutcore/backend/seq/EXU.scala 112:35]
    io__out_bits_commits_2 <= mdu.io_out_bits @[src/main/scala/nutcore/backend/seq/EXU.scala 114:35]
    io__out_bits_commits_3 <= csr.io_out_bits @[src/main/scala/nutcore/backend/seq/EXU.scala 113:35]
    io__out_bits_commits_4 <= UInt<64>("h0") @[src/main/scala/nutcore/backend/seq/EXU.scala 115:35]
    io__dmem_req_valid <= lsu.io__dmem_req_valid @[src/main/scala/nutcore/backend/seq/EXU.scala 60:11]
    io__dmem_req_bits_addr <= lsu.io__dmem_req_bits_addr @[src/main/scala/nutcore/backend/seq/EXU.scala 60:11]
    io__dmem_req_bits_size <= lsu.io__dmem_req_bits_size @[src/main/scala/nutcore/backend/seq/EXU.scala 60:11]
    io__dmem_req_bits_cmd <= lsu.io__dmem_req_bits_cmd @[src/main/scala/nutcore/backend/seq/EXU.scala 60:11]
    io__dmem_req_bits_wmask <= lsu.io__dmem_req_bits_wmask @[src/main/scala/nutcore/backend/seq/EXU.scala 60:11]
    io__dmem_req_bits_wdata <= lsu.io__dmem_req_bits_wdata @[src/main/scala/nutcore/backend/seq/EXU.scala 60:11]
    io__dmem_resp_ready <= lsu.io__dmem_resp_ready @[src/main/scala/nutcore/backend/seq/EXU.scala 60:11]
    io__forward_valid <= io__in_valid @[src/main/scala/nutcore/backend/seq/EXU.scala 119:20]
    io__forward_wb_rfWen <= io__in_bits_ctrl_rfWen @[src/main/scala/nutcore/backend/seq/EXU.scala 120:23]
    io__forward_wb_rfDest <= io__in_bits_ctrl_rfDest @[src/main/scala/nutcore/backend/seq/EXU.scala 121:24]
    io__forward_wb_rfData <= _io_forward_wb_rfData_T_1 @[src/main/scala/nutcore/backend/seq/EXU.scala 122:24]
    io__forward_fuType <= io__in_bits_ctrl_fuType @[src/main/scala/nutcore/backend/seq/EXU.scala 123:21]
    io__memMMU_imem_priviledgeMode <= csr.io_imemMMU_priviledgeMode @[src/main/scala/nutcore/backend/seq/EXU.scala 79:18]
    io__memMMU_imem_status_sum <= csr.io_imemMMU_status_sum @[src/main/scala/nutcore/backend/seq/EXU.scala 79:18]
    io__memMMU_imem_status_mxr <= csr.io_imemMMU_status_mxr @[src/main/scala/nutcore/backend/seq/EXU.scala 79:18]
    io__memMMU_dmem_priviledgeMode <= csr.io_dmemMMU_priviledgeMode @[src/main/scala/nutcore/backend/seq/EXU.scala 80:18]
    io__memMMU_dmem_status_sum <= csr.io_dmemMMU_status_sum @[src/main/scala/nutcore/backend/seq/EXU.scala 80:18]
    io__memMMU_dmem_status_mxr <= csr.io_dmemMMU_status_mxr @[src/main/scala/nutcore/backend/seq/EXU.scala 80:18]
    REG_valid <= alu.REG_0_valid
    REG_pc <= alu.REG_0_pc
    REG_isMissPredict <= alu.REG_0_isMissPredict
    REG_actualTarget <= alu.REG_0_actualTarget
    REG_actualTaken <= alu.REG_0_actualTaken
    REG_fuOpType <= alu.REG_0_fuOpType
    REG_btbType <= alu.REG_0_btbType
    REG_isRVC <= alu.REG_0_isRVC
    _WIRE_6 <= lsu._WIRE_4
    satp <= csr.satp_0
    _WIRE_12 <= mou._WIRE_11
    _WIRE_1_4 <= mou._WIRE_1_4
    _WIRE_14 <= csr._WIRE_4
    alu.clock <= clock
    alu.reset <= reset
    alu.io_in_valid <= fuValids_0 @[src/main/scala/nutcore/backend/fu/ALU.scala 80:16]
    alu.io_in_bits_src1 <= src1 @[src/main/scala/nutcore/backend/fu/ALU.scala 81:15]
    alu.io_in_bits_src2 <= src2 @[src/main/scala/nutcore/backend/fu/ALU.scala 82:15]
    alu.io_in_bits_func <= io__in_bits_ctrl_fuOpType @[src/main/scala/nutcore/backend/fu/ALU.scala 83:15]
    alu.io_out_ready <= UInt<1>("h1") @[src/main/scala/nutcore/backend/seq/EXU.scala 50:20]
    alu.io_cfIn_instr <= io__in_bits_cf_instr @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    alu.io_cfIn_pc <= io__in_bits_cf_pc @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    alu.io_cfIn_pnpc <= io__in_bits_cf_pnpc @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    alu.io_cfIn_brIdx <= io__in_bits_cf_brIdx @[src/main/scala/nutcore/backend/seq/EXU.scala 48:15]
    skip
    skip
    skip
    skip
    alu.io_offset <= io__in_bits_data_imm @[src/main/scala/nutcore/backend/seq/EXU.scala 49:17]
    alu.DISPLAY_ENABLE <= DISPLAY_ENABLE
    lsu.clock <= clock
    lsu.reset <= reset
    lsu.io__in_valid <= fuValids_1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 40:16]
    lsu.io__in_bits_src1 <= src1 @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 41:15]
    lsu.io__in_bits_src2 <= io__in_bits_data_imm @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 42:15]
    lsu.io__in_bits_func <= io__in_bits_ctrl_fuOpType @[src/main/scala/nutcore/backend/fu/UnpipelinedLSU.scala 43:15]
    lsu.io__out_ready <= UInt<1>("h1") @[src/main/scala/nutcore/backend/seq/EXU.scala 61:20]
    lsu.io__wdata <= src2 @[src/main/scala/nutcore/backend/seq/EXU.scala 57:16]
    lsu.io__instr <= bits(io__in_bits_cf_instr, 31, 0) @[src/main/scala/nutcore/backend/seq/EXU.scala 58:16]
    lsu.io__dmem_req_ready <= io__dmem_req_ready @[src/main/scala/nutcore/backend/seq/EXU.scala 60:11]
    lsu.io__dmem_resp_valid <= io__dmem_resp_valid @[src/main/scala/nutcore/backend/seq/EXU.scala 60:11]
    skip
    lsu.io__dmem_resp_bits_rdata <= io__dmem_resp_bits_rdata @[src/main/scala/nutcore/backend/seq/EXU.scala 60:11]
    lsu.lr_0 <= lr
    lsu.lr_addr <= lrAddr
    lsu.DISPLAY_ENABLE <= DISPLAY_ENABLE
    lsu.DTLBPF <= _WIRE_1_1
    lsu.DTLBENABLE <= _WIRE_2_3
    lsu.DTLBFINISH <= _WIRE_16
    lsu.lsuMMIO_0 <= _WIRE_17
    mdu.clock <= clock
    mdu.reset <= reset
    mdu.io_in_valid <= fuValids_2 @[src/main/scala/nutcore/backend/fu/MDU.scala 140:16]
    mdu.io_in_bits_src1 <= src1 @[src/main/scala/nutcore/backend/fu/MDU.scala 141:15]
    mdu.io_in_bits_src2 <= src2 @[src/main/scala/nutcore/backend/fu/MDU.scala 142:15]
    mdu.io_in_bits_func <= io__in_bits_ctrl_fuOpType @[src/main/scala/nutcore/backend/fu/MDU.scala 143:15]
    mdu.io_out_ready <= UInt<1>("h1") @[src/main/scala/nutcore/backend/seq/EXU.scala 65:20]
    mdu.DISPLAY_ENABLE <= DISPLAY_ENABLE
    csr.clock <= clock
    csr.reset <= reset
    csr.io_in_valid <= fuValids_3 @[src/main/scala/nutcore/backend/fu/CSR.scala 197:16]
    csr.io_in_bits_src1 <= src1 @[src/main/scala/nutcore/backend/fu/CSR.scala 198:15]
    csr.io_in_bits_src2 <= src2 @[src/main/scala/nutcore/backend/fu/CSR.scala 199:15]
    csr.io_in_bits_func <= io__in_bits_ctrl_fuOpType @[src/main/scala/nutcore/backend/fu/CSR.scala 200:15]
    csr.io_out_ready <= UInt<1>("h1") @[src/main/scala/nutcore/backend/seq/EXU.scala 77:20]
    csr.io_cfIn_instr <= io__in_bits_cf_instr @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_pc <= io__in_bits_cf_pc @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    skip
    skip
    skip
    skip
    csr.io_cfIn_exceptionVec_0 <= io__in_bits_cf_exceptionVec_0 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_exceptionVec_1 <= io__in_bits_cf_exceptionVec_1 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_exceptionVec_2 <= io__in_bits_cf_exceptionVec_2 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_exceptionVec_3 <= io__in_bits_cf_exceptionVec_3 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_exceptionVec_4 <= lsu.io__loadAddrMisaligned @[src/main/scala/nutcore/backend/seq/EXU.scala 71:48]
    csr.io_cfIn_exceptionVec_5 <= io__in_bits_cf_exceptionVec_5 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_exceptionVec_6 <= lsu.io__storeAddrMisaligned @[src/main/scala/nutcore/backend/seq/EXU.scala 72:49]
    csr.io_cfIn_exceptionVec_7 <= io__in_bits_cf_exceptionVec_7 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_exceptionVec_8 <= io__in_bits_cf_exceptionVec_8 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_exceptionVec_9 <= io__in_bits_cf_exceptionVec_9 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_exceptionVec_10 <= io__in_bits_cf_exceptionVec_10 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_exceptionVec_11 <= io__in_bits_cf_exceptionVec_11 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_exceptionVec_12 <= io__in_bits_cf_exceptionVec_12 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_exceptionVec_13 <= io__in_bits_cf_exceptionVec_13 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_exceptionVec_14 <= io__in_bits_cf_exceptionVec_14 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_exceptionVec_15 <= io__in_bits_cf_exceptionVec_15 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_intrVec_0 <= io__in_bits_cf_intrVec_0 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_intrVec_1 <= io__in_bits_cf_intrVec_1 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_intrVec_2 <= io__in_bits_cf_intrVec_2 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_intrVec_3 <= io__in_bits_cf_intrVec_3 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_intrVec_4 <= io__in_bits_cf_intrVec_4 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_intrVec_5 <= io__in_bits_cf_intrVec_5 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_intrVec_6 <= io__in_bits_cf_intrVec_6 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_intrVec_7 <= io__in_bits_cf_intrVec_7 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_intrVec_8 <= io__in_bits_cf_intrVec_8 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_intrVec_9 <= io__in_bits_cf_intrVec_9 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_intrVec_10 <= io__in_bits_cf_intrVec_10 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    csr.io_cfIn_intrVec_11 <= io__in_bits_cf_intrVec_11 @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    skip
    skip
    csr.io_cfIn_crossPageIPFFix <= io__in_bits_cf_crossPageIPFFix @[src/main/scala/nutcore/backend/seq/EXU.scala 70:15]
    skip
    skip
    csr.io_instrValid <= _csr_io_instrValid_T_1 @[src/main/scala/nutcore/backend/seq/EXU.scala 73:21]
    csr.io_isBackendException <= UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/EXU.scala 76:29]
    skip
    skip
    skip
    csr.io_dmemMMU_loadPF <= io__memMMU_dmem_loadPF @[src/main/scala/nutcore/backend/seq/EXU.scala 80:18]
    csr.io_dmemMMU_storePF <= io__memMMU_dmem_storePF @[src/main/scala/nutcore/backend/seq/EXU.scala 80:18]
    csr.io_dmemMMU_addr <= io__memMMU_dmem_addr @[src/main/scala/nutcore/backend/seq/EXU.scala 80:18]
    csr.set_lr <= setLr
    csr.MbpBWrong <= _WIRE_2_0
    csr.perfCntCondMmulInstr <= _WIRE_0
    csr.meip_0 <= io_extra_meip_0
    csr.perfCntCondMlsuInstr <= _WIRE_2_1
    csr.perfCntCondMexuBusy <= _WIRE_1_0
    csr.perfCntCondMmmioInstr <= io_isMMIO
    csr.perfCntCondMaluInstr <= _WIRE_7
    csr.MbpRRight <= _WIRE_15
    csr.DISPLAY_ENABLE <= DISPLAY_ENABLE
    csr.MbpIRight <= _WIRE_13
    csr.perfCntCondMcsrInstr <= _WIRE_4_0
    csr.Custom4 <= _WIRE_6_0
    csr.Custom3 <= _WIRE_5_0
    csr.perfCntCondMifuFlush <= _WIRE_8
    csr.Custom2 <= _WIRE_4_1
    csr.Custom1 <= _WIRE_3_0
    csr.Custom8 <= _WIRE_10
    csr.Custom7 <= _WIRE_9
    csr.perfCntCondMrawStall <= _WIRE_11
    csr.perfCntCondMloadStall <= r
    csr.Custom6 <= _WIRE_8_0
    csr.Custom5 <= _WIRE_7_0
    csr.perfCntCondISUIssue <= _WIRE_2_2
    csr.mtip_0 <= io_extra_mtip
    csr.perfCntCondMultiCommit <= falseWire
    csr.MbpBRight <= _WIRE_1_2
    csr.perfCntCondMbruInstr <= _WIRE_1_3
    csr.set_lr_val <= setLrVal
    csr.MbpJWrong <= _WIRE_12_0
    csr.nutcoretrap_0 <= nutcoretrap_0
    csr.LSUADDR <= io_in_bits_src1
    csr.perfCntCondMstoreStall <= r_1
    csr.MbpIWrong <= _WIRE_14_0
    csr.MbpJRight <= _WIRE_11_0
    csr.perfCntCondMloadInstr <= _WIRE_18
    csr.perfCntCondMmduInstr <= _WIRE_3_1
    csr.set_lr_addr <= setLrAddr
    csr.perfCntCondMimemStall <= r_0
    csr.MbpRWrong <= _WIRE_16_0
    csr.msip_0 <= io_extra_msip
    csr.perfCntCondMinstret <= io_in_valid
    mou.clock <= clock
    mou.reset <= reset
    mou.io_in_valid <= fuValids_4 @[src/main/scala/nutcore/backend/fu/MOU.scala 42:16]
    skip
    skip
    mou.io_in_bits_func <= io__in_bits_ctrl_fuOpType @[src/main/scala/nutcore/backend/fu/MOU.scala 45:15]
    skip
    skip
    mou.io_cfIn_pc <= io__in_bits_cf_pc @[src/main/scala/nutcore/backend/seq/EXU.scala 85:15]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    mou.DISPLAY_ENABLE <= DISPLAY_ENABLE
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T_2), _T_4), UInt<1>("h1")), "[%d] EXU: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_2), _T_6), UInt<1>("h1")), "[REDIRECT] mou %x csr %x alu %x \n", mou.io_redirect_valid, csr.io_redirect_valid, alu.io_redirect_valid) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_9), _T_11), UInt<1>("h1")), "[%d] EXU: ", c_1) : printf_2 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_9), _T_13), UInt<1>("h1")), "[REDIRECT] flush: %d mou %x csr %x alu %x\n", io__flush, mou.io_redirect_target, csr.io_redirect_target, alu.io_redirect_target) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]

  module WBU :
    input clock : Clock
    input reset : UInt<1>
    output io__in_ready : UInt<1> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    input io__in_valid : UInt<1> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    input io__in_bits_decode_cf_instr : UInt<64> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    input io__in_bits_decode_cf_pc : UInt<39> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    input io__in_bits_decode_cf_redirect_target : UInt<39> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    input io__in_bits_decode_cf_redirect_valid : UInt<1> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    input io__in_bits_decode_ctrl_fuType : UInt<3> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    input io__in_bits_decode_ctrl_rfWen : UInt<1> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    input io__in_bits_decode_ctrl_rfDest : UInt<5> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    input io__in_bits_isMMIO : UInt<1> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    input io__in_bits_intrNO : UInt<64> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    input io__in_bits_commits_0 : UInt<64> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    input io__in_bits_commits_1 : UInt<64> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    input io__in_bits_commits_2 : UInt<64> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    input io__in_bits_commits_3 : UInt<64> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    input io__in_bits_commits_4 : UInt<64> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    output io__wb_rfWen : UInt<1> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    output io__wb_rfDest : UInt<5> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    output io__wb_rfData : UInt<64> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    output io__redirect_target : UInt<39> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    output io__redirect_valid : UInt<1> @[src/main/scala/nutcore/backend/seq/WBU.scala 26:14]
    input DISPLAY_ENABLE : UInt<1>
    output falseWire_0 : UInt<1>
    output io_in_valid : UInt<1>

    node _io_wb_rfWen_T = and(io__in_bits_decode_ctrl_rfWen, io__in_valid) @[src/main/scala/nutcore/backend/seq/WBU.scala 32:47]
    node _GEN_0 = validif(eq(UInt<1>("h0"), io__in_bits_decode_ctrl_fuType), io__in_bits_commits_0) @[src/main/scala/nutcore/backend/seq/WBU.scala 34:{16,16}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io__in_bits_decode_ctrl_fuType), io__in_bits_commits_1, _GEN_0) @[src/main/scala/nutcore/backend/seq/WBU.scala 34:{16,16}]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io__in_bits_decode_ctrl_fuType), io__in_bits_commits_2, _GEN_1) @[src/main/scala/nutcore/backend/seq/WBU.scala 34:{16,16}]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io__in_bits_decode_ctrl_fuType), io__in_bits_commits_3, _GEN_2) @[src/main/scala/nutcore/backend/seq/WBU.scala 34:{16,16}]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io__in_bits_decode_ctrl_fuType), io__in_bits_commits_4, _GEN_3) @[src/main/scala/nutcore/backend/seq/WBU.scala 34:{16,16}]
    node _io_redirect_valid_T = and(io__in_bits_decode_cf_redirect_valid, io__in_valid) @[src/main/scala/nutcore/backend/seq/WBU.scala 39:60]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T = and(io__in_valid, enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_1 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_3 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _io_in_bits_commits_io_in_bits_decode_ctrl_fuType = _GEN_4 @[src/main/scala/nutcore/backend/seq/WBU.scala 34:16]
    node falseWire = UInt<1>("h0") @[src/main/scala/nutcore/backend/seq/WBU.scala 43:{27,27}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io__in_ready <= UInt<1>("h1") @[src/main/scala/nutcore/backend/seq/WBU.scala 36:15]
    io__wb_rfWen <= _io_wb_rfWen_T @[src/main/scala/nutcore/backend/seq/WBU.scala 32:15]
    io__wb_rfDest <= io__in_bits_decode_ctrl_rfDest @[src/main/scala/nutcore/backend/seq/WBU.scala 33:16]
    io__wb_rfData <= _io_in_bits_commits_io_in_bits_decode_ctrl_fuType @[src/main/scala/nutcore/backend/seq/WBU.scala 34:16]
    io__redirect_target <= io__in_bits_decode_cf_redirect_target @[src/main/scala/nutcore/backend/seq/WBU.scala 38:15]
    skip
    io__redirect_valid <= _io_redirect_valid_T @[src/main/scala/nutcore/backend/seq/WBU.scala 39:21]
    falseWire_0 <= falseWire
    io_in_valid <= io__in_valid
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T), _T_2), UInt<1>("h1")), "[%d] WBU: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T), _T_4), UInt<1>("h1")), "[COMMIT] pc = 0x%x inst %x wen %x wdst %x wdata %x mmio %x intrNO %x\n", io__in_bits_decode_cf_pc, io__in_bits_decode_cf_instr, io__wb_rfWen, io__wb_rfDest, io__wb_rfData, io__in_bits_isMMIO, io__in_bits_intrNO) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]

  module Backend_inorder :
    input clock : Clock
    input reset : UInt<1>
    output io_in_0_ready : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_valid : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_instr : UInt<64> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_pc : UInt<39> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_pnpc : UInt<39> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_exceptionVec_0 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_exceptionVec_1 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_exceptionVec_2 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_exceptionVec_3 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_exceptionVec_5 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_exceptionVec_7 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_exceptionVec_8 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_exceptionVec_9 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_exceptionVec_10 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_exceptionVec_11 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_exceptionVec_12 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_exceptionVec_13 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_exceptionVec_14 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_exceptionVec_15 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_intrVec_0 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_intrVec_1 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_intrVec_2 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_intrVec_3 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_intrVec_4 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_intrVec_5 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_intrVec_6 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_intrVec_7 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_intrVec_8 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_intrVec_9 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_intrVec_10 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_intrVec_11 : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_brIdx : UInt<4> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_cf_crossPageIPFFix : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_ctrl_src1Type : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_ctrl_src2Type : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_ctrl_fuType : UInt<3> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_ctrl_fuOpType : UInt<7> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_ctrl_rfSrc1 : UInt<5> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_ctrl_rfSrc2 : UInt<5> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_ctrl_rfWen : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_ctrl_rfDest : UInt<5> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_ctrl_isNutCoreTrap : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_0_bits_data_imm : UInt<64> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    output io_in_1_ready : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_in_1_valid : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_flush : UInt<2> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_dmem_req_ready : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    output io_dmem_req_valid : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    output io_dmem_req_bits_addr : UInt<39> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    output io_dmem_req_bits_size : UInt<3> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    output io_dmem_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    output io_dmem_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    output io_dmem_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    output io_dmem_resp_ready : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_dmem_resp_valid : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_dmem_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    output io_memMMU_imem_priviledgeMode : UInt<2> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    output io_memMMU_imem_status_sum : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    output io_memMMU_imem_status_mxr : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    output io_memMMU_dmem_priviledgeMode : UInt<2> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    output io_memMMU_dmem_status_sum : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    output io_memMMU_dmem_status_mxr : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_memMMU_dmem_loadPF : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_memMMU_dmem_storePF : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_memMMU_dmem_addr : UInt<39> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    output io_redirect_target : UInt<39> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    output io_redirect_valid : UInt<1> @[src/main/scala/nutcore/backend/ooo/Backend.scala 669:14]
    input io_extra_meip_0 : UInt<1>
    output REG_valid : UInt<1>
    output REG_pc : UInt<39>
    output REG_isMissPredict : UInt<1>
    output REG_actualTarget : UInt<39>
    output REG_actualTaken : UInt<1>
    output REG_fuOpType : UInt<7>
    output REG_btbType : UInt<2>
    output REG_isRVC : UInt<1>
    output _WIRE_1 : UInt<1>
    output satp : UInt<64>
    input _WIRE_4 : UInt<1>
    input _WIRE_1_1 : UInt<1>
    input _WIRE_7 : UInt<1>
    input io_extra_mtip : UInt<1>
    output _WIRE_11 : UInt<1>
    output _WIRE_1_4 : UInt<1>
    output _WIRE_14 : UInt<12>
    input _WIRE_2_2 : UInt<1>
    input _WIRE_16 : UInt<1>
    input _WIRE_17 : UInt<1>
    input r_0 : UInt<1>
    input io_extra_msip : UInt<1>

    inst isu of ISU @[src/main/scala/nutcore/backend/ooo/Backend.scala 678:20]
    inst exu of EXU @[src/main/scala/nutcore/backend/ooo/Backend.scala 679:20]
    inst wbu of WBU @[src/main/scala/nutcore/backend/ooo/Backend.scala 680:20]
    node _T = and(exu.io__out_ready, exu.io__out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = bits(io_flush, 0, 0) @[src/main/scala/nutcore/backend/ooo/Backend.scala 682:67]
    reg valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid) @[src/main/scala/utils/Pipeline.scala 24:24]
    node _GEN_0 = mux(_T, UInt<1>("h0"), valid) @[src/main/scala/utils/Pipeline.scala 24:24 25:{25,33}]
    node _T_2 = and(isu.io_out_valid, exu.io__in_ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    node _GEN_1 = mux(_T_2, UInt<1>("h1"), _GEN_0) @[src/main/scala/utils/Pipeline.scala 26:{38,46}]
    node _GEN_2 = mux(_T_1, UInt<1>("h0"), _GEN_1) @[src/main/scala/utils/Pipeline.scala 27:{20,28}]
    node _exu_io_in_bits_T = and(isu.io_out_valid, exu.io__in_ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg exu_io_in_bits_r_cf_instr : UInt<64>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_instr) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_pc : UInt<39>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_pc) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_pnpc : UInt<39>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_pnpc) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    skip
    skip
    reg exu_io_in_bits_r_cf_exceptionVec_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_exceptionVec_0) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_exceptionVec_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_exceptionVec_1) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_exceptionVec_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_exceptionVec_2) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_exceptionVec_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_exceptionVec_3) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    reg exu_io_in_bits_r_cf_exceptionVec_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_exceptionVec_5) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    reg exu_io_in_bits_r_cf_exceptionVec_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_exceptionVec_7) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_exceptionVec_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_exceptionVec_8) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_exceptionVec_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_exceptionVec_9) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_exceptionVec_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_exceptionVec_10) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_exceptionVec_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_exceptionVec_11) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_exceptionVec_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_exceptionVec_12) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_exceptionVec_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_exceptionVec_13) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_exceptionVec_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_exceptionVec_14) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_exceptionVec_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_exceptionVec_15) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_intrVec_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_intrVec_0) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_intrVec_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_intrVec_1) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_intrVec_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_intrVec_2) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_intrVec_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_intrVec_3) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_intrVec_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_intrVec_4) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_intrVec_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_intrVec_5) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_intrVec_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_intrVec_6) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_intrVec_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_intrVec_7) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_intrVec_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_intrVec_8) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_intrVec_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_intrVec_9) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_intrVec_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_intrVec_10) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_intrVec_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_intrVec_11) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_cf_brIdx : UInt<4>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_brIdx) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    reg exu_io_in_bits_r_cf_crossPageIPFFix : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_cf_crossPageIPFFix) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    skip
    skip
    skip
    reg exu_io_in_bits_r_ctrl_fuType : UInt<3>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_ctrl_fuType) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_ctrl_fuOpType : UInt<7>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_ctrl_fuOpType) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    skip
    reg exu_io_in_bits_r_ctrl_rfWen : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_ctrl_rfWen) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_ctrl_rfDest : UInt<5>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_ctrl_rfDest) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_ctrl_isNutCoreTrap : UInt<1>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_ctrl_isNutCoreTrap) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    skip
    skip
    skip
    reg exu_io_in_bits_r_data_src1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_data_src1) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_data_src2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_data_src2) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg exu_io_in_bits_r_data_imm : UInt<64>, clock with :
      reset => (UInt<1>("h0"), exu_io_in_bits_r_data_imm) @[src/main/scala/utils/Pipeline.scala 30:28]
    node _GEN_3 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_instr, exu_io_in_bits_r_cf_instr) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_4 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_pc, exu_io_in_bits_r_cf_pc) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_5 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_pnpc, exu_io_in_bits_r_cf_pnpc) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    skip
    skip
    node _GEN_9 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_exceptionVec_0, exu_io_in_bits_r_cf_exceptionVec_0) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_10 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_exceptionVec_1, exu_io_in_bits_r_cf_exceptionVec_1) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_11 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_exceptionVec_2, exu_io_in_bits_r_cf_exceptionVec_2) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_12 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_exceptionVec_3, exu_io_in_bits_r_cf_exceptionVec_3) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    node _GEN_14 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_exceptionVec_5, exu_io_in_bits_r_cf_exceptionVec_5) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    node _GEN_16 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_exceptionVec_7, exu_io_in_bits_r_cf_exceptionVec_7) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_17 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_exceptionVec_8, exu_io_in_bits_r_cf_exceptionVec_8) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_18 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_exceptionVec_9, exu_io_in_bits_r_cf_exceptionVec_9) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_19 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_exceptionVec_10, exu_io_in_bits_r_cf_exceptionVec_10) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_20 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_exceptionVec_11, exu_io_in_bits_r_cf_exceptionVec_11) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_21 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_exceptionVec_12, exu_io_in_bits_r_cf_exceptionVec_12) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_22 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_exceptionVec_13, exu_io_in_bits_r_cf_exceptionVec_13) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_23 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_exceptionVec_14, exu_io_in_bits_r_cf_exceptionVec_14) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_24 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_exceptionVec_15, exu_io_in_bits_r_cf_exceptionVec_15) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_25 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_intrVec_0, exu_io_in_bits_r_cf_intrVec_0) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_26 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_intrVec_1, exu_io_in_bits_r_cf_intrVec_1) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_27 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_intrVec_2, exu_io_in_bits_r_cf_intrVec_2) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_28 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_intrVec_3, exu_io_in_bits_r_cf_intrVec_3) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_29 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_intrVec_4, exu_io_in_bits_r_cf_intrVec_4) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_30 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_intrVec_5, exu_io_in_bits_r_cf_intrVec_5) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_31 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_intrVec_6, exu_io_in_bits_r_cf_intrVec_6) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_32 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_intrVec_7, exu_io_in_bits_r_cf_intrVec_7) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_33 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_intrVec_8, exu_io_in_bits_r_cf_intrVec_8) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_34 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_intrVec_9, exu_io_in_bits_r_cf_intrVec_9) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_35 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_intrVec_10, exu_io_in_bits_r_cf_intrVec_10) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_36 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_intrVec_11, exu_io_in_bits_r_cf_intrVec_11) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_37 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_brIdx, exu_io_in_bits_r_cf_brIdx) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    node _GEN_39 = mux(_exu_io_in_bits_T, isu.io_out_bits_cf_crossPageIPFFix, exu_io_in_bits_r_cf_crossPageIPFFix) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    skip
    skip
    skip
    node _GEN_44 = mux(_exu_io_in_bits_T, isu.io_out_bits_ctrl_fuType, exu_io_in_bits_r_ctrl_fuType) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_45 = mux(_exu_io_in_bits_T, isu.io_out_bits_ctrl_fuOpType, exu_io_in_bits_r_ctrl_fuOpType) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    skip
    node _GEN_48 = mux(_exu_io_in_bits_T, isu.io_out_bits_ctrl_rfWen, exu_io_in_bits_r_ctrl_rfWen) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_49 = mux(_exu_io_in_bits_T, isu.io_out_bits_ctrl_rfDest, exu_io_in_bits_r_ctrl_rfDest) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_50 = mux(_exu_io_in_bits_T, isu.io_out_bits_ctrl_isNutCoreTrap, exu_io_in_bits_r_ctrl_isNutCoreTrap) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    skip
    skip
    skip
    node _GEN_55 = mux(_exu_io_in_bits_T, isu.io_out_bits_data_src1, exu_io_in_bits_r_data_src1) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_56 = mux(_exu_io_in_bits_T, isu.io_out_bits_data_src2, exu_io_in_bits_r_data_src2) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_57 = mux(_exu_io_in_bits_T, isu.io_out_bits_data_imm, exu_io_in_bits_r_data_imm) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _T_3 = bits(io_flush, 1, 1) @[src/main/scala/nutcore/backend/ooo/Backend.scala 683:58]
    reg valid_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_1) @[src/main/scala/utils/Pipeline.scala 24:24]
    node _GEN_58 = mux(UInt<1>("h1"), UInt<1>("h0"), valid_1) @[src/main/scala/utils/Pipeline.scala 24:24 25:{25,33}]
    node _T_4 = and(exu.io__out_valid, wbu.io__in_ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    node _GEN_59 = mux(_T_4, UInt<1>("h1"), _GEN_58) @[src/main/scala/utils/Pipeline.scala 26:{38,46}]
    node _GEN_60 = mux(_T_3, UInt<1>("h0"), _GEN_59) @[src/main/scala/utils/Pipeline.scala 27:{20,28}]
    node _wbu_io_in_bits_T = and(exu.io__out_valid, wbu.io__in_ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg wbu_io_in_bits_r_decode_cf_instr : UInt<64>, clock with :
      reset => (UInt<1>("h0"), wbu_io_in_bits_r_decode_cf_instr) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg wbu_io_in_bits_r_decode_cf_pc : UInt<39>, clock with :
      reset => (UInt<1>("h0"), wbu_io_in_bits_r_decode_cf_pc) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    reg wbu_io_in_bits_r_decode_cf_redirect_target : UInt<39>, clock with :
      reset => (UInt<1>("h0"), wbu_io_in_bits_r_decode_cf_redirect_target) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    reg wbu_io_in_bits_r_decode_cf_redirect_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wbu_io_in_bits_r_decode_cf_redirect_valid) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    reg wbu_io_in_bits_r_decode_ctrl_fuType : UInt<3>, clock with :
      reset => (UInt<1>("h0"), wbu_io_in_bits_r_decode_ctrl_fuType) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    skip
    skip
    reg wbu_io_in_bits_r_decode_ctrl_rfWen : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wbu_io_in_bits_r_decode_ctrl_rfWen) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg wbu_io_in_bits_r_decode_ctrl_rfDest : UInt<5>, clock with :
      reset => (UInt<1>("h0"), wbu_io_in_bits_r_decode_ctrl_rfDest) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    reg wbu_io_in_bits_r_isMMIO : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wbu_io_in_bits_r_isMMIO) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg wbu_io_in_bits_r_intrNO : UInt<64>, clock with :
      reset => (UInt<1>("h0"), wbu_io_in_bits_r_intrNO) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg wbu_io_in_bits_r_commits_0 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), wbu_io_in_bits_r_commits_0) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg wbu_io_in_bits_r_commits_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), wbu_io_in_bits_r_commits_1) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg wbu_io_in_bits_r_commits_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), wbu_io_in_bits_r_commits_2) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg wbu_io_in_bits_r_commits_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), wbu_io_in_bits_r_commits_3) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg wbu_io_in_bits_r_commits_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), wbu_io_in_bits_r_commits_4) @[src/main/scala/utils/Pipeline.scala 30:28]
    node _GEN_61 = mux(_wbu_io_in_bits_T, exu.io__out_bits_decode_cf_instr, wbu_io_in_bits_r_decode_cf_instr) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_62 = mux(_wbu_io_in_bits_T, exu.io__out_bits_decode_cf_pc, wbu_io_in_bits_r_decode_cf_pc) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    node _GEN_64 = mux(_wbu_io_in_bits_T, exu.io__out_bits_decode_cf_redirect_target, wbu_io_in_bits_r_decode_cf_redirect_target) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    node _GEN_66 = mux(_wbu_io_in_bits_T, exu.io__out_bits_decode_cf_redirect_valid, wbu_io_in_bits_r_decode_cf_redirect_valid) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_102 = mux(_wbu_io_in_bits_T, exu.io__out_bits_decode_ctrl_fuType, wbu_io_in_bits_r_decode_ctrl_fuType) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    skip
    skip
    node _GEN_106 = mux(_wbu_io_in_bits_T, exu.io__out_bits_decode_ctrl_rfWen, wbu_io_in_bits_r_decode_ctrl_rfWen) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_107 = mux(_wbu_io_in_bits_T, exu.io__out_bits_decode_ctrl_rfDest, wbu_io_in_bits_r_decode_ctrl_rfDest) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_116 = mux(_wbu_io_in_bits_T, exu.io__out_bits_isMMIO, wbu_io_in_bits_r_isMMIO) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_117 = mux(_wbu_io_in_bits_T, exu.io__out_bits_intrNO, wbu_io_in_bits_r_intrNO) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_118 = mux(_wbu_io_in_bits_T, exu.io__out_bits_commits_0, wbu_io_in_bits_r_commits_0) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_119 = mux(_wbu_io_in_bits_T, exu.io__out_bits_commits_1, wbu_io_in_bits_r_commits_1) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_120 = mux(_wbu_io_in_bits_T, exu.io__out_bits_commits_2, wbu_io_in_bits_r_commits_2) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_121 = mux(_wbu_io_in_bits_T, exu.io__out_bits_commits_3, wbu_io_in_bits_r_commits_3) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_122 = mux(_wbu_io_in_bits_T, exu.io__out_bits_commits_4, wbu_io_in_bits_r_commits_4) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _isu_io_flush_T = bits(io_flush, 0, 0) @[src/main/scala/nutcore/backend/ooo/Backend.scala 687:27]
    node _exu_io_flush_T = bits(io_flush, 1, 1) @[src/main/scala/nutcore/backend/ooo/Backend.scala 688:27]
    node io_in_valid = wbu.io_in_valid
    node falseWire = wbu.falseWire_0
    node _WIRE_2_1 = isu._WIRE_2_2
    node _WIRE_8 = isu._WIRE_8
    node _WIRE_1_0 = isu._WIRE_1_0
    io_in_0_ready <= isu.io_in_0_ready @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    io_in_1_ready <= isu.io_in_1_ready @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    io_dmem_req_valid <= exu.io__dmem_req_valid @[src/main/scala/nutcore/backend/ooo/Backend.scala 697:11]
    io_dmem_req_bits_addr <= exu.io__dmem_req_bits_addr @[src/main/scala/nutcore/backend/ooo/Backend.scala 697:11]
    io_dmem_req_bits_size <= exu.io__dmem_req_bits_size @[src/main/scala/nutcore/backend/ooo/Backend.scala 697:11]
    io_dmem_req_bits_cmd <= exu.io__dmem_req_bits_cmd @[src/main/scala/nutcore/backend/ooo/Backend.scala 697:11]
    io_dmem_req_bits_wmask <= exu.io__dmem_req_bits_wmask @[src/main/scala/nutcore/backend/ooo/Backend.scala 697:11]
    io_dmem_req_bits_wdata <= exu.io__dmem_req_bits_wdata @[src/main/scala/nutcore/backend/ooo/Backend.scala 697:11]
    io_dmem_resp_ready <= exu.io__dmem_resp_ready @[src/main/scala/nutcore/backend/ooo/Backend.scala 697:11]
    io_memMMU_imem_priviledgeMode <= exu.io__memMMU_imem_priviledgeMode @[src/main/scala/nutcore/backend/ooo/Backend.scala 695:18]
    io_memMMU_imem_status_sum <= exu.io__memMMU_imem_status_sum @[src/main/scala/nutcore/backend/ooo/Backend.scala 695:18]
    io_memMMU_imem_status_mxr <= exu.io__memMMU_imem_status_mxr @[src/main/scala/nutcore/backend/ooo/Backend.scala 695:18]
    io_memMMU_dmem_priviledgeMode <= exu.io__memMMU_dmem_priviledgeMode @[src/main/scala/nutcore/backend/ooo/Backend.scala 696:18]
    io_memMMU_dmem_status_sum <= exu.io__memMMU_dmem_status_sum @[src/main/scala/nutcore/backend/ooo/Backend.scala 696:18]
    io_memMMU_dmem_status_mxr <= exu.io__memMMU_dmem_status_mxr @[src/main/scala/nutcore/backend/ooo/Backend.scala 696:18]
    io_redirect_target <= wbu.io__redirect_target @[src/main/scala/nutcore/backend/ooo/Backend.scala 691:15]
    skip
    io_redirect_valid <= wbu.io__redirect_valid @[src/main/scala/nutcore/backend/ooo/Backend.scala 691:15]
    REG_valid <= exu.REG_valid
    REG_pc <= exu.REG_pc
    REG_isMissPredict <= exu.REG_isMissPredict
    REG_actualTarget <= exu.REG_actualTarget
    REG_actualTaken <= exu.REG_actualTaken
    REG_fuOpType <= exu.REG_fuOpType
    REG_btbType <= exu.REG_btbType
    REG_isRVC <= exu.REG_isRVC
    _WIRE_1 <= exu._WIRE_6
    satp <= exu.satp
    _WIRE_11 <= exu._WIRE_12
    _WIRE_1_4 <= exu._WIRE_1_4
    _WIRE_14 <= exu._WIRE_14
    isu.clock <= clock
    isu.reset <= reset
    isu.io_in_0_valid <= io_in_0_valid @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_instr <= io_in_0_bits_cf_instr @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_pc <= io_in_0_bits_cf_pc @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_pnpc <= io_in_0_bits_cf_pnpc @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    skip
    skip
    skip
    isu.io_in_0_bits_cf_exceptionVec_0 <= io_in_0_bits_cf_exceptionVec_0 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_exceptionVec_1 <= io_in_0_bits_cf_exceptionVec_1 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_exceptionVec_2 <= io_in_0_bits_cf_exceptionVec_2 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_exceptionVec_3 <= io_in_0_bits_cf_exceptionVec_3 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    skip
    isu.io_in_0_bits_cf_exceptionVec_5 <= io_in_0_bits_cf_exceptionVec_5 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    skip
    isu.io_in_0_bits_cf_exceptionVec_7 <= io_in_0_bits_cf_exceptionVec_7 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_exceptionVec_8 <= io_in_0_bits_cf_exceptionVec_8 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_exceptionVec_9 <= io_in_0_bits_cf_exceptionVec_9 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_exceptionVec_10 <= io_in_0_bits_cf_exceptionVec_10 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_exceptionVec_11 <= io_in_0_bits_cf_exceptionVec_11 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_exceptionVec_12 <= io_in_0_bits_cf_exceptionVec_12 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_exceptionVec_13 <= io_in_0_bits_cf_exceptionVec_13 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_exceptionVec_14 <= io_in_0_bits_cf_exceptionVec_14 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_exceptionVec_15 <= io_in_0_bits_cf_exceptionVec_15 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_intrVec_0 <= io_in_0_bits_cf_intrVec_0 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_intrVec_1 <= io_in_0_bits_cf_intrVec_1 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_intrVec_2 <= io_in_0_bits_cf_intrVec_2 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_intrVec_3 <= io_in_0_bits_cf_intrVec_3 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_intrVec_4 <= io_in_0_bits_cf_intrVec_4 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_intrVec_5 <= io_in_0_bits_cf_intrVec_5 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_intrVec_6 <= io_in_0_bits_cf_intrVec_6 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_intrVec_7 <= io_in_0_bits_cf_intrVec_7 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_intrVec_8 <= io_in_0_bits_cf_intrVec_8 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_intrVec_9 <= io_in_0_bits_cf_intrVec_9 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_intrVec_10 <= io_in_0_bits_cf_intrVec_10 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_intrVec_11 <= io_in_0_bits_cf_intrVec_11 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_cf_brIdx <= io_in_0_bits_cf_brIdx @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    skip
    isu.io_in_0_bits_cf_crossPageIPFFix <= io_in_0_bits_cf_crossPageIPFFix @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    skip
    skip
    isu.io_in_0_bits_ctrl_src1Type <= io_in_0_bits_ctrl_src1Type @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_ctrl_src2Type <= io_in_0_bits_ctrl_src2Type @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_ctrl_fuType <= io_in_0_bits_ctrl_fuType @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_ctrl_fuOpType <= io_in_0_bits_ctrl_fuOpType @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_ctrl_rfSrc1 <= io_in_0_bits_ctrl_rfSrc1 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_ctrl_rfSrc2 <= io_in_0_bits_ctrl_rfSrc2 @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_ctrl_rfWen <= io_in_0_bits_ctrl_rfWen @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_ctrl_rfDest <= io_in_0_bits_ctrl_rfDest @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    isu.io_in_0_bits_ctrl_isNutCoreTrap <= io_in_0_bits_ctrl_isNutCoreTrap @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    skip
    skip
    skip
    skip
    skip
    skip
    isu.io_in_0_bits_data_imm <= io_in_0_bits_data_imm @[src/main/scala/nutcore/backend/ooo/Backend.scala 685:13]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    isu.io_out_ready <= exu.io__in_ready @[src/main/scala/utils/Pipeline.scala 29:16]
    isu.io_wb_rfWen <= wbu.io__wb_rfWen @[src/main/scala/nutcore/backend/ooo/Backend.scala 690:13]
    isu.io_wb_rfDest <= wbu.io__wb_rfDest @[src/main/scala/nutcore/backend/ooo/Backend.scala 690:13]
    isu.io_wb_rfData <= wbu.io__wb_rfData @[src/main/scala/nutcore/backend/ooo/Backend.scala 690:13]
    isu.io_forward_valid <= exu.io__forward_valid @[src/main/scala/nutcore/backend/ooo/Backend.scala 693:18]
    isu.io_forward_wb_rfWen <= exu.io__forward_wb_rfWen @[src/main/scala/nutcore/backend/ooo/Backend.scala 693:18]
    isu.io_forward_wb_rfDest <= exu.io__forward_wb_rfDest @[src/main/scala/nutcore/backend/ooo/Backend.scala 693:18]
    isu.io_forward_wb_rfData <= exu.io__forward_wb_rfData @[src/main/scala/nutcore/backend/ooo/Backend.scala 693:18]
    isu.io_forward_fuType <= exu.io__forward_fuType @[src/main/scala/nutcore/backend/ooo/Backend.scala 693:18]
    isu.io_flush <= _isu_io_flush_T @[src/main/scala/nutcore/backend/ooo/Backend.scala 687:16]
    isu.DISPLAY_ENABLE <= _WIRE_4
    exu.clock <= clock
    exu.reset <= reset
    exu.io__in_valid <= valid @[src/main/scala/utils/Pipeline.scala 31:17]
    exu.io__in_bits_cf_instr <= exu_io_in_bits_r_cf_instr @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_pc <= exu_io_in_bits_r_cf_pc @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_pnpc <= exu_io_in_bits_r_cf_pnpc @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    skip
    skip
    exu.io__in_bits_cf_exceptionVec_0 <= exu_io_in_bits_r_cf_exceptionVec_0 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_exceptionVec_1 <= exu_io_in_bits_r_cf_exceptionVec_1 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_exceptionVec_2 <= exu_io_in_bits_r_cf_exceptionVec_2 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_exceptionVec_3 <= exu_io_in_bits_r_cf_exceptionVec_3 @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    exu.io__in_bits_cf_exceptionVec_5 <= exu_io_in_bits_r_cf_exceptionVec_5 @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    exu.io__in_bits_cf_exceptionVec_7 <= exu_io_in_bits_r_cf_exceptionVec_7 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_exceptionVec_8 <= exu_io_in_bits_r_cf_exceptionVec_8 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_exceptionVec_9 <= exu_io_in_bits_r_cf_exceptionVec_9 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_exceptionVec_10 <= exu_io_in_bits_r_cf_exceptionVec_10 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_exceptionVec_11 <= exu_io_in_bits_r_cf_exceptionVec_11 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_exceptionVec_12 <= exu_io_in_bits_r_cf_exceptionVec_12 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_exceptionVec_13 <= exu_io_in_bits_r_cf_exceptionVec_13 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_exceptionVec_14 <= exu_io_in_bits_r_cf_exceptionVec_14 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_exceptionVec_15 <= exu_io_in_bits_r_cf_exceptionVec_15 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_intrVec_0 <= exu_io_in_bits_r_cf_intrVec_0 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_intrVec_1 <= exu_io_in_bits_r_cf_intrVec_1 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_intrVec_2 <= exu_io_in_bits_r_cf_intrVec_2 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_intrVec_3 <= exu_io_in_bits_r_cf_intrVec_3 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_intrVec_4 <= exu_io_in_bits_r_cf_intrVec_4 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_intrVec_5 <= exu_io_in_bits_r_cf_intrVec_5 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_intrVec_6 <= exu_io_in_bits_r_cf_intrVec_6 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_intrVec_7 <= exu_io_in_bits_r_cf_intrVec_7 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_intrVec_8 <= exu_io_in_bits_r_cf_intrVec_8 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_intrVec_9 <= exu_io_in_bits_r_cf_intrVec_9 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_intrVec_10 <= exu_io_in_bits_r_cf_intrVec_10 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_intrVec_11 <= exu_io_in_bits_r_cf_intrVec_11 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_cf_brIdx <= exu_io_in_bits_r_cf_brIdx @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    exu.io__in_bits_cf_crossPageIPFFix <= exu_io_in_bits_r_cf_crossPageIPFFix @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    skip
    skip
    skip
    exu.io__in_bits_ctrl_fuType <= exu_io_in_bits_r_ctrl_fuType @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_ctrl_fuOpType <= exu_io_in_bits_r_ctrl_fuOpType @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    skip
    exu.io__in_bits_ctrl_rfWen <= exu_io_in_bits_r_ctrl_rfWen @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_ctrl_rfDest <= exu_io_in_bits_r_ctrl_rfDest @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_ctrl_isNutCoreTrap <= exu_io_in_bits_r_ctrl_isNutCoreTrap @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    skip
    skip
    skip
    exu.io__in_bits_data_src1 <= exu_io_in_bits_r_data_src1 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_data_src2 <= exu_io_in_bits_r_data_src2 @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__in_bits_data_imm <= exu_io_in_bits_r_data_imm @[src/main/scala/utils/Pipeline.scala 30:16]
    exu.io__out_ready <= wbu.io__in_ready @[src/main/scala/utils/Pipeline.scala 29:16]
    exu.io__flush <= _exu_io_flush_T @[src/main/scala/nutcore/backend/ooo/Backend.scala 688:16]
    exu.io__dmem_req_ready <= io_dmem_req_ready @[src/main/scala/nutcore/backend/ooo/Backend.scala 697:11]
    exu.io__dmem_resp_valid <= io_dmem_resp_valid @[src/main/scala/nutcore/backend/ooo/Backend.scala 697:11]
    skip
    exu.io__dmem_resp_bits_rdata <= io_dmem_resp_bits_rdata @[src/main/scala/nutcore/backend/ooo/Backend.scala 697:11]
    skip
    skip
    skip
    exu.io__memMMU_dmem_loadPF <= io_memMMU_dmem_loadPF @[src/main/scala/nutcore/backend/ooo/Backend.scala 696:18]
    exu.io__memMMU_dmem_storePF <= io_memMMU_dmem_storePF @[src/main/scala/nutcore/backend/ooo/Backend.scala 696:18]
    exu.io__memMMU_dmem_addr <= io_memMMU_dmem_addr @[src/main/scala/nutcore/backend/ooo/Backend.scala 696:18]
    exu.io_extra_meip_0 <= io_extra_meip_0
    exu._WIRE_1_0 <= _WIRE_1_0
    exu.DISPLAY_ENABLE <= _WIRE_4
    exu._WIRE_1_1 <= _WIRE_1_1
    exu._WIRE_8 <= _WIRE_7
    exu._WIRE_11 <= _WIRE_8
    exu._WIRE_2_2 <= _WIRE_2_1
    exu.io_extra_mtip <= io_extra_mtip
    exu.falseWire <= falseWire
    exu._WIRE_2_3 <= _WIRE_2_2
    exu._WIRE_16 <= _WIRE_16
    exu._WIRE_17 <= _WIRE_17
    exu.r_0 <= r_0
    exu.io_extra_msip <= io_extra_msip
    exu.io_in_valid <= io_in_valid
    wbu.clock <= clock
    wbu.reset <= reset
    wbu.io__in_valid <= valid_1 @[src/main/scala/utils/Pipeline.scala 31:17]
    wbu.io__in_bits_decode_cf_instr <= wbu_io_in_bits_r_decode_cf_instr @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io__in_bits_decode_cf_pc <= wbu_io_in_bits_r_decode_cf_pc @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    wbu.io__in_bits_decode_cf_redirect_target <= wbu_io_in_bits_r_decode_cf_redirect_target @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    wbu.io__in_bits_decode_cf_redirect_valid <= wbu_io_in_bits_r_decode_cf_redirect_valid @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    wbu.io__in_bits_decode_ctrl_fuType <= wbu_io_in_bits_r_decode_ctrl_fuType @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    skip
    skip
    wbu.io__in_bits_decode_ctrl_rfWen <= wbu_io_in_bits_r_decode_ctrl_rfWen @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io__in_bits_decode_ctrl_rfDest <= wbu_io_in_bits_r_decode_ctrl_rfDest @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    wbu.io__in_bits_isMMIO <= wbu_io_in_bits_r_isMMIO @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io__in_bits_intrNO <= wbu_io_in_bits_r_intrNO @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io__in_bits_commits_0 <= wbu_io_in_bits_r_commits_0 @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io__in_bits_commits_1 <= wbu_io_in_bits_r_commits_1 @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io__in_bits_commits_2 <= wbu_io_in_bits_r_commits_2 @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io__in_bits_commits_3 <= wbu_io_in_bits_r_commits_3 @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.io__in_bits_commits_4 <= wbu_io_in_bits_r_commits_4 @[src/main/scala/utils/Pipeline.scala 30:16]
    wbu.DISPLAY_ENABLE <= _WIRE_4
    valid <= mux(reset, UInt<1>("h0"), _GEN_2) @[src/main/scala/utils/Pipeline.scala 24:{24,24}]
    exu_io_in_bits_r_cf_instr <= _GEN_3
    exu_io_in_bits_r_cf_pc <= _GEN_4
    exu_io_in_bits_r_cf_pnpc <= _GEN_5
    skip
    skip
    skip
    exu_io_in_bits_r_cf_exceptionVec_0 <= _GEN_9
    exu_io_in_bits_r_cf_exceptionVec_1 <= _GEN_10
    exu_io_in_bits_r_cf_exceptionVec_2 <= _GEN_11
    exu_io_in_bits_r_cf_exceptionVec_3 <= _GEN_12
    skip
    exu_io_in_bits_r_cf_exceptionVec_5 <= _GEN_14
    skip
    exu_io_in_bits_r_cf_exceptionVec_7 <= _GEN_16
    exu_io_in_bits_r_cf_exceptionVec_8 <= _GEN_17
    exu_io_in_bits_r_cf_exceptionVec_9 <= _GEN_18
    exu_io_in_bits_r_cf_exceptionVec_10 <= _GEN_19
    exu_io_in_bits_r_cf_exceptionVec_11 <= _GEN_20
    exu_io_in_bits_r_cf_exceptionVec_12 <= _GEN_21
    exu_io_in_bits_r_cf_exceptionVec_13 <= _GEN_22
    exu_io_in_bits_r_cf_exceptionVec_14 <= _GEN_23
    exu_io_in_bits_r_cf_exceptionVec_15 <= _GEN_24
    exu_io_in_bits_r_cf_intrVec_0 <= _GEN_25
    exu_io_in_bits_r_cf_intrVec_1 <= _GEN_26
    exu_io_in_bits_r_cf_intrVec_2 <= _GEN_27
    exu_io_in_bits_r_cf_intrVec_3 <= _GEN_28
    exu_io_in_bits_r_cf_intrVec_4 <= _GEN_29
    exu_io_in_bits_r_cf_intrVec_5 <= _GEN_30
    exu_io_in_bits_r_cf_intrVec_6 <= _GEN_31
    exu_io_in_bits_r_cf_intrVec_7 <= _GEN_32
    exu_io_in_bits_r_cf_intrVec_8 <= _GEN_33
    exu_io_in_bits_r_cf_intrVec_9 <= _GEN_34
    exu_io_in_bits_r_cf_intrVec_10 <= _GEN_35
    exu_io_in_bits_r_cf_intrVec_11 <= _GEN_36
    exu_io_in_bits_r_cf_brIdx <= _GEN_37
    skip
    exu_io_in_bits_r_cf_crossPageIPFFix <= _GEN_39
    skip
    skip
    skip
    skip
    exu_io_in_bits_r_ctrl_fuType <= _GEN_44
    exu_io_in_bits_r_ctrl_fuOpType <= _GEN_45
    skip
    skip
    exu_io_in_bits_r_ctrl_rfWen <= _GEN_48
    exu_io_in_bits_r_ctrl_rfDest <= _GEN_49
    exu_io_in_bits_r_ctrl_isNutCoreTrap <= _GEN_50
    skip
    skip
    skip
    skip
    exu_io_in_bits_r_data_src1 <= _GEN_55
    exu_io_in_bits_r_data_src2 <= _GEN_56
    exu_io_in_bits_r_data_imm <= _GEN_57
    valid_1 <= mux(reset, UInt<1>("h0"), _GEN_60) @[src/main/scala/utils/Pipeline.scala 24:{24,24}]
    wbu_io_in_bits_r_decode_cf_instr <= _GEN_61
    wbu_io_in_bits_r_decode_cf_pc <= _GEN_62
    skip
    wbu_io_in_bits_r_decode_cf_redirect_target <= _GEN_64
    skip
    wbu_io_in_bits_r_decode_cf_redirect_valid <= _GEN_66
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    wbu_io_in_bits_r_decode_ctrl_fuType <= _GEN_102
    skip
    skip
    skip
    wbu_io_in_bits_r_decode_ctrl_rfWen <= _GEN_106
    wbu_io_in_bits_r_decode_ctrl_rfDest <= _GEN_107
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    wbu_io_in_bits_r_isMMIO <= _GEN_116
    wbu_io_in_bits_r_intrNO <= _GEN_117
    wbu_io_in_bits_r_commits_0 <= _GEN_118
    wbu_io_in_bits_r_commits_1 <= _GEN_119
    wbu_io_in_bits_r_commits_2 <= _GEN_120
    wbu_io_in_bits_r_commits_3 <= _GEN_121
    wbu_io_in_bits_r_commits_4 <= _GEN_122

  module LockingArbiter :
    input clock : Clock
    input reset : UInt<1>
    output io_in_0_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_0_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_0_bits_addr : UInt<32> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_0_bits_size : UInt<3> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_0_bits_cmd : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_0_bits_wmask : UInt<8> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_0_bits_wdata : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    output io_in_1_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_1_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_1_bits_addr : UInt<32> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_1_bits_size : UInt<3> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_1_bits_cmd : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_1_bits_wmask : UInt<8> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_1_bits_wdata : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_out_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    output io_out_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    output io_out_bits_addr : UInt<32> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    output io_out_bits_size : UInt<3> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    output io_out_bits_cmd : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    output io_out_bits_wmask : UInt<8> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    output io_out_bits_wdata : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    output io_chosen : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]

    node _GEN_0 = validif(eq(UInt<1>("h0"), io_chosen), io_in_0_valid) @[src/main/scala/chisel3/util/Arbiter.scala 55:{16,16}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_chosen), io_in_1_valid, _GEN_0) @[src/main/scala/chisel3/util/Arbiter.scala 55:{16,16}]
    node _GEN_2 = validif(eq(UInt<1>("h0"), io_chosen), io_in_0_bits_addr) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_3 = mux(eq(UInt<1>("h1"), io_chosen), io_in_1_bits_addr, _GEN_2) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_4 = validif(eq(UInt<1>("h0"), io_chosen), io_in_0_bits_size) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_5 = mux(eq(UInt<1>("h1"), io_chosen), io_in_1_bits_size, _GEN_4) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_6 = validif(eq(UInt<1>("h0"), io_chosen), io_in_0_bits_cmd) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_7 = mux(eq(UInt<1>("h1"), io_chosen), io_in_1_bits_cmd, _GEN_6) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_8 = validif(eq(UInt<1>("h0"), io_chosen), io_in_0_bits_wmask) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_9 = mux(eq(UInt<1>("h1"), io_chosen), io_in_1_bits_wmask, _GEN_8) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_10 = validif(eq(UInt<1>("h0"), io_chosen), io_in_0_bits_wdata) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_11 = mux(eq(UInt<1>("h1"), io_chosen), io_in_1_bits_wdata, _GEN_10) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    reg lockCount_value : UInt<3>, clock with :
      reset => (UInt<1>("h0"), lockCount_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg lockIdx : UInt<1>, clock with :
      reset => (UInt<1>("h0"), lockIdx) @[src/main/scala/chisel3/util/Arbiter.scala 60:22]
    node locked = neq(lockCount_value, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 61:34]
    node _wantsLock_T = bits(io_out_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wantsLock_T_1 = bits(io_out_bits_cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node wantsLock = and(_wantsLock_T, _wantsLock_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 94:62]
    node _T = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = and(_T, wantsLock) @[src/main/scala/chisel3/util/Arbiter.scala 64:22]
    skip
    node _value_T = add(lockCount_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_12 = mux(_T_1, io_chosen, lockIdx) @[src/main/scala/chisel3/util/Arbiter.scala 64:36 65:15 60:22]
    node _GEN_13 = mux(_T_1, _value_T_1, lockCount_value) @[src/main/scala/chisel3/util/Arbiter.scala 64:36 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _GEN_15 = mux(io_in_0_valid, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/chisel3/util/Arbiter.scala 103:{26,35} 101:41]
    node io_chosen_choice = _GEN_15 @[src/main/scala/chisel3/util/Arbiter.scala 101:41]
    node _GEN_14 = mux(locked, lockIdx, io_chosen_choice) @[src/main/scala/chisel3/util/Arbiter.scala 54:13 69:{18,30}]
    node _T_2 = eq(io_in_0_valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = eq(lockIdx, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_0_ready_T_1 = mux(locked, _io_in_0_ready_T, UInt<1>("h1")) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_0_ready_T_2 = and(_io_in_0_ready_T_1, io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    node _io_in_1_ready_T = eq(lockIdx, UInt<1>("h1")) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_1_ready_T_1 = mux(locked, _io_in_1_ready_T, _T_2) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_1_ready_T_2 = and(_io_in_1_ready_T_1, io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    node _io_in_io_chosen_valid = _GEN_1 @[src/main/scala/chisel3/util/Arbiter.scala 55:16]
    node _io_in_io_chosen_bits_addr = _GEN_3 @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    node _io_in_io_chosen_bits_size = _GEN_5 @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    node _io_in_io_chosen_bits_cmd = _GEN_7 @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    node _io_in_io_chosen_bits_wmask = _GEN_9 @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    node _io_in_io_chosen_bits_wdata = _GEN_11 @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    io_in_0_ready <= _io_in_0_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    io_in_1_ready <= _io_in_1_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    io_out_valid <= _io_in_io_chosen_valid @[src/main/scala/chisel3/util/Arbiter.scala 55:16]
    io_out_bits_addr <= _io_in_io_chosen_bits_addr @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    io_out_bits_size <= _io_in_io_chosen_bits_size @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    io_out_bits_cmd <= _io_in_io_chosen_bits_cmd @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    io_out_bits_wmask <= _io_in_io_chosen_bits_wmask @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    io_out_bits_wdata <= _io_in_io_chosen_bits_wdata @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    io_chosen <= _GEN_14
    lockCount_value <= mux(reset, UInt<3>("h0"), _GEN_13) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    lockIdx <= _GEN_12

  module SimpleBusCrossbarNto1 :
    input clock : Clock
    input reset : UInt<1>
    output io_in_0_req_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_0_req_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_0_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_0_req_bits_size : UInt<3> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_0_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_0_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_0_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_0_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_0_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_0_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_0_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_1_req_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_1_req_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_1_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_1_req_bits_size : UInt<3> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_1_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_1_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_1_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_1_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_1_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_1_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_1_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_out_req_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_out_req_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_out_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_out_req_bits_size : UInt<3> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_out_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_out_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_out_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_out_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_out_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_out_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_out_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]

    inst inputArb of LockingArbiter @[src/main/scala/bus/simplebus/Crossbar.scala 95:24]
    reg state : UInt<2>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 92:22]
    node _T = bits(inputArb.io_out_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_1 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_2 = bits(inputArb.io_out_bits_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_4 = and(_T_1, _T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:29]
    node _T_6 = and(inputArb.io_out_valid, _T_5) @[src/main/scala/bus/simplebus/Crossbar.scala 98:26]
    node _T_7 = bits(inputArb.io_out_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _T_8 = eq(_T_7, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:55]
    node _T_9 = and(_T_6, _T_8) @[src/main/scala/bus/simplebus/Crossbar.scala 98:52]
    node _T_10 = eq(_T_9, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:10]
    node _T_11 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    node _T_13 = eq(_T_10, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    reg inflightSrc : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inflightSrc) @[src/main/scala/bus/simplebus/Crossbar.scala 99:28]
    node _io_out_req_valid_T = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 103:47]
    node _io_out_req_valid_T_1 = and(inputArb.io_out_valid, _io_out_req_valid_T) @[src/main/scala/bus/simplebus/Crossbar.scala 103:37]
    node _inputArb_io_out_ready_T = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 104:47]
    node _inputArb_io_out_ready_T_1 = and(io_out_req_ready, _inputArb_io_out_ready_T) @[src/main/scala/bus/simplebus/Crossbar.scala 104:37]
    node _io_in_inflightSrc_resp_valid = io_out_resp_valid @[src/main/scala/bus/simplebus/Crossbar.scala 109:{13,13}]
    node _GEN_0 = mux(eq(UInt<1>("h0"), inflightSrc), _io_in_inflightSrc_resp_valid, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 109:{13,13} 107:26]
    node _GEN_1 = mux(eq(UInt<1>("h1"), inflightSrc), _io_in_inflightSrc_resp_valid, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 109:{13,13} 107:26]
    node _GEN_2 = validif(eq(UInt<1>("h0"), inflightSrc), io_in_0_resp_ready) @[src/main/scala/bus/simplebus/Crossbar.scala 110:{13,13}]
    node _GEN_3 = mux(eq(UInt<1>("h1"), inflightSrc), io_in_1_resp_ready, _GEN_2) @[src/main/scala/bus/simplebus/Crossbar.scala 110:{13,13}]
    node _T_14 = eq(UInt<2>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
    node _T_15 = and(inputArb.io_out_ready, inputArb.io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_16 = bits(inputArb.io_out_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_17 = eq(_T_16, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_18 = bits(inputArb.io_out_bits_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_19 = eq(_T_18, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_20 = and(_T_17, _T_19) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_21 = eq(inputArb.io_out_bits_cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _T_22 = eq(inputArb.io_out_bits_cmd, UInt<1>("h1")) @[src/main/scala/bus/simplebus/SimpleBus.scala 77:29]
    node _T_23 = or(_T_21, _T_22) @[src/main/scala/bus/simplebus/Crossbar.scala 118:47]
    node _GEN_4 = mux(_T_23, UInt<2>("h2"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 118:{80,88} 92:22]
    node _GEN_5 = mux(_T_20, UInt<2>("h1"), _GEN_4) @[src/main/scala/bus/simplebus/Crossbar.scala 117:{38,46}]
    node _GEN_6 = mux(_T_15, inputArb.io_chosen, inflightSrc) @[src/main/scala/bus/simplebus/Crossbar.scala 115:27 116:21 99:28]
    node _GEN_7 = mux(_T_15, _GEN_5, state) @[src/main/scala/bus/simplebus/Crossbar.scala 115:27 92:22]
    node _T_24 = eq(UInt<2>("h1"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
    node _T_25 = and(io_out_resp_ready, io_out_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_26 = eq(io_out_resp_bits_cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
    node _T_27 = and(_T_25, _T_26) @[src/main/scala/bus/simplebus/Crossbar.scala 121:46]
    node _GEN_8 = mux(_T_27, UInt<2>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 121:{78,86} 92:22]
    node _T_28 = eq(UInt<2>("h2"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
    node _T_29 = and(io_out_resp_ready, io_out_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_9 = mux(_T_29, UInt<2>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 122:{48,56} 92:22]
    node _GEN_10 = mux(_T_28, _GEN_9, state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18 92:22]
    node _GEN_11 = mux(_T_24, _GEN_8, _GEN_10) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
    node _GEN_12 = mux(_T_14, _GEN_6, inflightSrc) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18 99:28]
    node _GEN_13 = mux(_T_14, _GEN_7, _GEN_11) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
    node _io_in_inflightSrc_resp_ready = _GEN_3 @[src/main/scala/bus/simplebus/Crossbar.scala 110:13]
    io_in_0_req_ready <= inputArb.io_in_0_ready @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    io_in_0_resp_valid <= _GEN_0
    io_in_0_resp_bits_cmd <= io_out_resp_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io_in_0_resp_bits_rdata <= io_out_resp_bits_rdata @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io_in_1_req_ready <= inputArb.io_in_1_ready @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    io_in_1_resp_valid <= _GEN_1
    io_in_1_resp_bits_cmd <= io_out_resp_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io_in_1_resp_bits_rdata <= io_out_resp_bits_rdata @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io_out_req_valid <= _io_out_req_valid_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 103:20]
    io_out_req_bits_addr <= inputArb.io_out_bits_addr @[src/main/scala/bus/simplebus/Crossbar.scala 101:19]
    io_out_req_bits_size <= inputArb.io_out_bits_size @[src/main/scala/bus/simplebus/Crossbar.scala 101:19]
    io_out_req_bits_cmd <= inputArb.io_out_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 101:19]
    io_out_req_bits_wmask <= inputArb.io_out_bits_wmask @[src/main/scala/bus/simplebus/Crossbar.scala 101:19]
    io_out_req_bits_wdata <= inputArb.io_out_bits_wdata @[src/main/scala/bus/simplebus/Crossbar.scala 101:19]
    io_out_resp_ready <= _io_in_inflightSrc_resp_ready @[src/main/scala/bus/simplebus/Crossbar.scala 110:13]
    state <= mux(reset, UInt<2>("h0"), _GEN_13) @[src/main/scala/bus/simplebus/Crossbar.scala 92:{22,22}]
    inputArb.clock <= clock
    inputArb.reset <= reset
    inputArb.io_in_0_valid <= io_in_0_req_valid @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_0_bits_addr <= io_in_0_req_bits_addr @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_0_bits_size <= io_in_0_req_bits_size @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_0_bits_cmd <= io_in_0_req_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_0_bits_wmask <= io_in_0_req_bits_wmask @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_0_bits_wdata <= io_in_0_req_bits_wdata @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_1_valid <= io_in_1_req_valid @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_1_bits_addr <= io_in_1_req_bits_addr @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_1_bits_size <= io_in_1_req_bits_size @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_1_bits_cmd <= io_in_1_req_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_1_bits_wmask <= io_in_1_req_bits_wmask @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_1_bits_wdata <= io_in_1_req_bits_wdata @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_out_ready <= _inputArb_io_out_ready_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 104:17]
    inflightSrc <= mux(reset, UInt<1>("h0"), _GEN_12) @[src/main/scala/bus/simplebus/Crossbar.scala 99:{28,28}]
    printf(clock, and(and(and(UInt<1>("h1"), _T_12), _T_13), UInt<1>("h1")), "Assertion failed\n    at Crossbar.scala:98 assert(!(thisReq.valid && !thisReq.bits.isRead() && !thisReq.bits.isWrite()))\n") : printf @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    assert(clock, _T_10, and(and(UInt<1>("h1"), _T_12), UInt<1>("h1")), "") : assert @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]

  module LockingArbiter_1 :
    input clock : Clock
    input reset : UInt<1>
    output io_in_0_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_0_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_0_bits_addr : UInt<32> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_0_bits_size : UInt<3> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_0_bits_cmd : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_0_bits_wmask : UInt<8> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_0_bits_wdata : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    output io_in_1_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_1_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_1_bits_addr : UInt<32> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_1_bits_size : UInt<3> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_1_bits_cmd : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_1_bits_wmask : UInt<8> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_1_bits_wdata : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    output io_in_2_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_2_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_2_bits_addr : UInt<32> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_2_bits_size : UInt<3> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_2_bits_cmd : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_2_bits_wmask : UInt<8> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_2_bits_wdata : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    output io_in_3_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_3_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_3_bits_addr : UInt<32> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_3_bits_size : UInt<3> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_3_bits_cmd : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_3_bits_wmask : UInt<8> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_in_3_bits_wdata : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    input io_out_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    output io_out_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    output io_out_bits_addr : UInt<32> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    output io_out_bits_size : UInt<3> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    output io_out_bits_cmd : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    output io_out_bits_wmask : UInt<8> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    output io_out_bits_wdata : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]
    output io_chosen : UInt<2> @[src/main/scala/chisel3/util/Arbiter.scala 52:14]

    node _GEN_0 = validif(eq(UInt<1>("h0"), io_chosen), io_in_0_valid) @[src/main/scala/chisel3/util/Arbiter.scala 55:{16,16}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_chosen), io_in_1_valid, _GEN_0) @[src/main/scala/chisel3/util/Arbiter.scala 55:{16,16}]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_chosen), io_in_2_valid, _GEN_1) @[src/main/scala/chisel3/util/Arbiter.scala 55:{16,16}]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_chosen), io_in_3_valid, _GEN_2) @[src/main/scala/chisel3/util/Arbiter.scala 55:{16,16}]
    node _GEN_4 = validif(eq(UInt<1>("h0"), io_chosen), io_in_0_bits_addr) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_5 = mux(eq(UInt<1>("h1"), io_chosen), io_in_1_bits_addr, _GEN_4) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_6 = mux(eq(UInt<2>("h2"), io_chosen), io_in_2_bits_addr, _GEN_5) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_7 = mux(eq(UInt<2>("h3"), io_chosen), io_in_3_bits_addr, _GEN_6) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_8 = validif(eq(UInt<1>("h0"), io_chosen), io_in_0_bits_size) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_9 = mux(eq(UInt<1>("h1"), io_chosen), io_in_1_bits_size, _GEN_8) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_10 = mux(eq(UInt<2>("h2"), io_chosen), io_in_2_bits_size, _GEN_9) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_11 = mux(eq(UInt<2>("h3"), io_chosen), io_in_3_bits_size, _GEN_10) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_12 = validif(eq(UInt<1>("h0"), io_chosen), io_in_0_bits_cmd) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_13 = mux(eq(UInt<1>("h1"), io_chosen), io_in_1_bits_cmd, _GEN_12) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_14 = mux(eq(UInt<2>("h2"), io_chosen), io_in_2_bits_cmd, _GEN_13) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_15 = mux(eq(UInt<2>("h3"), io_chosen), io_in_3_bits_cmd, _GEN_14) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_16 = validif(eq(UInt<1>("h0"), io_chosen), io_in_0_bits_wmask) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_17 = mux(eq(UInt<1>("h1"), io_chosen), io_in_1_bits_wmask, _GEN_16) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_18 = mux(eq(UInt<2>("h2"), io_chosen), io_in_2_bits_wmask, _GEN_17) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_19 = mux(eq(UInt<2>("h3"), io_chosen), io_in_3_bits_wmask, _GEN_18) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_20 = validif(eq(UInt<1>("h0"), io_chosen), io_in_0_bits_wdata) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_21 = mux(eq(UInt<1>("h1"), io_chosen), io_in_1_bits_wdata, _GEN_20) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_22 = mux(eq(UInt<2>("h2"), io_chosen), io_in_2_bits_wdata, _GEN_21) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    node _GEN_23 = mux(eq(UInt<2>("h3"), io_chosen), io_in_3_bits_wdata, _GEN_22) @[src/main/scala/chisel3/util/Arbiter.scala 56:{15,15}]
    reg lockCount_value : UInt<3>, clock with :
      reset => (UInt<1>("h0"), lockCount_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg lockIdx : UInt<2>, clock with :
      reset => (UInt<1>("h0"), lockIdx) @[src/main/scala/chisel3/util/Arbiter.scala 60:22]
    node locked = neq(lockCount_value, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 61:34]
    node _wantsLock_T = bits(io_out_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wantsLock_T_1 = bits(io_out_bits_cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node wantsLock = and(_wantsLock_T, _wantsLock_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 94:62]
    node _T = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = and(_T, wantsLock) @[src/main/scala/chisel3/util/Arbiter.scala 64:22]
    skip
    node _value_T = add(lockCount_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_24 = mux(_T_1, io_chosen, lockIdx) @[src/main/scala/chisel3/util/Arbiter.scala 64:36 65:15 60:22]
    node _GEN_25 = mux(_T_1, _value_T_1, lockCount_value) @[src/main/scala/chisel3/util/Arbiter.scala 64:36 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _GEN_27 = mux(io_in_2_valid, UInt<2>("h2"), UInt<2>("h3")) @[src/main/scala/chisel3/util/Arbiter.scala 103:{26,35} 101:41]
    node _GEN_28 = mux(io_in_1_valid, UInt<1>("h1"), _GEN_27) @[src/main/scala/chisel3/util/Arbiter.scala 103:{26,35}]
    node _GEN_29 = mux(io_in_0_valid, UInt<1>("h0"), _GEN_28) @[src/main/scala/chisel3/util/Arbiter.scala 103:{26,35}]
    node io_chosen_choice = _GEN_29 @[src/main/scala/chisel3/util/Arbiter.scala 101:41]
    node _GEN_26 = mux(locked, lockIdx, io_chosen_choice) @[src/main/scala/chisel3/util/Arbiter.scala 54:13 69:{18,30}]
    node _T_2 = or(io_in_0_valid, io_in_1_valid) @[src/main/scala/chisel3/util/Arbiter.scala 45:68]
    node _T_3 = or(_T_2, io_in_2_valid) @[src/main/scala/chisel3/util/Arbiter.scala 45:68]
    node _T_4 = eq(io_in_0_valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _T_5 = eq(_T_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _T_6 = eq(_T_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = eq(lockIdx, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_0_ready_T_1 = mux(locked, _io_in_0_ready_T, UInt<1>("h1")) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_0_ready_T_2 = and(_io_in_0_ready_T_1, io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    node _io_in_1_ready_T = eq(lockIdx, UInt<1>("h1")) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_1_ready_T_1 = mux(locked, _io_in_1_ready_T, _T_4) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_1_ready_T_2 = and(_io_in_1_ready_T_1, io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    node _io_in_2_ready_T = eq(lockIdx, UInt<2>("h2")) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_2_ready_T_1 = mux(locked, _io_in_2_ready_T, _T_5) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_2_ready_T_2 = and(_io_in_2_ready_T_1, io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    node _io_in_3_ready_T = eq(lockIdx, UInt<2>("h3")) @[src/main/scala/chisel3/util/Arbiter.scala 71:39]
    node _io_in_3_ready_T_1 = mux(locked, _io_in_3_ready_T, _T_6) @[src/main/scala/chisel3/util/Arbiter.scala 71:22]
    node _io_in_3_ready_T_2 = and(_io_in_3_ready_T_1, io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 71:56]
    node _io_in_io_chosen_valid = _GEN_3 @[src/main/scala/chisel3/util/Arbiter.scala 55:16]
    node _io_in_io_chosen_bits_addr = _GEN_7 @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    node _io_in_io_chosen_bits_size = _GEN_11 @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    node _io_in_io_chosen_bits_cmd = _GEN_15 @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    node _io_in_io_chosen_bits_wmask = _GEN_19 @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    node _io_in_io_chosen_bits_wdata = _GEN_23 @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    io_in_0_ready <= _io_in_0_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    io_in_1_ready <= _io_in_1_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    io_in_2_ready <= _io_in_2_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    io_in_3_ready <= _io_in_3_ready_T_2 @[src/main/scala/chisel3/util/Arbiter.scala 71:16]
    io_out_valid <= _io_in_io_chosen_valid @[src/main/scala/chisel3/util/Arbiter.scala 55:16]
    io_out_bits_addr <= _io_in_io_chosen_bits_addr @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    io_out_bits_size <= _io_in_io_chosen_bits_size @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    io_out_bits_cmd <= _io_in_io_chosen_bits_cmd @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    io_out_bits_wmask <= _io_in_io_chosen_bits_wmask @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    io_out_bits_wdata <= _io_in_io_chosen_bits_wdata @[src/main/scala/chisel3/util/Arbiter.scala 56:15]
    io_chosen <= _GEN_26
    lockCount_value <= mux(reset, UInt<3>("h0"), _GEN_25) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    lockIdx <= _GEN_24

  module SimpleBusCrossbarNto1_1 :
    input clock : Clock
    input reset : UInt<1>
    output io_in_0_req_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_0_req_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_0_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_0_req_bits_size : UInt<3> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_0_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_0_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_0_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_0_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_0_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_0_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_0_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_1_req_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_1_req_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_1_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_1_req_bits_size : UInt<3> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_1_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_1_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_1_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_1_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_1_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_1_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_1_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_2_req_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_2_req_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_2_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_2_req_bits_size : UInt<3> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_2_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_2_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_2_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_2_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_2_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_2_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_2_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_3_req_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_3_req_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_3_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_3_req_bits_size : UInt<3> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_3_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_3_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_3_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_in_3_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_3_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_3_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_in_3_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_out_req_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_out_req_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_out_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_out_req_bits_size : UInt<3> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_out_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_out_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_out_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    output io_out_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_out_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_out_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]
    input io_out_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 86:14]

    inst inputArb of LockingArbiter_1 @[src/main/scala/bus/simplebus/Crossbar.scala 95:24]
    reg state : UInt<2>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 92:22]
    node _T = bits(inputArb.io_out_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_1 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_2 = bits(inputArb.io_out_bits_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_4 = and(_T_1, _T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:29]
    node _T_6 = and(inputArb.io_out_valid, _T_5) @[src/main/scala/bus/simplebus/Crossbar.scala 98:26]
    node _T_7 = bits(inputArb.io_out_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _T_8 = eq(_T_7, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:55]
    node _T_9 = and(_T_6, _T_8) @[src/main/scala/bus/simplebus/Crossbar.scala 98:52]
    node _T_10 = eq(_T_9, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:10]
    node _T_11 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    node _T_13 = eq(_T_10, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    reg inflightSrc : UInt<2>, clock with :
      reset => (UInt<1>("h0"), inflightSrc) @[src/main/scala/bus/simplebus/Crossbar.scala 99:28]
    node _io_out_req_valid_T = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 103:47]
    node _io_out_req_valid_T_1 = and(inputArb.io_out_valid, _io_out_req_valid_T) @[src/main/scala/bus/simplebus/Crossbar.scala 103:37]
    node _inputArb_io_out_ready_T = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 104:47]
    node _inputArb_io_out_ready_T_1 = and(io_out_req_ready, _inputArb_io_out_ready_T) @[src/main/scala/bus/simplebus/Crossbar.scala 104:37]
    node _io_in_inflightSrc_resp_valid = io_out_resp_valid @[src/main/scala/bus/simplebus/Crossbar.scala 109:{13,13}]
    node _GEN_0 = mux(eq(UInt<1>("h0"), inflightSrc), _io_in_inflightSrc_resp_valid, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 109:{13,13} 107:26]
    node _GEN_1 = mux(eq(UInt<1>("h1"), inflightSrc), _io_in_inflightSrc_resp_valid, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 109:{13,13} 107:26]
    node _GEN_2 = mux(eq(UInt<2>("h2"), inflightSrc), _io_in_inflightSrc_resp_valid, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 109:{13,13} 107:26]
    node _GEN_3 = mux(eq(UInt<2>("h3"), inflightSrc), _io_in_inflightSrc_resp_valid, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 109:{13,13} 107:26]
    node _GEN_4 = validif(eq(UInt<1>("h0"), inflightSrc), io_in_0_resp_ready) @[src/main/scala/bus/simplebus/Crossbar.scala 110:{13,13}]
    node _GEN_5 = mux(eq(UInt<1>("h1"), inflightSrc), io_in_1_resp_ready, _GEN_4) @[src/main/scala/bus/simplebus/Crossbar.scala 110:{13,13}]
    node _GEN_6 = mux(eq(UInt<2>("h2"), inflightSrc), io_in_2_resp_ready, _GEN_5) @[src/main/scala/bus/simplebus/Crossbar.scala 110:{13,13}]
    node _GEN_7 = mux(eq(UInt<2>("h3"), inflightSrc), io_in_3_resp_ready, _GEN_6) @[src/main/scala/bus/simplebus/Crossbar.scala 110:{13,13}]
    node _T_14 = eq(UInt<2>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
    node _T_15 = and(inputArb.io_out_ready, inputArb.io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_16 = bits(inputArb.io_out_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_17 = eq(_T_16, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_18 = bits(inputArb.io_out_bits_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_19 = eq(_T_18, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_20 = and(_T_17, _T_19) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_21 = eq(inputArb.io_out_bits_cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _T_22 = eq(inputArb.io_out_bits_cmd, UInt<1>("h1")) @[src/main/scala/bus/simplebus/SimpleBus.scala 77:29]
    node _T_23 = or(_T_21, _T_22) @[src/main/scala/bus/simplebus/Crossbar.scala 118:47]
    node _GEN_8 = mux(_T_23, UInt<2>("h2"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 118:{80,88} 92:22]
    node _GEN_9 = mux(_T_20, UInt<2>("h1"), _GEN_8) @[src/main/scala/bus/simplebus/Crossbar.scala 117:{38,46}]
    node _GEN_10 = mux(_T_15, inputArb.io_chosen, inflightSrc) @[src/main/scala/bus/simplebus/Crossbar.scala 115:27 116:21 99:28]
    node _GEN_11 = mux(_T_15, _GEN_9, state) @[src/main/scala/bus/simplebus/Crossbar.scala 115:27 92:22]
    node _T_24 = eq(UInt<2>("h1"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
    node _T_25 = and(io_out_resp_ready, io_out_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_26 = eq(io_out_resp_bits_cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
    node _T_27 = and(_T_25, _T_26) @[src/main/scala/bus/simplebus/Crossbar.scala 121:46]
    node _GEN_12 = mux(_T_27, UInt<2>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 121:{78,86} 92:22]
    node _T_28 = eq(UInt<2>("h2"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
    node _T_29 = and(io_out_resp_ready, io_out_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_13 = mux(_T_29, UInt<2>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 122:{48,56} 92:22]
    node _GEN_14 = mux(_T_28, _GEN_13, state) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18 92:22]
    node _GEN_15 = mux(_T_24, _GEN_12, _GEN_14) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
    node _GEN_16 = mux(_T_14, _GEN_10, inflightSrc) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18 99:28]
    node _GEN_17 = mux(_T_14, _GEN_11, _GEN_15) @[src/main/scala/bus/simplebus/Crossbar.scala 113:18]
    node _io_in_inflightSrc_resp_ready = _GEN_7 @[src/main/scala/bus/simplebus/Crossbar.scala 110:13]
    io_in_0_req_ready <= inputArb.io_in_0_ready @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    io_in_0_resp_valid <= _GEN_0
    io_in_0_resp_bits_cmd <= io_out_resp_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io_in_0_resp_bits_rdata <= io_out_resp_bits_rdata @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io_in_1_req_ready <= inputArb.io_in_1_ready @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    io_in_1_resp_valid <= _GEN_1
    io_in_1_resp_bits_cmd <= io_out_resp_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io_in_1_resp_bits_rdata <= io_out_resp_bits_rdata @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io_in_2_req_ready <= inputArb.io_in_2_ready @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    io_in_2_resp_valid <= _GEN_2
    io_in_2_resp_bits_cmd <= io_out_resp_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io_in_2_resp_bits_rdata <= io_out_resp_bits_rdata @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io_in_3_req_ready <= inputArb.io_in_3_ready @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    io_in_3_resp_valid <= _GEN_3
    io_in_3_resp_bits_cmd <= io_out_resp_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io_in_3_resp_bits_rdata <= io_out_resp_bits_rdata @[src/main/scala/bus/simplebus/Crossbar.scala 106:25]
    io_out_req_valid <= _io_out_req_valid_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 103:20]
    io_out_req_bits_addr <= inputArb.io_out_bits_addr @[src/main/scala/bus/simplebus/Crossbar.scala 101:19]
    io_out_req_bits_size <= inputArb.io_out_bits_size @[src/main/scala/bus/simplebus/Crossbar.scala 101:19]
    io_out_req_bits_cmd <= inputArb.io_out_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 101:19]
    io_out_req_bits_wmask <= inputArb.io_out_bits_wmask @[src/main/scala/bus/simplebus/Crossbar.scala 101:19]
    io_out_req_bits_wdata <= inputArb.io_out_bits_wdata @[src/main/scala/bus/simplebus/Crossbar.scala 101:19]
    io_out_resp_ready <= _io_in_inflightSrc_resp_ready @[src/main/scala/bus/simplebus/Crossbar.scala 110:13]
    state <= mux(reset, UInt<2>("h0"), _GEN_17) @[src/main/scala/bus/simplebus/Crossbar.scala 92:{22,22}]
    inputArb.clock <= clock
    inputArb.reset <= reset
    inputArb.io_in_0_valid <= io_in_0_req_valid @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_0_bits_addr <= io_in_0_req_bits_addr @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_0_bits_size <= io_in_0_req_bits_size @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_0_bits_cmd <= io_in_0_req_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_0_bits_wmask <= io_in_0_req_bits_wmask @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_0_bits_wdata <= io_in_0_req_bits_wdata @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_1_valid <= io_in_1_req_valid @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_1_bits_addr <= io_in_1_req_bits_addr @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_1_bits_size <= io_in_1_req_bits_size @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_1_bits_cmd <= io_in_1_req_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_1_bits_wmask <= io_in_1_req_bits_wmask @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_1_bits_wdata <= io_in_1_req_bits_wdata @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_2_valid <= io_in_2_req_valid @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_2_bits_addr <= io_in_2_req_bits_addr @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_2_bits_size <= io_in_2_req_bits_size @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_2_bits_cmd <= io_in_2_req_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_2_bits_wmask <= io_in_2_req_bits_wmask @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_2_bits_wdata <= io_in_2_req_bits_wdata @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_3_valid <= io_in_3_req_valid @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_3_bits_addr <= io_in_3_req_bits_addr @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_3_bits_size <= io_in_3_req_bits_size @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_3_bits_cmd <= io_in_3_req_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_3_bits_wmask <= io_in_3_req_bits_wmask @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_in_3_bits_wdata <= io_in_3_req_bits_wdata @[src/main/scala/bus/simplebus/Crossbar.scala 96:68]
    inputArb.io_out_ready <= _inputArb_io_out_ready_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 104:17]
    inflightSrc <= mux(reset, UInt<2>("h0"), _GEN_16) @[src/main/scala/bus/simplebus/Crossbar.scala 99:{28,28}]
    printf(clock, and(and(and(UInt<1>("h1"), _T_12), _T_13), UInt<1>("h1")), "Assertion failed\n    at Crossbar.scala:98 assert(!(thisReq.valid && !thisReq.bits.isRead() && !thisReq.bits.isWrite()))\n") : printf @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]
    assert(clock, _T_10, and(and(UInt<1>("h1"), _T_12), UInt<1>("h1")), "") : assert @[src/main/scala/bus/simplebus/Crossbar.scala 98:9]

  module EmbeddedTLBExec :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_in_bits_addr : UInt<39> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_in_bits_size : UInt<3> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_in_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_in_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_in_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_in_bits_user : UInt<87> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_out_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_out_bits_size : UInt<3> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_out_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_out_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_out_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_out_bits_user : UInt<87> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_md_0 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_md_1 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_md_2 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_md_3 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mdWrite_wen : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mdWrite_windex : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mdWrite_waymask : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mdWrite_wdata : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_mdReady : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_mem_req_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mem_req_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mem_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mem_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mem_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mem_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mem_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mem_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_mem_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_mem_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_mem_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_flush : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_satp : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_pf_priviledgeMode : UInt<2> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_pf_status_sum : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_pf_status_mxr : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_pf_loadPF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_pf_storePF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_ipf : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_isFinish : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input DISPLAY_ENABLE : UInt<1>

    node _vpn_WIRE_1 = io_in_bits_addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:{30,30}]
    skip
    node _vpn_T_1 = bits(_vpn_WIRE_1, 38, 12) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:30]
    node _vpn_WIRE_vpn = _vpn_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:{30,30}]
    node _vpn_WIRE_2 = _vpn_WIRE_vpn @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:{54,54}]
    node _vpn_T_2 = bits(_vpn_WIRE_2, 8, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    node _vpn_T_3 = bits(_vpn_WIRE_2, 17, 9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    node _vpn_T_4 = bits(_vpn_WIRE_2, 26, 18) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    node _satp_WIRE = io_satp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:{30,30}]
    node _satp_T = bits(_satp_WIRE, 19, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    skip
    node _satp_T_2 = bits(_satp_WIRE, 59, 44) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    skip
    node _hitVec_WIRE_1 = io_md_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{46,46}]
    skip
    skip
    node _hitVec_T_2 = bits(_hitVec_WIRE_1, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    skip
    skip
    skip
    node _hitVec_WIRE_flag = _hitVec_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{46,46}]
    node _hitVec_WIRE_3 = _hitVec_WIRE_flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{71,71}]
    node _hitVec_T_6 = bits(_hitVec_WIRE_3, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _hitVec_WIRE_5 = io_md_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{100,100}]
    skip
    skip
    skip
    skip
    node _hitVec_T_18 = bits(_hitVec_WIRE_5, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    skip
    node _hitVec_WIRE_4_asid = _hitVec_T_18 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{100,100}]
    node satp_asid = _satp_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:{30,30}]
    node _hitVec_T_20 = eq(_hitVec_WIRE_4_asid, satp_asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:117]
    node _hitVec_WIRE_2_v = _hitVec_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{71,71}]
    node _hitVec_T_21 = and(_hitVec_WIRE_2_v, _hitVec_T_20) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:86]
    node _hitVec_WIRE_7 = io_md_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{152,152}]
    skip
    skip
    skip
    node _hitVec_T_25 = bits(_hitVec_WIRE_7, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    skip
    skip
    node _hitVec_WIRE_9 = io_md_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{180,180}]
    skip
    skip
    skip
    skip
    skip
    node _hitVec_T_33 = bits(_hitVec_WIRE_9, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node vpn_vpn2 = _vpn_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:{54,54}]
    node vpn_vpn1 = _vpn_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:{54,54}]
    node hitVec_hi = cat(vpn_vpn2, vpn_vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node vpn_vpn0 = _vpn_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:{54,54}]
    node _hitVec_T_34 = cat(hitVec_hi, vpn_vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_WIRE_6_mask = _hitVec_T_25 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{152,152}]
    node _hitVec_T_35 = cat(UInt<9>("h1ff"), _hitVec_WIRE_6_mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_WIRE_8_vpn = _hitVec_T_33 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{180,180}]
    node _hitVec_T_36 = and(_hitVec_T_35, _hitVec_WIRE_8_vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_37 = cat(UInt<9>("h1ff"), _hitVec_WIRE_6_mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_38 = and(_hitVec_T_37, _hitVec_T_34) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_39 = eq(_hitVec_T_36, _hitVec_T_38) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_40 = and(_hitVec_T_21, _hitVec_T_39) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:132]
    node _hitVec_WIRE_11 = io_md_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{46,46}]
    skip
    skip
    node _hitVec_T_43 = bits(_hitVec_WIRE_11, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    skip
    skip
    skip
    node _hitVec_WIRE_10_flag = _hitVec_T_43 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{46,46}]
    node _hitVec_WIRE_13 = _hitVec_WIRE_10_flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{71,71}]
    node _hitVec_T_47 = bits(_hitVec_WIRE_13, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _hitVec_WIRE_15 = io_md_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{100,100}]
    skip
    skip
    skip
    skip
    node _hitVec_T_59 = bits(_hitVec_WIRE_15, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    skip
    node _hitVec_WIRE_14_asid = _hitVec_T_59 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{100,100}]
    node _hitVec_T_61 = eq(_hitVec_WIRE_14_asid, satp_asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:117]
    node _hitVec_WIRE_12_v = _hitVec_T_47 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{71,71}]
    node _hitVec_T_62 = and(_hitVec_WIRE_12_v, _hitVec_T_61) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:86]
    node _hitVec_WIRE_17 = io_md_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{152,152}]
    skip
    skip
    skip
    node _hitVec_T_66 = bits(_hitVec_WIRE_17, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    skip
    skip
    node _hitVec_WIRE_19 = io_md_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{180,180}]
    skip
    skip
    skip
    skip
    skip
    node _hitVec_T_74 = bits(_hitVec_WIRE_19, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node hitVec_hi_1 = cat(vpn_vpn2, vpn_vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_75 = cat(hitVec_hi_1, vpn_vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_WIRE_16_mask = _hitVec_T_66 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{152,152}]
    node _hitVec_T_76 = cat(UInt<9>("h1ff"), _hitVec_WIRE_16_mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_WIRE_18_vpn = _hitVec_T_74 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{180,180}]
    node _hitVec_T_77 = and(_hitVec_T_76, _hitVec_WIRE_18_vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_78 = cat(UInt<9>("h1ff"), _hitVec_WIRE_16_mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_79 = and(_hitVec_T_78, _hitVec_T_75) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_80 = eq(_hitVec_T_77, _hitVec_T_79) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_81 = and(_hitVec_T_62, _hitVec_T_80) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:132]
    node _hitVec_WIRE_21 = io_md_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{46,46}]
    skip
    skip
    node _hitVec_T_84 = bits(_hitVec_WIRE_21, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    skip
    skip
    skip
    node _hitVec_WIRE_20_flag = _hitVec_T_84 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{46,46}]
    node _hitVec_WIRE_23 = _hitVec_WIRE_20_flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{71,71}]
    node _hitVec_T_88 = bits(_hitVec_WIRE_23, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _hitVec_WIRE_25 = io_md_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{100,100}]
    skip
    skip
    skip
    skip
    node _hitVec_T_100 = bits(_hitVec_WIRE_25, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    skip
    node _hitVec_WIRE_24_asid = _hitVec_T_100 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{100,100}]
    node _hitVec_T_102 = eq(_hitVec_WIRE_24_asid, satp_asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:117]
    node _hitVec_WIRE_22_v = _hitVec_T_88 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{71,71}]
    node _hitVec_T_103 = and(_hitVec_WIRE_22_v, _hitVec_T_102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:86]
    node _hitVec_WIRE_27 = io_md_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{152,152}]
    skip
    skip
    skip
    node _hitVec_T_107 = bits(_hitVec_WIRE_27, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    skip
    skip
    node _hitVec_WIRE_29 = io_md_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{180,180}]
    skip
    skip
    skip
    skip
    skip
    node _hitVec_T_115 = bits(_hitVec_WIRE_29, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node hitVec_hi_2 = cat(vpn_vpn2, vpn_vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_116 = cat(hitVec_hi_2, vpn_vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_WIRE_26_mask = _hitVec_T_107 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{152,152}]
    node _hitVec_T_117 = cat(UInt<9>("h1ff"), _hitVec_WIRE_26_mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_WIRE_28_vpn = _hitVec_T_115 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{180,180}]
    node _hitVec_T_118 = and(_hitVec_T_117, _hitVec_WIRE_28_vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_119 = cat(UInt<9>("h1ff"), _hitVec_WIRE_26_mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_120 = and(_hitVec_T_119, _hitVec_T_116) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_121 = eq(_hitVec_T_118, _hitVec_T_120) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_122 = and(_hitVec_T_103, _hitVec_T_121) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:132]
    node _hitVec_WIRE_31 = io_md_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{46,46}]
    skip
    skip
    node _hitVec_T_125 = bits(_hitVec_WIRE_31, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    skip
    skip
    skip
    node _hitVec_WIRE_30_flag = _hitVec_T_125 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{46,46}]
    node _hitVec_WIRE_33 = _hitVec_WIRE_30_flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{71,71}]
    node _hitVec_T_129 = bits(_hitVec_WIRE_33, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _hitVec_WIRE_35 = io_md_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{100,100}]
    skip
    skip
    skip
    skip
    node _hitVec_T_141 = bits(_hitVec_WIRE_35, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    skip
    node _hitVec_WIRE_34_asid = _hitVec_T_141 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{100,100}]
    node _hitVec_T_143 = eq(_hitVec_WIRE_34_asid, satp_asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:117]
    node _hitVec_WIRE_32_v = _hitVec_T_129 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{71,71}]
    node _hitVec_T_144 = and(_hitVec_WIRE_32_v, _hitVec_T_143) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:86]
    node _hitVec_WIRE_37 = io_md_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{152,152}]
    skip
    skip
    skip
    node _hitVec_T_148 = bits(_hitVec_WIRE_37, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    skip
    skip
    node _hitVec_WIRE_39 = io_md_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{180,180}]
    skip
    skip
    skip
    skip
    skip
    node _hitVec_T_156 = bits(_hitVec_WIRE_39, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node hitVec_hi_3 = cat(vpn_vpn2, vpn_vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_157 = cat(hitVec_hi_3, vpn_vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_WIRE_36_mask = _hitVec_T_148 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{152,152}]
    node _hitVec_T_158 = cat(UInt<9>("h1ff"), _hitVec_WIRE_36_mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_WIRE_38_vpn = _hitVec_T_156 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{180,180}]
    node _hitVec_T_159 = and(_hitVec_T_158, _hitVec_WIRE_38_vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_160 = cat(UInt<9>("h1ff"), _hitVec_WIRE_36_mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_161 = and(_hitVec_T_160, _hitVec_T_157) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_162 = eq(_hitVec_T_159, _hitVec_T_161) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_163 = and(_hitVec_T_144, _hitVec_T_162) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:132]
    node _hitVec_WIRE_40_1 = _hitVec_T_81 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{23,23}]
    node _hitVec_WIRE_40_0 = _hitVec_T_40 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{23,23}]
    node hitVec_lo = cat(_hitVec_WIRE_40_1, _hitVec_WIRE_40_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:211]
    node _hitVec_WIRE_40_3 = _hitVec_T_163 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{23,23}]
    node _hitVec_WIRE_40_2 = _hitVec_T_122 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{23,23}]
    node hitVec_hi_4 = cat(_hitVec_WIRE_40_3, _hitVec_WIRE_40_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:211]
    node hitVec = cat(hitVec_hi_4, hitVec_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:211]
    node _hit_T = orr(hitVec) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 210:35]
    node hit = and(io_in_valid, _hit_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 210:25]
    node _miss_T = orr(hitVec) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 211:37]
    node _miss_T_1 = eq(_miss_T, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 211:29]
    node miss = and(io_in_valid, _miss_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 211:26]
    reg victimWaymask_lfsr : UInt<64>, clock with :
      reset => (UInt<1>("h0"), victimWaymask_lfsr) @[src/main/scala/utils/LFSR64.scala 25:23]
    node _victimWaymask_xor_T = bits(victimWaymask_lfsr, 0, 0) @[src/main/scala/utils/LFSR64.scala 26:19]
    node _victimWaymask_xor_T_1 = bits(victimWaymask_lfsr, 1, 1) @[src/main/scala/utils/LFSR64.scala 26:29]
    node _victimWaymask_xor_T_2 = xor(_victimWaymask_xor_T, _victimWaymask_xor_T_1) @[src/main/scala/utils/LFSR64.scala 26:23]
    node _victimWaymask_xor_T_3 = bits(victimWaymask_lfsr, 3, 3) @[src/main/scala/utils/LFSR64.scala 26:39]
    node _victimWaymask_xor_T_4 = xor(_victimWaymask_xor_T_2, _victimWaymask_xor_T_3) @[src/main/scala/utils/LFSR64.scala 26:33]
    node _victimWaymask_xor_T_5 = bits(victimWaymask_lfsr, 4, 4) @[src/main/scala/utils/LFSR64.scala 26:49]
    node victimWaymask_xor = xor(_victimWaymask_xor_T_4, _victimWaymask_xor_T_5) @[src/main/scala/utils/LFSR64.scala 26:43]
    node _victimWaymask_lfsr_T = eq(victimWaymask_lfsr, UInt<1>("h0")) @[src/main/scala/utils/LFSR64.scala 28:24]
    node _victimWaymask_lfsr_T_1 = bits(victimWaymask_lfsr, 63, 1) @[src/main/scala/utils/LFSR64.scala 28:51]
    node _victimWaymask_lfsr_T_2 = cat(victimWaymask_xor, _victimWaymask_lfsr_T_1) @[src/main/scala/utils/LFSR64.scala 28:41]
    node _victimWaymask_lfsr_T_3 = mux(_victimWaymask_lfsr_T, UInt<1>("h1"), _victimWaymask_lfsr_T_2) @[src/main/scala/utils/LFSR64.scala 28:18]
    node _GEN_0 = mux(UInt<1>("h1"), _victimWaymask_lfsr_T_3, victimWaymask_lfsr) @[src/main/scala/utils/LFSR64.scala 27:22 28:12 25:23]
    node _victimWaymask_T = bits(victimWaymask_lfsr, 1, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 213:53]
    node victimWaymask = dshl(UInt<1>("h1"), _victimWaymask_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 213:42]
    node waymask = mux(hit, hitVec, victimWaymask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 214:20]
    node _hitMeta_T = bits(waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_1 = bits(waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_2 = bits(waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_3 = bits(waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_4 = mux(_hitMeta_T, io_md_0, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_5 = mux(_hitMeta_T_1, io_md_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_6 = mux(_hitMeta_T_2, io_md_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_7 = mux(_hitMeta_T_3, io_md_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_8 = or(_hitMeta_T_4, _hitMeta_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_9 = or(_hitMeta_T_8, _hitMeta_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_10 = or(_hitMeta_T_9, _hitMeta_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_WIRE = _hitMeta_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _hitMeta_WIRE_2 = _hitMeta_WIRE @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:{44,44}]
    skip
    node _hitMeta_T_12 = bits(_hitMeta_WIRE_2, 120, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:44]
    node _hitMeta_WIRE_1_meta = _hitMeta_T_12 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:{44,44}]
    node _hitMeta_WIRE_3 = _hitMeta_WIRE_1_meta @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:{70,70}]
    node _hitMeta_T_13 = bits(_hitMeta_WIRE_3, 7, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    node _hitMeta_T_14 = bits(_hitMeta_WIRE_3, 25, 8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    node _hitMeta_T_15 = bits(_hitMeta_WIRE_3, 41, 26) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    node _hitMeta_T_16 = bits(_hitMeta_WIRE_3, 68, 42) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    node _hitData_T = bits(waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_1 = bits(waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_2 = bits(waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_3 = bits(waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_4 = mux(_hitData_T, io_md_0, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_5 = mux(_hitData_T_1, io_md_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_6 = mux(_hitData_T_2, io_md_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_7 = mux(_hitData_T_3, io_md_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_8 = or(_hitData_T_4, _hitData_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_9 = or(_hitData_T_8, _hitData_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_10 = or(_hitData_T_9, _hitData_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_WIRE = _hitData_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _hitData_WIRE_2 = _hitData_WIRE @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:{44,44}]
    node _hitData_T_11 = bits(_hitData_WIRE_2, 51, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:44]
    skip
    node _hitData_WIRE_1_data = _hitData_T_11 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:{44,44}]
    node _hitData_WIRE_3 = _hitData_WIRE_1_data @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:{70,70}]
    node _hitData_T_13 = bits(_hitData_WIRE_3, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:70]
    node _hitData_T_14 = bits(_hitData_WIRE_3, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:70]
    node hitMeta_flag = _hitMeta_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:{70,70}]
    node _hitFlag_WIRE = hitMeta_flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:{38,38}]
    node _hitFlag_T = bits(_hitFlag_WIRE, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_1 = bits(_hitFlag_WIRE, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_2 = bits(_hitFlag_WIRE, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_3 = bits(_hitFlag_WIRE, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_4 = bits(_hitFlag_WIRE, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_5 = bits(_hitFlag_WIRE, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_6 = bits(_hitFlag_WIRE, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_7 = bits(_hitFlag_WIRE, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node hitFlag_a = _hitFlag_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:{38,38}]
    node _hitWB_T = eq(hitFlag_a, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:23]
    node hitFlag_d = _hitFlag_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:{38,38}]
    node _hitWB_T_1 = eq(hitFlag_d, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:37]
    node _hitWB_T_2 = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _hitWB_T_3 = and(_hitWB_T_1, _hitWB_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:48]
    node _hitWB_T_4 = or(_hitWB_T, _hitWB_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:34]
    node _hitWB_T_5 = and(hit, _hitWB_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:19]
    node _hitCheck_T = eq(io_pf_priviledgeMode, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:62]
    node hitFlag_u = _hitFlag_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:{38,38}]
    node _hitCheck_T_1 = eq(hitFlag_u, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:75]
    node _hitCheck_T_2 = and(_hitCheck_T, _hitCheck_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:72]
    node _hitCheck_T_3 = eq(_hitCheck_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:42]
    node _hitCheck_T_4 = and(hit, _hitCheck_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:39]
    node _hitCheck_T_5 = eq(io_pf_priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:110]
    node _hitCheck_T_6 = and(_hitCheck_T_5, hitFlag_u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:120]
    node _hitCheck_T_7 = eq(io_pf_status_sum, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:137]
    node _hitCheck_T_8 = or(_hitCheck_T_7, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:152]
    node _hitCheck_T_9 = and(_hitCheck_T_6, _hitCheck_T_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:133]
    node _hitCheck_T_10 = eq(_hitCheck_T_9, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:90]
    node hitCheck = and(_hitCheck_T_4, _hitCheck_T_10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:87]
    node _hitADCheck_T = eq(hitFlag_a, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 232:67]
    node _hitADCheck_T_1 = eq(hitFlag_d, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 232:81]
    node _hitADCheck_T_2 = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _hitADCheck_T_3 = and(_hitADCheck_T_1, _hitADCheck_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 232:92]
    node hitADCheck = or(_hitADCheck_T, _hitADCheck_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 232:78]
    node _hitExec_T = eq(hitADCheck, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 233:29]
    node _hitExec_T_1 = and(hitCheck, _hitExec_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 233:26]
    node hitFlag_x = _hitFlag_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:{38,38}]
    node hitExec = and(_hitExec_T_1, hitFlag_x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 233:41]
    node _hitinstrPF_T = eq(hitExec, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 245:42]
    node _hitinstrPF_T_1 = and(_hitinstrPF_T, hit) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 245:52]
    node hitinstrPF = _hitinstrPF_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 225:28 245:39]
    node _hitWB_T_6 = eq(hitinstrPF, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:69]
    node _hitWB_T_7 = and(_hitWB_T_5, _hitWB_T_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:66]
    node loadPF = UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 216:{24,24}]
    node storePF = UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 217:{25,25}]
    node _hitWB_T_8 = or(loadPF, storePF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:93]
    node _hitWB_T_9 = or(io_pf_loadPF, io_pf_storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    node _hitWB_T_10 = or(_hitWB_T_8, _hitWB_T_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:104]
    node _hitWB_T_11 = eq(_hitWB_T_10, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:84]
    node hitWB = and(_hitWB_T_7, _hitWB_T_11) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:81]
    node _hitRefillFlag_T = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node hitRefillFlag_hi = cat(_hitRefillFlag_T, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:26]
    node _hitRefillFlag_T_1 = cat(hitRefillFlag_hi, UInt<6>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:26]
    node hitFlag_r = _hitFlag_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:{38,38}]
    node hitFlag_v = _hitFlag_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:{38,38}]
    node hitRefillFlag_lo_lo = cat(hitFlag_r, hitFlag_v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitFlag_w = _hitFlag_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:{38,38}]
    node hitRefillFlag_lo_hi = cat(hitFlag_x, hitFlag_w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag_lo = cat(hitRefillFlag_lo_hi, hitRefillFlag_lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitFlag_g = _hitFlag_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:{38,38}]
    node hitRefillFlag_hi_lo = cat(hitFlag_g, hitFlag_u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag_hi_hi = cat(hitFlag_d, hitFlag_a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag_hi_1 = cat(hitRefillFlag_hi_hi, hitRefillFlag_hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node _hitRefillFlag_T_2 = cat(hitRefillFlag_hi_1, hitRefillFlag_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag = or(_hitRefillFlag_T_1, _hitRefillFlag_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:69]
    node hitWBStore_lo = cat(UInt<2>("h0"), hitRefillFlag) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:33]
    node hitData_ppn = _hitData_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:{70,70}]
    node hitWBStore_hi = cat(UInt<10>("h0"), hitData_ppn) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:33]
    node _hitWBStore_T = cat(hitWBStore_hi, hitWBStore_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:33]
    reg hitWBStore : UInt<40>, clock with :
      reset => (UInt<1>("h0"), hitWBStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:29]
    node _GEN_1 = mux(hitWB, _hitWBStore_T, hitWBStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:{29,29,29}]
    node _hitLoad_T = eq(hitADCheck, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:29]
    node _hitLoad_T_1 = and(hitCheck, _hitLoad_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:26]
    node _hitLoad_T_2 = and(io_pf_status_mxr, hitFlag_x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:72]
    node _hitLoad_T_3 = or(hitFlag_r, _hitLoad_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:55]
    node hitLoad = and(_hitLoad_T_1, _hitLoad_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:41]
    node _hitStore_T = eq(hitADCheck, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 235:30]
    node _hitStore_T_1 = and(hitCheck, _hitStore_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 235:27]
    node hitStore = and(_hitStore_T_1, hitFlag_w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 235:42]
    reg io_pf_loadPF_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_pf_loadPF_REG) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:26]
    reg io_pf_storePF_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_pf_storePF_REG) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 243:27]
    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 253:22]
    reg level : UInt<2>, clock with :
      reset => (UInt<1>("h0"), level) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 254:22]
    reg memRespStore : UInt<64>, clock with :
      reset => (UInt<1>("h0"), memRespStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 256:25]
    reg missMaskStore : UInt<18>, clock with :
      reset => (UInt<1>("h0"), missMaskStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 258:26]
    node _memRdata_WIRE = io_mem_resp_bits_rdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node _memRdata_T = bits(_memRdata_WIRE, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_1 = bits(_memRdata_WIRE, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_2 = bits(_memRdata_WIRE, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_3 = bits(_memRdata_WIRE, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_4 = bits(_memRdata_WIRE, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_5 = bits(_memRdata_WIRE, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_6 = bits(_memRdata_WIRE, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_7 = bits(_memRdata_WIRE, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_8 = bits(_memRdata_WIRE, 9, 8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_9 = bits(_memRdata_WIRE, 29, 10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_10 = bits(_memRdata_WIRE, 63, 30) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    reg raddr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:18]
    node _alreadyOutFire_T = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg alreadyOutFire : UInt<1>, clock with :
      reset => (UInt<1>("h0"), alreadyOutFire) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:33]
    node _GEN_2 = mux(_alreadyOutFire_T, UInt<1>("h1"), alreadyOutFire) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:{33,33,33}]
    reg needFlush : UInt<1>, clock with :
      reset => (UInt<1>("h0"), needFlush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 266:26]
    node isFlush = or(needFlush, io_flush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 268:27]
    node _T = neq(state, UInt<3>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:27]
    node _T_1 = and(io_flush, _T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:17]
    node _GEN_3 = mux(_T_1, UInt<1>("h1"), needFlush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 266:26 269:{40,52}]
    node _T_2 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_3 = and(_T_2, needFlush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:21]
    node _GEN_4 = mux(_T_3, UInt<1>("h0"), _GEN_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:{35,47}]
    reg missIPF : UInt<1>, clock with :
      reset => (UInt<1>("h0"), missIPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 272:24]
    node _T_4 = eq(UInt<3>("h0"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _T_5 = eq(io_flush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:13]
    node _T_6 = and(_T_5, hitWB) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:22]
    node _T_7 = eq(io_flush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:27]
    node _T_8 = and(miss, _T_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:24]
    node satp_ppn = _satp_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:{30,30}]
    node _raddr_T = cat(satp_ppn, vpn_vpn2) @[src/main/scala/nutcore/mem/TLB.scala 89:12]
    node _raddr_T_1 = cat(_raddr_T, UInt<3>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 89:8]
    node _GEN_5 = mux(_T_8, UInt<3>("h1"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:37 282:15 253:22]
    node _GEN_6 = mux(_T_8, _raddr_T_1, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:37 283:15 262:18]
    node _GEN_7 = mux(_T_8, UInt<2>("h3"), level) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:37 284:15 254:22]
    node _GEN_8 = mux(_T_8, UInt<1>("h0"), _GEN_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:37 285:19]
    node _GEN_9 = mux(_T_8, UInt<1>("h0"), _GEN_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:37 286:24]
    node _GEN_10 = mux(_T_6, UInt<3>("h3"), _GEN_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:32 278:15]
    node _GEN_11 = mux(_T_6, UInt<1>("h0"), _GEN_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:32 279:19]
    node _GEN_12 = mux(_T_6, UInt<1>("h0"), _GEN_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:32 280:24]
    node _GEN_13 = mux(_T_6, raddr, _GEN_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:18 277:32]
    node _GEN_14 = mux(_T_6, level, _GEN_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 254:22 277:32]
    node _T_9 = eq(UInt<3>("h1"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _T_10 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_15 = mux(_T_10, UInt<3>("h2"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 253:22 294:{36,44}]
    node _GEN_16 = mux(isFlush, UInt<3>("h0"), _GEN_15) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 291:22 292:15]
    node _GEN_17 = mux(isFlush, UInt<1>("h0"), _GEN_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 291:22 293:19]
    node _T_11 = eq(UInt<3>("h2"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node memRdata_flag_r = _memRdata_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node memRdata_flag_v = _memRdata_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node missflag_lo_lo = cat(memRdata_flag_r, memRdata_flag_v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node memRdata_flag_x = _memRdata_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node memRdata_flag_w = _memRdata_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node missflag_lo_hi = cat(memRdata_flag_x, memRdata_flag_w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node missflag_lo = cat(missflag_lo_hi, missflag_lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node memRdata_flag_g = _memRdata_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node memRdata_flag_u = _memRdata_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node missflag_hi_lo = cat(memRdata_flag_g, memRdata_flag_u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node memRdata_flag_d = _memRdata_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node memRdata_flag_a = _memRdata_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node missflag_hi_hi = cat(memRdata_flag_d, memRdata_flag_a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node missflag_hi = cat(missflag_hi_hi, missflag_hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node _missflag_T = cat(missflag_hi, missflag_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node _missflag_WIRE = _missflag_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:{44,44}]
    node _missflag_T_1 = bits(_missflag_WIRE, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node _missflag_T_2 = bits(_missflag_WIRE, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node _missflag_T_3 = bits(_missflag_WIRE, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node _missflag_T_4 = bits(_missflag_WIRE, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node _missflag_T_5 = bits(_missflag_WIRE, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node _missflag_T_6 = bits(_missflag_WIRE, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node _missflag_T_7 = bits(_missflag_WIRE, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node _missflag_T_8 = bits(_missflag_WIRE, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node _T_12 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node missflag_r = _missflag_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:{44,44}]
    node missflag_x = _missflag_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:{44,44}]
    node _T_13 = or(missflag_r, missflag_x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:34]
    node _T_14 = eq(_T_13, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:21]
    node _T_15 = eq(level, UInt<2>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:58]
    node _T_16 = eq(level, UInt<2>("h2")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:73]
    node _T_17 = or(_T_15, _T_16) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:65]
    node _T_18 = and(_T_14, _T_17) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:49]
    node missflag_v = _missflag_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:{44,44}]
    node _T_19 = eq(missflag_v, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:16]
    node _T_20 = eq(missflag_r, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:32]
    node missflag_w = _missflag_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:{44,44}]
    node _T_21 = and(_T_20, missflag_w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:44]
    node _T_22 = or(_T_19, _T_21) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:28]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_23 = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_24 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_25 = eq(_T_24, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_26 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_27 = eq(_T_26, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    skip
    skip
    skip
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_28 = and(UInt<1>("h1"), enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_29 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_30 = eq(_T_29, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    skip
    skip
    skip
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_31 = and(UInt<1>("h1"), enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_32 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_33 = eq(_T_32, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    skip
    skip
    skip
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_34 = and(UInt<1>("h1"), enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_35 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_36 = eq(_T_35, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _raddr_T_2 = eq(level, UInt<2>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 317:57]
    node _raddr_T_3 = mux(_raddr_T_2, vpn_vpn1, vpn_vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 317:50]
    node memRdata_ppn = _memRdata_T_9 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node _raddr_T_4 = cat(memRdata_ppn, _raddr_T_3) @[src/main/scala/nutcore/mem/TLB.scala 89:12]
    node _raddr_T_5 = cat(_raddr_T_4, UInt<3>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 89:8]
    node _GEN_18 = mux(_T_22, UInt<3>("h4"), UInt<3>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:60 305:43 316:19]
    node _GEN_19 = mux(_T_22, UInt<1>("h1"), missIPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 272:24 304:60 306:45]
    node _GEN_20 = mux(_T_22, raddr, _raddr_T_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:18 304:60 317:19]
    node _T_37 = neq(level, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 319:27]
    node _permCheck_T = eq(io_pf_priviledgeMode, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:61]
    node missflag_u = _missflag_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:{44,44}]
    node _permCheck_T_1 = eq(missflag_u, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:74]
    node _permCheck_T_2 = and(_permCheck_T, _permCheck_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:71]
    node _permCheck_T_3 = eq(_permCheck_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:41]
    node _permCheck_T_4 = and(missflag_v, _permCheck_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:38]
    node _permCheck_T_5 = eq(io_pf_priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:110]
    node _permCheck_T_6 = and(_permCheck_T_5, missflag_u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:120]
    node _permCheck_T_7 = eq(io_pf_status_sum, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:138]
    node _permCheck_T_8 = or(_permCheck_T_7, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:153]
    node _permCheck_T_9 = and(_permCheck_T_6, _permCheck_T_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:134]
    node _permCheck_T_10 = eq(_permCheck_T_9, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:90]
    node permCheck = and(_permCheck_T_4, _permCheck_T_10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:87]
    node missflag_a = _missflag_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:{44,44}]
    node _permAD_T = eq(missflag_a, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 321:71]
    node missflag_d = _missflag_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:{44,44}]
    node _permAD_T_1 = eq(missflag_d, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 321:87]
    node _permAD_T_2 = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _permAD_T_3 = and(_permAD_T_1, _permAD_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 321:99]
    node permAD = or(_permAD_T, _permAD_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 321:83]
    node _permExec_T = eq(permAD, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:39]
    node _permExec_T_1 = and(permCheck, _permExec_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:36]
    node permExec = and(_permExec_T_1, missflag_x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 322:47]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _updateData_T = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node updateData_lo = cat(UInt<1>("h1"), UInt<6>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 326:31]
    node updateData_hi = cat(UInt<56>("h0"), _updateData_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 326:31]
    node updateData = cat(updateData_hi, updateData_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 326:31]
    node _missRefillFlag_T = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node missRefillFlag_hi = cat(_missRefillFlag_T, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:32]
    node _missRefillFlag_T_1 = cat(missRefillFlag_hi, UInt<6>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:32]
    node missRefillFlag_lo_lo = cat(missflag_r, missflag_v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
    node missRefillFlag_lo_hi = cat(missflag_x, missflag_w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
    node missRefillFlag_lo = cat(missRefillFlag_lo_hi, missRefillFlag_lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
    node missflag_g = _missflag_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:{44,44}]
    node missRefillFlag_hi_lo = cat(missflag_g, missflag_u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
    node missRefillFlag_hi_hi = cat(missflag_d, missflag_a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
    node missRefillFlag_hi_1 = cat(missRefillFlag_hi_hi, missRefillFlag_hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
    node _missRefillFlag_T_2 = cat(missRefillFlag_hi_1, missRefillFlag_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
    node _missRefillFlag_T_3 = or(_missRefillFlag_T_1, _missRefillFlag_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:68]
    node _memRespStore_T = or(io_mem_resp_bits_rdata, updateData) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 328:50]
    node _T_38 = eq(permExec, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 330:19]
    node _state_T = mux(UInt<1>("h0"), UInt<3>("h3"), UInt<3>("h4")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 332:27]
    node _GEN_21 = mux(_T_38, UInt<1>("h1"), missIPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 272:24 330:{30,40}]
    node _GEN_22 = mux(_T_38, UInt<3>("h4"), _state_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 330:{30,58} 332:21]
    node _GEN_23 = mux(_T_38, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 330:30 259:32 333:30]
    node _missMask_T = eq(level, UInt<2>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 346:32]
    node _missMask_T_1 = eq(level, UInt<2>("h2")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 346:65]
    node _missMask_T_2 = mux(_missMask_T_1, UInt<18>("h3fe00"), UInt<18>("h3ffff")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 346:59]
    node _missMask_T_3 = mux(_missMask_T, UInt<18>("h0"), _missMask_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 346:26]
    node _GEN_24 = mux(_T_37, _missRefillFlag_T_3, UInt<8>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 319:36 327:26 260:32]
    node _GEN_25 = mux(_T_37, _memRespStore_T, memRespStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 319:36 328:24 256:25]
    node _GEN_26 = mux(_T_37, _GEN_21, missIPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 272:24 319:36]
    node _GEN_27 = mux(_T_37, _GEN_22, state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 253:22 319:36]
    node _GEN_28 = mux(_T_37, _GEN_23, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 259:32 319:36]
    node _GEN_29 = mux(_T_37, _missMask_T_3, UInt<18>("h3ffff")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 319:36 346:20 257:26]
    node _GEN_37 = mux(_T_18, UInt<18>("h3ffff"), _GEN_29) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 257:26 303:82]
    node _GEN_45 = mux(isFlush, UInt<18>("h3ffff"), _GEN_37) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 300:24 257:26]
    node _GEN_54 = mux(_T_12, _GEN_45, UInt<18>("h3ffff")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 257:26 299:31]
    node _GEN_77 = mux(_T_11, _GEN_54, UInt<18>("h3ffff")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 257:26]
    node _GEN_88 = mux(_T_9, UInt<18>("h3ffff"), _GEN_77) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 257:26]
    node _GEN_101 = mux(_T_4, UInt<18>("h3ffff"), _GEN_88) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 257:26]
    node missMask = _GEN_101 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 257:26]
    node _GEN_30 = mux(_T_37, missMask, missMaskStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 319:36 347:25 258:26]
    node _GEN_31 = mux(_T_18, _GEN_18, _GEN_27) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:82]
    node _GEN_32 = mux(_T_18, _GEN_19, _GEN_26) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:82]
    node _GEN_33 = mux(_T_18, _GEN_20, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:18 303:82]
    node _GEN_34 = mux(_T_18, UInt<8>("h0"), _GEN_24) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 260:32 303:82]
    node _GEN_35 = mux(_T_18, memRespStore, _GEN_25) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 256:25 303:82]
    node _GEN_36 = mux(_T_18, UInt<1>("h0"), _GEN_28) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 259:32 303:82]
    node _GEN_38 = mux(_T_18, missMaskStore, _GEN_30) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 258:26 303:82]
    node _GEN_39 = mux(isFlush, UInt<3>("h0"), _GEN_31) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 300:24 301:17]
    node _GEN_40 = mux(isFlush, missIPF, _GEN_32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 272:24 300:24]
    node _GEN_41 = mux(isFlush, raddr, _GEN_33) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:18 300:24]
    node _GEN_42 = mux(isFlush, UInt<8>("h0"), _GEN_34) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 300:24 260:32]
    node _GEN_43 = mux(isFlush, memRespStore, _GEN_35) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 300:24 256:25]
    node _GEN_44 = mux(isFlush, UInt<1>("h0"), _GEN_36) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 300:24 259:32]
    node _GEN_46 = mux(isFlush, missMaskStore, _GEN_38) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 300:24 258:26]
    node _level_T = sub(level, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 349:24]
    node _level_T_1 = tail(_level_T, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 349:24]
    node _GEN_47 = mux(_T_12, _GEN_39, state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 253:22 299:31]
    node _GEN_48 = mux(_T_12, _GEN_17, _GEN_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 299:31]
    node _GEN_49 = mux(_T_12, _GEN_40, missIPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 272:24 299:31]
    node _GEN_50 = mux(_T_12, _GEN_41, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:18 299:31]
    node _GEN_51 = mux(_T_12, _GEN_42, UInt<8>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 299:31 260:32]
    node _GEN_52 = mux(_T_12, _GEN_43, memRespStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 256:25 299:31]
    node _GEN_53 = mux(_T_12, _GEN_44, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 299:31 259:32]
    node _GEN_55 = mux(_T_12, _GEN_46, missMaskStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 258:26 299:31]
    node _GEN_56 = mux(_T_12, _level_T_1, level) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 299:31 349:15 254:22]
    node _T_39 = eq(UInt<3>("h3"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _T_40 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_57 = mux(_T_40, UInt<3>("h4"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 253:22 357:{36,44}]
    node _GEN_58 = mux(isFlush, UInt<3>("h0"), _GEN_57) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 354:22 355:15]
    node _T_41 = eq(UInt<3>("h4"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _T_42 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_43 = or(_T_42, io_flush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:42]
    node _T_44 = or(_T_43, alreadyOutFire) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:53]
    node _GEN_59 = mux(_T_44, UInt<3>("h0"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:71 361:13 253:22]
    node _GEN_60 = mux(_T_44, UInt<1>("h0"), missIPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:71 362:15 272:24]
    node _GEN_61 = mux(_T_44, UInt<1>("h0"), _GEN_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:71 363:22]
    node _T_45 = eq(UInt<3>("h5"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_62 = mux(_T_45, UInt<3>("h0"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 367:13 253:22]
    node _GEN_63 = mux(_T_41, _GEN_59, _GEN_62) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_64 = mux(_T_41, _GEN_60, missIPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 272:24]
    node _GEN_65 = mux(_T_41, _GEN_61, _GEN_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_66 = mux(_T_39, _GEN_58, _GEN_63) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_67 = mux(_T_39, _GEN_17, _GEN_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_68 = mux(_T_39, missIPF, _GEN_64) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 272:24]
    node _GEN_69 = mux(_T_39, _GEN_2, _GEN_65) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_70 = mux(_T_11, _GEN_47, _GEN_66) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_71 = mux(_T_11, _GEN_48, _GEN_67) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_72 = mux(_T_11, _GEN_49, _GEN_68) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_73 = mux(_T_11, _GEN_50, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:18 275:18]
    node _GEN_74 = mux(_T_11, _GEN_51, UInt<8>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 260:32]
    node _GEN_75 = mux(_T_11, _GEN_52, memRespStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 256:25]
    node _GEN_76 = mux(_T_11, _GEN_53, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 259:32]
    node _GEN_78 = mux(_T_11, _GEN_55, missMaskStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 258:26]
    node _GEN_79 = mux(_T_11, _GEN_56, level) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 254:22]
    node _GEN_80 = mux(_T_11, _GEN_2, _GEN_69) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_81 = mux(_T_9, _GEN_16, _GEN_70) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_82 = mux(_T_9, _GEN_17, _GEN_71) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_83 = mux(_T_9, missIPF, _GEN_72) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 272:24]
    node _GEN_84 = mux(_T_9, raddr, _GEN_73) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:18 275:18]
    node _GEN_85 = mux(_T_9, UInt<8>("h0"), _GEN_74) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 260:32]
    node _GEN_86 = mux(_T_9, memRespStore, _GEN_75) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 256:25]
    node _GEN_87 = mux(_T_9, UInt<1>("h0"), _GEN_76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 259:32]
    node _GEN_89 = mux(_T_9, missMaskStore, _GEN_78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 258:26]
    node _GEN_90 = mux(_T_9, level, _GEN_79) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 254:22]
    node _GEN_91 = mux(_T_9, _GEN_2, _GEN_80) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_92 = mux(_T_4, _GEN_10, _GEN_81) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_93 = mux(_T_4, _GEN_11, _GEN_82) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_94 = mux(_T_4, _GEN_12, _GEN_91) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_95 = mux(_T_4, _GEN_13, _GEN_84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_96 = mux(_T_4, _GEN_14, _GEN_90) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_97 = mux(_T_4, missIPF, _GEN_83) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 272:24]
    node _GEN_98 = mux(_T_4, UInt<8>("h0"), _GEN_85) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 260:32]
    node _GEN_99 = mux(_T_4, memRespStore, _GEN_86) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 256:25]
    node _GEN_100 = mux(_T_4, UInt<1>("h0"), _GEN_87) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 259:32]
    node _GEN_102 = mux(_T_4, missMaskStore, _GEN_89) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 258:26]
    node _cmd_T = eq(state, UInt<3>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 372:23]
    node cmd = mux(_cmd_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 372:16]
    node hitData_pteaddr = _hitData_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:{70,70}]
    node _T_46 = mux(hitWB, hitData_pteaddr, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 373:35]
    node _T_47 = mux(hitWB, hitWBStore, memRespStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 373:138]
    node _io_mem_req_valid_T = eq(state, UInt<3>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:31]
    node _io_mem_req_valid_T_1 = eq(state, UInt<3>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:57]
    node _io_mem_req_valid_T_2 = or(_io_mem_req_valid_T, _io_mem_req_valid_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:48]
    node _io_mem_req_valid_T_3 = eq(isFlush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:77]
    node _io_mem_req_valid_T_4 = and(_io_mem_req_valid_T_2, _io_mem_req_valid_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:74]
    node _T_48 = eq(isFlush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:53]
    node missMetaRefill = _GEN_100 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 259:32]
    node _T_49 = and(missMetaRefill, _T_48) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:50]
    node _T_50 = eq(state, UInt<3>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:82]
    node _T_51 = and(hitWB, _T_50) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:73]
    node _T_52 = eq(isFlush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:96]
    node _T_53 = and(_T_51, _T_52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:93]
    node _T_54 = or(_T_49, _T_53) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:63]
    reg REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:33]
    node _WIRE_1 = io_in_bits_addr @[src/main/scala/nutcore/mem/TLB.scala 200:{19,19}]
    skip
    node _T_56 = bits(_WIRE_1, 12, 12) @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    skip
    reg REG_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:21]
    reg REG_2 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), REG_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:60]
    node hi = cat(vpn_vpn2, vpn_vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:89]
    node _T_58 = cat(hi, vpn_vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:89]
    reg REG_3 : UInt<27>, clock with :
      reset => (UInt<1>("h0"), REG_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:84]
    node hitMeta_asid = _hitMeta_T_15 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:{70,70}]
    node _T_59 = mux(hitWB, hitMeta_asid, satp_asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:23]
    reg REG_4 : UInt<16>, clock with :
      reset => (UInt<1>("h0"), REG_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:19]
    node hitMeta_mask = _hitMeta_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:{70,70}]
    node _T_60 = mux(hitWB, hitMeta_mask, missMask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:76]
    reg REG_5 : UInt<18>, clock with :
      reset => (UInt<1>("h0"), REG_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:72]
    node missRefillFlag = _GEN_98 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 260:32]
    node _T_61 = mux(hitWB, hitRefillFlag, missRefillFlag) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:23]
    reg REG_6 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), REG_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:19]
    node _T_62 = mux(hitWB, hitData_ppn, memRdata_ppn) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:81]
    reg REG_7 : UInt<20>, clock with :
      reset => (UInt<1>("h0"), REG_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:77]
    node _T_63 = mux(hitWB, hitData_pteaddr, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 382:27]
    reg REG_8 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), REG_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 382:22]
    node io_mdWrite_wdata_lo_hi = cat(REG_6, REG_7) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    node io_mdWrite_wdata_lo = cat(io_mdWrite_wdata_lo_hi, REG_8) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    node io_mdWrite_wdata_hi_hi = cat(REG_3, REG_4) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    node io_mdWrite_wdata_hi = cat(io_mdWrite_wdata_hi_hi, REG_5) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    node _io_mdWrite_wdata_T = cat(io_mdWrite_wdata_hi, io_mdWrite_wdata_lo) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    node _io_out_bits_addr_T = bits(io_in_bits_addr, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:63]
    node _io_out_bits_addr_T_1 = cat(hitData_ppn, UInt<12>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:24]
    node _io_out_bits_addr_T_2 = mux(UInt<1>("h1"), UInt<2>("h3"), UInt<2>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:54]
    node io_out_bits_addr_hi = cat(_io_out_bits_addr_T_2, hitMeta_mask) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _io_out_bits_addr_T_3 = cat(io_out_bits_addr_hi, UInt<12>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _io_out_bits_addr_T_4 = and(_io_out_bits_addr_T_1, _io_out_bits_addr_T_3) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _io_out_bits_addr_T_5 = not(_io_out_bits_addr_T_3) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _io_out_bits_addr_T_6 = and(_io_out_bits_addr_T, _io_out_bits_addr_T_5) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _io_out_bits_addr_T_7 = or(_io_out_bits_addr_T_4, _io_out_bits_addr_T_6) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _io_out_bits_addr_WIRE_1 = memRespStore @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:{122,122}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _io_out_bits_addr_T_17 = bits(_io_out_bits_addr_WIRE_1, 29, 10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    skip
    node _io_out_bits_addr_T_19 = bits(io_in_bits_addr, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:147]
    node _io_out_bits_addr_WIRE_ppn = _io_out_bits_addr_T_17 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:{122,122}]
    node _io_out_bits_addr_T_20 = cat(_io_out_bits_addr_WIRE_ppn, UInt<12>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:24]
    node _io_out_bits_addr_T_21 = mux(UInt<1>("h1"), UInt<2>("h3"), UInt<2>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:54]
    node io_out_bits_addr_hi_1 = cat(_io_out_bits_addr_T_21, missMaskStore) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _io_out_bits_addr_T_22 = cat(io_out_bits_addr_hi_1, UInt<12>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _io_out_bits_addr_T_23 = and(_io_out_bits_addr_T_20, _io_out_bits_addr_T_22) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _io_out_bits_addr_T_24 = not(_io_out_bits_addr_T_22) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _io_out_bits_addr_T_25 = and(_io_out_bits_addr_T_19, _io_out_bits_addr_T_24) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _io_out_bits_addr_T_26 = or(_io_out_bits_addr_T_23, _io_out_bits_addr_T_25) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _io_out_bits_addr_T_27 = mux(hit, _io_out_bits_addr_T_7, _io_out_bits_addr_T_26) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:26]
    node _io_out_valid_T = eq(hitWB, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:45]
    node _io_out_valid_T_1 = and(hit, _io_out_valid_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:42]
    node _io_out_valid_T_2 = or(io_pf_loadPF, io_pf_storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    node _io_out_valid_T_3 = or(_io_out_valid_T_2, loadPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:68]
    node _io_out_valid_T_4 = or(_io_out_valid_T_3, storePF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:78]
    node _io_out_valid_T_5 = eq(_io_out_valid_T_4, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:53]
    node _io_out_valid_T_6 = eq(state, UInt<3>("h4")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:97]
    node _io_out_valid_T_7 = mux(_io_out_valid_T_1, _io_out_valid_T_5, _io_out_valid_T_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:37]
    node _io_out_valid_T_8 = and(io_in_valid, _io_out_valid_T_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:31]
    node _io_in_ready_T = eq(state, UInt<3>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:41]
    node _io_in_ready_T_1 = and(io_out_ready, _io_in_ready_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:31]
    node _io_in_ready_T_2 = eq(miss, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:56]
    node _io_in_ready_T_3 = and(_io_in_ready_T_1, _io_in_ready_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:53]
    node _io_in_ready_T_4 = eq(hitWB, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:65]
    node _io_in_ready_T_5 = and(_io_in_ready_T_3, _io_in_ready_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:62]
    node _io_in_ready_T_6 = and(_io_in_ready_T_5, io_mdReady) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:72]
    node _io_in_ready_T_7 = or(io_pf_loadPF, io_pf_storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    node _io_in_ready_T_8 = eq(_io_in_ready_T_7, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:90]
    node _io_in_ready_T_9 = eq(loadPF, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:107]
    node _io_in_ready_T_10 = and(_io_in_ready_T_8, _io_in_ready_T_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:104]
    node _io_in_ready_T_11 = eq(storePF, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:118]
    node _io_in_ready_T_12 = and(_io_in_ready_T_10, _io_in_ready_T_11) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:115]
    node _io_in_ready_T_13 = and(_io_in_ready_T_6, _io_in_ready_T_12) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:86]
    node _io_ipf_T = mux(hit, hitinstrPF, missIPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:16]
    node _io_isFinish_T = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_isFinish_T_1 = or(io_pf_loadPF, io_pf_storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    node _io_isFinish_T_2 = or(_io_isFinish_T, _io_isFinish_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 392:30]
    reg c_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_4) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_8 = add(c_4, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_9 = tail(_c_T_8, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_4 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_64 = and(UInt<1>("h1"), enableDisplay_4) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_65 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_66 = eq(_T_65, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_67 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_68 = eq(_T_67, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_5 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_5) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_10 = add(c_5, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_11 = tail(_c_T_10, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_5 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_69 = and(UInt<1>("h1"), enableDisplay_5) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_70 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_71 = eq(_T_70, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_72 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_73 = eq(_T_72, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node lo_lo = cat(hitFlag_r, hitFlag_v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node lo_hi = cat(hitFlag_x, hitFlag_w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node hi_lo = cat(hitFlag_g, hitFlag_u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node hi_hi = cat(hitFlag_d, hitFlag_a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node hi_1 = cat(hi_hi, hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node _T_74 = cat(hi_1, lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    reg c_6 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_6) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_12 = add(c_6, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_13 = tail(_c_T_12, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_6 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_75 = and(UInt<1>("h1"), enableDisplay_6) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_76 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_77 = eq(_T_76, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_78 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_79 = eq(_T_78, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node lo_lo_1 = cat(memRdata_flag_r, memRdata_flag_v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node lo_hi_hi = cat(memRdata_flag_u, memRdata_flag_x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node lo_hi_1 = cat(lo_hi_hi, memRdata_flag_w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node lo_1 = cat(lo_hi_1, lo_lo_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node hi_lo_hi = cat(memRdata_flag_d, memRdata_flag_a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node hi_lo_1 = cat(hi_lo_hi, memRdata_flag_g) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node memRdata_reserved = _memRdata_T_10 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node hi_hi_hi = cat(memRdata_reserved, memRdata_ppn) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node memRdata_rsw = _memRdata_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node hi_hi_1 = cat(hi_hi_hi, memRdata_rsw) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node hi_2 = cat(hi_hi_1, hi_lo_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node _T_80 = cat(hi_2, lo_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    reg c_7 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_7) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_14 = add(c_7, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_15 = tail(_c_T_14, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_7 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_81 = and(UInt<1>("h1"), enableDisplay_7) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_82 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_83 = eq(_T_82, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_84 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_85 = eq(_T_84, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _WIRE_3 = io_md_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{96,96}]
    skip
    skip
    skip
    skip
    skip
    node _T_91 = bits(_WIRE_3, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    node _WIRE_5 = io_md_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{127,127}]
    skip
    skip
    node _T_94 = bits(_WIRE_5, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    skip
    skip
    skip
    node _WIRE_7 = io_md_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{159,159}]
    skip
    node _T_99 = bits(_WIRE_7, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    skip
    skip
    skip
    skip
    node _WIRE_9 = io_md_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{190,190}]
    skip
    skip
    skip
    skip
    skip
    node _T_109 = bits(_WIRE_9, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    node _WIRE_11 = io_md_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{221,221}]
    skip
    skip
    node _T_112 = bits(_WIRE_11, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    skip
    skip
    skip
    node _WIRE_13 = io_md_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{253,253}]
    skip
    node _T_117 = bits(_WIRE_13, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    skip
    skip
    skip
    skip
    node _WIRE_15 = io_md_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{284,284}]
    skip
    skip
    skip
    skip
    skip
    node _T_127 = bits(_WIRE_15, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    node _WIRE_17 = io_md_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{315,315}]
    skip
    skip
    node _T_130 = bits(_WIRE_17, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    skip
    skip
    skip
    node _WIRE_19 = io_md_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{347,347}]
    skip
    node _T_135 = bits(_WIRE_19, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    skip
    skip
    skip
    skip
    node _WIRE_21 = io_md_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{378,378}]
    skip
    skip
    skip
    skip
    skip
    node _T_145 = bits(_WIRE_21, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    node _WIRE_23 = io_md_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{409,409}]
    skip
    skip
    node _T_148 = bits(_WIRE_23, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    skip
    skip
    skip
    node _WIRE_25 = io_md_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{441,441}]
    skip
    node _T_153 = bits(_WIRE_25, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    skip
    skip
    skip
    skip
    reg c_8 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_8) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_16 = add(c_8, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_17 = tail(_c_T_16, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_8 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_158 = and(UInt<1>("h1"), enableDisplay_8) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_159 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_160 = eq(_T_159, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_161 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_162 = eq(_T_161, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _WIRE_27 = io_mdWrite_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{183,183}]
    skip
    skip
    skip
    skip
    skip
    node _T_168 = bits(_WIRE_27, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    node _WIRE_29 = io_mdWrite_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{225,225}]
    skip
    skip
    skip
    skip
    node _T_173 = bits(_WIRE_29, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    skip
    node _WIRE_31 = io_mdWrite_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{268,268}]
    skip
    skip
    skip
    node _T_178 = bits(_WIRE_31, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    skip
    skip
    node _WIRE_33 = io_mdWrite_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{311,311}]
    skip
    skip
    node _T_183 = bits(_WIRE_33, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    skip
    skip
    skip
    node _WIRE_35 = io_mdWrite_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{354,354}]
    skip
    skip
    skip
    skip
    node _T_191 = bits(_WIRE_35, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    skip
    node _WIRE_37 = io_mdWrite_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{397,397}]
    skip
    node _T_194 = bits(_WIRE_37, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    skip
    skip
    skip
    skip
    node _WIRE_39 = io_mdWrite_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{439,439}]
    node _T_199 = bits(_WIRE_39, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    skip
    skip
    skip
    skip
    skip
    reg c_9 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_9) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_18 = add(c_9, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_19 = tail(_c_T_18, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_9 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_205 = and(UInt<1>("h1"), enableDisplay_9) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_206 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_207 = eq(_T_206, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_208 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_209 = eq(_T_208, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_10 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_10) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_20 = add(c_10, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_21 = tail(_c_T_20, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_10 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_210 = and(UInt<1>("h1"), enableDisplay_10) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_211 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_212 = eq(_T_211, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_213 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_214 = eq(_T_213, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_11 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_11) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_22 = add(c_11, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_23 = tail(_c_T_22, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_11 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_215 = and(UInt<1>("h1"), enableDisplay_11) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_216 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_217 = eq(_T_216, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_218 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_219 = eq(_T_218, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node hitMeta_vpn = _hitMeta_T_16 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:{70,70}]
    skip
    node isAMO = UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 237:{23,23}]
    skip
    node _WIRE_index = _T_56 @[src/main/scala/nutcore/mem/TLB.scala 200:{19,19}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_2_vpn = _T_91 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{96,96}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_4_flag = _T_94 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{127,127}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_6_ppn = _T_99 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{159,159}]
    skip
    node _WIRE_8_vpn = _T_109 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{190,190}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_10_flag = _T_112 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{221,221}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_12_ppn = _T_117 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{253,253}]
    skip
    node _WIRE_14_vpn = _T_127 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{284,284}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_16_flag = _T_130 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{315,315}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_18_ppn = _T_135 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{347,347}]
    skip
    node _WIRE_20_vpn = _T_145 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{378,378}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_22_flag = _T_148 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{409,409}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_24_ppn = _T_153 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{441,441}]
    skip
    node _WIRE_26_vpn = _T_168 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{183,183}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_28_asid = _T_173 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{225,225}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_30_mask = _T_178 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{268,268}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_32_flag = _T_183 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{311,311}]
    skip
    skip
    skip
    node _WIRE_34_asid = _T_191 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{354,354}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_36_ppn = _T_194 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{397,397}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_38_pteaddr = _T_199 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{439,439}]
    io_in_ready <= _io_in_ready_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:15]
    io_out_valid <= _io_out_valid_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:16]
    io_out_bits_addr <= _io_out_bits_addr_T_27 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:20]
    io_out_bits_size <= io_in_bits_size @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:15]
    io_out_bits_cmd <= io_in_bits_cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:15]
    io_out_bits_wmask <= io_in_bits_wmask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:15]
    io_out_bits_wdata <= io_in_bits_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:15]
    io_out_bits_user <= io_in_bits_user @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:15]
    io_mdWrite_wen <= REG @[src/main/scala/nutcore/mem/TLB.scala 214:14]
    io_mdWrite_windex <= REG_1 @[src/main/scala/nutcore/mem/TLB.scala 215:17]
    io_mdWrite_waymask <= REG_2 @[src/main/scala/nutcore/mem/TLB.scala 216:18]
    io_mdWrite_wdata <= _io_mdWrite_wdata_T @[src/main/scala/nutcore/mem/TLB.scala 217:16]
    io_mem_req_valid <= _io_mem_req_valid_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:20]
    io_mem_req_bits_addr <= _T_46 @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    io_mem_req_bits_size <= UInt<3>("h3") @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    io_mem_req_bits_cmd <= pad(cmd, 4) @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    io_mem_req_bits_wmask <= UInt<8>("hff") @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    io_mem_req_bits_wdata <= _T_47 @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    io_mem_resp_ready <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 375:21]
    io_pf_loadPF <= io_pf_loadPF_REG @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:16]
    io_pf_storePF <= io_pf_storePF_REG @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 243:17]
    skip
    io_ipf <= _io_ipf_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:10]
    io_isFinish <= _io_isFinish_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 392:15]
    victimWaymask_lfsr <= mux(reset, UInt<64>("h1234567887654321"), _GEN_0) @[src/main/scala/utils/LFSR64.scala 25:{23,23}]
    hitWBStore <= _GEN_1
    io_pf_loadPF_REG <= mux(reset, UInt<1>("h0"), loadPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:{26,26,26}]
    io_pf_storePF_REG <= mux(reset, UInt<1>("h0"), storePF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 243:{27,27,27}]
    state <= mux(reset, UInt<3>("h0"), _GEN_92) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 253:{22,22}]
    level <= mux(reset, UInt<2>("h3"), _GEN_96) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 254:{22,22}]
    memRespStore <= _GEN_99
    missMaskStore <= _GEN_102
    raddr <= _GEN_95
    alreadyOutFire <= mux(reset, UInt<1>("h0"), _GEN_94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:{33,33}]
    needFlush <= mux(reset, UInt<1>("h0"), _GEN_93) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 266:{26,26}]
    missIPF <= mux(reset, UInt<1>("h0"), _GEN_97) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 272:{24,24}]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    skip
    skip
    skip
    REG <= mux(reset, UInt<1>("h0"), _T_54) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:{33,33,33}]
    REG_1 <= _WIRE_index @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:21]
    REG_2 <= waymask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:60]
    REG_3 <= _T_58 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:84]
    REG_4 <= _T_59 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:19]
    REG_5 <= _T_60 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:72]
    REG_6 <= _T_61 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:19]
    REG_7 <= _T_62 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:77]
    REG_8 <= _T_63 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 382:22]
    c_4 <= mux(reset, UInt<64>("h0"), _c_T_9) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_5 <= mux(reset, UInt<64>("h0"), _c_T_11) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_6 <= mux(reset, UInt<64>("h0"), _c_T_13) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_7 <= mux(reset, UInt<64>("h0"), _c_T_15) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_8 <= mux(reset, UInt<64>("h0"), _c_T_17) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_9 <= mux(reset, UInt<64>("h0"), _c_T_19) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_10 <= mux(reset, UInt<64>("h0"), _c_T_21) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_11 <= mux(reset, UInt<64>("h0"), _c_T_23) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T_4, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_11), _T_12), eq(isFlush, UInt<1>("h0"))), _T_18), _T_22), _T_23), _T_25), UInt<1>("h1")), "[%d] EmbeddedTLBExec: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T_4, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_11), _T_12), eq(isFlush, UInt<1>("h0"))), _T_18), _T_22), _T_23), _T_27), UInt<1>("h1")), "tlbException!!! ") : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T_4, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_11), _T_12), eq(isFlush, UInt<1>("h0"))), _T_18), _T_22), _T_28), _T_30), UInt<1>("h1")), " req:addr = 0x%x, cmd = %d, size = %d, wmask = 0x%x, wdata = 0x%x  Memreq:DecoupledIO(ready -> %d, valid -> %d, bits -> addr = 0x%x, cmd = %d, size = %d, wmask = 0x%x, wdata = 0x%x)  MemResp:DecoupledIO(ready -> %d, valid -> %d, bits -> rdata = %x, cmd = %d)", io_in_bits_addr, io_in_bits_cmd, io_in_bits_size, io_in_bits_wmask, io_in_bits_wdata, io_mem_req_ready, io_mem_req_valid, io_mem_req_bits_addr, io_mem_req_bits_cmd, io_mem_req_bits_size, io_mem_req_bits_wmask, io_mem_req_bits_wdata, io_mem_resp_ready, io_mem_resp_valid, io_mem_resp_bits_rdata, io_mem_resp_bits_cmd) : printf_2 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T_4, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_11), _T_12), eq(isFlush, UInt<1>("h0"))), _T_18), _T_22), _T_31), _T_33), UInt<1>("h1")), " level:%d", level) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T_4, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_11), _T_12), eq(isFlush, UInt<1>("h0"))), _T_18), _T_22), _T_34), _T_36), UInt<1>("h1")), "\n") : printf_4 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_64), _T_66), UInt<1>("h1")), "[%d] EmbeddedTLBExec: ", c_4) : printf_5 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_64), _T_68), UInt<1>("h1")), "In(%d, %d) Out(%d, %d) InAddr:%x OutAddr:%x cmd:%d \n", io_in_valid, io_in_ready, io_out_valid, io_out_ready, io_in_bits_addr, io_out_bits_addr, io_in_bits_cmd) : printf_6 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_69), _T_71), UInt<1>("h1")), "[%d] EmbeddedTLBExec: ", c_5) : printf_7 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_69), _T_73), UInt<1>("h1")), "isAMO:%d io.Flush:%d needFlush:%d alreadyOutFire:%d isFinish:%d\n", isAMO, io_flush, needFlush, alreadyOutFire, io_isFinish) : printf_8 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_75), _T_77), UInt<1>("h1")), "[%d] EmbeddedTLBExec: ", c_6) : printf_9 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_75), _T_79), UInt<1>("h1")), "hit:%d hitWB:%d hitVPN:%x hitFlag:%x hitPPN:%x hitRefillFlag:%x hitWBStore:%x hitCheck:%d hitExec:%d hitLoad:%d hitStore:%d\n", hit, hitWB, hitMeta_vpn, _T_74, hitData_ppn, hitRefillFlag, hitWBStore, hitCheck, hitExec, hitLoad, hitStore) : printf_10 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_81), _T_83), UInt<1>("h1")), "[%d] EmbeddedTLBExec: ", c_7) : printf_11 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_81), _T_85), UInt<1>("h1")), "miss:%d state:%d level:%d raddr:%x memRdata:%x missMask:%x missRefillFlag:%x missMetaRefill:%d\n", miss, state, level, raddr, _T_80, missMask, missRefillFlag, missMetaRefill) : printf_12 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_158), _T_160), UInt<1>("h1")), "[%d] EmbeddedTLBExec: ", c_8) : printf_13 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_158), _T_162), UInt<1>("h1")), "meta/data: (0)%x|%b|%x (1)%x|%b|%x (2)%x|%b|%x (3)%x|%b|%x rread:%d\n", _WIRE_2_vpn, _WIRE_4_flag, _WIRE_6_ppn, _WIRE_8_vpn, _WIRE_10_flag, _WIRE_12_ppn, _WIRE_14_vpn, _WIRE_16_flag, _WIRE_18_ppn, _WIRE_20_vpn, _WIRE_22_flag, _WIRE_24_ppn, io_mdReady) : printf_14 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_205), _T_207), UInt<1>("h1")), "[%d] EmbeddedTLBExec: ", c_9) : printf_15 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_205), _T_209), UInt<1>("h1")), "md: wen:%d windex:%x waymask:%x vpn:%x asid:%x mask:%x flag:%x asid:%x ppn:%x pteaddr:%x\n", io_mdWrite_wen, io_mdWrite_windex, io_mdWrite_waymask, _WIRE_26_vpn, _WIRE_28_asid, _WIRE_30_mask, _WIRE_32_flag, _WIRE_34_asid, _WIRE_36_ppn, _WIRE_38_pteaddr) : printf_16 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_210), _T_212), UInt<1>("h1")), "[%d] EmbeddedTLBExec: ", c_10) : printf_17 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_210), _T_214), UInt<1>("h1")), "MemReq(%d, %d) MemResp(%d, %d) addr:%x cmd:%d rdata:%x cmd:%d\n", io_mem_req_valid, io_mem_req_ready, io_mem_resp_valid, io_mem_resp_ready, io_mem_req_bits_addr, io_mem_req_bits_cmd, io_mem_resp_bits_rdata, io_mem_resp_bits_cmd) : printf_18 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_215), _T_217), UInt<1>("h1")), "[%d] EmbeddedTLBExec: ", c_11) : printf_19 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_215), _T_219), UInt<1>("h1")), "io.ipf:%d hitinstrPF:%d missIPF:%d pf.loadPF:%d pf.storePF:%d loadPF:%d storePF:%d\n", io_ipf, hitinstrPF, missIPF, io_pf_loadPF, io_pf_storePF, loadPF, storePF) : printf_20 @[src/main/scala/utils/Debug.scala 57:13]

  module EmbeddedTLBMD :
    input clock : Clock
    input reset : UInt<1>
    output io_tlbmd_0 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]
    output io_tlbmd_1 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]
    output io_tlbmd_2 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]
    output io_tlbmd_3 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]
    input io_write_wen : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]
    input io_write_waymask : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]
    input io_write_wdata : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]
    output io_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]

    reg tlbmd_0_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_0_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_0_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_0_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_0_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_0_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_0_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_0_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg resetState : UInt<1>, clock with :
      reset => (UInt<1>("h0"), resetState) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 53:27]
    node _GEN_0 = mux(resetState, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 118:{16,23} 117:24]
    node resetFinish = _GEN_0 @[src/main/scala/chisel3/util/Counter.scala 117:24]
    node _GEN_1 = mux(resetFinish, UInt<1>("h0"), resetState) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 55:22 53:27 55:35]
    node wen = mux(resetState, UInt<1>("h1"), io_write_wen) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 62:16]
    skip
    skip
    node _waymask_T = mux(UInt<1>("h1"), UInt<4>("hf"), UInt<4>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 64:37]
    node waymask = mux(resetState, _waymask_T, io_write_waymask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 64:20]
    node dataword = mux(resetState, UInt<1>("h0"), io_write_wdata) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 65:21]
    node _T = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 68:41]
    node _T_1 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 68:41]
    node _T_2 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 68:41]
    node _T_3 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 68:41]
    node _T_4 = and(wen, _T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:15]
    node wdata_0 = dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:{22,22}]
    node _GEN_2 = mux(_T_4, wdata_0, tlbmd_0_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21 70:24]
    node _T_5 = and(wen, _T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:15]
    node wdata_1 = dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:{22,22}]
    node _GEN_3 = mux(_T_5, wdata_1, tlbmd_0_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21 70:24]
    node _T_6 = and(wen, _T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:15]
    node wdata_2 = dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:{22,22}]
    node _GEN_4 = mux(_T_6, wdata_2, tlbmd_0_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21 70:24]
    node _T_7 = and(wen, _T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:15]
    node wdata_3 = dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:{22,22}]
    node _GEN_5 = mux(_T_7, wdata_3, tlbmd_0_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21 70:24]
    node _io_ready_T = eq(resetState, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 74:15]
    io_tlbmd_0 <= tlbmd_0_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:12]
    io_tlbmd_1 <= tlbmd_0_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:12]
    io_tlbmd_2 <= tlbmd_0_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:12]
    io_tlbmd_3 <= tlbmd_0_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:12]
    io_ready <= _io_ready_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 74:12]
    tlbmd_0_0 <= _GEN_2
    tlbmd_0_1 <= _GEN_3
    tlbmd_0_2 <= _GEN_4
    tlbmd_0_3 <= _GEN_5
    resetState <= mux(reset, UInt<1>("h1"), _GEN_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 53:{27,27}]

  module EmbeddedTLB :
    input clock : Clock
    input reset : UInt<1>
    output io_in_req_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_in_req_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_in_req_bits_addr : UInt<39> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_in_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_in_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_in_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_in_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_in_req_bits_user : UInt<87> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_in_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_in_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_in_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_in_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_in_resp_bits_user : UInt<87> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_out_req_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_out_req_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_out_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_out_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_out_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_out_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_out_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_out_req_bits_user : UInt<87> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_out_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_out_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_out_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_out_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_out_resp_bits_user : UInt<87> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_mem_req_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_mem_req_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_mem_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_mem_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_mem_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_mem_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_mem_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_mem_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_mem_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_mem_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_mem_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_flush : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_csrMMU_priviledgeMode : UInt<2> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_csrMMU_status_sum : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_csrMMU_status_mxr : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_csrMMU_loadPF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_csrMMU_storePF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_cacheEmpty : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_ipf : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input CSRSATP : UInt<64>
    input DISPLAY_ENABLE : UInt<1>
    input MOUFlushTLB : UInt<1>

    inst tlbExec of EmbeddedTLBExec @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 85:23]
    skip
    inst mdTLB of EmbeddedTLBMD @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 87:21]
    reg r_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), r_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:29]
    reg r_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), r_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:29]
    reg r_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), r_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:29]
    reg r_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), r_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:29]
    node _mdUpdate_T = and(io_in_req_valid, tlbExec.io_in_ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 119:26]
    node mdUpdate = _mdUpdate_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 119:12 88:22]
    node _GEN_0 = mux(mdUpdate, mdTLB.io_tlbmd_0, r_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:{29,29,29}]
    node _GEN_1 = mux(mdUpdate, mdTLB.io_tlbmd_1, r_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:{29,29,29}]
    node _GEN_2 = mux(mdUpdate, mdTLB.io_tlbmd_2, r_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:{29,29,29}]
    node _GEN_3 = mux(mdUpdate, mdTLB.io_tlbmd_3, r_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:{29,29,29}]
    skip
    skip
    skip
    skip
    node _mdTLB_reset_T = asUInt(reset) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 104:24]
    node flushTLB = MOUFlushTLB @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 102:26]
    node _mdTLB_reset_T_1 = or(_mdTLB_reset_T, flushTLB) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 104:31]
    node satp = CSRSATP @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 81:22]
    node _vmEnable_WIRE_1 = satp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:{31,31}]
    skip
    skip
    skip
    node _vmEnable_T_3 = bits(_vmEnable_WIRE_1, 63, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    node _vmEnable_WIRE_mode = _vmEnable_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:{31,31}]
    node _vmEnable_T_4 = eq(_vmEnable_WIRE_mode, UInt<4>("h8")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:49]
    node _vmEnable_T_5 = lt(io_csrMMU_priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:86]
    node vmEnable = and(_vmEnable_T_4, _vmEnable_T_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:57]
    reg valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 110:24]
    node _GEN_4 = mux(tlbExec.io_isFinish, UInt<1>("h0"), valid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 110:24 111:{25,33}]
    node _T = and(io_in_req_valid, tlbExec.io_in_ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 112:22]
    node _T_1 = and(_T, vmEnable) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 112:37]
    node _GEN_5 = mux(_T_1, UInt<1>("h1"), _GEN_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 112:{50,58}]
    node _GEN_6 = mux(io_flush, UInt<1>("h0"), _GEN_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 113:{20,28}]
    node _tlbExec_io_in_bits_T = and(io_in_req_valid, tlbExec.io_in_ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:51]
    reg tlbExec_io_in_bits_r_addr : UInt<39>, clock with :
      reset => (UInt<1>("h0"), tlbExec_io_in_bits_r_addr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:28]
    reg tlbExec_io_in_bits_r_size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), tlbExec_io_in_bits_r_size) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:28]
    reg tlbExec_io_in_bits_r_cmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), tlbExec_io_in_bits_r_cmd) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:28]
    reg tlbExec_io_in_bits_r_wmask : UInt<8>, clock with :
      reset => (UInt<1>("h0"), tlbExec_io_in_bits_r_wmask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:28]
    reg tlbExec_io_in_bits_r_wdata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), tlbExec_io_in_bits_r_wdata) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:28]
    reg tlbExec_io_in_bits_r_user : UInt<87>, clock with :
      reset => (UInt<1>("h0"), tlbExec_io_in_bits_r_user) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:28]
    node _GEN_7 = mux(_tlbExec_io_in_bits_T, io_in_req_bits_addr, tlbExec_io_in_bits_r_addr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:{28,28,28}]
    node _GEN_8 = mux(_tlbExec_io_in_bits_T, io_in_req_bits_size, tlbExec_io_in_bits_r_size) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:{28,28,28}]
    node _GEN_9 = mux(_tlbExec_io_in_bits_T, io_in_req_bits_cmd, tlbExec_io_in_bits_r_cmd) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:{28,28,28}]
    node _GEN_10 = mux(_tlbExec_io_in_bits_T, io_in_req_bits_wmask, tlbExec_io_in_bits_r_wmask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:{28,28,28}]
    node _GEN_11 = mux(_tlbExec_io_in_bits_T, io_in_req_bits_wdata, tlbExec_io_in_bits_r_wdata) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:{28,28,28}]
    node _GEN_12 = mux(_tlbExec_io_in_bits_T, io_in_req_bits_user, tlbExec_io_in_bits_r_user) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:{28,28,28}]
    node _T_2 = eq(vmEnable, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:8]
    node _io_out_req_bits_addr_T = bits(io_in_req_bits_addr, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 133:48]
    node _GEN_13 = mux(_T_2, UInt<1>("h1"), io_out_req_ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19 129:26 141:23]
    node _GEN_14 = mux(_T_2, io_in_req_valid, tlbExec.io_out_valid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19 131:22 141:23]
    node _GEN_15 = mux(_T_2, io_out_req_ready, tlbExec.io_in_ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 115:16 128:19 132:21]
    node _GEN_16 = mux(_T_2, _io_out_req_bits_addr_T, tlbExec.io_out_bits_addr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19 133:26 141:23]
    node _GEN_17 = mux(_T_2, io_in_req_bits_size, tlbExec.io_out_bits_size) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19 134:26 141:23]
    node _GEN_18 = mux(_T_2, io_in_req_bits_cmd, tlbExec.io_out_bits_cmd) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19 135:25 141:23]
    node _GEN_19 = mux(_T_2, io_in_req_bits_wmask, tlbExec.io_out_bits_wmask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19 136:27 141:23]
    node _GEN_20 = mux(_T_2, io_in_req_bits_wdata, tlbExec.io_out_bits_wdata) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19 137:27 141:23]
    node _GEN_21 = mux(_T_2, io_in_req_bits_user, tlbExec.io_out_bits_user) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19 138:32 141:23]
    node _T_3 = and(tlbExec.io_ipf, vmEnable) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 157:26]
    node _tlbExec_io_out_ready_T = and(io_cacheEmpty, io_in_resp_ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 158:45]
    node _GEN_22 = mux(_T_3, _tlbExec_io_out_ready_T, _GEN_13) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 157:39 158:28]
    node _GEN_23 = mux(_T_3, UInt<1>("h0"), _GEN_14) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 157:39 159:24]
    node _T_4 = and(tlbExec.io_ipf, vmEnable) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 162:26]
    node _T_5 = and(_T_4, io_cacheEmpty) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 162:38]
    node _GEN_24 = mux(_T_5, UInt<1>("h1"), io_out_resp_valid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 143:15 162:56 163:24]
    node _GEN_25 = mux(_T_5, UInt<1>("h0"), io_out_resp_bits_rdata) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 143:15 162:56 164:29]
    node _GEN_26 = mux(_T_5, UInt<3>("h6"), io_out_resp_bits_cmd) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 143:15 162:56 165:27]
    node _GEN_27 = mux(_T_5, tlbExec.io_in_bits_user, io_out_resp_bits_user) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 143:15 162:56 166:34]
    node _GEN_28 = mux(_T_5, tlbExec.io_ipf, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 162:56 167:14 99:10]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_6 = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_7 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_8 = eq(_T_7, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_9 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_10 = eq(_T_9, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_11 = and(UInt<1>("h1"), enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_12 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_13 = eq(_T_12, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_14 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_15 = eq(_T_14, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_16 = and(UInt<1>("h1"), enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_17 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_18 = eq(_T_17, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_19 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_20 = eq(_T_19, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_3) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_21 = and(UInt<1>("h1"), enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_22 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_23 = eq(_T_22, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_24 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_25 = eq(_T_24, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    skip
    skip
    skip
    skip
    skip
    skip
    io_in_req_ready <= _GEN_15
    io_in_resp_valid <= _GEN_24
    io_in_resp_bits_cmd <= _GEN_26
    io_in_resp_bits_rdata <= _GEN_25
    io_in_resp_bits_user <= _GEN_27
    io_out_req_valid <= _GEN_23
    io_out_req_bits_addr <= _GEN_16
    io_out_req_bits_size <= _GEN_17
    io_out_req_bits_cmd <= _GEN_18
    io_out_req_bits_wmask <= _GEN_19
    io_out_req_bits_wdata <= _GEN_20
    io_out_req_bits_user <= _GEN_21
    io_out_resp_ready <= io_in_resp_ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 143:15]
    io_mem_req_valid <= tlbExec.io_mem_req_valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    io_mem_req_bits_addr <= tlbExec.io_mem_req_bits_addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    io_mem_req_bits_size <= tlbExec.io_mem_req_bits_size @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    io_mem_req_bits_cmd <= tlbExec.io_mem_req_bits_cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    io_mem_req_bits_wmask <= tlbExec.io_mem_req_bits_wmask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    io_mem_req_bits_wdata <= tlbExec.io_mem_req_bits_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    io_mem_resp_ready <= tlbExec.io_mem_resp_ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    io_csrMMU_loadPF <= tlbExec.io_pf_loadPF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    io_csrMMU_storePF <= tlbExec.io_pf_storePF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    skip
    io_ipf <= _GEN_28
    tlbExec.clock <= clock
    tlbExec.reset <= reset
    tlbExec.io_in_valid <= valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 117:17]
    tlbExec.io_in_bits_addr <= tlbExec_io_in_bits_r_addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:16]
    tlbExec.io_in_bits_size <= tlbExec_io_in_bits_r_size @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:16]
    tlbExec.io_in_bits_cmd <= tlbExec_io_in_bits_r_cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:16]
    tlbExec.io_in_bits_wmask <= tlbExec_io_in_bits_r_wmask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:16]
    tlbExec.io_in_bits_wdata <= tlbExec_io_in_bits_r_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:16]
    tlbExec.io_in_bits_user <= tlbExec_io_in_bits_r_user @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:16]
    tlbExec.io_out_ready <= _GEN_22
    tlbExec.io_md_0 <= r_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:17]
    tlbExec.io_md_1 <= r_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:17]
    tlbExec.io_md_2 <= r_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:17]
    tlbExec.io_md_3 <= r_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:17]
    tlbExec.io_mdReady <= mdTLB.io_ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 95:22]
    tlbExec.io_mem_req_ready <= io_mem_req_ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    tlbExec.io_mem_resp_valid <= io_mem_resp_valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    tlbExec.io_mem_resp_bits_cmd <= io_mem_resp_bits_cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    tlbExec.io_mem_resp_bits_rdata <= io_mem_resp_bits_rdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    tlbExec.io_flush <= io_flush @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:20]
    tlbExec.io_satp <= satp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 91:19]
    tlbExec.io_pf_priviledgeMode <= io_csrMMU_priviledgeMode @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    tlbExec.io_pf_status_sum <= io_csrMMU_status_sum @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    tlbExec.io_pf_status_mxr <= io_csrMMU_status_mxr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    tlbExec.DISPLAY_ENABLE <= DISPLAY_ENABLE
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    mdTLB.clock <= clock
    mdTLB.reset <= _mdTLB_reset_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 104:15]
    mdTLB.io_write_wen <= tlbExec.io_mdWrite_wen @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 97:18]
    skip
    mdTLB.io_write_waymask <= tlbExec.io_mdWrite_waymask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 97:18]
    mdTLB.io_write_wdata <= tlbExec.io_mdWrite_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 97:18]
    skip
    r_0 <= _GEN_0
    r_1 <= _GEN_1
    r_2 <= _GEN_2
    r_3 <= _GEN_3
    valid <= mux(reset, UInt<1>("h0"), _GEN_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 110:{24,24}]
    tlbExec_io_in_bits_r_addr <= _GEN_7
    tlbExec_io_in_bits_r_size <= _GEN_8
    tlbExec_io_in_bits_r_cmd <= _GEN_9
    tlbExec_io_in_bits_r_wmask <= _GEN_10
    tlbExec_io_in_bits_r_wdata <= _GEN_11
    tlbExec_io_in_bits_r_user <= _GEN_12
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_3 <= mux(reset, UInt<64>("h0"), _c_T_7) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T_6), _T_8), UInt<1>("h1")), "[%d] EmbeddedTLB: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_6), _T_10), UInt<1>("h1")), "InReq(%d, %d) InResp(%d, %d) OutReq(%d, %d) OutResp(%d, %d) vmEnable:%d mode:%d\n", io_in_req_valid, io_in_req_ready, io_in_resp_valid, io_in_resp_ready, io_out_req_valid, io_out_req_ready, io_out_resp_valid, io_out_resp_ready, vmEnable, io_csrMMU_priviledgeMode) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_11), _T_13), UInt<1>("h1")), "[%d] EmbeddedTLB: ", c_1) : printf_2 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_11), _T_15), UInt<1>("h1")), "InReq: addr:%x cmd:%d wdata:%x OutReq: addr:%x cmd:%x wdata:%x\n", io_in_req_bits_addr, io_in_req_bits_cmd, io_in_req_bits_wdata, io_out_req_bits_addr, io_out_req_bits_cmd, io_out_req_bits_wdata) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_16), _T_18), UInt<1>("h1")), "[%d] EmbeddedTLB: ", c_2) : printf_4 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_16), _T_20), UInt<1>("h1")), "OutResp: rdata:%x cmd:%x Inresp: rdata:%x cmd:%x\n", io_out_resp_bits_rdata, io_out_resp_bits_cmd, io_in_resp_bits_rdata, io_in_resp_bits_cmd) : printf_5 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_21), _T_23), UInt<1>("h1")), "[%d] EmbeddedTLB: ", c_3) : printf_6 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_21), _T_25), UInt<1>("h1")), "satp:%x flush:%d cacheEmpty:%d instrPF:%d loadPF:%d storePF:%d \n", satp, io_flush, io_cacheEmpty, io_ipf, io_csrMMU_loadPF, io_csrMMU_storePF) : printf_7 @[src/main/scala/utils/Debug.scala 57:13]

  module CacheStage1 :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_bits_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_bits_user : UInt<87> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_bits_req_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_bits_req_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_bits_req_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_bits_req_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_bits_req_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_bits_req_user : UInt<87> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_metaReadBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_metaReadBus_req_bits_setIdx : UInt<7> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_0_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_0_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_0_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_1_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_1_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_1_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_2_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_2_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_2_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_3_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_3_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_3_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_dataReadBus_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_dataReadBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_dataReadBus_req_bits_setIdx : UInt<10> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_dataReadBus_resp_data_0_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_dataReadBus_resp_data_1_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_dataReadBus_resp_data_2_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_dataReadBus_resp_data_3_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input DISPLAY_ENABLE : UInt<1>

    node _T = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 135:38]
    node _T_3 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 135:37]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 135:37]
    node _T_5 = eq(_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 135:37]
    node _T_6 = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_7 = and(_T_6, enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_8 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_9 = eq(_T_8, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_10 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_11 = eq(_T_10, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node readBusValid = and(io_in_valid, io_out_ready) @[src/main/scala/nutcore/mem/Cache.scala 139:34]
    node _WIRE_1 = io_in_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _T_14 = bits(_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    node _WIRE_3 = io_in_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 78:{49,49}]
    skip
    skip
    node _T_18 = bits(_WIRE_3, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    skip
    node _WIRE_5 = io_in_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 78:{82,82}]
    skip
    node _T_21 = bits(_WIRE_5, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    skip
    skip
    node _WIRE_2_index = _T_18 @[src/main/scala/nutcore/mem/Cache.scala 78:{49,49}]
    node _WIRE_4_wordIndex = _T_21 @[src/main/scala/nutcore/mem/Cache.scala 78:{82,82}]
    node _T_24 = cat(_WIRE_2_index, _WIRE_4_wordIndex) @[src/main/scala/nutcore/mem/Cache.scala 78:35]
    node _io_out_valid_T = and(io_in_valid, io_metaReadBus_req_ready) @[src/main/scala/nutcore/mem/Cache.scala 144:31]
    node _io_out_valid_T_1 = and(_io_out_valid_T, io_dataReadBus_req_ready) @[src/main/scala/nutcore/mem/Cache.scala 144:59]
    node _io_in_ready_T = eq(io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 145:19]
    node _io_in_ready_T_1 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/mem/Cache.scala 145:32]
    node _io_in_ready_T_3 = and(_io_in_ready_T_2, io_metaReadBus_req_ready) @[src/main/scala/nutcore/mem/Cache.scala 145:48]
    node _io_in_ready_T_4 = and(_io_in_ready_T_3, io_dataReadBus_req_ready) @[src/main/scala/nutcore/mem/Cache.scala 145:76]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_25 = and(UInt<1>("h1"), enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_26 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_27 = eq(_T_26, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_28 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_29 = eq(_T_28, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    skip
    node _WIRE_index = _T_14 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io_in_ready <= _io_in_ready_T_4 @[src/main/scala/nutcore/mem/Cache.scala 145:15]
    io_out_valid <= _io_out_valid_T_1 @[src/main/scala/nutcore/mem/Cache.scala 144:16]
    io_out_bits_req_addr <= io_in_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    io_out_bits_req_size <= io_in_bits_size @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    io_out_bits_req_cmd <= io_in_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    io_out_bits_req_wmask <= io_in_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    io_out_bits_req_wdata <= io_in_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    io_out_bits_req_user <= io_in_bits_user @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    io_metaReadBus_req_valid <= readBusValid @[src/main/scala/utils/SRAMTemplate.scala 53:20]
    io_metaReadBus_req_bits_setIdx <= _WIRE_index @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    io_dataReadBus_req_valid <= readBusValid @[src/main/scala/utils/SRAMTemplate.scala 53:20]
    io_dataReadBus_req_bits_setIdx <= _T_24 @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T), _T_4), _T_5), UInt<1>("h1")), "Assertion failed\n    at Cache.scala:135 if (ro) when (io.in.fire) { assert(!io.in.bits.isWrite()) }\n") : printf @[src/main/scala/nutcore/mem/Cache.scala 135:37]
    assert(clock, _T_2, and(and(and(UInt<1>("h1"), _T), _T_4), UInt<1>("h1")), "") : assert @[src/main/scala/nutcore/mem/Cache.scala 135:37]
    printf(clock, and(and(and(UInt<1>("h1"), _T_7), _T_9), UInt<1>("h1")), "[%d] CacheStage1: ", c) : printf_1 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_7), _T_11), UInt<1>("h1")), "[L1$] cache stage1, addr in: %x, user: %x id: %x\n", io_in_bits_addr, io_in_bits_user, UInt<1>("h0")) : printf_2 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_25), _T_27), UInt<1>("h1")), "[%d] CacheStage1: ", c_1) : printf_3 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_25), _T_29), UInt<1>("h1")), "in.ready = %d, in.valid = %d, out.valid = %d, out.ready = %d, addr = %x, cmd = %x, dataReadBus.req.valid = %d\n", io_in_ready, io_in_valid, io_out_valid, io_out_ready, io_in_bits_addr, io_in_bits_cmd, io_dataReadBus_req_valid) : printf_4 @[src/main/scala/utils/Debug.scala 57:13]

  module CacheStage2 :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_bits_req_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_bits_req_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_bits_req_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_bits_req_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_bits_req_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_bits_req_user : UInt<87> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_req_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_req_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_req_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_req_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_req_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_req_user : UInt<87> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_0_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_0_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_0_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_1_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_1_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_1_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_2_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_2_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_2_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_3_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_3_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_3_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_datas_0_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_datas_1_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_datas_2_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_datas_3_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_hit : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_mmio : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_isForwardData : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_forwardData_data_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_forwardData_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_0_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_0_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_0_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_1_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_1_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_1_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_2_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_2_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_2_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_3_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_3_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_3_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataReadResp_0_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataReadResp_1_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataReadResp_2_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataReadResp_3_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaWriteBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaWriteBus_req_bits_setIdx : UInt<7> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaWriteBus_req_bits_data_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaWriteBus_req_bits_data_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaWriteBus_req_bits_data_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaWriteBus_req_bits_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataWriteBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataWriteBus_req_bits_setIdx : UInt<10> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataWriteBus_req_bits_data_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataWriteBus_req_bits_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input DISPLAY_ENABLE : UInt<1>

    node _addr_WIRE = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 174:{31,31}]
    skip
    skip
    skip
    node _addr_T_3 = bits(_addr_WIRE, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    node _isForwardMeta_T = and(io_in_valid, io_metaWriteBus_req_valid) @[src/main/scala/nutcore/mem/Cache.scala 176:35]
    node _isForwardMeta_WIRE_1 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _isForwardMeta_T_3 = bits(_isForwardMeta_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    node _isForwardMeta_WIRE_index = _isForwardMeta_T_3 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    node _isForwardMeta_T_5 = eq(io_metaWriteBus_req_bits_setIdx, _isForwardMeta_WIRE_index) @[src/main/scala/nutcore/mem/Cache.scala 176:99]
    node isForwardMeta = and(_isForwardMeta_T, _isForwardMeta_T_5) @[src/main/scala/nutcore/mem/Cache.scala 176:64]
    reg isForwardMetaReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), isForwardMetaReg) @[src/main/scala/nutcore/mem/Cache.scala 177:33]
    node _GEN_0 = mux(isForwardMeta, UInt<1>("h1"), isForwardMetaReg) @[src/main/scala/nutcore/mem/Cache.scala 178:24 177:33 178:43]
    node _T = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = eq(io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 179:23]
    node _T_2 = or(_T, _T_1) @[src/main/scala/nutcore/mem/Cache.scala 179:20]
    node _GEN_1 = mux(_T_2, UInt<1>("h0"), _GEN_0) @[src/main/scala/nutcore/mem/Cache.scala 179:{37,56}]
    skip
    reg forwardMetaReg_data_tag : UInt<19>, clock with :
      reset => (UInt<1>("h0"), forwardMetaReg_data_tag) @[src/main/scala/nutcore/mem/Cache.scala 180:33]
    reg forwardMetaReg_data_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), forwardMetaReg_data_valid) @[src/main/scala/nutcore/mem/Cache.scala 180:33]
    reg forwardMetaReg_data_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), forwardMetaReg_data_dirty) @[src/main/scala/nutcore/mem/Cache.scala 180:33]
    reg forwardMetaReg_waymask : UInt<4>, clock with :
      reset => (UInt<1>("h0"), forwardMetaReg_waymask) @[src/main/scala/nutcore/mem/Cache.scala 180:33]
    skip
    node _GEN_3 = mux(isForwardMeta, io_metaWriteBus_req_bits_data_tag, forwardMetaReg_data_tag) @[src/main/scala/nutcore/mem/Cache.scala 180:{33,33,33}]
    node _GEN_4 = mux(isForwardMeta, io_metaWriteBus_req_bits_data_valid, forwardMetaReg_data_valid) @[src/main/scala/nutcore/mem/Cache.scala 180:{33,33,33}]
    node _GEN_5 = mux(isForwardMeta, io_metaWriteBus_req_bits_data_dirty, forwardMetaReg_data_dirty) @[src/main/scala/nutcore/mem/Cache.scala 180:{33,33,33}]
    node _GEN_6 = mux(isForwardMeta, io_metaWriteBus_req_bits_waymask, forwardMetaReg_waymask) @[src/main/scala/nutcore/mem/Cache.scala 180:{33,33,33}]
    node pickForwardMeta = or(isForwardMetaReg, isForwardMeta) @[src/main/scala/nutcore/mem/Cache.scala 183:42]
    skip
    node forwardMeta_data_tag = mux(isForwardMeta, io_metaWriteBus_req_bits_data_tag, forwardMetaReg_data_tag) @[src/main/scala/nutcore/mem/Cache.scala 184:24]
    node forwardMeta_data_valid = mux(isForwardMeta, io_metaWriteBus_req_bits_data_valid, forwardMetaReg_data_valid) @[src/main/scala/nutcore/mem/Cache.scala 184:24]
    node forwardMeta_data_dirty = mux(isForwardMeta, io_metaWriteBus_req_bits_data_dirty, forwardMetaReg_data_dirty) @[src/main/scala/nutcore/mem/Cache.scala 184:24]
    node forwardMeta_waymask = mux(isForwardMeta, io_metaWriteBus_req_bits_waymask, forwardMetaReg_waymask) @[src/main/scala/nutcore/mem/Cache.scala 184:24]
    node forwardWaymask_0 = bits(forwardMeta_waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node forwardWaymask_1 = bits(forwardMeta_waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node forwardWaymask_2 = bits(forwardMeta_waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node forwardWaymask_3 = bits(forwardMeta_waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node _metaWay_0_T = and(pickForwardMeta, forwardWaymask_0) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_0_T_1_tag = mux(_metaWay_0_T, forwardMeta_data_tag, io_metaReadResp_0_tag) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_0_T_1_valid = mux(_metaWay_0_T, forwardMeta_data_valid, io_metaReadResp_0_valid) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_0_T_1_dirty = mux(_metaWay_0_T, forwardMeta_data_dirty, io_metaReadResp_0_dirty) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_1_T = and(pickForwardMeta, forwardWaymask_1) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_1_T_1_tag = mux(_metaWay_1_T, forwardMeta_data_tag, io_metaReadResp_1_tag) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_1_T_1_valid = mux(_metaWay_1_T, forwardMeta_data_valid, io_metaReadResp_1_valid) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_1_T_1_dirty = mux(_metaWay_1_T, forwardMeta_data_dirty, io_metaReadResp_1_dirty) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_2_T = and(pickForwardMeta, forwardWaymask_2) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_2_T_1_tag = mux(_metaWay_2_T, forwardMeta_data_tag, io_metaReadResp_2_tag) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_2_T_1_valid = mux(_metaWay_2_T, forwardMeta_data_valid, io_metaReadResp_2_valid) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_2_T_1_dirty = mux(_metaWay_2_T, forwardMeta_data_dirty, io_metaReadResp_2_dirty) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_3_T = and(pickForwardMeta, forwardWaymask_3) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_3_T_1_tag = mux(_metaWay_3_T, forwardMeta_data_tag, io_metaReadResp_3_tag) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_3_T_1_valid = mux(_metaWay_3_T, forwardMeta_data_valid, io_metaReadResp_3_valid) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_3_T_1_dirty = mux(_metaWay_3_T, forwardMeta_data_dirty, io_metaReadResp_3_dirty) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node metaWay_0_tag = _metaWay_0_T_1_tag @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node addr_tag = _addr_T_3 @[src/main/scala/nutcore/mem/Cache.scala 174:{31,31}]
    node _hitVec_T = eq(metaWay_0_tag, addr_tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node metaWay_0_valid = _metaWay_0_T_1_valid @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_1 = and(metaWay_0_valid, _hitVec_T) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_2 = and(_hitVec_T_1, io_in_valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node metaWay_1_tag = _metaWay_1_T_1_tag @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_3 = eq(metaWay_1_tag, addr_tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node metaWay_1_valid = _metaWay_1_T_1_valid @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_4 = and(metaWay_1_valid, _hitVec_T_3) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_5 = and(_hitVec_T_4, io_in_valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node metaWay_2_tag = _metaWay_2_T_1_tag @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_6 = eq(metaWay_2_tag, addr_tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node metaWay_2_valid = _metaWay_2_T_1_valid @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_7 = and(metaWay_2_valid, _hitVec_T_6) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_8 = and(_hitVec_T_7, io_in_valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node metaWay_3_tag = _metaWay_3_T_1_tag @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_9 = eq(metaWay_3_tag, addr_tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node metaWay_3_valid = _metaWay_3_T_1_valid @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_10 = and(metaWay_3_valid, _hitVec_T_9) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_11 = and(_hitVec_T_10, io_in_valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node _hitVec_WIRE_1 = _hitVec_T_5 @[src/main/scala/nutcore/mem/Cache.scala 190:{23,23}]
    node _hitVec_WIRE_0 = _hitVec_T_2 @[src/main/scala/nutcore/mem/Cache.scala 190:{23,23}]
    node hitVec_lo = cat(_hitVec_WIRE_1, _hitVec_WIRE_0) @[src/main/scala/nutcore/mem/Cache.scala 190:90]
    node _hitVec_WIRE_3 = _hitVec_T_11 @[src/main/scala/nutcore/mem/Cache.scala 190:{23,23}]
    node _hitVec_WIRE_2 = _hitVec_T_8 @[src/main/scala/nutcore/mem/Cache.scala 190:{23,23}]
    node hitVec_hi = cat(_hitVec_WIRE_3, _hitVec_WIRE_2) @[src/main/scala/nutcore/mem/Cache.scala 190:90]
    node hitVec = cat(hitVec_hi, hitVec_lo) @[src/main/scala/nutcore/mem/Cache.scala 190:90]
    reg victimWaymask_lfsr : UInt<64>, clock with :
      reset => (UInt<1>("h0"), victimWaymask_lfsr) @[src/main/scala/utils/LFSR64.scala 25:23]
    node _victimWaymask_xor_T = bits(victimWaymask_lfsr, 0, 0) @[src/main/scala/utils/LFSR64.scala 26:19]
    node _victimWaymask_xor_T_1 = bits(victimWaymask_lfsr, 1, 1) @[src/main/scala/utils/LFSR64.scala 26:29]
    node _victimWaymask_xor_T_2 = xor(_victimWaymask_xor_T, _victimWaymask_xor_T_1) @[src/main/scala/utils/LFSR64.scala 26:23]
    node _victimWaymask_xor_T_3 = bits(victimWaymask_lfsr, 3, 3) @[src/main/scala/utils/LFSR64.scala 26:39]
    node _victimWaymask_xor_T_4 = xor(_victimWaymask_xor_T_2, _victimWaymask_xor_T_3) @[src/main/scala/utils/LFSR64.scala 26:33]
    node _victimWaymask_xor_T_5 = bits(victimWaymask_lfsr, 4, 4) @[src/main/scala/utils/LFSR64.scala 26:49]
    node victimWaymask_xor = xor(_victimWaymask_xor_T_4, _victimWaymask_xor_T_5) @[src/main/scala/utils/LFSR64.scala 26:43]
    node _victimWaymask_lfsr_T = eq(victimWaymask_lfsr, UInt<1>("h0")) @[src/main/scala/utils/LFSR64.scala 28:24]
    node _victimWaymask_lfsr_T_1 = bits(victimWaymask_lfsr, 63, 1) @[src/main/scala/utils/LFSR64.scala 28:51]
    node _victimWaymask_lfsr_T_2 = cat(victimWaymask_xor, _victimWaymask_lfsr_T_1) @[src/main/scala/utils/LFSR64.scala 28:41]
    node _victimWaymask_lfsr_T_3 = mux(_victimWaymask_lfsr_T, UInt<1>("h1"), _victimWaymask_lfsr_T_2) @[src/main/scala/utils/LFSR64.scala 28:18]
    node _GEN_7 = mux(UInt<1>("h1"), _victimWaymask_lfsr_T_3, victimWaymask_lfsr) @[src/main/scala/utils/LFSR64.scala 27:22 28:12 25:23]
    node _victimWaymask_T = bits(victimWaymask_lfsr, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 191:53]
    node victimWaymask = dshl(UInt<1>("h1"), _victimWaymask_T) @[src/main/scala/nutcore/mem/Cache.scala 191:42]
    node _invalidVec_T = eq(metaWay_0_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_T_1 = eq(metaWay_1_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_T_2 = eq(metaWay_2_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_T_3 = eq(metaWay_3_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_WIRE_1 = _invalidVec_T_1 @[src/main/scala/nutcore/mem/Cache.scala 193:{27,27}]
    node _invalidVec_WIRE_0 = _invalidVec_T @[src/main/scala/nutcore/mem/Cache.scala 193:{27,27}]
    node invalidVec_lo = cat(_invalidVec_WIRE_1, _invalidVec_WIRE_0) @[src/main/scala/nutcore/mem/Cache.scala 193:56]
    node _invalidVec_WIRE_3 = _invalidVec_T_3 @[src/main/scala/nutcore/mem/Cache.scala 193:{27,27}]
    node _invalidVec_WIRE_2 = _invalidVec_T_2 @[src/main/scala/nutcore/mem/Cache.scala 193:{27,27}]
    node invalidVec_hi = cat(_invalidVec_WIRE_3, _invalidVec_WIRE_2) @[src/main/scala/nutcore/mem/Cache.scala 193:56]
    node invalidVec = cat(invalidVec_hi, invalidVec_lo) @[src/main/scala/nutcore/mem/Cache.scala 193:56]
    node hasInvalidWay = orr(invalidVec) @[src/main/scala/nutcore/mem/Cache.scala 194:34]
    node _refillInvalidWaymask_T = geq(invalidVec, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 195:45]
    node _refillInvalidWaymask_T_1 = geq(invalidVec, UInt<3>("h4")) @[src/main/scala/nutcore/mem/Cache.scala 196:20]
    node _refillInvalidWaymask_T_2 = geq(invalidVec, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 197:20]
    node _refillInvalidWaymask_T_3 = mux(_refillInvalidWaymask_T_2, UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 197:8]
    node _refillInvalidWaymask_T_4 = mux(_refillInvalidWaymask_T_1, UInt<3>("h4"), _refillInvalidWaymask_T_3) @[src/main/scala/nutcore/mem/Cache.scala 196:8]
    node refillInvalidWaymask = mux(_refillInvalidWaymask_T, UInt<4>("h8"), _refillInvalidWaymask_T_4) @[src/main/scala/nutcore/mem/Cache.scala 195:33]
    node _waymask_T = mux(hasInvalidWay, refillInvalidWaymask, victimWaymask) @[src/main/scala/nutcore/mem/Cache.scala 200:49]
    node waymask = mux(io_out_bits_hit, hitVec, _waymask_T) @[src/main/scala/nutcore/mem/Cache.scala 200:20]
    node _T_3 = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_4 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_5 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_6 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_7 = add(_T_3, _T_4) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_8 = bits(_T_7, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_9 = add(_T_5, _T_6) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_10 = bits(_T_9, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_11 = add(_T_8, _T_10) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_12 = bits(_T_11, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_13 = gt(_T_12, UInt<1>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 201:26]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_14 = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_15 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_16 = eq(_T_15, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_17 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_18 = eq(_T_17, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_19 = and(UInt<1>("h1"), enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_20 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_21 = eq(_T_20, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_22 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_23 = eq(_T_22, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_24 = and(UInt<1>("h1"), enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_25 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_26 = eq(_T_25, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_27 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_28 = eq(_T_27, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_3) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_29 = and(UInt<1>("h1"), enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_30 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_31 = eq(_T_30, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_32 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_33 = eq(_T_32, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_4) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_8 = add(c_4, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_9 = tail(_c_T_8, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_4 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_34 = and(UInt<1>("h1"), enableDisplay_4) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_35 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_36 = eq(_T_35, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_37 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_38 = eq(_T_37, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_5 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_5) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_10 = add(c_5, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_11 = tail(_c_T_10, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_5 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_39 = and(UInt<1>("h1"), enableDisplay_5) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_40 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_41 = eq(_T_40, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_42 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_43 = eq(_T_42, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_6 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_6) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_12 = add(c_6, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_13 = tail(_c_T_12, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_6 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_44 = and(UInt<1>("h1"), enableDisplay_6) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_45 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_46 = eq(_T_45, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_47 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_48 = eq(_T_47, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_7 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_7) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_14 = add(c_7, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_15 = tail(_c_T_14, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_7 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_49 = and(UInt<1>("h1"), enableDisplay_7) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_50 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_51 = eq(_T_50, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_52 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_53 = eq(_T_52, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_8 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_8) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_16 = add(c_8, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_17 = tail(_c_T_16, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_8 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_54 = and(UInt<1>("h1"), enableDisplay_8) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_55 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_56 = eq(_T_55, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_57 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_58 = eq(_T_57, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_9 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_9) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_18 = add(c_9, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_19 = tail(_c_T_18, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_9 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_59 = and(UInt<1>("h1"), enableDisplay_9) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_60 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_61 = eq(_T_60, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_62 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_63 = eq(_T_62, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_64 = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_65 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_66 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_67 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_68 = add(_T_64, _T_65) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_69 = bits(_T_68, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_70 = add(_T_66, _T_67) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_71 = bits(_T_70, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_72 = add(_T_69, _T_71) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_73 = bits(_T_72, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_74 = gt(_T_73, UInt<1>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 207:26]
    reg c_10 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_10) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_20 = add(c_10, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_21 = tail(_c_T_20, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_10 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_75 = and(UInt<1>("h1"), enableDisplay_10) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_76 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_77 = eq(_T_76, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_78 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_79 = eq(_T_78, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_80 = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_81 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_82 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_83 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_84 = add(_T_80, _T_81) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_85 = bits(_T_84, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_86 = add(_T_82, _T_83) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_87 = bits(_T_86, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_88 = add(_T_85, _T_87) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_89 = bits(_T_88, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_90 = gt(_T_89, UInt<1>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 208:45]
    node _T_91 = and(io_in_valid, _T_90) @[src/main/scala/nutcore/mem/Cache.scala 208:24]
    node _T_92 = eq(_T_91, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 208:10]
    node _T_93 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    node _T_94 = eq(_T_93, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    node _T_95 = eq(_T_92, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    node _io_out_bits_hit_T = orr(hitVec) @[src/main/scala/nutcore/mem/Cache.scala 211:44]
    node _io_out_bits_hit_T_1 = and(io_in_valid, _io_out_bits_hit_T) @[src/main/scala/nutcore/mem/Cache.scala 211:34]
    node _io_out_bits_mmio_T = xor(io_in_bits_req_addr, UInt<30>("h30000000")) @[src/main/scala/nutcore/NutCore.scala 87:11]
    node _io_out_bits_mmio_T_1 = bits(_io_out_bits_mmio_T, 31, 28) @[src/main/scala/nutcore/NutCore.scala 87:24]
    node _io_out_bits_mmio_T_2 = eq(_io_out_bits_mmio_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/NutCore.scala 87:44]
    node _io_out_bits_mmio_T_3 = xor(io_in_bits_req_addr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 87:11]
    node _io_out_bits_mmio_T_4 = bits(_io_out_bits_mmio_T_3, 31, 30) @[src/main/scala/nutcore/NutCore.scala 87:24]
    node _io_out_bits_mmio_T_5 = eq(_io_out_bits_mmio_T_4, UInt<1>("h0")) @[src/main/scala/nutcore/NutCore.scala 87:44]
    node _io_out_bits_mmio_T_6 = or(_io_out_bits_mmio_T_2, _io_out_bits_mmio_T_5) @[src/main/scala/nutcore/NutCore.scala 88:15]
    node _isForwardData_WIRE_1 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 78:{49,49}]
    skip
    skip
    node _isForwardData_T_2 = bits(_isForwardData_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    skip
    node _isForwardData_WIRE_3 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 78:{82,82}]
    skip
    node _isForwardData_T_5 = bits(_isForwardData_WIRE_3, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    skip
    skip
    node _isForwardData_WIRE_index = _isForwardData_T_2 @[src/main/scala/nutcore/mem/Cache.scala 78:{49,49}]
    node _isForwardData_WIRE_2_wordIndex = _isForwardData_T_5 @[src/main/scala/nutcore/mem/Cache.scala 78:{82,82}]
    node _isForwardData_T_8 = cat(_isForwardData_WIRE_index, _isForwardData_WIRE_2_wordIndex) @[src/main/scala/nutcore/mem/Cache.scala 78:35]
    node _isForwardData_T_9 = eq(io_dataWriteBus_req_bits_setIdx, _isForwardData_T_8) @[src/main/scala/nutcore/mem/Cache.scala 217:30]
    node _isForwardData_T_10 = and(io_dataWriteBus_req_valid, _isForwardData_T_9) @[src/main/scala/nutcore/mem/Cache.scala 217:13]
    node isForwardData = and(io_in_valid, _isForwardData_T_10) @[src/main/scala/nutcore/mem/Cache.scala 216:35]
    reg isForwardDataReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), isForwardDataReg) @[src/main/scala/nutcore/mem/Cache.scala 219:33]
    node _GEN_8 = mux(isForwardData, UInt<1>("h1"), isForwardDataReg) @[src/main/scala/nutcore/mem/Cache.scala 220:24 219:33 220:43]
    node _T_96 = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_97 = eq(io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 221:23]
    node _T_98 = or(_T_96, _T_97) @[src/main/scala/nutcore/mem/Cache.scala 221:20]
    node _GEN_9 = mux(_T_98, UInt<1>("h0"), _GEN_8) @[src/main/scala/nutcore/mem/Cache.scala 221:{37,56}]
    skip
    reg forwardDataReg_data_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), forwardDataReg_data_data) @[src/main/scala/nutcore/mem/Cache.scala 222:33]
    reg forwardDataReg_waymask : UInt<4>, clock with :
      reset => (UInt<1>("h0"), forwardDataReg_waymask) @[src/main/scala/nutcore/mem/Cache.scala 222:33]
    skip
    node _GEN_11 = mux(isForwardData, io_dataWriteBus_req_bits_data_data, forwardDataReg_data_data) @[src/main/scala/nutcore/mem/Cache.scala 222:{33,33,33}]
    node _GEN_12 = mux(isForwardData, io_dataWriteBus_req_bits_waymask, forwardDataReg_waymask) @[src/main/scala/nutcore/mem/Cache.scala 222:{33,33,33}]
    node _io_out_bits_isForwardData_T = or(isForwardDataReg, isForwardData) @[src/main/scala/nutcore/mem/Cache.scala 223:49]
    skip
    node _io_out_bits_forwardData_T_data_data = mux(isForwardData, io_dataWriteBus_req_bits_data_data, forwardDataReg_data_data) @[src/main/scala/nutcore/mem/Cache.scala 224:33]
    node _io_out_bits_forwardData_T_waymask = mux(isForwardData, io_dataWriteBus_req_bits_waymask, forwardDataReg_waymask) @[src/main/scala/nutcore/mem/Cache.scala 224:33]
    node _io_in_ready_T = eq(io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 228:18]
    node _io_in_ready_T_1 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/mem/Cache.scala 228:31]
    node _T_99 = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_11 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_11) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_22 = add(c_11, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_23 = tail(_c_T_22, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_11 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_100 = and(UInt<1>("h1"), enableDisplay_11) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_101 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_102 = eq(_T_101, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_103 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_104 = eq(_T_103, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _WIRE_1 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _T_107 = bits(_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    reg c_12 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_12) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_24 = add(c_12, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_25 = tail(_c_T_24, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_12 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_109 = and(UInt<1>("h1"), enableDisplay_12) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_110 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_111 = eq(_T_110, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_112 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_113 = eq(_T_112, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    skip
    skip
    skip
    skip
    skip
    skip
    node metaWay_0_dirty = _metaWay_0_T_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node metaWay_1_dirty = _metaWay_1_T_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node metaWay_2_dirty = _metaWay_2_T_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node metaWay_3_dirty = _metaWay_3_T_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_index = _T_107 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    io_in_ready <= _io_in_ready_T_2 @[src/main/scala/nutcore/mem/Cache.scala 228:15]
    io_out_valid <= io_in_valid @[src/main/scala/nutcore/mem/Cache.scala 227:16]
    io_out_bits_req_addr <= io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    io_out_bits_req_size <= io_in_bits_req_size @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    io_out_bits_req_cmd <= io_in_bits_req_cmd @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    io_out_bits_req_wmask <= io_in_bits_req_wmask @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    io_out_bits_req_wdata <= io_in_bits_req_wdata @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    io_out_bits_req_user <= io_in_bits_req_user @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    io_out_bits_metas_0_tag <= metaWay_0_tag @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_0_valid <= metaWay_0_valid @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_0_dirty <= metaWay_0_dirty @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_1_tag <= metaWay_1_tag @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_1_valid <= metaWay_1_valid @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_1_dirty <= metaWay_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_2_tag <= metaWay_2_tag @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_2_valid <= metaWay_2_valid @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_2_dirty <= metaWay_2_dirty @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_3_tag <= metaWay_3_tag @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_3_valid <= metaWay_3_valid @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_3_dirty <= metaWay_3_dirty @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_datas_0_data <= io_dataReadResp_0_data @[src/main/scala/nutcore/mem/Cache.scala 213:21]
    io_out_bits_datas_1_data <= io_dataReadResp_1_data @[src/main/scala/nutcore/mem/Cache.scala 213:21]
    io_out_bits_datas_2_data <= io_dataReadResp_2_data @[src/main/scala/nutcore/mem/Cache.scala 213:21]
    io_out_bits_datas_3_data <= io_dataReadResp_3_data @[src/main/scala/nutcore/mem/Cache.scala 213:21]
    io_out_bits_hit <= _io_out_bits_hit_T_1 @[src/main/scala/nutcore/mem/Cache.scala 211:19]
    io_out_bits_waymask <= waymask @[src/main/scala/nutcore/mem/Cache.scala 212:23]
    io_out_bits_mmio <= _io_out_bits_mmio_T_6 @[src/main/scala/nutcore/mem/Cache.scala 214:20]
    io_out_bits_isForwardData <= _io_out_bits_isForwardData_T @[src/main/scala/nutcore/mem/Cache.scala 223:29]
    skip
    io_out_bits_forwardData_data_data <= _io_out_bits_forwardData_T_data_data @[src/main/scala/nutcore/mem/Cache.scala 224:27]
    io_out_bits_forwardData_waymask <= _io_out_bits_forwardData_T_waymask @[src/main/scala/nutcore/mem/Cache.scala 224:27]
    isForwardMetaReg <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/nutcore/mem/Cache.scala 177:{33,33}]
    skip
    forwardMetaReg_data_tag <= _GEN_3
    forwardMetaReg_data_valid <= _GEN_4
    forwardMetaReg_data_dirty <= _GEN_5
    forwardMetaReg_waymask <= _GEN_6
    victimWaymask_lfsr <= mux(reset, UInt<64>("h1234567887654321"), _GEN_7) @[src/main/scala/utils/LFSR64.scala 25:{23,23}]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_3 <= mux(reset, UInt<64>("h0"), _c_T_7) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_4 <= mux(reset, UInt<64>("h0"), _c_T_9) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_5 <= mux(reset, UInt<64>("h0"), _c_T_11) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_6 <= mux(reset, UInt<64>("h0"), _c_T_13) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_7 <= mux(reset, UInt<64>("h0"), _c_T_15) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_8 <= mux(reset, UInt<64>("h0"), _c_T_17) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_9 <= mux(reset, UInt<64>("h0"), _c_T_19) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_10 <= mux(reset, UInt<64>("h0"), _c_T_21) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    isForwardDataReg <= mux(reset, UInt<1>("h0"), _GEN_9) @[src/main/scala/nutcore/mem/Cache.scala 219:{33,33}]
    skip
    forwardDataReg_data_data <= _GEN_11
    forwardDataReg_waymask <= _GEN_12
    c_11 <= mux(reset, UInt<64>("h0"), _c_T_23) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_12 <= mux(reset, UInt<64>("h0"), _c_T_25) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_14), _T_16), UInt<1>("h1")), "[%d] CacheStage2: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_14), _T_18), UInt<1>("h1")), "[ERROR] metaWay %x metat %x reqt %x\n", metaWay_0_valid, metaWay_0_tag, addr_tag) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_19), _T_21), UInt<1>("h1")), "[%d] CacheStage2: ", c_1) : printf_2 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_19), _T_23), UInt<1>("h1")), "[ERROR] metaWay %x metat %x reqt %x\n", metaWay_1_valid, metaWay_1_tag, addr_tag) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_24), _T_26), UInt<1>("h1")), "[%d] CacheStage2: ", c_2) : printf_4 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_24), _T_28), UInt<1>("h1")), "[ERROR] metaWay %x metat %x reqt %x\n", metaWay_2_valid, metaWay_2_tag, addr_tag) : printf_5 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_29), _T_31), UInt<1>("h1")), "[%d] CacheStage2: ", c_3) : printf_6 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_29), _T_33), UInt<1>("h1")), "[ERROR] metaWay %x metat %x reqt %x\n", metaWay_3_valid, metaWay_3_tag, addr_tag) : printf_7 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_34), _T_36), UInt<1>("h1")), "[%d] CacheStage2: ", c_4) : printf_8 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_34), _T_38), UInt<1>("h1")), "[ERROR] metaReadResp %x metat %x reqt %x\n", io_metaReadResp_0_valid, io_metaReadResp_0_tag, addr_tag) : printf_9 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_39), _T_41), UInt<1>("h1")), "[%d] CacheStage2: ", c_5) : printf_10 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_39), _T_43), UInt<1>("h1")), "[ERROR] metaReadResp %x metat %x reqt %x\n", io_metaReadResp_1_valid, io_metaReadResp_1_tag, addr_tag) : printf_11 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_44), _T_46), UInt<1>("h1")), "[%d] CacheStage2: ", c_6) : printf_12 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_44), _T_48), UInt<1>("h1")), "[ERROR] metaReadResp %x metat %x reqt %x\n", io_metaReadResp_2_valid, io_metaReadResp_2_tag, addr_tag) : printf_13 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_49), _T_51), UInt<1>("h1")), "[%d] CacheStage2: ", c_7) : printf_14 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_49), _T_53), UInt<1>("h1")), "[ERROR] metaReadResp %x metat %x reqt %x\n", io_metaReadResp_3_valid, io_metaReadResp_3_tag, addr_tag) : printf_15 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_54), _T_56), UInt<1>("h1")), "[%d] CacheStage2: ", c_8) : printf_16 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_54), _T_58), UInt<1>("h1")), "[ERROR] forwardMetaReg isForwardMetaReg %x %x metat %x wm %b\n", isForwardMetaReg, forwardMetaReg_data_valid, forwardMetaReg_data_tag, forwardMetaReg_waymask) : printf_17 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_59), _T_61), UInt<1>("h1")), "[%d] CacheStage2: ", c_9) : printf_18 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_59), _T_63), UInt<1>("h1")), "[ERROR] forwardMeta isForwardMeta %x %x metat %x wm %b\n", isForwardMeta, io_metaWriteBus_req_bits_data_valid, io_metaWriteBus_req_bits_data_tag, io_metaWriteBus_req_bits_waymask) : printf_19 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_74), _T_75), _T_77), UInt<1>("h1")), "[%d] CacheStage2: ", c_10) : printf_20 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_74), _T_75), _T_79), UInt<1>("h1")), "[ERROR] hit %b wmask %b hitvec %b\n", io_out_bits_hit, forwardMeta_waymask, hitVec) : printf_21 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_94), _T_95), UInt<1>("h1")), "Assertion failed\n    at Cache.scala:208 assert(!(io.in.valid && PopCount(waymask) > 1.U))\n") : printf_22 @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    assert(clock, _T_92, and(and(UInt<1>("h1"), _T_94), UInt<1>("h1")), "") : assert @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_100), _T_102), UInt<1>("h1")), "[%d] CacheStage2: ", c_11) : printf_23 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_100), _T_104), UInt<1>("h1")), "[isFD:%d isFDreg:%d inFire:%d invalid:%d \n", isForwardData, isForwardDataReg, _T_99, io_in_valid) : printf_24 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_109), _T_111), UInt<1>("h1")), "[%d] CacheStage2: ", c_12) : printf_25 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_109), _T_113), UInt<1>("h1")), "[isFM:%d isFMreg:%d metawreq:%x widx:%x ridx:%x \n", isForwardMeta, isForwardMetaReg, io_metaWriteBus_req_valid, io_metaWriteBus_req_bits_setIdx, _WIRE_index) : printf_26 @[src/main/scala/utils/Debug.scala 57:13]

  module Arbiter :
    output io_in_0_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_setIdx : UInt<7> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_data_tag : UInt<19> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_data_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_data_dirty : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_waymask : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_setIdx : UInt<7> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_data_tag : UInt<19> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_data_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_data_dirty : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_waymask : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_out_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_setIdx : UInt<7> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_data_tag : UInt<19> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_data_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_data_dirty : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_waymask : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]

    skip
    node _GEN_1 = mux(io_in_0_valid, io_in_0_bits_setIdx, io_in_1_bits_setIdx) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node _GEN_2 = mux(io_in_0_valid, io_in_0_bits_data_tag, io_in_1_bits_data_tag) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node _GEN_3 = mux(io_in_0_valid, io_in_0_bits_data_valid, io_in_1_bits_data_valid) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node _GEN_4 = mux(io_in_0_valid, io_in_0_bits_data_dirty, io_in_1_bits_data_dirty) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node _GEN_5 = mux(io_in_0_valid, io_in_0_bits_waymask, io_in_1_bits_waymask) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node grant_1 = eq(io_in_0_valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>("h1"), io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    skip
    node _io_out_valid_T = eq(grant_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 148:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io_in_1_valid) @[src/main/scala/chisel3/util/Arbiter.scala 148:31]
    io_in_0_ready <= _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 147:14]
    skip
    io_out_valid <= _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 148:16]
    io_out_bits_setIdx <= _GEN_1
    io_out_bits_data_tag <= _GEN_2
    io_out_bits_data_valid <= _GEN_3
    io_out_bits_data_dirty <= _GEN_4
    io_out_bits_waymask <= _GEN_5
    skip

  module Arbiter_1 :
    output io_in_0_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_setIdx : UInt<10> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_data_data : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_waymask : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_setIdx : UInt<10> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_data_data : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_waymask : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_out_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_setIdx : UInt<10> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_data_data : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_waymask : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]

    skip
    node _GEN_1 = mux(io_in_0_valid, io_in_0_bits_setIdx, io_in_1_bits_setIdx) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node _GEN_2 = mux(io_in_0_valid, io_in_0_bits_data_data, io_in_1_bits_data_data) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node _GEN_3 = mux(io_in_0_valid, io_in_0_bits_waymask, io_in_1_bits_waymask) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node grant_1 = eq(io_in_0_valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>("h1"), io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    skip
    node _io_out_valid_T = eq(grant_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 148:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io_in_1_valid) @[src/main/scala/chisel3/util/Arbiter.scala 148:31]
    io_in_0_ready <= _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 147:14]
    skip
    io_out_valid <= _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 148:16]
    io_out_bits_setIdx <= _GEN_1
    io_out_bits_data_data <= _GEN_2
    io_out_bits_waymask <= _GEN_3
    skip

  module CacheStage3 :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_req_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_req_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_req_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_req_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_req_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_req_user : UInt<87> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_0_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_0_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_0_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_1_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_1_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_1_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_2_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_2_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_2_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_3_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_3_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_3_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_datas_0_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_datas_1_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_datas_2_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_datas_3_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_hit : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_mmio : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_isForwardData : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_forwardData_data_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_forwardData_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_out_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_out_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_out_bits_user : UInt<87> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_isFinish : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_flush : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_dataReadBus_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataReadBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataReadBus_req_bits_setIdx : UInt<10> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_dataReadBus_resp_data_0_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_dataReadBus_resp_data_1_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_dataReadBus_resp_data_2_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_dataReadBus_resp_data_3_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_dataWriteBus_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataWriteBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataWriteBus_req_bits_setIdx : UInt<10> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataWriteBus_req_bits_data_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataWriteBus_req_bits_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_metaWriteBus_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_metaWriteBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_metaWriteBus_req_bits_setIdx : UInt<7> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_metaWriteBus_req_bits_data_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_metaWriteBus_req_bits_data_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_metaWriteBus_req_bits_data_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_metaWriteBus_req_bits_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mem_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mem_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mem_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mem_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mmio_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mmio_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mmio_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mmio_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mmio_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mmio_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mmio_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mmio_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mmio_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mmio_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_cohResp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_cohResp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataReadRespToL1 : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input DISPLAY_ENABLE : UInt<1>

    inst metaWriteArb of Arbiter @[src/main/scala/nutcore/mem/Cache.scala 254:28]
    inst dataWriteArb of Arbiter_1 @[src/main/scala/nutcore/mem/Cache.scala 255:28]
    node _addr_WIRE = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 258:{31,31}]
    skip
    node _addr_T_1 = bits(_addr_WIRE, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node _addr_T_2 = bits(_addr_WIRE, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node _addr_T_3 = bits(_addr_WIRE, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node mmio = and(io_in_valid, io_in_bits_mmio) @[src/main/scala/nutcore/mem/Cache.scala 259:26]
    node hit = and(io_in_valid, io_in_bits_hit) @[src/main/scala/nutcore/mem/Cache.scala 260:25]
    node _miss_T = eq(io_in_bits_hit, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 261:29]
    node miss = and(io_in_valid, _miss_T) @[src/main/scala/nutcore/mem/Cache.scala 261:26]
    node _probe_T = and(io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 262:27]
    node _probe_T_1 = eq(io_in_bits_req_cmd, UInt<4>("h8")) @[src/main/scala/bus/simplebus/SimpleBus.scala 79:23]
    node probe = and(_probe_T, _probe_T_1) @[src/main/scala/nutcore/mem/Cache.scala 262:39]
    node _hitReadBurst_T = eq(io_in_bits_req_cmd, UInt<2>("h2")) @[src/main/scala/bus/simplebus/SimpleBus.scala 76:27]
    node hitReadBurst = and(hit, _hitReadBurst_T) @[src/main/scala/nutcore/mem/Cache.scala 263:26]
    node _meta_T = bits(io_in_bits_waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_1 = bits(io_in_bits_waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_2 = bits(io_in_bits_waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_3 = bits(io_in_bits_waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_4 = mux(_meta_T, io_in_bits_metas_0_dirty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_5 = mux(_meta_T_1, io_in_bits_metas_1_dirty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_6 = mux(_meta_T_2, io_in_bits_metas_2_dirty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_7 = mux(_meta_T_3, io_in_bits_metas_3_dirty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_8 = or(_meta_T_4, _meta_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_9 = or(_meta_T_8, _meta_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_10 = or(_meta_T_9, _meta_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _meta_T_18 = mux(_meta_T, io_in_bits_metas_0_tag, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_19 = mux(_meta_T_1, io_in_bits_metas_1_tag, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_20 = mux(_meta_T_2, io_in_bits_metas_2_tag, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_21 = mux(_meta_T_3, io_in_bits_metas_3_tag, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_22 = or(_meta_T_18, _meta_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_23 = or(_meta_T_22, _meta_T_20) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_24 = or(_meta_T_23, _meta_T_21) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T = and(mmio, hit) @[src/main/scala/nutcore/mem/Cache.scala 265:17]
    node _T_1 = eq(_T, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 265:10]
    node _T_2 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    node _T_4 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    node _useForwardData_T = eq(io_in_bits_waymask, io_in_bits_forwardData_waymask) @[src/main/scala/nutcore/mem/Cache.scala 273:71]
    node useForwardData = and(io_in_bits_isForwardData, _useForwardData_T) @[src/main/scala/nutcore/mem/Cache.scala 273:49]
    node _dataReadArray_T = bits(io_in_bits_waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_1 = bits(io_in_bits_waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_2 = bits(io_in_bits_waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_3 = bits(io_in_bits_waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_4 = mux(_dataReadArray_T, io_in_bits_datas_0_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_5 = mux(_dataReadArray_T_1, io_in_bits_datas_1_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_6 = mux(_dataReadArray_T_2, io_in_bits_datas_2_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_7 = mux(_dataReadArray_T_3, io_in_bits_datas_3_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_8 = or(_dataReadArray_T_4, _dataReadArray_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_9 = or(_dataReadArray_T_8, _dataReadArray_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_10 = or(_dataReadArray_T_9, _dataReadArray_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_WIRE_1 = _dataReadArray_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _dataReadArray_WIRE_data = _dataReadArray_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node dataRead = mux(useForwardData, io_in_bits_forwardData_data_data, _dataReadArray_WIRE_data) @[src/main/scala/nutcore/mem/Cache.scala 275:21]
    node _wordMask_T = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 276:22]
    node _wordMask_T_1 = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wordMask_T_2 = and(_wordMask_T, _wordMask_T_1) @[src/main/scala/nutcore/mem/Cache.scala 276:28]
    node _wordMask_T_3 = bits(io_in_bits_req_wmask, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_4 = bits(io_in_bits_req_wmask, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_5 = bits(io_in_bits_req_wmask, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_6 = bits(io_in_bits_req_wmask, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_7 = bits(io_in_bits_req_wmask, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_8 = bits(io_in_bits_req_wmask, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_9 = bits(io_in_bits_req_wmask, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_10 = bits(io_in_bits_req_wmask, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_11 = bits(_wordMask_T_3, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_12 = mux(_wordMask_T_11, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_13 = bits(_wordMask_T_4, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_14 = mux(_wordMask_T_13, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_15 = bits(_wordMask_T_5, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_16 = mux(_wordMask_T_15, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_17 = bits(_wordMask_T_6, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_18 = mux(_wordMask_T_17, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_19 = bits(_wordMask_T_7, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_20 = mux(_wordMask_T_19, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_21 = bits(_wordMask_T_8, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_22 = mux(_wordMask_T_21, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_23 = bits(_wordMask_T_9, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_24 = mux(_wordMask_T_23, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_25 = bits(_wordMask_T_10, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_26 = mux(_wordMask_T_25, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node wordMask_lo_lo = cat(_wordMask_T_14, _wordMask_T_12) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_lo_hi = cat(_wordMask_T_18, _wordMask_T_16) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_lo = cat(wordMask_lo_hi, wordMask_lo_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_hi_lo = cat(_wordMask_T_22, _wordMask_T_20) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_hi_hi = cat(_wordMask_T_26, _wordMask_T_24) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_hi = cat(wordMask_hi_hi, wordMask_hi_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _wordMask_T_27 = cat(wordMask_hi, wordMask_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask = mux(_wordMask_T_2, _wordMask_T_27, UInt<64>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 276:21]
    reg writeL2BeatCnt_value : UInt<3>, clock with :
      reset => (UInt<1>("h0"), writeL2BeatCnt_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node _T_5 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_6 = eq(io_in_bits_req_cmd, UInt<2>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 279:32]
    node _T_7 = eq(io_in_bits_req_cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _T_8 = or(_T_6, _T_7) @[src/main/scala/nutcore/mem/Cache.scala 279:60]
    node _T_9 = and(_T_5, _T_8) @[src/main/scala/nutcore/mem/Cache.scala 279:20]
    skip
    node _value_T = add(writeL2BeatCnt_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_0 = mux(_T_9, _value_T_1, writeL2BeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 279:83 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _hitWrite_T = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node hitWrite = and(hit, _hitWrite_T) @[src/main/scala/nutcore/mem/Cache.scala 283:22]
    node _dataHitWriteBus_x1_T = and(io_in_bits_req_wdata, wordMask) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _dataHitWriteBus_x1_T_1 = not(wordMask) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _dataHitWriteBus_x1_T_2 = and(dataRead, _dataHitWriteBus_x1_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _dataHitWriteBus_x1_T_3 = or(_dataHitWriteBus_x1_T, _dataHitWriteBus_x1_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _dataHitWriteBus_x3_T = eq(io_in_bits_req_cmd, UInt<2>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 286:60]
    node _dataHitWriteBus_x3_T_1 = eq(io_in_bits_req_cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _dataHitWriteBus_x3_T_2 = or(_dataHitWriteBus_x3_T, _dataHitWriteBus_x3_T_1) @[src/main/scala/nutcore/mem/Cache.scala 286:88]
    node addr_wordIndex = _addr_T_1 @[src/main/scala/nutcore/mem/Cache.scala 258:{31,31}]
    node _dataHitWriteBus_x3_T_3 = mux(_dataHitWriteBus_x3_T_2, writeL2BeatCnt_value, addr_wordIndex) @[src/main/scala/nutcore/mem/Cache.scala 286:51]
    node addr_index = _addr_T_2 @[src/main/scala/nutcore/mem/Cache.scala 258:{31,31}]
    node dataHitWriteBus_x3 = cat(addr_index, _dataHitWriteBus_x3_T_3) @[src/main/scala/nutcore/mem/Cache.scala 286:35]
    node _meta_WIRE = _meta_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node meta_dirty = _meta_WIRE @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _metaHitWriteBus_x5_T = eq(meta_dirty, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 289:25]
    node metaHitWriteBus_x5 = and(hitWrite, _metaHitWriteBus_x5_T) @[src/main/scala/nutcore/mem/Cache.scala 289:22]
    node _metaHitWriteBus_x6_WIRE_1 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _metaHitWriteBus_x6_T_2 = bits(_metaHitWriteBus_x6_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    reg state : UInt<4>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22]
    reg needFlush : UInt<1>, clock with :
      reset => (UInt<1>("h0"), needFlush) @[src/main/scala/nutcore/mem/Cache.scala 295:26]
    node _T_10 = neq(state, UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 297:28]
    node _T_11 = and(io_flush, _T_10) @[src/main/scala/nutcore/mem/Cache.scala 297:18]
    node _GEN_1 = mux(_T_11, UInt<1>("h1"), needFlush) @[src/main/scala/nutcore/mem/Cache.scala 295:26 297:{41,53}]
    node _T_12 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_13 = and(_T_12, needFlush) @[src/main/scala/nutcore/mem/Cache.scala 298:21]
    node _GEN_2 = mux(_T_13, UInt<1>("h0"), _GEN_1) @[src/main/scala/nutcore/mem/Cache.scala 298:{35,47}]
    reg readBeatCnt_value : UInt<3>, clock with :
      reset => (UInt<1>("h0"), readBeatCnt_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg writeBeatCnt_value : UInt<3>, clock with :
      reset => (UInt<1>("h0"), writeBeatCnt_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg state2 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), state2) @[src/main/scala/nutcore/mem/Cache.scala 304:23]
    node _T_14 = eq(state, UInt<4>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 306:39]
    node _T_15 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 306:66]
    node _T_16 = or(_T_14, _T_15) @[src/main/scala/nutcore/mem/Cache.scala 306:57]
    node _T_17 = eq(state2, UInt<2>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 306:92]
    node _T_18 = and(_T_16, _T_17) @[src/main/scala/nutcore/mem/Cache.scala 306:81]
    node _T_19 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 307:40]
    node _T_20 = mux(_T_19, readBeatCnt_value, writeBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 307:33]
    node _T_21 = cat(addr_index, _T_20) @[src/main/scala/nutcore/mem/Cache.scala 307:17]
    node _dataWay_T = eq(state2, UInt<2>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 308:60]
    reg dataWay_0_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataWay_0_data) @[src/main/scala/nutcore/mem/Cache.scala 308:26]
    reg dataWay_1_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataWay_1_data) @[src/main/scala/nutcore/mem/Cache.scala 308:26]
    reg dataWay_2_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataWay_2_data) @[src/main/scala/nutcore/mem/Cache.scala 308:26]
    reg dataWay_3_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataWay_3_data) @[src/main/scala/nutcore/mem/Cache.scala 308:26]
    node _GEN_3 = mux(_dataWay_T, io_dataReadBus_resp_data_0_data, dataWay_0_data) @[src/main/scala/nutcore/mem/Cache.scala 308:{26,26,26}]
    node _GEN_4 = mux(_dataWay_T, io_dataReadBus_resp_data_1_data, dataWay_1_data) @[src/main/scala/nutcore/mem/Cache.scala 308:{26,26,26}]
    node _GEN_5 = mux(_dataWay_T, io_dataReadBus_resp_data_2_data, dataWay_2_data) @[src/main/scala/nutcore/mem/Cache.scala 308:{26,26,26}]
    node _GEN_6 = mux(_dataWay_T, io_dataReadBus_resp_data_3_data, dataWay_3_data) @[src/main/scala/nutcore/mem/Cache.scala 308:{26,26,26}]
    node _dataHitWay_T = bits(io_in_bits_waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_1 = bits(io_in_bits_waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_2 = bits(io_in_bits_waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_3 = bits(io_in_bits_waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_4 = mux(_dataHitWay_T, dataWay_0_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_5 = mux(_dataHitWay_T_1, dataWay_1_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_6 = mux(_dataHitWay_T_2, dataWay_2_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_7 = mux(_dataHitWay_T_3, dataWay_3_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_8 = or(_dataHitWay_T_4, _dataHitWay_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_9 = or(_dataHitWay_T_8, _dataHitWay_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_10 = or(_dataHitWay_T_9, _dataHitWay_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_22 = eq(UInt<2>("h0"), state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
    node _T_23 = and(io_dataReadBus_req_ready, io_dataReadBus_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_7 = mux(_T_23, UInt<2>("h1"), state2) @[src/main/scala/nutcore/mem/Cache.scala 304:23 312:{51,60}]
    node _T_24 = eq(UInt<2>("h1"), state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
    node _T_25 = eq(UInt<2>("h2"), state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
    node _T_26 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_27 = and(io_cohResp_ready, io_cohResp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_28 = or(_T_26, _T_27) @[src/main/scala/nutcore/mem/Cache.scala 314:44]
    node _T_29 = and(hitReadBurst, io_out_ready) @[src/main/scala/nutcore/mem/Cache.scala 314:79]
    node _T_30 = or(_T_28, _T_29) @[src/main/scala/nutcore/mem/Cache.scala 314:63]
    node _GEN_8 = mux(_T_30, UInt<2>("h0"), state2) @[src/main/scala/nutcore/mem/Cache.scala 314:105 304:23 314:96]
    node _GEN_9 = mux(_T_25, _GEN_8, state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19 304:23]
    node _GEN_10 = mux(_T_24, UInt<2>("h2"), _GEN_9) @[src/main/scala/nutcore/mem/Cache.scala 311:19 313:35]
    node _GEN_11 = mux(_T_22, _GEN_7, _GEN_10) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
    node _raddr_T = bits(io_in_bits_req_addr, 31, 3) @[src/main/scala/nutcore/mem/Cache.scala 318:44]
    node raddr = cat(_raddr_T, UInt<3>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 318:35]
    node _meta_WIRE_2 = _meta_T_24 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node meta_tag = _meta_WIRE_2 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node waddr_hi = cat(meta_tag, addr_index) @[src/main/scala/nutcore/mem/Cache.scala 321:18]
    node waddr = cat(waddr_hi, UInt<6>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 321:18]
    node _cmd_T = eq(state, UInt<4>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 322:23]
    node _cmd_T_1 = eq(writeBeatCnt_value, UInt<3>("h7")) @[src/main/scala/nutcore/mem/Cache.scala 323:29]
    node _cmd_T_2 = mux(_cmd_T_1, UInt<3>("h7"), UInt<2>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 323:8]
    node cmd = mux(_cmd_T, UInt<2>("h2"), _cmd_T_2) @[src/main/scala/nutcore/mem/Cache.scala 322:16]
    node _T_31 = eq(state, UInt<4>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 324:42]
    node _T_32 = mux(_T_31, raddr, waddr) @[src/main/scala/nutcore/mem/Cache.scala 324:35]
    node _T_33 = mux(UInt<1>("h1"), UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 326:37]
    node _io_mem_req_valid_T = eq(state, UInt<4>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 329:30]
    node _io_mem_req_valid_T_1 = eq(state, UInt<4>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 329:59]
    node _io_mem_req_valid_T_2 = eq(state2, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 329:89]
    node _io_mem_req_valid_T_3 = and(_io_mem_req_valid_T_1, _io_mem_req_valid_T_2) @[src/main/scala/nutcore/mem/Cache.scala 329:78]
    node _io_mem_req_valid_T_4 = or(_io_mem_req_valid_T, _io_mem_req_valid_T_3) @[src/main/scala/nutcore/mem/Cache.scala 329:48]
    node _io_mmio_req_valid_T = eq(state, UInt<4>("h5")) @[src/main/scala/nutcore/mem/Cache.scala 334:31]
    reg afterFirstRead : UInt<1>, clock with :
      reset => (UInt<1>("h0"), afterFirstRead) @[src/main/scala/nutcore/mem/Cache.scala 336:31]
    node _alreadyOutFire_T = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg alreadyOutFire : UInt<1>, clock with :
      reset => (UInt<1>("h0"), alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 337:33]
    node _GEN_12 = mux(_alreadyOutFire_T, UInt<1>("h1"), alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 337:{33,33,33}]
    node _readingFirst_T = eq(afterFirstRead, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 338:22]
    node _readingFirst_T_1 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _readingFirst_T_2 = and(_readingFirst_T, _readingFirst_T_1) @[src/main/scala/nutcore/mem/Cache.scala 338:38]
    node _readingFirst_T_3 = eq(state, UInt<4>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 338:68]
    node readingFirst = and(_readingFirst_T_2, _readingFirst_T_3) @[src/main/scala/nutcore/mem/Cache.scala 338:58]
    node _inRdataRegDemand_T = mux(mmio, io_mmio_resp_bits_rdata, io_mem_resp_bits_rdata) @[src/main/scala/nutcore/mem/Cache.scala 339:39]
    node _inRdataRegDemand_T_1 = eq(state, UInt<4>("h6")) @[src/main/scala/nutcore/mem/Cache.scala 340:52]
    node _inRdataRegDemand_T_2 = mux(mmio, _inRdataRegDemand_T_1, readingFirst) @[src/main/scala/nutcore/mem/Cache.scala 340:39]
    reg inRdataRegDemand : UInt<64>, clock with :
      reset => (UInt<1>("h0"), inRdataRegDemand) @[src/main/scala/nutcore/mem/Cache.scala 339:35]
    node _GEN_13 = mux(_inRdataRegDemand_T_2, _inRdataRegDemand_T, inRdataRegDemand) @[src/main/scala/nutcore/mem/Cache.scala 339:{35,35,35}]
    node _io_cohResp_valid_T = eq(state, UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 343:31]
    node _io_cohResp_valid_T_1 = and(_io_cohResp_valid_T, probe) @[src/main/scala/nutcore/mem/Cache.scala 343:43]
    node _io_cohResp_valid_T_2 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 344:31]
    node _io_cohResp_valid_T_3 = eq(state2, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 344:57]
    node _io_cohResp_valid_T_4 = and(_io_cohResp_valid_T_2, _io_cohResp_valid_T_3) @[src/main/scala/nutcore/mem/Cache.scala 344:46]
    node _io_cohResp_valid_T_5 = or(_io_cohResp_valid_T_1, _io_cohResp_valid_T_4) @[src/main/scala/nutcore/mem/Cache.scala 343:53]
    node _releaseLast_T = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 346:35]
    node _releaseLast_T_1 = and(io_cohResp_ready, io_cohResp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _releaseLast_T_2 = and(_releaseLast_T, _releaseLast_T_1) @[src/main/scala/nutcore/mem/Cache.scala 346:49]
    reg releaseLast_c_value : UInt<3>, clock with :
      reset => (UInt<1>("h0"), releaseLast_c_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node releaseLast_wrap_wrap = eq(releaseLast_c_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _releaseLast_wrap_value_T = add(releaseLast_c_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _releaseLast_wrap_value_T_1 = tail(_releaseLast_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_14 = mux(_releaseLast_T_2, _releaseLast_wrap_value_T_1, releaseLast_c_value) @[src/main/scala/chisel3/util/Counter.scala 118:16 77:15 61:40]
    node _GEN_15 = mux(_releaseLast_T_2, releaseLast_wrap_wrap, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 118:{16,23} 117:24]
    skip
    node releaseLast = _GEN_15 @[src/main/scala/chisel3/util/Counter.scala 117:24]
    skip
    skip
    skip
    node _respToL1Fire_T = and(hitReadBurst, io_out_ready) @[src/main/scala/nutcore/mem/Cache.scala 350:35]
    node _respToL1Fire_T_1 = eq(state2, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 350:61]
    node respToL1Fire = and(_respToL1Fire_T, _respToL1Fire_T_1) @[src/main/scala/nutcore/mem/Cache.scala 350:51]
    node _respToL1Last_T = eq(state, UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 351:37]
    node _respToL1Last_T_1 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 351:57]
    node _respToL1Last_T_2 = eq(state2, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 351:81]
    node _respToL1Last_T_3 = and(_respToL1Last_T_1, _respToL1Last_T_2) @[src/main/scala/nutcore/mem/Cache.scala 351:71]
    node _respToL1Last_T_4 = or(_respToL1Last_T, _respToL1Last_T_3) @[src/main/scala/nutcore/mem/Cache.scala 351:48]
    node _respToL1Last_T_5 = and(_respToL1Last_T_4, hitReadBurst) @[src/main/scala/nutcore/mem/Cache.scala 351:96]
    node _respToL1Last_T_6 = and(_respToL1Last_T_5, io_out_ready) @[src/main/scala/nutcore/mem/Cache.scala 351:112]
    reg respToL1Last_c_value : UInt<3>, clock with :
      reset => (UInt<1>("h0"), respToL1Last_c_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node respToL1Last_wrap_wrap = eq(respToL1Last_c_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _respToL1Last_wrap_value_T = add(respToL1Last_c_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _respToL1Last_wrap_value_T_1 = tail(_respToL1Last_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_16 = mux(_respToL1Last_T_6, _respToL1Last_wrap_value_T_1, respToL1Last_c_value) @[src/main/scala/chisel3/util/Counter.scala 118:16 77:15 61:40]
    node _GEN_17 = mux(_respToL1Last_T_6, respToL1Last_wrap_wrap, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 118:{16,23} 117:24]
    node _T_34 = eq(UInt<4>("h0"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_35 = and(io_cohResp_ready, io_cohResp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _state_T = mux(hit, UInt<4>("h8"), UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 360:23]
    node _GEN_18 = mux(_T_35, _state_T, state) @[src/main/scala/nutcore/mem/Cache.scala 359:32 360:17 294:22]
    node _GEN_19 = mux(_T_35, addr_wordIndex, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 359:32 361:29 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _T_36 = and(hitReadBurst, io_out_ready) @[src/main/scala/nutcore/mem/Cache.scala 363:33]
    node _value_T_2 = eq(addr_wordIndex, UInt<3>("h7")) @[src/main/scala/nutcore/mem/Cache.scala 365:49]
    node _value_T_3 = add(addr_wordIndex, UInt<1>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 365:93]
    node _value_T_4 = tail(_value_T_3, 1) @[src/main/scala/nutcore/mem/Cache.scala 365:93]
    node _value_T_5 = mux(_value_T_2, UInt<1>("h0"), _value_T_4) @[src/main/scala/nutcore/mem/Cache.scala 365:33]
    node _T_37 = or(miss, mmio) @[src/main/scala/nutcore/mem/Cache.scala 366:26]
    node _T_38 = eq(io_flush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 366:38]
    node _T_39 = and(_T_37, _T_38) @[src/main/scala/nutcore/mem/Cache.scala 366:35]
    node _state_T_1 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 367:43]
    node _state_T_2 = and(_state_T_1, meta_dirty) @[src/main/scala/nutcore/mem/Cache.scala 367:49]
    node _state_T_3 = mux(_state_T_2, UInt<4>("h3"), UInt<4>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 367:42]
    node _state_T_4 = mux(mmio, UInt<4>("h5"), _state_T_3) @[src/main/scala/nutcore/mem/Cache.scala 367:21]
    node _GEN_20 = mux(_T_39, _state_T_4, state) @[src/main/scala/nutcore/mem/Cache.scala 366:49 367:15 294:22]
    node _GEN_21 = mux(_T_36, UInt<4>("h8"), _GEN_20) @[src/main/scala/nutcore/mem/Cache.scala 363:50 364:15]
    node _GEN_22 = mux(_T_36, _value_T_5, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 363:50 365:27 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_23 = mux(probe, _GEN_18, _GEN_21) @[src/main/scala/nutcore/mem/Cache.scala 358:20]
    node _GEN_24 = mux(probe, _GEN_19, _GEN_22) @[src/main/scala/nutcore/mem/Cache.scala 358:20]
    node _T_40 = eq(UInt<4>("h5"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_41 = and(io_mmio_req_ready, io_mmio_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_25 = mux(_T_41, UInt<4>("h6"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 371:{46,54}]
    node _T_42 = eq(UInt<4>("h6"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_43 = and(io_mmio_resp_ready, io_mmio_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_26 = mux(_T_43, UInt<4>("h7"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 372:{48,56}]
    node _T_44 = eq(UInt<4>("h8"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_45 = and(io_cohResp_ready, io_cohResp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_46 = or(_T_45, respToL1Fire) @[src/main/scala/nutcore/mem/Cache.scala 375:29]
    skip
    node _value_T_6 = add(readBeatCnt_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_7 = tail(_value_T_6, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_27 = mux(_T_46, _value_T_7, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 375:46 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _T_47 = and(io_cohResp_ready, io_cohResp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_48 = and(probe, _T_47) @[src/main/scala/nutcore/mem/Cache.scala 376:19]
    node _T_49 = and(_T_48, releaseLast) @[src/main/scala/nutcore/mem/Cache.scala 376:38]
    node respToL1Last = _GEN_17 @[src/main/scala/chisel3/util/Counter.scala 117:24]
    node _T_50 = and(respToL1Fire, respToL1Last) @[src/main/scala/nutcore/mem/Cache.scala 376:69]
    node _T_51 = or(_T_49, _T_50) @[src/main/scala/nutcore/mem/Cache.scala 376:53]
    node _GEN_28 = mux(_T_51, UInt<4>("h0"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 376:{86,94}]
    node _T_52 = eq(UInt<4>("h1"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_53 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_29 = mux(_T_53, UInt<4>("h2"), state) @[src/main/scala/nutcore/mem/Cache.scala 379:48 380:13 294:22]
    node _GEN_30 = mux(_T_53, addr_wordIndex, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 379:48 381:25 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _T_54 = eq(UInt<4>("h2"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_55 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    skip
    node _value_T_8 = add(readBeatCnt_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_9 = tail(_value_T_8, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _T_56 = eq(io_in_bits_req_cmd, UInt<2>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 388:23]
    node _GEN_31 = mux(_T_56, UInt<1>("h0"), _GEN_0) @[src/main/scala/nutcore/mem/Cache.scala 388:{52,75}]
    node _T_57 = eq(io_mem_resp_bits_cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
    node _GEN_32 = mux(_T_57, UInt<4>("h7"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 389:{44,52}]
    node _GEN_33 = mux(_T_55, UInt<1>("h1"), afterFirstRead) @[src/main/scala/nutcore/mem/Cache.scala 385:31 386:24 336:31]
    node _GEN_34 = mux(_T_55, _value_T_9, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 385:31 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _GEN_35 = mux(_T_55, _GEN_31, _GEN_0) @[src/main/scala/nutcore/mem/Cache.scala 385:31]
    node _GEN_36 = mux(_T_55, _GEN_32, state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 385:31]
    node _T_58 = eq(UInt<4>("h3"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_59 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    skip
    node _value_T_10 = add(writeBeatCnt_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_11 = tail(_value_T_10, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_37 = mux(_T_59, _value_T_11, writeBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 394:30 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _T_60 = eq(io_mem_req_bits_cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _T_61 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_62 = and(_T_60, _T_61) @[src/main/scala/nutcore/mem/Cache.scala 395:43]
    node _GEN_38 = mux(_T_62, UInt<4>("h4"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 395:{63,71}]
    node _T_63 = eq(UInt<4>("h4"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_64 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_39 = mux(_T_64, UInt<4>("h1"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 398:{51,59}]
    node _T_65 = eq(UInt<4>("h7"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_66 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_67 = or(_T_66, needFlush) @[src/main/scala/nutcore/mem/Cache.scala 399:42]
    node _T_68 = or(_T_67, alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 399:55]
    node _GEN_40 = mux(_T_68, UInt<4>("h0"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 399:{74,82}]
    node _GEN_41 = mux(_T_65, _GEN_40, state) @[src/main/scala/nutcore/mem/Cache.scala 353:18 294:22]
    node _GEN_42 = mux(_T_63, _GEN_39, _GEN_41) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_43 = mux(_T_58, _GEN_37, writeBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_44 = mux(_T_58, _GEN_38, _GEN_42) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_45 = mux(_T_54, _GEN_33, afterFirstRead) @[src/main/scala/nutcore/mem/Cache.scala 353:18 336:31]
    node _GEN_46 = mux(_T_54, _GEN_34, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_47 = mux(_T_54, _GEN_35, _GEN_0) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_48 = mux(_T_54, _GEN_36, _GEN_44) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_49 = mux(_T_54, writeBeatCnt_value, _GEN_43) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_50 = mux(_T_52, _GEN_29, _GEN_48) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_51 = mux(_T_52, _GEN_30, _GEN_46) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_52 = mux(_T_52, afterFirstRead, _GEN_45) @[src/main/scala/nutcore/mem/Cache.scala 353:18 336:31]
    node _GEN_53 = mux(_T_52, _GEN_0, _GEN_47) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_54 = mux(_T_52, writeBeatCnt_value, _GEN_49) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_55 = mux(_T_44, _GEN_27, _GEN_51) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_56 = mux(_T_44, _GEN_28, _GEN_50) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_57 = mux(_T_44, afterFirstRead, _GEN_52) @[src/main/scala/nutcore/mem/Cache.scala 353:18 336:31]
    node _GEN_58 = mux(_T_44, _GEN_0, _GEN_53) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_59 = mux(_T_44, writeBeatCnt_value, _GEN_54) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_60 = mux(_T_42, _GEN_26, _GEN_56) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_61 = mux(_T_42, readBeatCnt_value, _GEN_55) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_62 = mux(_T_42, afterFirstRead, _GEN_57) @[src/main/scala/nutcore/mem/Cache.scala 353:18 336:31]
    node _GEN_63 = mux(_T_42, _GEN_0, _GEN_58) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_64 = mux(_T_42, writeBeatCnt_value, _GEN_59) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_65 = mux(_T_40, _GEN_25, _GEN_60) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_66 = mux(_T_40, readBeatCnt_value, _GEN_61) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_67 = mux(_T_40, afterFirstRead, _GEN_62) @[src/main/scala/nutcore/mem/Cache.scala 353:18 336:31]
    node _GEN_68 = mux(_T_40, _GEN_0, _GEN_63) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_69 = mux(_T_40, writeBeatCnt_value, _GEN_64) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_70 = mux(_T_34, UInt<1>("h0"), _GEN_67) @[src/main/scala/nutcore/mem/Cache.scala 353:18 355:22]
    node _GEN_71 = mux(_T_34, UInt<1>("h0"), _GEN_12) @[src/main/scala/nutcore/mem/Cache.scala 353:18 356:22]
    node _GEN_72 = mux(_T_34, _GEN_23, _GEN_65) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_73 = mux(_T_34, _GEN_24, _GEN_66) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_74 = mux(_T_34, _GEN_0, _GEN_68) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_75 = mux(_T_34, writeBeatCnt_value, _GEN_69) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _dataRefill_T = mux(readingFirst, wordMask, UInt<64>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 402:67]
    node _dataRefill_T_1 = and(io_in_bits_req_wdata, _dataRefill_T) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _dataRefill_T_2 = not(_dataRefill_T) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _dataRefill_T_3 = and(io_mem_resp_bits_rdata, _dataRefill_T_2) @[src/main/scala/utils/BitUtils.scala 34:37]
    node dataRefill = or(_dataRefill_T_1, _dataRefill_T_3) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _dataRefillWriteBus_x9_T = eq(state, UInt<4>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 404:20]
    node _dataRefillWriteBus_x9_T_1 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dataRefillWriteBus_x9 = and(_dataRefillWriteBus_x9_T, _dataRefillWriteBus_x9_T_1) @[src/main/scala/nutcore/mem/Cache.scala 404:39]
    node dataRefillWriteBus_x10 = cat(addr_index, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 404:72]
    node _metaRefillWriteBus_T = eq(state, UInt<4>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 412:20]
    node _metaRefillWriteBus_T_1 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _metaRefillWriteBus_T_2 = and(_metaRefillWriteBus_T, _metaRefillWriteBus_T_1) @[src/main/scala/nutcore/mem/Cache.scala 412:39]
    node _metaRefillWriteBus_T_3 = eq(io_mem_resp_bits_cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
    node _metaRefillWriteBus_T_4 = and(_metaRefillWriteBus_T_2, _metaRefillWriteBus_T_3) @[src/main/scala/nutcore/mem/Cache.scala 412:59]
    node _metaRefillWriteBus_x15_T = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 413:79]
    node _metaRefillWriteBus_x15_T_1 = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node metaRefillWriteBus_x15 = and(_metaRefillWriteBus_x15_T, _metaRefillWriteBus_x15_T_1) @[src/main/scala/nutcore/mem/Cache.scala 413:85]
    node _metaRefillWriteBus_WIRE_1 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _metaRefillWriteBus_T_7 = bits(_metaRefillWriteBus_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    node _io_out_bits_rdata_T = mux(hit, dataRead, inRdataRegDemand) @[src/main/scala/nutcore/mem/Cache.scala 439:29]
    node _io_out_bits_cmd_T = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_bits_cmd_T_1 = eq(_io_out_bits_cmd_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_bits_cmd_T_2 = bits(io_in_bits_req_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_bits_cmd_T_3 = eq(_io_out_bits_cmd_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_bits_cmd_T_4 = and(_io_out_bits_cmd_T_1, _io_out_bits_cmd_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_bits_cmd_T_5 = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_bits_cmd_WIRE = validif(UInt<1>("h0"), UInt<3>("h0"))
    node _io_out_bits_cmd_T_6 = mux(_io_out_bits_cmd_T_5, UInt<3>("h5"), _io_out_bits_cmd_WIRE) @[src/main/scala/nutcore/mem/Cache.scala 440:79]
    node _io_out_bits_cmd_T_7 = mux(_io_out_bits_cmd_T_4, UInt<3>("h6"), _io_out_bits_cmd_T_6) @[src/main/scala/nutcore/mem/Cache.scala 440:27]
    node _io_out_valid_T = bits(io_in_bits_req_cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _io_out_valid_T_1 = and(_io_out_valid_T, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 445:52]
    node _io_out_valid_T_2 = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_valid_T_3 = eq(hit, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 446:34]
    node _io_out_valid_T_4 = eq(state, UInt<4>("h7")) @[src/main/scala/nutcore/mem/Cache.scala 446:48]
    node _io_out_valid_T_5 = and(_io_out_valid_T_3, _io_out_valid_T_4) @[src/main/scala/nutcore/mem/Cache.scala 446:39]
    node _io_out_valid_T_6 = or(hit, _io_out_valid_T_5) @[src/main/scala/nutcore/mem/Cache.scala 446:31]
    node _io_out_valid_T_7 = and(_io_out_valid_T_2, _io_out_valid_T_6) @[src/main/scala/nutcore/mem/Cache.scala 446:23]
    node _io_out_valid_T_8 = eq(state, UInt<4>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 446:81]
    node _io_out_valid_T_9 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_out_valid_T_10 = and(_io_out_valid_T_8, _io_out_valid_T_9) @[src/main/scala/nutcore/mem/Cache.scala 446:99]
    node _io_out_valid_T_11 = eq(io_in_bits_req_cmd, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 446:130]
    node _io_out_valid_T_12 = and(_io_out_valid_T_10, _io_out_valid_T_11) @[src/main/scala/nutcore/mem/Cache.scala 446:119]
    node _io_out_valid_T_13 = mux(_io_out_valid_T_7, UInt<1>("h1"), _io_out_valid_T_12) @[src/main/scala/nutcore/mem/Cache.scala 446:8]
    node _io_out_valid_T_14 = and(respToL1Fire, respToL1Last) @[src/main/scala/nutcore/mem/Cache.scala 446:176]
    node _io_out_valid_T_15 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 446:201]
    node _io_out_valid_T_16 = and(_io_out_valid_T_14, _io_out_valid_T_15) @[src/main/scala/nutcore/mem/Cache.scala 446:192]
    node _io_out_valid_T_17 = or(_io_out_valid_T_13, _io_out_valid_T_16) @[src/main/scala/nutcore/mem/Cache.scala 446:159]
    node _io_out_valid_T_18 = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_valid_T_19 = or(_io_out_valid_T_18, mmio) @[src/main/scala/nutcore/mem/Cache.scala 447:60]
    node _io_out_valid_T_20 = eq(state, UInt<4>("h7")) @[src/main/scala/nutcore/mem/Cache.scala 447:75]
    node _io_out_valid_T_21 = eq(alreadyOutFire, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 447:110]
    node _io_out_valid_T_22 = and(afterFirstRead, _io_out_valid_T_21) @[src/main/scala/nutcore/mem/Cache.scala 447:107]
    node _io_out_valid_T_23 = mux(_io_out_valid_T_19, _io_out_valid_T_20, _io_out_valid_T_22) @[src/main/scala/nutcore/mem/Cache.scala 447:45]
    node _io_out_valid_T_24 = mux(hit, UInt<1>("h1"), _io_out_valid_T_23) @[src/main/scala/nutcore/mem/Cache.scala 447:28]
    node _io_out_valid_T_25 = mux(probe, UInt<1>("h0"), _io_out_valid_T_24) @[src/main/scala/nutcore/mem/Cache.scala 447:8]
    node _io_out_valid_T_26 = mux(_io_out_valid_T_1, _io_out_valid_T_17, _io_out_valid_T_25) @[src/main/scala/nutcore/mem/Cache.scala 445:37]
    node _io_out_valid_T_27 = and(io_in_valid, _io_out_valid_T_26) @[src/main/scala/nutcore/mem/Cache.scala 445:31]
    node _io_isFinish_T = and(io_cohResp_ready, io_cohResp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_isFinish_T_1 = eq(state, UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 454:64]
    node _io_isFinish_T_2 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 454:83]
    node _io_isFinish_T_3 = and(_io_isFinish_T_2, releaseLast) @[src/main/scala/nutcore/mem/Cache.scala 454:98]
    node _io_isFinish_T_4 = mux(miss, _io_isFinish_T_1, _io_isFinish_T_3) @[src/main/scala/nutcore/mem/Cache.scala 454:51]
    node _io_isFinish_T_5 = and(_io_isFinish_T, _io_isFinish_T_4) @[src/main/scala/nutcore/mem/Cache.scala 454:45]
    node _io_isFinish_T_6 = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_isFinish_T_7 = or(hit, _io_isFinish_T_6) @[src/main/scala/nutcore/mem/Cache.scala 455:13]
    node _io_isFinish_T_8 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_isFinish_T_9 = eq(state, UInt<4>("h7")) @[src/main/scala/nutcore/mem/Cache.scala 455:51]
    node _io_isFinish_T_10 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_isFinish_T_11 = or(_io_isFinish_T_10, alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 455:84]
    node _io_isFinish_T_12 = and(_io_isFinish_T_9, _io_isFinish_T_11) @[src/main/scala/nutcore/mem/Cache.scala 455:68]
    node _io_isFinish_T_13 = mux(_io_isFinish_T_7, _io_isFinish_T_8, _io_isFinish_T_12) @[src/main/scala/nutcore/mem/Cache.scala 455:8]
    node _io_isFinish_T_14 = mux(probe, _io_isFinish_T_5, _io_isFinish_T_13) @[src/main/scala/nutcore/mem/Cache.scala 454:21]
    node _io_in_ready_T = eq(state, UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 458:41]
    node _io_in_ready_T_1 = eq(hitReadBurst, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 458:55]
    node _io_in_ready_T_2 = and(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/mem/Cache.scala 458:52]
    node _io_in_ready_T_3 = and(io_out_ready, _io_in_ready_T_2) @[src/main/scala/nutcore/mem/Cache.scala 458:31]
    node _io_in_ready_T_4 = eq(miss, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 458:73]
    node _io_in_ready_T_5 = and(_io_in_ready_T_3, _io_in_ready_T_4) @[src/main/scala/nutcore/mem/Cache.scala 458:70]
    node _io_in_ready_T_6 = eq(probe, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 458:82]
    node _io_in_ready_T_7 = and(_io_in_ready_T_5, _io_in_ready_T_6) @[src/main/scala/nutcore/mem/Cache.scala 458:79]
    node _io_dataReadRespToL1_T = eq(state, UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 459:49]
    node _io_dataReadRespToL1_T_1 = and(_io_dataReadRespToL1_T, io_out_ready) @[src/main/scala/nutcore/mem/Cache.scala 459:60]
    node _io_dataReadRespToL1_T_2 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 459:85]
    node _io_dataReadRespToL1_T_3 = eq(state2, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 459:109]
    node _io_dataReadRespToL1_T_4 = and(_io_dataReadRespToL1_T_2, _io_dataReadRespToL1_T_3) @[src/main/scala/nutcore/mem/Cache.scala 459:99]
    node _io_dataReadRespToL1_T_5 = or(_io_dataReadRespToL1_T_1, _io_dataReadRespToL1_T_4) @[src/main/scala/nutcore/mem/Cache.scala 459:76]
    node _io_dataReadRespToL1_T_6 = and(hitReadBurst, _io_dataReadRespToL1_T_5) @[src/main/scala/nutcore/mem/Cache.scala 459:39]
    node metaHitWriteBus_req_valid = metaHitWriteBus_x5 @[src/main/scala/nutcore/mem/Cache.scala 288:29 src/main/scala/utils/SRAMTemplate.scala 63:20]
    node metaRefillWriteBus_req_valid = _metaRefillWriteBus_T_4 @[src/main/scala/nutcore/mem/Cache.scala 411:32 src/main/scala/utils/SRAMTemplate.scala 63:20]
    node _T_69 = and(metaHitWriteBus_req_valid, metaRefillWriteBus_req_valid) @[src/main/scala/nutcore/mem/Cache.scala 461:38]
    node _T_70 = eq(_T_69, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 461:10]
    node _T_71 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    node _T_72 = eq(_T_71, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    node _T_73 = eq(_T_70, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    node dataHitWriteBus_req_valid = hitWrite @[src/main/scala/nutcore/mem/Cache.scala 284:29 src/main/scala/utils/SRAMTemplate.scala 63:20]
    node dataRefillWriteBus_req_valid = dataRefillWriteBus_x9 @[src/main/scala/nutcore/mem/Cache.scala 403:32 src/main/scala/utils/SRAMTemplate.scala 63:20]
    node _T_74 = and(dataHitWriteBus_req_valid, dataRefillWriteBus_req_valid) @[src/main/scala/nutcore/mem/Cache.scala 462:38]
    node _T_75 = eq(_T_74, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 462:10]
    node _T_76 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    node _T_77 = eq(_T_76, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    node _T_78 = eq(_T_75, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    node _T_79 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 463:12]
    node _T_80 = and(_T_79, io_flush) @[src/main/scala/nutcore/mem/Cache.scala 463:18]
    node _T_81 = eq(_T_80, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 463:10]
    node _T_82 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    node _T_83 = eq(_T_82, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    node _T_84 = eq(_T_81, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    node _WIRE_1 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _T_87 = bits(_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    node lo = cat(io_in_bits_datas_1_data, io_in_bits_datas_0_data) @[src/main/scala/nutcore/mem/Cache.scala 464:465]
    node hi = cat(io_in_bits_datas_3_data, io_in_bits_datas_2_data) @[src/main/scala/nutcore/mem/Cache.scala 464:465]
    node _T_89 = cat(hi, lo) @[src/main/scala/nutcore/mem/Cache.scala 464:465]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_90 = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_91 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_92 = eq(_T_91, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_93 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_94 = eq(_T_93, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_95 = and(io_metaWriteBus_req_ready, io_metaWriteBus_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_96 = and(_T_95, enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_97 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_98 = eq(_T_97, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_99 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_100 = eq(_T_99, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_3) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_101 = and(UInt<1>("h1"), enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_102 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_103 = eq(_T_102, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_104 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_105 = eq(_T_104, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_4) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_8 = add(c_4, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_9 = tail(_c_T_8, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_106 = and(UInt<1>("h1"), enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_107 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_108 = eq(_T_107, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_109 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_110 = eq(_T_109, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_5 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_5) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_10 = add(c_5, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_11 = tail(_c_T_10, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_4 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_111 = and(UInt<1>("h1"), enableDisplay_4) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_112 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_113 = eq(_T_112, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_114 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_115 = eq(_T_114, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node lo_1 = cat(io_in_bits_datas_1_data, io_in_bits_datas_0_data) @[src/main/scala/nutcore/mem/Cache.scala 469:48]
    node hi_1 = cat(io_in_bits_datas_3_data, io_in_bits_datas_2_data) @[src/main/scala/nutcore/mem/Cache.scala 469:48]
    node _T_116 = cat(hi_1, lo_1) @[src/main/scala/nutcore/mem/Cache.scala 469:48]
    reg c_6 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_6) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_12 = add(c_6, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_13 = tail(_c_T_12, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_5 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_117 = and(UInt<1>("h1"), enableDisplay_5) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_118 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_119 = eq(_T_118, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_120 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_121 = eq(_T_120, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_7 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_7) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_14 = add(c_7, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_15 = tail(_c_T_14, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_6 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_122 = and(UInt<1>("h1"), enableDisplay_6) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_123 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_124 = eq(_T_123, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_125 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_126 = eq(_T_125, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_127 = and(io_dataWriteBus_req_ready, io_dataWriteBus_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_8 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_8) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_16 = add(c_8, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_17 = tail(_c_T_16, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_7 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_128 = and(_T_127, enableDisplay_7) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_129 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_130 = eq(_T_129, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_131 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_132 = eq(_T_131, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_133 = eq(state, UInt<4>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 473:16]
    node _T_134 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_135 = and(_T_133, _T_134) @[src/main/scala/nutcore/mem/Cache.scala 473:35]
    node _WIRE_3 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _T_138 = bits(_WIRE_3, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    reg c_9 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_9) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_18 = add(c_9, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_19 = tail(_c_T_18, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_8 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_140 = and(_T_135, enableDisplay_8) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_141 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_142 = eq(_T_141, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_143 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_144 = eq(_T_143, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_145 = eq(state, UInt<4>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 474:16]
    node _T_146 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_147 = and(_T_145, _T_146) @[src/main/scala/nutcore/mem/Cache.scala 474:34]
    node _WIRE_5 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _T_150 = bits(_WIRE_5, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    reg c_10 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_10) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_20 = add(c_10, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_21 = tail(_c_T_20, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_9 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_152 = and(_T_147, enableDisplay_9) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_153 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_154 = eq(_T_153, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_155 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_156 = eq(_T_155, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_157 = eq(state, UInt<4>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 475:16]
    node _T_158 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_159 = and(_T_157, _T_158) @[src/main/scala/nutcore/mem/Cache.scala 475:35]
    node _WIRE_7 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _T_162 = bits(_WIRE_7, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    reg c_11 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_11) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_22 = add(c_11, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_23 = tail(_c_T_22, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_10 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_164 = and(_T_159, enableDisplay_10) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_165 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_166 = eq(_T_165, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_167 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_168 = eq(_T_167, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node addr_tag = _addr_T_3 @[src/main/scala/nutcore/mem/Cache.scala 258:{31,31}]
    skip
    skip
    skip
    node dataHitWriteBus_req_ready = dataWriteArb.io_in_0_ready @[src/main/scala/nutcore/mem/Cache.scala 284:29 407:25]
    node dataHitWriteBus_req_bits_setIdx = dataHitWriteBus_x3 @[src/main/scala/nutcore/mem/Cache.scala 284:29 src/main/scala/utils/SRAMTemplate.scala 26:17]
    node dataHitWriteBus_x1_data = _dataHitWriteBus_x1_T_3 @[src/main/scala/nutcore/mem/Cache.scala 104:15 285:16]
    node dataHitWriteBus_req_bits_data_data = dataHitWriteBus_x1_data @[src/main/scala/nutcore/mem/Cache.scala 284:29 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node dataHitWriteBus_req_bits_waymask = io_in_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 284:29 src/main/scala/utils/SRAMTemplate.scala 38:24]
    node metaHitWriteBus_req_ready = metaWriteArb.io_in_0_ready @[src/main/scala/nutcore/mem/Cache.scala 288:29 417:25]
    node _metaHitWriteBus_x6_WIRE_index = _metaHitWriteBus_x6_T_2 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    node metaHitWriteBus_req_bits_setIdx = _metaHitWriteBus_x6_WIRE_index @[src/main/scala/nutcore/mem/Cache.scala 288:29 src/main/scala/utils/SRAMTemplate.scala 26:17]
    node metaHitWriteBus_x8_tag = meta_tag @[src/main/scala/nutcore/mem/Cache.scala 290:16 93:14]
    node metaHitWriteBus_req_bits_data_tag = metaHitWriteBus_x8_tag @[src/main/scala/nutcore/mem/Cache.scala 288:29 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node metaHitWriteBus_x8_valid = UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 290:16 94:16]
    node metaHitWriteBus_req_bits_data_valid = metaHitWriteBus_x8_valid @[src/main/scala/nutcore/mem/Cache.scala 288:29 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node metaHitWriteBus_x8_dirty = UInt<1>("h0") @[src/main/scala/nutcore/mem/Cache.scala 290:16 95:16]
    node metaHitWriteBus_req_bits_data_dirty = metaHitWriteBus_x8_dirty @[src/main/scala/nutcore/mem/Cache.scala 288:29 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node metaHitWriteBus_req_bits_waymask = io_in_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 288:29 src/main/scala/utils/SRAMTemplate.scala 38:24]
    skip
    skip
    skip
    node _dataHitWay_WIRE_1 = _dataHitWay_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _dataHitWay_WIRE_data = _dataHitWay_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    skip
    node dataRefillWriteBus_req_bits_setIdx = dataRefillWriteBus_x10 @[src/main/scala/nutcore/mem/Cache.scala 403:32 src/main/scala/utils/SRAMTemplate.scala 26:17]
    node dataRefillWriteBus_x11_data = dataRefill @[src/main/scala/nutcore/mem/Cache.scala 104:15 405:16]
    node dataRefillWriteBus_req_bits_data_data = dataRefillWriteBus_x11_data @[src/main/scala/nutcore/mem/Cache.scala 403:32 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node dataRefillWriteBus_req_bits_waymask = io_in_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 403:32 src/main/scala/utils/SRAMTemplate.scala 38:24]
    skip
    node _metaRefillWriteBus_WIRE_index = _metaRefillWriteBus_T_7 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    node metaRefillWriteBus_req_bits_setIdx = _metaRefillWriteBus_WIRE_index @[src/main/scala/nutcore/mem/Cache.scala 411:32 src/main/scala/utils/SRAMTemplate.scala 26:17]
    node metaRefillWriteBus_qual4_tag = addr_tag @[src/main/scala/nutcore/mem/Cache.scala 413:16 93:14]
    node metaRefillWriteBus_req_bits_data_tag = metaRefillWriteBus_qual4_tag @[src/main/scala/nutcore/mem/Cache.scala 411:32 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node metaRefillWriteBus_qual4_valid = UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 413:16 94:16]
    node metaRefillWriteBus_req_bits_data_valid = metaRefillWriteBus_qual4_valid @[src/main/scala/nutcore/mem/Cache.scala 411:32 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node metaRefillWriteBus_qual4_dirty = metaRefillWriteBus_x15 @[src/main/scala/nutcore/mem/Cache.scala 413:16 95:16]
    node metaRefillWriteBus_req_bits_data_dirty = metaRefillWriteBus_qual4_dirty @[src/main/scala/nutcore/mem/Cache.scala 411:32 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node metaRefillWriteBus_req_bits_waymask = io_in_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 411:32 src/main/scala/utils/SRAMTemplate.scala 38:24]
    skip
    skip
    skip
    skip
    node _WIRE_index = _T_87 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    skip
    node _WIRE_2_index = _T_138 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    skip
    node _WIRE_4_index = _T_150 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    skip
    node _WIRE_6_index = _T_162 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    io_in_ready <= _io_in_ready_T_7 @[src/main/scala/nutcore/mem/Cache.scala 458:15]
    io_out_valid <= _io_out_valid_T_27 @[src/main/scala/nutcore/mem/Cache.scala 445:16]
    io_out_bits_cmd <= pad(_io_out_bits_cmd_T_7, 4) @[src/main/scala/nutcore/mem/Cache.scala 440:21]
    io_out_bits_rdata <= _io_out_bits_rdata_T @[src/main/scala/nutcore/mem/Cache.scala 439:23]
    io_out_bits_user <= io_in_bits_req_user @[src/main/scala/nutcore/mem/Cache.scala 442:56]
    io_isFinish <= _io_isFinish_T_14 @[src/main/scala/nutcore/mem/Cache.scala 454:15]
    io_dataReadBus_req_valid <= _T_18 @[src/main/scala/utils/SRAMTemplate.scala 53:20]
    io_dataReadBus_req_bits_setIdx <= _T_21 @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    io_dataWriteBus_req_valid <= dataWriteArb.io_out_valid @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    io_dataWriteBus_req_bits_setIdx <= dataWriteArb.io_out_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    io_dataWriteBus_req_bits_data_data <= dataWriteArb.io_out_bits_data_data @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    io_dataWriteBus_req_bits_waymask <= dataWriteArb.io_out_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    io_metaWriteBus_req_valid <= metaWriteArb.io_out_valid @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    io_metaWriteBus_req_bits_setIdx <= metaWriteArb.io_out_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    io_metaWriteBus_req_bits_data_tag <= metaWriteArb.io_out_bits_data_tag @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    io_metaWriteBus_req_bits_data_valid <= metaWriteArb.io_out_bits_data_valid @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    io_metaWriteBus_req_bits_data_dirty <= metaWriteArb.io_out_bits_data_dirty @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    io_metaWriteBus_req_bits_waymask <= metaWriteArb.io_out_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    io_mem_req_valid <= _io_mem_req_valid_T_4 @[src/main/scala/nutcore/mem/Cache.scala 329:20]
    io_mem_req_bits_addr <= _T_32 @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    io_mem_req_bits_size <= UInt<3>("h3") @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    io_mem_req_bits_cmd <= pad(cmd, 4) @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    io_mem_req_bits_wmask <= _T_33 @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    io_mem_req_bits_wdata <= _dataHitWay_WIRE_data @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    io_mem_resp_ready <= UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 328:21]
    io_mmio_req_valid <= _io_mmio_req_valid_T @[src/main/scala/nutcore/mem/Cache.scala 334:21]
    io_mmio_req_bits_addr <= io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 332:20]
    io_mmio_req_bits_size <= io_in_bits_req_size @[src/main/scala/nutcore/mem/Cache.scala 332:20]
    io_mmio_req_bits_cmd <= io_in_bits_req_cmd @[src/main/scala/nutcore/mem/Cache.scala 332:20]
    io_mmio_req_bits_wmask <= io_in_bits_req_wmask @[src/main/scala/nutcore/mem/Cache.scala 332:20]
    io_mmio_req_bits_wdata <= io_in_bits_req_wdata @[src/main/scala/nutcore/mem/Cache.scala 332:20]
    io_mmio_resp_ready <= UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 333:22]
    io_cohResp_valid <= _io_cohResp_valid_T_5 @[src/main/scala/nutcore/mem/Cache.scala 343:20]
    skip
    skip
    io_dataReadRespToL1 <= _io_dataReadRespToL1_T_6 @[src/main/scala/nutcore/mem/Cache.scala 459:23]
    skip
    skip
    metaWriteArb.io_in_0_valid <= metaHitWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    metaWriteArb.io_in_0_bits_setIdx <= metaHitWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    metaWriteArb.io_in_0_bits_data_tag <= metaHitWriteBus_req_bits_data_tag @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    metaWriteArb.io_in_0_bits_data_valid <= metaHitWriteBus_req_bits_data_valid @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    metaWriteArb.io_in_0_bits_data_dirty <= metaHitWriteBus_req_bits_data_dirty @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    metaWriteArb.io_in_0_bits_waymask <= metaHitWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    metaWriteArb.io_in_1_valid <= metaRefillWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    metaWriteArb.io_in_1_bits_setIdx <= metaRefillWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    metaWriteArb.io_in_1_bits_data_tag <= metaRefillWriteBus_req_bits_data_tag @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    metaWriteArb.io_in_1_bits_data_valid <= metaRefillWriteBus_req_bits_data_valid @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    metaWriteArb.io_in_1_bits_data_dirty <= metaRefillWriteBus_req_bits_data_dirty @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    metaWriteArb.io_in_1_bits_waymask <= metaRefillWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    metaWriteArb.io_out_ready <= io_metaWriteBus_req_ready @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    skip
    skip
    dataWriteArb.io_in_0_valid <= dataHitWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 407:25]
    dataWriteArb.io_in_0_bits_setIdx <= dataHitWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 407:25]
    dataWriteArb.io_in_0_bits_data_data <= dataHitWriteBus_req_bits_data_data @[src/main/scala/nutcore/mem/Cache.scala 407:25]
    dataWriteArb.io_in_0_bits_waymask <= dataHitWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 407:25]
    dataWriteArb.io_in_1_valid <= dataRefillWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 408:25]
    dataWriteArb.io_in_1_bits_setIdx <= dataRefillWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 408:25]
    dataWriteArb.io_in_1_bits_data_data <= dataRefillWriteBus_req_bits_data_data @[src/main/scala/nutcore/mem/Cache.scala 408:25]
    dataWriteArb.io_in_1_bits_waymask <= dataRefillWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 408:25]
    dataWriteArb.io_out_ready <= io_dataWriteBus_req_ready @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    writeL2BeatCnt_value <= mux(reset, UInt<3>("h0"), _GEN_74) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    state <= mux(reset, UInt<4>("h0"), _GEN_72) @[src/main/scala/nutcore/mem/Cache.scala 294:{22,22}]
    needFlush <= mux(reset, UInt<1>("h0"), _GEN_2) @[src/main/scala/nutcore/mem/Cache.scala 295:{26,26}]
    readBeatCnt_value <= mux(reset, UInt<3>("h0"), _GEN_73) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    writeBeatCnt_value <= mux(reset, UInt<3>("h0"), _GEN_75) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    state2 <= mux(reset, UInt<2>("h0"), _GEN_11) @[src/main/scala/nutcore/mem/Cache.scala 304:{23,23}]
    dataWay_0_data <= _GEN_3
    dataWay_1_data <= _GEN_4
    dataWay_2_data <= _GEN_5
    dataWay_3_data <= _GEN_6
    afterFirstRead <= mux(reset, UInt<1>("h0"), _GEN_70) @[src/main/scala/nutcore/mem/Cache.scala 336:{31,31}]
    alreadyOutFire <= mux(reset, UInt<1>("h0"), _GEN_71) @[src/main/scala/nutcore/mem/Cache.scala 337:{33,33}]
    inRdataRegDemand <= _GEN_13
    releaseLast_c_value <= mux(reset, UInt<3>("h0"), _GEN_14) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    respToL1Last_c_value <= mux(reset, UInt<3>("h0"), _GEN_16) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_3 <= mux(reset, UInt<64>("h0"), _c_T_7) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_4 <= mux(reset, UInt<64>("h0"), _c_T_9) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_5 <= mux(reset, UInt<64>("h0"), _c_T_11) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_6 <= mux(reset, UInt<64>("h0"), _c_T_13) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_7 <= mux(reset, UInt<64>("h0"), _c_T_15) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_8 <= mux(reset, UInt<64>("h0"), _c_T_17) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_9 <= mux(reset, UInt<64>("h0"), _c_T_19) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_10 <= mux(reset, UInt<64>("h0"), _c_T_21) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_11 <= mux(reset, UInt<64>("h0"), _c_T_23) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T_3), _T_4), UInt<1>("h1")), "Assertion failed: MMIO request should not hit in cache\n    at Cache.scala:265 assert(!(mmio && hit), \"MMIO request should not hit in cache\")\n") : printf @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    assert(clock, _T_1, and(and(UInt<1>("h1"), _T_3), UInt<1>("h1")), "") : assert @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_72), _T_73), UInt<1>("h1")), "Assertion failed\n    at Cache.scala:461 assert(!(metaHitWriteBus.req.valid && metaRefillWriteBus.req.valid))\n") : printf_1 @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    assert(clock, _T_70, and(and(UInt<1>("h1"), _T_72), UInt<1>("h1")), "") : assert_1 @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_77), _T_78), UInt<1>("h1")), "Assertion failed\n    at Cache.scala:462 assert(!(dataHitWriteBus.req.valid && dataRefillWriteBus.req.valid))\n") : printf_2 @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    assert(clock, _T_75, and(and(UInt<1>("h1"), _T_77), UInt<1>("h1")), "") : assert_2 @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_83), _T_84), UInt<1>("h1")), "Assertion failed: only allow to flush icache\n    at Cache.scala:463 assert(!(!ro.B && io.flush), \"only allow to flush icache\")\n") : printf_3 @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    assert(clock, _T_81, and(and(UInt<1>("h1"), _T_83), UInt<1>("h1")), "") : assert_3 @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_90), _T_92), UInt<1>("h1")), "[%d] CacheStage3: ", c) : printf_4 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_90), _T_94), UInt<1>("h1")), " metaread idx %x waymask %b metas %x%x:%x %x%x:%x %x%x:%x %x%x:%x %x\n", _WIRE_index, io_in_bits_waymask, io_in_bits_metas_0_valid, io_in_bits_metas_0_dirty, io_in_bits_metas_0_tag, io_in_bits_metas_1_valid, io_in_bits_metas_1_dirty, io_in_bits_metas_1_tag, io_in_bits_metas_2_valid, io_in_bits_metas_2_dirty, io_in_bits_metas_2_tag, io_in_bits_metas_3_valid, io_in_bits_metas_3_dirty, io_in_bits_metas_3_tag, _T_89) : printf_5 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_96), _T_98), UInt<1>("h1")), "[%d] CacheStage3: ", c_2) : printf_6 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_96), _T_100), UInt<1>("h1")), "%d: [icache S3]: metawrite idx %x wmask %b meta %x%x:%x\n", c_1, io_metaWriteBus_req_bits_setIdx, io_metaWriteBus_req_bits_waymask, io_metaWriteBus_req_bits_data_valid, io_metaWriteBus_req_bits_data_dirty, io_metaWriteBus_req_bits_data_tag) : printf_7 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_101), _T_103), UInt<1>("h1")), "[%d] CacheStage3: ", c_3) : printf_8 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_101), _T_105), UInt<1>("h1")), " in.ready = %d, in.valid = %d, hit = %x, state = %d, addr = %x cmd:%d probe:%d isFinish:%d\n", io_in_ready, io_in_valid, hit, state, io_in_bits_req_addr, io_in_bits_req_cmd, probe, io_isFinish) : printf_9 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_106), _T_108), UInt<1>("h1")), "[%d] CacheStage3: ", c_4) : printf_10 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_106), _T_110), UInt<1>("h1")), " out.valid:%d rdata:%x cmd:%d user:%x id:%x \n", io_out_valid, io_out_bits_rdata, io_out_bits_cmd, io_out_bits_user, UInt<1>("h0")) : printf_11 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_111), _T_113), UInt<1>("h1")), "[%d] CacheStage3: ", c_5) : printf_12 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_111), _T_115), UInt<1>("h1")), " DHW: (%d, %d), data:%x setIdx:%x MHW:(%d, %d)\n", dataHitWriteBus_req_valid, dataHitWriteBus_req_ready, dataHitWriteBus_req_bits_data_data, dataHitWriteBus_req_bits_setIdx, metaHitWriteBus_req_valid, metaHitWriteBus_req_ready) : printf_13 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_117), _T_119), UInt<1>("h1")), "[%d] CacheStage3: ", c_6) : printf_14 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_117), _T_121), UInt<1>("h1")), " DreadCache: %x \n", _T_116) : printf_15 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_122), _T_124), UInt<1>("h1")), "[%d] CacheStage3: ", c_7) : printf_16 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_122), _T_126), UInt<1>("h1")), " useFD:%d isFD:%d FD:%x DreadArray:%x dataRead:%x inwaymask:%x FDwaymask:%x \n", useForwardData, io_in_bits_isForwardData, io_in_bits_forwardData_data_data, _dataReadArray_WIRE_data, dataRead, io_in_bits_waymask, io_in_bits_forwardData_waymask) : printf_17 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_128), _T_130), UInt<1>("h1")), "[%d] CacheStage3: ", c_8) : printf_18 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_128), _T_132), UInt<1>("h1")), "[WB] waymask: %b data:%x setIdx:%x\n", io_dataWriteBus_req_bits_waymask, io_dataWriteBus_req_bits_data_data, io_dataWriteBus_req_bits_setIdx) : printf_19 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_140), _T_142), UInt<1>("h1")), "[%d] CacheStage3: ", c_9) : printf_20 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_140), _T_144), UInt<1>("h1")), "[COUTW] cnt %x addr %x data %x cmd %x size %x wmask %x tag %x idx %x waymask %b \n", writeBeatCnt_value, io_mem_req_bits_addr, io_mem_req_bits_wdata, io_mem_req_bits_cmd, io_mem_req_bits_size, io_mem_req_bits_wmask, addr_tag, _WIRE_2_index, io_in_bits_waymask) : printf_21 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_152), _T_154), UInt<1>("h1")), "[%d] CacheStage3: ", c_10) : printf_22 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_152), _T_156), UInt<1>("h1")), "[COUTR] addr %x tag %x idx %x waymask %b \n", io_mem_req_bits_addr, addr_tag, _WIRE_4_index, io_in_bits_waymask) : printf_23 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_164), _T_166), UInt<1>("h1")), "[%d] CacheStage3: ", c_11) : printf_24 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_164), _T_168), UInt<1>("h1")), "[COUTR] cnt %x data %x tag %x idx %x waymask %b \n", readBeatCnt_value, io_mem_resp_bits_rdata, addr_tag, _WIRE_6_index, io_in_bits_waymask) : printf_25 @[src/main/scala/utils/Debug.scala 57:13]

  module SRAMTemplate_1 :
    input clock : Clock
    input reset : UInt<1>
    output io_r_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_r_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_r_req_bits_setIdx : UInt<7> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_0_tag : UInt<19> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_0_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_0_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_1_tag : UInt<19> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_1_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_1_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_2_tag : UInt<19> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_2_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_2_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_3_tag : UInt<19> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_3_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_3_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_w_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_setIdx : UInt<7> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_data_tag : UInt<19> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_data_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_data_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_waymask : UInt<4> @[src/main/scala/utils/SRAMTemplate.scala 70:14]

    mem array_0 : @[src/main/scala/utils/SRAMTemplate.scala 76:26]
      data-type => UInt<21>
      depth => 128
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT
      writer => MPORT
      read-under-write => undefined
    mem array_1 : @[src/main/scala/utils/SRAMTemplate.scala 76:26]
      data-type => UInt<21>
      depth => 128
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT
      writer => MPORT
      read-under-write => undefined
    mem array_2 : @[src/main/scala/utils/SRAMTemplate.scala 76:26]
      data-type => UInt<21>
      depth => 128
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT
      writer => MPORT
      read-under-write => undefined
    mem array_3 : @[src/main/scala/utils/SRAMTemplate.scala 76:26]
      data-type => UInt<21>
      depth => 128
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT
      writer => MPORT
      read-under-write => undefined
    reg _resetState : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _resetState) @[src/main/scala/utils/SRAMTemplate.scala 80:30]
    reg _resetSet : UInt<7>, clock with :
      reset => (UInt<1>("h0"), _resetSet) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node wrap_wrap = eq(_resetSet, UInt<7>("h7f")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _wrap_value_T = add(_resetSet, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_0 = mux(_resetState, _wrap_value_T_1, _resetSet) @[src/main/scala/chisel3/util/Counter.scala 118:16 77:15 61:40]
    node _GEN_1 = mux(_resetState, wrap_wrap, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 118:{16,23} 117:24]
    node resetFinish = _GEN_1 @[src/main/scala/chisel3/util/Counter.scala 117:24]
    node _GEN_2 = mux(resetFinish, UInt<1>("h0"), _resetState) @[src/main/scala/utils/SRAMTemplate.scala 82:24 80:30 82:38]
    node resetState = _resetState @[src/main/scala/utils/SRAMTemplate.scala 77:41 84:16]
    node wen = or(io_w_req_valid, resetState) @[src/main/scala/utils/SRAMTemplate.scala 88:52]
    node _realRen_T = eq(wen, UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 89:41]
    node realRen = and(io_r_req_valid, _realRen_T) @[src/main/scala/utils/SRAMTemplate.scala 89:38]
    node resetSet = _resetSet @[src/main/scala/utils/SRAMTemplate.scala 77:60 85:14]
    node setIdx = mux(resetState, resetSet, io_w_req_bits_setIdx) @[src/main/scala/utils/SRAMTemplate.scala 91:19]
    node wdataword_hi = cat(io_w_req_bits_data_tag, io_w_req_bits_data_valid) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node _wdataword_T = cat(wdataword_hi, io_w_req_bits_data_dirty) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node _wdataword_WIRE = UInt<21>("h0") @[src/main/scala/utils/SRAMTemplate.scala 92:{47,47}]
    node wdataword = mux(resetState, _wdataword_WIRE, _wdataword_T) @[src/main/scala/utils/SRAMTemplate.scala 92:22]
    node _waymask_T = mux(UInt<1>("h1"), UInt<4>("hf"), UInt<4>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 93:37]
    node waymask = mux(resetState, _waymask_T, io_w_req_bits_waymask) @[src/main/scala/utils/SRAMTemplate.scala 93:20]
    node _T = bits(waymask, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
    node _T_1 = bits(waymask, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
    node _T_2 = bits(waymask, 2, 2) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
    node _T_3 = bits(waymask, 3, 3) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
    node _T_4 = or(setIdx, UInt<7>("h0"))
    node _T_5 = bits(_T_4, 6, 0)
    node wdata_0 = wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:{22,22}]
    node _GEN_3 = validif(_T, wdata_0)
    node _GEN_4 = mux(_T, UInt<1>("h1"), UInt<1>("h0"))
    node wdata_1 = wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:{22,22}]
    node _GEN_5 = validif(_T_1, wdata_1)
    node _GEN_6 = mux(_T_1, UInt<1>("h1"), UInt<1>("h0"))
    node wdata_2 = wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:{22,22}]
    node _GEN_7 = validif(_T_2, wdata_2)
    node _GEN_8 = mux(_T_2, UInt<1>("h1"), UInt<1>("h0"))
    node wdata_3 = wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:{22,22}]
    node _GEN_9 = validif(_T_3, wdata_3)
    node _GEN_10 = mux(_T_3, UInt<1>("h1"), UInt<1>("h0"))
    node _GEN_11 = validif(wen, _T_5) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_12 = validif(wen, clock) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_13 = mux(wen, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 95:14 76:26]
    node _GEN_14 = validif(wen, _GEN_4) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_15 = validif(wen, _GEN_6) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_16 = validif(wen, _GEN_8) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_17 = validif(wen, _GEN_10) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_18 = validif(wen, _GEN_3) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_19 = validif(wen, _GEN_5) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_20 = validif(wen, _GEN_7) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_21 = validif(wen, _GEN_9) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_22 = validif(realRen, io_r_req_bits_setIdx) @[src/main/scala/utils/SRAMTemplate.scala 98:{31,31}]
    node _rdata_WIRE = _GEN_22 @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    node _rdata_T = or(_rdata_WIRE, UInt<7>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    node _rdata_T_1 = bits(_rdata_T, 6, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    node _GEN_23 = mux(realRen, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 76:26 98:{31,31}]
    node _GEN_24 = validif(realRen, _rdata_T_1) @[src/main/scala/utils/SRAMTemplate.scala 98:{31,31}]
    node _GEN_25 = validif(realRen, clock) @[src/main/scala/utils/SRAMTemplate.scala 98:{31,31}]
    node _rdata_WIRE_1 = array_0.rdata_MPORT.data @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _rdata_T_2 = bits(_rdata_WIRE_1, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_3 = bits(_rdata_WIRE_1, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_4 = bits(_rdata_WIRE_1, 20, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_WIRE_2 = array_1.rdata_MPORT.data @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _rdata_T_5 = bits(_rdata_WIRE_2, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_6 = bits(_rdata_WIRE_2, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_7 = bits(_rdata_WIRE_2, 20, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_WIRE_3 = array_2.rdata_MPORT.data @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _rdata_T_8 = bits(_rdata_WIRE_3, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_9 = bits(_rdata_WIRE_3, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_10 = bits(_rdata_WIRE_3, 20, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_WIRE_4 = array_3.rdata_MPORT.data @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _rdata_T_11 = bits(_rdata_WIRE_4, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_12 = bits(_rdata_WIRE_4, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_13 = bits(_rdata_WIRE_4, 20, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _io_r_req_ready_T = eq(resetState, UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 101:21]
    node _io_r_req_ready_T_1 = eq(wen, UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 101:53]
    node _io_r_req_ready_T_2 = and(_io_r_req_ready_T, _io_r_req_ready_T_1) @[src/main/scala/utils/SRAMTemplate.scala 101:33]
    node rdata_0_tag = _rdata_T_4 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_0_valid = _rdata_T_3 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_0_dirty = _rdata_T_2 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_1_tag = _rdata_T_7 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_1_valid = _rdata_T_6 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_1_dirty = _rdata_T_5 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_2_tag = _rdata_T_10 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_2_valid = _rdata_T_9 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_2_dirty = _rdata_T_8 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_3_tag = _rdata_T_13 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_3_valid = _rdata_T_12 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_3_dirty = _rdata_T_11 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _WIRE_0_tag = rdata_0_tag @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_0_valid = rdata_0_valid @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_0_dirty = rdata_0_dirty @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_1_tag = rdata_1_tag @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_1_valid = rdata_1_valid @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_1_dirty = rdata_1_dirty @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_2_tag = rdata_2_tag @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_2_valid = rdata_2_valid @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_2_dirty = rdata_2_dirty @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_3_tag = rdata_3_tag @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_3_valid = rdata_3_valid @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_3_dirty = rdata_3_dirty @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    io_r_req_ready <= _io_r_req_ready_T_2 @[src/main/scala/utils/SRAMTemplate.scala 101:18]
    io_r_resp_data_0_tag <= _WIRE_0_tag @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_0_valid <= _WIRE_0_valid @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_0_dirty <= _WIRE_0_dirty @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_1_tag <= _WIRE_1_tag @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_1_valid <= _WIRE_1_valid @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_1_dirty <= _WIRE_1_dirty @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_2_tag <= _WIRE_2_tag @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_2_valid <= _WIRE_2_valid @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_2_dirty <= _WIRE_2_dirty @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_3_tag <= _WIRE_3_tag @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_3_valid <= _WIRE_3_valid @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_3_dirty <= _WIRE_3_dirty @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_w_req_ready <= UInt<1>("h1") @[src/main/scala/utils/SRAMTemplate.scala 102:18]
    array_0.rdata_MPORT.addr <= _GEN_24
    array_0.rdata_MPORT.en <= _GEN_23
    array_0.rdata_MPORT.clk <= _GEN_25
    array_0.MPORT.addr <= _GEN_11
    array_0.MPORT.en <= _GEN_13
    array_0.MPORT.clk <= _GEN_12
    array_0.MPORT.data <= _GEN_18
    array_0.MPORT.mask <= _GEN_14
    array_1.rdata_MPORT.addr <= _GEN_24
    array_1.rdata_MPORT.en <= _GEN_23
    array_1.rdata_MPORT.clk <= _GEN_25
    array_1.MPORT.addr <= _GEN_11
    array_1.MPORT.en <= _GEN_13
    array_1.MPORT.clk <= _GEN_12
    array_1.MPORT.data <= _GEN_19
    array_1.MPORT.mask <= _GEN_15
    array_2.rdata_MPORT.addr <= _GEN_24
    array_2.rdata_MPORT.en <= _GEN_23
    array_2.rdata_MPORT.clk <= _GEN_25
    array_2.MPORT.addr <= _GEN_11
    array_2.MPORT.en <= _GEN_13
    array_2.MPORT.clk <= _GEN_12
    array_2.MPORT.data <= _GEN_20
    array_2.MPORT.mask <= _GEN_16
    array_3.rdata_MPORT.addr <= _GEN_24
    array_3.rdata_MPORT.en <= _GEN_23
    array_3.rdata_MPORT.clk <= _GEN_25
    array_3.MPORT.addr <= _GEN_11
    array_3.MPORT.en <= _GEN_13
    array_3.MPORT.clk <= _GEN_12
    array_3.MPORT.data <= _GEN_21
    array_3.MPORT.mask <= _GEN_17
    _resetState <= mux(reset, UInt<1>("h1"), _GEN_2) @[src/main/scala/utils/SRAMTemplate.scala 80:{30,30}]
    _resetSet <= mux(reset, UInt<7>("h0"), _GEN_0) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]

  module Arbiter_2 :
    output io_in_0_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_setIdx : UInt<7> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_out_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_setIdx : UInt<7> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]

    node _io_in_0_ready_T = and(UInt<1>("h1"), io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node _io_out_valid_T = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 148:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io_in_0_valid) @[src/main/scala/chisel3/util/Arbiter.scala 148:31]
    io_in_0_ready <= _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 147:14]
    io_out_valid <= _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 148:16]
    io_out_bits_setIdx <= io_in_0_bits_setIdx @[src/main/scala/chisel3/util/Arbiter.scala 137:15]

  module SRAMTemplateWithArbiter :
    input clock : Clock
    input reset : UInt<1>
    output io_r_0_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_r_0_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_r_0_req_bits_setIdx : UInt<7> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_0_tag : UInt<19> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_0_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_0_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_1_tag : UInt<19> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_1_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_1_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_2_tag : UInt<19> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_2_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_2_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_3_tag : UInt<19> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_3_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_3_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_w_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_bits_setIdx : UInt<7> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_bits_data_tag : UInt<19> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_bits_data_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_bits_data_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_bits_waymask : UInt<4> @[src/main/scala/utils/SRAMTemplate.scala 116:14]

    inst ram of SRAMTemplate_1 @[src/main/scala/utils/SRAMTemplate.scala 121:19]
    inst readArb of Arbiter_2 @[src/main/scala/utils/SRAMTemplate.scala 124:23]
    node _T = and(io_r_0_req_ready, io_r_0_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG) @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    reg r_0_tag : UInt<19>, clock with :
      reset => (UInt<1>("h0"), r_0_tag) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_0_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_0_valid) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_0_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_0_dirty) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_1_tag : UInt<19>, clock with :
      reset => (UInt<1>("h0"), r_1_tag) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_1_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_1_valid) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_1_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_1_dirty) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_2_tag : UInt<19>, clock with :
      reset => (UInt<1>("h0"), r_2_tag) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_2_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_2_valid) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_2_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_2_dirty) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_3_tag : UInt<19>, clock with :
      reset => (UInt<1>("h0"), r_3_tag) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_3_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_3_valid) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_3_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_3_dirty) @[src/main/scala/utils/Hold.scala 23:65]
    node _GEN_0 = mux(REG, ram.io_r_resp_data_0_tag, r_0_tag) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_1 = mux(REG, ram.io_r_resp_data_0_valid, r_0_valid) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_2 = mux(REG, ram.io_r_resp_data_0_dirty, r_0_dirty) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_3 = mux(REG, ram.io_r_resp_data_1_tag, r_1_tag) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_4 = mux(REG, ram.io_r_resp_data_1_valid, r_1_valid) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_5 = mux(REG, ram.io_r_resp_data_1_dirty, r_1_dirty) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_6 = mux(REG, ram.io_r_resp_data_2_tag, r_2_tag) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_7 = mux(REG, ram.io_r_resp_data_2_valid, r_2_valid) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_8 = mux(REG, ram.io_r_resp_data_2_dirty, r_2_dirty) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_9 = mux(REG, ram.io_r_resp_data_3_tag, r_3_tag) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_10 = mux(REG, ram.io_r_resp_data_3_valid, r_3_valid) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_11 = mux(REG, ram.io_r_resp_data_3_dirty, r_3_dirty) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _T_1_0_tag = mux(REG, ram.io_r_resp_data_0_tag, r_0_tag) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_0_valid = mux(REG, ram.io_r_resp_data_0_valid, r_0_valid) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_0_dirty = mux(REG, ram.io_r_resp_data_0_dirty, r_0_dirty) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_1_tag = mux(REG, ram.io_r_resp_data_1_tag, r_1_tag) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_1_valid = mux(REG, ram.io_r_resp_data_1_valid, r_1_valid) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_1_dirty = mux(REG, ram.io_r_resp_data_1_dirty, r_1_dirty) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_2_tag = mux(REG, ram.io_r_resp_data_2_tag, r_2_tag) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_2_valid = mux(REG, ram.io_r_resp_data_2_valid, r_2_valid) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_2_dirty = mux(REG, ram.io_r_resp_data_2_dirty, r_2_dirty) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_3_tag = mux(REG, ram.io_r_resp_data_3_tag, r_3_tag) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_3_valid = mux(REG, ram.io_r_resp_data_3_valid, r_3_valid) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_3_dirty = mux(REG, ram.io_r_resp_data_3_dirty, r_3_dirty) @[src/main/scala/utils/Hold.scala 23:48]
    node _WIRE_0_tag = UInt<19>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_0_valid = UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_0_dirty = UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_1_tag = UInt<19>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_1_valid = UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_1_dirty = UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_2_tag = UInt<19>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_2_valid = UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_2_dirty = UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_3_tag = UInt<19>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_3_valid = UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_3_dirty = UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    io_r_0_req_ready <= readArb.io_in_0_ready @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    io_r_0_resp_data_0_tag <= _T_1_0_tag @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_0_valid <= _T_1_0_valid @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_0_dirty <= _T_1_0_dirty @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_1_tag <= _T_1_1_tag @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_1_valid <= _T_1_1_valid @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_1_dirty <= _T_1_1_dirty @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_2_tag <= _T_1_2_tag @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_2_valid <= _T_1_2_valid @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_2_dirty <= _T_1_2_dirty @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_3_tag <= _T_1_3_tag @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_3_valid <= _T_1_3_valid @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_3_dirty <= _T_1_3_dirty @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_w_req_ready <= ram.io_w_req_ready @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.clock <= clock
    ram.reset <= reset
    ram.io_r_req_valid <= readArb.io_out_valid @[src/main/scala/utils/SRAMTemplate.scala 126:16]
    ram.io_r_req_bits_setIdx <= readArb.io_out_bits_setIdx @[src/main/scala/utils/SRAMTemplate.scala 126:16]
    ram.io_w_req_valid <= io_w_req_valid @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.io_w_req_bits_setIdx <= io_w_req_bits_setIdx @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.io_w_req_bits_data_tag <= io_w_req_bits_data_tag @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.io_w_req_bits_data_valid <= io_w_req_bits_data_valid @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.io_w_req_bits_data_dirty <= io_w_req_bits_data_dirty @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.io_w_req_bits_waymask <= io_w_req_bits_waymask @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    skip
    skip
    readArb.io_in_0_valid <= io_r_0_req_valid @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    readArb.io_in_0_bits_setIdx <= io_r_0_req_bits_setIdx @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    readArb.io_out_ready <= ram.io_r_req_ready @[src/main/scala/utils/SRAMTemplate.scala 126:16]
    REG <= _T @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    r_0_tag <= mux(reset, _WIRE_0_tag, _GEN_0) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_0_valid <= mux(reset, _WIRE_0_valid, _GEN_1) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_0_dirty <= mux(reset, _WIRE_0_dirty, _GEN_2) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_1_tag <= mux(reset, _WIRE_1_tag, _GEN_3) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_1_valid <= mux(reset, _WIRE_1_valid, _GEN_4) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_1_dirty <= mux(reset, _WIRE_1_dirty, _GEN_5) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_2_tag <= mux(reset, _WIRE_2_tag, _GEN_6) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_2_valid <= mux(reset, _WIRE_2_valid, _GEN_7) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_2_dirty <= mux(reset, _WIRE_2_dirty, _GEN_8) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_3_tag <= mux(reset, _WIRE_3_tag, _GEN_9) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_3_valid <= mux(reset, _WIRE_3_valid, _GEN_10) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_3_dirty <= mux(reset, _WIRE_3_dirty, _GEN_11) @[src/main/scala/utils/Hold.scala 23:{65,65}]

  module SRAMTemplate_2 :
    input clock : Clock
    output io_r_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_r_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_r_req_bits_setIdx : UInt<10> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_0_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_1_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_2_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_3_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_w_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_setIdx : UInt<10> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_data_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_waymask : UInt<4> @[src/main/scala/utils/SRAMTemplate.scala 70:14]

    mem array_0 : @[src/main/scala/utils/SRAMTemplate.scala 76:26]
      data-type => UInt<64>
      depth => 1024
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT
      writer => MPORT
      read-under-write => undefined
    mem array_1 : @[src/main/scala/utils/SRAMTemplate.scala 76:26]
      data-type => UInt<64>
      depth => 1024
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT
      writer => MPORT
      read-under-write => undefined
    mem array_2 : @[src/main/scala/utils/SRAMTemplate.scala 76:26]
      data-type => UInt<64>
      depth => 1024
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT
      writer => MPORT
      read-under-write => undefined
    mem array_3 : @[src/main/scala/utils/SRAMTemplate.scala 76:26]
      data-type => UInt<64>
      depth => 1024
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT
      writer => MPORT
      read-under-write => undefined
    node resetState = UInt<1>("h0") @[src/main/scala/utils/SRAMTemplate.scala 77:{41,41}]
    node wen = or(io_w_req_valid, resetState) @[src/main/scala/utils/SRAMTemplate.scala 88:52]
    node _realRen_T = eq(wen, UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 89:41]
    node realRen = and(io_r_req_valid, _realRen_T) @[src/main/scala/utils/SRAMTemplate.scala 89:38]
    node resetSet = UInt<1>("h0") @[src/main/scala/utils/SRAMTemplate.scala 77:{60,60}]
    node setIdx = mux(resetState, resetSet, io_w_req_bits_setIdx) @[src/main/scala/utils/SRAMTemplate.scala 91:19]
    node _wdataword_WIRE = UInt<64>("h0") @[src/main/scala/utils/SRAMTemplate.scala 92:{47,47}]
    node wdataword = mux(resetState, _wdataword_WIRE, io_w_req_bits_data_data) @[src/main/scala/utils/SRAMTemplate.scala 92:22]
    node _waymask_T = mux(UInt<1>("h1"), UInt<4>("hf"), UInt<4>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 93:37]
    node waymask = mux(resetState, _waymask_T, io_w_req_bits_waymask) @[src/main/scala/utils/SRAMTemplate.scala 93:20]
    node _T = bits(waymask, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
    node _T_1 = bits(waymask, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
    node _T_2 = bits(waymask, 2, 2) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
    node _T_3 = bits(waymask, 3, 3) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
    node _T_4 = or(setIdx, UInt<10>("h0"))
    node _T_5 = bits(_T_4, 9, 0)
    node wdata_0 = wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:{22,22}]
    node _GEN_0 = validif(_T, wdata_0)
    node _GEN_1 = mux(_T, UInt<1>("h1"), UInt<1>("h0"))
    node wdata_1 = wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:{22,22}]
    node _GEN_2 = validif(_T_1, wdata_1)
    node _GEN_3 = mux(_T_1, UInt<1>("h1"), UInt<1>("h0"))
    node wdata_2 = wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:{22,22}]
    node _GEN_4 = validif(_T_2, wdata_2)
    node _GEN_5 = mux(_T_2, UInt<1>("h1"), UInt<1>("h0"))
    node wdata_3 = wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:{22,22}]
    node _GEN_6 = validif(_T_3, wdata_3)
    node _GEN_7 = mux(_T_3, UInt<1>("h1"), UInt<1>("h0"))
    node _GEN_8 = validif(wen, _T_5) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_9 = validif(wen, clock) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_10 = mux(wen, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 95:14 76:26]
    node _GEN_11 = validif(wen, _GEN_1) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_12 = validif(wen, _GEN_3) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_13 = validif(wen, _GEN_5) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_14 = validif(wen, _GEN_7) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_15 = validif(wen, _GEN_0) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_16 = validif(wen, _GEN_2) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_17 = validif(wen, _GEN_4) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_18 = validif(wen, _GEN_6) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_19 = validif(realRen, io_r_req_bits_setIdx) @[src/main/scala/utils/SRAMTemplate.scala 98:{31,31}]
    node _rdata_WIRE = _GEN_19 @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    node _rdata_T = or(_rdata_WIRE, UInt<10>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    node _rdata_T_1 = bits(_rdata_T, 9, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    node _GEN_20 = mux(realRen, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 76:26 98:{31,31}]
    node _GEN_21 = validif(realRen, _rdata_T_1) @[src/main/scala/utils/SRAMTemplate.scala 98:{31,31}]
    node _GEN_22 = validif(realRen, clock) @[src/main/scala/utils/SRAMTemplate.scala 98:{31,31}]
    node _rdata_WIRE_1 = array_0.rdata_MPORT.data @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _rdata_T_2 = bits(_rdata_WIRE_1, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_WIRE_2 = array_1.rdata_MPORT.data @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _rdata_T_3 = bits(_rdata_WIRE_2, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_WIRE_3 = array_2.rdata_MPORT.data @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _rdata_T_4 = bits(_rdata_WIRE_3, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_WIRE_4 = array_3.rdata_MPORT.data @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _rdata_T_5 = bits(_rdata_WIRE_4, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _io_r_req_ready_T = eq(resetState, UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 101:21]
    node _io_r_req_ready_T_1 = eq(wen, UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 101:53]
    node _io_r_req_ready_T_2 = and(_io_r_req_ready_T, _io_r_req_ready_T_1) @[src/main/scala/utils/SRAMTemplate.scala 101:33]
    node rdata_0_data = _rdata_T_2 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_1_data = _rdata_T_3 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_2_data = _rdata_T_4 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_3_data = _rdata_T_5 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _WIRE_0_data = rdata_0_data @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_1_data = rdata_1_data @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_2_data = rdata_2_data @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_3_data = rdata_3_data @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    io_r_req_ready <= _io_r_req_ready_T_2 @[src/main/scala/utils/SRAMTemplate.scala 101:18]
    io_r_resp_data_0_data <= _WIRE_0_data @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_1_data <= _WIRE_1_data @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_2_data <= _WIRE_2_data @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_3_data <= _WIRE_3_data @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_w_req_ready <= UInt<1>("h1") @[src/main/scala/utils/SRAMTemplate.scala 102:18]
    array_0.rdata_MPORT.addr <= _GEN_21
    array_0.rdata_MPORT.en <= _GEN_20
    array_0.rdata_MPORT.clk <= _GEN_22
    array_0.MPORT.addr <= _GEN_8
    array_0.MPORT.en <= _GEN_10
    array_0.MPORT.clk <= _GEN_9
    array_0.MPORT.data <= _GEN_15
    array_0.MPORT.mask <= _GEN_11
    array_1.rdata_MPORT.addr <= _GEN_21
    array_1.rdata_MPORT.en <= _GEN_20
    array_1.rdata_MPORT.clk <= _GEN_22
    array_1.MPORT.addr <= _GEN_8
    array_1.MPORT.en <= _GEN_10
    array_1.MPORT.clk <= _GEN_9
    array_1.MPORT.data <= _GEN_16
    array_1.MPORT.mask <= _GEN_12
    array_2.rdata_MPORT.addr <= _GEN_21
    array_2.rdata_MPORT.en <= _GEN_20
    array_2.rdata_MPORT.clk <= _GEN_22
    array_2.MPORT.addr <= _GEN_8
    array_2.MPORT.en <= _GEN_10
    array_2.MPORT.clk <= _GEN_9
    array_2.MPORT.data <= _GEN_17
    array_2.MPORT.mask <= _GEN_13
    array_3.rdata_MPORT.addr <= _GEN_21
    array_3.rdata_MPORT.en <= _GEN_20
    array_3.rdata_MPORT.clk <= _GEN_22
    array_3.MPORT.addr <= _GEN_8
    array_3.MPORT.en <= _GEN_10
    array_3.MPORT.clk <= _GEN_9
    array_3.MPORT.data <= _GEN_18
    array_3.MPORT.mask <= _GEN_14

  module Arbiter_3 :
    output io_in_0_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_setIdx : UInt<10> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_in_1_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_setIdx : UInt<10> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_out_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_setIdx : UInt<10> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]

    skip
    node _GEN_1 = mux(io_in_0_valid, io_in_0_bits_setIdx, io_in_1_bits_setIdx) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node grant_1 = eq(io_in_0_valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>("h1"), io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node _io_in_1_ready_T = and(grant_1, io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node _io_out_valid_T = eq(grant_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 148:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io_in_1_valid) @[src/main/scala/chisel3/util/Arbiter.scala 148:31]
    io_in_0_ready <= _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 147:14]
    io_in_1_ready <= _io_in_1_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 147:14]
    io_out_valid <= _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 148:16]
    io_out_bits_setIdx <= _GEN_1
    skip

  module SRAMTemplateWithArbiter_1 :
    input clock : Clock
    input reset : UInt<1>
    output io_r_0_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_r_0_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_r_0_req_bits_setIdx : UInt<10> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_0_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_1_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_2_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_3_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_1_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_r_1_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_r_1_req_bits_setIdx : UInt<10> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_1_resp_data_0_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_1_resp_data_1_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_1_resp_data_2_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_1_resp_data_3_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_w_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_bits_setIdx : UInt<10> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_bits_data_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_bits_waymask : UInt<4> @[src/main/scala/utils/SRAMTemplate.scala 116:14]

    inst ram of SRAMTemplate_2 @[src/main/scala/utils/SRAMTemplate.scala 121:19]
    inst readArb of Arbiter_3 @[src/main/scala/utils/SRAMTemplate.scala 124:23]
    node _T = and(io_r_0_req_ready, io_r_0_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG) @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    reg r__0_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), r__0_data) @[src/main/scala/utils/Hold.scala 23:65]
    reg r__1_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), r__1_data) @[src/main/scala/utils/Hold.scala 23:65]
    reg r__2_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), r__2_data) @[src/main/scala/utils/Hold.scala 23:65]
    reg r__3_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), r__3_data) @[src/main/scala/utils/Hold.scala 23:65]
    node _GEN_0 = mux(REG, ram.io_r_resp_data_0_data, r__0_data) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_1 = mux(REG, ram.io_r_resp_data_1_data, r__1_data) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_2 = mux(REG, ram.io_r_resp_data_2_data, r__2_data) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_3 = mux(REG, ram.io_r_resp_data_3_data, r__3_data) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _T_1_0_data = mux(REG, ram.io_r_resp_data_0_data, r__0_data) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_1_data = mux(REG, ram.io_r_resp_data_1_data, r__1_data) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_2_data = mux(REG, ram.io_r_resp_data_2_data, r__2_data) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_3_data = mux(REG, ram.io_r_resp_data_3_data, r__3_data) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_2 = and(io_r_1_req_ready, io_r_1_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg REG_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG_1) @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    reg r_1_0_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), r_1_0_data) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_1_1_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), r_1_1_data) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_1_2_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), r_1_2_data) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_1_3_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), r_1_3_data) @[src/main/scala/utils/Hold.scala 23:65]
    node _GEN_4 = mux(REG_1, ram.io_r_resp_data_0_data, r_1_0_data) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_5 = mux(REG_1, ram.io_r_resp_data_1_data, r_1_1_data) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_6 = mux(REG_1, ram.io_r_resp_data_2_data, r_1_2_data) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_7 = mux(REG_1, ram.io_r_resp_data_3_data, r_1_3_data) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _T_3_0_data = mux(REG_1, ram.io_r_resp_data_0_data, r_1_0_data) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_3_1_data = mux(REG_1, ram.io_r_resp_data_1_data, r_1_1_data) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_3_2_data = mux(REG_1, ram.io_r_resp_data_2_data, r_1_2_data) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_3_3_data = mux(REG_1, ram.io_r_resp_data_3_data, r_1_3_data) @[src/main/scala/utils/Hold.scala 23:48]
    node _WIRE__0_data = UInt<64>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE__1_data = UInt<64>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE__2_data = UInt<64>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE__3_data = UInt<64>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_1_0_data = UInt<64>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_1_1_data = UInt<64>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_1_2_data = UInt<64>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_1_3_data = UInt<64>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    io_r_0_req_ready <= readArb.io_in_0_ready @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    io_r_0_resp_data_0_data <= _T_1_0_data @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_1_data <= _T_1_1_data @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_2_data <= _T_1_2_data @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_3_data <= _T_1_3_data @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_1_req_ready <= readArb.io_in_1_ready @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    io_r_1_resp_data_0_data <= _T_3_0_data @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_1_resp_data_1_data <= _T_3_1_data @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_1_resp_data_2_data <= _T_3_2_data @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_1_resp_data_3_data <= _T_3_3_data @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_w_req_ready <= ram.io_w_req_ready @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.clock <= clock
    skip
    ram.io_r_req_valid <= readArb.io_out_valid @[src/main/scala/utils/SRAMTemplate.scala 126:16]
    ram.io_r_req_bits_setIdx <= readArb.io_out_bits_setIdx @[src/main/scala/utils/SRAMTemplate.scala 126:16]
    ram.io_w_req_valid <= io_w_req_valid @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.io_w_req_bits_setIdx <= io_w_req_bits_setIdx @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.io_w_req_bits_data_data <= io_w_req_bits_data_data @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.io_w_req_bits_waymask <= io_w_req_bits_waymask @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    skip
    skip
    readArb.io_in_0_valid <= io_r_0_req_valid @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    readArb.io_in_0_bits_setIdx <= io_r_0_req_bits_setIdx @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    readArb.io_in_1_valid <= io_r_1_req_valid @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    readArb.io_in_1_bits_setIdx <= io_r_1_req_bits_setIdx @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    readArb.io_out_ready <= ram.io_r_req_ready @[src/main/scala/utils/SRAMTemplate.scala 126:16]
    REG <= _T @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    r__0_data <= mux(reset, _WIRE__0_data, _GEN_0) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r__1_data <= mux(reset, _WIRE__1_data, _GEN_1) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r__2_data <= mux(reset, _WIRE__2_data, _GEN_2) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r__3_data <= mux(reset, _WIRE__3_data, _GEN_3) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    REG_1 <= _T_2 @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    r_1_0_data <= mux(reset, _WIRE_1_0_data, _GEN_4) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_1_1_data <= mux(reset, _WIRE_1_1_data, _GEN_5) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_1_2_data <= mux(reset, _WIRE_1_2_data, _GEN_6) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_1_3_data <= mux(reset, _WIRE_1_3_data, _GEN_7) @[src/main/scala/utils/Hold.scala 23:{65,65}]

  module Arbiter_4 :
    output io_in_0_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_addr : UInt<32> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_size : UInt<3> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_cmd : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_wmask : UInt<8> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_wdata : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_user : UInt<87> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_out_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_addr : UInt<32> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_size : UInt<3> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_cmd : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_wmask : UInt<8> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_wdata : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_user : UInt<87> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]

    node _io_in_0_ready_T = and(UInt<1>("h1"), io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node _io_out_valid_T = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 148:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io_in_0_valid) @[src/main/scala/chisel3/util/Arbiter.scala 148:31]
    io_in_0_ready <= _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 147:14]
    io_out_valid <= _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 148:16]
    io_out_bits_addr <= io_in_0_bits_addr @[src/main/scala/chisel3/util/Arbiter.scala 137:15]
    io_out_bits_size <= io_in_0_bits_size @[src/main/scala/chisel3/util/Arbiter.scala 137:15]
    io_out_bits_cmd <= io_in_0_bits_cmd @[src/main/scala/chisel3/util/Arbiter.scala 137:15]
    io_out_bits_wmask <= io_in_0_bits_wmask @[src/main/scala/chisel3/util/Arbiter.scala 137:15]
    io_out_bits_wdata <= io_in_0_bits_wdata @[src/main/scala/chisel3/util/Arbiter.scala 137:15]
    io_out_bits_user <= io_in_0_bits_user @[src/main/scala/chisel3/util/Arbiter.scala 137:15]

  module Cache :
    input clock : Clock
    input reset : UInt<1>
    output io_in_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_bits_user : UInt<87> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_in_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_in_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_in_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_in_resp_bits_user : UInt<87> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_flush : UInt<2> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_mem_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_mem_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_mem_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_mem_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_mmio_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_mmio_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_mmio_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_mmio_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_mmio_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_mmio_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_mmio_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_mmio_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_mmio_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_mmio_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_empty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input DISPLAY_ENABLE : UInt<1>
    input MOUFlushICache : UInt<1>

    inst s1 of CacheStage1 @[src/main/scala/nutcore/mem/Cache.scala 480:18]
    inst s2 of CacheStage2 @[src/main/scala/nutcore/mem/Cache.scala 481:18]
    inst s3 of CacheStage3 @[src/main/scala/nutcore/mem/Cache.scala 482:18]
    inst metaArray of SRAMTemplateWithArbiter @[src/main/scala/nutcore/mem/Cache.scala 483:25]
    inst dataArray of SRAMTemplateWithArbiter_1 @[src/main/scala/nutcore/mem/Cache.scala 484:25]
    inst arb of Arbiter_4 @[src/main/scala/nutcore/mem/Cache.scala 493:19]
    node _metaArray_reset_T = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 490:30]
    node flushICache = MOUFlushICache @[src/main/scala/nutcore/mem/Cache.scala 488:31]
    node _metaArray_reset_T_1 = or(_metaArray_reset_T, flushICache) @[src/main/scala/nutcore/mem/Cache.scala 490:37]
    node _T = and(s2.io_out_ready, s2.io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = bits(io_flush, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 502:64]
    reg valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid) @[src/main/scala/utils/Pipeline.scala 24:24]
    node _GEN_0 = mux(_T, UInt<1>("h0"), valid) @[src/main/scala/utils/Pipeline.scala 24:24 25:{25,33}]
    node _T_2 = and(s1.io_out_valid, s2.io_in_ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    node _GEN_1 = mux(_T_2, UInt<1>("h1"), _GEN_0) @[src/main/scala/utils/Pipeline.scala 26:{38,46}]
    node _GEN_2 = mux(_T_1, UInt<1>("h0"), _GEN_1) @[src/main/scala/utils/Pipeline.scala 27:{20,28}]
    node _s2_io_in_bits_T = and(s1.io_out_valid, s2.io_in_ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg s2_io_in_bits_r_req_addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), s2_io_in_bits_r_req_addr) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s2_io_in_bits_r_req_size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), s2_io_in_bits_r_req_size) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s2_io_in_bits_r_req_cmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), s2_io_in_bits_r_req_cmd) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s2_io_in_bits_r_req_wmask : UInt<8>, clock with :
      reset => (UInt<1>("h0"), s2_io_in_bits_r_req_wmask) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s2_io_in_bits_r_req_wdata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s2_io_in_bits_r_req_wdata) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s2_io_in_bits_r_req_user : UInt<87>, clock with :
      reset => (UInt<1>("h0"), s2_io_in_bits_r_req_user) @[src/main/scala/utils/Pipeline.scala 30:28]
    node _GEN_3 = mux(_s2_io_in_bits_T, s1.io_out_bits_req_addr, s2_io_in_bits_r_req_addr) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_4 = mux(_s2_io_in_bits_T, s1.io_out_bits_req_size, s2_io_in_bits_r_req_size) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_5 = mux(_s2_io_in_bits_T, s1.io_out_bits_req_cmd, s2_io_in_bits_r_req_cmd) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_6 = mux(_s2_io_in_bits_T, s1.io_out_bits_req_wmask, s2_io_in_bits_r_req_wmask) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_7 = mux(_s2_io_in_bits_T, s1.io_out_bits_req_wdata, s2_io_in_bits_r_req_wdata) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_8 = mux(_s2_io_in_bits_T, s1.io_out_bits_req_user, s2_io_in_bits_r_req_user) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _T_3 = bits(io_flush, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 503:64]
    reg valid_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_1) @[src/main/scala/utils/Pipeline.scala 24:24]
    node _GEN_9 = mux(s3.io_isFinish, UInt<1>("h0"), valid_1) @[src/main/scala/utils/Pipeline.scala 24:24 25:{25,33}]
    node _T_4 = and(s2.io_out_valid, s3.io_in_ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    node _GEN_10 = mux(_T_4, UInt<1>("h1"), _GEN_9) @[src/main/scala/utils/Pipeline.scala 26:{38,46}]
    node _GEN_11 = mux(_T_3, UInt<1>("h0"), _GEN_10) @[src/main/scala/utils/Pipeline.scala 27:{20,28}]
    node _s3_io_in_bits_T = and(s2.io_out_valid, s3.io_in_ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg s3_io_in_bits_r_req_addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_req_addr) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_req_size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_req_size) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_req_cmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_req_cmd) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_req_wmask : UInt<8>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_req_wmask) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_req_wdata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_req_wdata) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_req_user : UInt<87>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_req_user) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_0_tag : UInt<19>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_0_tag) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_0_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_0_valid) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_0_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_0_dirty) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_1_tag : UInt<19>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_1_tag) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_1_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_1_valid) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_1_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_1_dirty) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_2_tag : UInt<19>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_2_tag) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_2_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_2_valid) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_2_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_2_dirty) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_3_tag : UInt<19>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_3_tag) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_3_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_3_valid) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_3_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_3_dirty) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_datas_0_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_datas_0_data) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_datas_1_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_datas_1_data) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_datas_2_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_datas_2_data) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_datas_3_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_datas_3_data) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_hit : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_hit) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_waymask : UInt<4>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_waymask) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_mmio : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_mmio) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_isForwardData : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_isForwardData) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    reg s3_io_in_bits_r_forwardData_data_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_forwardData_data_data) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_forwardData_waymask : UInt<4>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_forwardData_waymask) @[src/main/scala/utils/Pipeline.scala 30:28]
    node _GEN_12 = mux(_s3_io_in_bits_T, s2.io_out_bits_req_addr, s3_io_in_bits_r_req_addr) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_13 = mux(_s3_io_in_bits_T, s2.io_out_bits_req_size, s3_io_in_bits_r_req_size) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_14 = mux(_s3_io_in_bits_T, s2.io_out_bits_req_cmd, s3_io_in_bits_r_req_cmd) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_15 = mux(_s3_io_in_bits_T, s2.io_out_bits_req_wmask, s3_io_in_bits_r_req_wmask) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_16 = mux(_s3_io_in_bits_T, s2.io_out_bits_req_wdata, s3_io_in_bits_r_req_wdata) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_17 = mux(_s3_io_in_bits_T, s2.io_out_bits_req_user, s3_io_in_bits_r_req_user) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_18 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_0_tag, s3_io_in_bits_r_metas_0_tag) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_19 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_0_valid, s3_io_in_bits_r_metas_0_valid) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_20 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_0_dirty, s3_io_in_bits_r_metas_0_dirty) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_21 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_1_tag, s3_io_in_bits_r_metas_1_tag) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_22 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_1_valid, s3_io_in_bits_r_metas_1_valid) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_23 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_1_dirty, s3_io_in_bits_r_metas_1_dirty) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_24 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_2_tag, s3_io_in_bits_r_metas_2_tag) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_25 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_2_valid, s3_io_in_bits_r_metas_2_valid) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_26 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_2_dirty, s3_io_in_bits_r_metas_2_dirty) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_27 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_3_tag, s3_io_in_bits_r_metas_3_tag) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_28 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_3_valid, s3_io_in_bits_r_metas_3_valid) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_29 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_3_dirty, s3_io_in_bits_r_metas_3_dirty) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_30 = mux(_s3_io_in_bits_T, s2.io_out_bits_datas_0_data, s3_io_in_bits_r_datas_0_data) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_31 = mux(_s3_io_in_bits_T, s2.io_out_bits_datas_1_data, s3_io_in_bits_r_datas_1_data) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_32 = mux(_s3_io_in_bits_T, s2.io_out_bits_datas_2_data, s3_io_in_bits_r_datas_2_data) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_33 = mux(_s3_io_in_bits_T, s2.io_out_bits_datas_3_data, s3_io_in_bits_r_datas_3_data) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_34 = mux(_s3_io_in_bits_T, s2.io_out_bits_hit, s3_io_in_bits_r_hit) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_35 = mux(_s3_io_in_bits_T, s2.io_out_bits_waymask, s3_io_in_bits_r_waymask) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_36 = mux(_s3_io_in_bits_T, s2.io_out_bits_mmio, s3_io_in_bits_r_mmio) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_37 = mux(_s3_io_in_bits_T, s2.io_out_bits_isForwardData, s3_io_in_bits_r_isForwardData) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    node _GEN_39 = mux(_s3_io_in_bits_T, s2.io_out_bits_forwardData_data_data, s3_io_in_bits_r_forwardData_data_data) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_40 = mux(_s3_io_in_bits_T, s2.io_out_bits_forwardData_waymask, s3_io_in_bits_r_forwardData_waymask) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _s3_io_flush_T = bits(io_flush, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 505:26]
    node _io_empty_T = eq(s2.io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 508:15]
    node _io_empty_T_1 = eq(s3.io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 508:34]
    node _io_empty_T_2 = and(_io_empty_T, _io_empty_T_1) @[src/main/scala/nutcore/mem/Cache.scala 508:31]
    node _io_in_resp_valid_T = eq(s3.io_out_bits_cmd, UInt<3>("h4")) @[src/main/scala/bus/simplebus/SimpleBus.scala 95:24]
    node _io_in_resp_valid_T_1 = and(s3.io_out_valid, _io_in_resp_valid_T) @[src/main/scala/nutcore/mem/Cache.scala 510:43]
    node _io_in_resp_valid_T_2 = or(s3.io_out_valid, s3.io_dataReadRespToL1) @[src/main/scala/nutcore/mem/Cache.scala 510:98]
    node _io_in_resp_valid_T_3 = mux(_io_in_resp_valid_T_1, UInt<1>("h0"), _io_in_resp_valid_T_2) @[src/main/scala/nutcore/mem/Cache.scala 510:26]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_5 = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_6 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_7 = eq(_T_6, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_8 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_9 = eq(_T_8, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_10 = and(UInt<1>("h1"), enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_11 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_13 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_14 = eq(_T_13, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_15 = and(UInt<1>("h1"), enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_16 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_17 = eq(_T_16, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_18 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_19 = eq(_T_18, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_3) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_20 = and(UInt<1>("h1"), enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_21 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_22 = eq(_T_21, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_23 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_24 = eq(_T_23, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_4) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_8 = add(c_4, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_9 = tail(_c_T_8, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_4 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_25 = and(UInt<1>("h1"), enableDisplay_4) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_26 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_27 = eq(_T_26, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_28 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_29 = eq(_T_28, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    io_in_req_ready <= arb.io_in_0_ready @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    io_in_resp_valid <= _io_in_resp_valid_T_3 @[src/main/scala/nutcore/mem/Cache.scala 510:20]
    io_in_resp_bits_cmd <= s3.io_out_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    io_in_resp_bits_rdata <= s3.io_out_bits_rdata @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    io_in_resp_bits_user <= s3.io_out_bits_user @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    io_out_mem_req_valid <= s3.io_mem_req_valid @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_mem_req_bits_addr <= s3.io_mem_req_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_mem_req_bits_size <= s3.io_mem_req_bits_size @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_mem_req_bits_cmd <= s3.io_mem_req_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_mem_req_bits_wmask <= s3.io_mem_req_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_mem_req_bits_wdata <= s3.io_mem_req_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_mem_resp_ready <= s3.io_mem_resp_ready @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    skip
    skip
    skip
    skip
    io_mmio_req_valid <= s3.io_mmio_req_valid @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    io_mmio_req_bits_addr <= s3.io_mmio_req_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    io_mmio_req_bits_size <= s3.io_mmio_req_bits_size @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    io_mmio_req_bits_cmd <= s3.io_mmio_req_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    io_mmio_req_bits_wmask <= s3.io_mmio_req_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    io_mmio_req_bits_wdata <= s3.io_mmio_req_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    io_mmio_resp_ready <= s3.io_mmio_resp_ready @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    io_empty <= _io_empty_T_2 @[src/main/scala/nutcore/mem/Cache.scala 508:12]
    s1.clock <= clock
    s1.reset <= reset
    s1.io_in_valid <= arb.io_out_valid @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_in_bits_addr <= arb.io_out_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_in_bits_size <= arb.io_out_bits_size @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_in_bits_cmd <= arb.io_out_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_in_bits_wmask <= arb.io_out_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_in_bits_wdata <= arb.io_out_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_in_bits_user <= arb.io_out_bits_user @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_out_ready <= s2.io_in_ready @[src/main/scala/utils/Pipeline.scala 29:16]
    s1.io_metaReadBus_req_ready <= metaArray.io_r_0_req_ready @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_0_tag <= metaArray.io_r_0_resp_data_0_tag @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_0_valid <= metaArray.io_r_0_resp_data_0_valid @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_0_dirty <= metaArray.io_r_0_resp_data_0_dirty @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_1_tag <= metaArray.io_r_0_resp_data_1_tag @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_1_valid <= metaArray.io_r_0_resp_data_1_valid @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_1_dirty <= metaArray.io_r_0_resp_data_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_2_tag <= metaArray.io_r_0_resp_data_2_tag @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_2_valid <= metaArray.io_r_0_resp_data_2_valid @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_2_dirty <= metaArray.io_r_0_resp_data_2_dirty @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_3_tag <= metaArray.io_r_0_resp_data_3_tag @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_3_valid <= metaArray.io_r_0_resp_data_3_valid @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_3_dirty <= metaArray.io_r_0_resp_data_3_dirty @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_dataReadBus_req_ready <= dataArray.io_r_0_req_ready @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    s1.io_dataReadBus_resp_data_0_data <= dataArray.io_r_0_resp_data_0_data @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    s1.io_dataReadBus_resp_data_1_data <= dataArray.io_r_0_resp_data_1_data @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    s1.io_dataReadBus_resp_data_2_data <= dataArray.io_r_0_resp_data_2_data @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    s1.io_dataReadBus_resp_data_3_data <= dataArray.io_r_0_resp_data_3_data @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    s1.DISPLAY_ENABLE <= DISPLAY_ENABLE
    s2.clock <= clock
    s2.reset <= reset
    s2.io_in_valid <= valid @[src/main/scala/utils/Pipeline.scala 31:17]
    s2.io_in_bits_req_addr <= s2_io_in_bits_r_req_addr @[src/main/scala/utils/Pipeline.scala 30:16]
    s2.io_in_bits_req_size <= s2_io_in_bits_r_req_size @[src/main/scala/utils/Pipeline.scala 30:16]
    s2.io_in_bits_req_cmd <= s2_io_in_bits_r_req_cmd @[src/main/scala/utils/Pipeline.scala 30:16]
    s2.io_in_bits_req_wmask <= s2_io_in_bits_r_req_wmask @[src/main/scala/utils/Pipeline.scala 30:16]
    s2.io_in_bits_req_wdata <= s2_io_in_bits_r_req_wdata @[src/main/scala/utils/Pipeline.scala 30:16]
    s2.io_in_bits_req_user <= s2_io_in_bits_r_req_user @[src/main/scala/utils/Pipeline.scala 30:16]
    s2.io_out_ready <= s3.io_in_ready @[src/main/scala/utils/Pipeline.scala 29:16]
    s2.io_metaReadResp_0_tag <= s1.io_metaReadBus_resp_data_0_tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_0_valid <= s1.io_metaReadBus_resp_data_0_valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_0_dirty <= s1.io_metaReadBus_resp_data_0_dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_1_tag <= s1.io_metaReadBus_resp_data_1_tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_1_valid <= s1.io_metaReadBus_resp_data_1_valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_1_dirty <= s1.io_metaReadBus_resp_data_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_2_tag <= s1.io_metaReadBus_resp_data_2_tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_2_valid <= s1.io_metaReadBus_resp_data_2_valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_2_dirty <= s1.io_metaReadBus_resp_data_2_dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_3_tag <= s1.io_metaReadBus_resp_data_3_tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_3_valid <= s1.io_metaReadBus_resp_data_3_valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_3_dirty <= s1.io_metaReadBus_resp_data_3_dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_dataReadResp_0_data <= s1.io_dataReadBus_resp_data_0_data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    s2.io_dataReadResp_1_data <= s1.io_dataReadBus_resp_data_1_data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    s2.io_dataReadResp_2_data <= s1.io_dataReadBus_resp_data_2_data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    s2.io_dataReadResp_3_data <= s1.io_dataReadBus_resp_data_3_data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    skip
    s2.io_metaWriteBus_req_valid <= s3.io_metaWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    s2.io_metaWriteBus_req_bits_setIdx <= s3.io_metaWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    s2.io_metaWriteBus_req_bits_data_tag <= s3.io_metaWriteBus_req_bits_data_tag @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    s2.io_metaWriteBus_req_bits_data_valid <= s3.io_metaWriteBus_req_bits_data_valid @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    s2.io_metaWriteBus_req_bits_data_dirty <= s3.io_metaWriteBus_req_bits_data_dirty @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    s2.io_metaWriteBus_req_bits_waymask <= s3.io_metaWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    skip
    s2.io_dataWriteBus_req_valid <= s3.io_dataWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    s2.io_dataWriteBus_req_bits_setIdx <= s3.io_dataWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    s2.io_dataWriteBus_req_bits_data_data <= s3.io_dataWriteBus_req_bits_data_data @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    s2.io_dataWriteBus_req_bits_waymask <= s3.io_dataWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    s2.DISPLAY_ENABLE <= DISPLAY_ENABLE
    s3.clock <= clock
    s3.reset <= reset
    s3.io_in_valid <= valid_1 @[src/main/scala/utils/Pipeline.scala 31:17]
    s3.io_in_bits_req_addr <= s3_io_in_bits_r_req_addr @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_req_size <= s3_io_in_bits_r_req_size @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_req_cmd <= s3_io_in_bits_r_req_cmd @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_req_wmask <= s3_io_in_bits_r_req_wmask @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_req_wdata <= s3_io_in_bits_r_req_wdata @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_req_user <= s3_io_in_bits_r_req_user @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_0_tag <= s3_io_in_bits_r_metas_0_tag @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_0_valid <= s3_io_in_bits_r_metas_0_valid @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_0_dirty <= s3_io_in_bits_r_metas_0_dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_1_tag <= s3_io_in_bits_r_metas_1_tag @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_1_valid <= s3_io_in_bits_r_metas_1_valid @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_1_dirty <= s3_io_in_bits_r_metas_1_dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_2_tag <= s3_io_in_bits_r_metas_2_tag @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_2_valid <= s3_io_in_bits_r_metas_2_valid @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_2_dirty <= s3_io_in_bits_r_metas_2_dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_3_tag <= s3_io_in_bits_r_metas_3_tag @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_3_valid <= s3_io_in_bits_r_metas_3_valid @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_3_dirty <= s3_io_in_bits_r_metas_3_dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_datas_0_data <= s3_io_in_bits_r_datas_0_data @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_datas_1_data <= s3_io_in_bits_r_datas_1_data @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_datas_2_data <= s3_io_in_bits_r_datas_2_data @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_datas_3_data <= s3_io_in_bits_r_datas_3_data @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_hit <= s3_io_in_bits_r_hit @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_waymask <= s3_io_in_bits_r_waymask @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_mmio <= s3_io_in_bits_r_mmio @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_isForwardData <= s3_io_in_bits_r_isForwardData @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    s3.io_in_bits_forwardData_data_data <= s3_io_in_bits_r_forwardData_data_data @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_forwardData_waymask <= s3_io_in_bits_r_forwardData_waymask @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_out_ready <= io_in_resp_ready @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    s3.io_flush <= _s3_io_flush_T @[src/main/scala/nutcore/mem/Cache.scala 505:15]
    s3.io_dataReadBus_req_ready <= dataArray.io_r_1_req_ready @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    s3.io_dataReadBus_resp_data_0_data <= dataArray.io_r_1_resp_data_0_data @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    s3.io_dataReadBus_resp_data_1_data <= dataArray.io_r_1_resp_data_1_data @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    s3.io_dataReadBus_resp_data_2_data <= dataArray.io_r_1_resp_data_2_data @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    s3.io_dataReadBus_resp_data_3_data <= dataArray.io_r_1_resp_data_3_data @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    s3.io_dataWriteBus_req_ready <= dataArray.io_w_req_ready @[src/main/scala/nutcore/mem/Cache.scala 533:18]
    s3.io_metaWriteBus_req_ready <= metaArray.io_w_req_ready @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    s3.io_mem_req_ready <= io_out_mem_req_ready @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    s3.io_mem_resp_valid <= io_out_mem_resp_valid @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    s3.io_mem_resp_bits_cmd <= io_out_mem_resp_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    s3.io_mem_resp_bits_rdata <= io_out_mem_resp_bits_rdata @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    s3.io_mmio_req_ready <= io_mmio_req_ready @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    s3.io_mmio_resp_valid <= io_mmio_resp_valid @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    skip
    s3.io_mmio_resp_bits_rdata <= io_mmio_resp_bits_rdata @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    s3.io_cohResp_ready <= UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 525:25]
    s3.DISPLAY_ENABLE <= DISPLAY_ENABLE
    metaArray.clock <= clock
    metaArray.reset <= _metaArray_reset_T_1 @[src/main/scala/nutcore/mem/Cache.scala 490:21]
    metaArray.io_r_0_req_valid <= s1.io_metaReadBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    metaArray.io_r_0_req_bits_setIdx <= s1.io_metaReadBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    metaArray.io_w_req_valid <= s3.io_metaWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    metaArray.io_w_req_bits_setIdx <= s3.io_metaWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    metaArray.io_w_req_bits_data_tag <= s3.io_metaWriteBus_req_bits_data_tag @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    metaArray.io_w_req_bits_data_valid <= s3.io_metaWriteBus_req_bits_data_valid @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    metaArray.io_w_req_bits_data_dirty <= s3.io_metaWriteBus_req_bits_data_dirty @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    metaArray.io_w_req_bits_waymask <= s3.io_metaWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    dataArray.clock <= clock
    dataArray.reset <= reset
    dataArray.io_r_0_req_valid <= s1.io_dataReadBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    dataArray.io_r_0_req_bits_setIdx <= s1.io_dataReadBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    dataArray.io_r_1_req_valid <= s3.io_dataReadBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    dataArray.io_r_1_req_bits_setIdx <= s3.io_dataReadBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    dataArray.io_w_req_valid <= s3.io_dataWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 533:18]
    dataArray.io_w_req_bits_setIdx <= s3.io_dataWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 533:18]
    dataArray.io_w_req_bits_data_data <= s3.io_dataWriteBus_req_bits_data_data @[src/main/scala/nutcore/mem/Cache.scala 533:18]
    dataArray.io_w_req_bits_waymask <= s3.io_dataWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 533:18]
    skip
    skip
    arb.io_in_0_valid <= io_in_req_valid @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_in_0_bits_addr <= io_in_req_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_in_0_bits_size <= io_in_req_bits_size @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_in_0_bits_cmd <= io_in_req_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_in_0_bits_wmask <= io_in_req_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_in_0_bits_wdata <= io_in_req_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_in_0_bits_user <= io_in_req_bits_user @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_out_ready <= s1.io_in_ready @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    valid <= mux(reset, UInt<1>("h0"), _GEN_2) @[src/main/scala/utils/Pipeline.scala 24:{24,24}]
    s2_io_in_bits_r_req_addr <= _GEN_3
    s2_io_in_bits_r_req_size <= _GEN_4
    s2_io_in_bits_r_req_cmd <= _GEN_5
    s2_io_in_bits_r_req_wmask <= _GEN_6
    s2_io_in_bits_r_req_wdata <= _GEN_7
    s2_io_in_bits_r_req_user <= _GEN_8
    valid_1 <= mux(reset, UInt<1>("h0"), _GEN_11) @[src/main/scala/utils/Pipeline.scala 24:{24,24}]
    s3_io_in_bits_r_req_addr <= _GEN_12
    s3_io_in_bits_r_req_size <= _GEN_13
    s3_io_in_bits_r_req_cmd <= _GEN_14
    s3_io_in_bits_r_req_wmask <= _GEN_15
    s3_io_in_bits_r_req_wdata <= _GEN_16
    s3_io_in_bits_r_req_user <= _GEN_17
    s3_io_in_bits_r_metas_0_tag <= _GEN_18
    s3_io_in_bits_r_metas_0_valid <= _GEN_19
    s3_io_in_bits_r_metas_0_dirty <= _GEN_20
    s3_io_in_bits_r_metas_1_tag <= _GEN_21
    s3_io_in_bits_r_metas_1_valid <= _GEN_22
    s3_io_in_bits_r_metas_1_dirty <= _GEN_23
    s3_io_in_bits_r_metas_2_tag <= _GEN_24
    s3_io_in_bits_r_metas_2_valid <= _GEN_25
    s3_io_in_bits_r_metas_2_dirty <= _GEN_26
    s3_io_in_bits_r_metas_3_tag <= _GEN_27
    s3_io_in_bits_r_metas_3_valid <= _GEN_28
    s3_io_in_bits_r_metas_3_dirty <= _GEN_29
    s3_io_in_bits_r_datas_0_data <= _GEN_30
    s3_io_in_bits_r_datas_1_data <= _GEN_31
    s3_io_in_bits_r_datas_2_data <= _GEN_32
    s3_io_in_bits_r_datas_3_data <= _GEN_33
    s3_io_in_bits_r_hit <= _GEN_34
    s3_io_in_bits_r_waymask <= _GEN_35
    s3_io_in_bits_r_mmio <= _GEN_36
    s3_io_in_bits_r_isForwardData <= _GEN_37
    skip
    s3_io_in_bits_r_forwardData_data_data <= _GEN_39
    s3_io_in_bits_r_forwardData_waymask <= _GEN_40
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_3 <= mux(reset, UInt<64>("h0"), _c_T_7) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_4 <= mux(reset, UInt<64>("h0"), _c_T_9) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T_5), _T_7), UInt<1>("h1")), "[%d] Cache: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_5), _T_9), UInt<1>("h1")), "InReq(%d, %d) InResp(%d, %d) \n", io_in_req_valid, io_in_req_ready, io_in_resp_valid, io_in_resp_ready) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_10), _T_12), UInt<1>("h1")), "[%d] Cache: ", c_1) : printf_2 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_10), _T_14), UInt<1>("h1")), "{IN s1:(%d,%d), s2:(%d,%d), s3:(%d,%d)} {OUT s1:(%d,%d), s2:(%d,%d), s3:(%d,%d)}\n", s1.io_in_valid, s1.io_in_ready, s2.io_in_valid, s2.io_in_ready, s3.io_in_valid, s3.io_in_ready, s1.io_out_valid, s1.io_out_ready, s2.io_out_valid, s2.io_out_ready, s3.io_out_valid, s3.io_out_ready) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), s1.io_in_valid), _T_15), _T_17), UInt<1>("h1")), "[%d] Cache: ", c_2) : printf_4 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), s1.io_in_valid), _T_15), _T_19), UInt<1>("h1")), "[icache.S1]: addr = 0x%x, cmd = %d, size = %d, wmask = 0x%x, wdata = 0x%x\n", s1.io_in_bits_addr, s1.io_in_bits_cmd, s1.io_in_bits_size, s1.io_in_bits_wmask, s1.io_in_bits_wdata) : printf_5 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), s2.io_in_valid), _T_20), _T_22), UInt<1>("h1")), "[%d] Cache: ", c_3) : printf_6 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), s2.io_in_valid), _T_20), _T_24), UInt<1>("h1")), "[icache.S2]: addr = 0x%x, cmd = %d, size = %d, wmask = 0x%x, wdata = 0x%x\n", s2.io_in_bits_req_addr, s2.io_in_bits_req_cmd, s2.io_in_bits_req_size, s2.io_in_bits_req_wmask, s2.io_in_bits_req_wdata) : printf_7 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), s3.io_in_valid), _T_25), _T_27), UInt<1>("h1")), "[%d] Cache: ", c_4) : printf_8 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), s3.io_in_valid), _T_25), _T_29), UInt<1>("h1")), "[icache.S3]: addr = 0x%x, cmd = %d, size = %d, wmask = 0x%x, wdata = 0x%x\n", s3.io_in_bits_req_addr, s3.io_in_bits_req_cmd, s3.io_in_bits_req_size, s3.io_in_bits_req_wmask, s3.io_in_bits_req_wdata) : printf_9 @[src/main/scala/utils/Debug.scala 57:13]

  module EmbeddedTLBExec_1 :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_in_bits_addr : UInt<39> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_in_bits_size : UInt<3> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_in_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_in_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_in_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_out_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_out_bits_size : UInt<3> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_out_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_out_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_out_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_md_0 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_md_1 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_md_2 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_md_3 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mdWrite_wen : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mdWrite_windex : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mdWrite_waymask : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mdWrite_wdata : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_mdReady : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_mem_req_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mem_req_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mem_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mem_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mem_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mem_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mem_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_mem_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_mem_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_mem_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_mem_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_flush : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_satp : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_pf_priviledgeMode : UInt<2> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_pf_status_sum : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input io_pf_status_mxr : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_pf_loadPF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_pf_storePF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_pf_addr : UInt<39> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_ipf : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    output io_isFinish : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 178:14]
    input ISAMO : UInt<1>
    input DISPLAY_ENABLE : UInt<1>

    node _vpn_WIRE_1 = io_in_bits_addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:{30,30}]
    skip
    node _vpn_T_1 = bits(_vpn_WIRE_1, 38, 12) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:30]
    node _vpn_WIRE_vpn = _vpn_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:{30,30}]
    node _vpn_WIRE_2 = _vpn_WIRE_vpn @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:{54,54}]
    node _vpn_T_2 = bits(_vpn_WIRE_2, 8, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    node _vpn_T_3 = bits(_vpn_WIRE_2, 17, 9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    node _vpn_T_4 = bits(_vpn_WIRE_2, 26, 18) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:54]
    node _satp_WIRE = io_satp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:{30,30}]
    node _satp_T = bits(_satp_WIRE, 19, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    skip
    node _satp_T_2 = bits(_satp_WIRE, 59, 44) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:30]
    skip
    node _hitVec_WIRE_1 = io_md_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{46,46}]
    skip
    skip
    node _hitVec_T_2 = bits(_hitVec_WIRE_1, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    skip
    skip
    skip
    node _hitVec_WIRE_flag = _hitVec_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{46,46}]
    node _hitVec_WIRE_3 = _hitVec_WIRE_flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{71,71}]
    node _hitVec_T_6 = bits(_hitVec_WIRE_3, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _hitVec_WIRE_5 = io_md_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{100,100}]
    skip
    skip
    skip
    skip
    node _hitVec_T_18 = bits(_hitVec_WIRE_5, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    skip
    node _hitVec_WIRE_4_asid = _hitVec_T_18 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{100,100}]
    node satp_asid = _satp_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:{30,30}]
    node _hitVec_T_20 = eq(_hitVec_WIRE_4_asid, satp_asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:117]
    node _hitVec_WIRE_2_v = _hitVec_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{71,71}]
    node _hitVec_T_21 = and(_hitVec_WIRE_2_v, _hitVec_T_20) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:86]
    node _hitVec_WIRE_7 = io_md_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{152,152}]
    skip
    skip
    skip
    node _hitVec_T_25 = bits(_hitVec_WIRE_7, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    skip
    skip
    node _hitVec_WIRE_9 = io_md_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{180,180}]
    skip
    skip
    skip
    skip
    skip
    node _hitVec_T_33 = bits(_hitVec_WIRE_9, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node vpn_vpn2 = _vpn_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:{54,54}]
    node vpn_vpn1 = _vpn_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:{54,54}]
    node hitVec_hi = cat(vpn_vpn2, vpn_vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node vpn_vpn0 = _vpn_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 198:{54,54}]
    node _hitVec_T_34 = cat(hitVec_hi, vpn_vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_WIRE_6_mask = _hitVec_T_25 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{152,152}]
    node _hitVec_T_35 = cat(UInt<9>("h1ff"), _hitVec_WIRE_6_mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_WIRE_8_vpn = _hitVec_T_33 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{180,180}]
    node _hitVec_T_36 = and(_hitVec_T_35, _hitVec_WIRE_8_vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_37 = cat(UInt<9>("h1ff"), _hitVec_WIRE_6_mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_38 = and(_hitVec_T_37, _hitVec_T_34) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_39 = eq(_hitVec_T_36, _hitVec_T_38) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_40 = and(_hitVec_T_21, _hitVec_T_39) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:132]
    node _hitVec_WIRE_11 = io_md_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{46,46}]
    skip
    skip
    node _hitVec_T_43 = bits(_hitVec_WIRE_11, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    skip
    skip
    skip
    node _hitVec_WIRE_10_flag = _hitVec_T_43 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{46,46}]
    node _hitVec_WIRE_13 = _hitVec_WIRE_10_flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{71,71}]
    node _hitVec_T_47 = bits(_hitVec_WIRE_13, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _hitVec_WIRE_15 = io_md_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{100,100}]
    skip
    skip
    skip
    skip
    node _hitVec_T_59 = bits(_hitVec_WIRE_15, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    skip
    node _hitVec_WIRE_14_asid = _hitVec_T_59 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{100,100}]
    node _hitVec_T_61 = eq(_hitVec_WIRE_14_asid, satp_asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:117]
    node _hitVec_WIRE_12_v = _hitVec_T_47 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{71,71}]
    node _hitVec_T_62 = and(_hitVec_WIRE_12_v, _hitVec_T_61) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:86]
    node _hitVec_WIRE_17 = io_md_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{152,152}]
    skip
    skip
    skip
    node _hitVec_T_66 = bits(_hitVec_WIRE_17, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    skip
    skip
    node _hitVec_WIRE_19 = io_md_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{180,180}]
    skip
    skip
    skip
    skip
    skip
    node _hitVec_T_74 = bits(_hitVec_WIRE_19, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node hitVec_hi_1 = cat(vpn_vpn2, vpn_vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_75 = cat(hitVec_hi_1, vpn_vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_WIRE_16_mask = _hitVec_T_66 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{152,152}]
    node _hitVec_T_76 = cat(UInt<9>("h1ff"), _hitVec_WIRE_16_mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_WIRE_18_vpn = _hitVec_T_74 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{180,180}]
    node _hitVec_T_77 = and(_hitVec_T_76, _hitVec_WIRE_18_vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_78 = cat(UInt<9>("h1ff"), _hitVec_WIRE_16_mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_79 = and(_hitVec_T_78, _hitVec_T_75) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_80 = eq(_hitVec_T_77, _hitVec_T_79) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_81 = and(_hitVec_T_62, _hitVec_T_80) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:132]
    node _hitVec_WIRE_21 = io_md_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{46,46}]
    skip
    skip
    node _hitVec_T_84 = bits(_hitVec_WIRE_21, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    skip
    skip
    skip
    node _hitVec_WIRE_20_flag = _hitVec_T_84 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{46,46}]
    node _hitVec_WIRE_23 = _hitVec_WIRE_20_flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{71,71}]
    node _hitVec_T_88 = bits(_hitVec_WIRE_23, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _hitVec_WIRE_25 = io_md_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{100,100}]
    skip
    skip
    skip
    skip
    node _hitVec_T_100 = bits(_hitVec_WIRE_25, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    skip
    node _hitVec_WIRE_24_asid = _hitVec_T_100 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{100,100}]
    node _hitVec_T_102 = eq(_hitVec_WIRE_24_asid, satp_asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:117]
    node _hitVec_WIRE_22_v = _hitVec_T_88 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{71,71}]
    node _hitVec_T_103 = and(_hitVec_WIRE_22_v, _hitVec_T_102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:86]
    node _hitVec_WIRE_27 = io_md_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{152,152}]
    skip
    skip
    skip
    node _hitVec_T_107 = bits(_hitVec_WIRE_27, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    skip
    skip
    node _hitVec_WIRE_29 = io_md_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{180,180}]
    skip
    skip
    skip
    skip
    skip
    node _hitVec_T_115 = bits(_hitVec_WIRE_29, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node hitVec_hi_2 = cat(vpn_vpn2, vpn_vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_116 = cat(hitVec_hi_2, vpn_vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_WIRE_26_mask = _hitVec_T_107 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{152,152}]
    node _hitVec_T_117 = cat(UInt<9>("h1ff"), _hitVec_WIRE_26_mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_WIRE_28_vpn = _hitVec_T_115 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{180,180}]
    node _hitVec_T_118 = and(_hitVec_T_117, _hitVec_WIRE_28_vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_119 = cat(UInt<9>("h1ff"), _hitVec_WIRE_26_mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_120 = and(_hitVec_T_119, _hitVec_T_116) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_121 = eq(_hitVec_T_118, _hitVec_T_120) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_122 = and(_hitVec_T_103, _hitVec_T_121) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:132]
    node _hitVec_WIRE_31 = io_md_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{46,46}]
    skip
    skip
    node _hitVec_T_125 = bits(_hitVec_WIRE_31, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:46]
    skip
    skip
    skip
    node _hitVec_WIRE_30_flag = _hitVec_T_125 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{46,46}]
    node _hitVec_WIRE_33 = _hitVec_WIRE_30_flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{71,71}]
    node _hitVec_T_129 = bits(_hitVec_WIRE_33, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:71]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _hitVec_WIRE_35 = io_md_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{100,100}]
    skip
    skip
    skip
    skip
    node _hitVec_T_141 = bits(_hitVec_WIRE_35, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:100]
    skip
    node _hitVec_WIRE_34_asid = _hitVec_T_141 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{100,100}]
    node _hitVec_T_143 = eq(_hitVec_WIRE_34_asid, satp_asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:117]
    node _hitVec_WIRE_32_v = _hitVec_T_129 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{71,71}]
    node _hitVec_T_144 = and(_hitVec_WIRE_32_v, _hitVec_T_143) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:86]
    node _hitVec_WIRE_37 = io_md_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{152,152}]
    skip
    skip
    skip
    node _hitVec_T_148 = bits(_hitVec_WIRE_37, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:152]
    skip
    skip
    node _hitVec_WIRE_39 = io_md_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{180,180}]
    skip
    skip
    skip
    skip
    skip
    node _hitVec_T_156 = bits(_hitVec_WIRE_39, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:180]
    node hitVec_hi_3 = cat(vpn_vpn2, vpn_vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_T_157 = cat(hitVec_hi_3, vpn_vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:201]
    node _hitVec_WIRE_36_mask = _hitVec_T_148 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{152,152}]
    node _hitVec_T_158 = cat(UInt<9>("h1ff"), _hitVec_WIRE_36_mask) @[src/main/scala/nutcore/mem/TLB.scala 131:9]
    node _hitVec_WIRE_38_vpn = _hitVec_T_156 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{180,180}]
    node _hitVec_T_159 = and(_hitVec_T_158, _hitVec_WIRE_38_vpn) @[src/main/scala/nutcore/mem/TLB.scala 131:37]
    node _hitVec_T_160 = cat(UInt<9>("h1ff"), _hitVec_WIRE_36_mask) @[src/main/scala/nutcore/mem/TLB.scala 131:56]
    node _hitVec_T_161 = and(_hitVec_T_160, _hitVec_T_157) @[src/main/scala/nutcore/mem/TLB.scala 131:84]
    node _hitVec_T_162 = eq(_hitVec_T_159, _hitVec_T_161) @[src/main/scala/nutcore/mem/TLB.scala 131:48]
    node _hitVec_T_163 = and(_hitVec_T_144, _hitVec_T_162) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:132]
    node _hitVec_WIRE_40_1 = _hitVec_T_81 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{23,23}]
    node _hitVec_WIRE_40_0 = _hitVec_T_40 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{23,23}]
    node hitVec_lo = cat(_hitVec_WIRE_40_1, _hitVec_WIRE_40_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:211]
    node _hitVec_WIRE_40_3 = _hitVec_T_163 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{23,23}]
    node _hitVec_WIRE_40_2 = _hitVec_T_122 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:{23,23}]
    node hitVec_hi_4 = cat(_hitVec_WIRE_40_3, _hitVec_WIRE_40_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:211]
    node hitVec = cat(hitVec_hi_4, hitVec_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 209:211]
    node _hit_T = orr(hitVec) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 210:35]
    node hit = and(io_in_valid, _hit_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 210:25]
    node _miss_T = orr(hitVec) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 211:37]
    node _miss_T_1 = eq(_miss_T, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 211:29]
    node miss = and(io_in_valid, _miss_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 211:26]
    reg victimWaymask_lfsr : UInt<64>, clock with :
      reset => (UInt<1>("h0"), victimWaymask_lfsr) @[src/main/scala/utils/LFSR64.scala 25:23]
    node _victimWaymask_xor_T = bits(victimWaymask_lfsr, 0, 0) @[src/main/scala/utils/LFSR64.scala 26:19]
    node _victimWaymask_xor_T_1 = bits(victimWaymask_lfsr, 1, 1) @[src/main/scala/utils/LFSR64.scala 26:29]
    node _victimWaymask_xor_T_2 = xor(_victimWaymask_xor_T, _victimWaymask_xor_T_1) @[src/main/scala/utils/LFSR64.scala 26:23]
    node _victimWaymask_xor_T_3 = bits(victimWaymask_lfsr, 3, 3) @[src/main/scala/utils/LFSR64.scala 26:39]
    node _victimWaymask_xor_T_4 = xor(_victimWaymask_xor_T_2, _victimWaymask_xor_T_3) @[src/main/scala/utils/LFSR64.scala 26:33]
    node _victimWaymask_xor_T_5 = bits(victimWaymask_lfsr, 4, 4) @[src/main/scala/utils/LFSR64.scala 26:49]
    node victimWaymask_xor = xor(_victimWaymask_xor_T_4, _victimWaymask_xor_T_5) @[src/main/scala/utils/LFSR64.scala 26:43]
    node _victimWaymask_lfsr_T = eq(victimWaymask_lfsr, UInt<1>("h0")) @[src/main/scala/utils/LFSR64.scala 28:24]
    node _victimWaymask_lfsr_T_1 = bits(victimWaymask_lfsr, 63, 1) @[src/main/scala/utils/LFSR64.scala 28:51]
    node _victimWaymask_lfsr_T_2 = cat(victimWaymask_xor, _victimWaymask_lfsr_T_1) @[src/main/scala/utils/LFSR64.scala 28:41]
    node _victimWaymask_lfsr_T_3 = mux(_victimWaymask_lfsr_T, UInt<1>("h1"), _victimWaymask_lfsr_T_2) @[src/main/scala/utils/LFSR64.scala 28:18]
    node _GEN_0 = mux(UInt<1>("h1"), _victimWaymask_lfsr_T_3, victimWaymask_lfsr) @[src/main/scala/utils/LFSR64.scala 27:22 28:12 25:23]
    node _victimWaymask_T = bits(victimWaymask_lfsr, 1, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 213:53]
    node victimWaymask = dshl(UInt<1>("h1"), _victimWaymask_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 213:42]
    node waymask = mux(hit, hitVec, victimWaymask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 214:20]
    node _hitMeta_T = bits(waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_1 = bits(waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_2 = bits(waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_3 = bits(waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitMeta_T_4 = mux(_hitMeta_T, io_md_0, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_5 = mux(_hitMeta_T_1, io_md_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_6 = mux(_hitMeta_T_2, io_md_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_7 = mux(_hitMeta_T_3, io_md_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_8 = or(_hitMeta_T_4, _hitMeta_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_9 = or(_hitMeta_T_8, _hitMeta_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_T_10 = or(_hitMeta_T_9, _hitMeta_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitMeta_WIRE = _hitMeta_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _hitMeta_WIRE_2 = _hitMeta_WIRE @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:{44,44}]
    skip
    node _hitMeta_T_12 = bits(_hitMeta_WIRE_2, 120, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:44]
    node _hitMeta_WIRE_1_meta = _hitMeta_T_12 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:{44,44}]
    node _hitMeta_WIRE_3 = _hitMeta_WIRE_1_meta @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:{70,70}]
    node _hitMeta_T_13 = bits(_hitMeta_WIRE_3, 7, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    node _hitMeta_T_14 = bits(_hitMeta_WIRE_3, 25, 8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    node _hitMeta_T_15 = bits(_hitMeta_WIRE_3, 41, 26) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    node _hitMeta_T_16 = bits(_hitMeta_WIRE_3, 68, 42) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:70]
    node _hitData_T = bits(waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_1 = bits(waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_2 = bits(waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_3 = bits(waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _hitData_T_4 = mux(_hitData_T, io_md_0, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_5 = mux(_hitData_T_1, io_md_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_6 = mux(_hitData_T_2, io_md_2, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_7 = mux(_hitData_T_3, io_md_3, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_8 = or(_hitData_T_4, _hitData_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_9 = or(_hitData_T_8, _hitData_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_T_10 = or(_hitData_T_9, _hitData_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _hitData_WIRE = _hitData_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _hitData_WIRE_2 = _hitData_WIRE @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:{44,44}]
    node _hitData_T_11 = bits(_hitData_WIRE_2, 51, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:44]
    skip
    node _hitData_WIRE_1_data = _hitData_T_11 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:{44,44}]
    node _hitData_WIRE_3 = _hitData_WIRE_1_data @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:{70,70}]
    node _hitData_T_13 = bits(_hitData_WIRE_3, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:70]
    node _hitData_T_14 = bits(_hitData_WIRE_3, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:70]
    node hitMeta_flag = _hitMeta_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:{70,70}]
    node _hitFlag_WIRE = hitMeta_flag @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:{38,38}]
    node _hitFlag_T = bits(_hitFlag_WIRE, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_1 = bits(_hitFlag_WIRE, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_2 = bits(_hitFlag_WIRE, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_3 = bits(_hitFlag_WIRE, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_4 = bits(_hitFlag_WIRE, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_5 = bits(_hitFlag_WIRE, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_6 = bits(_hitFlag_WIRE, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node _hitFlag_T_7 = bits(_hitFlag_WIRE, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:38]
    node hitFlag_a = _hitFlag_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:{38,38}]
    node _hitWB_T = eq(hitFlag_a, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:23]
    node hitFlag_d = _hitFlag_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:{38,38}]
    node _hitWB_T_1 = eq(hitFlag_d, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:37]
    node _hitWB_T_2 = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _hitWB_T_3 = and(_hitWB_T_1, _hitWB_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:48]
    node _hitWB_T_4 = or(_hitWB_T, _hitWB_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:34]
    node _hitWB_T_5 = and(hit, _hitWB_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:19]
    node hitinstrPF = UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 225:{28,28}]
    node _hitWB_T_6 = eq(hitinstrPF, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:69]
    node _hitWB_T_7 = and(_hitWB_T_5, _hitWB_T_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:66]
    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 253:22]
    node _T_4 = eq(UInt<3>("h0"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _hitCheck_T = eq(io_pf_priviledgeMode, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:62]
    node hitFlag_u = _hitFlag_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:{38,38}]
    node _hitCheck_T_1 = eq(hitFlag_u, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:75]
    node _hitCheck_T_2 = and(_hitCheck_T, _hitCheck_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:72]
    node _hitCheck_T_3 = eq(_hitCheck_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:42]
    node _hitCheck_T_4 = and(hit, _hitCheck_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:39]
    node _hitCheck_T_5 = eq(io_pf_priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:110]
    node _hitCheck_T_6 = and(_hitCheck_T_5, hitFlag_u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:120]
    node _hitCheck_T_7 = eq(io_pf_status_sum, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:137]
    node _hitCheck_T_8 = or(_hitCheck_T_7, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:152]
    node _hitCheck_T_9 = and(_hitCheck_T_6, _hitCheck_T_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:133]
    node _hitCheck_T_10 = eq(_hitCheck_T_9, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:90]
    node hitCheck = and(_hitCheck_T_4, _hitCheck_T_10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 231:87]
    node _hitADCheck_T = eq(hitFlag_a, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 232:67]
    node _hitADCheck_T_1 = eq(hitFlag_d, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 232:81]
    node _hitADCheck_T_2 = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _hitADCheck_T_3 = and(_hitADCheck_T_1, _hitADCheck_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 232:92]
    node hitADCheck = or(_hitADCheck_T, _hitADCheck_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 232:78]
    node _hitLoad_T = eq(hitADCheck, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:29]
    node _hitLoad_T_1 = and(hitCheck, _hitLoad_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:26]
    node hitFlag_r = _hitFlag_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:{38,38}]
    node hitFlag_x = _hitFlag_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:{38,38}]
    node _hitLoad_T_2 = and(io_pf_status_mxr, hitFlag_x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:72]
    node _hitLoad_T_3 = or(hitFlag_r, _hitLoad_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:55]
    node hitLoad = and(_hitLoad_T_1, _hitLoad_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 234:41]
    node _loadPF_T = eq(hitLoad, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:15]
    node _loadPF_T_1 = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _loadPF_T_2 = eq(_loadPF_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _loadPF_T_3 = bits(io_in_bits_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _loadPF_T_4 = eq(_loadPF_T_3, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _loadPF_T_5 = and(_loadPF_T_2, _loadPF_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _loadPF_T_6 = and(_loadPF_T, _loadPF_T_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:24]
    node _loadPF_T_7 = and(_loadPF_T_6, hit) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:40]
    node isAMO = ISAMO @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 237:23]
    node _loadPF_T_8 = eq(isAMO, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:50]
    node _loadPF_T_9 = and(_loadPF_T_7, _loadPF_T_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:47]
    node _T_9 = eq(UInt<3>("h1"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _T_11 = eq(UInt<3>("h2"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _T_12 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg needFlush : UInt<1>, clock with :
      reset => (UInt<1>("h0"), needFlush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 266:26]
    node isFlush = or(needFlush, io_flush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 268:27]
    node _memRdata_WIRE = io_mem_resp_bits_rdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node _memRdata_T_7 = bits(_memRdata_WIRE, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node memRdata_flag_d = _memRdata_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node _memRdata_T_6 = bits(_memRdata_WIRE, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node memRdata_flag_a = _memRdata_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node missflag_hi_hi = cat(memRdata_flag_d, memRdata_flag_a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node _memRdata_T_5 = bits(_memRdata_WIRE, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node memRdata_flag_g = _memRdata_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node _memRdata_T_4 = bits(_memRdata_WIRE, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node memRdata_flag_u = _memRdata_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node missflag_hi_lo = cat(memRdata_flag_g, memRdata_flag_u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node missflag_hi = cat(missflag_hi_hi, missflag_hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node _memRdata_T_3 = bits(_memRdata_WIRE, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node memRdata_flag_x = _memRdata_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node _memRdata_T_2 = bits(_memRdata_WIRE, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node memRdata_flag_w = _memRdata_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node missflag_lo_hi = cat(memRdata_flag_x, memRdata_flag_w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node _memRdata_T_1 = bits(_memRdata_WIRE, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node memRdata_flag_r = _memRdata_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node _memRdata_T = bits(_memRdata_WIRE, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node memRdata_flag_v = _memRdata_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node missflag_lo_lo = cat(memRdata_flag_r, memRdata_flag_v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node missflag_lo = cat(missflag_lo_hi, missflag_lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node _missflag_T = cat(missflag_hi, missflag_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node _missflag_WIRE = _missflag_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:{44,44}]
    node _missflag_T_2 = bits(_missflag_WIRE, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node missflag_r = _missflag_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:{44,44}]
    node _missflag_T_4 = bits(_missflag_WIRE, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node missflag_x = _missflag_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:{44,44}]
    node _T_13 = or(missflag_r, missflag_x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:34]
    node _T_14 = eq(_T_13, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:21]
    reg level : UInt<2>, clock with :
      reset => (UInt<1>("h0"), level) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 254:22]
    node _T_15 = eq(level, UInt<2>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:58]
    node _T_16 = eq(level, UInt<2>("h2")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:73]
    node _T_17 = or(_T_15, _T_16) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:65]
    node _T_18 = and(_T_14, _T_17) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:49]
    node _missflag_T_1 = bits(_missflag_WIRE, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node missflag_v = _missflag_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:{44,44}]
    node _T_19 = eq(missflag_v, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:16]
    node _T_20 = eq(missflag_r, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:32]
    node _missflag_T_3 = bits(_missflag_WIRE, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node missflag_w = _missflag_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:{44,44}]
    node _T_21 = and(_T_20, missflag_w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:44]
    node _T_22 = or(_T_19, _T_21) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:28]
    node _loadPF_T_10 = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _loadPF_T_11 = eq(_loadPF_T_10, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _loadPF_T_12 = bits(io_in_bits_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _loadPF_T_13 = eq(_loadPF_T_12, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _loadPF_T_14 = and(_loadPF_T_11, _loadPF_T_13) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _loadPF_T_15 = eq(isAMO, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 308:41]
    node _loadPF_T_16 = and(_loadPF_T_14, _loadPF_T_15) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 308:38]
    node _GEN_19 = mux(_T_22, _loadPF_T_16, _loadPF_T_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:12 304:60 308:22]
    node _T_37 = neq(level, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 319:27]
    node _permCheck_T = eq(io_pf_priviledgeMode, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:61]
    node _missflag_T_5 = bits(_missflag_WIRE, 4, 4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node missflag_u = _missflag_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:{44,44}]
    node _permCheck_T_1 = eq(missflag_u, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:74]
    node _permCheck_T_2 = and(_permCheck_T, _permCheck_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:71]
    node _permCheck_T_3 = eq(_permCheck_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:41]
    node _permCheck_T_4 = and(missflag_v, _permCheck_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:38]
    node _permCheck_T_5 = eq(io_pf_priviledgeMode, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:110]
    node _permCheck_T_6 = and(_permCheck_T_5, missflag_u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:120]
    node _permCheck_T_7 = eq(io_pf_status_sum, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:138]
    node _permCheck_T_8 = or(_permCheck_T_7, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:153]
    node _permCheck_T_9 = and(_permCheck_T_6, _permCheck_T_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:134]
    node _permCheck_T_10 = eq(_permCheck_T_9, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:90]
    node permCheck = and(_permCheck_T_4, _permCheck_T_10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 320:87]
    node _missflag_T_7 = bits(_missflag_WIRE, 6, 6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node missflag_a = _missflag_T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:{44,44}]
    node _permAD_T = eq(missflag_a, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 321:71]
    node _missflag_T_8 = bits(_missflag_WIRE, 7, 7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    node missflag_d = _missflag_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:{44,44}]
    node _permAD_T_1 = eq(missflag_d, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 321:87]
    node _permAD_T_2 = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _permAD_T_3 = and(_permAD_T_1, _permAD_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 321:99]
    node permAD = or(_permAD_T, _permAD_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 321:83]
    node _permLoad_T = eq(permAD, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 323:39]
    node _permLoad_T_1 = and(permCheck, _permLoad_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 323:36]
    node _permLoad_T_2 = and(io_pf_status_mxr, missflag_x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 323:79]
    node _permLoad_T_3 = or(missflag_r, _permLoad_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 323:62]
    node permLoad = and(_permLoad_T_1, _permLoad_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 323:47]
    node _T_38 = eq(permLoad, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 337:19]
    node _T_39 = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_40 = eq(_T_39, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_41 = bits(io_in_bits_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_42 = eq(_T_41, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_43 = and(_T_40, _T_42) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_44 = and(_T_38, _T_43) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 337:29]
    node _permStore_T = eq(permAD, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 324:40]
    node _permStore_T_1 = and(permCheck, _permStore_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 324:37]
    node permStore = and(_permStore_T_1, missflag_w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 324:48]
    node _T_45 = eq(permStore, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 337:50]
    node _T_46 = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _T_47 = and(_T_45, _T_46) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 337:61]
    node _T_48 = or(_T_44, _T_47) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 337:46]
    node _loadPF_T_17 = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _loadPF_T_18 = eq(_loadPF_T_17, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _loadPF_T_19 = bits(io_in_bits_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _loadPF_T_20 = eq(_loadPF_T_19, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _loadPF_T_21 = and(_loadPF_T_18, _loadPF_T_20) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _loadPF_T_22 = eq(isAMO, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 339:41]
    node _loadPF_T_23 = and(_loadPF_T_21, _loadPF_T_22) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 339:38]
    node _GEN_23 = mux(_T_48, _loadPF_T_23, _loadPF_T_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:12 337:80 339:22]
    node _GEN_29 = mux(_T_37, _GEN_23, _loadPF_T_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:12 319:36]
    node _GEN_35 = mux(_T_18, _GEN_19, _GEN_29) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:82]
    node _GEN_44 = mux(isFlush, _loadPF_T_9, _GEN_35) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:12 300:24]
    node _GEN_54 = mux(_T_12, _GEN_44, _loadPF_T_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:12 299:31]
    node _GEN_78 = mux(_T_11, _GEN_54, _loadPF_T_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:12 275:18]
    node _GEN_91 = mux(_T_9, _loadPF_T_9, _GEN_78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:12 275:18]
    node _GEN_107 = mux(_T_4, _loadPF_T_9, _GEN_91) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 247:12 275:18]
    node loadPF = _GEN_107 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 216:24]
    node _hitStore_T = eq(hitADCheck, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 235:30]
    node _hitStore_T_1 = and(hitCheck, _hitStore_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 235:27]
    node hitFlag_w = _hitFlag_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:{38,38}]
    node hitStore = and(_hitStore_T_1, hitFlag_w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 235:42]
    node _storePF_T = eq(hitStore, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:17]
    node _storePF_T_1 = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _storePF_T_2 = and(_storePF_T, _storePF_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:27]
    node _storePF_T_3 = and(_storePF_T_2, hit) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:44]
    node _storePF_T_4 = eq(hitLoad, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:56]
    node _storePF_T_5 = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _storePF_T_6 = eq(_storePF_T_5, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _storePF_T_7 = bits(io_in_bits_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _storePF_T_8 = eq(_storePF_T_7, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _storePF_T_9 = and(_storePF_T_6, _storePF_T_8) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _storePF_T_10 = and(_storePF_T_4, _storePF_T_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:65]
    node _storePF_T_11 = and(_storePF_T_10, hit) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:81]
    node _storePF_T_12 = and(_storePF_T_11, isAMO) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:88]
    node _storePF_T_13 = or(_storePF_T_3, _storePF_T_12) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:52]
    node _storePF_T_14 = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _storePF_T_15 = or(_storePF_T_14, isAMO) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 309:40]
    node _GEN_20 = mux(_T_22, _storePF_T_15, _storePF_T_13) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:13 304:60 309:23]
    node _storePF_T_16 = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _storePF_T_17 = or(_storePF_T_16, isAMO) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 340:40]
    node _GEN_24 = mux(_T_48, _storePF_T_17, _storePF_T_13) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:13 337:80 340:23]
    node _GEN_30 = mux(_T_37, _GEN_24, _storePF_T_13) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:13 319:36]
    node _GEN_36 = mux(_T_18, _GEN_20, _GEN_30) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:82]
    node _GEN_45 = mux(isFlush, _storePF_T_13, _GEN_36) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:13 300:24]
    node _GEN_55 = mux(_T_12, _GEN_45, _storePF_T_13) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:13 299:31]
    node _GEN_79 = mux(_T_11, _GEN_55, _storePF_T_13) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:13 275:18]
    node _GEN_92 = mux(_T_9, _storePF_T_13, _GEN_79) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:13 275:18]
    node _GEN_108 = mux(_T_4, _storePF_T_13, _GEN_92) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 248:13 275:18]
    node storePF = _GEN_108 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 217:25]
    node _hitWB_T_8 = or(loadPF, storePF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:93]
    node _hitWB_T_9 = or(io_pf_loadPF, io_pf_storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    node _hitWB_T_10 = or(_hitWB_T_8, _hitWB_T_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:104]
    node _hitWB_T_11 = eq(_hitWB_T_10, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:84]
    node hitWB = and(_hitWB_T_7, _hitWB_T_11) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 226:81]
    node _hitRefillFlag_T = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node hitRefillFlag_hi = cat(_hitRefillFlag_T, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:26]
    node _hitRefillFlag_T_1 = cat(hitRefillFlag_hi, UInt<6>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:26]
    node hitFlag_v = _hitFlag_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:{38,38}]
    node hitRefillFlag_lo_lo = cat(hitFlag_r, hitFlag_v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag_lo_hi = cat(hitFlag_x, hitFlag_w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag_lo = cat(hitRefillFlag_lo_hi, hitRefillFlag_lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitFlag_g = _hitFlag_T_5 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 222:{38,38}]
    node hitRefillFlag_hi_lo = cat(hitFlag_g, hitFlag_u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag_hi_hi = cat(hitFlag_d, hitFlag_a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag_hi_1 = cat(hitRefillFlag_hi_hi, hitRefillFlag_hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node _hitRefillFlag_T_2 = cat(hitRefillFlag_hi_1, hitRefillFlag_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:79]
    node hitRefillFlag = or(_hitRefillFlag_T_1, _hitRefillFlag_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 227:69]
    node hitWBStore_lo = cat(UInt<2>("h0"), hitRefillFlag) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:33]
    node hitData_ppn = _hitData_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:{70,70}]
    node hitWBStore_hi = cat(UInt<10>("h0"), hitData_ppn) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:33]
    node _hitWBStore_T = cat(hitWBStore_hi, hitWBStore_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:33]
    reg hitWBStore : UInt<40>, clock with :
      reset => (UInt<1>("h0"), hitWBStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:29]
    node _GEN_1 = mux(hitWB, _hitWBStore_T, hitWBStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 228:{29,29,29}]
    node _hitExec_T = eq(hitADCheck, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 233:29]
    node _hitExec_T_1 = and(hitCheck, _hitExec_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 233:26]
    node hitExec = and(_hitExec_T_1, hitFlag_x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 233:41]
    reg io_pf_loadPF_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_pf_loadPF_REG) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:26]
    reg io_pf_storePF_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_pf_storePF_REG) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 243:27]
    reg memRespStore : UInt<64>, clock with :
      reset => (UInt<1>("h0"), memRespStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 256:25]
    reg missMaskStore : UInt<18>, clock with :
      reset => (UInt<1>("h0"), missMaskStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 258:26]
    node _memRdata_T_8 = bits(_memRdata_WIRE, 9, 8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_9 = bits(_memRdata_WIRE, 29, 10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    node _memRdata_T_10 = bits(_memRdata_WIRE, 63, 30) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:49]
    reg raddr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:18]
    node _alreadyOutFire_T = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg alreadyOutFire : UInt<1>, clock with :
      reset => (UInt<1>("h0"), alreadyOutFire) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:33]
    node _GEN_2 = mux(_alreadyOutFire_T, UInt<1>("h1"), alreadyOutFire) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:{33,33,33}]
    node _T = neq(state, UInt<3>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:27]
    node _T_1 = and(io_flush, _T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 269:17]
    node _GEN_3 = mux(_T_1, UInt<1>("h1"), needFlush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 266:26 269:{40,52}]
    node _T_2 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_3 = and(_T_2, needFlush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:21]
    node _GEN_4 = mux(_T_3, UInt<1>("h0"), _GEN_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 270:{35,47}]
    reg missIPF : UInt<1>, clock with :
      reset => (UInt<1>("h0"), missIPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 272:24]
    node _T_5 = eq(io_flush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:13]
    node _T_6 = and(_T_5, hitWB) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:22]
    node _T_7 = eq(io_flush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:27]
    node _T_8 = and(miss, _T_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:24]
    node satp_ppn = _satp_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 200:{30,30}]
    node _raddr_T = cat(satp_ppn, vpn_vpn2) @[src/main/scala/nutcore/mem/TLB.scala 89:12]
    node _raddr_T_1 = cat(_raddr_T, UInt<3>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 89:8]
    node _GEN_5 = mux(_T_8, UInt<3>("h1"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:37 282:15 253:22]
    node _GEN_6 = mux(_T_8, _raddr_T_1, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:37 283:15 262:18]
    node _GEN_7 = mux(_T_8, UInt<2>("h3"), level) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:37 284:15 254:22]
    node _GEN_8 = mux(_T_8, UInt<1>("h0"), _GEN_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:37 285:19]
    node _GEN_9 = mux(_T_8, UInt<1>("h0"), _GEN_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 281:37 286:24]
    node _GEN_10 = mux(_T_6, UInt<3>("h3"), _GEN_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:32 278:15]
    node _GEN_11 = mux(_T_6, UInt<1>("h0"), _GEN_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:32 279:19]
    node _GEN_12 = mux(_T_6, UInt<1>("h0"), _GEN_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 277:32 280:24]
    node _GEN_13 = mux(_T_6, raddr, _GEN_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:18 277:32]
    node _GEN_14 = mux(_T_6, level, _GEN_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 254:22 277:32]
    node _T_10 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_15 = mux(_T_10, UInt<3>("h2"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 253:22 294:{36,44}]
    node _GEN_16 = mux(isFlush, UInt<3>("h0"), _GEN_15) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 291:22 292:15]
    node _GEN_17 = mux(isFlush, UInt<1>("h0"), _GEN_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 291:22 293:19]
    node _missflag_T_6 = bits(_missflag_WIRE, 5, 5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:44]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_23 = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_24 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_25 = eq(_T_24, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_26 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_27 = eq(_T_26, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    skip
    skip
    skip
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_28 = and(UInt<1>("h1"), enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_29 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_30 = eq(_T_29, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    skip
    skip
    skip
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_31 = and(UInt<1>("h1"), enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_32 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_33 = eq(_T_32, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    skip
    skip
    skip
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_34 = and(UInt<1>("h1"), enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_35 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_36 = eq(_T_35, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _raddr_T_2 = eq(level, UInt<2>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 317:57]
    node _raddr_T_3 = mux(_raddr_T_2, vpn_vpn1, vpn_vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 317:50]
    node memRdata_ppn = _memRdata_T_9 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node _raddr_T_4 = cat(memRdata_ppn, _raddr_T_3) @[src/main/scala/nutcore/mem/TLB.scala 89:12]
    node _raddr_T_5 = cat(_raddr_T_4, UInt<3>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 89:8]
    node _GEN_18 = mux(_T_22, UInt<3>("h5"), UInt<3>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 304:60 305:73 316:19]
    node _GEN_21 = mux(_T_22, raddr, _raddr_T_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:18 304:60 317:19]
    skip
    skip
    skip
    node _updateData_T = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node updateData_lo = cat(UInt<1>("h1"), UInt<6>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 326:31]
    node updateData_hi = cat(UInt<56>("h0"), _updateData_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 326:31]
    node updateData = cat(updateData_hi, updateData_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 326:31]
    node _missRefillFlag_T = bits(io_in_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node missRefillFlag_hi = cat(_missRefillFlag_T, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:32]
    node _missRefillFlag_T_1 = cat(missRefillFlag_hi, UInt<6>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:32]
    node missRefillFlag_lo_lo = cat(missflag_r, missflag_v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
    node missRefillFlag_lo_hi = cat(missflag_x, missflag_w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
    node missRefillFlag_lo = cat(missRefillFlag_lo_hi, missRefillFlag_lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
    node missflag_g = _missflag_T_6 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 298:{44,44}]
    node missRefillFlag_hi_lo = cat(missflag_g, missflag_u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
    node missRefillFlag_hi_hi = cat(missflag_d, missflag_a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
    node missRefillFlag_hi_1 = cat(missRefillFlag_hi_hi, missRefillFlag_hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
    node _missRefillFlag_T_2 = cat(missRefillFlag_hi_1, missRefillFlag_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:79]
    node _missRefillFlag_T_3 = or(_missRefillFlag_T_1, _missRefillFlag_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 327:68]
    node _memRespStore_T = or(io_mem_resp_bits_rdata, updateData) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 328:50]
    node _state_T = mux(UInt<1>("h0"), UInt<3>("h3"), UInt<3>("h4")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 342:27]
    node _GEN_22 = mux(_T_48, UInt<3>("h5"), _state_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 337:80 338:21 342:21]
    node _GEN_25 = mux(_T_48, UInt<1>("h0"), UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 259:32 337:80 343:30]
    node _missMask_T = eq(level, UInt<2>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 346:32]
    node _missMask_T_1 = eq(level, UInt<2>("h2")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 346:65]
    node _missMask_T_2 = mux(_missMask_T_1, UInt<18>("h3fe00"), UInt<18>("h3ffff")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 346:59]
    node _missMask_T_3 = mux(_missMask_T, UInt<18>("h0"), _missMask_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 346:26]
    node _GEN_26 = mux(_T_37, _missRefillFlag_T_3, UInt<8>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 319:36 327:26 260:32]
    node _GEN_27 = mux(_T_37, _memRespStore_T, memRespStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 319:36 328:24 256:25]
    node _GEN_28 = mux(_T_37, _GEN_22, state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 253:22 319:36]
    node _GEN_31 = mux(_T_37, _GEN_25, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 259:32 319:36]
    node _GEN_32 = mux(_T_37, _missMask_T_3, UInt<18>("h3ffff")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 319:36 346:20 257:26]
    node _GEN_41 = mux(_T_18, UInt<18>("h3ffff"), _GEN_32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 257:26 303:82]
    node _GEN_50 = mux(isFlush, UInt<18>("h3ffff"), _GEN_41) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 300:24 257:26]
    node _GEN_60 = mux(_T_12, _GEN_50, UInt<18>("h3ffff")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 257:26 299:31]
    node _GEN_84 = mux(_T_11, _GEN_60, UInt<18>("h3ffff")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 257:26]
    node _GEN_97 = mux(_T_9, UInt<18>("h3ffff"), _GEN_84) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 257:26]
    node _GEN_112 = mux(_T_4, UInt<18>("h3ffff"), _GEN_97) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 257:26]
    node missMask = _GEN_112 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 257:26]
    node _GEN_33 = mux(_T_37, missMask, missMaskStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 319:36 347:25 258:26]
    node _GEN_34 = mux(_T_18, _GEN_18, _GEN_28) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 303:82]
    node _GEN_37 = mux(_T_18, _GEN_21, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:18 303:82]
    node _GEN_38 = mux(_T_18, UInt<8>("h0"), _GEN_26) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 260:32 303:82]
    node _GEN_39 = mux(_T_18, memRespStore, _GEN_27) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 256:25 303:82]
    node _GEN_40 = mux(_T_18, UInt<1>("h0"), _GEN_31) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 259:32 303:82]
    node _GEN_42 = mux(_T_18, missMaskStore, _GEN_33) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 258:26 303:82]
    node _GEN_43 = mux(isFlush, UInt<3>("h0"), _GEN_34) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 300:24 301:17]
    node _GEN_46 = mux(isFlush, raddr, _GEN_37) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:18 300:24]
    node _GEN_47 = mux(isFlush, UInt<8>("h0"), _GEN_38) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 300:24 260:32]
    node _GEN_48 = mux(isFlush, memRespStore, _GEN_39) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 300:24 256:25]
    node _GEN_49 = mux(isFlush, UInt<1>("h0"), _GEN_40) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 300:24 259:32]
    node _GEN_51 = mux(isFlush, missMaskStore, _GEN_42) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 300:24 258:26]
    node _level_T = sub(level, UInt<1>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 349:24]
    node _level_T_1 = tail(_level_T, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 349:24]
    node _GEN_52 = mux(_T_12, _GEN_43, state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 253:22 299:31]
    node _GEN_53 = mux(_T_12, _GEN_17, _GEN_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 299:31]
    node _GEN_56 = mux(_T_12, _GEN_46, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:18 299:31]
    node _GEN_57 = mux(_T_12, _GEN_47, UInt<8>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 299:31 260:32]
    node _GEN_58 = mux(_T_12, _GEN_48, memRespStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 256:25 299:31]
    node _GEN_59 = mux(_T_12, _GEN_49, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 299:31 259:32]
    node _GEN_61 = mux(_T_12, _GEN_51, missMaskStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 258:26 299:31]
    node _GEN_62 = mux(_T_12, _level_T_1, level) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 299:31 349:15 254:22]
    node _T_49 = eq(UInt<3>("h3"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _T_50 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_63 = mux(_T_50, UInt<3>("h4"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 253:22 357:{36,44}]
    node _GEN_64 = mux(isFlush, UInt<3>("h0"), _GEN_63) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 354:22 355:15]
    node _T_51 = eq(UInt<3>("h4"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _T_52 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_53 = or(_T_52, io_flush) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:42]
    node _T_54 = or(_T_53, alreadyOutFire) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:53]
    node _GEN_65 = mux(_T_54, UInt<3>("h0"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:71 361:13 253:22]
    node _GEN_66 = mux(_T_54, UInt<1>("h0"), missIPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:71 362:15 272:24]
    node _GEN_67 = mux(_T_54, UInt<1>("h0"), _GEN_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 360:71 363:22]
    node _T_55 = eq(UInt<3>("h5"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_68 = mux(_T_55, UInt<3>("h0"), state) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 367:13 253:22]
    node _GEN_69 = mux(_T_51, _GEN_65, _GEN_68) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_70 = mux(_T_51, _GEN_66, missIPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 272:24]
    node _GEN_71 = mux(_T_51, _GEN_67, _GEN_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_72 = mux(_T_49, _GEN_64, _GEN_69) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_73 = mux(_T_49, _GEN_17, _GEN_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_74 = mux(_T_49, missIPF, _GEN_70) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 272:24]
    node _GEN_75 = mux(_T_49, _GEN_2, _GEN_71) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_76 = mux(_T_11, _GEN_52, _GEN_72) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_77 = mux(_T_11, _GEN_53, _GEN_73) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_80 = mux(_T_11, _GEN_56, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:18 275:18]
    node _GEN_81 = mux(_T_11, _GEN_57, UInt<8>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 260:32]
    node _GEN_82 = mux(_T_11, _GEN_58, memRespStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 256:25]
    node _GEN_83 = mux(_T_11, _GEN_59, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 259:32]
    node _GEN_85 = mux(_T_11, _GEN_61, missMaskStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 258:26]
    node _GEN_86 = mux(_T_11, _GEN_62, level) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 254:22]
    node _GEN_87 = mux(_T_11, missIPF, _GEN_74) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 272:24]
    node _GEN_88 = mux(_T_11, _GEN_2, _GEN_75) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_89 = mux(_T_9, _GEN_16, _GEN_76) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_90 = mux(_T_9, _GEN_17, _GEN_77) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_93 = mux(_T_9, raddr, _GEN_80) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 262:18 275:18]
    node _GEN_94 = mux(_T_9, UInt<8>("h0"), _GEN_81) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 260:32]
    node _GEN_95 = mux(_T_9, memRespStore, _GEN_82) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 256:25]
    node _GEN_96 = mux(_T_9, UInt<1>("h0"), _GEN_83) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 259:32]
    node _GEN_98 = mux(_T_9, missMaskStore, _GEN_85) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 258:26]
    node _GEN_99 = mux(_T_9, level, _GEN_86) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 254:22]
    node _GEN_100 = mux(_T_9, missIPF, _GEN_87) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 272:24]
    node _GEN_101 = mux(_T_9, _GEN_2, _GEN_88) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_102 = mux(_T_4, _GEN_10, _GEN_89) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_103 = mux(_T_4, _GEN_11, _GEN_90) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_104 = mux(_T_4, _GEN_12, _GEN_101) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_105 = mux(_T_4, _GEN_13, _GEN_93) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_106 = mux(_T_4, _GEN_14, _GEN_99) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18]
    node _GEN_109 = mux(_T_4, UInt<8>("h0"), _GEN_94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 260:32]
    node _GEN_110 = mux(_T_4, memRespStore, _GEN_95) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 256:25]
    node _GEN_111 = mux(_T_4, UInt<1>("h0"), _GEN_96) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 259:32]
    node _GEN_113 = mux(_T_4, missMaskStore, _GEN_98) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 258:26]
    node _GEN_114 = mux(_T_4, missIPF, _GEN_100) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 275:18 272:24]
    node _cmd_T = eq(state, UInt<3>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 372:23]
    node cmd = mux(_cmd_T, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 372:16]
    node hitData_pteaddr = _hitData_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 221:{70,70}]
    node _T_56 = mux(hitWB, hitData_pteaddr, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 373:35]
    node _T_57 = mux(hitWB, hitWBStore, memRespStore) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 373:138]
    node _io_mem_req_valid_T = eq(state, UInt<3>("h1")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:31]
    node _io_mem_req_valid_T_1 = eq(state, UInt<3>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:57]
    node _io_mem_req_valid_T_2 = or(_io_mem_req_valid_T, _io_mem_req_valid_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:48]
    node _io_mem_req_valid_T_3 = eq(isFlush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:77]
    node _io_mem_req_valid_T_4 = and(_io_mem_req_valid_T_2, _io_mem_req_valid_T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:74]
    node _T_58 = eq(isFlush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:53]
    node missMetaRefill = _GEN_111 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 259:32]
    node _T_59 = and(missMetaRefill, _T_58) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:50]
    node _T_60 = eq(state, UInt<3>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:82]
    node _T_61 = and(hitWB, _T_60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:73]
    node _T_62 = eq(isFlush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:96]
    node _T_63 = and(_T_61, _T_62) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:93]
    node _T_64 = or(_T_59, _T_63) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:63]
    reg REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:33]
    node _WIRE_1 = io_in_bits_addr @[src/main/scala/nutcore/mem/TLB.scala 200:{19,19}]
    skip
    node _T_66 = bits(_WIRE_1, 15, 12) @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    skip
    reg REG_1 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), REG_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:21]
    reg REG_2 : UInt<4>, clock with :
      reset => (UInt<1>("h0"), REG_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:60]
    node hi = cat(vpn_vpn2, vpn_vpn1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:89]
    node _T_68 = cat(hi, vpn_vpn0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:89]
    reg REG_3 : UInt<27>, clock with :
      reset => (UInt<1>("h0"), REG_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:84]
    node hitMeta_asid = _hitMeta_T_15 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:{70,70}]
    node _T_69 = mux(hitWB, hitMeta_asid, satp_asid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:23]
    reg REG_4 : UInt<16>, clock with :
      reset => (UInt<1>("h0"), REG_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:19]
    node hitMeta_mask = _hitMeta_T_14 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:{70,70}]
    node _T_70 = mux(hitWB, hitMeta_mask, missMask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:76]
    reg REG_5 : UInt<18>, clock with :
      reset => (UInt<1>("h0"), REG_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:72]
    node missRefillFlag = _GEN_109 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 260:32]
    node _T_71 = mux(hitWB, hitRefillFlag, missRefillFlag) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:23]
    reg REG_6 : UInt<8>, clock with :
      reset => (UInt<1>("h0"), REG_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:19]
    node _T_72 = mux(hitWB, hitData_ppn, memRdata_ppn) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:81]
    reg REG_7 : UInt<20>, clock with :
      reset => (UInt<1>("h0"), REG_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:77]
    node _T_73 = mux(hitWB, hitData_pteaddr, raddr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 382:27]
    reg REG_8 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), REG_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 382:22]
    node io_mdWrite_wdata_lo_hi = cat(REG_6, REG_7) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    node io_mdWrite_wdata_lo = cat(io_mdWrite_wdata_lo_hi, REG_8) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    node io_mdWrite_wdata_hi_hi = cat(REG_3, REG_4) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    node io_mdWrite_wdata_hi = cat(io_mdWrite_wdata_hi_hi, REG_5) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    node _io_mdWrite_wdata_T = cat(io_mdWrite_wdata_hi, io_mdWrite_wdata_lo) @[src/main/scala/nutcore/mem/TLB.scala 217:22]
    node _io_out_bits_addr_T = bits(io_in_bits_addr, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:63]
    node _io_out_bits_addr_T_1 = cat(hitData_ppn, UInt<12>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:24]
    node _io_out_bits_addr_T_2 = mux(UInt<1>("h1"), UInt<2>("h3"), UInt<2>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:54]
    node io_out_bits_addr_hi = cat(_io_out_bits_addr_T_2, hitMeta_mask) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _io_out_bits_addr_T_3 = cat(io_out_bits_addr_hi, UInt<12>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _io_out_bits_addr_T_4 = and(_io_out_bits_addr_T_1, _io_out_bits_addr_T_3) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _io_out_bits_addr_T_5 = not(_io_out_bits_addr_T_3) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _io_out_bits_addr_T_6 = and(_io_out_bits_addr_T, _io_out_bits_addr_T_5) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _io_out_bits_addr_T_7 = or(_io_out_bits_addr_T_4, _io_out_bits_addr_T_6) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _io_out_bits_addr_WIRE_1 = memRespStore @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:{122,122}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _io_out_bits_addr_T_17 = bits(_io_out_bits_addr_WIRE_1, 29, 10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:122]
    skip
    node _io_out_bits_addr_T_19 = bits(io_in_bits_addr, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:147]
    node _io_out_bits_addr_WIRE_ppn = _io_out_bits_addr_T_17 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:{122,122}]
    node _io_out_bits_addr_T_20 = cat(_io_out_bits_addr_WIRE_ppn, UInt<12>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:24]
    node _io_out_bits_addr_T_21 = mux(UInt<1>("h1"), UInt<2>("h3"), UInt<2>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:54]
    node io_out_bits_addr_hi_1 = cat(_io_out_bits_addr_T_21, missMaskStore) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _io_out_bits_addr_T_22 = cat(io_out_bits_addr_hi_1, UInt<12>("h0")) @[src/main/scala/nutcore/mem/TLB.scala 127:49]
    node _io_out_bits_addr_T_23 = and(_io_out_bits_addr_T_20, _io_out_bits_addr_T_22) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _io_out_bits_addr_T_24 = not(_io_out_bits_addr_T_22) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _io_out_bits_addr_T_25 = and(_io_out_bits_addr_T_19, _io_out_bits_addr_T_24) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _io_out_bits_addr_T_26 = or(_io_out_bits_addr_T_23, _io_out_bits_addr_T_25) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _io_out_bits_addr_T_27 = mux(hit, _io_out_bits_addr_T_7, _io_out_bits_addr_T_26) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:26]
    node _io_out_valid_T = eq(hitWB, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:45]
    node _io_out_valid_T_1 = and(hit, _io_out_valid_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:42]
    node _io_out_valid_T_2 = or(io_pf_loadPF, io_pf_storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    node _io_out_valid_T_3 = or(_io_out_valid_T_2, loadPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:68]
    node _io_out_valid_T_4 = or(_io_out_valid_T_3, storePF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:78]
    node _io_out_valid_T_5 = eq(_io_out_valid_T_4, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:53]
    node _io_out_valid_T_6 = eq(state, UInt<3>("h4")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:97]
    node _io_out_valid_T_7 = mux(_io_out_valid_T_1, _io_out_valid_T_5, _io_out_valid_T_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:37]
    node _io_out_valid_T_8 = and(io_in_valid, _io_out_valid_T_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:31]
    node _io_in_ready_T = eq(state, UInt<3>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:41]
    node _io_in_ready_T_1 = and(io_out_ready, _io_in_ready_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:31]
    node _io_in_ready_T_2 = eq(miss, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:56]
    node _io_in_ready_T_3 = and(_io_in_ready_T_1, _io_in_ready_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:53]
    node _io_in_ready_T_4 = eq(hitWB, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:65]
    node _io_in_ready_T_5 = and(_io_in_ready_T_3, _io_in_ready_T_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:62]
    node _io_in_ready_T_6 = and(_io_in_ready_T_5, io_mdReady) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:72]
    node _io_in_ready_T_7 = or(io_pf_loadPF, io_pf_storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    node _io_in_ready_T_8 = eq(_io_in_ready_T_7, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:90]
    node _io_in_ready_T_9 = eq(loadPF, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:107]
    node _io_in_ready_T_10 = and(_io_in_ready_T_8, _io_in_ready_T_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:104]
    node _io_in_ready_T_11 = eq(storePF, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:118]
    node _io_in_ready_T_12 = and(_io_in_ready_T_10, _io_in_ready_T_11) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:115]
    node _io_in_ready_T_13 = and(_io_in_ready_T_6, _io_in_ready_T_12) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:86]
    node _io_ipf_T = mux(hit, hitinstrPF, missIPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:16]
    node _io_isFinish_T = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_isFinish_T_1 = or(io_pf_loadPF, io_pf_storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    node _io_isFinish_T_2 = or(_io_isFinish_T, _io_isFinish_T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 392:30]
    reg c_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_4) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_8 = add(c_4, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_9 = tail(_c_T_8, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_4 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_74 = and(UInt<1>("h1"), enableDisplay_4) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_75 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_76 = eq(_T_75, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_77 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_78 = eq(_T_77, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_5 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_5) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_10 = add(c_5, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_11 = tail(_c_T_10, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_5 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_79 = and(UInt<1>("h1"), enableDisplay_5) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_80 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_81 = eq(_T_80, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_82 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_83 = eq(_T_82, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node lo_lo = cat(hitFlag_r, hitFlag_v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node lo_hi = cat(hitFlag_x, hitFlag_w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node hi_lo = cat(hitFlag_g, hitFlag_u) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node hi_hi = cat(hitFlag_d, hitFlag_a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node hi_1 = cat(hi_hi, hi_lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    node _T_84 = cat(hi_1, lo) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 396:171]
    reg c_6 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_6) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_12 = add(c_6, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_13 = tail(_c_T_12, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_6 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_85 = and(UInt<1>("h1"), enableDisplay_6) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_86 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_87 = eq(_T_86, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_88 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_89 = eq(_T_88, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node lo_lo_1 = cat(memRdata_flag_r, memRdata_flag_v) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node lo_hi_hi = cat(memRdata_flag_u, memRdata_flag_x) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node lo_hi_1 = cat(lo_hi_hi, memRdata_flag_w) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node lo_1 = cat(lo_hi_1, lo_lo_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node hi_lo_hi = cat(memRdata_flag_d, memRdata_flag_a) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node hi_lo_1 = cat(hi_lo_hi, memRdata_flag_g) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node memRdata_reserved = _memRdata_T_10 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node hi_hi_hi = cat(memRdata_reserved, memRdata_ppn) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node memRdata_rsw = _memRdata_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 261:{49,49}]
    node hi_hi_1 = cat(hi_hi_hi, memRdata_rsw) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node hi_2 = cat(hi_hi_1, hi_lo_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    node _T_90 = cat(hi_2, lo_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 397:145]
    reg c_7 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_7) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_14 = add(c_7, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_15 = tail(_c_T_14, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_7 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_91 = and(UInt<1>("h1"), enableDisplay_7) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_92 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_93 = eq(_T_92, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_94 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_95 = eq(_T_94, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _WIRE_3 = io_md_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{96,96}]
    skip
    skip
    skip
    skip
    skip
    node _T_101 = bits(_WIRE_3, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:96]
    node _WIRE_5 = io_md_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{127,127}]
    skip
    skip
    node _T_104 = bits(_WIRE_5, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:127]
    skip
    skip
    skip
    node _WIRE_7 = io_md_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{159,159}]
    skip
    node _T_109 = bits(_WIRE_7, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:159]
    skip
    skip
    skip
    skip
    node _WIRE_9 = io_md_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{190,190}]
    skip
    skip
    skip
    skip
    skip
    node _T_119 = bits(_WIRE_9, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:190]
    node _WIRE_11 = io_md_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{221,221}]
    skip
    skip
    node _T_122 = bits(_WIRE_11, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:221]
    skip
    skip
    skip
    node _WIRE_13 = io_md_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{253,253}]
    skip
    node _T_127 = bits(_WIRE_13, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:253]
    skip
    skip
    skip
    skip
    node _WIRE_15 = io_md_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{284,284}]
    skip
    skip
    skip
    skip
    skip
    node _T_137 = bits(_WIRE_15, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:284]
    node _WIRE_17 = io_md_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{315,315}]
    skip
    skip
    node _T_140 = bits(_WIRE_17, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:315]
    skip
    skip
    skip
    node _WIRE_19 = io_md_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{347,347}]
    skip
    node _T_145 = bits(_WIRE_19, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:347]
    skip
    skip
    skip
    skip
    node _WIRE_21 = io_md_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{378,378}]
    skip
    skip
    skip
    skip
    skip
    node _T_155 = bits(_WIRE_21, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:378]
    node _WIRE_23 = io_md_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{409,409}]
    skip
    skip
    node _T_158 = bits(_WIRE_23, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:409]
    skip
    skip
    skip
    node _WIRE_25 = io_md_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{441,441}]
    skip
    node _T_163 = bits(_WIRE_25, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:441]
    skip
    skip
    skip
    skip
    reg c_8 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_8) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_16 = add(c_8, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_17 = tail(_c_T_16, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_8 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_168 = and(UInt<1>("h1"), enableDisplay_8) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_169 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_170 = eq(_T_169, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_171 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_172 = eq(_T_171, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _WIRE_27 = io_mdWrite_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{183,183}]
    skip
    skip
    skip
    skip
    skip
    node _T_178 = bits(_WIRE_27, 120, 94) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:183]
    node _WIRE_29 = io_mdWrite_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{225,225}]
    skip
    skip
    skip
    skip
    node _T_183 = bits(_WIRE_29, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:225]
    skip
    node _WIRE_31 = io_mdWrite_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{268,268}]
    skip
    skip
    skip
    node _T_188 = bits(_WIRE_31, 77, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:268]
    skip
    skip
    node _WIRE_33 = io_mdWrite_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{311,311}]
    skip
    skip
    node _T_193 = bits(_WIRE_33, 59, 52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:311]
    skip
    skip
    skip
    node _WIRE_35 = io_mdWrite_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{354,354}]
    skip
    skip
    skip
    skip
    node _T_201 = bits(_WIRE_35, 93, 78) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:354]
    skip
    node _WIRE_37 = io_mdWrite_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{397,397}]
    skip
    node _T_204 = bits(_WIRE_37, 51, 32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:397]
    skip
    skip
    skip
    skip
    node _WIRE_39 = io_mdWrite_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{439,439}]
    node _T_209 = bits(_WIRE_39, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:439]
    skip
    skip
    skip
    skip
    skip
    reg c_9 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_9) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_18 = add(c_9, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_19 = tail(_c_T_18, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_9 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_215 = and(UInt<1>("h1"), enableDisplay_9) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_216 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_217 = eq(_T_216, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_218 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_219 = eq(_T_218, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_10 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_10) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_20 = add(c_10, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_21 = tail(_c_T_20, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_10 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_220 = and(UInt<1>("h1"), enableDisplay_10) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_221 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_222 = eq(_T_221, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_223 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_224 = eq(_T_223, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_11 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_11) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_22 = add(c_11, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_23 = tail(_c_T_22, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_11 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_225 = and(UInt<1>("h1"), enableDisplay_11) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_226 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_227 = eq(_T_226, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_228 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_229 = eq(_T_228, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node hitMeta_vpn = _hitMeta_T_16 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 220:{70,70}]
    skip
    skip
    node _WIRE_index = _T_66 @[src/main/scala/nutcore/mem/TLB.scala 200:{19,19}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_2_vpn = _T_101 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{96,96}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_4_flag = _T_104 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{127,127}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_6_ppn = _T_109 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{159,159}]
    skip
    node _WIRE_8_vpn = _T_119 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{190,190}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_10_flag = _T_122 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{221,221}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_12_ppn = _T_127 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{253,253}]
    skip
    node _WIRE_14_vpn = _T_137 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{284,284}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_16_flag = _T_140 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{315,315}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_18_ppn = _T_145 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{347,347}]
    skip
    node _WIRE_20_vpn = _T_155 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{378,378}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_22_flag = _T_158 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{409,409}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_24_ppn = _T_163 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 398:{441,441}]
    skip
    node _WIRE_26_vpn = _T_178 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{183,183}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_28_asid = _T_183 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{225,225}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_30_mask = _T_188 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{268,268}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_32_flag = _T_193 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{311,311}]
    skip
    skip
    skip
    node _WIRE_34_asid = _T_201 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{354,354}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_36_ppn = _T_204 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{397,397}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_38_pteaddr = _T_209 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 399:{439,439}]
    io_in_ready <= _io_in_ready_T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 389:15]
    io_out_valid <= _io_out_valid_T_8 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 387:16]
    io_out_bits_addr <= _io_out_bits_addr_T_27 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 386:20]
    io_out_bits_size <= io_in_bits_size @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:15]
    io_out_bits_cmd <= io_in_bits_cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:15]
    io_out_bits_wmask <= io_in_bits_wmask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:15]
    io_out_bits_wdata <= io_in_bits_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 385:15]
    io_mdWrite_wen <= REG @[src/main/scala/nutcore/mem/TLB.scala 214:14]
    io_mdWrite_windex <= REG_1 @[src/main/scala/nutcore/mem/TLB.scala 215:17]
    io_mdWrite_waymask <= REG_2 @[src/main/scala/nutcore/mem/TLB.scala 216:18]
    io_mdWrite_wdata <= _io_mdWrite_wdata_T @[src/main/scala/nutcore/mem/TLB.scala 217:16]
    io_mem_req_valid <= _io_mem_req_valid_T_4 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 374:20]
    io_mem_req_bits_addr <= _T_56 @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    io_mem_req_bits_size <= UInt<3>("h3") @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    io_mem_req_bits_cmd <= pad(cmd, 4) @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    io_mem_req_bits_wmask <= UInt<8>("hff") @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    io_mem_req_bits_wdata <= _T_57 @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    io_mem_resp_ready <= UInt<1>("h1") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 375:21]
    io_pf_loadPF <= io_pf_loadPF_REG @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:16]
    io_pf_storePF <= io_pf_storePF_REG @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 243:17]
    io_pf_addr <= io_in_bits_addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 206:11]
    io_ipf <= _io_ipf_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 391:10]
    io_isFinish <= _io_isFinish_T_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 392:15]
    victimWaymask_lfsr <= mux(reset, UInt<64>("h1234567887654321"), _GEN_0) @[src/main/scala/utils/LFSR64.scala 25:{23,23}]
    hitWBStore <= _GEN_1
    io_pf_loadPF_REG <= mux(reset, UInt<1>("h0"), loadPF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 242:{26,26,26}]
    io_pf_storePF_REG <= mux(reset, UInt<1>("h0"), storePF) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 243:{27,27,27}]
    state <= mux(reset, UInt<3>("h0"), _GEN_102) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 253:{22,22}]
    level <= mux(reset, UInt<2>("h3"), _GEN_106) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 254:{22,22}]
    memRespStore <= _GEN_110
    missMaskStore <= _GEN_113
    raddr <= _GEN_105
    alreadyOutFire <= mux(reset, UInt<1>("h0"), _GEN_104) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 263:{33,33}]
    needFlush <= mux(reset, UInt<1>("h0"), _GEN_103) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 266:{26,26}]
    missIPF <= mux(reset, UInt<1>("h0"), _GEN_114) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 272:{24,24}]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    skip
    skip
    skip
    REG <= mux(reset, UInt<1>("h0"), _T_64) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 378:{33,33,33}]
    REG_1 <= _WIRE_index @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:21]
    REG_2 <= waymask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:60]
    REG_3 <= _T_68 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 379:84]
    REG_4 <= _T_69 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:19]
    REG_5 <= _T_70 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 380:72]
    REG_6 <= _T_71 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:19]
    REG_7 <= _T_72 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 381:77]
    REG_8 <= _T_73 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 382:22]
    c_4 <= mux(reset, UInt<64>("h0"), _c_T_9) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_5 <= mux(reset, UInt<64>("h0"), _c_T_11) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_6 <= mux(reset, UInt<64>("h0"), _c_T_13) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_7 <= mux(reset, UInt<64>("h0"), _c_T_15) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_8 <= mux(reset, UInt<64>("h0"), _c_T_17) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_9 <= mux(reset, UInt<64>("h0"), _c_T_19) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_10 <= mux(reset, UInt<64>("h0"), _c_T_21) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_11 <= mux(reset, UInt<64>("h0"), _c_T_23) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T_4, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_11), _T_12), eq(isFlush, UInt<1>("h0"))), _T_18), _T_22), _T_23), _T_25), UInt<1>("h1")), "[%d] EmbeddedTLBExec_1: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T_4, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_11), _T_12), eq(isFlush, UInt<1>("h0"))), _T_18), _T_22), _T_23), _T_27), UInt<1>("h1")), "tlbException!!! ") : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T_4, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_11), _T_12), eq(isFlush, UInt<1>("h0"))), _T_18), _T_22), _T_28), _T_30), UInt<1>("h1")), " req:addr = 0x%x, cmd = %d, size = %d, wmask = 0x%x, wdata = 0x%x  Memreq:DecoupledIO(ready -> %d, valid -> %d, bits -> addr = 0x%x, cmd = %d, size = %d, wmask = 0x%x, wdata = 0x%x)  MemResp:DecoupledIO(ready -> %d, valid -> %d, bits -> rdata = %x, cmd = %d)", io_in_bits_addr, io_in_bits_cmd, io_in_bits_size, io_in_bits_wmask, io_in_bits_wdata, io_mem_req_ready, io_mem_req_valid, io_mem_req_bits_addr, io_mem_req_bits_cmd, io_mem_req_bits_size, io_mem_req_bits_wmask, io_mem_req_bits_wdata, io_mem_resp_ready, io_mem_resp_valid, io_mem_resp_bits_rdata, io_mem_resp_bits_cmd) : printf_2 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T_4, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_11), _T_12), eq(isFlush, UInt<1>("h0"))), _T_18), _T_22), _T_31), _T_33), UInt<1>("h1")), " level:%d", level) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(and(and(and(and(and(and(UInt<1>("h1"), eq(_T_4, UInt<1>("h0"))), eq(_T_9, UInt<1>("h0"))), _T_11), _T_12), eq(isFlush, UInt<1>("h0"))), _T_18), _T_22), _T_34), _T_36), UInt<1>("h1")), "\n") : printf_4 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_74), _T_76), UInt<1>("h1")), "[%d] EmbeddedTLBExec_1: ", c_4) : printf_5 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_74), _T_78), UInt<1>("h1")), "In(%d, %d) Out(%d, %d) InAddr:%x OutAddr:%x cmd:%d \n", io_in_valid, io_in_ready, io_out_valid, io_out_ready, io_in_bits_addr, io_out_bits_addr, io_in_bits_cmd) : printf_6 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_79), _T_81), UInt<1>("h1")), "[%d] EmbeddedTLBExec_1: ", c_5) : printf_7 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_79), _T_83), UInt<1>("h1")), "isAMO:%d io.Flush:%d needFlush:%d alreadyOutFire:%d isFinish:%d\n", isAMO, io_flush, needFlush, alreadyOutFire, io_isFinish) : printf_8 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_85), _T_87), UInt<1>("h1")), "[%d] EmbeddedTLBExec_1: ", c_6) : printf_9 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_85), _T_89), UInt<1>("h1")), "hit:%d hitWB:%d hitVPN:%x hitFlag:%x hitPPN:%x hitRefillFlag:%x hitWBStore:%x hitCheck:%d hitExec:%d hitLoad:%d hitStore:%d\n", hit, hitWB, hitMeta_vpn, _T_84, hitData_ppn, hitRefillFlag, hitWBStore, hitCheck, hitExec, hitLoad, hitStore) : printf_10 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_91), _T_93), UInt<1>("h1")), "[%d] EmbeddedTLBExec_1: ", c_7) : printf_11 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_91), _T_95), UInt<1>("h1")), "miss:%d state:%d level:%d raddr:%x memRdata:%x missMask:%x missRefillFlag:%x missMetaRefill:%d\n", miss, state, level, raddr, _T_90, missMask, missRefillFlag, missMetaRefill) : printf_12 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_168), _T_170), UInt<1>("h1")), "[%d] EmbeddedTLBExec_1: ", c_8) : printf_13 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_168), _T_172), UInt<1>("h1")), "meta/data: (0)%x|%b|%x (1)%x|%b|%x (2)%x|%b|%x (3)%x|%b|%x rread:%d\n", _WIRE_2_vpn, _WIRE_4_flag, _WIRE_6_ppn, _WIRE_8_vpn, _WIRE_10_flag, _WIRE_12_ppn, _WIRE_14_vpn, _WIRE_16_flag, _WIRE_18_ppn, _WIRE_20_vpn, _WIRE_22_flag, _WIRE_24_ppn, io_mdReady) : printf_14 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_215), _T_217), UInt<1>("h1")), "[%d] EmbeddedTLBExec_1: ", c_9) : printf_15 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_215), _T_219), UInt<1>("h1")), "md: wen:%d windex:%x waymask:%x vpn:%x asid:%x mask:%x flag:%x asid:%x ppn:%x pteaddr:%x\n", io_mdWrite_wen, io_mdWrite_windex, io_mdWrite_waymask, _WIRE_26_vpn, _WIRE_28_asid, _WIRE_30_mask, _WIRE_32_flag, _WIRE_34_asid, _WIRE_36_ppn, _WIRE_38_pteaddr) : printf_16 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_220), _T_222), UInt<1>("h1")), "[%d] EmbeddedTLBExec_1: ", c_10) : printf_17 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_220), _T_224), UInt<1>("h1")), "MemReq(%d, %d) MemResp(%d, %d) addr:%x cmd:%d rdata:%x cmd:%d\n", io_mem_req_valid, io_mem_req_ready, io_mem_resp_valid, io_mem_resp_ready, io_mem_req_bits_addr, io_mem_req_bits_cmd, io_mem_resp_bits_rdata, io_mem_resp_bits_cmd) : printf_18 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_225), _T_227), UInt<1>("h1")), "[%d] EmbeddedTLBExec_1: ", c_11) : printf_19 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_225), _T_229), UInt<1>("h1")), "io.ipf:%d hitinstrPF:%d missIPF:%d pf.loadPF:%d pf.storePF:%d loadPF:%d storePF:%d\n", io_ipf, hitinstrPF, missIPF, io_pf_loadPF, io_pf_storePF, loadPF, storePF) : printf_20 @[src/main/scala/utils/Debug.scala 57:13]

  module EmbeddedTLBEmpty_1 :
    output io_in_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:14]
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:14]
    input io_in_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:14]
    input io_in_bits_size : UInt<3> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:14]
    input io_in_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:14]
    input io_in_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:14]
    input io_in_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:14]
    output io_out_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:14]
    output io_out_bits_size : UInt<3> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:14]
    output io_out_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:14]
    output io_out_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:14]
    output io_out_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 405:14]

    io_in_ready <= io_out_ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 410:10]
    io_out_valid <= io_in_valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 410:10]
    io_out_bits_addr <= io_in_bits_addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 410:10]
    io_out_bits_size <= io_in_bits_size @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 410:10]
    io_out_bits_cmd <= io_in_bits_cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 410:10]
    io_out_bits_wmask <= io_in_bits_wmask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 410:10]
    io_out_bits_wdata <= io_in_bits_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 410:10]

  module EmbeddedTLBMD_1 :
    input clock : Clock
    input reset : UInt<1>
    output io_tlbmd_0 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]
    output io_tlbmd_1 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]
    output io_tlbmd_2 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]
    output io_tlbmd_3 : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]
    input io_write_wen : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]
    input io_write_windex : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]
    input io_write_waymask : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]
    input io_write_wdata : UInt<121> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]
    input io_rindex : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]
    output io_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 41:14]

    reg tlbmd_0_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_0_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_0_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_0_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_0_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_0_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_0_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_0_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_1_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_1_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_1_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_1_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_1_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_1_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_1_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_1_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_2_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_2_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_2_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_2_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_2_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_2_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_2_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_2_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_3_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_3_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_3_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_3_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_3_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_3_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_3_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_3_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_4_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_4_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_4_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_4_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_4_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_4_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_4_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_4_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_5_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_5_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_5_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_5_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_5_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_5_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_5_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_5_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_6_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_6_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_6_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_6_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_6_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_6_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_6_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_6_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_7_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_7_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_7_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_7_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_7_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_7_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_7_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_7_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_8_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_8_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_8_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_8_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_8_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_8_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_8_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_8_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_9_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_9_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_9_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_9_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_9_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_9_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_9_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_9_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_10_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_10_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_10_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_10_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_10_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_10_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_10_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_10_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_11_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_11_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_11_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_11_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_11_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_11_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_11_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_11_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_12_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_12_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_12_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_12_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_12_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_12_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_12_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_12_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_13_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_13_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_13_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_13_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_13_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_13_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_13_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_13_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_14_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_14_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_14_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_14_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_14_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_14_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_14_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_14_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_15_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_15_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_15_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_15_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_15_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_15_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    reg tlbmd_15_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), tlbmd_15_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18]
    node _GEN_0 = validif(eq(UInt<1>("h0"), io_rindex), tlbmd_0_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), io_rindex), tlbmd_1_0, _GEN_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_2 = mux(eq(UInt<2>("h2"), io_rindex), tlbmd_2_0, _GEN_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_3 = mux(eq(UInt<2>("h3"), io_rindex), tlbmd_3_0, _GEN_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_4 = mux(eq(UInt<3>("h4"), io_rindex), tlbmd_4_0, _GEN_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_5 = mux(eq(UInt<3>("h5"), io_rindex), tlbmd_5_0, _GEN_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_6 = mux(eq(UInt<3>("h6"), io_rindex), tlbmd_6_0, _GEN_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_7 = mux(eq(UInt<3>("h7"), io_rindex), tlbmd_7_0, _GEN_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_8 = mux(eq(UInt<4>("h8"), io_rindex), tlbmd_8_0, _GEN_7) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_9 = mux(eq(UInt<4>("h9"), io_rindex), tlbmd_9_0, _GEN_8) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_10 = mux(eq(UInt<4>("ha"), io_rindex), tlbmd_10_0, _GEN_9) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_11 = mux(eq(UInt<4>("hb"), io_rindex), tlbmd_11_0, _GEN_10) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_12 = mux(eq(UInt<4>("hc"), io_rindex), tlbmd_12_0, _GEN_11) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_13 = mux(eq(UInt<4>("hd"), io_rindex), tlbmd_13_0, _GEN_12) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_14 = mux(eq(UInt<4>("he"), io_rindex), tlbmd_14_0, _GEN_13) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_15 = mux(eq(UInt<4>("hf"), io_rindex), tlbmd_15_0, _GEN_14) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_16 = validif(eq(UInt<1>("h0"), io_rindex), tlbmd_0_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_17 = mux(eq(UInt<1>("h1"), io_rindex), tlbmd_1_1, _GEN_16) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_18 = mux(eq(UInt<2>("h2"), io_rindex), tlbmd_2_1, _GEN_17) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_19 = mux(eq(UInt<2>("h3"), io_rindex), tlbmd_3_1, _GEN_18) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_20 = mux(eq(UInt<3>("h4"), io_rindex), tlbmd_4_1, _GEN_19) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_21 = mux(eq(UInt<3>("h5"), io_rindex), tlbmd_5_1, _GEN_20) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_22 = mux(eq(UInt<3>("h6"), io_rindex), tlbmd_6_1, _GEN_21) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_23 = mux(eq(UInt<3>("h7"), io_rindex), tlbmd_7_1, _GEN_22) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_24 = mux(eq(UInt<4>("h8"), io_rindex), tlbmd_8_1, _GEN_23) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_25 = mux(eq(UInt<4>("h9"), io_rindex), tlbmd_9_1, _GEN_24) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_26 = mux(eq(UInt<4>("ha"), io_rindex), tlbmd_10_1, _GEN_25) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_27 = mux(eq(UInt<4>("hb"), io_rindex), tlbmd_11_1, _GEN_26) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_28 = mux(eq(UInt<4>("hc"), io_rindex), tlbmd_12_1, _GEN_27) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_29 = mux(eq(UInt<4>("hd"), io_rindex), tlbmd_13_1, _GEN_28) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_30 = mux(eq(UInt<4>("he"), io_rindex), tlbmd_14_1, _GEN_29) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_31 = mux(eq(UInt<4>("hf"), io_rindex), tlbmd_15_1, _GEN_30) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_32 = validif(eq(UInt<1>("h0"), io_rindex), tlbmd_0_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_33 = mux(eq(UInt<1>("h1"), io_rindex), tlbmd_1_2, _GEN_32) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_34 = mux(eq(UInt<2>("h2"), io_rindex), tlbmd_2_2, _GEN_33) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_35 = mux(eq(UInt<2>("h3"), io_rindex), tlbmd_3_2, _GEN_34) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_36 = mux(eq(UInt<3>("h4"), io_rindex), tlbmd_4_2, _GEN_35) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_37 = mux(eq(UInt<3>("h5"), io_rindex), tlbmd_5_2, _GEN_36) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_38 = mux(eq(UInt<3>("h6"), io_rindex), tlbmd_6_2, _GEN_37) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_39 = mux(eq(UInt<3>("h7"), io_rindex), tlbmd_7_2, _GEN_38) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_40 = mux(eq(UInt<4>("h8"), io_rindex), tlbmd_8_2, _GEN_39) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_41 = mux(eq(UInt<4>("h9"), io_rindex), tlbmd_9_2, _GEN_40) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_42 = mux(eq(UInt<4>("ha"), io_rindex), tlbmd_10_2, _GEN_41) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_43 = mux(eq(UInt<4>("hb"), io_rindex), tlbmd_11_2, _GEN_42) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_44 = mux(eq(UInt<4>("hc"), io_rindex), tlbmd_12_2, _GEN_43) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_45 = mux(eq(UInt<4>("hd"), io_rindex), tlbmd_13_2, _GEN_44) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_46 = mux(eq(UInt<4>("he"), io_rindex), tlbmd_14_2, _GEN_45) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_47 = mux(eq(UInt<4>("hf"), io_rindex), tlbmd_15_2, _GEN_46) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_48 = validif(eq(UInt<1>("h0"), io_rindex), tlbmd_0_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_49 = mux(eq(UInt<1>("h1"), io_rindex), tlbmd_1_3, _GEN_48) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_50 = mux(eq(UInt<2>("h2"), io_rindex), tlbmd_2_3, _GEN_49) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_51 = mux(eq(UInt<2>("h3"), io_rindex), tlbmd_3_3, _GEN_50) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_52 = mux(eq(UInt<3>("h4"), io_rindex), tlbmd_4_3, _GEN_51) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_53 = mux(eq(UInt<3>("h5"), io_rindex), tlbmd_5_3, _GEN_52) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_54 = mux(eq(UInt<3>("h6"), io_rindex), tlbmd_6_3, _GEN_53) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_55 = mux(eq(UInt<3>("h7"), io_rindex), tlbmd_7_3, _GEN_54) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_56 = mux(eq(UInt<4>("h8"), io_rindex), tlbmd_8_3, _GEN_55) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_57 = mux(eq(UInt<4>("h9"), io_rindex), tlbmd_9_3, _GEN_56) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_58 = mux(eq(UInt<4>("ha"), io_rindex), tlbmd_10_3, _GEN_57) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_59 = mux(eq(UInt<4>("hb"), io_rindex), tlbmd_11_3, _GEN_58) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_60 = mux(eq(UInt<4>("hc"), io_rindex), tlbmd_12_3, _GEN_59) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_61 = mux(eq(UInt<4>("hd"), io_rindex), tlbmd_13_3, _GEN_60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_62 = mux(eq(UInt<4>("he"), io_rindex), tlbmd_14_3, _GEN_61) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    node _GEN_63 = mux(eq(UInt<4>("hf"), io_rindex), tlbmd_15_3, _GEN_62) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:{12,12}]
    reg resetState : UInt<1>, clock with :
      reset => (UInt<1>("h0"), resetState) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 53:27]
    reg resetSet : UInt<4>, clock with :
      reset => (UInt<1>("h0"), resetSet) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node wrap_wrap = eq(resetSet, UInt<4>("hf")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _wrap_value_T = add(resetSet, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_64 = mux(resetState, _wrap_value_T_1, resetSet) @[src/main/scala/chisel3/util/Counter.scala 118:16 77:15 61:40]
    node _GEN_65 = mux(resetState, wrap_wrap, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 118:{16,23} 117:24]
    node resetFinish = _GEN_65 @[src/main/scala/chisel3/util/Counter.scala 117:24]
    node _GEN_66 = mux(resetFinish, UInt<1>("h0"), resetState) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 55:22 53:27 55:35]
    node wen = mux(resetState, UInt<1>("h1"), io_write_wen) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 62:16]
    node setIdx = mux(resetState, resetSet, io_write_windex) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 63:19]
    node _waymask_T = mux(UInt<1>("h1"), UInt<4>("hf"), UInt<4>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 64:37]
    node waymask = mux(resetState, _waymask_T, io_write_waymask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 64:20]
    node dataword = mux(resetState, UInt<1>("h0"), io_write_wdata) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 65:21]
    node _T = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 68:41]
    node _T_1 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 68:41]
    node _T_2 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 68:41]
    node _T_3 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 68:41]
    node _T_4 = and(wen, _T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:15]
    node wdata_0 = dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:{22,22}]
    node _tlbmd_setIdx_0 = wdata_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 70:{24,24}]
    node _GEN_67 = mux(eq(UInt<1>("h0"), setIdx), _tlbmd_setIdx_0, tlbmd_0_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_68 = mux(eq(UInt<1>("h1"), setIdx), _tlbmd_setIdx_0, tlbmd_1_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_69 = mux(eq(UInt<2>("h2"), setIdx), _tlbmd_setIdx_0, tlbmd_2_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_70 = mux(eq(UInt<2>("h3"), setIdx), _tlbmd_setIdx_0, tlbmd_3_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_71 = mux(eq(UInt<3>("h4"), setIdx), _tlbmd_setIdx_0, tlbmd_4_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_72 = mux(eq(UInt<3>("h5"), setIdx), _tlbmd_setIdx_0, tlbmd_5_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_73 = mux(eq(UInt<3>("h6"), setIdx), _tlbmd_setIdx_0, tlbmd_6_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_74 = mux(eq(UInt<3>("h7"), setIdx), _tlbmd_setIdx_0, tlbmd_7_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_75 = mux(eq(UInt<4>("h8"), setIdx), _tlbmd_setIdx_0, tlbmd_8_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_76 = mux(eq(UInt<4>("h9"), setIdx), _tlbmd_setIdx_0, tlbmd_9_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_77 = mux(eq(UInt<4>("ha"), setIdx), _tlbmd_setIdx_0, tlbmd_10_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_78 = mux(eq(UInt<4>("hb"), setIdx), _tlbmd_setIdx_0, tlbmd_11_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_79 = mux(eq(UInt<4>("hc"), setIdx), _tlbmd_setIdx_0, tlbmd_12_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_80 = mux(eq(UInt<4>("hd"), setIdx), _tlbmd_setIdx_0, tlbmd_13_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_81 = mux(eq(UInt<4>("he"), setIdx), _tlbmd_setIdx_0, tlbmd_14_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_82 = mux(eq(UInt<4>("hf"), setIdx), _tlbmd_setIdx_0, tlbmd_15_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_83 = mux(_T_4, _GEN_67, tlbmd_0_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_84 = mux(_T_4, _GEN_68, tlbmd_1_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_85 = mux(_T_4, _GEN_69, tlbmd_2_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_86 = mux(_T_4, _GEN_70, tlbmd_3_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_87 = mux(_T_4, _GEN_71, tlbmd_4_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_88 = mux(_T_4, _GEN_72, tlbmd_5_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_89 = mux(_T_4, _GEN_73, tlbmd_6_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_90 = mux(_T_4, _GEN_74, tlbmd_7_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_91 = mux(_T_4, _GEN_75, tlbmd_8_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_92 = mux(_T_4, _GEN_76, tlbmd_9_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_93 = mux(_T_4, _GEN_77, tlbmd_10_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_94 = mux(_T_4, _GEN_78, tlbmd_11_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_95 = mux(_T_4, _GEN_79, tlbmd_12_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_96 = mux(_T_4, _GEN_80, tlbmd_13_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_97 = mux(_T_4, _GEN_81, tlbmd_14_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_98 = mux(_T_4, _GEN_82, tlbmd_15_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _T_5 = and(wen, _T_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:15]
    node wdata_1 = dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:{22,22}]
    node _tlbmd_setIdx_1 = wdata_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 70:{24,24}]
    node _GEN_99 = mux(eq(UInt<1>("h0"), setIdx), _tlbmd_setIdx_1, tlbmd_0_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_100 = mux(eq(UInt<1>("h1"), setIdx), _tlbmd_setIdx_1, tlbmd_1_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_101 = mux(eq(UInt<2>("h2"), setIdx), _tlbmd_setIdx_1, tlbmd_2_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_102 = mux(eq(UInt<2>("h3"), setIdx), _tlbmd_setIdx_1, tlbmd_3_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_103 = mux(eq(UInt<3>("h4"), setIdx), _tlbmd_setIdx_1, tlbmd_4_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_104 = mux(eq(UInt<3>("h5"), setIdx), _tlbmd_setIdx_1, tlbmd_5_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_105 = mux(eq(UInt<3>("h6"), setIdx), _tlbmd_setIdx_1, tlbmd_6_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_106 = mux(eq(UInt<3>("h7"), setIdx), _tlbmd_setIdx_1, tlbmd_7_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_107 = mux(eq(UInt<4>("h8"), setIdx), _tlbmd_setIdx_1, tlbmd_8_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_108 = mux(eq(UInt<4>("h9"), setIdx), _tlbmd_setIdx_1, tlbmd_9_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_109 = mux(eq(UInt<4>("ha"), setIdx), _tlbmd_setIdx_1, tlbmd_10_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_110 = mux(eq(UInt<4>("hb"), setIdx), _tlbmd_setIdx_1, tlbmd_11_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_111 = mux(eq(UInt<4>("hc"), setIdx), _tlbmd_setIdx_1, tlbmd_12_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_112 = mux(eq(UInt<4>("hd"), setIdx), _tlbmd_setIdx_1, tlbmd_13_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_113 = mux(eq(UInt<4>("he"), setIdx), _tlbmd_setIdx_1, tlbmd_14_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_114 = mux(eq(UInt<4>("hf"), setIdx), _tlbmd_setIdx_1, tlbmd_15_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_115 = mux(_T_5, _GEN_99, tlbmd_0_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_116 = mux(_T_5, _GEN_100, tlbmd_1_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_117 = mux(_T_5, _GEN_101, tlbmd_2_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_118 = mux(_T_5, _GEN_102, tlbmd_3_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_119 = mux(_T_5, _GEN_103, tlbmd_4_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_120 = mux(_T_5, _GEN_104, tlbmd_5_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_121 = mux(_T_5, _GEN_105, tlbmd_6_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_122 = mux(_T_5, _GEN_106, tlbmd_7_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_123 = mux(_T_5, _GEN_107, tlbmd_8_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_124 = mux(_T_5, _GEN_108, tlbmd_9_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_125 = mux(_T_5, _GEN_109, tlbmd_10_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_126 = mux(_T_5, _GEN_110, tlbmd_11_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_127 = mux(_T_5, _GEN_111, tlbmd_12_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_128 = mux(_T_5, _GEN_112, tlbmd_13_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_129 = mux(_T_5, _GEN_113, tlbmd_14_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_130 = mux(_T_5, _GEN_114, tlbmd_15_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _T_6 = and(wen, _T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:15]
    node wdata_2 = dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:{22,22}]
    node _tlbmd_setIdx_2 = wdata_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 70:{24,24}]
    node _GEN_131 = mux(eq(UInt<1>("h0"), setIdx), _tlbmd_setIdx_2, tlbmd_0_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_132 = mux(eq(UInt<1>("h1"), setIdx), _tlbmd_setIdx_2, tlbmd_1_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_133 = mux(eq(UInt<2>("h2"), setIdx), _tlbmd_setIdx_2, tlbmd_2_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_134 = mux(eq(UInt<2>("h3"), setIdx), _tlbmd_setIdx_2, tlbmd_3_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_135 = mux(eq(UInt<3>("h4"), setIdx), _tlbmd_setIdx_2, tlbmd_4_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_136 = mux(eq(UInt<3>("h5"), setIdx), _tlbmd_setIdx_2, tlbmd_5_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_137 = mux(eq(UInt<3>("h6"), setIdx), _tlbmd_setIdx_2, tlbmd_6_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_138 = mux(eq(UInt<3>("h7"), setIdx), _tlbmd_setIdx_2, tlbmd_7_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_139 = mux(eq(UInt<4>("h8"), setIdx), _tlbmd_setIdx_2, tlbmd_8_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_140 = mux(eq(UInt<4>("h9"), setIdx), _tlbmd_setIdx_2, tlbmd_9_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_141 = mux(eq(UInt<4>("ha"), setIdx), _tlbmd_setIdx_2, tlbmd_10_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_142 = mux(eq(UInt<4>("hb"), setIdx), _tlbmd_setIdx_2, tlbmd_11_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_143 = mux(eq(UInt<4>("hc"), setIdx), _tlbmd_setIdx_2, tlbmd_12_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_144 = mux(eq(UInt<4>("hd"), setIdx), _tlbmd_setIdx_2, tlbmd_13_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_145 = mux(eq(UInt<4>("he"), setIdx), _tlbmd_setIdx_2, tlbmd_14_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_146 = mux(eq(UInt<4>("hf"), setIdx), _tlbmd_setIdx_2, tlbmd_15_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_147 = mux(_T_6, _GEN_131, tlbmd_0_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_148 = mux(_T_6, _GEN_132, tlbmd_1_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_149 = mux(_T_6, _GEN_133, tlbmd_2_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_150 = mux(_T_6, _GEN_134, tlbmd_3_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_151 = mux(_T_6, _GEN_135, tlbmd_4_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_152 = mux(_T_6, _GEN_136, tlbmd_5_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_153 = mux(_T_6, _GEN_137, tlbmd_6_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_154 = mux(_T_6, _GEN_138, tlbmd_7_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_155 = mux(_T_6, _GEN_139, tlbmd_8_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_156 = mux(_T_6, _GEN_140, tlbmd_9_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_157 = mux(_T_6, _GEN_141, tlbmd_10_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_158 = mux(_T_6, _GEN_142, tlbmd_11_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_159 = mux(_T_6, _GEN_143, tlbmd_12_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_160 = mux(_T_6, _GEN_144, tlbmd_13_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_161 = mux(_T_6, _GEN_145, tlbmd_14_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_162 = mux(_T_6, _GEN_146, tlbmd_15_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _T_7 = and(wen, _T_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 69:15]
    node wdata_3 = dataword @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 66:{22,22}]
    node _tlbmd_setIdx_3 = wdata_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 70:{24,24}]
    node _GEN_163 = mux(eq(UInt<1>("h0"), setIdx), _tlbmd_setIdx_3, tlbmd_0_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_164 = mux(eq(UInt<1>("h1"), setIdx), _tlbmd_setIdx_3, tlbmd_1_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_165 = mux(eq(UInt<2>("h2"), setIdx), _tlbmd_setIdx_3, tlbmd_2_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_166 = mux(eq(UInt<2>("h3"), setIdx), _tlbmd_setIdx_3, tlbmd_3_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_167 = mux(eq(UInt<3>("h4"), setIdx), _tlbmd_setIdx_3, tlbmd_4_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_168 = mux(eq(UInt<3>("h5"), setIdx), _tlbmd_setIdx_3, tlbmd_5_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_169 = mux(eq(UInt<3>("h6"), setIdx), _tlbmd_setIdx_3, tlbmd_6_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_170 = mux(eq(UInt<3>("h7"), setIdx), _tlbmd_setIdx_3, tlbmd_7_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_171 = mux(eq(UInt<4>("h8"), setIdx), _tlbmd_setIdx_3, tlbmd_8_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_172 = mux(eq(UInt<4>("h9"), setIdx), _tlbmd_setIdx_3, tlbmd_9_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_173 = mux(eq(UInt<4>("ha"), setIdx), _tlbmd_setIdx_3, tlbmd_10_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_174 = mux(eq(UInt<4>("hb"), setIdx), _tlbmd_setIdx_3, tlbmd_11_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_175 = mux(eq(UInt<4>("hc"), setIdx), _tlbmd_setIdx_3, tlbmd_12_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_176 = mux(eq(UInt<4>("hd"), setIdx), _tlbmd_setIdx_3, tlbmd_13_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_177 = mux(eq(UInt<4>("he"), setIdx), _tlbmd_setIdx_3, tlbmd_14_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_178 = mux(eq(UInt<4>("hf"), setIdx), _tlbmd_setIdx_3, tlbmd_15_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 70:{24,24}]
    node _GEN_179 = mux(_T_7, _GEN_163, tlbmd_0_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_180 = mux(_T_7, _GEN_164, tlbmd_1_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_181 = mux(_T_7, _GEN_165, tlbmd_2_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_182 = mux(_T_7, _GEN_166, tlbmd_3_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_183 = mux(_T_7, _GEN_167, tlbmd_4_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_184 = mux(_T_7, _GEN_168, tlbmd_5_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_185 = mux(_T_7, _GEN_169, tlbmd_6_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_186 = mux(_T_7, _GEN_170, tlbmd_7_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_187 = mux(_T_7, _GEN_171, tlbmd_8_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_188 = mux(_T_7, _GEN_172, tlbmd_9_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_189 = mux(_T_7, _GEN_173, tlbmd_10_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_190 = mux(_T_7, _GEN_174, tlbmd_11_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_191 = mux(_T_7, _GEN_175, tlbmd_12_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_192 = mux(_T_7, _GEN_176, tlbmd_13_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_193 = mux(_T_7, _GEN_177, tlbmd_14_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _GEN_194 = mux(_T_7, _GEN_178, tlbmd_15_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 49:18 69:21]
    node _io_ready_T = eq(resetState, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 74:15]
    node _tlbmd_io_rindex_0 = _GEN_15 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:12]
    node _tlbmd_io_rindex_1 = _GEN_31 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:12]
    node _tlbmd_io_rindex_2 = _GEN_47 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:12]
    node _tlbmd_io_rindex_3 = _GEN_63 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:12]
    io_tlbmd_0 <= _tlbmd_io_rindex_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:12]
    io_tlbmd_1 <= _tlbmd_io_rindex_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:12]
    io_tlbmd_2 <= _tlbmd_io_rindex_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:12]
    io_tlbmd_3 <= _tlbmd_io_rindex_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 50:12]
    io_ready <= _io_ready_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 74:12]
    tlbmd_0_0 <= _GEN_83
    tlbmd_0_1 <= _GEN_115
    tlbmd_0_2 <= _GEN_147
    tlbmd_0_3 <= _GEN_179
    tlbmd_1_0 <= _GEN_84
    tlbmd_1_1 <= _GEN_116
    tlbmd_1_2 <= _GEN_148
    tlbmd_1_3 <= _GEN_180
    tlbmd_2_0 <= _GEN_85
    tlbmd_2_1 <= _GEN_117
    tlbmd_2_2 <= _GEN_149
    tlbmd_2_3 <= _GEN_181
    tlbmd_3_0 <= _GEN_86
    tlbmd_3_1 <= _GEN_118
    tlbmd_3_2 <= _GEN_150
    tlbmd_3_3 <= _GEN_182
    tlbmd_4_0 <= _GEN_87
    tlbmd_4_1 <= _GEN_119
    tlbmd_4_2 <= _GEN_151
    tlbmd_4_3 <= _GEN_183
    tlbmd_5_0 <= _GEN_88
    tlbmd_5_1 <= _GEN_120
    tlbmd_5_2 <= _GEN_152
    tlbmd_5_3 <= _GEN_184
    tlbmd_6_0 <= _GEN_89
    tlbmd_6_1 <= _GEN_121
    tlbmd_6_2 <= _GEN_153
    tlbmd_6_3 <= _GEN_185
    tlbmd_7_0 <= _GEN_90
    tlbmd_7_1 <= _GEN_122
    tlbmd_7_2 <= _GEN_154
    tlbmd_7_3 <= _GEN_186
    tlbmd_8_0 <= _GEN_91
    tlbmd_8_1 <= _GEN_123
    tlbmd_8_2 <= _GEN_155
    tlbmd_8_3 <= _GEN_187
    tlbmd_9_0 <= _GEN_92
    tlbmd_9_1 <= _GEN_124
    tlbmd_9_2 <= _GEN_156
    tlbmd_9_3 <= _GEN_188
    tlbmd_10_0 <= _GEN_93
    tlbmd_10_1 <= _GEN_125
    tlbmd_10_2 <= _GEN_157
    tlbmd_10_3 <= _GEN_189
    tlbmd_11_0 <= _GEN_94
    tlbmd_11_1 <= _GEN_126
    tlbmd_11_2 <= _GEN_158
    tlbmd_11_3 <= _GEN_190
    tlbmd_12_0 <= _GEN_95
    tlbmd_12_1 <= _GEN_127
    tlbmd_12_2 <= _GEN_159
    tlbmd_12_3 <= _GEN_191
    tlbmd_13_0 <= _GEN_96
    tlbmd_13_1 <= _GEN_128
    tlbmd_13_2 <= _GEN_160
    tlbmd_13_3 <= _GEN_192
    tlbmd_14_0 <= _GEN_97
    tlbmd_14_1 <= _GEN_129
    tlbmd_14_2 <= _GEN_161
    tlbmd_14_3 <= _GEN_193
    tlbmd_15_0 <= _GEN_98
    tlbmd_15_1 <= _GEN_130
    tlbmd_15_2 <= _GEN_162
    tlbmd_15_3 <= _GEN_194
    resetState <= mux(reset, UInt<1>("h1"), _GEN_66) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 53:{27,27}]
    resetSet <= mux(reset, UInt<4>("h0"), _GEN_64) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]

  module EmbeddedTLB_1 :
    input clock : Clock
    input reset : UInt<1>
    output io_in_req_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_in_req_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_in_req_bits_addr : UInt<39> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_in_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_in_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_in_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_in_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_in_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_in_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_in_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_in_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_out_req_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_out_req_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_out_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_out_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_out_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_out_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_out_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_out_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_out_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_out_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_out_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_mem_req_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_mem_req_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_mem_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_mem_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_mem_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_mem_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_mem_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_mem_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_mem_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_mem_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_mem_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_flush : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_csrMMU_priviledgeMode : UInt<2> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_csrMMU_status_sum : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_csrMMU_status_mxr : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_csrMMU_loadPF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_csrMMU_storePF : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_csrMMU_addr : UInt<39> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input io_cacheEmpty : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    output io_ipf : UInt<1> @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 37:14]
    input _WIRE_4 : UInt<1>
    input CSRSATP : UInt<64>
    input DISPLAY_ENABLE : UInt<1>
    output _WIRE_1_1 : UInt<1>
    input MOUFlushTLB : UInt<1>
    output _WIRE_2_3 : UInt<1>
    output _WIRE_16 : UInt<1>

    inst tlbExec of EmbeddedTLBExec_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 85:23]
    inst tlbEmpty of EmbeddedTLBEmpty_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 86:24]
    inst mdTLB of EmbeddedTLBMD_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 87:21]
    reg r_0 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), r_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:29]
    reg r_1 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), r_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:29]
    reg r_2 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), r_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:29]
    reg r_3 : UInt<121>, clock with :
      reset => (UInt<1>("h0"), r_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:29]
    node _mdUpdate_T = and(io_in_req_valid, tlbExec.io_in_ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 119:26]
    node mdUpdate = _mdUpdate_T @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 119:12 88:22]
    node _GEN_0 = mux(mdUpdate, mdTLB.io_tlbmd_0, r_0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:{29,29,29}]
    node _GEN_1 = mux(mdUpdate, mdTLB.io_tlbmd_1, r_1) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:{29,29,29}]
    node _GEN_2 = mux(mdUpdate, mdTLB.io_tlbmd_2, r_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:{29,29,29}]
    node _GEN_3 = mux(mdUpdate, mdTLB.io_tlbmd_3, r_3) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:{29,29,29}]
    node _mdTLB_io_rindex_WIRE_1 = io_in_req_bits_addr @[src/main/scala/nutcore/mem/TLB.scala 200:{19,19}]
    skip
    node _mdTLB_io_rindex_T_1 = bits(_mdTLB_io_rindex_WIRE_1, 15, 12) @[src/main/scala/nutcore/mem/TLB.scala 200:19]
    skip
    node _mdTLB_reset_T = asUInt(reset) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 104:24]
    node flushTLB = MOUFlushTLB @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 102:26]
    node _mdTLB_reset_T_1 = or(_mdTLB_reset_T, flushTLB) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 104:31]
    node satp = CSRSATP @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 81:22]
    node _vmEnable_WIRE_1 = satp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:{31,31}]
    skip
    skip
    skip
    node _vmEnable_T_3 = bits(_vmEnable_WIRE_1, 63, 60) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:31]
    node _vmEnable_WIRE_mode = _vmEnable_T_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:{31,31}]
    node _vmEnable_T_4 = eq(_vmEnable_WIRE_mode, UInt<4>("h8")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:49]
    node _vmEnable_T_5 = lt(io_csrMMU_priviledgeMode, UInt<2>("h3")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:86]
    node vmEnable = and(_vmEnable_T_4, _vmEnable_T_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 107:57]
    reg valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 110:24]
    node _GEN_4 = mux(tlbExec.io_isFinish, UInt<1>("h0"), valid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 110:24 111:{25,33}]
    node _T = and(io_in_req_valid, tlbExec.io_in_ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 112:22]
    node _T_1 = and(_T, vmEnable) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 112:37]
    node _GEN_5 = mux(_T_1, UInt<1>("h1"), _GEN_4) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 112:{50,58}]
    node _GEN_6 = mux(io_flush, UInt<1>("h0"), _GEN_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 113:{20,28}]
    node _tlbExec_io_in_bits_T = and(io_in_req_valid, tlbExec.io_in_ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:51]
    reg tlbExec_io_in_bits_r_addr : UInt<39>, clock with :
      reset => (UInt<1>("h0"), tlbExec_io_in_bits_r_addr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:28]
    reg tlbExec_io_in_bits_r_size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), tlbExec_io_in_bits_r_size) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:28]
    reg tlbExec_io_in_bits_r_cmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), tlbExec_io_in_bits_r_cmd) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:28]
    reg tlbExec_io_in_bits_r_wmask : UInt<8>, clock with :
      reset => (UInt<1>("h0"), tlbExec_io_in_bits_r_wmask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:28]
    reg tlbExec_io_in_bits_r_wdata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), tlbExec_io_in_bits_r_wdata) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:28]
    node _GEN_7 = mux(_tlbExec_io_in_bits_T, io_in_req_bits_addr, tlbExec_io_in_bits_r_addr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:{28,28,28}]
    node _GEN_8 = mux(_tlbExec_io_in_bits_T, io_in_req_bits_size, tlbExec_io_in_bits_r_size) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:{28,28,28}]
    node _GEN_9 = mux(_tlbExec_io_in_bits_T, io_in_req_bits_cmd, tlbExec_io_in_bits_r_cmd) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:{28,28,28}]
    node _GEN_10 = mux(_tlbExec_io_in_bits_T, io_in_req_bits_wmask, tlbExec_io_in_bits_r_wmask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:{28,28,28}]
    node _GEN_11 = mux(_tlbExec_io_in_bits_T, io_in_req_bits_wdata, tlbExec_io_in_bits_r_wdata) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:{28,28,28}]
    node _T_2 = and(tlbEmpty.io_out_ready, tlbEmpty.io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg valid_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_1) @[src/main/scala/utils/Pipeline.scala 24:24]
    node _GEN_12 = mux(_T_2, UInt<1>("h0"), valid_1) @[src/main/scala/utils/Pipeline.scala 24:24 25:{25,33}]
    node _T_3 = and(tlbExec.io_out_valid, tlbEmpty.io_in_ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    node _GEN_13 = mux(_T_3, UInt<1>("h1"), _GEN_12) @[src/main/scala/utils/Pipeline.scala 26:{38,46}]
    node _GEN_14 = mux(io_flush, UInt<1>("h0"), _GEN_13) @[src/main/scala/utils/Pipeline.scala 27:{20,28}]
    node _tlbEmpty_io_in_bits_T = and(tlbExec.io_out_valid, tlbEmpty.io_in_ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg tlbEmpty_io_in_bits_r_addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), tlbEmpty_io_in_bits_r_addr) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg tlbEmpty_io_in_bits_r_size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), tlbEmpty_io_in_bits_r_size) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg tlbEmpty_io_in_bits_r_cmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), tlbEmpty_io_in_bits_r_cmd) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg tlbEmpty_io_in_bits_r_wmask : UInt<8>, clock with :
      reset => (UInt<1>("h0"), tlbEmpty_io_in_bits_r_wmask) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg tlbEmpty_io_in_bits_r_wdata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), tlbEmpty_io_in_bits_r_wdata) @[src/main/scala/utils/Pipeline.scala 30:28]
    node _GEN_15 = mux(_tlbEmpty_io_in_bits_T, tlbExec.io_out_bits_addr, tlbEmpty_io_in_bits_r_addr) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_16 = mux(_tlbEmpty_io_in_bits_T, tlbExec.io_out_bits_size, tlbEmpty_io_in_bits_r_size) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_17 = mux(_tlbEmpty_io_in_bits_T, tlbExec.io_out_bits_cmd, tlbEmpty_io_in_bits_r_cmd) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_18 = mux(_tlbEmpty_io_in_bits_T, tlbExec.io_out_bits_wmask, tlbEmpty_io_in_bits_r_wmask) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_19 = mux(_tlbEmpty_io_in_bits_T, tlbExec.io_out_bits_wdata, tlbEmpty_io_in_bits_r_wdata) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _T_4 = eq(vmEnable, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:8]
    node _io_out_req_bits_addr_T = bits(io_in_req_bits_addr, 31, 0) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 133:48]
    node _GEN_20 = mux(_T_4, UInt<1>("h1"), tlbEmpty.io_in_ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19 129:26 src/main/scala/utils/Pipeline.scala 29:16]
    node _GEN_21 = mux(_T_4, UInt<1>("h1"), io_out_req_ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19 130:52 140:41]
    node _GEN_22 = mux(_T_4, io_in_req_valid, tlbEmpty.io_out_valid) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19 131:22 140:41]
    node _GEN_23 = mux(_T_4, io_out_req_ready, tlbExec.io_in_ready) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 115:16 128:19 132:21]
    node _GEN_24 = mux(_T_4, _io_out_req_bits_addr_T, tlbEmpty.io_out_bits_addr) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19 133:26 140:41]
    node _GEN_25 = mux(_T_4, io_in_req_bits_size, tlbEmpty.io_out_bits_size) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19 134:26 140:41]
    node _GEN_26 = mux(_T_4, io_in_req_bits_cmd, tlbEmpty.io_out_bits_cmd) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19 135:25 140:41]
    node _GEN_27 = mux(_T_4, io_in_req_bits_wmask, tlbEmpty.io_out_bits_wmask) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19 136:27 140:41]
    node _GEN_28 = mux(_T_4, io_in_req_bits_wdata, tlbEmpty.io_out_bits_wdata) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 128:19 137:27 140:41]
    node _alreadyOutFinish_T = eq(tlbExec.io_out_ready, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 147:79]
    node _alreadyOutFinish_T_1 = and(tlbExec.io_out_valid, _alreadyOutFinish_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 147:76]
    reg alreadyOutFinish : UInt<1>, clock with :
      reset => (UInt<1>("h0"), alreadyOutFinish) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 147:37]
    node _GEN_29 = mux(_alreadyOutFinish_T_1, UInt<1>("h1"), alreadyOutFinish) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 147:{37,37,37}]
    node _T_5 = and(tlbExec.io_out_ready, tlbExec.io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_6 = and(alreadyOutFinish, _T_5) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 148:27]
    node _GEN_30 = mux(_T_6, UInt<1>("h0"), _GEN_29) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 148:{51,70}]
    node _tlbFinish_T = eq(alreadyOutFinish, UInt<1>("h0")) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 149:46]
    node _tlbFinish_T_1 = and(tlbExec.io_out_valid, _tlbFinish_T) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 149:43]
    node _tlbFinish_T_2 = or(tlbExec.io_pf_loadPF, tlbExec.io_pf_storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    node tlbFinish = or(_tlbFinish_T_1, _tlbFinish_T_2) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 149:65]
    node _T_7 = or(io_csrMMU_loadPF, io_csrMMU_storePF) @[src/main/scala/nutcore/Bundle.scala 131:23]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_8 = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_9 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_10 = eq(_T_9, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_11 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_13 = and(UInt<1>("h1"), enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_14 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_15 = eq(_T_14, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_16 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_17 = eq(_T_16, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_18 = and(UInt<1>("h1"), enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_19 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_20 = eq(_T_19, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_21 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_22 = eq(_T_21, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_3) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_23 = and(UInt<1>("h1"), enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_24 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_25 = eq(_T_24, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_26 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_27 = eq(_T_26, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    skip
    node _mdTLB_io_rindex_WIRE_index = _mdTLB_io_rindex_T_1 @[src/main/scala/nutcore/mem/TLB.scala 200:{19,19}]
    skip
    skip
    skip
    skip
    node _WIRE = tlbFinish @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 150:{35,35}]
    node _WIRE_1 = _T_7 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 151:{35,35}]
    node _WIRE_2 = vmEnable @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 152:{35,35}]
    io_in_req_ready <= _GEN_23
    io_in_resp_valid <= io_out_resp_valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 143:15]
    io_in_resp_bits_cmd <= io_out_resp_bits_cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 143:15]
    io_in_resp_bits_rdata <= io_out_resp_bits_rdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 143:15]
    io_out_req_valid <= _GEN_22
    io_out_req_bits_addr <= _GEN_24
    io_out_req_bits_size <= _GEN_25
    io_out_req_bits_cmd <= _GEN_26
    io_out_req_bits_wmask <= _GEN_27
    io_out_req_bits_wdata <= _GEN_28
    io_out_resp_ready <= io_in_resp_ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 143:15]
    io_mem_req_valid <= tlbExec.io_mem_req_valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    io_mem_req_bits_addr <= tlbExec.io_mem_req_bits_addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    io_mem_req_bits_size <= tlbExec.io_mem_req_bits_size @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    io_mem_req_bits_cmd <= tlbExec.io_mem_req_bits_cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    io_mem_req_bits_wmask <= tlbExec.io_mem_req_bits_wmask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    io_mem_req_bits_wdata <= tlbExec.io_mem_req_bits_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    io_mem_resp_ready <= tlbExec.io_mem_resp_ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    io_csrMMU_loadPF <= tlbExec.io_pf_loadPF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    io_csrMMU_storePF <= tlbExec.io_pf_storePF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    io_csrMMU_addr <= tlbExec.io_pf_addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    io_ipf <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 99:10]
    _WIRE_1_1 <= _WIRE_1
    _WIRE_2_3 <= _WIRE_2
    _WIRE_16 <= _WIRE
    tlbExec.clock <= clock
    tlbExec.reset <= reset
    tlbExec.io_in_valid <= valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 117:17]
    tlbExec.io_in_bits_addr <= tlbExec_io_in_bits_r_addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:16]
    tlbExec.io_in_bits_size <= tlbExec_io_in_bits_r_size @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:16]
    tlbExec.io_in_bits_cmd <= tlbExec_io_in_bits_r_cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:16]
    tlbExec.io_in_bits_wmask <= tlbExec_io_in_bits_r_wmask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:16]
    tlbExec.io_in_bits_wdata <= tlbExec_io_in_bits_r_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 116:16]
    tlbExec.io_out_ready <= _GEN_20
    tlbExec.io_md_0 <= r_0 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:17]
    tlbExec.io_md_1 <= r_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:17]
    tlbExec.io_md_2 <= r_2 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:17]
    tlbExec.io_md_3 <= r_3 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 94:17]
    tlbExec.io_mdReady <= mdTLB.io_ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 95:22]
    tlbExec.io_mem_req_ready <= io_mem_req_ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    tlbExec.io_mem_resp_valid <= io_mem_resp_valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    tlbExec.io_mem_resp_bits_cmd <= io_mem_resp_bits_cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    tlbExec.io_mem_resp_bits_rdata <= io_mem_resp_bits_rdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 92:18]
    tlbExec.io_flush <= io_flush @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 90:20]
    tlbExec.io_satp <= satp @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 91:19]
    tlbExec.io_pf_priviledgeMode <= io_csrMMU_priviledgeMode @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    tlbExec.io_pf_status_sum <= io_csrMMU_status_sum @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    tlbExec.io_pf_status_mxr <= io_csrMMU_status_mxr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 93:17]
    tlbExec.ISAMO <= _WIRE_4
    tlbExec.DISPLAY_ENABLE <= DISPLAY_ENABLE
    skip
    skip
    tlbEmpty.io_in_valid <= valid_1 @[src/main/scala/utils/Pipeline.scala 31:17]
    tlbEmpty.io_in_bits_addr <= tlbEmpty_io_in_bits_r_addr @[src/main/scala/utils/Pipeline.scala 30:16]
    tlbEmpty.io_in_bits_size <= tlbEmpty_io_in_bits_r_size @[src/main/scala/utils/Pipeline.scala 30:16]
    tlbEmpty.io_in_bits_cmd <= tlbEmpty_io_in_bits_r_cmd @[src/main/scala/utils/Pipeline.scala 30:16]
    tlbEmpty.io_in_bits_wmask <= tlbEmpty_io_in_bits_r_wmask @[src/main/scala/utils/Pipeline.scala 30:16]
    tlbEmpty.io_in_bits_wdata <= tlbEmpty_io_in_bits_r_wdata @[src/main/scala/utils/Pipeline.scala 30:16]
    tlbEmpty.io_out_ready <= _GEN_21
    mdTLB.clock <= clock
    mdTLB.reset <= _mdTLB_reset_T_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 104:15]
    mdTLB.io_write_wen <= tlbExec.io_mdWrite_wen @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 97:18]
    mdTLB.io_write_windex <= tlbExec.io_mdWrite_windex @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 97:18]
    mdTLB.io_write_waymask <= tlbExec.io_mdWrite_waymask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 97:18]
    mdTLB.io_write_wdata <= tlbExec.io_mdWrite_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 97:18]
    mdTLB.io_rindex <= _mdTLB_io_rindex_WIRE_index @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 96:19]
    r_0 <= _GEN_0
    r_1 <= _GEN_1
    r_2 <= _GEN_2
    r_3 <= _GEN_3
    valid <= mux(reset, UInt<1>("h0"), _GEN_6) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 110:{24,24}]
    tlbExec_io_in_bits_r_addr <= _GEN_7
    tlbExec_io_in_bits_r_size <= _GEN_8
    tlbExec_io_in_bits_r_cmd <= _GEN_9
    tlbExec_io_in_bits_r_wmask <= _GEN_10
    tlbExec_io_in_bits_r_wdata <= _GEN_11
    valid_1 <= mux(reset, UInt<1>("h0"), _GEN_14) @[src/main/scala/utils/Pipeline.scala 24:{24,24}]
    tlbEmpty_io_in_bits_r_addr <= _GEN_15
    tlbEmpty_io_in_bits_r_size <= _GEN_16
    tlbEmpty_io_in_bits_r_cmd <= _GEN_17
    tlbEmpty_io_in_bits_r_wmask <= _GEN_18
    tlbEmpty_io_in_bits_r_wdata <= _GEN_19
    alreadyOutFinish <= mux(reset, UInt<1>("h0"), _GEN_30) @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 147:{37,37}]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_3 <= mux(reset, UInt<64>("h0"), _c_T_7) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T_8), _T_10), UInt<1>("h1")), "[%d] EmbeddedTLB_1: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_8), _T_12), UInt<1>("h1")), "InReq(%d, %d) InResp(%d, %d) OutReq(%d, %d) OutResp(%d, %d) vmEnable:%d mode:%d\n", io_in_req_valid, io_in_req_ready, io_in_resp_valid, io_in_resp_ready, io_out_req_valid, io_out_req_ready, io_out_resp_valid, io_out_resp_ready, vmEnable, io_csrMMU_priviledgeMode) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_13), _T_15), UInt<1>("h1")), "[%d] EmbeddedTLB_1: ", c_1) : printf_2 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_13), _T_17), UInt<1>("h1")), "InReq: addr:%x cmd:%d wdata:%x OutReq: addr:%x cmd:%x wdata:%x\n", io_in_req_bits_addr, io_in_req_bits_cmd, io_in_req_bits_wdata, io_out_req_bits_addr, io_out_req_bits_cmd, io_out_req_bits_wdata) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_18), _T_20), UInt<1>("h1")), "[%d] EmbeddedTLB_1: ", c_2) : printf_4 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_18), _T_22), UInt<1>("h1")), "OutResp: rdata:%x cmd:%x Inresp: rdata:%x cmd:%x\n", io_out_resp_bits_rdata, io_out_resp_bits_cmd, io_in_resp_bits_rdata, io_in_resp_bits_cmd) : printf_5 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_23), _T_25), UInt<1>("h1")), "[%d] EmbeddedTLB_1: ", c_3) : printf_6 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_23), _T_27), UInt<1>("h1")), "satp:%x flush:%d cacheEmpty:%d instrPF:%d loadPF:%d storePF:%d \n", satp, io_flush, io_cacheEmpty, io_ipf, io_csrMMU_loadPF, io_csrMMU_storePF) : printf_7 @[src/main/scala/utils/Debug.scala 57:13]

  module CacheStage1_1 :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_bits_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_bits_req_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_bits_req_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_bits_req_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_bits_req_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_bits_req_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_metaReadBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_metaReadBus_req_bits_setIdx : UInt<7> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_0_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_0_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_0_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_1_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_1_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_1_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_2_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_2_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_2_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_3_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_3_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_3_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_dataReadBus_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_dataReadBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_dataReadBus_req_bits_setIdx : UInt<10> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_dataReadBus_resp_data_0_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_dataReadBus_resp_data_1_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_dataReadBus_resp_data_2_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_dataReadBus_resp_data_3_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input DISPLAY_ENABLE : UInt<1>

    node _T = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_1 = and(_T, enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_2 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_4 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node readBusValid = and(io_in_valid, io_out_ready) @[src/main/scala/nutcore/mem/Cache.scala 139:34]
    node _WIRE_1 = io_in_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _T_8 = bits(_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    node _WIRE_3 = io_in_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 78:{49,49}]
    skip
    skip
    node _T_12 = bits(_WIRE_3, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    skip
    node _WIRE_5 = io_in_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 78:{82,82}]
    skip
    node _T_15 = bits(_WIRE_5, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    skip
    skip
    node _WIRE_2_index = _T_12 @[src/main/scala/nutcore/mem/Cache.scala 78:{49,49}]
    node _WIRE_4_wordIndex = _T_15 @[src/main/scala/nutcore/mem/Cache.scala 78:{82,82}]
    node _T_18 = cat(_WIRE_2_index, _WIRE_4_wordIndex) @[src/main/scala/nutcore/mem/Cache.scala 78:35]
    node _io_out_valid_T = and(io_in_valid, io_metaReadBus_req_ready) @[src/main/scala/nutcore/mem/Cache.scala 144:31]
    node _io_out_valid_T_1 = and(_io_out_valid_T, io_dataReadBus_req_ready) @[src/main/scala/nutcore/mem/Cache.scala 144:59]
    node _io_in_ready_T = eq(io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 145:19]
    node _io_in_ready_T_1 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/mem/Cache.scala 145:32]
    node _io_in_ready_T_3 = and(_io_in_ready_T_2, io_metaReadBus_req_ready) @[src/main/scala/nutcore/mem/Cache.scala 145:48]
    node _io_in_ready_T_4 = and(_io_in_ready_T_3, io_dataReadBus_req_ready) @[src/main/scala/nutcore/mem/Cache.scala 145:76]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_19 = and(UInt<1>("h1"), enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_20 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_21 = eq(_T_20, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_22 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_23 = eq(_T_22, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    skip
    node _WIRE_index = _T_8 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io_in_ready <= _io_in_ready_T_4 @[src/main/scala/nutcore/mem/Cache.scala 145:15]
    io_out_valid <= _io_out_valid_T_1 @[src/main/scala/nutcore/mem/Cache.scala 144:16]
    io_out_bits_req_addr <= io_in_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    io_out_bits_req_size <= io_in_bits_size @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    io_out_bits_req_cmd <= io_in_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    io_out_bits_req_wmask <= io_in_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    io_out_bits_req_wdata <= io_in_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    io_metaReadBus_req_valid <= readBusValid @[src/main/scala/utils/SRAMTemplate.scala 53:20]
    io_metaReadBus_req_bits_setIdx <= _WIRE_index @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    io_dataReadBus_req_valid <= readBusValid @[src/main/scala/utils/SRAMTemplate.scala 53:20]
    io_dataReadBus_req_bits_setIdx <= _T_18 @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1), _T_3), UInt<1>("h1")), "[%d] CacheStage1_1: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1), _T_5), UInt<1>("h1")), "[L1$] cache stage1, addr in: %x, user: %x id: %x\n", io_in_bits_addr, UInt<1>("h0"), UInt<1>("h0")) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_19), _T_21), UInt<1>("h1")), "[%d] CacheStage1_1: ", c_1) : printf_2 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_19), _T_23), UInt<1>("h1")), "in.ready = %d, in.valid = %d, out.valid = %d, out.ready = %d, addr = %x, cmd = %x, dataReadBus.req.valid = %d\n", io_in_ready, io_in_valid, io_out_valid, io_out_ready, io_in_bits_addr, io_in_bits_cmd, io_dataReadBus_req_valid) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]

  module CacheStage2_1 :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_bits_req_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_bits_req_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_bits_req_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_bits_req_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_bits_req_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_req_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_req_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_req_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_req_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_req_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_0_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_0_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_0_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_1_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_1_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_1_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_2_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_2_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_2_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_3_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_3_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_3_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_datas_0_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_datas_1_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_datas_2_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_datas_3_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_hit : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_mmio : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_isForwardData : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_forwardData_data_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_forwardData_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_0_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_0_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_0_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_1_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_1_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_1_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_2_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_2_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_2_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_3_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_3_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_3_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataReadResp_0_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataReadResp_1_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataReadResp_2_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataReadResp_3_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaWriteBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaWriteBus_req_bits_setIdx : UInt<7> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaWriteBus_req_bits_data_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaWriteBus_req_bits_data_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaWriteBus_req_bits_data_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaWriteBus_req_bits_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataWriteBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataWriteBus_req_bits_setIdx : UInt<10> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataWriteBus_req_bits_data_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataWriteBus_req_bits_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input DISPLAY_ENABLE : UInt<1>

    node _addr_WIRE = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 174:{31,31}]
    skip
    skip
    skip
    node _addr_T_3 = bits(_addr_WIRE, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    node _isForwardMeta_T = and(io_in_valid, io_metaWriteBus_req_valid) @[src/main/scala/nutcore/mem/Cache.scala 176:35]
    node _isForwardMeta_WIRE_1 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _isForwardMeta_T_3 = bits(_isForwardMeta_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    node _isForwardMeta_WIRE_index = _isForwardMeta_T_3 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    node _isForwardMeta_T_5 = eq(io_metaWriteBus_req_bits_setIdx, _isForwardMeta_WIRE_index) @[src/main/scala/nutcore/mem/Cache.scala 176:99]
    node isForwardMeta = and(_isForwardMeta_T, _isForwardMeta_T_5) @[src/main/scala/nutcore/mem/Cache.scala 176:64]
    reg isForwardMetaReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), isForwardMetaReg) @[src/main/scala/nutcore/mem/Cache.scala 177:33]
    node _GEN_0 = mux(isForwardMeta, UInt<1>("h1"), isForwardMetaReg) @[src/main/scala/nutcore/mem/Cache.scala 178:24 177:33 178:43]
    node _T = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = eq(io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 179:23]
    node _T_2 = or(_T, _T_1) @[src/main/scala/nutcore/mem/Cache.scala 179:20]
    node _GEN_1 = mux(_T_2, UInt<1>("h0"), _GEN_0) @[src/main/scala/nutcore/mem/Cache.scala 179:{37,56}]
    skip
    reg forwardMetaReg_data_tag : UInt<19>, clock with :
      reset => (UInt<1>("h0"), forwardMetaReg_data_tag) @[src/main/scala/nutcore/mem/Cache.scala 180:33]
    reg forwardMetaReg_data_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), forwardMetaReg_data_valid) @[src/main/scala/nutcore/mem/Cache.scala 180:33]
    reg forwardMetaReg_data_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), forwardMetaReg_data_dirty) @[src/main/scala/nutcore/mem/Cache.scala 180:33]
    reg forwardMetaReg_waymask : UInt<4>, clock with :
      reset => (UInt<1>("h0"), forwardMetaReg_waymask) @[src/main/scala/nutcore/mem/Cache.scala 180:33]
    skip
    node _GEN_3 = mux(isForwardMeta, io_metaWriteBus_req_bits_data_tag, forwardMetaReg_data_tag) @[src/main/scala/nutcore/mem/Cache.scala 180:{33,33,33}]
    node _GEN_4 = mux(isForwardMeta, io_metaWriteBus_req_bits_data_valid, forwardMetaReg_data_valid) @[src/main/scala/nutcore/mem/Cache.scala 180:{33,33,33}]
    node _GEN_5 = mux(isForwardMeta, io_metaWriteBus_req_bits_data_dirty, forwardMetaReg_data_dirty) @[src/main/scala/nutcore/mem/Cache.scala 180:{33,33,33}]
    node _GEN_6 = mux(isForwardMeta, io_metaWriteBus_req_bits_waymask, forwardMetaReg_waymask) @[src/main/scala/nutcore/mem/Cache.scala 180:{33,33,33}]
    node pickForwardMeta = or(isForwardMetaReg, isForwardMeta) @[src/main/scala/nutcore/mem/Cache.scala 183:42]
    skip
    node forwardMeta_data_tag = mux(isForwardMeta, io_metaWriteBus_req_bits_data_tag, forwardMetaReg_data_tag) @[src/main/scala/nutcore/mem/Cache.scala 184:24]
    node forwardMeta_data_valid = mux(isForwardMeta, io_metaWriteBus_req_bits_data_valid, forwardMetaReg_data_valid) @[src/main/scala/nutcore/mem/Cache.scala 184:24]
    node forwardMeta_data_dirty = mux(isForwardMeta, io_metaWriteBus_req_bits_data_dirty, forwardMetaReg_data_dirty) @[src/main/scala/nutcore/mem/Cache.scala 184:24]
    node forwardMeta_waymask = mux(isForwardMeta, io_metaWriteBus_req_bits_waymask, forwardMetaReg_waymask) @[src/main/scala/nutcore/mem/Cache.scala 184:24]
    node forwardWaymask_0 = bits(forwardMeta_waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node forwardWaymask_1 = bits(forwardMeta_waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node forwardWaymask_2 = bits(forwardMeta_waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node forwardWaymask_3 = bits(forwardMeta_waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node _metaWay_0_T = and(pickForwardMeta, forwardWaymask_0) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_0_T_1_tag = mux(_metaWay_0_T, forwardMeta_data_tag, io_metaReadResp_0_tag) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_0_T_1_valid = mux(_metaWay_0_T, forwardMeta_data_valid, io_metaReadResp_0_valid) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_0_T_1_dirty = mux(_metaWay_0_T, forwardMeta_data_dirty, io_metaReadResp_0_dirty) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_1_T = and(pickForwardMeta, forwardWaymask_1) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_1_T_1_tag = mux(_metaWay_1_T, forwardMeta_data_tag, io_metaReadResp_1_tag) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_1_T_1_valid = mux(_metaWay_1_T, forwardMeta_data_valid, io_metaReadResp_1_valid) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_1_T_1_dirty = mux(_metaWay_1_T, forwardMeta_data_dirty, io_metaReadResp_1_dirty) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_2_T = and(pickForwardMeta, forwardWaymask_2) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_2_T_1_tag = mux(_metaWay_2_T, forwardMeta_data_tag, io_metaReadResp_2_tag) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_2_T_1_valid = mux(_metaWay_2_T, forwardMeta_data_valid, io_metaReadResp_2_valid) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_2_T_1_dirty = mux(_metaWay_2_T, forwardMeta_data_dirty, io_metaReadResp_2_dirty) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_3_T = and(pickForwardMeta, forwardWaymask_3) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_3_T_1_tag = mux(_metaWay_3_T, forwardMeta_data_tag, io_metaReadResp_3_tag) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_3_T_1_valid = mux(_metaWay_3_T, forwardMeta_data_valid, io_metaReadResp_3_valid) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_3_T_1_dirty = mux(_metaWay_3_T, forwardMeta_data_dirty, io_metaReadResp_3_dirty) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node metaWay_0_tag = _metaWay_0_T_1_tag @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node addr_tag = _addr_T_3 @[src/main/scala/nutcore/mem/Cache.scala 174:{31,31}]
    node _hitVec_T = eq(metaWay_0_tag, addr_tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node metaWay_0_valid = _metaWay_0_T_1_valid @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_1 = and(metaWay_0_valid, _hitVec_T) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_2 = and(_hitVec_T_1, io_in_valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node metaWay_1_tag = _metaWay_1_T_1_tag @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_3 = eq(metaWay_1_tag, addr_tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node metaWay_1_valid = _metaWay_1_T_1_valid @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_4 = and(metaWay_1_valid, _hitVec_T_3) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_5 = and(_hitVec_T_4, io_in_valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node metaWay_2_tag = _metaWay_2_T_1_tag @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_6 = eq(metaWay_2_tag, addr_tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node metaWay_2_valid = _metaWay_2_T_1_valid @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_7 = and(metaWay_2_valid, _hitVec_T_6) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_8 = and(_hitVec_T_7, io_in_valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node metaWay_3_tag = _metaWay_3_T_1_tag @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_9 = eq(metaWay_3_tag, addr_tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node metaWay_3_valid = _metaWay_3_T_1_valid @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_10 = and(metaWay_3_valid, _hitVec_T_9) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_11 = and(_hitVec_T_10, io_in_valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node _hitVec_WIRE_1 = _hitVec_T_5 @[src/main/scala/nutcore/mem/Cache.scala 190:{23,23}]
    node _hitVec_WIRE_0 = _hitVec_T_2 @[src/main/scala/nutcore/mem/Cache.scala 190:{23,23}]
    node hitVec_lo = cat(_hitVec_WIRE_1, _hitVec_WIRE_0) @[src/main/scala/nutcore/mem/Cache.scala 190:90]
    node _hitVec_WIRE_3 = _hitVec_T_11 @[src/main/scala/nutcore/mem/Cache.scala 190:{23,23}]
    node _hitVec_WIRE_2 = _hitVec_T_8 @[src/main/scala/nutcore/mem/Cache.scala 190:{23,23}]
    node hitVec_hi = cat(_hitVec_WIRE_3, _hitVec_WIRE_2) @[src/main/scala/nutcore/mem/Cache.scala 190:90]
    node hitVec = cat(hitVec_hi, hitVec_lo) @[src/main/scala/nutcore/mem/Cache.scala 190:90]
    reg victimWaymask_lfsr : UInt<64>, clock with :
      reset => (UInt<1>("h0"), victimWaymask_lfsr) @[src/main/scala/utils/LFSR64.scala 25:23]
    node _victimWaymask_xor_T = bits(victimWaymask_lfsr, 0, 0) @[src/main/scala/utils/LFSR64.scala 26:19]
    node _victimWaymask_xor_T_1 = bits(victimWaymask_lfsr, 1, 1) @[src/main/scala/utils/LFSR64.scala 26:29]
    node _victimWaymask_xor_T_2 = xor(_victimWaymask_xor_T, _victimWaymask_xor_T_1) @[src/main/scala/utils/LFSR64.scala 26:23]
    node _victimWaymask_xor_T_3 = bits(victimWaymask_lfsr, 3, 3) @[src/main/scala/utils/LFSR64.scala 26:39]
    node _victimWaymask_xor_T_4 = xor(_victimWaymask_xor_T_2, _victimWaymask_xor_T_3) @[src/main/scala/utils/LFSR64.scala 26:33]
    node _victimWaymask_xor_T_5 = bits(victimWaymask_lfsr, 4, 4) @[src/main/scala/utils/LFSR64.scala 26:49]
    node victimWaymask_xor = xor(_victimWaymask_xor_T_4, _victimWaymask_xor_T_5) @[src/main/scala/utils/LFSR64.scala 26:43]
    node _victimWaymask_lfsr_T = eq(victimWaymask_lfsr, UInt<1>("h0")) @[src/main/scala/utils/LFSR64.scala 28:24]
    node _victimWaymask_lfsr_T_1 = bits(victimWaymask_lfsr, 63, 1) @[src/main/scala/utils/LFSR64.scala 28:51]
    node _victimWaymask_lfsr_T_2 = cat(victimWaymask_xor, _victimWaymask_lfsr_T_1) @[src/main/scala/utils/LFSR64.scala 28:41]
    node _victimWaymask_lfsr_T_3 = mux(_victimWaymask_lfsr_T, UInt<1>("h1"), _victimWaymask_lfsr_T_2) @[src/main/scala/utils/LFSR64.scala 28:18]
    node _GEN_7 = mux(UInt<1>("h1"), _victimWaymask_lfsr_T_3, victimWaymask_lfsr) @[src/main/scala/utils/LFSR64.scala 27:22 28:12 25:23]
    node _victimWaymask_T = bits(victimWaymask_lfsr, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 191:53]
    node victimWaymask = dshl(UInt<1>("h1"), _victimWaymask_T) @[src/main/scala/nutcore/mem/Cache.scala 191:42]
    node _invalidVec_T = eq(metaWay_0_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_T_1 = eq(metaWay_1_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_T_2 = eq(metaWay_2_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_T_3 = eq(metaWay_3_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_WIRE_1 = _invalidVec_T_1 @[src/main/scala/nutcore/mem/Cache.scala 193:{27,27}]
    node _invalidVec_WIRE_0 = _invalidVec_T @[src/main/scala/nutcore/mem/Cache.scala 193:{27,27}]
    node invalidVec_lo = cat(_invalidVec_WIRE_1, _invalidVec_WIRE_0) @[src/main/scala/nutcore/mem/Cache.scala 193:56]
    node _invalidVec_WIRE_3 = _invalidVec_T_3 @[src/main/scala/nutcore/mem/Cache.scala 193:{27,27}]
    node _invalidVec_WIRE_2 = _invalidVec_T_2 @[src/main/scala/nutcore/mem/Cache.scala 193:{27,27}]
    node invalidVec_hi = cat(_invalidVec_WIRE_3, _invalidVec_WIRE_2) @[src/main/scala/nutcore/mem/Cache.scala 193:56]
    node invalidVec = cat(invalidVec_hi, invalidVec_lo) @[src/main/scala/nutcore/mem/Cache.scala 193:56]
    node hasInvalidWay = orr(invalidVec) @[src/main/scala/nutcore/mem/Cache.scala 194:34]
    node _refillInvalidWaymask_T = geq(invalidVec, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 195:45]
    node _refillInvalidWaymask_T_1 = geq(invalidVec, UInt<3>("h4")) @[src/main/scala/nutcore/mem/Cache.scala 196:20]
    node _refillInvalidWaymask_T_2 = geq(invalidVec, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 197:20]
    node _refillInvalidWaymask_T_3 = mux(_refillInvalidWaymask_T_2, UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 197:8]
    node _refillInvalidWaymask_T_4 = mux(_refillInvalidWaymask_T_1, UInt<3>("h4"), _refillInvalidWaymask_T_3) @[src/main/scala/nutcore/mem/Cache.scala 196:8]
    node refillInvalidWaymask = mux(_refillInvalidWaymask_T, UInt<4>("h8"), _refillInvalidWaymask_T_4) @[src/main/scala/nutcore/mem/Cache.scala 195:33]
    node _waymask_T = mux(hasInvalidWay, refillInvalidWaymask, victimWaymask) @[src/main/scala/nutcore/mem/Cache.scala 200:49]
    node waymask = mux(io_out_bits_hit, hitVec, _waymask_T) @[src/main/scala/nutcore/mem/Cache.scala 200:20]
    node _T_3 = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_4 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_5 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_6 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_7 = add(_T_3, _T_4) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_8 = bits(_T_7, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_9 = add(_T_5, _T_6) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_10 = bits(_T_9, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_11 = add(_T_8, _T_10) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_12 = bits(_T_11, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_13 = gt(_T_12, UInt<1>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 201:26]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_14 = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_15 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_16 = eq(_T_15, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_17 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_18 = eq(_T_17, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_19 = and(UInt<1>("h1"), enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_20 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_21 = eq(_T_20, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_22 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_23 = eq(_T_22, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_24 = and(UInt<1>("h1"), enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_25 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_26 = eq(_T_25, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_27 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_28 = eq(_T_27, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_3) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_29 = and(UInt<1>("h1"), enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_30 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_31 = eq(_T_30, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_32 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_33 = eq(_T_32, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_4) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_8 = add(c_4, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_9 = tail(_c_T_8, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_4 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_34 = and(UInt<1>("h1"), enableDisplay_4) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_35 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_36 = eq(_T_35, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_37 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_38 = eq(_T_37, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_5 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_5) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_10 = add(c_5, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_11 = tail(_c_T_10, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_5 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_39 = and(UInt<1>("h1"), enableDisplay_5) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_40 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_41 = eq(_T_40, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_42 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_43 = eq(_T_42, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_6 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_6) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_12 = add(c_6, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_13 = tail(_c_T_12, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_6 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_44 = and(UInt<1>("h1"), enableDisplay_6) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_45 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_46 = eq(_T_45, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_47 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_48 = eq(_T_47, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_7 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_7) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_14 = add(c_7, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_15 = tail(_c_T_14, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_7 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_49 = and(UInt<1>("h1"), enableDisplay_7) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_50 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_51 = eq(_T_50, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_52 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_53 = eq(_T_52, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_8 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_8) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_16 = add(c_8, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_17 = tail(_c_T_16, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_8 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_54 = and(UInt<1>("h1"), enableDisplay_8) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_55 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_56 = eq(_T_55, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_57 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_58 = eq(_T_57, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_9 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_9) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_18 = add(c_9, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_19 = tail(_c_T_18, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_9 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_59 = and(UInt<1>("h1"), enableDisplay_9) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_60 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_61 = eq(_T_60, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_62 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_63 = eq(_T_62, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_64 = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_65 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_66 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_67 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_68 = add(_T_64, _T_65) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_69 = bits(_T_68, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_70 = add(_T_66, _T_67) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_71 = bits(_T_70, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_72 = add(_T_69, _T_71) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_73 = bits(_T_72, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_74 = gt(_T_73, UInt<1>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 207:26]
    reg c_10 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_10) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_20 = add(c_10, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_21 = tail(_c_T_20, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_10 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_75 = and(UInt<1>("h1"), enableDisplay_10) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_76 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_77 = eq(_T_76, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_78 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_79 = eq(_T_78, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_80 = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_81 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_82 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_83 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_84 = add(_T_80, _T_81) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_85 = bits(_T_84, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_86 = add(_T_82, _T_83) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_87 = bits(_T_86, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_88 = add(_T_85, _T_87) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_89 = bits(_T_88, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_90 = gt(_T_89, UInt<1>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 208:45]
    node _T_91 = and(io_in_valid, _T_90) @[src/main/scala/nutcore/mem/Cache.scala 208:24]
    node _T_92 = eq(_T_91, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 208:10]
    node _T_93 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    node _T_94 = eq(_T_93, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    node _T_95 = eq(_T_92, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    node _io_out_bits_hit_T = orr(hitVec) @[src/main/scala/nutcore/mem/Cache.scala 211:44]
    node _io_out_bits_hit_T_1 = and(io_in_valid, _io_out_bits_hit_T) @[src/main/scala/nutcore/mem/Cache.scala 211:34]
    node _io_out_bits_mmio_T = xor(io_in_bits_req_addr, UInt<30>("h30000000")) @[src/main/scala/nutcore/NutCore.scala 87:11]
    node _io_out_bits_mmio_T_1 = bits(_io_out_bits_mmio_T, 31, 28) @[src/main/scala/nutcore/NutCore.scala 87:24]
    node _io_out_bits_mmio_T_2 = eq(_io_out_bits_mmio_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/NutCore.scala 87:44]
    node _io_out_bits_mmio_T_3 = xor(io_in_bits_req_addr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 87:11]
    node _io_out_bits_mmio_T_4 = bits(_io_out_bits_mmio_T_3, 31, 30) @[src/main/scala/nutcore/NutCore.scala 87:24]
    node _io_out_bits_mmio_T_5 = eq(_io_out_bits_mmio_T_4, UInt<1>("h0")) @[src/main/scala/nutcore/NutCore.scala 87:44]
    node _io_out_bits_mmio_T_6 = or(_io_out_bits_mmio_T_2, _io_out_bits_mmio_T_5) @[src/main/scala/nutcore/NutCore.scala 88:15]
    node _isForwardData_WIRE_1 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 78:{49,49}]
    skip
    skip
    node _isForwardData_T_2 = bits(_isForwardData_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    skip
    node _isForwardData_WIRE_3 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 78:{82,82}]
    skip
    node _isForwardData_T_5 = bits(_isForwardData_WIRE_3, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    skip
    skip
    node _isForwardData_WIRE_index = _isForwardData_T_2 @[src/main/scala/nutcore/mem/Cache.scala 78:{49,49}]
    node _isForwardData_WIRE_2_wordIndex = _isForwardData_T_5 @[src/main/scala/nutcore/mem/Cache.scala 78:{82,82}]
    node _isForwardData_T_8 = cat(_isForwardData_WIRE_index, _isForwardData_WIRE_2_wordIndex) @[src/main/scala/nutcore/mem/Cache.scala 78:35]
    node _isForwardData_T_9 = eq(io_dataWriteBus_req_bits_setIdx, _isForwardData_T_8) @[src/main/scala/nutcore/mem/Cache.scala 217:30]
    node _isForwardData_T_10 = and(io_dataWriteBus_req_valid, _isForwardData_T_9) @[src/main/scala/nutcore/mem/Cache.scala 217:13]
    node isForwardData = and(io_in_valid, _isForwardData_T_10) @[src/main/scala/nutcore/mem/Cache.scala 216:35]
    reg isForwardDataReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), isForwardDataReg) @[src/main/scala/nutcore/mem/Cache.scala 219:33]
    node _GEN_8 = mux(isForwardData, UInt<1>("h1"), isForwardDataReg) @[src/main/scala/nutcore/mem/Cache.scala 220:24 219:33 220:43]
    node _T_96 = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_97 = eq(io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 221:23]
    node _T_98 = or(_T_96, _T_97) @[src/main/scala/nutcore/mem/Cache.scala 221:20]
    node _GEN_9 = mux(_T_98, UInt<1>("h0"), _GEN_8) @[src/main/scala/nutcore/mem/Cache.scala 221:{37,56}]
    skip
    reg forwardDataReg_data_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), forwardDataReg_data_data) @[src/main/scala/nutcore/mem/Cache.scala 222:33]
    reg forwardDataReg_waymask : UInt<4>, clock with :
      reset => (UInt<1>("h0"), forwardDataReg_waymask) @[src/main/scala/nutcore/mem/Cache.scala 222:33]
    skip
    node _GEN_11 = mux(isForwardData, io_dataWriteBus_req_bits_data_data, forwardDataReg_data_data) @[src/main/scala/nutcore/mem/Cache.scala 222:{33,33,33}]
    node _GEN_12 = mux(isForwardData, io_dataWriteBus_req_bits_waymask, forwardDataReg_waymask) @[src/main/scala/nutcore/mem/Cache.scala 222:{33,33,33}]
    node _io_out_bits_isForwardData_T = or(isForwardDataReg, isForwardData) @[src/main/scala/nutcore/mem/Cache.scala 223:49]
    skip
    node _io_out_bits_forwardData_T_data_data = mux(isForwardData, io_dataWriteBus_req_bits_data_data, forwardDataReg_data_data) @[src/main/scala/nutcore/mem/Cache.scala 224:33]
    node _io_out_bits_forwardData_T_waymask = mux(isForwardData, io_dataWriteBus_req_bits_waymask, forwardDataReg_waymask) @[src/main/scala/nutcore/mem/Cache.scala 224:33]
    node _io_in_ready_T = eq(io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 228:18]
    node _io_in_ready_T_1 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/mem/Cache.scala 228:31]
    node _T_99 = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_11 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_11) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_22 = add(c_11, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_23 = tail(_c_T_22, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_11 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_100 = and(UInt<1>("h1"), enableDisplay_11) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_101 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_102 = eq(_T_101, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_103 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_104 = eq(_T_103, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _WIRE_1 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _T_107 = bits(_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    reg c_12 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_12) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_24 = add(c_12, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_25 = tail(_c_T_24, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_12 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_109 = and(UInt<1>("h1"), enableDisplay_12) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_110 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_111 = eq(_T_110, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_112 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_113 = eq(_T_112, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    skip
    skip
    skip
    skip
    skip
    skip
    node metaWay_0_dirty = _metaWay_0_T_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node metaWay_1_dirty = _metaWay_1_T_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node metaWay_2_dirty = _metaWay_2_T_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node metaWay_3_dirty = _metaWay_3_T_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_index = _T_107 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    io_in_ready <= _io_in_ready_T_2 @[src/main/scala/nutcore/mem/Cache.scala 228:15]
    io_out_valid <= io_in_valid @[src/main/scala/nutcore/mem/Cache.scala 227:16]
    io_out_bits_req_addr <= io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    io_out_bits_req_size <= io_in_bits_req_size @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    io_out_bits_req_cmd <= io_in_bits_req_cmd @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    io_out_bits_req_wmask <= io_in_bits_req_wmask @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    io_out_bits_req_wdata <= io_in_bits_req_wdata @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    io_out_bits_metas_0_tag <= metaWay_0_tag @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_0_valid <= metaWay_0_valid @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_0_dirty <= metaWay_0_dirty @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_1_tag <= metaWay_1_tag @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_1_valid <= metaWay_1_valid @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_1_dirty <= metaWay_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_2_tag <= metaWay_2_tag @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_2_valid <= metaWay_2_valid @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_2_dirty <= metaWay_2_dirty @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_3_tag <= metaWay_3_tag @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_3_valid <= metaWay_3_valid @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_3_dirty <= metaWay_3_dirty @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_datas_0_data <= io_dataReadResp_0_data @[src/main/scala/nutcore/mem/Cache.scala 213:21]
    io_out_bits_datas_1_data <= io_dataReadResp_1_data @[src/main/scala/nutcore/mem/Cache.scala 213:21]
    io_out_bits_datas_2_data <= io_dataReadResp_2_data @[src/main/scala/nutcore/mem/Cache.scala 213:21]
    io_out_bits_datas_3_data <= io_dataReadResp_3_data @[src/main/scala/nutcore/mem/Cache.scala 213:21]
    io_out_bits_hit <= _io_out_bits_hit_T_1 @[src/main/scala/nutcore/mem/Cache.scala 211:19]
    io_out_bits_waymask <= waymask @[src/main/scala/nutcore/mem/Cache.scala 212:23]
    io_out_bits_mmio <= _io_out_bits_mmio_T_6 @[src/main/scala/nutcore/mem/Cache.scala 214:20]
    io_out_bits_isForwardData <= _io_out_bits_isForwardData_T @[src/main/scala/nutcore/mem/Cache.scala 223:29]
    skip
    io_out_bits_forwardData_data_data <= _io_out_bits_forwardData_T_data_data @[src/main/scala/nutcore/mem/Cache.scala 224:27]
    io_out_bits_forwardData_waymask <= _io_out_bits_forwardData_T_waymask @[src/main/scala/nutcore/mem/Cache.scala 224:27]
    isForwardMetaReg <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/nutcore/mem/Cache.scala 177:{33,33}]
    skip
    forwardMetaReg_data_tag <= _GEN_3
    forwardMetaReg_data_valid <= _GEN_4
    forwardMetaReg_data_dirty <= _GEN_5
    forwardMetaReg_waymask <= _GEN_6
    victimWaymask_lfsr <= mux(reset, UInt<64>("h1234567887654321"), _GEN_7) @[src/main/scala/utils/LFSR64.scala 25:{23,23}]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_3 <= mux(reset, UInt<64>("h0"), _c_T_7) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_4 <= mux(reset, UInt<64>("h0"), _c_T_9) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_5 <= mux(reset, UInt<64>("h0"), _c_T_11) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_6 <= mux(reset, UInt<64>("h0"), _c_T_13) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_7 <= mux(reset, UInt<64>("h0"), _c_T_15) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_8 <= mux(reset, UInt<64>("h0"), _c_T_17) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_9 <= mux(reset, UInt<64>("h0"), _c_T_19) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_10 <= mux(reset, UInt<64>("h0"), _c_T_21) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    isForwardDataReg <= mux(reset, UInt<1>("h0"), _GEN_9) @[src/main/scala/nutcore/mem/Cache.scala 219:{33,33}]
    skip
    forwardDataReg_data_data <= _GEN_11
    forwardDataReg_waymask <= _GEN_12
    c_11 <= mux(reset, UInt<64>("h0"), _c_T_23) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_12 <= mux(reset, UInt<64>("h0"), _c_T_25) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_14), _T_16), UInt<1>("h1")), "[%d] CacheStage2_1: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_14), _T_18), UInt<1>("h1")), "[ERROR] metaWay %x metat %x reqt %x\n", metaWay_0_valid, metaWay_0_tag, addr_tag) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_19), _T_21), UInt<1>("h1")), "[%d] CacheStage2_1: ", c_1) : printf_2 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_19), _T_23), UInt<1>("h1")), "[ERROR] metaWay %x metat %x reqt %x\n", metaWay_1_valid, metaWay_1_tag, addr_tag) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_24), _T_26), UInt<1>("h1")), "[%d] CacheStage2_1: ", c_2) : printf_4 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_24), _T_28), UInt<1>("h1")), "[ERROR] metaWay %x metat %x reqt %x\n", metaWay_2_valid, metaWay_2_tag, addr_tag) : printf_5 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_29), _T_31), UInt<1>("h1")), "[%d] CacheStage2_1: ", c_3) : printf_6 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_29), _T_33), UInt<1>("h1")), "[ERROR] metaWay %x metat %x reqt %x\n", metaWay_3_valid, metaWay_3_tag, addr_tag) : printf_7 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_34), _T_36), UInt<1>("h1")), "[%d] CacheStage2_1: ", c_4) : printf_8 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_34), _T_38), UInt<1>("h1")), "[ERROR] metaReadResp %x metat %x reqt %x\n", io_metaReadResp_0_valid, io_metaReadResp_0_tag, addr_tag) : printf_9 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_39), _T_41), UInt<1>("h1")), "[%d] CacheStage2_1: ", c_5) : printf_10 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_39), _T_43), UInt<1>("h1")), "[ERROR] metaReadResp %x metat %x reqt %x\n", io_metaReadResp_1_valid, io_metaReadResp_1_tag, addr_tag) : printf_11 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_44), _T_46), UInt<1>("h1")), "[%d] CacheStage2_1: ", c_6) : printf_12 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_44), _T_48), UInt<1>("h1")), "[ERROR] metaReadResp %x metat %x reqt %x\n", io_metaReadResp_2_valid, io_metaReadResp_2_tag, addr_tag) : printf_13 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_49), _T_51), UInt<1>("h1")), "[%d] CacheStage2_1: ", c_7) : printf_14 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_49), _T_53), UInt<1>("h1")), "[ERROR] metaReadResp %x metat %x reqt %x\n", io_metaReadResp_3_valid, io_metaReadResp_3_tag, addr_tag) : printf_15 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_54), _T_56), UInt<1>("h1")), "[%d] CacheStage2_1: ", c_8) : printf_16 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_54), _T_58), UInt<1>("h1")), "[ERROR] forwardMetaReg isForwardMetaReg %x %x metat %x wm %b\n", isForwardMetaReg, forwardMetaReg_data_valid, forwardMetaReg_data_tag, forwardMetaReg_waymask) : printf_17 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_59), _T_61), UInt<1>("h1")), "[%d] CacheStage2_1: ", c_9) : printf_18 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_59), _T_63), UInt<1>("h1")), "[ERROR] forwardMeta isForwardMeta %x %x metat %x wm %b\n", isForwardMeta, io_metaWriteBus_req_bits_data_valid, io_metaWriteBus_req_bits_data_tag, io_metaWriteBus_req_bits_waymask) : printf_19 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_74), _T_75), _T_77), UInt<1>("h1")), "[%d] CacheStage2_1: ", c_10) : printf_20 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_74), _T_75), _T_79), UInt<1>("h1")), "[ERROR] hit %b wmask %b hitvec %b\n", io_out_bits_hit, forwardMeta_waymask, hitVec) : printf_21 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_94), _T_95), UInt<1>("h1")), "Assertion failed\n    at Cache.scala:208 assert(!(io.in.valid && PopCount(waymask) > 1.U))\n") : printf_22 @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    assert(clock, _T_92, and(and(UInt<1>("h1"), _T_94), UInt<1>("h1")), "") : assert @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_100), _T_102), UInt<1>("h1")), "[%d] CacheStage2_1: ", c_11) : printf_23 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_100), _T_104), UInt<1>("h1")), "[isFD:%d isFDreg:%d inFire:%d invalid:%d \n", isForwardData, isForwardDataReg, _T_99, io_in_valid) : printf_24 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_109), _T_111), UInt<1>("h1")), "[%d] CacheStage2_1: ", c_12) : printf_25 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_109), _T_113), UInt<1>("h1")), "[isFM:%d isFMreg:%d metawreq:%x widx:%x ridx:%x \n", isForwardMeta, isForwardMetaReg, io_metaWriteBus_req_valid, io_metaWriteBus_req_bits_setIdx, _WIRE_index) : printf_26 @[src/main/scala/utils/Debug.scala 57:13]

  module CacheStage3_1 :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_req_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_req_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_req_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_req_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_req_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_0_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_0_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_0_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_1_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_1_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_1_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_2_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_2_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_2_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_3_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_3_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_3_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_datas_0_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_datas_1_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_datas_2_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_datas_3_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_hit : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_mmio : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_isForwardData : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_forwardData_data_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_forwardData_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_out_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_out_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_isFinish : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_flush : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_dataReadBus_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataReadBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataReadBus_req_bits_setIdx : UInt<10> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_dataReadBus_resp_data_0_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_dataReadBus_resp_data_1_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_dataReadBus_resp_data_2_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_dataReadBus_resp_data_3_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_dataWriteBus_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataWriteBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataWriteBus_req_bits_setIdx : UInt<10> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataWriteBus_req_bits_data_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataWriteBus_req_bits_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_metaWriteBus_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_metaWriteBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_metaWriteBus_req_bits_setIdx : UInt<7> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_metaWriteBus_req_bits_data_tag : UInt<19> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_metaWriteBus_req_bits_data_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_metaWriteBus_req_bits_data_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_metaWriteBus_req_bits_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mem_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mem_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mem_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mem_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mmio_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mmio_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mmio_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mmio_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mmio_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mmio_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mmio_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mmio_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mmio_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mmio_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_cohResp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_cohResp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_cohResp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_cohResp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataReadRespToL1 : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input DISPLAY_ENABLE : UInt<1>
    output _WIRE_19 : UInt<1>

    inst metaWriteArb of Arbiter @[src/main/scala/nutcore/mem/Cache.scala 254:28]
    inst dataWriteArb of Arbiter_1 @[src/main/scala/nutcore/mem/Cache.scala 255:28]
    node _addr_WIRE = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 258:{31,31}]
    skip
    node _addr_T_1 = bits(_addr_WIRE, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node _addr_T_2 = bits(_addr_WIRE, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node _addr_T_3 = bits(_addr_WIRE, 31, 13) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node mmio = and(io_in_valid, io_in_bits_mmio) @[src/main/scala/nutcore/mem/Cache.scala 259:26]
    node hit = and(io_in_valid, io_in_bits_hit) @[src/main/scala/nutcore/mem/Cache.scala 260:25]
    node _miss_T = eq(io_in_bits_hit, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 261:29]
    node miss = and(io_in_valid, _miss_T) @[src/main/scala/nutcore/mem/Cache.scala 261:26]
    node _probe_T = and(io_in_valid, UInt<1>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 262:27]
    node _probe_T_1 = eq(io_in_bits_req_cmd, UInt<4>("h8")) @[src/main/scala/bus/simplebus/SimpleBus.scala 79:23]
    node probe = and(_probe_T, _probe_T_1) @[src/main/scala/nutcore/mem/Cache.scala 262:39]
    node _hitReadBurst_T = eq(io_in_bits_req_cmd, UInt<2>("h2")) @[src/main/scala/bus/simplebus/SimpleBus.scala 76:27]
    node hitReadBurst = and(hit, _hitReadBurst_T) @[src/main/scala/nutcore/mem/Cache.scala 263:26]
    node _meta_T = bits(io_in_bits_waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_1 = bits(io_in_bits_waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_2 = bits(io_in_bits_waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_3 = bits(io_in_bits_waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_4 = mux(_meta_T, io_in_bits_metas_0_dirty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_5 = mux(_meta_T_1, io_in_bits_metas_1_dirty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_6 = mux(_meta_T_2, io_in_bits_metas_2_dirty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_7 = mux(_meta_T_3, io_in_bits_metas_3_dirty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_8 = or(_meta_T_4, _meta_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_9 = or(_meta_T_8, _meta_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_10 = or(_meta_T_9, _meta_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _meta_T_18 = mux(_meta_T, io_in_bits_metas_0_tag, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_19 = mux(_meta_T_1, io_in_bits_metas_1_tag, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_20 = mux(_meta_T_2, io_in_bits_metas_2_tag, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_21 = mux(_meta_T_3, io_in_bits_metas_3_tag, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_22 = or(_meta_T_18, _meta_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_23 = or(_meta_T_22, _meta_T_20) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_24 = or(_meta_T_23, _meta_T_21) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T = and(mmio, hit) @[src/main/scala/nutcore/mem/Cache.scala 265:17]
    node _T_1 = eq(_T, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 265:10]
    node _T_2 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    node _T_4 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    node _useForwardData_T = eq(io_in_bits_waymask, io_in_bits_forwardData_waymask) @[src/main/scala/nutcore/mem/Cache.scala 273:71]
    node useForwardData = and(io_in_bits_isForwardData, _useForwardData_T) @[src/main/scala/nutcore/mem/Cache.scala 273:49]
    node _dataReadArray_T = bits(io_in_bits_waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_1 = bits(io_in_bits_waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_2 = bits(io_in_bits_waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_3 = bits(io_in_bits_waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_4 = mux(_dataReadArray_T, io_in_bits_datas_0_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_5 = mux(_dataReadArray_T_1, io_in_bits_datas_1_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_6 = mux(_dataReadArray_T_2, io_in_bits_datas_2_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_7 = mux(_dataReadArray_T_3, io_in_bits_datas_3_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_8 = or(_dataReadArray_T_4, _dataReadArray_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_9 = or(_dataReadArray_T_8, _dataReadArray_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_10 = or(_dataReadArray_T_9, _dataReadArray_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_WIRE_1 = _dataReadArray_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _dataReadArray_WIRE_data = _dataReadArray_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node dataRead = mux(useForwardData, io_in_bits_forwardData_data_data, _dataReadArray_WIRE_data) @[src/main/scala/nutcore/mem/Cache.scala 275:21]
    node _wordMask_T = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 276:22]
    node _wordMask_T_1 = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wordMask_T_2 = and(_wordMask_T, _wordMask_T_1) @[src/main/scala/nutcore/mem/Cache.scala 276:28]
    node _wordMask_T_3 = bits(io_in_bits_req_wmask, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_4 = bits(io_in_bits_req_wmask, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_5 = bits(io_in_bits_req_wmask, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_6 = bits(io_in_bits_req_wmask, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_7 = bits(io_in_bits_req_wmask, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_8 = bits(io_in_bits_req_wmask, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_9 = bits(io_in_bits_req_wmask, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_10 = bits(io_in_bits_req_wmask, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_11 = bits(_wordMask_T_3, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_12 = mux(_wordMask_T_11, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_13 = bits(_wordMask_T_4, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_14 = mux(_wordMask_T_13, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_15 = bits(_wordMask_T_5, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_16 = mux(_wordMask_T_15, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_17 = bits(_wordMask_T_6, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_18 = mux(_wordMask_T_17, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_19 = bits(_wordMask_T_7, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_20 = mux(_wordMask_T_19, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_21 = bits(_wordMask_T_8, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_22 = mux(_wordMask_T_21, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_23 = bits(_wordMask_T_9, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_24 = mux(_wordMask_T_23, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_25 = bits(_wordMask_T_10, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_26 = mux(_wordMask_T_25, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node wordMask_lo_lo = cat(_wordMask_T_14, _wordMask_T_12) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_lo_hi = cat(_wordMask_T_18, _wordMask_T_16) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_lo = cat(wordMask_lo_hi, wordMask_lo_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_hi_lo = cat(_wordMask_T_22, _wordMask_T_20) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_hi_hi = cat(_wordMask_T_26, _wordMask_T_24) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_hi = cat(wordMask_hi_hi, wordMask_hi_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _wordMask_T_27 = cat(wordMask_hi, wordMask_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask = mux(_wordMask_T_2, _wordMask_T_27, UInt<64>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 276:21]
    reg writeL2BeatCnt_value : UInt<3>, clock with :
      reset => (UInt<1>("h0"), writeL2BeatCnt_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node _T_5 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_6 = eq(io_in_bits_req_cmd, UInt<2>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 279:32]
    node _T_7 = eq(io_in_bits_req_cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _T_8 = or(_T_6, _T_7) @[src/main/scala/nutcore/mem/Cache.scala 279:60]
    node _T_9 = and(_T_5, _T_8) @[src/main/scala/nutcore/mem/Cache.scala 279:20]
    skip
    node _value_T = add(writeL2BeatCnt_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_0 = mux(_T_9, _value_T_1, writeL2BeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 279:83 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _hitWrite_T = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node hitWrite = and(hit, _hitWrite_T) @[src/main/scala/nutcore/mem/Cache.scala 283:22]
    node _dataHitWriteBus_x1_T = and(io_in_bits_req_wdata, wordMask) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _dataHitWriteBus_x1_T_1 = not(wordMask) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _dataHitWriteBus_x1_T_2 = and(dataRead, _dataHitWriteBus_x1_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _dataHitWriteBus_x1_T_3 = or(_dataHitWriteBus_x1_T, _dataHitWriteBus_x1_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _dataHitWriteBus_x3_T = eq(io_in_bits_req_cmd, UInt<2>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 286:60]
    node _dataHitWriteBus_x3_T_1 = eq(io_in_bits_req_cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _dataHitWriteBus_x3_T_2 = or(_dataHitWriteBus_x3_T, _dataHitWriteBus_x3_T_1) @[src/main/scala/nutcore/mem/Cache.scala 286:88]
    node addr_wordIndex = _addr_T_1 @[src/main/scala/nutcore/mem/Cache.scala 258:{31,31}]
    node _dataHitWriteBus_x3_T_3 = mux(_dataHitWriteBus_x3_T_2, writeL2BeatCnt_value, addr_wordIndex) @[src/main/scala/nutcore/mem/Cache.scala 286:51]
    node addr_index = _addr_T_2 @[src/main/scala/nutcore/mem/Cache.scala 258:{31,31}]
    node dataHitWriteBus_x3 = cat(addr_index, _dataHitWriteBus_x3_T_3) @[src/main/scala/nutcore/mem/Cache.scala 286:35]
    node _meta_WIRE = _meta_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node meta_dirty = _meta_WIRE @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _metaHitWriteBus_x5_T = eq(meta_dirty, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 289:25]
    node metaHitWriteBus_x5 = and(hitWrite, _metaHitWriteBus_x5_T) @[src/main/scala/nutcore/mem/Cache.scala 289:22]
    node _metaHitWriteBus_x6_WIRE_1 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _metaHitWriteBus_x6_T_2 = bits(_metaHitWriteBus_x6_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    reg state : UInt<4>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22]
    reg needFlush : UInt<1>, clock with :
      reset => (UInt<1>("h0"), needFlush) @[src/main/scala/nutcore/mem/Cache.scala 295:26]
    node _T_10 = neq(state, UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 297:28]
    node _T_11 = and(io_flush, _T_10) @[src/main/scala/nutcore/mem/Cache.scala 297:18]
    node _GEN_1 = mux(_T_11, UInt<1>("h1"), needFlush) @[src/main/scala/nutcore/mem/Cache.scala 295:26 297:{41,53}]
    node _T_12 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_13 = and(_T_12, needFlush) @[src/main/scala/nutcore/mem/Cache.scala 298:21]
    node _GEN_2 = mux(_T_13, UInt<1>("h0"), _GEN_1) @[src/main/scala/nutcore/mem/Cache.scala 298:{35,47}]
    reg readBeatCnt_value : UInt<3>, clock with :
      reset => (UInt<1>("h0"), readBeatCnt_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg writeBeatCnt_value : UInt<3>, clock with :
      reset => (UInt<1>("h0"), writeBeatCnt_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg state2 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), state2) @[src/main/scala/nutcore/mem/Cache.scala 304:23]
    node _T_14 = eq(state, UInt<4>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 306:39]
    node _T_15 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 306:66]
    node _T_16 = or(_T_14, _T_15) @[src/main/scala/nutcore/mem/Cache.scala 306:57]
    node _T_17 = eq(state2, UInt<2>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 306:92]
    node _T_18 = and(_T_16, _T_17) @[src/main/scala/nutcore/mem/Cache.scala 306:81]
    node _T_19 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 307:40]
    node _T_20 = mux(_T_19, readBeatCnt_value, writeBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 307:33]
    node _T_21 = cat(addr_index, _T_20) @[src/main/scala/nutcore/mem/Cache.scala 307:17]
    node _dataWay_T = eq(state2, UInt<2>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 308:60]
    reg dataWay_0_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataWay_0_data) @[src/main/scala/nutcore/mem/Cache.scala 308:26]
    reg dataWay_1_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataWay_1_data) @[src/main/scala/nutcore/mem/Cache.scala 308:26]
    reg dataWay_2_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataWay_2_data) @[src/main/scala/nutcore/mem/Cache.scala 308:26]
    reg dataWay_3_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataWay_3_data) @[src/main/scala/nutcore/mem/Cache.scala 308:26]
    node _GEN_3 = mux(_dataWay_T, io_dataReadBus_resp_data_0_data, dataWay_0_data) @[src/main/scala/nutcore/mem/Cache.scala 308:{26,26,26}]
    node _GEN_4 = mux(_dataWay_T, io_dataReadBus_resp_data_1_data, dataWay_1_data) @[src/main/scala/nutcore/mem/Cache.scala 308:{26,26,26}]
    node _GEN_5 = mux(_dataWay_T, io_dataReadBus_resp_data_2_data, dataWay_2_data) @[src/main/scala/nutcore/mem/Cache.scala 308:{26,26,26}]
    node _GEN_6 = mux(_dataWay_T, io_dataReadBus_resp_data_3_data, dataWay_3_data) @[src/main/scala/nutcore/mem/Cache.scala 308:{26,26,26}]
    node _dataHitWay_T = bits(io_in_bits_waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_1 = bits(io_in_bits_waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_2 = bits(io_in_bits_waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_3 = bits(io_in_bits_waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_4 = mux(_dataHitWay_T, dataWay_0_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_5 = mux(_dataHitWay_T_1, dataWay_1_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_6 = mux(_dataHitWay_T_2, dataWay_2_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_7 = mux(_dataHitWay_T_3, dataWay_3_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_8 = or(_dataHitWay_T_4, _dataHitWay_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_9 = or(_dataHitWay_T_8, _dataHitWay_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_10 = or(_dataHitWay_T_9, _dataHitWay_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_22 = eq(UInt<2>("h0"), state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
    node _T_23 = and(io_dataReadBus_req_ready, io_dataReadBus_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_7 = mux(_T_23, UInt<2>("h1"), state2) @[src/main/scala/nutcore/mem/Cache.scala 304:23 312:{51,60}]
    node _T_24 = eq(UInt<2>("h1"), state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
    node _T_25 = eq(UInt<2>("h2"), state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
    node _T_26 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_27 = and(io_cohResp_ready, io_cohResp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_28 = or(_T_26, _T_27) @[src/main/scala/nutcore/mem/Cache.scala 314:44]
    node _T_29 = and(hitReadBurst, io_out_ready) @[src/main/scala/nutcore/mem/Cache.scala 314:79]
    node _T_30 = or(_T_28, _T_29) @[src/main/scala/nutcore/mem/Cache.scala 314:63]
    node _GEN_8 = mux(_T_30, UInt<2>("h0"), state2) @[src/main/scala/nutcore/mem/Cache.scala 314:105 304:23 314:96]
    node _GEN_9 = mux(_T_25, _GEN_8, state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19 304:23]
    node _GEN_10 = mux(_T_24, UInt<2>("h2"), _GEN_9) @[src/main/scala/nutcore/mem/Cache.scala 311:19 313:35]
    node _GEN_11 = mux(_T_22, _GEN_7, _GEN_10) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
    node _raddr_T = bits(io_in_bits_req_addr, 31, 3) @[src/main/scala/nutcore/mem/Cache.scala 318:44]
    node raddr = cat(_raddr_T, UInt<3>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 318:35]
    node _meta_WIRE_2 = _meta_T_24 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node meta_tag = _meta_WIRE_2 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node waddr_hi = cat(meta_tag, addr_index) @[src/main/scala/nutcore/mem/Cache.scala 321:18]
    node waddr = cat(waddr_hi, UInt<6>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 321:18]
    node _cmd_T = eq(state, UInt<4>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 322:23]
    node _cmd_T_1 = eq(writeBeatCnt_value, UInt<3>("h7")) @[src/main/scala/nutcore/mem/Cache.scala 323:29]
    node _cmd_T_2 = mux(_cmd_T_1, UInt<3>("h7"), UInt<2>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 323:8]
    node cmd = mux(_cmd_T, UInt<2>("h2"), _cmd_T_2) @[src/main/scala/nutcore/mem/Cache.scala 322:16]
    node _T_31 = eq(state, UInt<4>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 324:42]
    node _T_32 = mux(_T_31, raddr, waddr) @[src/main/scala/nutcore/mem/Cache.scala 324:35]
    node _T_33 = mux(UInt<1>("h1"), UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 326:37]
    node _io_mem_req_valid_T = eq(state, UInt<4>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 329:30]
    node _io_mem_req_valid_T_1 = eq(state, UInt<4>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 329:59]
    node _io_mem_req_valid_T_2 = eq(state2, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 329:89]
    node _io_mem_req_valid_T_3 = and(_io_mem_req_valid_T_1, _io_mem_req_valid_T_2) @[src/main/scala/nutcore/mem/Cache.scala 329:78]
    node _io_mem_req_valid_T_4 = or(_io_mem_req_valid_T, _io_mem_req_valid_T_3) @[src/main/scala/nutcore/mem/Cache.scala 329:48]
    node _io_mmio_req_valid_T = eq(state, UInt<4>("h5")) @[src/main/scala/nutcore/mem/Cache.scala 334:31]
    reg afterFirstRead : UInt<1>, clock with :
      reset => (UInt<1>("h0"), afterFirstRead) @[src/main/scala/nutcore/mem/Cache.scala 336:31]
    node _alreadyOutFire_T = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg alreadyOutFire : UInt<1>, clock with :
      reset => (UInt<1>("h0"), alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 337:33]
    node _GEN_12 = mux(_alreadyOutFire_T, UInt<1>("h1"), alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 337:{33,33,33}]
    node _readingFirst_T = eq(afterFirstRead, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 338:22]
    node _readingFirst_T_1 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _readingFirst_T_2 = and(_readingFirst_T, _readingFirst_T_1) @[src/main/scala/nutcore/mem/Cache.scala 338:38]
    node _readingFirst_T_3 = eq(state, UInt<4>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 338:68]
    node readingFirst = and(_readingFirst_T_2, _readingFirst_T_3) @[src/main/scala/nutcore/mem/Cache.scala 338:58]
    node _inRdataRegDemand_T = mux(mmio, io_mmio_resp_bits_rdata, io_mem_resp_bits_rdata) @[src/main/scala/nutcore/mem/Cache.scala 339:39]
    node _inRdataRegDemand_T_1 = eq(state, UInt<4>("h6")) @[src/main/scala/nutcore/mem/Cache.scala 340:52]
    node _inRdataRegDemand_T_2 = mux(mmio, _inRdataRegDemand_T_1, readingFirst) @[src/main/scala/nutcore/mem/Cache.scala 340:39]
    reg inRdataRegDemand : UInt<64>, clock with :
      reset => (UInt<1>("h0"), inRdataRegDemand) @[src/main/scala/nutcore/mem/Cache.scala 339:35]
    node _GEN_13 = mux(_inRdataRegDemand_T_2, _inRdataRegDemand_T, inRdataRegDemand) @[src/main/scala/nutcore/mem/Cache.scala 339:{35,35,35}]
    node _io_cohResp_valid_T = eq(state, UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 343:31]
    node _io_cohResp_valid_T_1 = and(_io_cohResp_valid_T, probe) @[src/main/scala/nutcore/mem/Cache.scala 343:43]
    node _io_cohResp_valid_T_2 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 344:31]
    node _io_cohResp_valid_T_3 = eq(state2, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 344:57]
    node _io_cohResp_valid_T_4 = and(_io_cohResp_valid_T_2, _io_cohResp_valid_T_3) @[src/main/scala/nutcore/mem/Cache.scala 344:46]
    node _io_cohResp_valid_T_5 = or(_io_cohResp_valid_T_1, _io_cohResp_valid_T_4) @[src/main/scala/nutcore/mem/Cache.scala 343:53]
    node _releaseLast_T = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 346:35]
    node _releaseLast_T_1 = and(io_cohResp_ready, io_cohResp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _releaseLast_T_2 = and(_releaseLast_T, _releaseLast_T_1) @[src/main/scala/nutcore/mem/Cache.scala 346:49]
    reg releaseLast_c_value : UInt<3>, clock with :
      reset => (UInt<1>("h0"), releaseLast_c_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node releaseLast_wrap_wrap = eq(releaseLast_c_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _releaseLast_wrap_value_T = add(releaseLast_c_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _releaseLast_wrap_value_T_1 = tail(_releaseLast_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_14 = mux(_releaseLast_T_2, _releaseLast_wrap_value_T_1, releaseLast_c_value) @[src/main/scala/chisel3/util/Counter.scala 118:16 77:15 61:40]
    node _GEN_15 = mux(_releaseLast_T_2, releaseLast_wrap_wrap, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 118:{16,23} 117:24]
    node _io_cohResp_bits_cmd_T = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 347:36]
    node releaseLast = _GEN_15 @[src/main/scala/chisel3/util/Counter.scala 117:24]
    node _io_cohResp_bits_cmd_T_1 = mux(releaseLast, UInt<3>("h6"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 347:54]
    node _io_cohResp_bits_cmd_T_2 = mux(hit, UInt<4>("hc"), UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 348:8]
    node _io_cohResp_bits_cmd_T_3 = mux(_io_cohResp_bits_cmd_T, _io_cohResp_bits_cmd_T_1, _io_cohResp_bits_cmd_T_2) @[src/main/scala/nutcore/mem/Cache.scala 347:29]
    node _respToL1Fire_T = and(hitReadBurst, io_out_ready) @[src/main/scala/nutcore/mem/Cache.scala 350:35]
    node _respToL1Fire_T_1 = eq(state2, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 350:61]
    node respToL1Fire = and(_respToL1Fire_T, _respToL1Fire_T_1) @[src/main/scala/nutcore/mem/Cache.scala 350:51]
    node _respToL1Last_T = eq(state, UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 351:37]
    node _respToL1Last_T_1 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 351:57]
    node _respToL1Last_T_2 = eq(state2, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 351:81]
    node _respToL1Last_T_3 = and(_respToL1Last_T_1, _respToL1Last_T_2) @[src/main/scala/nutcore/mem/Cache.scala 351:71]
    node _respToL1Last_T_4 = or(_respToL1Last_T, _respToL1Last_T_3) @[src/main/scala/nutcore/mem/Cache.scala 351:48]
    node _respToL1Last_T_5 = and(_respToL1Last_T_4, hitReadBurst) @[src/main/scala/nutcore/mem/Cache.scala 351:96]
    node _respToL1Last_T_6 = and(_respToL1Last_T_5, io_out_ready) @[src/main/scala/nutcore/mem/Cache.scala 351:112]
    reg respToL1Last_c_value : UInt<3>, clock with :
      reset => (UInt<1>("h0"), respToL1Last_c_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node respToL1Last_wrap_wrap = eq(respToL1Last_c_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _respToL1Last_wrap_value_T = add(respToL1Last_c_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _respToL1Last_wrap_value_T_1 = tail(_respToL1Last_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_16 = mux(_respToL1Last_T_6, _respToL1Last_wrap_value_T_1, respToL1Last_c_value) @[src/main/scala/chisel3/util/Counter.scala 118:16 77:15 61:40]
    node _GEN_17 = mux(_respToL1Last_T_6, respToL1Last_wrap_wrap, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 118:{16,23} 117:24]
    node _T_34 = eq(UInt<4>("h0"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_35 = and(io_cohResp_ready, io_cohResp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _state_T = mux(hit, UInt<4>("h8"), UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 360:23]
    node _GEN_18 = mux(_T_35, _state_T, state) @[src/main/scala/nutcore/mem/Cache.scala 359:32 360:17 294:22]
    node _GEN_19 = mux(_T_35, addr_wordIndex, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 359:32 361:29 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _T_36 = and(hitReadBurst, io_out_ready) @[src/main/scala/nutcore/mem/Cache.scala 363:33]
    node _value_T_2 = eq(addr_wordIndex, UInt<3>("h7")) @[src/main/scala/nutcore/mem/Cache.scala 365:49]
    node _value_T_3 = add(addr_wordIndex, UInt<1>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 365:93]
    node _value_T_4 = tail(_value_T_3, 1) @[src/main/scala/nutcore/mem/Cache.scala 365:93]
    node _value_T_5 = mux(_value_T_2, UInt<1>("h0"), _value_T_4) @[src/main/scala/nutcore/mem/Cache.scala 365:33]
    node _T_37 = or(miss, mmio) @[src/main/scala/nutcore/mem/Cache.scala 366:26]
    node _T_38 = eq(io_flush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 366:38]
    node _T_39 = and(_T_37, _T_38) @[src/main/scala/nutcore/mem/Cache.scala 366:35]
    node _state_T_1 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 367:43]
    node _state_T_2 = and(_state_T_1, meta_dirty) @[src/main/scala/nutcore/mem/Cache.scala 367:49]
    node _state_T_3 = mux(_state_T_2, UInt<4>("h3"), UInt<4>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 367:42]
    node _state_T_4 = mux(mmio, UInt<4>("h5"), _state_T_3) @[src/main/scala/nutcore/mem/Cache.scala 367:21]
    node _GEN_20 = mux(_T_39, _state_T_4, state) @[src/main/scala/nutcore/mem/Cache.scala 366:49 367:15 294:22]
    node _GEN_21 = mux(_T_36, UInt<4>("h8"), _GEN_20) @[src/main/scala/nutcore/mem/Cache.scala 363:50 364:15]
    node _GEN_22 = mux(_T_36, _value_T_5, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 363:50 365:27 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_23 = mux(probe, _GEN_18, _GEN_21) @[src/main/scala/nutcore/mem/Cache.scala 358:20]
    node _GEN_24 = mux(probe, _GEN_19, _GEN_22) @[src/main/scala/nutcore/mem/Cache.scala 358:20]
    node _T_40 = eq(UInt<4>("h5"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_41 = and(io_mmio_req_ready, io_mmio_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_25 = mux(_T_41, UInt<4>("h6"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 371:{46,54}]
    node _T_42 = eq(UInt<4>("h6"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_43 = and(io_mmio_resp_ready, io_mmio_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_26 = mux(_T_43, UInt<4>("h7"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 372:{48,56}]
    node _T_44 = eq(UInt<4>("h8"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_45 = and(io_cohResp_ready, io_cohResp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_46 = or(_T_45, respToL1Fire) @[src/main/scala/nutcore/mem/Cache.scala 375:29]
    skip
    node _value_T_6 = add(readBeatCnt_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_7 = tail(_value_T_6, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_27 = mux(_T_46, _value_T_7, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 375:46 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _T_47 = and(io_cohResp_ready, io_cohResp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_48 = and(probe, _T_47) @[src/main/scala/nutcore/mem/Cache.scala 376:19]
    node _T_49 = and(_T_48, releaseLast) @[src/main/scala/nutcore/mem/Cache.scala 376:38]
    node respToL1Last = _GEN_17 @[src/main/scala/chisel3/util/Counter.scala 117:24]
    node _T_50 = and(respToL1Fire, respToL1Last) @[src/main/scala/nutcore/mem/Cache.scala 376:69]
    node _T_51 = or(_T_49, _T_50) @[src/main/scala/nutcore/mem/Cache.scala 376:53]
    node _GEN_28 = mux(_T_51, UInt<4>("h0"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 376:{86,94}]
    node _T_52 = eq(UInt<4>("h1"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_53 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_29 = mux(_T_53, UInt<4>("h2"), state) @[src/main/scala/nutcore/mem/Cache.scala 379:48 380:13 294:22]
    node _GEN_30 = mux(_T_53, addr_wordIndex, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 379:48 381:25 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _T_54 = eq(UInt<4>("h2"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_55 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    skip
    node _value_T_8 = add(readBeatCnt_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_9 = tail(_value_T_8, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _T_56 = eq(io_in_bits_req_cmd, UInt<2>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 388:23]
    node _GEN_31 = mux(_T_56, UInt<1>("h0"), _GEN_0) @[src/main/scala/nutcore/mem/Cache.scala 388:{52,75}]
    node _T_57 = eq(io_mem_resp_bits_cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
    node _GEN_32 = mux(_T_57, UInt<4>("h7"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 389:{44,52}]
    node _GEN_33 = mux(_T_55, UInt<1>("h1"), afterFirstRead) @[src/main/scala/nutcore/mem/Cache.scala 385:31 386:24 336:31]
    node _GEN_34 = mux(_T_55, _value_T_9, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 385:31 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _GEN_35 = mux(_T_55, _GEN_31, _GEN_0) @[src/main/scala/nutcore/mem/Cache.scala 385:31]
    node _GEN_36 = mux(_T_55, _GEN_32, state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 385:31]
    node _T_58 = eq(UInt<4>("h3"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_59 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    skip
    node _value_T_10 = add(writeBeatCnt_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_11 = tail(_value_T_10, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_37 = mux(_T_59, _value_T_11, writeBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 394:30 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _T_60 = eq(io_mem_req_bits_cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _T_61 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_62 = and(_T_60, _T_61) @[src/main/scala/nutcore/mem/Cache.scala 395:43]
    node _GEN_38 = mux(_T_62, UInt<4>("h4"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 395:{63,71}]
    node _T_63 = eq(UInt<4>("h4"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_64 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_39 = mux(_T_64, UInt<4>("h1"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 398:{51,59}]
    node _T_65 = eq(UInt<4>("h7"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_66 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_67 = or(_T_66, needFlush) @[src/main/scala/nutcore/mem/Cache.scala 399:42]
    node _T_68 = or(_T_67, alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 399:55]
    node _GEN_40 = mux(_T_68, UInt<4>("h0"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 399:{74,82}]
    node _GEN_41 = mux(_T_65, _GEN_40, state) @[src/main/scala/nutcore/mem/Cache.scala 353:18 294:22]
    node _GEN_42 = mux(_T_63, _GEN_39, _GEN_41) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_43 = mux(_T_58, _GEN_37, writeBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_44 = mux(_T_58, _GEN_38, _GEN_42) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_45 = mux(_T_54, _GEN_33, afterFirstRead) @[src/main/scala/nutcore/mem/Cache.scala 353:18 336:31]
    node _GEN_46 = mux(_T_54, _GEN_34, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_47 = mux(_T_54, _GEN_35, _GEN_0) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_48 = mux(_T_54, _GEN_36, _GEN_44) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_49 = mux(_T_54, writeBeatCnt_value, _GEN_43) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_50 = mux(_T_52, _GEN_29, _GEN_48) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_51 = mux(_T_52, _GEN_30, _GEN_46) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_52 = mux(_T_52, afterFirstRead, _GEN_45) @[src/main/scala/nutcore/mem/Cache.scala 353:18 336:31]
    node _GEN_53 = mux(_T_52, _GEN_0, _GEN_47) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_54 = mux(_T_52, writeBeatCnt_value, _GEN_49) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_55 = mux(_T_44, _GEN_27, _GEN_51) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_56 = mux(_T_44, _GEN_28, _GEN_50) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_57 = mux(_T_44, afterFirstRead, _GEN_52) @[src/main/scala/nutcore/mem/Cache.scala 353:18 336:31]
    node _GEN_58 = mux(_T_44, _GEN_0, _GEN_53) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_59 = mux(_T_44, writeBeatCnt_value, _GEN_54) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_60 = mux(_T_42, _GEN_26, _GEN_56) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_61 = mux(_T_42, readBeatCnt_value, _GEN_55) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_62 = mux(_T_42, afterFirstRead, _GEN_57) @[src/main/scala/nutcore/mem/Cache.scala 353:18 336:31]
    node _GEN_63 = mux(_T_42, _GEN_0, _GEN_58) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_64 = mux(_T_42, writeBeatCnt_value, _GEN_59) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_65 = mux(_T_40, _GEN_25, _GEN_60) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_66 = mux(_T_40, readBeatCnt_value, _GEN_61) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_67 = mux(_T_40, afterFirstRead, _GEN_62) @[src/main/scala/nutcore/mem/Cache.scala 353:18 336:31]
    node _GEN_68 = mux(_T_40, _GEN_0, _GEN_63) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_69 = mux(_T_40, writeBeatCnt_value, _GEN_64) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_70 = mux(_T_34, UInt<1>("h0"), _GEN_67) @[src/main/scala/nutcore/mem/Cache.scala 353:18 355:22]
    node _GEN_71 = mux(_T_34, UInt<1>("h0"), _GEN_12) @[src/main/scala/nutcore/mem/Cache.scala 353:18 356:22]
    node _GEN_72 = mux(_T_34, _GEN_23, _GEN_65) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_73 = mux(_T_34, _GEN_24, _GEN_66) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_74 = mux(_T_34, _GEN_0, _GEN_68) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_75 = mux(_T_34, writeBeatCnt_value, _GEN_69) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _dataRefill_T = mux(readingFirst, wordMask, UInt<64>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 402:67]
    node _dataRefill_T_1 = and(io_in_bits_req_wdata, _dataRefill_T) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _dataRefill_T_2 = not(_dataRefill_T) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _dataRefill_T_3 = and(io_mem_resp_bits_rdata, _dataRefill_T_2) @[src/main/scala/utils/BitUtils.scala 34:37]
    node dataRefill = or(_dataRefill_T_1, _dataRefill_T_3) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _dataRefillWriteBus_x9_T = eq(state, UInt<4>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 404:20]
    node _dataRefillWriteBus_x9_T_1 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dataRefillWriteBus_x9 = and(_dataRefillWriteBus_x9_T, _dataRefillWriteBus_x9_T_1) @[src/main/scala/nutcore/mem/Cache.scala 404:39]
    node dataRefillWriteBus_x10 = cat(addr_index, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 404:72]
    node _metaRefillWriteBus_T = eq(state, UInt<4>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 412:20]
    node _metaRefillWriteBus_T_1 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _metaRefillWriteBus_T_2 = and(_metaRefillWriteBus_T, _metaRefillWriteBus_T_1) @[src/main/scala/nutcore/mem/Cache.scala 412:39]
    node _metaRefillWriteBus_T_3 = eq(io_mem_resp_bits_cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
    node _metaRefillWriteBus_T_4 = and(_metaRefillWriteBus_T_2, _metaRefillWriteBus_T_3) @[src/main/scala/nutcore/mem/Cache.scala 412:59]
    node _metaRefillWriteBus_x15_T = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 413:79]
    node _metaRefillWriteBus_x15_T_1 = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node metaRefillWriteBus_x15 = and(_metaRefillWriteBus_x15_T, _metaRefillWriteBus_x15_T_1) @[src/main/scala/nutcore/mem/Cache.scala 413:85]
    node _metaRefillWriteBus_WIRE_1 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _metaRefillWriteBus_T_7 = bits(_metaRefillWriteBus_WIRE_1, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    node _io_out_bits_rdata_T = mux(hit, dataRead, inRdataRegDemand) @[src/main/scala/nutcore/mem/Cache.scala 439:29]
    node _io_out_bits_cmd_T = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_bits_cmd_T_1 = eq(_io_out_bits_cmd_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_bits_cmd_T_2 = bits(io_in_bits_req_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_bits_cmd_T_3 = eq(_io_out_bits_cmd_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_bits_cmd_T_4 = and(_io_out_bits_cmd_T_1, _io_out_bits_cmd_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_bits_cmd_T_5 = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_bits_cmd_WIRE = validif(UInt<1>("h0"), UInt<3>("h0"))
    node _io_out_bits_cmd_T_6 = mux(_io_out_bits_cmd_T_5, UInt<3>("h5"), _io_out_bits_cmd_WIRE) @[src/main/scala/nutcore/mem/Cache.scala 440:79]
    node _io_out_bits_cmd_T_7 = mux(_io_out_bits_cmd_T_4, UInt<3>("h6"), _io_out_bits_cmd_T_6) @[src/main/scala/nutcore/mem/Cache.scala 440:27]
    node _io_out_valid_T = bits(io_in_bits_req_cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _io_out_valid_T_1 = and(_io_out_valid_T, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 445:52]
    node _io_out_valid_T_2 = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_valid_T_3 = eq(hit, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 446:34]
    node _io_out_valid_T_4 = eq(state, UInt<4>("h7")) @[src/main/scala/nutcore/mem/Cache.scala 446:48]
    node _io_out_valid_T_5 = and(_io_out_valid_T_3, _io_out_valid_T_4) @[src/main/scala/nutcore/mem/Cache.scala 446:39]
    node _io_out_valid_T_6 = or(hit, _io_out_valid_T_5) @[src/main/scala/nutcore/mem/Cache.scala 446:31]
    node _io_out_valid_T_7 = and(_io_out_valid_T_2, _io_out_valid_T_6) @[src/main/scala/nutcore/mem/Cache.scala 446:23]
    node _io_out_valid_T_8 = eq(state, UInt<4>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 446:81]
    node _io_out_valid_T_9 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_out_valid_T_10 = and(_io_out_valid_T_8, _io_out_valid_T_9) @[src/main/scala/nutcore/mem/Cache.scala 446:99]
    node _io_out_valid_T_11 = eq(io_in_bits_req_cmd, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 446:130]
    node _io_out_valid_T_12 = and(_io_out_valid_T_10, _io_out_valid_T_11) @[src/main/scala/nutcore/mem/Cache.scala 446:119]
    node _io_out_valid_T_13 = mux(_io_out_valid_T_7, UInt<1>("h1"), _io_out_valid_T_12) @[src/main/scala/nutcore/mem/Cache.scala 446:8]
    node _io_out_valid_T_14 = and(respToL1Fire, respToL1Last) @[src/main/scala/nutcore/mem/Cache.scala 446:176]
    node _io_out_valid_T_15 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 446:201]
    node _io_out_valid_T_16 = and(_io_out_valid_T_14, _io_out_valid_T_15) @[src/main/scala/nutcore/mem/Cache.scala 446:192]
    node _io_out_valid_T_17 = or(_io_out_valid_T_13, _io_out_valid_T_16) @[src/main/scala/nutcore/mem/Cache.scala 446:159]
    node _io_out_valid_T_18 = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_valid_T_19 = or(_io_out_valid_T_18, mmio) @[src/main/scala/nutcore/mem/Cache.scala 447:60]
    node _io_out_valid_T_20 = eq(state, UInt<4>("h7")) @[src/main/scala/nutcore/mem/Cache.scala 447:75]
    node _io_out_valid_T_21 = eq(alreadyOutFire, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 447:110]
    node _io_out_valid_T_22 = and(afterFirstRead, _io_out_valid_T_21) @[src/main/scala/nutcore/mem/Cache.scala 447:107]
    node _io_out_valid_T_23 = mux(_io_out_valid_T_19, _io_out_valid_T_20, _io_out_valid_T_22) @[src/main/scala/nutcore/mem/Cache.scala 447:45]
    node _io_out_valid_T_24 = mux(hit, UInt<1>("h1"), _io_out_valid_T_23) @[src/main/scala/nutcore/mem/Cache.scala 447:28]
    node _io_out_valid_T_25 = mux(probe, UInt<1>("h0"), _io_out_valid_T_24) @[src/main/scala/nutcore/mem/Cache.scala 447:8]
    node _io_out_valid_T_26 = mux(_io_out_valid_T_1, _io_out_valid_T_17, _io_out_valid_T_25) @[src/main/scala/nutcore/mem/Cache.scala 445:37]
    node _io_out_valid_T_27 = and(io_in_valid, _io_out_valid_T_26) @[src/main/scala/nutcore/mem/Cache.scala 445:31]
    node _io_isFinish_T = and(io_cohResp_ready, io_cohResp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_isFinish_T_1 = eq(state, UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 454:64]
    node _io_isFinish_T_2 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 454:83]
    node _io_isFinish_T_3 = and(_io_isFinish_T_2, releaseLast) @[src/main/scala/nutcore/mem/Cache.scala 454:98]
    node _io_isFinish_T_4 = mux(miss, _io_isFinish_T_1, _io_isFinish_T_3) @[src/main/scala/nutcore/mem/Cache.scala 454:51]
    node _io_isFinish_T_5 = and(_io_isFinish_T, _io_isFinish_T_4) @[src/main/scala/nutcore/mem/Cache.scala 454:45]
    node _io_isFinish_T_6 = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_isFinish_T_7 = or(hit, _io_isFinish_T_6) @[src/main/scala/nutcore/mem/Cache.scala 455:13]
    node _io_isFinish_T_8 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_isFinish_T_9 = eq(state, UInt<4>("h7")) @[src/main/scala/nutcore/mem/Cache.scala 455:51]
    node _io_isFinish_T_10 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_isFinish_T_11 = or(_io_isFinish_T_10, alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 455:84]
    node _io_isFinish_T_12 = and(_io_isFinish_T_9, _io_isFinish_T_11) @[src/main/scala/nutcore/mem/Cache.scala 455:68]
    node _io_isFinish_T_13 = mux(_io_isFinish_T_7, _io_isFinish_T_8, _io_isFinish_T_12) @[src/main/scala/nutcore/mem/Cache.scala 455:8]
    node _io_isFinish_T_14 = mux(probe, _io_isFinish_T_5, _io_isFinish_T_13) @[src/main/scala/nutcore/mem/Cache.scala 454:21]
    node _io_in_ready_T = eq(state, UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 458:41]
    node _io_in_ready_T_1 = eq(hitReadBurst, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 458:55]
    node _io_in_ready_T_2 = and(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/mem/Cache.scala 458:52]
    node _io_in_ready_T_3 = and(io_out_ready, _io_in_ready_T_2) @[src/main/scala/nutcore/mem/Cache.scala 458:31]
    node _io_in_ready_T_4 = eq(miss, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 458:73]
    node _io_in_ready_T_5 = and(_io_in_ready_T_3, _io_in_ready_T_4) @[src/main/scala/nutcore/mem/Cache.scala 458:70]
    node _io_in_ready_T_6 = eq(probe, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 458:82]
    node _io_in_ready_T_7 = and(_io_in_ready_T_5, _io_in_ready_T_6) @[src/main/scala/nutcore/mem/Cache.scala 458:79]
    node _io_dataReadRespToL1_T = eq(state, UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 459:49]
    node _io_dataReadRespToL1_T_1 = and(_io_dataReadRespToL1_T, io_out_ready) @[src/main/scala/nutcore/mem/Cache.scala 459:60]
    node _io_dataReadRespToL1_T_2 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 459:85]
    node _io_dataReadRespToL1_T_3 = eq(state2, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 459:109]
    node _io_dataReadRespToL1_T_4 = and(_io_dataReadRespToL1_T_2, _io_dataReadRespToL1_T_3) @[src/main/scala/nutcore/mem/Cache.scala 459:99]
    node _io_dataReadRespToL1_T_5 = or(_io_dataReadRespToL1_T_1, _io_dataReadRespToL1_T_4) @[src/main/scala/nutcore/mem/Cache.scala 459:76]
    node _io_dataReadRespToL1_T_6 = and(hitReadBurst, _io_dataReadRespToL1_T_5) @[src/main/scala/nutcore/mem/Cache.scala 459:39]
    node metaHitWriteBus_req_valid = metaHitWriteBus_x5 @[src/main/scala/nutcore/mem/Cache.scala 288:29 src/main/scala/utils/SRAMTemplate.scala 63:20]
    node metaRefillWriteBus_req_valid = _metaRefillWriteBus_T_4 @[src/main/scala/nutcore/mem/Cache.scala 411:32 src/main/scala/utils/SRAMTemplate.scala 63:20]
    node _T_69 = and(metaHitWriteBus_req_valid, metaRefillWriteBus_req_valid) @[src/main/scala/nutcore/mem/Cache.scala 461:38]
    node _T_70 = eq(_T_69, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 461:10]
    node _T_71 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    node _T_72 = eq(_T_71, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    node _T_73 = eq(_T_70, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    node dataHitWriteBus_req_valid = hitWrite @[src/main/scala/nutcore/mem/Cache.scala 284:29 src/main/scala/utils/SRAMTemplate.scala 63:20]
    node dataRefillWriteBus_req_valid = dataRefillWriteBus_x9 @[src/main/scala/nutcore/mem/Cache.scala 403:32 src/main/scala/utils/SRAMTemplate.scala 63:20]
    node _T_74 = and(dataHitWriteBus_req_valid, dataRefillWriteBus_req_valid) @[src/main/scala/nutcore/mem/Cache.scala 462:38]
    node _T_75 = eq(_T_74, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 462:10]
    node _T_76 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    node _T_77 = eq(_T_76, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    node _T_78 = eq(_T_75, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    node _T_79 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 463:12]
    node _T_80 = and(_T_79, io_flush) @[src/main/scala/nutcore/mem/Cache.scala 463:18]
    node _T_81 = eq(_T_80, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 463:10]
    node _T_82 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    node _T_83 = eq(_T_82, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    node _T_84 = eq(_T_81, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    node _WIRE_2 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _T_87 = bits(_WIRE_2, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    node lo = cat(io_in_bits_datas_1_data, io_in_bits_datas_0_data) @[src/main/scala/nutcore/mem/Cache.scala 464:465]
    node hi = cat(io_in_bits_datas_3_data, io_in_bits_datas_2_data) @[src/main/scala/nutcore/mem/Cache.scala 464:465]
    node _T_89 = cat(hi, lo) @[src/main/scala/nutcore/mem/Cache.scala 464:465]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_90 = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_91 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_92 = eq(_T_91, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_93 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_94 = eq(_T_93, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_95 = and(io_metaWriteBus_req_ready, io_metaWriteBus_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_96 = and(_T_95, enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_97 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_98 = eq(_T_97, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_99 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_100 = eq(_T_99, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_3) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_101 = and(UInt<1>("h1"), enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_102 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_103 = eq(_T_102, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_104 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_105 = eq(_T_104, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_4) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_8 = add(c_4, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_9 = tail(_c_T_8, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_106 = and(UInt<1>("h1"), enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_107 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_108 = eq(_T_107, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_109 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_110 = eq(_T_109, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_5 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_5) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_10 = add(c_5, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_11 = tail(_c_T_10, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_4 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_111 = and(UInt<1>("h1"), enableDisplay_4) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_112 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_113 = eq(_T_112, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_114 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_115 = eq(_T_114, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node lo_1 = cat(io_in_bits_datas_1_data, io_in_bits_datas_0_data) @[src/main/scala/nutcore/mem/Cache.scala 469:48]
    node hi_1 = cat(io_in_bits_datas_3_data, io_in_bits_datas_2_data) @[src/main/scala/nutcore/mem/Cache.scala 469:48]
    node _T_116 = cat(hi_1, lo_1) @[src/main/scala/nutcore/mem/Cache.scala 469:48]
    reg c_6 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_6) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_12 = add(c_6, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_13 = tail(_c_T_12, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_5 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_117 = and(UInt<1>("h1"), enableDisplay_5) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_118 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_119 = eq(_T_118, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_120 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_121 = eq(_T_120, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_7 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_7) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_14 = add(c_7, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_15 = tail(_c_T_14, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_6 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_122 = and(UInt<1>("h1"), enableDisplay_6) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_123 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_124 = eq(_T_123, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_125 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_126 = eq(_T_125, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_127 = and(io_dataWriteBus_req_ready, io_dataWriteBus_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_8 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_8) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_16 = add(c_8, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_17 = tail(_c_T_16, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_7 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_128 = and(_T_127, enableDisplay_7) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_129 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_130 = eq(_T_129, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_131 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_132 = eq(_T_131, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_133 = eq(state, UInt<4>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 473:16]
    node _T_134 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_135 = and(_T_133, _T_134) @[src/main/scala/nutcore/mem/Cache.scala 473:35]
    node _WIRE_4 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _T_138 = bits(_WIRE_4, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    reg c_9 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_9) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_18 = add(c_9, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_19 = tail(_c_T_18, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_8 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_140 = and(_T_135, enableDisplay_8) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_141 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_142 = eq(_T_141, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_143 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_144 = eq(_T_143, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_145 = eq(state, UInt<4>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 474:16]
    node _T_146 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_147 = and(_T_145, _T_146) @[src/main/scala/nutcore/mem/Cache.scala 474:34]
    node _WIRE_6 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _T_150 = bits(_WIRE_6, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    reg c_10 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_10) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_20 = add(c_10, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_21 = tail(_c_T_20, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_9 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_152 = and(_T_147, enableDisplay_9) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_153 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_154 = eq(_T_153, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_155 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_156 = eq(_T_155, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_157 = eq(state, UInt<4>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 475:16]
    node _T_158 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_159 = and(_T_157, _T_158) @[src/main/scala/nutcore/mem/Cache.scala 475:35]
    node _WIRE_8 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _T_162 = bits(_WIRE_8, 12, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    reg c_11 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_11) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_22 = add(c_11, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_23 = tail(_c_T_22, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_10 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_164 = and(_T_159, enableDisplay_10) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_165 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_166 = eq(_T_165, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_167 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_168 = eq(_T_167, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node addr_tag = _addr_T_3 @[src/main/scala/nutcore/mem/Cache.scala 258:{31,31}]
    skip
    skip
    skip
    node _WIRE = mmio @[src/main/scala/nutcore/mem/Cache.scala 270:{35,35}]
    node dataHitWriteBus_req_ready = dataWriteArb.io_in_0_ready @[src/main/scala/nutcore/mem/Cache.scala 284:29 407:25]
    node dataHitWriteBus_req_bits_setIdx = dataHitWriteBus_x3 @[src/main/scala/nutcore/mem/Cache.scala 284:29 src/main/scala/utils/SRAMTemplate.scala 26:17]
    node dataHitWriteBus_x1_data = _dataHitWriteBus_x1_T_3 @[src/main/scala/nutcore/mem/Cache.scala 104:15 285:16]
    node dataHitWriteBus_req_bits_data_data = dataHitWriteBus_x1_data @[src/main/scala/nutcore/mem/Cache.scala 284:29 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node dataHitWriteBus_req_bits_waymask = io_in_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 284:29 src/main/scala/utils/SRAMTemplate.scala 38:24]
    node metaHitWriteBus_req_ready = metaWriteArb.io_in_0_ready @[src/main/scala/nutcore/mem/Cache.scala 288:29 417:25]
    node _metaHitWriteBus_x6_WIRE_index = _metaHitWriteBus_x6_T_2 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    node metaHitWriteBus_req_bits_setIdx = _metaHitWriteBus_x6_WIRE_index @[src/main/scala/nutcore/mem/Cache.scala 288:29 src/main/scala/utils/SRAMTemplate.scala 26:17]
    node metaHitWriteBus_x8_tag = meta_tag @[src/main/scala/nutcore/mem/Cache.scala 290:16 93:14]
    node metaHitWriteBus_req_bits_data_tag = metaHitWriteBus_x8_tag @[src/main/scala/nutcore/mem/Cache.scala 288:29 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node metaHitWriteBus_x8_valid = UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 290:16 94:16]
    node metaHitWriteBus_req_bits_data_valid = metaHitWriteBus_x8_valid @[src/main/scala/nutcore/mem/Cache.scala 288:29 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node metaHitWriteBus_x8_dirty = UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 290:16 95:16]
    node metaHitWriteBus_req_bits_data_dirty = metaHitWriteBus_x8_dirty @[src/main/scala/nutcore/mem/Cache.scala 288:29 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node metaHitWriteBus_req_bits_waymask = io_in_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 288:29 src/main/scala/utils/SRAMTemplate.scala 38:24]
    skip
    skip
    skip
    node _dataHitWay_WIRE_1 = _dataHitWay_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _dataHitWay_WIRE_data = _dataHitWay_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    skip
    node dataRefillWriteBus_req_bits_setIdx = dataRefillWriteBus_x10 @[src/main/scala/nutcore/mem/Cache.scala 403:32 src/main/scala/utils/SRAMTemplate.scala 26:17]
    node dataRefillWriteBus_x11_data = dataRefill @[src/main/scala/nutcore/mem/Cache.scala 104:15 405:16]
    node dataRefillWriteBus_req_bits_data_data = dataRefillWriteBus_x11_data @[src/main/scala/nutcore/mem/Cache.scala 403:32 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node dataRefillWriteBus_req_bits_waymask = io_in_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 403:32 src/main/scala/utils/SRAMTemplate.scala 38:24]
    skip
    node _metaRefillWriteBus_WIRE_index = _metaRefillWriteBus_T_7 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    node metaRefillWriteBus_req_bits_setIdx = _metaRefillWriteBus_WIRE_index @[src/main/scala/nutcore/mem/Cache.scala 411:32 src/main/scala/utils/SRAMTemplate.scala 26:17]
    node metaRefillWriteBus_qual4_tag = addr_tag @[src/main/scala/nutcore/mem/Cache.scala 413:16 93:14]
    node metaRefillWriteBus_req_bits_data_tag = metaRefillWriteBus_qual4_tag @[src/main/scala/nutcore/mem/Cache.scala 411:32 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node metaRefillWriteBus_qual4_valid = UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 413:16 94:16]
    node metaRefillWriteBus_req_bits_data_valid = metaRefillWriteBus_qual4_valid @[src/main/scala/nutcore/mem/Cache.scala 411:32 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node metaRefillWriteBus_qual4_dirty = metaRefillWriteBus_x15 @[src/main/scala/nutcore/mem/Cache.scala 413:16 95:16]
    node metaRefillWriteBus_req_bits_data_dirty = metaRefillWriteBus_qual4_dirty @[src/main/scala/nutcore/mem/Cache.scala 411:32 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node metaRefillWriteBus_req_bits_waymask = io_in_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 411:32 src/main/scala/utils/SRAMTemplate.scala 38:24]
    skip
    skip
    skip
    skip
    node _WIRE_1_index = _T_87 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    skip
    node _WIRE_3_index = _T_138 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    skip
    node _WIRE_5_index = _T_150 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    skip
    node _WIRE_7_index = _T_162 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    io_in_ready <= _io_in_ready_T_7 @[src/main/scala/nutcore/mem/Cache.scala 458:15]
    io_out_valid <= _io_out_valid_T_27 @[src/main/scala/nutcore/mem/Cache.scala 445:16]
    io_out_bits_cmd <= pad(_io_out_bits_cmd_T_7, 4) @[src/main/scala/nutcore/mem/Cache.scala 440:21]
    io_out_bits_rdata <= _io_out_bits_rdata_T @[src/main/scala/nutcore/mem/Cache.scala 439:23]
    io_isFinish <= _io_isFinish_T_14 @[src/main/scala/nutcore/mem/Cache.scala 454:15]
    io_dataReadBus_req_valid <= _T_18 @[src/main/scala/utils/SRAMTemplate.scala 53:20]
    io_dataReadBus_req_bits_setIdx <= _T_21 @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    io_dataWriteBus_req_valid <= dataWriteArb.io_out_valid @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    io_dataWriteBus_req_bits_setIdx <= dataWriteArb.io_out_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    io_dataWriteBus_req_bits_data_data <= dataWriteArb.io_out_bits_data_data @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    io_dataWriteBus_req_bits_waymask <= dataWriteArb.io_out_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    io_metaWriteBus_req_valid <= metaWriteArb.io_out_valid @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    io_metaWriteBus_req_bits_setIdx <= metaWriteArb.io_out_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    io_metaWriteBus_req_bits_data_tag <= metaWriteArb.io_out_bits_data_tag @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    io_metaWriteBus_req_bits_data_valid <= metaWriteArb.io_out_bits_data_valid @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    io_metaWriteBus_req_bits_data_dirty <= metaWriteArb.io_out_bits_data_dirty @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    io_metaWriteBus_req_bits_waymask <= metaWriteArb.io_out_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    io_mem_req_valid <= _io_mem_req_valid_T_4 @[src/main/scala/nutcore/mem/Cache.scala 329:20]
    io_mem_req_bits_addr <= _T_32 @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    io_mem_req_bits_size <= UInt<3>("h3") @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    io_mem_req_bits_cmd <= pad(cmd, 4) @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    io_mem_req_bits_wmask <= _T_33 @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    io_mem_req_bits_wdata <= _dataHitWay_WIRE_data @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    io_mem_resp_ready <= UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 328:21]
    io_mmio_req_valid <= _io_mmio_req_valid_T @[src/main/scala/nutcore/mem/Cache.scala 334:21]
    io_mmio_req_bits_addr <= io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 332:20]
    io_mmio_req_bits_size <= io_in_bits_req_size @[src/main/scala/nutcore/mem/Cache.scala 332:20]
    io_mmio_req_bits_cmd <= io_in_bits_req_cmd @[src/main/scala/nutcore/mem/Cache.scala 332:20]
    io_mmio_req_bits_wmask <= io_in_bits_req_wmask @[src/main/scala/nutcore/mem/Cache.scala 332:20]
    io_mmio_req_bits_wdata <= io_in_bits_req_wdata @[src/main/scala/nutcore/mem/Cache.scala 332:20]
    io_mmio_resp_ready <= UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 333:22]
    io_cohResp_valid <= _io_cohResp_valid_T_5 @[src/main/scala/nutcore/mem/Cache.scala 343:20]
    io_cohResp_bits_cmd <= _io_cohResp_bits_cmd_T_3 @[src/main/scala/nutcore/mem/Cache.scala 347:23]
    io_cohResp_bits_rdata <= _dataHitWay_WIRE_data @[src/main/scala/nutcore/mem/Cache.scala 345:25]
    io_dataReadRespToL1 <= _io_dataReadRespToL1_T_6 @[src/main/scala/nutcore/mem/Cache.scala 459:23]
    _WIRE_19 <= _WIRE
    skip
    skip
    metaWriteArb.io_in_0_valid <= metaHitWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    metaWriteArb.io_in_0_bits_setIdx <= metaHitWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    metaWriteArb.io_in_0_bits_data_tag <= metaHitWriteBus_req_bits_data_tag @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    metaWriteArb.io_in_0_bits_data_valid <= metaHitWriteBus_req_bits_data_valid @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    metaWriteArb.io_in_0_bits_data_dirty <= metaHitWriteBus_req_bits_data_dirty @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    metaWriteArb.io_in_0_bits_waymask <= metaHitWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    metaWriteArb.io_in_1_valid <= metaRefillWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    metaWriteArb.io_in_1_bits_setIdx <= metaRefillWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    metaWriteArb.io_in_1_bits_data_tag <= metaRefillWriteBus_req_bits_data_tag @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    metaWriteArb.io_in_1_bits_data_valid <= metaRefillWriteBus_req_bits_data_valid @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    metaWriteArb.io_in_1_bits_data_dirty <= metaRefillWriteBus_req_bits_data_dirty @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    metaWriteArb.io_in_1_bits_waymask <= metaRefillWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    metaWriteArb.io_out_ready <= io_metaWriteBus_req_ready @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    skip
    skip
    dataWriteArb.io_in_0_valid <= dataHitWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 407:25]
    dataWriteArb.io_in_0_bits_setIdx <= dataHitWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 407:25]
    dataWriteArb.io_in_0_bits_data_data <= dataHitWriteBus_req_bits_data_data @[src/main/scala/nutcore/mem/Cache.scala 407:25]
    dataWriteArb.io_in_0_bits_waymask <= dataHitWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 407:25]
    dataWriteArb.io_in_1_valid <= dataRefillWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 408:25]
    dataWriteArb.io_in_1_bits_setIdx <= dataRefillWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 408:25]
    dataWriteArb.io_in_1_bits_data_data <= dataRefillWriteBus_req_bits_data_data @[src/main/scala/nutcore/mem/Cache.scala 408:25]
    dataWriteArb.io_in_1_bits_waymask <= dataRefillWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 408:25]
    dataWriteArb.io_out_ready <= io_dataWriteBus_req_ready @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    writeL2BeatCnt_value <= mux(reset, UInt<3>("h0"), _GEN_74) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    state <= mux(reset, UInt<4>("h0"), _GEN_72) @[src/main/scala/nutcore/mem/Cache.scala 294:{22,22}]
    needFlush <= mux(reset, UInt<1>("h0"), _GEN_2) @[src/main/scala/nutcore/mem/Cache.scala 295:{26,26}]
    readBeatCnt_value <= mux(reset, UInt<3>("h0"), _GEN_73) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    writeBeatCnt_value <= mux(reset, UInt<3>("h0"), _GEN_75) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    state2 <= mux(reset, UInt<2>("h0"), _GEN_11) @[src/main/scala/nutcore/mem/Cache.scala 304:{23,23}]
    dataWay_0_data <= _GEN_3
    dataWay_1_data <= _GEN_4
    dataWay_2_data <= _GEN_5
    dataWay_3_data <= _GEN_6
    afterFirstRead <= mux(reset, UInt<1>("h0"), _GEN_70) @[src/main/scala/nutcore/mem/Cache.scala 336:{31,31}]
    alreadyOutFire <= mux(reset, UInt<1>("h0"), _GEN_71) @[src/main/scala/nutcore/mem/Cache.scala 337:{33,33}]
    inRdataRegDemand <= _GEN_13
    releaseLast_c_value <= mux(reset, UInt<3>("h0"), _GEN_14) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    respToL1Last_c_value <= mux(reset, UInt<3>("h0"), _GEN_16) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_3 <= mux(reset, UInt<64>("h0"), _c_T_7) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_4 <= mux(reset, UInt<64>("h0"), _c_T_9) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_5 <= mux(reset, UInt<64>("h0"), _c_T_11) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_6 <= mux(reset, UInt<64>("h0"), _c_T_13) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_7 <= mux(reset, UInt<64>("h0"), _c_T_15) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_8 <= mux(reset, UInt<64>("h0"), _c_T_17) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_9 <= mux(reset, UInt<64>("h0"), _c_T_19) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_10 <= mux(reset, UInt<64>("h0"), _c_T_21) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_11 <= mux(reset, UInt<64>("h0"), _c_T_23) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T_3), _T_4), UInt<1>("h1")), "Assertion failed: MMIO request should not hit in cache\n    at Cache.scala:265 assert(!(mmio && hit), \"MMIO request should not hit in cache\")\n") : printf @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    assert(clock, _T_1, and(and(UInt<1>("h1"), _T_3), UInt<1>("h1")), "") : assert @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_72), _T_73), UInt<1>("h1")), "Assertion failed\n    at Cache.scala:461 assert(!(metaHitWriteBus.req.valid && metaRefillWriteBus.req.valid))\n") : printf_1 @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    assert(clock, _T_70, and(and(UInt<1>("h1"), _T_72), UInt<1>("h1")), "") : assert_1 @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_77), _T_78), UInt<1>("h1")), "Assertion failed\n    at Cache.scala:462 assert(!(dataHitWriteBus.req.valid && dataRefillWriteBus.req.valid))\n") : printf_2 @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    assert(clock, _T_75, and(and(UInt<1>("h1"), _T_77), UInt<1>("h1")), "") : assert_2 @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_83), _T_84), UInt<1>("h1")), "Assertion failed: only allow to flush icache\n    at Cache.scala:463 assert(!(!ro.B && io.flush), \"only allow to flush icache\")\n") : printf_3 @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    assert(clock, _T_81, and(and(UInt<1>("h1"), _T_83), UInt<1>("h1")), "") : assert_3 @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_90), _T_92), UInt<1>("h1")), "[%d] CacheStage3_1: ", c) : printf_4 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_90), _T_94), UInt<1>("h1")), " metaread idx %x waymask %b metas %x%x:%x %x%x:%x %x%x:%x %x%x:%x %x\n", _WIRE_1_index, io_in_bits_waymask, io_in_bits_metas_0_valid, io_in_bits_metas_0_dirty, io_in_bits_metas_0_tag, io_in_bits_metas_1_valid, io_in_bits_metas_1_dirty, io_in_bits_metas_1_tag, io_in_bits_metas_2_valid, io_in_bits_metas_2_dirty, io_in_bits_metas_2_tag, io_in_bits_metas_3_valid, io_in_bits_metas_3_dirty, io_in_bits_metas_3_tag, _T_89) : printf_5 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_96), _T_98), UInt<1>("h1")), "[%d] CacheStage3_1: ", c_2) : printf_6 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_96), _T_100), UInt<1>("h1")), "%d: [dcache S3]: metawrite idx %x wmask %b meta %x%x:%x\n", c_1, io_metaWriteBus_req_bits_setIdx, io_metaWriteBus_req_bits_waymask, io_metaWriteBus_req_bits_data_valid, io_metaWriteBus_req_bits_data_dirty, io_metaWriteBus_req_bits_data_tag) : printf_7 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_101), _T_103), UInt<1>("h1")), "[%d] CacheStage3_1: ", c_3) : printf_8 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_101), _T_105), UInt<1>("h1")), " in.ready = %d, in.valid = %d, hit = %x, state = %d, addr = %x cmd:%d probe:%d isFinish:%d\n", io_in_ready, io_in_valid, hit, state, io_in_bits_req_addr, io_in_bits_req_cmd, probe, io_isFinish) : printf_9 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_106), _T_108), UInt<1>("h1")), "[%d] CacheStage3_1: ", c_4) : printf_10 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_106), _T_110), UInt<1>("h1")), " out.valid:%d rdata:%x cmd:%d user:%x id:%x \n", io_out_valid, io_out_bits_rdata, io_out_bits_cmd, UInt<1>("h0"), UInt<1>("h0")) : printf_11 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_111), _T_113), UInt<1>("h1")), "[%d] CacheStage3_1: ", c_5) : printf_12 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_111), _T_115), UInt<1>("h1")), " DHW: (%d, %d), data:%x setIdx:%x MHW:(%d, %d)\n", dataHitWriteBus_req_valid, dataHitWriteBus_req_ready, dataHitWriteBus_req_bits_data_data, dataHitWriteBus_req_bits_setIdx, metaHitWriteBus_req_valid, metaHitWriteBus_req_ready) : printf_13 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_117), _T_119), UInt<1>("h1")), "[%d] CacheStage3_1: ", c_6) : printf_14 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_117), _T_121), UInt<1>("h1")), " DreadCache: %x \n", _T_116) : printf_15 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_122), _T_124), UInt<1>("h1")), "[%d] CacheStage3_1: ", c_7) : printf_16 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_122), _T_126), UInt<1>("h1")), " useFD:%d isFD:%d FD:%x DreadArray:%x dataRead:%x inwaymask:%x FDwaymask:%x \n", useForwardData, io_in_bits_isForwardData, io_in_bits_forwardData_data_data, _dataReadArray_WIRE_data, dataRead, io_in_bits_waymask, io_in_bits_forwardData_waymask) : printf_17 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_128), _T_130), UInt<1>("h1")), "[%d] CacheStage3_1: ", c_8) : printf_18 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_128), _T_132), UInt<1>("h1")), "[WB] waymask: %b data:%x setIdx:%x\n", io_dataWriteBus_req_bits_waymask, io_dataWriteBus_req_bits_data_data, io_dataWriteBus_req_bits_setIdx) : printf_19 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_140), _T_142), UInt<1>("h1")), "[%d] CacheStage3_1: ", c_9) : printf_20 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_140), _T_144), UInt<1>("h1")), "[COUTW] cnt %x addr %x data %x cmd %x size %x wmask %x tag %x idx %x waymask %b \n", writeBeatCnt_value, io_mem_req_bits_addr, io_mem_req_bits_wdata, io_mem_req_bits_cmd, io_mem_req_bits_size, io_mem_req_bits_wmask, addr_tag, _WIRE_3_index, io_in_bits_waymask) : printf_21 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_152), _T_154), UInt<1>("h1")), "[%d] CacheStage3_1: ", c_10) : printf_22 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_152), _T_156), UInt<1>("h1")), "[COUTR] addr %x tag %x idx %x waymask %b \n", io_mem_req_bits_addr, addr_tag, _WIRE_5_index, io_in_bits_waymask) : printf_23 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_164), _T_166), UInt<1>("h1")), "[%d] CacheStage3_1: ", c_11) : printf_24 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_164), _T_168), UInt<1>("h1")), "[COUTR] cnt %x data %x tag %x idx %x waymask %b \n", readBeatCnt_value, io_mem_resp_bits_rdata, addr_tag, _WIRE_7_index, io_in_bits_waymask) : printf_25 @[src/main/scala/utils/Debug.scala 57:13]

  module Arbiter_9 :
    output io_in_0_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_addr : UInt<32> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_size : UInt<3> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_cmd : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_wmask : UInt<8> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_wdata : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_in_1_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_addr : UInt<32> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_size : UInt<3> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_cmd : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_wmask : UInt<8> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_wdata : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_out_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_addr : UInt<32> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_size : UInt<3> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_cmd : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_wmask : UInt<8> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_wdata : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]

    skip
    node _GEN_1 = mux(io_in_0_valid, io_in_0_bits_addr, io_in_1_bits_addr) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node _GEN_2 = mux(io_in_0_valid, io_in_0_bits_size, io_in_1_bits_size) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node _GEN_3 = mux(io_in_0_valid, io_in_0_bits_cmd, io_in_1_bits_cmd) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node _GEN_4 = mux(io_in_0_valid, io_in_0_bits_wmask, io_in_1_bits_wmask) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node _GEN_5 = mux(io_in_0_valid, io_in_0_bits_wdata, io_in_1_bits_wdata) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node grant_1 = eq(io_in_0_valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>("h1"), io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node _io_in_1_ready_T = and(grant_1, io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node _io_out_valid_T = eq(grant_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 148:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io_in_1_valid) @[src/main/scala/chisel3/util/Arbiter.scala 148:31]
    io_in_0_ready <= _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 147:14]
    io_in_1_ready <= _io_in_1_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 147:14]
    io_out_valid <= _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 148:16]
    io_out_bits_addr <= _GEN_1
    io_out_bits_size <= _GEN_2
    io_out_bits_cmd <= _GEN_3
    io_out_bits_wmask <= _GEN_4
    io_out_bits_wdata <= _GEN_5
    skip

  module Cache_1 :
    input clock : Clock
    input reset : UInt<1>
    output io_in_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_in_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_in_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_in_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_flush : UInt<2> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_mem_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_mem_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_mem_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_mem_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_coh_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_coh_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_coh_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_coh_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_coh_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_coh_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_coh_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_coh_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_coh_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_coh_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_coh_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_mmio_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_mmio_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_mmio_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_mmio_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_mmio_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_mmio_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_mmio_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_mmio_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_mmio_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_mmio_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_empty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input DISPLAY_ENABLE : UInt<1>
    output _WIRE_17 : UInt<1>

    inst s1 of CacheStage1_1 @[src/main/scala/nutcore/mem/Cache.scala 480:18]
    inst s2 of CacheStage2_1 @[src/main/scala/nutcore/mem/Cache.scala 481:18]
    inst s3 of CacheStage3_1 @[src/main/scala/nutcore/mem/Cache.scala 482:18]
    inst metaArray of SRAMTemplateWithArbiter @[src/main/scala/nutcore/mem/Cache.scala 483:25]
    inst dataArray of SRAMTemplateWithArbiter_1 @[src/main/scala/nutcore/mem/Cache.scala 484:25]
    inst arb of Arbiter_9 @[src/main/scala/nutcore/mem/Cache.scala 493:19]
    node _T = and(s2.io_out_ready, s2.io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = bits(io_flush, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 502:64]
    reg valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid) @[src/main/scala/utils/Pipeline.scala 24:24]
    node _GEN_0 = mux(_T, UInt<1>("h0"), valid) @[src/main/scala/utils/Pipeline.scala 24:24 25:{25,33}]
    node _T_2 = and(s1.io_out_valid, s2.io_in_ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    node _GEN_1 = mux(_T_2, UInt<1>("h1"), _GEN_0) @[src/main/scala/utils/Pipeline.scala 26:{38,46}]
    node _GEN_2 = mux(_T_1, UInt<1>("h0"), _GEN_1) @[src/main/scala/utils/Pipeline.scala 27:{20,28}]
    node _s2_io_in_bits_T = and(s1.io_out_valid, s2.io_in_ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg s2_io_in_bits_r_req_addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), s2_io_in_bits_r_req_addr) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s2_io_in_bits_r_req_size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), s2_io_in_bits_r_req_size) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s2_io_in_bits_r_req_cmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), s2_io_in_bits_r_req_cmd) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s2_io_in_bits_r_req_wmask : UInt<8>, clock with :
      reset => (UInt<1>("h0"), s2_io_in_bits_r_req_wmask) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s2_io_in_bits_r_req_wdata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s2_io_in_bits_r_req_wdata) @[src/main/scala/utils/Pipeline.scala 30:28]
    node _GEN_3 = mux(_s2_io_in_bits_T, s1.io_out_bits_req_addr, s2_io_in_bits_r_req_addr) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_4 = mux(_s2_io_in_bits_T, s1.io_out_bits_req_size, s2_io_in_bits_r_req_size) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_5 = mux(_s2_io_in_bits_T, s1.io_out_bits_req_cmd, s2_io_in_bits_r_req_cmd) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_6 = mux(_s2_io_in_bits_T, s1.io_out_bits_req_wmask, s2_io_in_bits_r_req_wmask) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_7 = mux(_s2_io_in_bits_T, s1.io_out_bits_req_wdata, s2_io_in_bits_r_req_wdata) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _T_3 = bits(io_flush, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 503:64]
    reg valid_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_1) @[src/main/scala/utils/Pipeline.scala 24:24]
    node _GEN_8 = mux(s3.io_isFinish, UInt<1>("h0"), valid_1) @[src/main/scala/utils/Pipeline.scala 24:24 25:{25,33}]
    node _T_4 = and(s2.io_out_valid, s3.io_in_ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    node _GEN_9 = mux(_T_4, UInt<1>("h1"), _GEN_8) @[src/main/scala/utils/Pipeline.scala 26:{38,46}]
    node _GEN_10 = mux(_T_3, UInt<1>("h0"), _GEN_9) @[src/main/scala/utils/Pipeline.scala 27:{20,28}]
    node _s3_io_in_bits_T = and(s2.io_out_valid, s3.io_in_ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg s3_io_in_bits_r_req_addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_req_addr) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_req_size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_req_size) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_req_cmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_req_cmd) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_req_wmask : UInt<8>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_req_wmask) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_req_wdata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_req_wdata) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_0_tag : UInt<19>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_0_tag) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_0_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_0_valid) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_0_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_0_dirty) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_1_tag : UInt<19>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_1_tag) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_1_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_1_valid) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_1_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_1_dirty) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_2_tag : UInt<19>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_2_tag) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_2_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_2_valid) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_2_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_2_dirty) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_3_tag : UInt<19>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_3_tag) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_3_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_3_valid) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_3_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_3_dirty) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_datas_0_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_datas_0_data) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_datas_1_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_datas_1_data) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_datas_2_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_datas_2_data) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_datas_3_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_datas_3_data) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_hit : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_hit) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_waymask : UInt<4>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_waymask) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_mmio : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_mmio) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_isForwardData : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_isForwardData) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    reg s3_io_in_bits_r_forwardData_data_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_forwardData_data_data) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_forwardData_waymask : UInt<4>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_forwardData_waymask) @[src/main/scala/utils/Pipeline.scala 30:28]
    node _GEN_11 = mux(_s3_io_in_bits_T, s2.io_out_bits_req_addr, s3_io_in_bits_r_req_addr) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_12 = mux(_s3_io_in_bits_T, s2.io_out_bits_req_size, s3_io_in_bits_r_req_size) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_13 = mux(_s3_io_in_bits_T, s2.io_out_bits_req_cmd, s3_io_in_bits_r_req_cmd) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_14 = mux(_s3_io_in_bits_T, s2.io_out_bits_req_wmask, s3_io_in_bits_r_req_wmask) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_15 = mux(_s3_io_in_bits_T, s2.io_out_bits_req_wdata, s3_io_in_bits_r_req_wdata) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_16 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_0_tag, s3_io_in_bits_r_metas_0_tag) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_17 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_0_valid, s3_io_in_bits_r_metas_0_valid) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_18 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_0_dirty, s3_io_in_bits_r_metas_0_dirty) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_19 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_1_tag, s3_io_in_bits_r_metas_1_tag) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_20 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_1_valid, s3_io_in_bits_r_metas_1_valid) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_21 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_1_dirty, s3_io_in_bits_r_metas_1_dirty) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_22 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_2_tag, s3_io_in_bits_r_metas_2_tag) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_23 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_2_valid, s3_io_in_bits_r_metas_2_valid) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_24 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_2_dirty, s3_io_in_bits_r_metas_2_dirty) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_25 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_3_tag, s3_io_in_bits_r_metas_3_tag) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_26 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_3_valid, s3_io_in_bits_r_metas_3_valid) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_27 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_3_dirty, s3_io_in_bits_r_metas_3_dirty) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_28 = mux(_s3_io_in_bits_T, s2.io_out_bits_datas_0_data, s3_io_in_bits_r_datas_0_data) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_29 = mux(_s3_io_in_bits_T, s2.io_out_bits_datas_1_data, s3_io_in_bits_r_datas_1_data) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_30 = mux(_s3_io_in_bits_T, s2.io_out_bits_datas_2_data, s3_io_in_bits_r_datas_2_data) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_31 = mux(_s3_io_in_bits_T, s2.io_out_bits_datas_3_data, s3_io_in_bits_r_datas_3_data) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_32 = mux(_s3_io_in_bits_T, s2.io_out_bits_hit, s3_io_in_bits_r_hit) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_33 = mux(_s3_io_in_bits_T, s2.io_out_bits_waymask, s3_io_in_bits_r_waymask) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_34 = mux(_s3_io_in_bits_T, s2.io_out_bits_mmio, s3_io_in_bits_r_mmio) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_35 = mux(_s3_io_in_bits_T, s2.io_out_bits_isForwardData, s3_io_in_bits_r_isForwardData) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    node _GEN_37 = mux(_s3_io_in_bits_T, s2.io_out_bits_forwardData_data_data, s3_io_in_bits_r_forwardData_data_data) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_38 = mux(_s3_io_in_bits_T, s2.io_out_bits_forwardData_waymask, s3_io_in_bits_r_forwardData_waymask) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _s3_io_flush_T = bits(io_flush, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 505:26]
    node _io_empty_T = eq(s2.io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 508:15]
    node _io_empty_T_1 = eq(s3.io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 508:34]
    node _io_empty_T_2 = and(_io_empty_T, _io_empty_T_1) @[src/main/scala/nutcore/mem/Cache.scala 508:31]
    node _io_in_resp_valid_T = eq(s3.io_out_bits_cmd, UInt<3>("h4")) @[src/main/scala/bus/simplebus/SimpleBus.scala 95:24]
    node _io_in_resp_valid_T_1 = and(s3.io_out_valid, _io_in_resp_valid_T) @[src/main/scala/nutcore/mem/Cache.scala 510:43]
    node _io_in_resp_valid_T_2 = or(s3.io_out_valid, s3.io_dataReadRespToL1) @[src/main/scala/nutcore/mem/Cache.scala 510:98]
    node _io_in_resp_valid_T_3 = mux(_io_in_resp_valid_T_1, UInt<1>("h0"), _io_in_resp_valid_T_2) @[src/main/scala/nutcore/mem/Cache.scala 510:26]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_5 = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_6 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_7 = eq(_T_6, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_8 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_9 = eq(_T_8, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_10 = and(UInt<1>("h1"), enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_11 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_13 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_14 = eq(_T_13, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_15 = and(UInt<1>("h1"), enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_16 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_17 = eq(_T_16, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_18 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_19 = eq(_T_18, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_3) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_20 = and(UInt<1>("h1"), enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_21 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_22 = eq(_T_21, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_23 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_24 = eq(_T_23, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_4) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_8 = add(c_4, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_9 = tail(_c_T_8, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_4 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_25 = and(UInt<1>("h1"), enableDisplay_4) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_26 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_27 = eq(_T_26, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_28 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_29 = eq(_T_28, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node coh_addr = io_out_coh_req_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 515:19 src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    node coh_size = io_out_coh_req_bits_size @[src/main/scala/nutcore/mem/Cache.scala 515:19 src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    node coh_cmd = io_out_coh_req_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 515:19 src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    node coh_wmask = io_out_coh_req_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 515:19 src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    node coh_wdata = io_out_coh_req_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 515:19 src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    io_in_req_ready <= arb.io_in_1_ready @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    io_in_resp_valid <= _io_in_resp_valid_T_3 @[src/main/scala/nutcore/mem/Cache.scala 510:20]
    io_in_resp_bits_cmd <= s3.io_out_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    io_in_resp_bits_rdata <= s3.io_out_bits_rdata @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    io_out_mem_req_valid <= s3.io_mem_req_valid @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_mem_req_bits_addr <= s3.io_mem_req_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_mem_req_bits_size <= s3.io_mem_req_bits_size @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_mem_req_bits_cmd <= s3.io_mem_req_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_mem_req_bits_wmask <= s3.io_mem_req_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_mem_req_bits_wdata <= s3.io_mem_req_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_mem_resp_ready <= s3.io_mem_resp_ready @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_coh_req_ready <= arb.io_in_0_ready @[src/main/scala/nutcore/mem/Cache.scala 519:26]
    io_out_coh_resp_valid <= s3.io_cohResp_valid @[src/main/scala/nutcore/mem/Cache.scala 520:21]
    io_out_coh_resp_bits_cmd <= s3.io_cohResp_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 520:21]
    io_out_coh_resp_bits_rdata <= s3.io_cohResp_bits_rdata @[src/main/scala/nutcore/mem/Cache.scala 520:21]
    io_mmio_req_valid <= s3.io_mmio_req_valid @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    io_mmio_req_bits_addr <= s3.io_mmio_req_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    io_mmio_req_bits_size <= s3.io_mmio_req_bits_size @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    io_mmio_req_bits_cmd <= s3.io_mmio_req_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    io_mmio_req_bits_wmask <= s3.io_mmio_req_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    io_mmio_req_bits_wdata <= s3.io_mmio_req_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    io_mmio_resp_ready <= s3.io_mmio_resp_ready @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    io_empty <= _io_empty_T_2 @[src/main/scala/nutcore/mem/Cache.scala 508:12]
    _WIRE_17 <= s3._WIRE_19
    s1.clock <= clock
    s1.reset <= reset
    s1.io_in_valid <= arb.io_out_valid @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_in_bits_addr <= arb.io_out_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_in_bits_size <= arb.io_out_bits_size @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_in_bits_cmd <= arb.io_out_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_in_bits_wmask <= arb.io_out_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_in_bits_wdata <= arb.io_out_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_out_ready <= s2.io_in_ready @[src/main/scala/utils/Pipeline.scala 29:16]
    s1.io_metaReadBus_req_ready <= metaArray.io_r_0_req_ready @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_0_tag <= metaArray.io_r_0_resp_data_0_tag @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_0_valid <= metaArray.io_r_0_resp_data_0_valid @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_0_dirty <= metaArray.io_r_0_resp_data_0_dirty @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_1_tag <= metaArray.io_r_0_resp_data_1_tag @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_1_valid <= metaArray.io_r_0_resp_data_1_valid @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_1_dirty <= metaArray.io_r_0_resp_data_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_2_tag <= metaArray.io_r_0_resp_data_2_tag @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_2_valid <= metaArray.io_r_0_resp_data_2_valid @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_2_dirty <= metaArray.io_r_0_resp_data_2_dirty @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_3_tag <= metaArray.io_r_0_resp_data_3_tag @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_3_valid <= metaArray.io_r_0_resp_data_3_valid @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_3_dirty <= metaArray.io_r_0_resp_data_3_dirty @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_dataReadBus_req_ready <= dataArray.io_r_0_req_ready @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    s1.io_dataReadBus_resp_data_0_data <= dataArray.io_r_0_resp_data_0_data @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    s1.io_dataReadBus_resp_data_1_data <= dataArray.io_r_0_resp_data_1_data @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    s1.io_dataReadBus_resp_data_2_data <= dataArray.io_r_0_resp_data_2_data @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    s1.io_dataReadBus_resp_data_3_data <= dataArray.io_r_0_resp_data_3_data @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    s1.DISPLAY_ENABLE <= DISPLAY_ENABLE
    s2.clock <= clock
    s2.reset <= reset
    s2.io_in_valid <= valid @[src/main/scala/utils/Pipeline.scala 31:17]
    s2.io_in_bits_req_addr <= s2_io_in_bits_r_req_addr @[src/main/scala/utils/Pipeline.scala 30:16]
    s2.io_in_bits_req_size <= s2_io_in_bits_r_req_size @[src/main/scala/utils/Pipeline.scala 30:16]
    s2.io_in_bits_req_cmd <= s2_io_in_bits_r_req_cmd @[src/main/scala/utils/Pipeline.scala 30:16]
    s2.io_in_bits_req_wmask <= s2_io_in_bits_r_req_wmask @[src/main/scala/utils/Pipeline.scala 30:16]
    s2.io_in_bits_req_wdata <= s2_io_in_bits_r_req_wdata @[src/main/scala/utils/Pipeline.scala 30:16]
    s2.io_out_ready <= s3.io_in_ready @[src/main/scala/utils/Pipeline.scala 29:16]
    s2.io_metaReadResp_0_tag <= s1.io_metaReadBus_resp_data_0_tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_0_valid <= s1.io_metaReadBus_resp_data_0_valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_0_dirty <= s1.io_metaReadBus_resp_data_0_dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_1_tag <= s1.io_metaReadBus_resp_data_1_tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_1_valid <= s1.io_metaReadBus_resp_data_1_valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_1_dirty <= s1.io_metaReadBus_resp_data_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_2_tag <= s1.io_metaReadBus_resp_data_2_tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_2_valid <= s1.io_metaReadBus_resp_data_2_valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_2_dirty <= s1.io_metaReadBus_resp_data_2_dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_3_tag <= s1.io_metaReadBus_resp_data_3_tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_3_valid <= s1.io_metaReadBus_resp_data_3_valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_3_dirty <= s1.io_metaReadBus_resp_data_3_dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_dataReadResp_0_data <= s1.io_dataReadBus_resp_data_0_data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    s2.io_dataReadResp_1_data <= s1.io_dataReadBus_resp_data_1_data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    s2.io_dataReadResp_2_data <= s1.io_dataReadBus_resp_data_2_data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    s2.io_dataReadResp_3_data <= s1.io_dataReadBus_resp_data_3_data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    skip
    s2.io_metaWriteBus_req_valid <= s3.io_metaWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    s2.io_metaWriteBus_req_bits_setIdx <= s3.io_metaWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    s2.io_metaWriteBus_req_bits_data_tag <= s3.io_metaWriteBus_req_bits_data_tag @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    s2.io_metaWriteBus_req_bits_data_valid <= s3.io_metaWriteBus_req_bits_data_valid @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    s2.io_metaWriteBus_req_bits_data_dirty <= s3.io_metaWriteBus_req_bits_data_dirty @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    s2.io_metaWriteBus_req_bits_waymask <= s3.io_metaWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    skip
    s2.io_dataWriteBus_req_valid <= s3.io_dataWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    s2.io_dataWriteBus_req_bits_setIdx <= s3.io_dataWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    s2.io_dataWriteBus_req_bits_data_data <= s3.io_dataWriteBus_req_bits_data_data @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    s2.io_dataWriteBus_req_bits_waymask <= s3.io_dataWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    s2.DISPLAY_ENABLE <= DISPLAY_ENABLE
    s3.clock <= clock
    s3.reset <= reset
    s3.io_in_valid <= valid_1 @[src/main/scala/utils/Pipeline.scala 31:17]
    s3.io_in_bits_req_addr <= s3_io_in_bits_r_req_addr @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_req_size <= s3_io_in_bits_r_req_size @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_req_cmd <= s3_io_in_bits_r_req_cmd @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_req_wmask <= s3_io_in_bits_r_req_wmask @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_req_wdata <= s3_io_in_bits_r_req_wdata @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_0_tag <= s3_io_in_bits_r_metas_0_tag @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_0_valid <= s3_io_in_bits_r_metas_0_valid @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_0_dirty <= s3_io_in_bits_r_metas_0_dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_1_tag <= s3_io_in_bits_r_metas_1_tag @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_1_valid <= s3_io_in_bits_r_metas_1_valid @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_1_dirty <= s3_io_in_bits_r_metas_1_dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_2_tag <= s3_io_in_bits_r_metas_2_tag @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_2_valid <= s3_io_in_bits_r_metas_2_valid @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_2_dirty <= s3_io_in_bits_r_metas_2_dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_3_tag <= s3_io_in_bits_r_metas_3_tag @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_3_valid <= s3_io_in_bits_r_metas_3_valid @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_3_dirty <= s3_io_in_bits_r_metas_3_dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_datas_0_data <= s3_io_in_bits_r_datas_0_data @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_datas_1_data <= s3_io_in_bits_r_datas_1_data @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_datas_2_data <= s3_io_in_bits_r_datas_2_data @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_datas_3_data <= s3_io_in_bits_r_datas_3_data @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_hit <= s3_io_in_bits_r_hit @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_waymask <= s3_io_in_bits_r_waymask @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_mmio <= s3_io_in_bits_r_mmio @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_isForwardData <= s3_io_in_bits_r_isForwardData @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    s3.io_in_bits_forwardData_data_data <= s3_io_in_bits_r_forwardData_data_data @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_forwardData_waymask <= s3_io_in_bits_r_forwardData_waymask @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_out_ready <= io_in_resp_ready @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    s3.io_flush <= _s3_io_flush_T @[src/main/scala/nutcore/mem/Cache.scala 505:15]
    s3.io_dataReadBus_req_ready <= dataArray.io_r_1_req_ready @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    s3.io_dataReadBus_resp_data_0_data <= dataArray.io_r_1_resp_data_0_data @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    s3.io_dataReadBus_resp_data_1_data <= dataArray.io_r_1_resp_data_1_data @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    s3.io_dataReadBus_resp_data_2_data <= dataArray.io_r_1_resp_data_2_data @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    s3.io_dataReadBus_resp_data_3_data <= dataArray.io_r_1_resp_data_3_data @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    s3.io_dataWriteBus_req_ready <= dataArray.io_w_req_ready @[src/main/scala/nutcore/mem/Cache.scala 533:18]
    s3.io_metaWriteBus_req_ready <= metaArray.io_w_req_ready @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    s3.io_mem_req_ready <= io_out_mem_req_ready @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    s3.io_mem_resp_valid <= io_out_mem_resp_valid @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    s3.io_mem_resp_bits_cmd <= io_out_mem_resp_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    s3.io_mem_resp_bits_rdata <= io_out_mem_resp_bits_rdata @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    s3.io_mmio_req_ready <= io_mmio_req_ready @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    s3.io_mmio_resp_valid <= io_mmio_resp_valid @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    skip
    s3.io_mmio_resp_bits_rdata <= io_mmio_resp_bits_rdata @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    s3.io_cohResp_ready <= io_out_coh_resp_ready @[src/main/scala/nutcore/mem/Cache.scala 520:21]
    s3.DISPLAY_ENABLE <= DISPLAY_ENABLE
    metaArray.clock <= clock
    metaArray.reset <= reset
    metaArray.io_r_0_req_valid <= s1.io_metaReadBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    metaArray.io_r_0_req_bits_setIdx <= s1.io_metaReadBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    metaArray.io_w_req_valid <= s3.io_metaWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    metaArray.io_w_req_bits_setIdx <= s3.io_metaWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    metaArray.io_w_req_bits_data_tag <= s3.io_metaWriteBus_req_bits_data_tag @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    metaArray.io_w_req_bits_data_valid <= s3.io_metaWriteBus_req_bits_data_valid @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    metaArray.io_w_req_bits_data_dirty <= s3.io_metaWriteBus_req_bits_data_dirty @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    metaArray.io_w_req_bits_waymask <= s3.io_metaWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    dataArray.clock <= clock
    dataArray.reset <= reset
    dataArray.io_r_0_req_valid <= s1.io_dataReadBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    dataArray.io_r_0_req_bits_setIdx <= s1.io_dataReadBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    dataArray.io_r_1_req_valid <= s3.io_dataReadBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    dataArray.io_r_1_req_bits_setIdx <= s3.io_dataReadBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    dataArray.io_w_req_valid <= s3.io_dataWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 533:18]
    dataArray.io_w_req_bits_setIdx <= s3.io_dataWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 533:18]
    dataArray.io_w_req_bits_data_data <= s3.io_dataWriteBus_req_bits_data_data @[src/main/scala/nutcore/mem/Cache.scala 533:18]
    dataArray.io_w_req_bits_waymask <= s3.io_dataWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 533:18]
    skip
    skip
    arb.io_in_0_valid <= io_out_coh_req_valid @[src/main/scala/nutcore/mem/Cache.scala 518:24]
    arb.io_in_0_bits_addr <= coh_addr @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    arb.io_in_0_bits_size <= coh_size @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    arb.io_in_0_bits_cmd <= coh_cmd @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    arb.io_in_0_bits_wmask <= coh_wmask @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    arb.io_in_0_bits_wdata <= coh_wdata @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    arb.io_in_1_valid <= io_in_req_valid @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_in_1_bits_addr <= io_in_req_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_in_1_bits_size <= io_in_req_bits_size @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_in_1_bits_cmd <= io_in_req_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_in_1_bits_wmask <= io_in_req_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_in_1_bits_wdata <= io_in_req_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_out_ready <= s1.io_in_ready @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    valid <= mux(reset, UInt<1>("h0"), _GEN_2) @[src/main/scala/utils/Pipeline.scala 24:{24,24}]
    s2_io_in_bits_r_req_addr <= _GEN_3
    s2_io_in_bits_r_req_size <= _GEN_4
    s2_io_in_bits_r_req_cmd <= _GEN_5
    s2_io_in_bits_r_req_wmask <= _GEN_6
    s2_io_in_bits_r_req_wdata <= _GEN_7
    valid_1 <= mux(reset, UInt<1>("h0"), _GEN_10) @[src/main/scala/utils/Pipeline.scala 24:{24,24}]
    s3_io_in_bits_r_req_addr <= _GEN_11
    s3_io_in_bits_r_req_size <= _GEN_12
    s3_io_in_bits_r_req_cmd <= _GEN_13
    s3_io_in_bits_r_req_wmask <= _GEN_14
    s3_io_in_bits_r_req_wdata <= _GEN_15
    s3_io_in_bits_r_metas_0_tag <= _GEN_16
    s3_io_in_bits_r_metas_0_valid <= _GEN_17
    s3_io_in_bits_r_metas_0_dirty <= _GEN_18
    s3_io_in_bits_r_metas_1_tag <= _GEN_19
    s3_io_in_bits_r_metas_1_valid <= _GEN_20
    s3_io_in_bits_r_metas_1_dirty <= _GEN_21
    s3_io_in_bits_r_metas_2_tag <= _GEN_22
    s3_io_in_bits_r_metas_2_valid <= _GEN_23
    s3_io_in_bits_r_metas_2_dirty <= _GEN_24
    s3_io_in_bits_r_metas_3_tag <= _GEN_25
    s3_io_in_bits_r_metas_3_valid <= _GEN_26
    s3_io_in_bits_r_metas_3_dirty <= _GEN_27
    s3_io_in_bits_r_datas_0_data <= _GEN_28
    s3_io_in_bits_r_datas_1_data <= _GEN_29
    s3_io_in_bits_r_datas_2_data <= _GEN_30
    s3_io_in_bits_r_datas_3_data <= _GEN_31
    s3_io_in_bits_r_hit <= _GEN_32
    s3_io_in_bits_r_waymask <= _GEN_33
    s3_io_in_bits_r_mmio <= _GEN_34
    s3_io_in_bits_r_isForwardData <= _GEN_35
    skip
    s3_io_in_bits_r_forwardData_data_data <= _GEN_37
    s3_io_in_bits_r_forwardData_waymask <= _GEN_38
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_3 <= mux(reset, UInt<64>("h0"), _c_T_7) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_4 <= mux(reset, UInt<64>("h0"), _c_T_9) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T_5), _T_7), UInt<1>("h1")), "[%d] Cache_1: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_5), _T_9), UInt<1>("h1")), "InReq(%d, %d) InResp(%d, %d) \n", io_in_req_valid, io_in_req_ready, io_in_resp_valid, io_in_resp_ready) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_10), _T_12), UInt<1>("h1")), "[%d] Cache_1: ", c_1) : printf_2 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_10), _T_14), UInt<1>("h1")), "{IN s1:(%d,%d), s2:(%d,%d), s3:(%d,%d)} {OUT s1:(%d,%d), s2:(%d,%d), s3:(%d,%d)}\n", s1.io_in_valid, s1.io_in_ready, s2.io_in_valid, s2.io_in_ready, s3.io_in_valid, s3.io_in_ready, s1.io_out_valid, s1.io_out_ready, s2.io_out_valid, s2.io_out_ready, s3.io_out_valid, s3.io_out_ready) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), s1.io_in_valid), _T_15), _T_17), UInt<1>("h1")), "[%d] Cache_1: ", c_2) : printf_4 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), s1.io_in_valid), _T_15), _T_19), UInt<1>("h1")), "[dcache.S1]: addr = 0x%x, cmd = %d, size = %d, wmask = 0x%x, wdata = 0x%x\n", s1.io_in_bits_addr, s1.io_in_bits_cmd, s1.io_in_bits_size, s1.io_in_bits_wmask, s1.io_in_bits_wdata) : printf_5 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), s2.io_in_valid), _T_20), _T_22), UInt<1>("h1")), "[%d] Cache_1: ", c_3) : printf_6 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), s2.io_in_valid), _T_20), _T_24), UInt<1>("h1")), "[dcache.S2]: addr = 0x%x, cmd = %d, size = %d, wmask = 0x%x, wdata = 0x%x\n", s2.io_in_bits_req_addr, s2.io_in_bits_req_cmd, s2.io_in_bits_req_size, s2.io_in_bits_req_wmask, s2.io_in_bits_req_wdata) : printf_7 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), s3.io_in_valid), _T_25), _T_27), UInt<1>("h1")), "[%d] Cache_1: ", c_4) : printf_8 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), s3.io_in_valid), _T_25), _T_29), UInt<1>("h1")), "[dcache.S3]: addr = 0x%x, cmd = %d, size = %d, wmask = 0x%x, wdata = 0x%x\n", s3.io_in_bits_req_addr, s3.io_in_bits_req_cmd, s3.io_in_bits_req_size, s3.io_in_bits_req_wmask, s3.io_in_bits_req_wdata) : printf_9 @[src/main/scala/utils/Debug.scala 57:13]

  module NutCore :
    input clock : Clock
    input reset : UInt<1>
    input io_imem_mem_req_ready : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_imem_mem_req_valid : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_imem_mem_req_bits_addr : UInt<32> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_imem_mem_req_bits_size : UInt<3> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_imem_mem_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_imem_mem_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_imem_mem_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_imem_mem_resp_ready : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_imem_mem_resp_valid : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_imem_mem_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_imem_mem_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_dmem_mem_req_ready : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_dmem_mem_req_valid : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_dmem_mem_req_bits_addr : UInt<32> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_dmem_mem_req_bits_size : UInt<3> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_dmem_mem_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_dmem_mem_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_dmem_mem_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_dmem_mem_resp_ready : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_dmem_mem_resp_valid : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_dmem_mem_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_dmem_mem_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_dmem_coh_req_ready : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_dmem_coh_req_valid : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_dmem_coh_req_bits_addr : UInt<32> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_dmem_coh_req_bits_size : UInt<3> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_dmem_coh_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_dmem_coh_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_dmem_coh_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_dmem_coh_resp_ready : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_dmem_coh_resp_valid : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_dmem_coh_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_dmem_coh_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_mmio_req_ready : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_mmio_req_valid : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_mmio_req_bits_addr : UInt<32> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_mmio_req_bits_size : UInt<3> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_mmio_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_mmio_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_mmio_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_mmio_resp_ready : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_mmio_resp_valid : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_mmio_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_mmio_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_frontend_req_ready : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_frontend_req_valid : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_frontend_req_bits_addr : UInt<32> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_frontend_req_bits_size : UInt<3> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_frontend_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_frontend_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_frontend_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_frontend_resp_ready : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_frontend_resp_valid : UInt<1> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_frontend_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/NutCore.scala 98:14]
    output io_frontend_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/NutCore.scala 98:14]
    input io_extra_meip_0 : UInt<1>
    output _WIRE_0 : UInt<1>
    input DISPLAY_ENABLE : UInt<1>
    input io_extra_mtip : UInt<1>
    input io_extra_msip : UInt<1>

    inst frontend of Frontend_inorder @[src/main/scala/nutcore/NutCore.scala 104:34]
    inst backend of Backend_inorder @[src/main/scala/nutcore/NutCore.scala 147:25]
    inst mmioXbar of SimpleBusCrossbarNto1 @[src/main/scala/nutcore/NutCore.scala 151:26]
    inst dmemXbar of SimpleBusCrossbarNto1_1 @[src/main/scala/nutcore/NutCore.scala 152:26]
    inst itlb of EmbeddedTLB @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 426:13]
    inst io_imem_cache of Cache @[src/main/scala/nutcore/mem/Cache.scala 668:35]
    inst dtlb of EmbeddedTLB_1 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 426:13]
    inst io_dmem_cache of Cache_1 @[src/main/scala/nutcore/mem/Cache.scala 668:35]
    node _T = bits(frontend.io_flushVec, 1, 1) @[src/main/scala/nutcore/NutCore.scala 149:138]
    reg dataBuffer_0_cf_instr : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_instr) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_pc : UInt<39>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_pc) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_pnpc : UInt<39>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_pnpc) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    skip
    skip
    reg dataBuffer_0_cf_exceptionVec_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_exceptionVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_exceptionVec_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_exceptionVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_exceptionVec_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_exceptionVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_exceptionVec_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_exceptionVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    reg dataBuffer_0_cf_exceptionVec_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_exceptionVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    reg dataBuffer_0_cf_exceptionVec_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_exceptionVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_exceptionVec_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_exceptionVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_exceptionVec_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_exceptionVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_exceptionVec_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_exceptionVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_exceptionVec_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_exceptionVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_exceptionVec_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_exceptionVec_12) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_exceptionVec_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_exceptionVec_13) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_exceptionVec_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_exceptionVec_14) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_exceptionVec_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_exceptionVec_15) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_intrVec_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_intrVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_intrVec_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_intrVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_intrVec_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_intrVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_intrVec_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_intrVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_intrVec_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_intrVec_4) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_intrVec_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_intrVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_intrVec_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_intrVec_6) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_intrVec_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_intrVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_intrVec_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_intrVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_intrVec_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_intrVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_intrVec_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_intrVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_intrVec_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_intrVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_cf_brIdx : UInt<4>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_brIdx) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    reg dataBuffer_0_cf_crossPageIPFFix : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_cf_crossPageIPFFix) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    skip
    reg dataBuffer_0_ctrl_src1Type : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_ctrl_src1Type) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_ctrl_src2Type : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_ctrl_src2Type) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_ctrl_fuType : UInt<3>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_ctrl_fuType) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_ctrl_fuOpType : UInt<7>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_ctrl_fuOpType) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_ctrl_rfSrc1 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_ctrl_rfSrc1) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_ctrl_rfSrc2 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_ctrl_rfSrc2) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_ctrl_rfWen : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_ctrl_rfWen) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_ctrl_rfDest : UInt<5>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_ctrl_rfDest) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_0_ctrl_isNutCoreTrap : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_ctrl_isNutCoreTrap) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    skip
    skip
    skip
    skip
    skip
    reg dataBuffer_0_data_imm : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_0_data_imm) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_instr : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_instr) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_pc : UInt<39>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_pc) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_pnpc : UInt<39>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_pnpc) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    skip
    skip
    reg dataBuffer_1_cf_exceptionVec_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_exceptionVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_exceptionVec_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_exceptionVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_exceptionVec_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_exceptionVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_exceptionVec_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_exceptionVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    reg dataBuffer_1_cf_exceptionVec_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_exceptionVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    reg dataBuffer_1_cf_exceptionVec_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_exceptionVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_exceptionVec_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_exceptionVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_exceptionVec_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_exceptionVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_exceptionVec_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_exceptionVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_exceptionVec_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_exceptionVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_exceptionVec_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_exceptionVec_12) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_exceptionVec_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_exceptionVec_13) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_exceptionVec_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_exceptionVec_14) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_exceptionVec_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_exceptionVec_15) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_intrVec_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_intrVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_intrVec_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_intrVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_intrVec_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_intrVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_intrVec_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_intrVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_intrVec_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_intrVec_4) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_intrVec_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_intrVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_intrVec_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_intrVec_6) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_intrVec_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_intrVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_intrVec_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_intrVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_intrVec_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_intrVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_intrVec_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_intrVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_intrVec_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_intrVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_cf_brIdx : UInt<4>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_brIdx) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    reg dataBuffer_1_cf_crossPageIPFFix : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_cf_crossPageIPFFix) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    skip
    reg dataBuffer_1_ctrl_src1Type : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_ctrl_src1Type) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_ctrl_src2Type : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_ctrl_src2Type) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_ctrl_fuType : UInt<3>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_ctrl_fuType) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_ctrl_fuOpType : UInt<7>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_ctrl_fuOpType) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_ctrl_rfSrc1 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_ctrl_rfSrc1) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_ctrl_rfSrc2 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_ctrl_rfSrc2) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_ctrl_rfWen : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_ctrl_rfWen) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_ctrl_rfDest : UInt<5>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_ctrl_rfDest) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_1_ctrl_isNutCoreTrap : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_ctrl_isNutCoreTrap) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    skip
    skip
    skip
    skip
    skip
    reg dataBuffer_1_data_imm : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_1_data_imm) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_instr : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_instr) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_pc : UInt<39>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_pc) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_pnpc : UInt<39>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_pnpc) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    skip
    skip
    reg dataBuffer_2_cf_exceptionVec_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_exceptionVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_exceptionVec_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_exceptionVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_exceptionVec_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_exceptionVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_exceptionVec_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_exceptionVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    reg dataBuffer_2_cf_exceptionVec_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_exceptionVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    reg dataBuffer_2_cf_exceptionVec_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_exceptionVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_exceptionVec_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_exceptionVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_exceptionVec_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_exceptionVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_exceptionVec_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_exceptionVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_exceptionVec_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_exceptionVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_exceptionVec_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_exceptionVec_12) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_exceptionVec_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_exceptionVec_13) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_exceptionVec_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_exceptionVec_14) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_exceptionVec_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_exceptionVec_15) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_intrVec_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_intrVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_intrVec_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_intrVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_intrVec_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_intrVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_intrVec_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_intrVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_intrVec_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_intrVec_4) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_intrVec_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_intrVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_intrVec_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_intrVec_6) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_intrVec_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_intrVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_intrVec_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_intrVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_intrVec_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_intrVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_intrVec_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_intrVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_intrVec_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_intrVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_cf_brIdx : UInt<4>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_brIdx) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    reg dataBuffer_2_cf_crossPageIPFFix : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_cf_crossPageIPFFix) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    skip
    reg dataBuffer_2_ctrl_src1Type : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_ctrl_src1Type) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_ctrl_src2Type : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_ctrl_src2Type) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_ctrl_fuType : UInt<3>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_ctrl_fuType) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_ctrl_fuOpType : UInt<7>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_ctrl_fuOpType) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_ctrl_rfSrc1 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_ctrl_rfSrc1) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_ctrl_rfSrc2 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_ctrl_rfSrc2) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_ctrl_rfWen : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_ctrl_rfWen) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_ctrl_rfDest : UInt<5>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_ctrl_rfDest) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_2_ctrl_isNutCoreTrap : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_ctrl_isNutCoreTrap) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    skip
    skip
    skip
    skip
    skip
    reg dataBuffer_2_data_imm : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_2_data_imm) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_instr : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_instr) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_pc : UInt<39>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_pc) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_pnpc : UInt<39>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_pnpc) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    skip
    skip
    reg dataBuffer_3_cf_exceptionVec_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_exceptionVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_exceptionVec_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_exceptionVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_exceptionVec_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_exceptionVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_exceptionVec_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_exceptionVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    reg dataBuffer_3_cf_exceptionVec_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_exceptionVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    reg dataBuffer_3_cf_exceptionVec_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_exceptionVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_exceptionVec_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_exceptionVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_exceptionVec_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_exceptionVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_exceptionVec_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_exceptionVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_exceptionVec_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_exceptionVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_exceptionVec_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_exceptionVec_12) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_exceptionVec_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_exceptionVec_13) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_exceptionVec_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_exceptionVec_14) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_exceptionVec_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_exceptionVec_15) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_intrVec_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_intrVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_intrVec_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_intrVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_intrVec_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_intrVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_intrVec_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_intrVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_intrVec_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_intrVec_4) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_intrVec_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_intrVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_intrVec_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_intrVec_6) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_intrVec_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_intrVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_intrVec_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_intrVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_intrVec_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_intrVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_intrVec_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_intrVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_intrVec_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_intrVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_cf_brIdx : UInt<4>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_brIdx) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    reg dataBuffer_3_cf_crossPageIPFFix : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_cf_crossPageIPFFix) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    skip
    reg dataBuffer_3_ctrl_src1Type : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_ctrl_src1Type) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_ctrl_src2Type : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_ctrl_src2Type) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_ctrl_fuType : UInt<3>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_ctrl_fuType) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_ctrl_fuOpType : UInt<7>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_ctrl_fuOpType) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_ctrl_rfSrc1 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_ctrl_rfSrc1) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_ctrl_rfSrc2 : UInt<5>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_ctrl_rfSrc2) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_ctrl_rfWen : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_ctrl_rfWen) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_ctrl_rfDest : UInt<5>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_ctrl_rfDest) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg dataBuffer_3_ctrl_isNutCoreTrap : UInt<1>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_ctrl_isNutCoreTrap) @[src/main/scala/utils/PipelineVector.scala 29:29]
    skip
    skip
    skip
    skip
    skip
    skip
    reg dataBuffer_3_data_imm : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataBuffer_3_data_imm) @[src/main/scala/utils/PipelineVector.scala 29:29]
    reg ringBufferHead : UInt<2>, clock with :
      reset => (UInt<1>("h0"), ringBufferHead) @[src/main/scala/utils/PipelineVector.scala 30:33]
    reg ringBufferTail : UInt<2>, clock with :
      reset => (UInt<1>("h0"), ringBufferTail) @[src/main/scala/utils/PipelineVector.scala 31:33]
    skip
    node _ringBufferAllowin_T = add(ringBufferHead, UInt<1>("h1")) @[src/main/scala/utils/PipelineVector.scala 33:63]
    node _ringBufferAllowin_T_1 = tail(_ringBufferAllowin_T, 1) @[src/main/scala/utils/PipelineVector.scala 33:63]
    node _ringBufferAllowin_T_2 = neq(_ringBufferAllowin_T_1, ringBufferTail) @[src/main/scala/utils/PipelineVector.scala 33:74]
    node _ringBufferAllowin_T_3 = add(ringBufferHead, UInt<2>("h2")) @[src/main/scala/utils/PipelineVector.scala 33:63]
    node _ringBufferAllowin_T_4 = tail(_ringBufferAllowin_T_3, 1) @[src/main/scala/utils/PipelineVector.scala 33:63]
    node _ringBufferAllowin_T_5 = neq(_ringBufferAllowin_T_4, ringBufferTail) @[src/main/scala/utils/PipelineVector.scala 33:74]
    node _ringBufferAllowin_T_6 = and(_ringBufferAllowin_T_5, UInt<1>("h1")) @[src/main/scala/utils/PipelineVector.scala 33:124]
    node ringBufferAllowin = and(_ringBufferAllowin_T_2, _ringBufferAllowin_T_6) @[src/main/scala/utils/PipelineVector.scala 33:124]
    node needEnqueue_0 = frontend.io_out_0_valid @[src/main/scala/utils/PipelineVector.scala 36:27 37:20]
    node needEnqueue_1 = frontend.io_out_1_valid @[src/main/scala/utils/PipelineVector.scala 36:27 38:20]
    node enqueueSize = add(needEnqueue_0, needEnqueue_1) @[src/main/scala/utils/PipelineVector.scala 40:44]
    node enqueueFire_0 = geq(enqueueSize, UInt<1>("h1")) @[src/main/scala/utils/PipelineVector.scala 41:53]
    node enqueueFire_1 = geq(enqueueSize, UInt<2>("h2")) @[src/main/scala/utils/PipelineVector.scala 41:53]
    node _wen_T = and(frontend.io_out_0_ready, frontend.io_out_0_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _wen_T_1 = and(frontend.io_out_1_ready, frontend.io_out_1_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node wen = or(_wen_T, _wen_T_1) @[src/main/scala/utils/PipelineVector.scala 43:24]
    node _T_1 = add(UInt<1>("h0"), ringBufferHead) @[src/main/scala/utils/PipelineVector.scala 45:45]
    node _T_2 = tail(_T_1, 1) @[src/main/scala/utils/PipelineVector.scala 45:45]
    node _dataBuffer_T_cf_instr = mux(needEnqueue_0, frontend.io_out_0_bits_cf_instr, frontend.io_out_1_bits_cf_instr) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_pc = mux(needEnqueue_0, frontend.io_out_0_bits_cf_pc, frontend.io_out_1_bits_cf_pc) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_pnpc = mux(needEnqueue_0, frontend.io_out_0_bits_cf_pnpc, frontend.io_out_1_bits_cf_pnpc) @[src/main/scala/utils/PipelineVector.scala 45:69]
    skip
    skip
    skip
    node _dataBuffer_T_cf_exceptionVec_0 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_exceptionVec_0, frontend.io_out_1_bits_cf_exceptionVec_0) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_exceptionVec_1 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_exceptionVec_1, frontend.io_out_1_bits_cf_exceptionVec_1) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_exceptionVec_2 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_exceptionVec_2, frontend.io_out_1_bits_cf_exceptionVec_2) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_exceptionVec_3 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_exceptionVec_3, frontend.io_out_1_bits_cf_exceptionVec_3) @[src/main/scala/utils/PipelineVector.scala 45:69]
    skip
    node _dataBuffer_T_cf_exceptionVec_5 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_exceptionVec_5, frontend.io_out_1_bits_cf_exceptionVec_5) @[src/main/scala/utils/PipelineVector.scala 45:69]
    skip
    node _dataBuffer_T_cf_exceptionVec_7 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_exceptionVec_7, frontend.io_out_1_bits_cf_exceptionVec_7) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_exceptionVec_8 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_exceptionVec_8, frontend.io_out_1_bits_cf_exceptionVec_8) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_exceptionVec_9 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_exceptionVec_9, frontend.io_out_1_bits_cf_exceptionVec_9) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_exceptionVec_10 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_exceptionVec_10, frontend.io_out_1_bits_cf_exceptionVec_10) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_exceptionVec_11 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_exceptionVec_11, frontend.io_out_1_bits_cf_exceptionVec_11) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_exceptionVec_12 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_exceptionVec_12, frontend.io_out_1_bits_cf_exceptionVec_12) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_exceptionVec_13 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_exceptionVec_13, frontend.io_out_1_bits_cf_exceptionVec_13) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_exceptionVec_14 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_exceptionVec_14, frontend.io_out_1_bits_cf_exceptionVec_14) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_exceptionVec_15 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_exceptionVec_15, frontend.io_out_1_bits_cf_exceptionVec_15) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_intrVec_0 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_intrVec_0, frontend.io_out_1_bits_cf_intrVec_0) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_intrVec_1 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_intrVec_1, frontend.io_out_1_bits_cf_intrVec_1) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_intrVec_2 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_intrVec_2, frontend.io_out_1_bits_cf_intrVec_2) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_intrVec_3 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_intrVec_3, frontend.io_out_1_bits_cf_intrVec_3) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_intrVec_4 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_intrVec_4, frontend.io_out_1_bits_cf_intrVec_4) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_intrVec_5 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_intrVec_5, frontend.io_out_1_bits_cf_intrVec_5) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_intrVec_6 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_intrVec_6, frontend.io_out_1_bits_cf_intrVec_6) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_intrVec_7 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_intrVec_7, frontend.io_out_1_bits_cf_intrVec_7) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_intrVec_8 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_intrVec_8, frontend.io_out_1_bits_cf_intrVec_8) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_intrVec_9 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_intrVec_9, frontend.io_out_1_bits_cf_intrVec_9) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_intrVec_10 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_intrVec_10, frontend.io_out_1_bits_cf_intrVec_10) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_intrVec_11 = mux(needEnqueue_0, frontend.io_out_0_bits_cf_intrVec_11, frontend.io_out_1_bits_cf_intrVec_11) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_cf_brIdx = mux(needEnqueue_0, frontend.io_out_0_bits_cf_brIdx, frontend.io_out_1_bits_cf_brIdx) @[src/main/scala/utils/PipelineVector.scala 45:69]
    skip
    node _dataBuffer_T_cf_crossPageIPFFix = mux(needEnqueue_0, frontend.io_out_0_bits_cf_crossPageIPFFix, frontend.io_out_1_bits_cf_crossPageIPFFix) @[src/main/scala/utils/PipelineVector.scala 45:69]
    skip
    skip
    node _dataBuffer_T_ctrl_src1Type = mux(needEnqueue_0, frontend.io_out_0_bits_ctrl_src1Type, frontend.io_out_1_bits_ctrl_src1Type) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_ctrl_src2Type = mux(needEnqueue_0, frontend.io_out_0_bits_ctrl_src2Type, frontend.io_out_1_bits_ctrl_src2Type) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_ctrl_fuType = mux(needEnqueue_0, frontend.io_out_0_bits_ctrl_fuType, frontend.io_out_1_bits_ctrl_fuType) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_ctrl_fuOpType = mux(needEnqueue_0, frontend.io_out_0_bits_ctrl_fuOpType, frontend.io_out_1_bits_ctrl_fuOpType) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_ctrl_rfSrc1 = mux(needEnqueue_0, frontend.io_out_0_bits_ctrl_rfSrc1, frontend.io_out_1_bits_ctrl_rfSrc1) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_ctrl_rfSrc2 = mux(needEnqueue_0, frontend.io_out_0_bits_ctrl_rfSrc2, frontend.io_out_1_bits_ctrl_rfSrc2) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_ctrl_rfWen = mux(needEnqueue_0, frontend.io_out_0_bits_ctrl_rfWen, frontend.io_out_1_bits_ctrl_rfWen) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_ctrl_rfDest = mux(needEnqueue_0, frontend.io_out_0_bits_ctrl_rfDest, frontend.io_out_1_bits_ctrl_rfDest) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_ctrl_isNutCoreTrap = mux(needEnqueue_0, frontend.io_out_0_bits_ctrl_isNutCoreTrap, frontend.io_out_1_bits_ctrl_isNutCoreTrap) @[src/main/scala/utils/PipelineVector.scala 45:69]
    skip
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_T_data_imm = mux(needEnqueue_0, frontend.io_out_0_bits_data_imm, frontend.io_out_1_bits_data_imm) @[src/main/scala/utils/PipelineVector.scala 45:69]
    node _dataBuffer_T_2_cf_instr = _dataBuffer_T_cf_instr @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_0 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_instr, dataBuffer_0_cf_instr) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_1 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_instr, dataBuffer_1_cf_instr) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_2 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_instr, dataBuffer_2_cf_instr) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_3 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_instr, dataBuffer_3_cf_instr) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_pc = _dataBuffer_T_cf_pc @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_4 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_pc, dataBuffer_0_cf_pc) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_5 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_pc, dataBuffer_1_cf_pc) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_6 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_pc, dataBuffer_2_cf_pc) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_7 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_pc, dataBuffer_3_cf_pc) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_pnpc = _dataBuffer_T_cf_pnpc @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_8 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_pnpc, dataBuffer_0_cf_pnpc) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_9 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_pnpc, dataBuffer_1_cf_pnpc) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_10 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_pnpc, dataBuffer_2_cf_pnpc) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_11 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_pnpc, dataBuffer_3_cf_pnpc) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_T_2_cf_exceptionVec_0 = _dataBuffer_T_cf_exceptionVec_0 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_24 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_exceptionVec_0, dataBuffer_0_cf_exceptionVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_25 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_exceptionVec_0, dataBuffer_1_cf_exceptionVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_26 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_exceptionVec_0, dataBuffer_2_cf_exceptionVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_27 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_exceptionVec_0, dataBuffer_3_cf_exceptionVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_exceptionVec_1 = _dataBuffer_T_cf_exceptionVec_1 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_28 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_exceptionVec_1, dataBuffer_0_cf_exceptionVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_29 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_exceptionVec_1, dataBuffer_1_cf_exceptionVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_30 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_exceptionVec_1, dataBuffer_2_cf_exceptionVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_31 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_exceptionVec_1, dataBuffer_3_cf_exceptionVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_exceptionVec_2 = _dataBuffer_T_cf_exceptionVec_2 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_32 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_exceptionVec_2, dataBuffer_0_cf_exceptionVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_33 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_exceptionVec_2, dataBuffer_1_cf_exceptionVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_34 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_exceptionVec_2, dataBuffer_2_cf_exceptionVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_35 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_exceptionVec_2, dataBuffer_3_cf_exceptionVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_exceptionVec_3 = _dataBuffer_T_cf_exceptionVec_3 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_36 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_exceptionVec_3, dataBuffer_0_cf_exceptionVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_37 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_exceptionVec_3, dataBuffer_1_cf_exceptionVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_38 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_exceptionVec_3, dataBuffer_2_cf_exceptionVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_39 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_exceptionVec_3, dataBuffer_3_cf_exceptionVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_T_2_cf_exceptionVec_5 = _dataBuffer_T_cf_exceptionVec_5 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_44 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_exceptionVec_5, dataBuffer_0_cf_exceptionVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_45 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_exceptionVec_5, dataBuffer_1_cf_exceptionVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_46 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_exceptionVec_5, dataBuffer_2_cf_exceptionVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_47 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_exceptionVec_5, dataBuffer_3_cf_exceptionVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_T_2_cf_exceptionVec_7 = _dataBuffer_T_cf_exceptionVec_7 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_52 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_exceptionVec_7, dataBuffer_0_cf_exceptionVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_53 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_exceptionVec_7, dataBuffer_1_cf_exceptionVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_54 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_exceptionVec_7, dataBuffer_2_cf_exceptionVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_55 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_exceptionVec_7, dataBuffer_3_cf_exceptionVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_exceptionVec_8 = _dataBuffer_T_cf_exceptionVec_8 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_56 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_exceptionVec_8, dataBuffer_0_cf_exceptionVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_57 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_exceptionVec_8, dataBuffer_1_cf_exceptionVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_58 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_exceptionVec_8, dataBuffer_2_cf_exceptionVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_59 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_exceptionVec_8, dataBuffer_3_cf_exceptionVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_exceptionVec_9 = _dataBuffer_T_cf_exceptionVec_9 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_60 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_exceptionVec_9, dataBuffer_0_cf_exceptionVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_61 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_exceptionVec_9, dataBuffer_1_cf_exceptionVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_62 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_exceptionVec_9, dataBuffer_2_cf_exceptionVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_63 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_exceptionVec_9, dataBuffer_3_cf_exceptionVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_exceptionVec_10 = _dataBuffer_T_cf_exceptionVec_10 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_64 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_exceptionVec_10, dataBuffer_0_cf_exceptionVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_65 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_exceptionVec_10, dataBuffer_1_cf_exceptionVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_66 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_exceptionVec_10, dataBuffer_2_cf_exceptionVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_67 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_exceptionVec_10, dataBuffer_3_cf_exceptionVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_exceptionVec_11 = _dataBuffer_T_cf_exceptionVec_11 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_68 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_exceptionVec_11, dataBuffer_0_cf_exceptionVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_69 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_exceptionVec_11, dataBuffer_1_cf_exceptionVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_70 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_exceptionVec_11, dataBuffer_2_cf_exceptionVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_71 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_exceptionVec_11, dataBuffer_3_cf_exceptionVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_exceptionVec_12 = _dataBuffer_T_cf_exceptionVec_12 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_72 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_exceptionVec_12, dataBuffer_0_cf_exceptionVec_12) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_73 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_exceptionVec_12, dataBuffer_1_cf_exceptionVec_12) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_74 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_exceptionVec_12, dataBuffer_2_cf_exceptionVec_12) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_75 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_exceptionVec_12, dataBuffer_3_cf_exceptionVec_12) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_exceptionVec_13 = _dataBuffer_T_cf_exceptionVec_13 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_76 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_exceptionVec_13, dataBuffer_0_cf_exceptionVec_13) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_77 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_exceptionVec_13, dataBuffer_1_cf_exceptionVec_13) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_78 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_exceptionVec_13, dataBuffer_2_cf_exceptionVec_13) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_79 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_exceptionVec_13, dataBuffer_3_cf_exceptionVec_13) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_exceptionVec_14 = _dataBuffer_T_cf_exceptionVec_14 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_80 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_exceptionVec_14, dataBuffer_0_cf_exceptionVec_14) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_81 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_exceptionVec_14, dataBuffer_1_cf_exceptionVec_14) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_82 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_exceptionVec_14, dataBuffer_2_cf_exceptionVec_14) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_83 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_exceptionVec_14, dataBuffer_3_cf_exceptionVec_14) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_exceptionVec_15 = _dataBuffer_T_cf_exceptionVec_15 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_84 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_exceptionVec_15, dataBuffer_0_cf_exceptionVec_15) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_85 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_exceptionVec_15, dataBuffer_1_cf_exceptionVec_15) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_86 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_exceptionVec_15, dataBuffer_2_cf_exceptionVec_15) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_87 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_exceptionVec_15, dataBuffer_3_cf_exceptionVec_15) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_intrVec_0 = _dataBuffer_T_cf_intrVec_0 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_88 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_intrVec_0, dataBuffer_0_cf_intrVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_89 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_intrVec_0, dataBuffer_1_cf_intrVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_90 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_intrVec_0, dataBuffer_2_cf_intrVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_91 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_intrVec_0, dataBuffer_3_cf_intrVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_intrVec_1 = _dataBuffer_T_cf_intrVec_1 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_92 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_intrVec_1, dataBuffer_0_cf_intrVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_93 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_intrVec_1, dataBuffer_1_cf_intrVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_94 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_intrVec_1, dataBuffer_2_cf_intrVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_95 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_intrVec_1, dataBuffer_3_cf_intrVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_intrVec_2 = _dataBuffer_T_cf_intrVec_2 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_96 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_intrVec_2, dataBuffer_0_cf_intrVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_97 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_intrVec_2, dataBuffer_1_cf_intrVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_98 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_intrVec_2, dataBuffer_2_cf_intrVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_99 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_intrVec_2, dataBuffer_3_cf_intrVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_intrVec_3 = _dataBuffer_T_cf_intrVec_3 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_100 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_intrVec_3, dataBuffer_0_cf_intrVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_101 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_intrVec_3, dataBuffer_1_cf_intrVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_102 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_intrVec_3, dataBuffer_2_cf_intrVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_103 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_intrVec_3, dataBuffer_3_cf_intrVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_intrVec_4 = _dataBuffer_T_cf_intrVec_4 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_104 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_intrVec_4, dataBuffer_0_cf_intrVec_4) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_105 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_intrVec_4, dataBuffer_1_cf_intrVec_4) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_106 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_intrVec_4, dataBuffer_2_cf_intrVec_4) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_107 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_intrVec_4, dataBuffer_3_cf_intrVec_4) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_intrVec_5 = _dataBuffer_T_cf_intrVec_5 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_108 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_intrVec_5, dataBuffer_0_cf_intrVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_109 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_intrVec_5, dataBuffer_1_cf_intrVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_110 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_intrVec_5, dataBuffer_2_cf_intrVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_111 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_intrVec_5, dataBuffer_3_cf_intrVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_intrVec_6 = _dataBuffer_T_cf_intrVec_6 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_112 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_intrVec_6, dataBuffer_0_cf_intrVec_6) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_113 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_intrVec_6, dataBuffer_1_cf_intrVec_6) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_114 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_intrVec_6, dataBuffer_2_cf_intrVec_6) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_115 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_intrVec_6, dataBuffer_3_cf_intrVec_6) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_intrVec_7 = _dataBuffer_T_cf_intrVec_7 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_116 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_intrVec_7, dataBuffer_0_cf_intrVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_117 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_intrVec_7, dataBuffer_1_cf_intrVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_118 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_intrVec_7, dataBuffer_2_cf_intrVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_119 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_intrVec_7, dataBuffer_3_cf_intrVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_intrVec_8 = _dataBuffer_T_cf_intrVec_8 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_120 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_intrVec_8, dataBuffer_0_cf_intrVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_121 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_intrVec_8, dataBuffer_1_cf_intrVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_122 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_intrVec_8, dataBuffer_2_cf_intrVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_123 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_intrVec_8, dataBuffer_3_cf_intrVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_intrVec_9 = _dataBuffer_T_cf_intrVec_9 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_124 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_intrVec_9, dataBuffer_0_cf_intrVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_125 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_intrVec_9, dataBuffer_1_cf_intrVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_126 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_intrVec_9, dataBuffer_2_cf_intrVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_127 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_intrVec_9, dataBuffer_3_cf_intrVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_intrVec_10 = _dataBuffer_T_cf_intrVec_10 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_128 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_intrVec_10, dataBuffer_0_cf_intrVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_129 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_intrVec_10, dataBuffer_1_cf_intrVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_130 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_intrVec_10, dataBuffer_2_cf_intrVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_131 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_intrVec_10, dataBuffer_3_cf_intrVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_intrVec_11 = _dataBuffer_T_cf_intrVec_11 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_132 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_intrVec_11, dataBuffer_0_cf_intrVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_133 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_intrVec_11, dataBuffer_1_cf_intrVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_134 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_intrVec_11, dataBuffer_2_cf_intrVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_135 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_intrVec_11, dataBuffer_3_cf_intrVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_cf_brIdx = _dataBuffer_T_cf_brIdx @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_136 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_brIdx, dataBuffer_0_cf_brIdx) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_137 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_brIdx, dataBuffer_1_cf_brIdx) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_138 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_brIdx, dataBuffer_2_cf_brIdx) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_139 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_brIdx, dataBuffer_3_cf_brIdx) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_T_2_cf_crossPageIPFFix = _dataBuffer_T_cf_crossPageIPFFix @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_144 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_cf_crossPageIPFFix, dataBuffer_0_cf_crossPageIPFFix) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_145 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_cf_crossPageIPFFix, dataBuffer_1_cf_crossPageIPFFix) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_146 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_cf_crossPageIPFFix, dataBuffer_2_cf_crossPageIPFFix) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_147 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_cf_crossPageIPFFix, dataBuffer_3_cf_crossPageIPFFix) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_T_2_ctrl_src1Type = _dataBuffer_T_ctrl_src1Type @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_156 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_ctrl_src1Type, dataBuffer_0_ctrl_src1Type) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_157 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_ctrl_src1Type, dataBuffer_1_ctrl_src1Type) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_158 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_ctrl_src1Type, dataBuffer_2_ctrl_src1Type) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_159 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_ctrl_src1Type, dataBuffer_3_ctrl_src1Type) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_ctrl_src2Type = _dataBuffer_T_ctrl_src2Type @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_160 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_ctrl_src2Type, dataBuffer_0_ctrl_src2Type) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_161 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_ctrl_src2Type, dataBuffer_1_ctrl_src2Type) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_162 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_ctrl_src2Type, dataBuffer_2_ctrl_src2Type) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_163 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_ctrl_src2Type, dataBuffer_3_ctrl_src2Type) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_ctrl_fuType = _dataBuffer_T_ctrl_fuType @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_164 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_ctrl_fuType, dataBuffer_0_ctrl_fuType) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_165 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_ctrl_fuType, dataBuffer_1_ctrl_fuType) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_166 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_ctrl_fuType, dataBuffer_2_ctrl_fuType) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_167 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_ctrl_fuType, dataBuffer_3_ctrl_fuType) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_ctrl_fuOpType = _dataBuffer_T_ctrl_fuOpType @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_168 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_ctrl_fuOpType, dataBuffer_0_ctrl_fuOpType) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_169 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_ctrl_fuOpType, dataBuffer_1_ctrl_fuOpType) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_170 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_ctrl_fuOpType, dataBuffer_2_ctrl_fuOpType) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_171 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_ctrl_fuOpType, dataBuffer_3_ctrl_fuOpType) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_ctrl_rfSrc1 = _dataBuffer_T_ctrl_rfSrc1 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_172 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_ctrl_rfSrc1, dataBuffer_0_ctrl_rfSrc1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_173 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_ctrl_rfSrc1, dataBuffer_1_ctrl_rfSrc1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_174 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_ctrl_rfSrc1, dataBuffer_2_ctrl_rfSrc1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_175 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_ctrl_rfSrc1, dataBuffer_3_ctrl_rfSrc1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_ctrl_rfSrc2 = _dataBuffer_T_ctrl_rfSrc2 @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_176 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_ctrl_rfSrc2, dataBuffer_0_ctrl_rfSrc2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_177 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_ctrl_rfSrc2, dataBuffer_1_ctrl_rfSrc2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_178 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_ctrl_rfSrc2, dataBuffer_2_ctrl_rfSrc2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_179 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_ctrl_rfSrc2, dataBuffer_3_ctrl_rfSrc2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_ctrl_rfWen = _dataBuffer_T_ctrl_rfWen @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_180 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_ctrl_rfWen, dataBuffer_0_ctrl_rfWen) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_181 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_ctrl_rfWen, dataBuffer_1_ctrl_rfWen) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_182 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_ctrl_rfWen, dataBuffer_2_ctrl_rfWen) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_183 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_ctrl_rfWen, dataBuffer_3_ctrl_rfWen) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_ctrl_rfDest = _dataBuffer_T_ctrl_rfDest @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_184 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_ctrl_rfDest, dataBuffer_0_ctrl_rfDest) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_185 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_ctrl_rfDest, dataBuffer_1_ctrl_rfDest) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_186 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_ctrl_rfDest, dataBuffer_2_ctrl_rfDest) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_187 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_ctrl_rfDest, dataBuffer_3_ctrl_rfDest) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _dataBuffer_T_2_ctrl_isNutCoreTrap = _dataBuffer_T_ctrl_isNutCoreTrap @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_188 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_ctrl_isNutCoreTrap, dataBuffer_0_ctrl_isNutCoreTrap) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_189 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_ctrl_isNutCoreTrap, dataBuffer_1_ctrl_isNutCoreTrap) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_190 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_ctrl_isNutCoreTrap, dataBuffer_2_ctrl_isNutCoreTrap) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_191 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_ctrl_isNutCoreTrap, dataBuffer_3_ctrl_isNutCoreTrap) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_T_2_data_imm = _dataBuffer_T_data_imm @[src/main/scala/utils/PipelineVector.scala 45:{63,63}]
    node _GEN_216 = mux(eq(UInt<1>("h0"), _T_2), _dataBuffer_T_2_data_imm, dataBuffer_0_data_imm) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_217 = mux(eq(UInt<1>("h1"), _T_2), _dataBuffer_T_2_data_imm, dataBuffer_1_data_imm) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_218 = mux(eq(UInt<2>("h2"), _T_2), _dataBuffer_T_2_data_imm, dataBuffer_2_data_imm) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_219 = mux(eq(UInt<2>("h3"), _T_2), _dataBuffer_T_2_data_imm, dataBuffer_3_data_imm) @[src/main/scala/utils/PipelineVector.scala 29:29 45:{63,63}]
    node _GEN_220 = mux(enqueueFire_0, _GEN_0, dataBuffer_0_cf_instr) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_221 = mux(enqueueFire_0, _GEN_1, dataBuffer_1_cf_instr) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_222 = mux(enqueueFire_0, _GEN_2, dataBuffer_2_cf_instr) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_223 = mux(enqueueFire_0, _GEN_3, dataBuffer_3_cf_instr) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_224 = mux(enqueueFire_0, _GEN_4, dataBuffer_0_cf_pc) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_225 = mux(enqueueFire_0, _GEN_5, dataBuffer_1_cf_pc) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_226 = mux(enqueueFire_0, _GEN_6, dataBuffer_2_cf_pc) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_227 = mux(enqueueFire_0, _GEN_7, dataBuffer_3_cf_pc) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_228 = mux(enqueueFire_0, _GEN_8, dataBuffer_0_cf_pnpc) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_229 = mux(enqueueFire_0, _GEN_9, dataBuffer_1_cf_pnpc) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_230 = mux(enqueueFire_0, _GEN_10, dataBuffer_2_cf_pnpc) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_231 = mux(enqueueFire_0, _GEN_11, dataBuffer_3_cf_pnpc) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_244 = mux(enqueueFire_0, _GEN_24, dataBuffer_0_cf_exceptionVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_245 = mux(enqueueFire_0, _GEN_25, dataBuffer_1_cf_exceptionVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_246 = mux(enqueueFire_0, _GEN_26, dataBuffer_2_cf_exceptionVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_247 = mux(enqueueFire_0, _GEN_27, dataBuffer_3_cf_exceptionVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_248 = mux(enqueueFire_0, _GEN_28, dataBuffer_0_cf_exceptionVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_249 = mux(enqueueFire_0, _GEN_29, dataBuffer_1_cf_exceptionVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_250 = mux(enqueueFire_0, _GEN_30, dataBuffer_2_cf_exceptionVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_251 = mux(enqueueFire_0, _GEN_31, dataBuffer_3_cf_exceptionVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_252 = mux(enqueueFire_0, _GEN_32, dataBuffer_0_cf_exceptionVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_253 = mux(enqueueFire_0, _GEN_33, dataBuffer_1_cf_exceptionVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_254 = mux(enqueueFire_0, _GEN_34, dataBuffer_2_cf_exceptionVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_255 = mux(enqueueFire_0, _GEN_35, dataBuffer_3_cf_exceptionVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_256 = mux(enqueueFire_0, _GEN_36, dataBuffer_0_cf_exceptionVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_257 = mux(enqueueFire_0, _GEN_37, dataBuffer_1_cf_exceptionVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_258 = mux(enqueueFire_0, _GEN_38, dataBuffer_2_cf_exceptionVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_259 = mux(enqueueFire_0, _GEN_39, dataBuffer_3_cf_exceptionVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    skip
    skip
    skip
    skip
    node _GEN_264 = mux(enqueueFire_0, _GEN_44, dataBuffer_0_cf_exceptionVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_265 = mux(enqueueFire_0, _GEN_45, dataBuffer_1_cf_exceptionVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_266 = mux(enqueueFire_0, _GEN_46, dataBuffer_2_cf_exceptionVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_267 = mux(enqueueFire_0, _GEN_47, dataBuffer_3_cf_exceptionVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    skip
    skip
    skip
    skip
    node _GEN_272 = mux(enqueueFire_0, _GEN_52, dataBuffer_0_cf_exceptionVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_273 = mux(enqueueFire_0, _GEN_53, dataBuffer_1_cf_exceptionVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_274 = mux(enqueueFire_0, _GEN_54, dataBuffer_2_cf_exceptionVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_275 = mux(enqueueFire_0, _GEN_55, dataBuffer_3_cf_exceptionVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_276 = mux(enqueueFire_0, _GEN_56, dataBuffer_0_cf_exceptionVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_277 = mux(enqueueFire_0, _GEN_57, dataBuffer_1_cf_exceptionVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_278 = mux(enqueueFire_0, _GEN_58, dataBuffer_2_cf_exceptionVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_279 = mux(enqueueFire_0, _GEN_59, dataBuffer_3_cf_exceptionVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_280 = mux(enqueueFire_0, _GEN_60, dataBuffer_0_cf_exceptionVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_281 = mux(enqueueFire_0, _GEN_61, dataBuffer_1_cf_exceptionVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_282 = mux(enqueueFire_0, _GEN_62, dataBuffer_2_cf_exceptionVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_283 = mux(enqueueFire_0, _GEN_63, dataBuffer_3_cf_exceptionVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_284 = mux(enqueueFire_0, _GEN_64, dataBuffer_0_cf_exceptionVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_285 = mux(enqueueFire_0, _GEN_65, dataBuffer_1_cf_exceptionVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_286 = mux(enqueueFire_0, _GEN_66, dataBuffer_2_cf_exceptionVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_287 = mux(enqueueFire_0, _GEN_67, dataBuffer_3_cf_exceptionVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_288 = mux(enqueueFire_0, _GEN_68, dataBuffer_0_cf_exceptionVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_289 = mux(enqueueFire_0, _GEN_69, dataBuffer_1_cf_exceptionVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_290 = mux(enqueueFire_0, _GEN_70, dataBuffer_2_cf_exceptionVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_291 = mux(enqueueFire_0, _GEN_71, dataBuffer_3_cf_exceptionVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_292 = mux(enqueueFire_0, _GEN_72, dataBuffer_0_cf_exceptionVec_12) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_293 = mux(enqueueFire_0, _GEN_73, dataBuffer_1_cf_exceptionVec_12) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_294 = mux(enqueueFire_0, _GEN_74, dataBuffer_2_cf_exceptionVec_12) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_295 = mux(enqueueFire_0, _GEN_75, dataBuffer_3_cf_exceptionVec_12) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_296 = mux(enqueueFire_0, _GEN_76, dataBuffer_0_cf_exceptionVec_13) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_297 = mux(enqueueFire_0, _GEN_77, dataBuffer_1_cf_exceptionVec_13) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_298 = mux(enqueueFire_0, _GEN_78, dataBuffer_2_cf_exceptionVec_13) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_299 = mux(enqueueFire_0, _GEN_79, dataBuffer_3_cf_exceptionVec_13) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_300 = mux(enqueueFire_0, _GEN_80, dataBuffer_0_cf_exceptionVec_14) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_301 = mux(enqueueFire_0, _GEN_81, dataBuffer_1_cf_exceptionVec_14) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_302 = mux(enqueueFire_0, _GEN_82, dataBuffer_2_cf_exceptionVec_14) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_303 = mux(enqueueFire_0, _GEN_83, dataBuffer_3_cf_exceptionVec_14) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_304 = mux(enqueueFire_0, _GEN_84, dataBuffer_0_cf_exceptionVec_15) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_305 = mux(enqueueFire_0, _GEN_85, dataBuffer_1_cf_exceptionVec_15) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_306 = mux(enqueueFire_0, _GEN_86, dataBuffer_2_cf_exceptionVec_15) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_307 = mux(enqueueFire_0, _GEN_87, dataBuffer_3_cf_exceptionVec_15) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_308 = mux(enqueueFire_0, _GEN_88, dataBuffer_0_cf_intrVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_309 = mux(enqueueFire_0, _GEN_89, dataBuffer_1_cf_intrVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_310 = mux(enqueueFire_0, _GEN_90, dataBuffer_2_cf_intrVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_311 = mux(enqueueFire_0, _GEN_91, dataBuffer_3_cf_intrVec_0) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_312 = mux(enqueueFire_0, _GEN_92, dataBuffer_0_cf_intrVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_313 = mux(enqueueFire_0, _GEN_93, dataBuffer_1_cf_intrVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_314 = mux(enqueueFire_0, _GEN_94, dataBuffer_2_cf_intrVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_315 = mux(enqueueFire_0, _GEN_95, dataBuffer_3_cf_intrVec_1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_316 = mux(enqueueFire_0, _GEN_96, dataBuffer_0_cf_intrVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_317 = mux(enqueueFire_0, _GEN_97, dataBuffer_1_cf_intrVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_318 = mux(enqueueFire_0, _GEN_98, dataBuffer_2_cf_intrVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_319 = mux(enqueueFire_0, _GEN_99, dataBuffer_3_cf_intrVec_2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_320 = mux(enqueueFire_0, _GEN_100, dataBuffer_0_cf_intrVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_321 = mux(enqueueFire_0, _GEN_101, dataBuffer_1_cf_intrVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_322 = mux(enqueueFire_0, _GEN_102, dataBuffer_2_cf_intrVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_323 = mux(enqueueFire_0, _GEN_103, dataBuffer_3_cf_intrVec_3) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_324 = mux(enqueueFire_0, _GEN_104, dataBuffer_0_cf_intrVec_4) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_325 = mux(enqueueFire_0, _GEN_105, dataBuffer_1_cf_intrVec_4) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_326 = mux(enqueueFire_0, _GEN_106, dataBuffer_2_cf_intrVec_4) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_327 = mux(enqueueFire_0, _GEN_107, dataBuffer_3_cf_intrVec_4) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_328 = mux(enqueueFire_0, _GEN_108, dataBuffer_0_cf_intrVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_329 = mux(enqueueFire_0, _GEN_109, dataBuffer_1_cf_intrVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_330 = mux(enqueueFire_0, _GEN_110, dataBuffer_2_cf_intrVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_331 = mux(enqueueFire_0, _GEN_111, dataBuffer_3_cf_intrVec_5) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_332 = mux(enqueueFire_0, _GEN_112, dataBuffer_0_cf_intrVec_6) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_333 = mux(enqueueFire_0, _GEN_113, dataBuffer_1_cf_intrVec_6) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_334 = mux(enqueueFire_0, _GEN_114, dataBuffer_2_cf_intrVec_6) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_335 = mux(enqueueFire_0, _GEN_115, dataBuffer_3_cf_intrVec_6) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_336 = mux(enqueueFire_0, _GEN_116, dataBuffer_0_cf_intrVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_337 = mux(enqueueFire_0, _GEN_117, dataBuffer_1_cf_intrVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_338 = mux(enqueueFire_0, _GEN_118, dataBuffer_2_cf_intrVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_339 = mux(enqueueFire_0, _GEN_119, dataBuffer_3_cf_intrVec_7) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_340 = mux(enqueueFire_0, _GEN_120, dataBuffer_0_cf_intrVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_341 = mux(enqueueFire_0, _GEN_121, dataBuffer_1_cf_intrVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_342 = mux(enqueueFire_0, _GEN_122, dataBuffer_2_cf_intrVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_343 = mux(enqueueFire_0, _GEN_123, dataBuffer_3_cf_intrVec_8) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_344 = mux(enqueueFire_0, _GEN_124, dataBuffer_0_cf_intrVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_345 = mux(enqueueFire_0, _GEN_125, dataBuffer_1_cf_intrVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_346 = mux(enqueueFire_0, _GEN_126, dataBuffer_2_cf_intrVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_347 = mux(enqueueFire_0, _GEN_127, dataBuffer_3_cf_intrVec_9) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_348 = mux(enqueueFire_0, _GEN_128, dataBuffer_0_cf_intrVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_349 = mux(enqueueFire_0, _GEN_129, dataBuffer_1_cf_intrVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_350 = mux(enqueueFire_0, _GEN_130, dataBuffer_2_cf_intrVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_351 = mux(enqueueFire_0, _GEN_131, dataBuffer_3_cf_intrVec_10) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_352 = mux(enqueueFire_0, _GEN_132, dataBuffer_0_cf_intrVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_353 = mux(enqueueFire_0, _GEN_133, dataBuffer_1_cf_intrVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_354 = mux(enqueueFire_0, _GEN_134, dataBuffer_2_cf_intrVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_355 = mux(enqueueFire_0, _GEN_135, dataBuffer_3_cf_intrVec_11) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_356 = mux(enqueueFire_0, _GEN_136, dataBuffer_0_cf_brIdx) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_357 = mux(enqueueFire_0, _GEN_137, dataBuffer_1_cf_brIdx) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_358 = mux(enqueueFire_0, _GEN_138, dataBuffer_2_cf_brIdx) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_359 = mux(enqueueFire_0, _GEN_139, dataBuffer_3_cf_brIdx) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    skip
    skip
    skip
    skip
    node _GEN_364 = mux(enqueueFire_0, _GEN_144, dataBuffer_0_cf_crossPageIPFFix) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_365 = mux(enqueueFire_0, _GEN_145, dataBuffer_1_cf_crossPageIPFFix) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_366 = mux(enqueueFire_0, _GEN_146, dataBuffer_2_cf_crossPageIPFFix) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_367 = mux(enqueueFire_0, _GEN_147, dataBuffer_3_cf_crossPageIPFFix) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_376 = mux(enqueueFire_0, _GEN_156, dataBuffer_0_ctrl_src1Type) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_377 = mux(enqueueFire_0, _GEN_157, dataBuffer_1_ctrl_src1Type) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_378 = mux(enqueueFire_0, _GEN_158, dataBuffer_2_ctrl_src1Type) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_379 = mux(enqueueFire_0, _GEN_159, dataBuffer_3_ctrl_src1Type) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_380 = mux(enqueueFire_0, _GEN_160, dataBuffer_0_ctrl_src2Type) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_381 = mux(enqueueFire_0, _GEN_161, dataBuffer_1_ctrl_src2Type) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_382 = mux(enqueueFire_0, _GEN_162, dataBuffer_2_ctrl_src2Type) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_383 = mux(enqueueFire_0, _GEN_163, dataBuffer_3_ctrl_src2Type) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_384 = mux(enqueueFire_0, _GEN_164, dataBuffer_0_ctrl_fuType) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_385 = mux(enqueueFire_0, _GEN_165, dataBuffer_1_ctrl_fuType) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_386 = mux(enqueueFire_0, _GEN_166, dataBuffer_2_ctrl_fuType) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_387 = mux(enqueueFire_0, _GEN_167, dataBuffer_3_ctrl_fuType) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_388 = mux(enqueueFire_0, _GEN_168, dataBuffer_0_ctrl_fuOpType) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_389 = mux(enqueueFire_0, _GEN_169, dataBuffer_1_ctrl_fuOpType) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_390 = mux(enqueueFire_0, _GEN_170, dataBuffer_2_ctrl_fuOpType) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_391 = mux(enqueueFire_0, _GEN_171, dataBuffer_3_ctrl_fuOpType) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_392 = mux(enqueueFire_0, _GEN_172, dataBuffer_0_ctrl_rfSrc1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_393 = mux(enqueueFire_0, _GEN_173, dataBuffer_1_ctrl_rfSrc1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_394 = mux(enqueueFire_0, _GEN_174, dataBuffer_2_ctrl_rfSrc1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_395 = mux(enqueueFire_0, _GEN_175, dataBuffer_3_ctrl_rfSrc1) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_396 = mux(enqueueFire_0, _GEN_176, dataBuffer_0_ctrl_rfSrc2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_397 = mux(enqueueFire_0, _GEN_177, dataBuffer_1_ctrl_rfSrc2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_398 = mux(enqueueFire_0, _GEN_178, dataBuffer_2_ctrl_rfSrc2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_399 = mux(enqueueFire_0, _GEN_179, dataBuffer_3_ctrl_rfSrc2) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_400 = mux(enqueueFire_0, _GEN_180, dataBuffer_0_ctrl_rfWen) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_401 = mux(enqueueFire_0, _GEN_181, dataBuffer_1_ctrl_rfWen) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_402 = mux(enqueueFire_0, _GEN_182, dataBuffer_2_ctrl_rfWen) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_403 = mux(enqueueFire_0, _GEN_183, dataBuffer_3_ctrl_rfWen) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_404 = mux(enqueueFire_0, _GEN_184, dataBuffer_0_ctrl_rfDest) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_405 = mux(enqueueFire_0, _GEN_185, dataBuffer_1_ctrl_rfDest) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_406 = mux(enqueueFire_0, _GEN_186, dataBuffer_2_ctrl_rfDest) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_407 = mux(enqueueFire_0, _GEN_187, dataBuffer_3_ctrl_rfDest) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_408 = mux(enqueueFire_0, _GEN_188, dataBuffer_0_ctrl_isNutCoreTrap) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_409 = mux(enqueueFire_0, _GEN_189, dataBuffer_1_ctrl_isNutCoreTrap) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_410 = mux(enqueueFire_0, _GEN_190, dataBuffer_2_ctrl_isNutCoreTrap) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_411 = mux(enqueueFire_0, _GEN_191, dataBuffer_3_ctrl_isNutCoreTrap) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_436 = mux(enqueueFire_0, _GEN_216, dataBuffer_0_data_imm) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_437 = mux(enqueueFire_0, _GEN_217, dataBuffer_1_data_imm) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_438 = mux(enqueueFire_0, _GEN_218, dataBuffer_2_data_imm) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _GEN_439 = mux(enqueueFire_0, _GEN_219, dataBuffer_3_data_imm) @[src/main/scala/utils/PipelineVector.scala 29:29 45:29]
    node _T_3 = add(UInt<1>("h1"), ringBufferHead) @[src/main/scala/utils/PipelineVector.scala 46:45]
    node _T_4 = tail(_T_3, 1) @[src/main/scala/utils/PipelineVector.scala 46:45]
    node _dataBuffer_T_4_cf_instr = frontend.io_out_1_bits_cf_instr @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_440 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_instr, _GEN_220) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_441 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_instr, _GEN_221) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_442 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_instr, _GEN_222) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_443 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_instr, _GEN_223) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_pc = frontend.io_out_1_bits_cf_pc @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_444 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_pc, _GEN_224) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_445 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_pc, _GEN_225) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_446 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_pc, _GEN_226) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_447 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_pc, _GEN_227) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_pnpc = frontend.io_out_1_bits_cf_pnpc @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_448 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_pnpc, _GEN_228) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_449 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_pnpc, _GEN_229) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_450 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_pnpc, _GEN_230) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_451 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_pnpc, _GEN_231) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_T_4_cf_exceptionVec_0 = frontend.io_out_1_bits_cf_exceptionVec_0 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_464 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_exceptionVec_0, _GEN_244) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_465 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_exceptionVec_0, _GEN_245) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_466 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_exceptionVec_0, _GEN_246) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_467 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_exceptionVec_0, _GEN_247) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_exceptionVec_1 = frontend.io_out_1_bits_cf_exceptionVec_1 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_468 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_exceptionVec_1, _GEN_248) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_469 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_exceptionVec_1, _GEN_249) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_470 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_exceptionVec_1, _GEN_250) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_471 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_exceptionVec_1, _GEN_251) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_exceptionVec_2 = frontend.io_out_1_bits_cf_exceptionVec_2 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_472 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_exceptionVec_2, _GEN_252) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_473 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_exceptionVec_2, _GEN_253) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_474 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_exceptionVec_2, _GEN_254) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_475 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_exceptionVec_2, _GEN_255) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_exceptionVec_3 = frontend.io_out_1_bits_cf_exceptionVec_3 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_476 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_exceptionVec_3, _GEN_256) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_477 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_exceptionVec_3, _GEN_257) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_478 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_exceptionVec_3, _GEN_258) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_479 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_exceptionVec_3, _GEN_259) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_T_4_cf_exceptionVec_5 = frontend.io_out_1_bits_cf_exceptionVec_5 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_484 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_exceptionVec_5, _GEN_264) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_485 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_exceptionVec_5, _GEN_265) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_486 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_exceptionVec_5, _GEN_266) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_487 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_exceptionVec_5, _GEN_267) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_T_4_cf_exceptionVec_7 = frontend.io_out_1_bits_cf_exceptionVec_7 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_492 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_exceptionVec_7, _GEN_272) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_493 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_exceptionVec_7, _GEN_273) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_494 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_exceptionVec_7, _GEN_274) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_495 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_exceptionVec_7, _GEN_275) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_exceptionVec_8 = frontend.io_out_1_bits_cf_exceptionVec_8 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_496 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_exceptionVec_8, _GEN_276) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_497 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_exceptionVec_8, _GEN_277) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_498 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_exceptionVec_8, _GEN_278) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_499 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_exceptionVec_8, _GEN_279) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_exceptionVec_9 = frontend.io_out_1_bits_cf_exceptionVec_9 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_500 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_exceptionVec_9, _GEN_280) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_501 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_exceptionVec_9, _GEN_281) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_502 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_exceptionVec_9, _GEN_282) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_503 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_exceptionVec_9, _GEN_283) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_exceptionVec_10 = frontend.io_out_1_bits_cf_exceptionVec_10 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_504 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_exceptionVec_10, _GEN_284) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_505 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_exceptionVec_10, _GEN_285) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_506 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_exceptionVec_10, _GEN_286) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_507 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_exceptionVec_10, _GEN_287) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_exceptionVec_11 = frontend.io_out_1_bits_cf_exceptionVec_11 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_508 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_exceptionVec_11, _GEN_288) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_509 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_exceptionVec_11, _GEN_289) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_510 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_exceptionVec_11, _GEN_290) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_511 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_exceptionVec_11, _GEN_291) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_exceptionVec_12 = frontend.io_out_1_bits_cf_exceptionVec_12 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_512 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_exceptionVec_12, _GEN_292) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_513 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_exceptionVec_12, _GEN_293) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_514 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_exceptionVec_12, _GEN_294) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_515 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_exceptionVec_12, _GEN_295) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_exceptionVec_13 = frontend.io_out_1_bits_cf_exceptionVec_13 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_516 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_exceptionVec_13, _GEN_296) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_517 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_exceptionVec_13, _GEN_297) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_518 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_exceptionVec_13, _GEN_298) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_519 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_exceptionVec_13, _GEN_299) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_exceptionVec_14 = frontend.io_out_1_bits_cf_exceptionVec_14 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_520 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_exceptionVec_14, _GEN_300) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_521 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_exceptionVec_14, _GEN_301) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_522 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_exceptionVec_14, _GEN_302) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_523 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_exceptionVec_14, _GEN_303) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_exceptionVec_15 = frontend.io_out_1_bits_cf_exceptionVec_15 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_524 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_exceptionVec_15, _GEN_304) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_525 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_exceptionVec_15, _GEN_305) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_526 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_exceptionVec_15, _GEN_306) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_527 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_exceptionVec_15, _GEN_307) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_intrVec_0 = frontend.io_out_1_bits_cf_intrVec_0 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_528 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_intrVec_0, _GEN_308) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_529 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_intrVec_0, _GEN_309) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_530 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_intrVec_0, _GEN_310) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_531 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_intrVec_0, _GEN_311) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_intrVec_1 = frontend.io_out_1_bits_cf_intrVec_1 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_532 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_intrVec_1, _GEN_312) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_533 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_intrVec_1, _GEN_313) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_534 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_intrVec_1, _GEN_314) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_535 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_intrVec_1, _GEN_315) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_intrVec_2 = frontend.io_out_1_bits_cf_intrVec_2 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_536 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_intrVec_2, _GEN_316) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_537 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_intrVec_2, _GEN_317) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_538 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_intrVec_2, _GEN_318) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_539 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_intrVec_2, _GEN_319) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_intrVec_3 = frontend.io_out_1_bits_cf_intrVec_3 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_540 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_intrVec_3, _GEN_320) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_541 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_intrVec_3, _GEN_321) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_542 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_intrVec_3, _GEN_322) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_543 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_intrVec_3, _GEN_323) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_intrVec_4 = frontend.io_out_1_bits_cf_intrVec_4 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_544 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_intrVec_4, _GEN_324) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_545 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_intrVec_4, _GEN_325) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_546 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_intrVec_4, _GEN_326) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_547 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_intrVec_4, _GEN_327) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_intrVec_5 = frontend.io_out_1_bits_cf_intrVec_5 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_548 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_intrVec_5, _GEN_328) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_549 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_intrVec_5, _GEN_329) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_550 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_intrVec_5, _GEN_330) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_551 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_intrVec_5, _GEN_331) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_intrVec_6 = frontend.io_out_1_bits_cf_intrVec_6 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_552 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_intrVec_6, _GEN_332) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_553 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_intrVec_6, _GEN_333) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_554 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_intrVec_6, _GEN_334) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_555 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_intrVec_6, _GEN_335) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_intrVec_7 = frontend.io_out_1_bits_cf_intrVec_7 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_556 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_intrVec_7, _GEN_336) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_557 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_intrVec_7, _GEN_337) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_558 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_intrVec_7, _GEN_338) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_559 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_intrVec_7, _GEN_339) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_intrVec_8 = frontend.io_out_1_bits_cf_intrVec_8 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_560 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_intrVec_8, _GEN_340) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_561 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_intrVec_8, _GEN_341) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_562 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_intrVec_8, _GEN_342) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_563 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_intrVec_8, _GEN_343) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_intrVec_9 = frontend.io_out_1_bits_cf_intrVec_9 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_564 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_intrVec_9, _GEN_344) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_565 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_intrVec_9, _GEN_345) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_566 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_intrVec_9, _GEN_346) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_567 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_intrVec_9, _GEN_347) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_intrVec_10 = frontend.io_out_1_bits_cf_intrVec_10 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_568 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_intrVec_10, _GEN_348) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_569 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_intrVec_10, _GEN_349) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_570 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_intrVec_10, _GEN_350) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_571 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_intrVec_10, _GEN_351) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_intrVec_11 = frontend.io_out_1_bits_cf_intrVec_11 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_572 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_intrVec_11, _GEN_352) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_573 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_intrVec_11, _GEN_353) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_574 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_intrVec_11, _GEN_354) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_575 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_intrVec_11, _GEN_355) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_cf_brIdx = frontend.io_out_1_bits_cf_brIdx @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_576 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_brIdx, _GEN_356) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_577 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_brIdx, _GEN_357) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_578 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_brIdx, _GEN_358) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_579 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_brIdx, _GEN_359) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_T_4_cf_crossPageIPFFix = frontend.io_out_1_bits_cf_crossPageIPFFix @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_584 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_cf_crossPageIPFFix, _GEN_364) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_585 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_cf_crossPageIPFFix, _GEN_365) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_586 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_cf_crossPageIPFFix, _GEN_366) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_587 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_cf_crossPageIPFFix, _GEN_367) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_T_4_ctrl_src1Type = frontend.io_out_1_bits_ctrl_src1Type @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_596 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_ctrl_src1Type, _GEN_376) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_597 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_ctrl_src1Type, _GEN_377) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_598 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_ctrl_src1Type, _GEN_378) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_599 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_ctrl_src1Type, _GEN_379) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_ctrl_src2Type = frontend.io_out_1_bits_ctrl_src2Type @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_600 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_ctrl_src2Type, _GEN_380) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_601 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_ctrl_src2Type, _GEN_381) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_602 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_ctrl_src2Type, _GEN_382) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_603 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_ctrl_src2Type, _GEN_383) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_ctrl_fuType = frontend.io_out_1_bits_ctrl_fuType @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_604 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_ctrl_fuType, _GEN_384) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_605 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_ctrl_fuType, _GEN_385) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_606 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_ctrl_fuType, _GEN_386) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_607 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_ctrl_fuType, _GEN_387) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_ctrl_fuOpType = frontend.io_out_1_bits_ctrl_fuOpType @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_608 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_ctrl_fuOpType, _GEN_388) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_609 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_ctrl_fuOpType, _GEN_389) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_610 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_ctrl_fuOpType, _GEN_390) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_611 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_ctrl_fuOpType, _GEN_391) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_ctrl_rfSrc1 = frontend.io_out_1_bits_ctrl_rfSrc1 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_612 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_ctrl_rfSrc1, _GEN_392) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_613 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_ctrl_rfSrc1, _GEN_393) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_614 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_ctrl_rfSrc1, _GEN_394) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_615 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_ctrl_rfSrc1, _GEN_395) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_ctrl_rfSrc2 = frontend.io_out_1_bits_ctrl_rfSrc2 @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_616 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_ctrl_rfSrc2, _GEN_396) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_617 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_ctrl_rfSrc2, _GEN_397) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_618 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_ctrl_rfSrc2, _GEN_398) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_619 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_ctrl_rfSrc2, _GEN_399) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_ctrl_rfWen = frontend.io_out_1_bits_ctrl_rfWen @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_620 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_ctrl_rfWen, _GEN_400) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_621 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_ctrl_rfWen, _GEN_401) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_622 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_ctrl_rfWen, _GEN_402) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_623 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_ctrl_rfWen, _GEN_403) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_ctrl_rfDest = frontend.io_out_1_bits_ctrl_rfDest @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_624 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_ctrl_rfDest, _GEN_404) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_625 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_ctrl_rfDest, _GEN_405) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_626 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_ctrl_rfDest, _GEN_406) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_627 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_ctrl_rfDest, _GEN_407) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _dataBuffer_T_4_ctrl_isNutCoreTrap = frontend.io_out_1_bits_ctrl_isNutCoreTrap @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_628 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_ctrl_isNutCoreTrap, _GEN_408) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_629 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_ctrl_isNutCoreTrap, _GEN_409) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_630 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_ctrl_isNutCoreTrap, _GEN_410) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_631 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_ctrl_isNutCoreTrap, _GEN_411) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_T_4_data_imm = frontend.io_out_1_bits_data_imm @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_656 = mux(eq(UInt<1>("h0"), _T_4), _dataBuffer_T_4_data_imm, _GEN_436) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_657 = mux(eq(UInt<1>("h1"), _T_4), _dataBuffer_T_4_data_imm, _GEN_437) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_658 = mux(eq(UInt<2>("h2"), _T_4), _dataBuffer_T_4_data_imm, _GEN_438) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_659 = mux(eq(UInt<2>("h3"), _T_4), _dataBuffer_T_4_data_imm, _GEN_439) @[src/main/scala/utils/PipelineVector.scala 46:{63,63}]
    node _GEN_660 = mux(enqueueFire_1, _GEN_440, _GEN_220) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_661 = mux(enqueueFire_1, _GEN_441, _GEN_221) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_662 = mux(enqueueFire_1, _GEN_442, _GEN_222) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_663 = mux(enqueueFire_1, _GEN_443, _GEN_223) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_664 = mux(enqueueFire_1, _GEN_444, _GEN_224) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_665 = mux(enqueueFire_1, _GEN_445, _GEN_225) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_666 = mux(enqueueFire_1, _GEN_446, _GEN_226) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_667 = mux(enqueueFire_1, _GEN_447, _GEN_227) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_668 = mux(enqueueFire_1, _GEN_448, _GEN_228) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_669 = mux(enqueueFire_1, _GEN_449, _GEN_229) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_670 = mux(enqueueFire_1, _GEN_450, _GEN_230) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_671 = mux(enqueueFire_1, _GEN_451, _GEN_231) @[src/main/scala/utils/PipelineVector.scala 46:29]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_684 = mux(enqueueFire_1, _GEN_464, _GEN_244) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_685 = mux(enqueueFire_1, _GEN_465, _GEN_245) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_686 = mux(enqueueFire_1, _GEN_466, _GEN_246) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_687 = mux(enqueueFire_1, _GEN_467, _GEN_247) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_688 = mux(enqueueFire_1, _GEN_468, _GEN_248) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_689 = mux(enqueueFire_1, _GEN_469, _GEN_249) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_690 = mux(enqueueFire_1, _GEN_470, _GEN_250) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_691 = mux(enqueueFire_1, _GEN_471, _GEN_251) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_692 = mux(enqueueFire_1, _GEN_472, _GEN_252) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_693 = mux(enqueueFire_1, _GEN_473, _GEN_253) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_694 = mux(enqueueFire_1, _GEN_474, _GEN_254) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_695 = mux(enqueueFire_1, _GEN_475, _GEN_255) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_696 = mux(enqueueFire_1, _GEN_476, _GEN_256) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_697 = mux(enqueueFire_1, _GEN_477, _GEN_257) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_698 = mux(enqueueFire_1, _GEN_478, _GEN_258) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_699 = mux(enqueueFire_1, _GEN_479, _GEN_259) @[src/main/scala/utils/PipelineVector.scala 46:29]
    skip
    skip
    skip
    skip
    node _GEN_704 = mux(enqueueFire_1, _GEN_484, _GEN_264) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_705 = mux(enqueueFire_1, _GEN_485, _GEN_265) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_706 = mux(enqueueFire_1, _GEN_486, _GEN_266) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_707 = mux(enqueueFire_1, _GEN_487, _GEN_267) @[src/main/scala/utils/PipelineVector.scala 46:29]
    skip
    skip
    skip
    skip
    node _GEN_712 = mux(enqueueFire_1, _GEN_492, _GEN_272) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_713 = mux(enqueueFire_1, _GEN_493, _GEN_273) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_714 = mux(enqueueFire_1, _GEN_494, _GEN_274) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_715 = mux(enqueueFire_1, _GEN_495, _GEN_275) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_716 = mux(enqueueFire_1, _GEN_496, _GEN_276) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_717 = mux(enqueueFire_1, _GEN_497, _GEN_277) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_718 = mux(enqueueFire_1, _GEN_498, _GEN_278) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_719 = mux(enqueueFire_1, _GEN_499, _GEN_279) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_720 = mux(enqueueFire_1, _GEN_500, _GEN_280) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_721 = mux(enqueueFire_1, _GEN_501, _GEN_281) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_722 = mux(enqueueFire_1, _GEN_502, _GEN_282) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_723 = mux(enqueueFire_1, _GEN_503, _GEN_283) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_724 = mux(enqueueFire_1, _GEN_504, _GEN_284) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_725 = mux(enqueueFire_1, _GEN_505, _GEN_285) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_726 = mux(enqueueFire_1, _GEN_506, _GEN_286) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_727 = mux(enqueueFire_1, _GEN_507, _GEN_287) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_728 = mux(enqueueFire_1, _GEN_508, _GEN_288) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_729 = mux(enqueueFire_1, _GEN_509, _GEN_289) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_730 = mux(enqueueFire_1, _GEN_510, _GEN_290) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_731 = mux(enqueueFire_1, _GEN_511, _GEN_291) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_732 = mux(enqueueFire_1, _GEN_512, _GEN_292) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_733 = mux(enqueueFire_1, _GEN_513, _GEN_293) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_734 = mux(enqueueFire_1, _GEN_514, _GEN_294) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_735 = mux(enqueueFire_1, _GEN_515, _GEN_295) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_736 = mux(enqueueFire_1, _GEN_516, _GEN_296) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_737 = mux(enqueueFire_1, _GEN_517, _GEN_297) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_738 = mux(enqueueFire_1, _GEN_518, _GEN_298) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_739 = mux(enqueueFire_1, _GEN_519, _GEN_299) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_740 = mux(enqueueFire_1, _GEN_520, _GEN_300) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_741 = mux(enqueueFire_1, _GEN_521, _GEN_301) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_742 = mux(enqueueFire_1, _GEN_522, _GEN_302) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_743 = mux(enqueueFire_1, _GEN_523, _GEN_303) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_744 = mux(enqueueFire_1, _GEN_524, _GEN_304) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_745 = mux(enqueueFire_1, _GEN_525, _GEN_305) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_746 = mux(enqueueFire_1, _GEN_526, _GEN_306) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_747 = mux(enqueueFire_1, _GEN_527, _GEN_307) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_748 = mux(enqueueFire_1, _GEN_528, _GEN_308) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_749 = mux(enqueueFire_1, _GEN_529, _GEN_309) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_750 = mux(enqueueFire_1, _GEN_530, _GEN_310) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_751 = mux(enqueueFire_1, _GEN_531, _GEN_311) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_752 = mux(enqueueFire_1, _GEN_532, _GEN_312) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_753 = mux(enqueueFire_1, _GEN_533, _GEN_313) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_754 = mux(enqueueFire_1, _GEN_534, _GEN_314) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_755 = mux(enqueueFire_1, _GEN_535, _GEN_315) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_756 = mux(enqueueFire_1, _GEN_536, _GEN_316) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_757 = mux(enqueueFire_1, _GEN_537, _GEN_317) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_758 = mux(enqueueFire_1, _GEN_538, _GEN_318) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_759 = mux(enqueueFire_1, _GEN_539, _GEN_319) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_760 = mux(enqueueFire_1, _GEN_540, _GEN_320) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_761 = mux(enqueueFire_1, _GEN_541, _GEN_321) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_762 = mux(enqueueFire_1, _GEN_542, _GEN_322) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_763 = mux(enqueueFire_1, _GEN_543, _GEN_323) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_764 = mux(enqueueFire_1, _GEN_544, _GEN_324) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_765 = mux(enqueueFire_1, _GEN_545, _GEN_325) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_766 = mux(enqueueFire_1, _GEN_546, _GEN_326) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_767 = mux(enqueueFire_1, _GEN_547, _GEN_327) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_768 = mux(enqueueFire_1, _GEN_548, _GEN_328) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_769 = mux(enqueueFire_1, _GEN_549, _GEN_329) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_770 = mux(enqueueFire_1, _GEN_550, _GEN_330) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_771 = mux(enqueueFire_1, _GEN_551, _GEN_331) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_772 = mux(enqueueFire_1, _GEN_552, _GEN_332) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_773 = mux(enqueueFire_1, _GEN_553, _GEN_333) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_774 = mux(enqueueFire_1, _GEN_554, _GEN_334) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_775 = mux(enqueueFire_1, _GEN_555, _GEN_335) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_776 = mux(enqueueFire_1, _GEN_556, _GEN_336) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_777 = mux(enqueueFire_1, _GEN_557, _GEN_337) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_778 = mux(enqueueFire_1, _GEN_558, _GEN_338) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_779 = mux(enqueueFire_1, _GEN_559, _GEN_339) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_780 = mux(enqueueFire_1, _GEN_560, _GEN_340) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_781 = mux(enqueueFire_1, _GEN_561, _GEN_341) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_782 = mux(enqueueFire_1, _GEN_562, _GEN_342) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_783 = mux(enqueueFire_1, _GEN_563, _GEN_343) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_784 = mux(enqueueFire_1, _GEN_564, _GEN_344) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_785 = mux(enqueueFire_1, _GEN_565, _GEN_345) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_786 = mux(enqueueFire_1, _GEN_566, _GEN_346) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_787 = mux(enqueueFire_1, _GEN_567, _GEN_347) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_788 = mux(enqueueFire_1, _GEN_568, _GEN_348) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_789 = mux(enqueueFire_1, _GEN_569, _GEN_349) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_790 = mux(enqueueFire_1, _GEN_570, _GEN_350) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_791 = mux(enqueueFire_1, _GEN_571, _GEN_351) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_792 = mux(enqueueFire_1, _GEN_572, _GEN_352) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_793 = mux(enqueueFire_1, _GEN_573, _GEN_353) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_794 = mux(enqueueFire_1, _GEN_574, _GEN_354) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_795 = mux(enqueueFire_1, _GEN_575, _GEN_355) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_796 = mux(enqueueFire_1, _GEN_576, _GEN_356) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_797 = mux(enqueueFire_1, _GEN_577, _GEN_357) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_798 = mux(enqueueFire_1, _GEN_578, _GEN_358) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_799 = mux(enqueueFire_1, _GEN_579, _GEN_359) @[src/main/scala/utils/PipelineVector.scala 46:29]
    skip
    skip
    skip
    skip
    node _GEN_804 = mux(enqueueFire_1, _GEN_584, _GEN_364) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_805 = mux(enqueueFire_1, _GEN_585, _GEN_365) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_806 = mux(enqueueFire_1, _GEN_586, _GEN_366) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_807 = mux(enqueueFire_1, _GEN_587, _GEN_367) @[src/main/scala/utils/PipelineVector.scala 46:29]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_816 = mux(enqueueFire_1, _GEN_596, _GEN_376) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_817 = mux(enqueueFire_1, _GEN_597, _GEN_377) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_818 = mux(enqueueFire_1, _GEN_598, _GEN_378) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_819 = mux(enqueueFire_1, _GEN_599, _GEN_379) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_820 = mux(enqueueFire_1, _GEN_600, _GEN_380) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_821 = mux(enqueueFire_1, _GEN_601, _GEN_381) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_822 = mux(enqueueFire_1, _GEN_602, _GEN_382) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_823 = mux(enqueueFire_1, _GEN_603, _GEN_383) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_824 = mux(enqueueFire_1, _GEN_604, _GEN_384) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_825 = mux(enqueueFire_1, _GEN_605, _GEN_385) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_826 = mux(enqueueFire_1, _GEN_606, _GEN_386) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_827 = mux(enqueueFire_1, _GEN_607, _GEN_387) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_828 = mux(enqueueFire_1, _GEN_608, _GEN_388) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_829 = mux(enqueueFire_1, _GEN_609, _GEN_389) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_830 = mux(enqueueFire_1, _GEN_610, _GEN_390) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_831 = mux(enqueueFire_1, _GEN_611, _GEN_391) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_832 = mux(enqueueFire_1, _GEN_612, _GEN_392) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_833 = mux(enqueueFire_1, _GEN_613, _GEN_393) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_834 = mux(enqueueFire_1, _GEN_614, _GEN_394) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_835 = mux(enqueueFire_1, _GEN_615, _GEN_395) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_836 = mux(enqueueFire_1, _GEN_616, _GEN_396) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_837 = mux(enqueueFire_1, _GEN_617, _GEN_397) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_838 = mux(enqueueFire_1, _GEN_618, _GEN_398) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_839 = mux(enqueueFire_1, _GEN_619, _GEN_399) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_840 = mux(enqueueFire_1, _GEN_620, _GEN_400) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_841 = mux(enqueueFire_1, _GEN_621, _GEN_401) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_842 = mux(enqueueFire_1, _GEN_622, _GEN_402) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_843 = mux(enqueueFire_1, _GEN_623, _GEN_403) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_844 = mux(enqueueFire_1, _GEN_624, _GEN_404) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_845 = mux(enqueueFire_1, _GEN_625, _GEN_405) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_846 = mux(enqueueFire_1, _GEN_626, _GEN_406) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_847 = mux(enqueueFire_1, _GEN_627, _GEN_407) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_848 = mux(enqueueFire_1, _GEN_628, _GEN_408) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_849 = mux(enqueueFire_1, _GEN_629, _GEN_409) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_850 = mux(enqueueFire_1, _GEN_630, _GEN_410) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_851 = mux(enqueueFire_1, _GEN_631, _GEN_411) @[src/main/scala/utils/PipelineVector.scala 46:29]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_876 = mux(enqueueFire_1, _GEN_656, _GEN_436) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_877 = mux(enqueueFire_1, _GEN_657, _GEN_437) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_878 = mux(enqueueFire_1, _GEN_658, _GEN_438) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _GEN_879 = mux(enqueueFire_1, _GEN_659, _GEN_439) @[src/main/scala/utils/PipelineVector.scala 46:29]
    node _ringBufferHead_T = add(ringBufferHead, enqueueSize) @[src/main/scala/utils/PipelineVector.scala 47:42]
    node _ringBufferHead_T_1 = tail(_ringBufferHead_T, 1) @[src/main/scala/utils/PipelineVector.scala 47:42]
    node _GEN_880 = mux(wen, _GEN_660, dataBuffer_0_cf_instr) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_881 = mux(wen, _GEN_661, dataBuffer_1_cf_instr) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_882 = mux(wen, _GEN_662, dataBuffer_2_cf_instr) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_883 = mux(wen, _GEN_663, dataBuffer_3_cf_instr) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_884 = mux(wen, _GEN_664, dataBuffer_0_cf_pc) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_885 = mux(wen, _GEN_665, dataBuffer_1_cf_pc) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_886 = mux(wen, _GEN_666, dataBuffer_2_cf_pc) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_887 = mux(wen, _GEN_667, dataBuffer_3_cf_pc) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_888 = mux(wen, _GEN_668, dataBuffer_0_cf_pnpc) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_889 = mux(wen, _GEN_669, dataBuffer_1_cf_pnpc) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_890 = mux(wen, _GEN_670, dataBuffer_2_cf_pnpc) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_891 = mux(wen, _GEN_671, dataBuffer_3_cf_pnpc) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_904 = mux(wen, _GEN_684, dataBuffer_0_cf_exceptionVec_0) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_905 = mux(wen, _GEN_685, dataBuffer_1_cf_exceptionVec_0) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_906 = mux(wen, _GEN_686, dataBuffer_2_cf_exceptionVec_0) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_907 = mux(wen, _GEN_687, dataBuffer_3_cf_exceptionVec_0) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_908 = mux(wen, _GEN_688, dataBuffer_0_cf_exceptionVec_1) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_909 = mux(wen, _GEN_689, dataBuffer_1_cf_exceptionVec_1) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_910 = mux(wen, _GEN_690, dataBuffer_2_cf_exceptionVec_1) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_911 = mux(wen, _GEN_691, dataBuffer_3_cf_exceptionVec_1) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_912 = mux(wen, _GEN_692, dataBuffer_0_cf_exceptionVec_2) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_913 = mux(wen, _GEN_693, dataBuffer_1_cf_exceptionVec_2) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_914 = mux(wen, _GEN_694, dataBuffer_2_cf_exceptionVec_2) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_915 = mux(wen, _GEN_695, dataBuffer_3_cf_exceptionVec_2) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_916 = mux(wen, _GEN_696, dataBuffer_0_cf_exceptionVec_3) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_917 = mux(wen, _GEN_697, dataBuffer_1_cf_exceptionVec_3) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_918 = mux(wen, _GEN_698, dataBuffer_2_cf_exceptionVec_3) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_919 = mux(wen, _GEN_699, dataBuffer_3_cf_exceptionVec_3) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    skip
    skip
    skip
    skip
    node _GEN_924 = mux(wen, _GEN_704, dataBuffer_0_cf_exceptionVec_5) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_925 = mux(wen, _GEN_705, dataBuffer_1_cf_exceptionVec_5) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_926 = mux(wen, _GEN_706, dataBuffer_2_cf_exceptionVec_5) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_927 = mux(wen, _GEN_707, dataBuffer_3_cf_exceptionVec_5) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    skip
    skip
    skip
    skip
    node _GEN_932 = mux(wen, _GEN_712, dataBuffer_0_cf_exceptionVec_7) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_933 = mux(wen, _GEN_713, dataBuffer_1_cf_exceptionVec_7) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_934 = mux(wen, _GEN_714, dataBuffer_2_cf_exceptionVec_7) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_935 = mux(wen, _GEN_715, dataBuffer_3_cf_exceptionVec_7) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_936 = mux(wen, _GEN_716, dataBuffer_0_cf_exceptionVec_8) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_937 = mux(wen, _GEN_717, dataBuffer_1_cf_exceptionVec_8) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_938 = mux(wen, _GEN_718, dataBuffer_2_cf_exceptionVec_8) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_939 = mux(wen, _GEN_719, dataBuffer_3_cf_exceptionVec_8) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_940 = mux(wen, _GEN_720, dataBuffer_0_cf_exceptionVec_9) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_941 = mux(wen, _GEN_721, dataBuffer_1_cf_exceptionVec_9) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_942 = mux(wen, _GEN_722, dataBuffer_2_cf_exceptionVec_9) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_943 = mux(wen, _GEN_723, dataBuffer_3_cf_exceptionVec_9) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_944 = mux(wen, _GEN_724, dataBuffer_0_cf_exceptionVec_10) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_945 = mux(wen, _GEN_725, dataBuffer_1_cf_exceptionVec_10) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_946 = mux(wen, _GEN_726, dataBuffer_2_cf_exceptionVec_10) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_947 = mux(wen, _GEN_727, dataBuffer_3_cf_exceptionVec_10) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_948 = mux(wen, _GEN_728, dataBuffer_0_cf_exceptionVec_11) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_949 = mux(wen, _GEN_729, dataBuffer_1_cf_exceptionVec_11) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_950 = mux(wen, _GEN_730, dataBuffer_2_cf_exceptionVec_11) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_951 = mux(wen, _GEN_731, dataBuffer_3_cf_exceptionVec_11) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_952 = mux(wen, _GEN_732, dataBuffer_0_cf_exceptionVec_12) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_953 = mux(wen, _GEN_733, dataBuffer_1_cf_exceptionVec_12) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_954 = mux(wen, _GEN_734, dataBuffer_2_cf_exceptionVec_12) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_955 = mux(wen, _GEN_735, dataBuffer_3_cf_exceptionVec_12) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_956 = mux(wen, _GEN_736, dataBuffer_0_cf_exceptionVec_13) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_957 = mux(wen, _GEN_737, dataBuffer_1_cf_exceptionVec_13) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_958 = mux(wen, _GEN_738, dataBuffer_2_cf_exceptionVec_13) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_959 = mux(wen, _GEN_739, dataBuffer_3_cf_exceptionVec_13) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_960 = mux(wen, _GEN_740, dataBuffer_0_cf_exceptionVec_14) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_961 = mux(wen, _GEN_741, dataBuffer_1_cf_exceptionVec_14) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_962 = mux(wen, _GEN_742, dataBuffer_2_cf_exceptionVec_14) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_963 = mux(wen, _GEN_743, dataBuffer_3_cf_exceptionVec_14) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_964 = mux(wen, _GEN_744, dataBuffer_0_cf_exceptionVec_15) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_965 = mux(wen, _GEN_745, dataBuffer_1_cf_exceptionVec_15) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_966 = mux(wen, _GEN_746, dataBuffer_2_cf_exceptionVec_15) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_967 = mux(wen, _GEN_747, dataBuffer_3_cf_exceptionVec_15) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_968 = mux(wen, _GEN_748, dataBuffer_0_cf_intrVec_0) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_969 = mux(wen, _GEN_749, dataBuffer_1_cf_intrVec_0) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_970 = mux(wen, _GEN_750, dataBuffer_2_cf_intrVec_0) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_971 = mux(wen, _GEN_751, dataBuffer_3_cf_intrVec_0) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_972 = mux(wen, _GEN_752, dataBuffer_0_cf_intrVec_1) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_973 = mux(wen, _GEN_753, dataBuffer_1_cf_intrVec_1) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_974 = mux(wen, _GEN_754, dataBuffer_2_cf_intrVec_1) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_975 = mux(wen, _GEN_755, dataBuffer_3_cf_intrVec_1) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_976 = mux(wen, _GEN_756, dataBuffer_0_cf_intrVec_2) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_977 = mux(wen, _GEN_757, dataBuffer_1_cf_intrVec_2) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_978 = mux(wen, _GEN_758, dataBuffer_2_cf_intrVec_2) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_979 = mux(wen, _GEN_759, dataBuffer_3_cf_intrVec_2) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_980 = mux(wen, _GEN_760, dataBuffer_0_cf_intrVec_3) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_981 = mux(wen, _GEN_761, dataBuffer_1_cf_intrVec_3) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_982 = mux(wen, _GEN_762, dataBuffer_2_cf_intrVec_3) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_983 = mux(wen, _GEN_763, dataBuffer_3_cf_intrVec_3) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_984 = mux(wen, _GEN_764, dataBuffer_0_cf_intrVec_4) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_985 = mux(wen, _GEN_765, dataBuffer_1_cf_intrVec_4) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_986 = mux(wen, _GEN_766, dataBuffer_2_cf_intrVec_4) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_987 = mux(wen, _GEN_767, dataBuffer_3_cf_intrVec_4) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_988 = mux(wen, _GEN_768, dataBuffer_0_cf_intrVec_5) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_989 = mux(wen, _GEN_769, dataBuffer_1_cf_intrVec_5) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_990 = mux(wen, _GEN_770, dataBuffer_2_cf_intrVec_5) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_991 = mux(wen, _GEN_771, dataBuffer_3_cf_intrVec_5) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_992 = mux(wen, _GEN_772, dataBuffer_0_cf_intrVec_6) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_993 = mux(wen, _GEN_773, dataBuffer_1_cf_intrVec_6) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_994 = mux(wen, _GEN_774, dataBuffer_2_cf_intrVec_6) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_995 = mux(wen, _GEN_775, dataBuffer_3_cf_intrVec_6) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_996 = mux(wen, _GEN_776, dataBuffer_0_cf_intrVec_7) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_997 = mux(wen, _GEN_777, dataBuffer_1_cf_intrVec_7) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_998 = mux(wen, _GEN_778, dataBuffer_2_cf_intrVec_7) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_999 = mux(wen, _GEN_779, dataBuffer_3_cf_intrVec_7) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1000 = mux(wen, _GEN_780, dataBuffer_0_cf_intrVec_8) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1001 = mux(wen, _GEN_781, dataBuffer_1_cf_intrVec_8) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1002 = mux(wen, _GEN_782, dataBuffer_2_cf_intrVec_8) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1003 = mux(wen, _GEN_783, dataBuffer_3_cf_intrVec_8) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1004 = mux(wen, _GEN_784, dataBuffer_0_cf_intrVec_9) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1005 = mux(wen, _GEN_785, dataBuffer_1_cf_intrVec_9) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1006 = mux(wen, _GEN_786, dataBuffer_2_cf_intrVec_9) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1007 = mux(wen, _GEN_787, dataBuffer_3_cf_intrVec_9) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1008 = mux(wen, _GEN_788, dataBuffer_0_cf_intrVec_10) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1009 = mux(wen, _GEN_789, dataBuffer_1_cf_intrVec_10) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1010 = mux(wen, _GEN_790, dataBuffer_2_cf_intrVec_10) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1011 = mux(wen, _GEN_791, dataBuffer_3_cf_intrVec_10) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1012 = mux(wen, _GEN_792, dataBuffer_0_cf_intrVec_11) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1013 = mux(wen, _GEN_793, dataBuffer_1_cf_intrVec_11) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1014 = mux(wen, _GEN_794, dataBuffer_2_cf_intrVec_11) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1015 = mux(wen, _GEN_795, dataBuffer_3_cf_intrVec_11) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1016 = mux(wen, _GEN_796, dataBuffer_0_cf_brIdx) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1017 = mux(wen, _GEN_797, dataBuffer_1_cf_brIdx) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1018 = mux(wen, _GEN_798, dataBuffer_2_cf_brIdx) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1019 = mux(wen, _GEN_799, dataBuffer_3_cf_brIdx) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    skip
    skip
    skip
    skip
    node _GEN_1024 = mux(wen, _GEN_804, dataBuffer_0_cf_crossPageIPFFix) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1025 = mux(wen, _GEN_805, dataBuffer_1_cf_crossPageIPFFix) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1026 = mux(wen, _GEN_806, dataBuffer_2_cf_crossPageIPFFix) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1027 = mux(wen, _GEN_807, dataBuffer_3_cf_crossPageIPFFix) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_1036 = mux(wen, _GEN_816, dataBuffer_0_ctrl_src1Type) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1037 = mux(wen, _GEN_817, dataBuffer_1_ctrl_src1Type) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1038 = mux(wen, _GEN_818, dataBuffer_2_ctrl_src1Type) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1039 = mux(wen, _GEN_819, dataBuffer_3_ctrl_src1Type) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1040 = mux(wen, _GEN_820, dataBuffer_0_ctrl_src2Type) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1041 = mux(wen, _GEN_821, dataBuffer_1_ctrl_src2Type) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1042 = mux(wen, _GEN_822, dataBuffer_2_ctrl_src2Type) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1043 = mux(wen, _GEN_823, dataBuffer_3_ctrl_src2Type) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1044 = mux(wen, _GEN_824, dataBuffer_0_ctrl_fuType) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1045 = mux(wen, _GEN_825, dataBuffer_1_ctrl_fuType) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1046 = mux(wen, _GEN_826, dataBuffer_2_ctrl_fuType) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1047 = mux(wen, _GEN_827, dataBuffer_3_ctrl_fuType) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1048 = mux(wen, _GEN_828, dataBuffer_0_ctrl_fuOpType) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1049 = mux(wen, _GEN_829, dataBuffer_1_ctrl_fuOpType) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1050 = mux(wen, _GEN_830, dataBuffer_2_ctrl_fuOpType) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1051 = mux(wen, _GEN_831, dataBuffer_3_ctrl_fuOpType) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1052 = mux(wen, _GEN_832, dataBuffer_0_ctrl_rfSrc1) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1053 = mux(wen, _GEN_833, dataBuffer_1_ctrl_rfSrc1) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1054 = mux(wen, _GEN_834, dataBuffer_2_ctrl_rfSrc1) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1055 = mux(wen, _GEN_835, dataBuffer_3_ctrl_rfSrc1) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1056 = mux(wen, _GEN_836, dataBuffer_0_ctrl_rfSrc2) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1057 = mux(wen, _GEN_837, dataBuffer_1_ctrl_rfSrc2) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1058 = mux(wen, _GEN_838, dataBuffer_2_ctrl_rfSrc2) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1059 = mux(wen, _GEN_839, dataBuffer_3_ctrl_rfSrc2) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1060 = mux(wen, _GEN_840, dataBuffer_0_ctrl_rfWen) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1061 = mux(wen, _GEN_841, dataBuffer_1_ctrl_rfWen) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1062 = mux(wen, _GEN_842, dataBuffer_2_ctrl_rfWen) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1063 = mux(wen, _GEN_843, dataBuffer_3_ctrl_rfWen) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1064 = mux(wen, _GEN_844, dataBuffer_0_ctrl_rfDest) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1065 = mux(wen, _GEN_845, dataBuffer_1_ctrl_rfDest) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1066 = mux(wen, _GEN_846, dataBuffer_2_ctrl_rfDest) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1067 = mux(wen, _GEN_847, dataBuffer_3_ctrl_rfDest) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1068 = mux(wen, _GEN_848, dataBuffer_0_ctrl_isNutCoreTrap) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1069 = mux(wen, _GEN_849, dataBuffer_1_ctrl_isNutCoreTrap) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1070 = mux(wen, _GEN_850, dataBuffer_2_ctrl_isNutCoreTrap) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1071 = mux(wen, _GEN_851, dataBuffer_3_ctrl_isNutCoreTrap) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_1096 = mux(wen, _GEN_876, dataBuffer_0_data_imm) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1097 = mux(wen, _GEN_877, dataBuffer_1_data_imm) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1098 = mux(wen, _GEN_878, dataBuffer_2_data_imm) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1099 = mux(wen, _GEN_879, dataBuffer_3_data_imm) @[src/main/scala/utils/PipelineVector.scala 44:14 29:29]
    node _GEN_1100 = mux(wen, _ringBufferHead_T_1, ringBufferHead) @[src/main/scala/utils/PipelineVector.scala 44:14 47:24 30:33]
    node _frontend_io_out_0_ready_T = eq(frontend.io_out_0_valid, UInt<1>("h0")) @[src/main/scala/utils/PipelineVector.scala 50:39]
    node _frontend_io_out_0_ready_T_1 = or(ringBufferAllowin, _frontend_io_out_0_ready_T) @[src/main/scala/utils/PipelineVector.scala 50:36]
    node _frontend_io_out_1_ready_T = eq(frontend.io_out_1_valid, UInt<1>("h0")) @[src/main/scala/utils/PipelineVector.scala 51:39]
    node _frontend_io_out_1_ready_T_1 = or(ringBufferAllowin, _frontend_io_out_1_ready_T) @[src/main/scala/utils/PipelineVector.scala 51:36]
    node _GEN_1101 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_data_imm) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1102 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_data_imm, _GEN_1101) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1103 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_data_imm, _GEN_1102) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1104 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_data_imm, _GEN_1103) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_1129 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_ctrl_isNutCoreTrap) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1130 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_ctrl_isNutCoreTrap, _GEN_1129) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1131 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_ctrl_isNutCoreTrap, _GEN_1130) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1132 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_ctrl_isNutCoreTrap, _GEN_1131) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1133 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_ctrl_rfDest) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1134 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_ctrl_rfDest, _GEN_1133) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1135 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_ctrl_rfDest, _GEN_1134) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1136 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_ctrl_rfDest, _GEN_1135) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1137 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_ctrl_rfWen) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1138 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_ctrl_rfWen, _GEN_1137) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1139 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_ctrl_rfWen, _GEN_1138) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1140 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_ctrl_rfWen, _GEN_1139) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1141 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_ctrl_rfSrc2) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1142 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_ctrl_rfSrc2, _GEN_1141) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1143 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_ctrl_rfSrc2, _GEN_1142) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1144 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_ctrl_rfSrc2, _GEN_1143) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1145 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_ctrl_rfSrc1) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1146 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_ctrl_rfSrc1, _GEN_1145) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1147 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_ctrl_rfSrc1, _GEN_1146) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1148 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_ctrl_rfSrc1, _GEN_1147) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1149 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_ctrl_fuOpType) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1150 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_ctrl_fuOpType, _GEN_1149) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1151 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_ctrl_fuOpType, _GEN_1150) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1152 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_ctrl_fuOpType, _GEN_1151) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1153 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_ctrl_fuType) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1154 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_ctrl_fuType, _GEN_1153) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1155 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_ctrl_fuType, _GEN_1154) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1156 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_ctrl_fuType, _GEN_1155) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1157 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_ctrl_src2Type) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1158 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_ctrl_src2Type, _GEN_1157) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1159 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_ctrl_src2Type, _GEN_1158) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1160 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_ctrl_src2Type, _GEN_1159) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1161 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_ctrl_src1Type) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1162 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_ctrl_src1Type, _GEN_1161) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1163 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_ctrl_src1Type, _GEN_1162) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1164 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_ctrl_src1Type, _GEN_1163) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_1173 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_crossPageIPFFix) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1174 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_crossPageIPFFix, _GEN_1173) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1175 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_crossPageIPFFix, _GEN_1174) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1176 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_crossPageIPFFix, _GEN_1175) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    skip
    skip
    skip
    skip
    node _GEN_1181 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_brIdx) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1182 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_brIdx, _GEN_1181) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1183 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_brIdx, _GEN_1182) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1184 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_brIdx, _GEN_1183) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1185 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_intrVec_0) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1186 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_intrVec_0, _GEN_1185) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1187 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_intrVec_0, _GEN_1186) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1188 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_intrVec_0, _GEN_1187) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1189 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_intrVec_1) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1190 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_intrVec_1, _GEN_1189) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1191 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_intrVec_1, _GEN_1190) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1192 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_intrVec_1, _GEN_1191) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1193 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_intrVec_2) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1194 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_intrVec_2, _GEN_1193) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1195 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_intrVec_2, _GEN_1194) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1196 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_intrVec_2, _GEN_1195) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1197 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_intrVec_3) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1198 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_intrVec_3, _GEN_1197) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1199 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_intrVec_3, _GEN_1198) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1200 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_intrVec_3, _GEN_1199) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1201 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_intrVec_4) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1202 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_intrVec_4, _GEN_1201) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1203 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_intrVec_4, _GEN_1202) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1204 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_intrVec_4, _GEN_1203) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1205 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_intrVec_5) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1206 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_intrVec_5, _GEN_1205) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1207 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_intrVec_5, _GEN_1206) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1208 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_intrVec_5, _GEN_1207) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1209 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_intrVec_6) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1210 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_intrVec_6, _GEN_1209) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1211 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_intrVec_6, _GEN_1210) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1212 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_intrVec_6, _GEN_1211) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1213 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_intrVec_7) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1214 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_intrVec_7, _GEN_1213) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1215 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_intrVec_7, _GEN_1214) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1216 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_intrVec_7, _GEN_1215) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1217 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_intrVec_8) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1218 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_intrVec_8, _GEN_1217) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1219 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_intrVec_8, _GEN_1218) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1220 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_intrVec_8, _GEN_1219) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1221 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_intrVec_9) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1222 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_intrVec_9, _GEN_1221) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1223 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_intrVec_9, _GEN_1222) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1224 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_intrVec_9, _GEN_1223) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1225 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_intrVec_10) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1226 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_intrVec_10, _GEN_1225) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1227 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_intrVec_10, _GEN_1226) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1228 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_intrVec_10, _GEN_1227) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1229 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_intrVec_11) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1230 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_intrVec_11, _GEN_1229) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1231 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_intrVec_11, _GEN_1230) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1232 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_intrVec_11, _GEN_1231) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1233 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_exceptionVec_0) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1234 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_exceptionVec_0, _GEN_1233) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1235 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_exceptionVec_0, _GEN_1234) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1236 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_exceptionVec_0, _GEN_1235) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1237 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_exceptionVec_1) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1238 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_exceptionVec_1, _GEN_1237) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1239 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_exceptionVec_1, _GEN_1238) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1240 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_exceptionVec_1, _GEN_1239) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1241 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_exceptionVec_2) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1242 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_exceptionVec_2, _GEN_1241) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1243 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_exceptionVec_2, _GEN_1242) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1244 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_exceptionVec_2, _GEN_1243) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1245 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_exceptionVec_3) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1246 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_exceptionVec_3, _GEN_1245) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1247 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_exceptionVec_3, _GEN_1246) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1248 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_exceptionVec_3, _GEN_1247) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    skip
    skip
    skip
    skip
    node _GEN_1253 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_exceptionVec_5) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1254 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_exceptionVec_5, _GEN_1253) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1255 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_exceptionVec_5, _GEN_1254) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1256 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_exceptionVec_5, _GEN_1255) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    skip
    skip
    skip
    skip
    node _GEN_1261 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_exceptionVec_7) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1262 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_exceptionVec_7, _GEN_1261) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1263 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_exceptionVec_7, _GEN_1262) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1264 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_exceptionVec_7, _GEN_1263) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1265 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_exceptionVec_8) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1266 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_exceptionVec_8, _GEN_1265) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1267 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_exceptionVec_8, _GEN_1266) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1268 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_exceptionVec_8, _GEN_1267) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1269 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_exceptionVec_9) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1270 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_exceptionVec_9, _GEN_1269) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1271 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_exceptionVec_9, _GEN_1270) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1272 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_exceptionVec_9, _GEN_1271) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1273 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_exceptionVec_10) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1274 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_exceptionVec_10, _GEN_1273) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1275 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_exceptionVec_10, _GEN_1274) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1276 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_exceptionVec_10, _GEN_1275) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1277 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_exceptionVec_11) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1278 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_exceptionVec_11, _GEN_1277) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1279 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_exceptionVec_11, _GEN_1278) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1280 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_exceptionVec_11, _GEN_1279) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1281 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_exceptionVec_12) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1282 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_exceptionVec_12, _GEN_1281) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1283 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_exceptionVec_12, _GEN_1282) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1284 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_exceptionVec_12, _GEN_1283) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1285 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_exceptionVec_13) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1286 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_exceptionVec_13, _GEN_1285) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1287 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_exceptionVec_13, _GEN_1286) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1288 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_exceptionVec_13, _GEN_1287) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1289 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_exceptionVec_14) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1290 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_exceptionVec_14, _GEN_1289) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1291 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_exceptionVec_14, _GEN_1290) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1292 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_exceptionVec_14, _GEN_1291) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1293 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_exceptionVec_15) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1294 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_exceptionVec_15, _GEN_1293) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1295 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_exceptionVec_15, _GEN_1294) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1296 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_exceptionVec_15, _GEN_1295) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_1309 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_pnpc) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1310 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_pnpc, _GEN_1309) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1311 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_pnpc, _GEN_1310) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1312 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_pnpc, _GEN_1311) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1313 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_pc) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1314 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_pc, _GEN_1313) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1315 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_pc, _GEN_1314) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1316 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_pc, _GEN_1315) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1317 = validif(eq(UInt<1>("h0"), ringBufferTail), dataBuffer_0_cf_instr) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1318 = mux(eq(UInt<1>("h1"), ringBufferTail), dataBuffer_1_cf_instr, _GEN_1317) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1319 = mux(eq(UInt<2>("h2"), ringBufferTail), dataBuffer_2_cf_instr, _GEN_1318) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _GEN_1320 = mux(eq(UInt<2>("h3"), ringBufferTail), dataBuffer_3_cf_instr, _GEN_1319) @[src/main/scala/utils/PipelineVector.scala 55:{15,15}]
    node _backend_io_in_0_valid_T = neq(ringBufferHead, ringBufferTail) @[src/main/scala/utils/PipelineVector.scala 56:34]
    node _deq2_StartIndex_T = add(ringBufferTail, UInt<1>("h1")) @[src/main/scala/utils/PipelineVector.scala 59:42]
    node deq2_StartIndex = tail(_deq2_StartIndex_T, 1) @[src/main/scala/utils/PipelineVector.scala 59:42]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _backend_io_in_1_valid_T = neq(ringBufferHead, deq2_StartIndex) @[src/main/scala/utils/PipelineVector.scala 61:34]
    node _backend_io_in_1_valid_T_1 = and(_backend_io_in_1_valid_T, backend.io_in_0_valid) @[src/main/scala/utils/PipelineVector.scala 61:54]
    node _dequeueSize_T = and(backend.io_in_0_ready, backend.io_in_0_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _dequeueSize_T_1 = and(backend.io_in_1_ready, backend.io_in_1_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dequeueSize = add(_dequeueSize_T, _dequeueSize_T_1) @[src/main/scala/utils/PipelineVector.scala 64:40]
    node dequeueFire = gt(dequeueSize, UInt<1>("h0")) @[src/main/scala/utils/PipelineVector.scala 65:35]
    node _ringBufferTail_T = add(ringBufferTail, dequeueSize) @[src/main/scala/utils/PipelineVector.scala 67:42]
    node _ringBufferTail_T_1 = tail(_ringBufferTail_T, 1) @[src/main/scala/utils/PipelineVector.scala 67:42]
    node _GEN_1541 = mux(dequeueFire, _ringBufferTail_T_1, ringBufferTail) @[src/main/scala/utils/PipelineVector.scala 66:22 67:24 31:33]
    node _GEN_1542 = mux(_T, UInt<1>("h0"), _GEN_1100) @[src/main/scala/utils/PipelineVector.scala 71:16 72:24]
    node _GEN_1543 = mux(_T, UInt<1>("h0"), _GEN_1541) @[src/main/scala/utils/PipelineVector.scala 71:16 73:24]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_5 = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 80:29]
    node _T_6 = add(UInt<3>("h4"), ringBufferHead) @[src/main/scala/utils/PipelineVector.scala 77:84]
    node _T_7 = sub(_T_6, ringBufferTail) @[src/main/scala/utils/PipelineVector.scala 77:109]
    node _T_8 = tail(_T_7, 1) @[src/main/scala/utils/PipelineVector.scala 77:109]
    node _T_9 = rem(_T_8, UInt<3>("h4")) @[src/main/scala/utils/PipelineVector.scala 77:134]
    node _T_10 = asUInt(reset) @[src/main/scala/utils/PipelineVector.scala 77:15]
    node _T_11 = eq(_T_10, UInt<1>("h0")) @[src/main/scala/utils/PipelineVector.scala 77:15]
    node _T_12 = bits(frontend.io_flushVec, 0, 0) @[src/main/scala/nutcore/NutCore.scala 154:104]
    node _T_13 = or(_T_12, frontend.io_bpFlush) @[src/main/scala/nutcore/NutCore.scala 154:108]
    node _io_imem_T = bits(frontend.io_flushVec, 0, 0) @[src/main/scala/nutcore/NutCore.scala 156:107]
    node _io_imem_T_1 = or(_io_imem_T, frontend.io_bpFlush) @[src/main/scala/nutcore/NutCore.scala 156:111]
    node _io_imem_T_2 = bits(_io_imem_T_1, 0, 0) @[src/main/scala/nutcore/NutCore.scala 156:83]
    node _io_imem_T_3 = mux(_io_imem_T_2, UInt<2>("h3"), UInt<2>("h0")) @[src/main/scala/nutcore/NutCore.scala 156:83]
    node _backend_io_flush_T = bits(frontend.io_flushVec, 3, 2) @[src/main/scala/nutcore/NutCore.scala 165:45]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_14 = and(UInt<1>("h1"), enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_15 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_16 = eq(_T_15, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_17 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_18 = eq(_T_17, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node r_0 = frontend.r_0
    node _WIRE_17 = io_dmem_cache._WIRE_17
    node _WIRE_16 = dtlb._WIRE_16
    node _WIRE_2_2 = dtlb._WIRE_2_3
    node _WIRE_14 = backend._WIRE_14
    node _WIRE_1_4 = backend._WIRE_1_4
    node _WIRE_11 = backend._WIRE_11
    node _WIRE_7 = frontend._WIRE_7
    node _WIRE_1_1 = dtlb._WIRE_1_1
    node satp = backend.satp
    node _WIRE_1 = backend._WIRE_1
    node REG_valid = backend.REG_valid
    node REG_pc = backend.REG_pc
    node REG_isMissPredict = backend.REG_isMissPredict
    node REG_actualTarget = backend.REG_actualTarget
    node REG_actualTaken = backend.REG_actualTaken
    node REG_fuOpType = backend.REG_fuOpType
    node REG_btbType = backend.REG_btbType
    node REG_isRVC = backend.REG_isRVC
    node _dataBuffer_WIRE_cf_instr = UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_pc = UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_pnpc = UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    skip
    skip
    node _dataBuffer_WIRE_cf_exceptionVec_0 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_exceptionVec_1 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_exceptionVec_2 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_exceptionVec_3 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    node _dataBuffer_WIRE_cf_exceptionVec_5 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    node _dataBuffer_WIRE_cf_exceptionVec_7 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_exceptionVec_8 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_exceptionVec_9 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_exceptionVec_10 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_exceptionVec_11 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_exceptionVec_12 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_exceptionVec_13 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_exceptionVec_14 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_exceptionVec_15 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_intrVec_0 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_intrVec_1 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_intrVec_2 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_intrVec_3 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_intrVec_4 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_intrVec_5 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_intrVec_6 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_intrVec_7 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_intrVec_8 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_intrVec_9 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_intrVec_10 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_intrVec_11 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_cf_brIdx = UInt<4>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    node _dataBuffer_WIRE_cf_crossPageIPFFix = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    skip
    node _dataBuffer_WIRE_ctrl_src1Type = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_ctrl_src2Type = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_ctrl_fuType = UInt<3>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_ctrl_fuOpType = UInt<7>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_ctrl_rfSrc1 = UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_ctrl_rfSrc2 = UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_ctrl_rfWen = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_ctrl_rfDest = UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_ctrl_isNutCoreTrap = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_WIRE_data_imm = UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_instr = UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_pc = UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_pnpc = UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    skip
    skip
    node _dataBuffer_WIRE_1_cf_exceptionVec_0 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_exceptionVec_1 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_exceptionVec_2 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_exceptionVec_3 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    node _dataBuffer_WIRE_1_cf_exceptionVec_5 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    node _dataBuffer_WIRE_1_cf_exceptionVec_7 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_exceptionVec_8 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_exceptionVec_9 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_exceptionVec_10 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_exceptionVec_11 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_exceptionVec_12 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_exceptionVec_13 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_exceptionVec_14 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_exceptionVec_15 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_intrVec_0 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_intrVec_1 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_intrVec_2 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_intrVec_3 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_intrVec_4 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_intrVec_5 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_intrVec_6 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_intrVec_7 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_intrVec_8 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_intrVec_9 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_intrVec_10 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_intrVec_11 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_cf_brIdx = UInt<4>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    node _dataBuffer_WIRE_1_cf_crossPageIPFFix = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    skip
    node _dataBuffer_WIRE_1_ctrl_src1Type = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_ctrl_src2Type = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_ctrl_fuType = UInt<3>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_ctrl_fuOpType = UInt<7>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_ctrl_rfSrc1 = UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_ctrl_rfSrc2 = UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_ctrl_rfWen = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_ctrl_rfDest = UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_1_ctrl_isNutCoreTrap = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_WIRE_1_data_imm = UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_instr = UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_pc = UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_pnpc = UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    skip
    skip
    node _dataBuffer_WIRE_2_cf_exceptionVec_0 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_exceptionVec_1 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_exceptionVec_2 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_exceptionVec_3 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    node _dataBuffer_WIRE_2_cf_exceptionVec_5 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    node _dataBuffer_WIRE_2_cf_exceptionVec_7 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_exceptionVec_8 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_exceptionVec_9 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_exceptionVec_10 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_exceptionVec_11 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_exceptionVec_12 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_exceptionVec_13 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_exceptionVec_14 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_exceptionVec_15 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_intrVec_0 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_intrVec_1 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_intrVec_2 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_intrVec_3 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_intrVec_4 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_intrVec_5 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_intrVec_6 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_intrVec_7 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_intrVec_8 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_intrVec_9 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_intrVec_10 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_intrVec_11 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_cf_brIdx = UInt<4>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    node _dataBuffer_WIRE_2_cf_crossPageIPFFix = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    skip
    node _dataBuffer_WIRE_2_ctrl_src1Type = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_ctrl_src2Type = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_ctrl_fuType = UInt<3>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_ctrl_fuOpType = UInt<7>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_ctrl_rfSrc1 = UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_ctrl_rfSrc2 = UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_ctrl_rfWen = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_ctrl_rfDest = UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_2_ctrl_isNutCoreTrap = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_WIRE_2_data_imm = UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_instr = UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_pc = UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_pnpc = UInt<39>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    skip
    skip
    node _dataBuffer_WIRE_3_cf_exceptionVec_0 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_exceptionVec_1 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_exceptionVec_2 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_exceptionVec_3 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    node _dataBuffer_WIRE_3_cf_exceptionVec_5 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    node _dataBuffer_WIRE_3_cf_exceptionVec_7 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_exceptionVec_8 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_exceptionVec_9 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_exceptionVec_10 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_exceptionVec_11 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_exceptionVec_12 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_exceptionVec_13 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_exceptionVec_14 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_exceptionVec_15 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_intrVec_0 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_intrVec_1 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_intrVec_2 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_intrVec_3 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_intrVec_4 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_intrVec_5 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_intrVec_6 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_intrVec_7 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_intrVec_8 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_intrVec_9 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_intrVec_10 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_intrVec_11 = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_cf_brIdx = UInt<4>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    node _dataBuffer_WIRE_3_cf_crossPageIPFFix = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    skip
    node _dataBuffer_WIRE_3_ctrl_src1Type = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_ctrl_src2Type = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_ctrl_fuType = UInt<3>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_ctrl_fuOpType = UInt<7>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_ctrl_rfSrc1 = UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_ctrl_rfSrc2 = UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_ctrl_rfWen = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_ctrl_rfDest = UInt<5>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_3_ctrl_isNutCoreTrap = UInt<1>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_WIRE_3_data_imm = UInt<64>("h0") @[src/main/scala/utils/PipelineVector.scala 29:{71,71}]
    node _dataBuffer_WIRE_4_0_cf_instr = _dataBuffer_WIRE_cf_instr @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_pc = _dataBuffer_WIRE_cf_pc @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_pnpc = _dataBuffer_WIRE_cf_pnpc @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    skip
    skip
    node _dataBuffer_WIRE_4_0_cf_exceptionVec_0 = _dataBuffer_WIRE_cf_exceptionVec_0 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_exceptionVec_1 = _dataBuffer_WIRE_cf_exceptionVec_1 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_exceptionVec_2 = _dataBuffer_WIRE_cf_exceptionVec_2 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_exceptionVec_3 = _dataBuffer_WIRE_cf_exceptionVec_3 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    node _dataBuffer_WIRE_4_0_cf_exceptionVec_5 = _dataBuffer_WIRE_cf_exceptionVec_5 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    node _dataBuffer_WIRE_4_0_cf_exceptionVec_7 = _dataBuffer_WIRE_cf_exceptionVec_7 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_exceptionVec_8 = _dataBuffer_WIRE_cf_exceptionVec_8 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_exceptionVec_9 = _dataBuffer_WIRE_cf_exceptionVec_9 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_exceptionVec_10 = _dataBuffer_WIRE_cf_exceptionVec_10 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_exceptionVec_11 = _dataBuffer_WIRE_cf_exceptionVec_11 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_exceptionVec_12 = _dataBuffer_WIRE_cf_exceptionVec_12 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_exceptionVec_13 = _dataBuffer_WIRE_cf_exceptionVec_13 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_exceptionVec_14 = _dataBuffer_WIRE_cf_exceptionVec_14 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_exceptionVec_15 = _dataBuffer_WIRE_cf_exceptionVec_15 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_intrVec_0 = _dataBuffer_WIRE_cf_intrVec_0 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_intrVec_1 = _dataBuffer_WIRE_cf_intrVec_1 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_intrVec_2 = _dataBuffer_WIRE_cf_intrVec_2 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_intrVec_3 = _dataBuffer_WIRE_cf_intrVec_3 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_intrVec_4 = _dataBuffer_WIRE_cf_intrVec_4 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_intrVec_5 = _dataBuffer_WIRE_cf_intrVec_5 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_intrVec_6 = _dataBuffer_WIRE_cf_intrVec_6 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_intrVec_7 = _dataBuffer_WIRE_cf_intrVec_7 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_intrVec_8 = _dataBuffer_WIRE_cf_intrVec_8 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_intrVec_9 = _dataBuffer_WIRE_cf_intrVec_9 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_intrVec_10 = _dataBuffer_WIRE_cf_intrVec_10 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_intrVec_11 = _dataBuffer_WIRE_cf_intrVec_11 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_cf_brIdx = _dataBuffer_WIRE_cf_brIdx @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    node _dataBuffer_WIRE_4_0_cf_crossPageIPFFix = _dataBuffer_WIRE_cf_crossPageIPFFix @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    skip
    node _dataBuffer_WIRE_4_0_ctrl_src1Type = _dataBuffer_WIRE_ctrl_src1Type @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_ctrl_src2Type = _dataBuffer_WIRE_ctrl_src2Type @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_ctrl_fuType = _dataBuffer_WIRE_ctrl_fuType @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_ctrl_fuOpType = _dataBuffer_WIRE_ctrl_fuOpType @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_ctrl_rfSrc1 = _dataBuffer_WIRE_ctrl_rfSrc1 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_ctrl_rfSrc2 = _dataBuffer_WIRE_ctrl_rfSrc2 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_ctrl_rfWen = _dataBuffer_WIRE_ctrl_rfWen @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_ctrl_rfDest = _dataBuffer_WIRE_ctrl_rfDest @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_0_ctrl_isNutCoreTrap = _dataBuffer_WIRE_ctrl_isNutCoreTrap @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_WIRE_4_0_data_imm = _dataBuffer_WIRE_data_imm @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_instr = _dataBuffer_WIRE_1_cf_instr @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_pc = _dataBuffer_WIRE_1_cf_pc @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_pnpc = _dataBuffer_WIRE_1_cf_pnpc @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    skip
    skip
    node _dataBuffer_WIRE_4_1_cf_exceptionVec_0 = _dataBuffer_WIRE_1_cf_exceptionVec_0 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_exceptionVec_1 = _dataBuffer_WIRE_1_cf_exceptionVec_1 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_exceptionVec_2 = _dataBuffer_WIRE_1_cf_exceptionVec_2 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_exceptionVec_3 = _dataBuffer_WIRE_1_cf_exceptionVec_3 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    node _dataBuffer_WIRE_4_1_cf_exceptionVec_5 = _dataBuffer_WIRE_1_cf_exceptionVec_5 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    node _dataBuffer_WIRE_4_1_cf_exceptionVec_7 = _dataBuffer_WIRE_1_cf_exceptionVec_7 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_exceptionVec_8 = _dataBuffer_WIRE_1_cf_exceptionVec_8 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_exceptionVec_9 = _dataBuffer_WIRE_1_cf_exceptionVec_9 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_exceptionVec_10 = _dataBuffer_WIRE_1_cf_exceptionVec_10 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_exceptionVec_11 = _dataBuffer_WIRE_1_cf_exceptionVec_11 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_exceptionVec_12 = _dataBuffer_WIRE_1_cf_exceptionVec_12 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_exceptionVec_13 = _dataBuffer_WIRE_1_cf_exceptionVec_13 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_exceptionVec_14 = _dataBuffer_WIRE_1_cf_exceptionVec_14 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_exceptionVec_15 = _dataBuffer_WIRE_1_cf_exceptionVec_15 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_intrVec_0 = _dataBuffer_WIRE_1_cf_intrVec_0 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_intrVec_1 = _dataBuffer_WIRE_1_cf_intrVec_1 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_intrVec_2 = _dataBuffer_WIRE_1_cf_intrVec_2 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_intrVec_3 = _dataBuffer_WIRE_1_cf_intrVec_3 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_intrVec_4 = _dataBuffer_WIRE_1_cf_intrVec_4 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_intrVec_5 = _dataBuffer_WIRE_1_cf_intrVec_5 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_intrVec_6 = _dataBuffer_WIRE_1_cf_intrVec_6 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_intrVec_7 = _dataBuffer_WIRE_1_cf_intrVec_7 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_intrVec_8 = _dataBuffer_WIRE_1_cf_intrVec_8 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_intrVec_9 = _dataBuffer_WIRE_1_cf_intrVec_9 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_intrVec_10 = _dataBuffer_WIRE_1_cf_intrVec_10 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_intrVec_11 = _dataBuffer_WIRE_1_cf_intrVec_11 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_cf_brIdx = _dataBuffer_WIRE_1_cf_brIdx @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    node _dataBuffer_WIRE_4_1_cf_crossPageIPFFix = _dataBuffer_WIRE_1_cf_crossPageIPFFix @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    skip
    node _dataBuffer_WIRE_4_1_ctrl_src1Type = _dataBuffer_WIRE_1_ctrl_src1Type @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_ctrl_src2Type = _dataBuffer_WIRE_1_ctrl_src2Type @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_ctrl_fuType = _dataBuffer_WIRE_1_ctrl_fuType @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_ctrl_fuOpType = _dataBuffer_WIRE_1_ctrl_fuOpType @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_ctrl_rfSrc1 = _dataBuffer_WIRE_1_ctrl_rfSrc1 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_ctrl_rfSrc2 = _dataBuffer_WIRE_1_ctrl_rfSrc2 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_ctrl_rfWen = _dataBuffer_WIRE_1_ctrl_rfWen @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_ctrl_rfDest = _dataBuffer_WIRE_1_ctrl_rfDest @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_1_ctrl_isNutCoreTrap = _dataBuffer_WIRE_1_ctrl_isNutCoreTrap @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_WIRE_4_1_data_imm = _dataBuffer_WIRE_1_data_imm @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_instr = _dataBuffer_WIRE_2_cf_instr @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_pc = _dataBuffer_WIRE_2_cf_pc @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_pnpc = _dataBuffer_WIRE_2_cf_pnpc @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    skip
    skip
    node _dataBuffer_WIRE_4_2_cf_exceptionVec_0 = _dataBuffer_WIRE_2_cf_exceptionVec_0 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_exceptionVec_1 = _dataBuffer_WIRE_2_cf_exceptionVec_1 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_exceptionVec_2 = _dataBuffer_WIRE_2_cf_exceptionVec_2 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_exceptionVec_3 = _dataBuffer_WIRE_2_cf_exceptionVec_3 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    node _dataBuffer_WIRE_4_2_cf_exceptionVec_5 = _dataBuffer_WIRE_2_cf_exceptionVec_5 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    node _dataBuffer_WIRE_4_2_cf_exceptionVec_7 = _dataBuffer_WIRE_2_cf_exceptionVec_7 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_exceptionVec_8 = _dataBuffer_WIRE_2_cf_exceptionVec_8 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_exceptionVec_9 = _dataBuffer_WIRE_2_cf_exceptionVec_9 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_exceptionVec_10 = _dataBuffer_WIRE_2_cf_exceptionVec_10 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_exceptionVec_11 = _dataBuffer_WIRE_2_cf_exceptionVec_11 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_exceptionVec_12 = _dataBuffer_WIRE_2_cf_exceptionVec_12 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_exceptionVec_13 = _dataBuffer_WIRE_2_cf_exceptionVec_13 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_exceptionVec_14 = _dataBuffer_WIRE_2_cf_exceptionVec_14 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_exceptionVec_15 = _dataBuffer_WIRE_2_cf_exceptionVec_15 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_intrVec_0 = _dataBuffer_WIRE_2_cf_intrVec_0 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_intrVec_1 = _dataBuffer_WIRE_2_cf_intrVec_1 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_intrVec_2 = _dataBuffer_WIRE_2_cf_intrVec_2 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_intrVec_3 = _dataBuffer_WIRE_2_cf_intrVec_3 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_intrVec_4 = _dataBuffer_WIRE_2_cf_intrVec_4 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_intrVec_5 = _dataBuffer_WIRE_2_cf_intrVec_5 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_intrVec_6 = _dataBuffer_WIRE_2_cf_intrVec_6 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_intrVec_7 = _dataBuffer_WIRE_2_cf_intrVec_7 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_intrVec_8 = _dataBuffer_WIRE_2_cf_intrVec_8 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_intrVec_9 = _dataBuffer_WIRE_2_cf_intrVec_9 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_intrVec_10 = _dataBuffer_WIRE_2_cf_intrVec_10 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_intrVec_11 = _dataBuffer_WIRE_2_cf_intrVec_11 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_cf_brIdx = _dataBuffer_WIRE_2_cf_brIdx @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    node _dataBuffer_WIRE_4_2_cf_crossPageIPFFix = _dataBuffer_WIRE_2_cf_crossPageIPFFix @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    skip
    node _dataBuffer_WIRE_4_2_ctrl_src1Type = _dataBuffer_WIRE_2_ctrl_src1Type @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_ctrl_src2Type = _dataBuffer_WIRE_2_ctrl_src2Type @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_ctrl_fuType = _dataBuffer_WIRE_2_ctrl_fuType @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_ctrl_fuOpType = _dataBuffer_WIRE_2_ctrl_fuOpType @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_ctrl_rfSrc1 = _dataBuffer_WIRE_2_ctrl_rfSrc1 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_ctrl_rfSrc2 = _dataBuffer_WIRE_2_ctrl_rfSrc2 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_ctrl_rfWen = _dataBuffer_WIRE_2_ctrl_rfWen @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_ctrl_rfDest = _dataBuffer_WIRE_2_ctrl_rfDest @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_2_ctrl_isNutCoreTrap = _dataBuffer_WIRE_2_ctrl_isNutCoreTrap @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_WIRE_4_2_data_imm = _dataBuffer_WIRE_2_data_imm @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_instr = _dataBuffer_WIRE_3_cf_instr @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_pc = _dataBuffer_WIRE_3_cf_pc @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_pnpc = _dataBuffer_WIRE_3_cf_pnpc @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    skip
    skip
    node _dataBuffer_WIRE_4_3_cf_exceptionVec_0 = _dataBuffer_WIRE_3_cf_exceptionVec_0 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_exceptionVec_1 = _dataBuffer_WIRE_3_cf_exceptionVec_1 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_exceptionVec_2 = _dataBuffer_WIRE_3_cf_exceptionVec_2 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_exceptionVec_3 = _dataBuffer_WIRE_3_cf_exceptionVec_3 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    node _dataBuffer_WIRE_4_3_cf_exceptionVec_5 = _dataBuffer_WIRE_3_cf_exceptionVec_5 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    node _dataBuffer_WIRE_4_3_cf_exceptionVec_7 = _dataBuffer_WIRE_3_cf_exceptionVec_7 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_exceptionVec_8 = _dataBuffer_WIRE_3_cf_exceptionVec_8 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_exceptionVec_9 = _dataBuffer_WIRE_3_cf_exceptionVec_9 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_exceptionVec_10 = _dataBuffer_WIRE_3_cf_exceptionVec_10 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_exceptionVec_11 = _dataBuffer_WIRE_3_cf_exceptionVec_11 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_exceptionVec_12 = _dataBuffer_WIRE_3_cf_exceptionVec_12 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_exceptionVec_13 = _dataBuffer_WIRE_3_cf_exceptionVec_13 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_exceptionVec_14 = _dataBuffer_WIRE_3_cf_exceptionVec_14 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_exceptionVec_15 = _dataBuffer_WIRE_3_cf_exceptionVec_15 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_intrVec_0 = _dataBuffer_WIRE_3_cf_intrVec_0 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_intrVec_1 = _dataBuffer_WIRE_3_cf_intrVec_1 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_intrVec_2 = _dataBuffer_WIRE_3_cf_intrVec_2 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_intrVec_3 = _dataBuffer_WIRE_3_cf_intrVec_3 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_intrVec_4 = _dataBuffer_WIRE_3_cf_intrVec_4 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_intrVec_5 = _dataBuffer_WIRE_3_cf_intrVec_5 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_intrVec_6 = _dataBuffer_WIRE_3_cf_intrVec_6 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_intrVec_7 = _dataBuffer_WIRE_3_cf_intrVec_7 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_intrVec_8 = _dataBuffer_WIRE_3_cf_intrVec_8 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_intrVec_9 = _dataBuffer_WIRE_3_cf_intrVec_9 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_intrVec_10 = _dataBuffer_WIRE_3_cf_intrVec_10 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_intrVec_11 = _dataBuffer_WIRE_3_cf_intrVec_11 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_cf_brIdx = _dataBuffer_WIRE_3_cf_brIdx @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    node _dataBuffer_WIRE_4_3_cf_crossPageIPFFix = _dataBuffer_WIRE_3_cf_crossPageIPFFix @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    skip
    node _dataBuffer_WIRE_4_3_ctrl_src1Type = _dataBuffer_WIRE_3_ctrl_src1Type @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_ctrl_src2Type = _dataBuffer_WIRE_3_ctrl_src2Type @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_ctrl_fuType = _dataBuffer_WIRE_3_ctrl_fuType @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_ctrl_fuOpType = _dataBuffer_WIRE_3_ctrl_fuOpType @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_ctrl_rfSrc1 = _dataBuffer_WIRE_3_ctrl_rfSrc1 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_ctrl_rfSrc2 = _dataBuffer_WIRE_3_ctrl_rfSrc2 @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_ctrl_rfWen = _dataBuffer_WIRE_3_ctrl_rfWen @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_ctrl_rfDest = _dataBuffer_WIRE_3_ctrl_rfDest @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_WIRE_4_3_ctrl_isNutCoreTrap = _dataBuffer_WIRE_3_ctrl_isNutCoreTrap @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    skip
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_WIRE_4_3_data_imm = _dataBuffer_WIRE_3_data_imm @[src/main/scala/utils/PipelineVector.scala 29:{37,37}]
    node _dataBuffer_ringBufferTail_data_imm = _GEN_1104 @[src/main/scala/utils/PipelineVector.scala 55:15]
    skip
    skip
    skip
    skip
    skip
    skip
    node _dataBuffer_ringBufferTail_ctrl_isNutCoreTrap = _GEN_1132 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_ctrl_rfDest = _GEN_1136 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_ctrl_rfWen = _GEN_1140 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_ctrl_rfSrc2 = _GEN_1144 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_ctrl_rfSrc1 = _GEN_1148 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_ctrl_fuOpType = _GEN_1152 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_ctrl_fuType = _GEN_1156 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_ctrl_src2Type = _GEN_1160 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_ctrl_src1Type = _GEN_1164 @[src/main/scala/utils/PipelineVector.scala 55:15]
    skip
    skip
    node _dataBuffer_ringBufferTail_cf_crossPageIPFFix = _GEN_1176 @[src/main/scala/utils/PipelineVector.scala 55:15]
    skip
    node _dataBuffer_ringBufferTail_cf_brIdx = _GEN_1184 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_intrVec_0 = _GEN_1188 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_intrVec_1 = _GEN_1192 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_intrVec_2 = _GEN_1196 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_intrVec_3 = _GEN_1200 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_intrVec_4 = _GEN_1204 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_intrVec_5 = _GEN_1208 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_intrVec_6 = _GEN_1212 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_intrVec_7 = _GEN_1216 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_intrVec_8 = _GEN_1220 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_intrVec_9 = _GEN_1224 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_intrVec_10 = _GEN_1228 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_intrVec_11 = _GEN_1232 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_exceptionVec_0 = _GEN_1236 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_exceptionVec_1 = _GEN_1240 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_exceptionVec_2 = _GEN_1244 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_exceptionVec_3 = _GEN_1248 @[src/main/scala/utils/PipelineVector.scala 55:15]
    skip
    node _dataBuffer_ringBufferTail_cf_exceptionVec_5 = _GEN_1256 @[src/main/scala/utils/PipelineVector.scala 55:15]
    skip
    node _dataBuffer_ringBufferTail_cf_exceptionVec_7 = _GEN_1264 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_exceptionVec_8 = _GEN_1268 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_exceptionVec_9 = _GEN_1272 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_exceptionVec_10 = _GEN_1276 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_exceptionVec_11 = _GEN_1280 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_exceptionVec_12 = _GEN_1284 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_exceptionVec_13 = _GEN_1288 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_exceptionVec_14 = _GEN_1292 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_exceptionVec_15 = _GEN_1296 @[src/main/scala/utils/PipelineVector.scala 55:15]
    skip
    skip
    skip
    node _dataBuffer_ringBufferTail_cf_pnpc = _GEN_1312 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_pc = _GEN_1316 @[src/main/scala/utils/PipelineVector.scala 55:15]
    node _dataBuffer_ringBufferTail_cf_instr = _GEN_1320 @[src/main/scala/utils/PipelineVector.scala 55:15]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io_imem_mem_req_valid <= io_imem_cache.io_out_mem_req_valid @[src/main/scala/nutcore/NutCore.scala 156:13]
    io_imem_mem_req_bits_addr <= io_imem_cache.io_out_mem_req_bits_addr @[src/main/scala/nutcore/NutCore.scala 156:13]
    io_imem_mem_req_bits_size <= io_imem_cache.io_out_mem_req_bits_size @[src/main/scala/nutcore/NutCore.scala 156:13]
    io_imem_mem_req_bits_cmd <= io_imem_cache.io_out_mem_req_bits_cmd @[src/main/scala/nutcore/NutCore.scala 156:13]
    io_imem_mem_req_bits_wmask <= io_imem_cache.io_out_mem_req_bits_wmask @[src/main/scala/nutcore/NutCore.scala 156:13]
    io_imem_mem_req_bits_wdata <= io_imem_cache.io_out_mem_req_bits_wdata @[src/main/scala/nutcore/NutCore.scala 156:13]
    io_imem_mem_resp_ready <= io_imem_cache.io_out_mem_resp_ready @[src/main/scala/nutcore/NutCore.scala 156:13]
    skip
    skip
    skip
    skip
    io_dmem_mem_req_valid <= io_dmem_cache.io_out_mem_req_valid @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_mem_req_bits_addr <= io_dmem_cache.io_out_mem_req_bits_addr @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_mem_req_bits_size <= io_dmem_cache.io_out_mem_req_bits_size @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_mem_req_bits_cmd <= io_dmem_cache.io_out_mem_req_bits_cmd @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_mem_req_bits_wmask <= io_dmem_cache.io_out_mem_req_bits_wmask @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_mem_req_bits_wdata <= io_dmem_cache.io_out_mem_req_bits_wdata @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_mem_resp_ready <= io_dmem_cache.io_out_mem_resp_ready @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_coh_req_ready <= io_dmem_cache.io_out_coh_req_ready @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_coh_resp_valid <= io_dmem_cache.io_out_coh_resp_valid @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_coh_resp_bits_cmd <= io_dmem_cache.io_out_coh_resp_bits_cmd @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_coh_resp_bits_rdata <= io_dmem_cache.io_out_coh_resp_bits_rdata @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_mmio_req_valid <= mmioXbar.io_out_req_valid @[src/main/scala/nutcore/NutCore.scala 170:13]
    io_mmio_req_bits_addr <= mmioXbar.io_out_req_bits_addr @[src/main/scala/nutcore/NutCore.scala 170:13]
    io_mmio_req_bits_size <= mmioXbar.io_out_req_bits_size @[src/main/scala/nutcore/NutCore.scala 170:13]
    io_mmio_req_bits_cmd <= mmioXbar.io_out_req_bits_cmd @[src/main/scala/nutcore/NutCore.scala 170:13]
    io_mmio_req_bits_wmask <= mmioXbar.io_out_req_bits_wmask @[src/main/scala/nutcore/NutCore.scala 170:13]
    io_mmio_req_bits_wdata <= mmioXbar.io_out_req_bits_wdata @[src/main/scala/nutcore/NutCore.scala 170:13]
    io_mmio_resp_ready <= mmioXbar.io_out_resp_ready @[src/main/scala/nutcore/NutCore.scala 170:13]
    io_frontend_req_ready <= dmemXbar.io_in_3_req_ready @[src/main/scala/nutcore/NutCore.scala 168:23]
    io_frontend_resp_valid <= dmemXbar.io_in_3_resp_valid @[src/main/scala/nutcore/NutCore.scala 168:23]
    io_frontend_resp_bits_cmd <= dmemXbar.io_in_3_resp_bits_cmd @[src/main/scala/nutcore/NutCore.scala 168:23]
    io_frontend_resp_bits_rdata <= dmemXbar.io_in_3_resp_bits_rdata @[src/main/scala/nutcore/NutCore.scala 168:23]
    _WIRE_0 <= frontend._WIRE_0
    frontend.clock <= clock
    frontend.reset <= reset
    frontend.io_imem_req_ready <= itlb.io_in_req_ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    frontend.io_imem_resp_valid <= itlb.io_in_resp_valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    skip
    frontend.io_imem_resp_bits_rdata <= itlb.io_in_resp_bits_rdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    frontend.io_imem_resp_bits_user <= itlb.io_in_resp_bits_user @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    frontend.io_out_0_ready <= _frontend_io_out_0_ready_T_1 @[src/main/scala/utils/PipelineVector.scala 50:15]
    frontend.io_out_1_ready <= _frontend_io_out_1_ready_T_1 @[src/main/scala/utils/PipelineVector.scala 51:15]
    frontend.io_redirect_target <= backend.io_redirect_target @[src/main/scala/nutcore/NutCore.scala 164:26]
    skip
    frontend.io_redirect_valid <= backend.io_redirect_valid @[src/main/scala/nutcore/NutCore.scala 164:26]
    frontend.io_ipf <= itlb.io_ipf @[src/main/scala/nutcore/NutCore.scala 155:21]
    frontend.REG_valid <= REG_valid
    frontend.REG_pc <= REG_pc
    frontend.REG_isMissPredict <= REG_isMissPredict
    frontend.REG_actualTarget <= REG_actualTarget
    frontend.REG_actualTaken <= REG_actualTaken
    frontend.REG_fuOpType <= REG_fuOpType
    frontend.REG_btbType <= REG_btbType
    frontend.REG_isRVC <= REG_isRVC
    frontend.DISPLAY_ENABLE <= DISPLAY_ENABLE
    frontend._WIRE_11 <= _WIRE_11
    frontend._WIRE_1_4 <= _WIRE_1_4
    frontend._WIRE_14 <= _WIRE_14
    frontend._WIRE_2_2 <= _WIRE_2_2
    backend.clock <= clock
    backend.reset <= reset
    backend.io_in_0_valid <= _backend_io_in_0_valid_T @[src/main/scala/utils/PipelineVector.scala 56:16]
    backend.io_in_0_bits_cf_instr <= _dataBuffer_ringBufferTail_cf_instr @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_pc <= _dataBuffer_ringBufferTail_cf_pc @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_pnpc <= _dataBuffer_ringBufferTail_cf_pnpc @[src/main/scala/utils/PipelineVector.scala 55:15]
    skip
    skip
    skip
    backend.io_in_0_bits_cf_exceptionVec_0 <= _dataBuffer_ringBufferTail_cf_exceptionVec_0 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_exceptionVec_1 <= _dataBuffer_ringBufferTail_cf_exceptionVec_1 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_exceptionVec_2 <= _dataBuffer_ringBufferTail_cf_exceptionVec_2 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_exceptionVec_3 <= _dataBuffer_ringBufferTail_cf_exceptionVec_3 @[src/main/scala/utils/PipelineVector.scala 55:15]
    skip
    backend.io_in_0_bits_cf_exceptionVec_5 <= _dataBuffer_ringBufferTail_cf_exceptionVec_5 @[src/main/scala/utils/PipelineVector.scala 55:15]
    skip
    backend.io_in_0_bits_cf_exceptionVec_7 <= _dataBuffer_ringBufferTail_cf_exceptionVec_7 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_exceptionVec_8 <= _dataBuffer_ringBufferTail_cf_exceptionVec_8 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_exceptionVec_9 <= _dataBuffer_ringBufferTail_cf_exceptionVec_9 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_exceptionVec_10 <= _dataBuffer_ringBufferTail_cf_exceptionVec_10 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_exceptionVec_11 <= _dataBuffer_ringBufferTail_cf_exceptionVec_11 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_exceptionVec_12 <= _dataBuffer_ringBufferTail_cf_exceptionVec_12 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_exceptionVec_13 <= _dataBuffer_ringBufferTail_cf_exceptionVec_13 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_exceptionVec_14 <= _dataBuffer_ringBufferTail_cf_exceptionVec_14 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_exceptionVec_15 <= _dataBuffer_ringBufferTail_cf_exceptionVec_15 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_intrVec_0 <= _dataBuffer_ringBufferTail_cf_intrVec_0 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_intrVec_1 <= _dataBuffer_ringBufferTail_cf_intrVec_1 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_intrVec_2 <= _dataBuffer_ringBufferTail_cf_intrVec_2 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_intrVec_3 <= _dataBuffer_ringBufferTail_cf_intrVec_3 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_intrVec_4 <= _dataBuffer_ringBufferTail_cf_intrVec_4 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_intrVec_5 <= _dataBuffer_ringBufferTail_cf_intrVec_5 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_intrVec_6 <= _dataBuffer_ringBufferTail_cf_intrVec_6 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_intrVec_7 <= _dataBuffer_ringBufferTail_cf_intrVec_7 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_intrVec_8 <= _dataBuffer_ringBufferTail_cf_intrVec_8 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_intrVec_9 <= _dataBuffer_ringBufferTail_cf_intrVec_9 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_intrVec_10 <= _dataBuffer_ringBufferTail_cf_intrVec_10 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_intrVec_11 <= _dataBuffer_ringBufferTail_cf_intrVec_11 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_cf_brIdx <= _dataBuffer_ringBufferTail_cf_brIdx @[src/main/scala/utils/PipelineVector.scala 55:15]
    skip
    backend.io_in_0_bits_cf_crossPageIPFFix <= _dataBuffer_ringBufferTail_cf_crossPageIPFFix @[src/main/scala/utils/PipelineVector.scala 55:15]
    skip
    skip
    backend.io_in_0_bits_ctrl_src1Type <= _dataBuffer_ringBufferTail_ctrl_src1Type @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_ctrl_src2Type <= _dataBuffer_ringBufferTail_ctrl_src2Type @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_ctrl_fuType <= _dataBuffer_ringBufferTail_ctrl_fuType @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_ctrl_fuOpType <= _dataBuffer_ringBufferTail_ctrl_fuOpType @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_ctrl_rfSrc1 <= _dataBuffer_ringBufferTail_ctrl_rfSrc1 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_ctrl_rfSrc2 <= _dataBuffer_ringBufferTail_ctrl_rfSrc2 @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_ctrl_rfWen <= _dataBuffer_ringBufferTail_ctrl_rfWen @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_ctrl_rfDest <= _dataBuffer_ringBufferTail_ctrl_rfDest @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_0_bits_ctrl_isNutCoreTrap <= _dataBuffer_ringBufferTail_ctrl_isNutCoreTrap @[src/main/scala/utils/PipelineVector.scala 55:15]
    skip
    skip
    skip
    skip
    skip
    skip
    backend.io_in_0_bits_data_imm <= _dataBuffer_ringBufferTail_data_imm @[src/main/scala/utils/PipelineVector.scala 55:15]
    backend.io_in_1_valid <= _backend_io_in_1_valid_T_1 @[src/main/scala/utils/PipelineVector.scala 61:16]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    backend.io_flush <= _backend_io_flush_T @[src/main/scala/nutcore/NutCore.scala 165:22]
    backend.io_dmem_req_ready <= dtlb.io_in_req_ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    backend.io_dmem_resp_valid <= dtlb.io_in_resp_valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    skip
    backend.io_dmem_resp_bits_rdata <= dtlb.io_in_resp_bits_rdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    skip
    skip
    skip
    backend.io_memMMU_dmem_loadPF <= dtlb.io_csrMMU_loadPF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 433:19]
    backend.io_memMMU_dmem_storePF <= dtlb.io_csrMMU_storePF @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 433:19]
    backend.io_memMMU_dmem_addr <= dtlb.io_csrMMU_addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 433:19]
    backend.io_extra_meip_0 <= io_extra_meip_0
    backend._WIRE_4 <= DISPLAY_ENABLE
    backend._WIRE_1_1 <= _WIRE_1_1
    backend._WIRE_7 <= _WIRE_7
    backend.io_extra_mtip <= io_extra_mtip
    backend._WIRE_2_2 <= _WIRE_2_2
    backend._WIRE_16 <= _WIRE_16
    backend._WIRE_17 <= _WIRE_17
    backend.r_0 <= r_0
    backend.io_extra_msip <= io_extra_msip
    dataBuffer_0_cf_instr <= mux(reset, _dataBuffer_WIRE_4_0_cf_instr, _GEN_880) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_pc <= mux(reset, _dataBuffer_WIRE_4_0_cf_pc, _GEN_884) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_pnpc <= mux(reset, _dataBuffer_WIRE_4_0_cf_pnpc, _GEN_888) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    skip
    skip
    dataBuffer_0_cf_exceptionVec_0 <= mux(reset, _dataBuffer_WIRE_4_0_cf_exceptionVec_0, _GEN_904) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_exceptionVec_1 <= mux(reset, _dataBuffer_WIRE_4_0_cf_exceptionVec_1, _GEN_908) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_exceptionVec_2 <= mux(reset, _dataBuffer_WIRE_4_0_cf_exceptionVec_2, _GEN_912) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_exceptionVec_3 <= mux(reset, _dataBuffer_WIRE_4_0_cf_exceptionVec_3, _GEN_916) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    dataBuffer_0_cf_exceptionVec_5 <= mux(reset, _dataBuffer_WIRE_4_0_cf_exceptionVec_5, _GEN_924) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    dataBuffer_0_cf_exceptionVec_7 <= mux(reset, _dataBuffer_WIRE_4_0_cf_exceptionVec_7, _GEN_932) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_exceptionVec_8 <= mux(reset, _dataBuffer_WIRE_4_0_cf_exceptionVec_8, _GEN_936) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_exceptionVec_9 <= mux(reset, _dataBuffer_WIRE_4_0_cf_exceptionVec_9, _GEN_940) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_exceptionVec_10 <= mux(reset, _dataBuffer_WIRE_4_0_cf_exceptionVec_10, _GEN_944) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_exceptionVec_11 <= mux(reset, _dataBuffer_WIRE_4_0_cf_exceptionVec_11, _GEN_948) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_exceptionVec_12 <= mux(reset, _dataBuffer_WIRE_4_0_cf_exceptionVec_12, _GEN_952) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_exceptionVec_13 <= mux(reset, _dataBuffer_WIRE_4_0_cf_exceptionVec_13, _GEN_956) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_exceptionVec_14 <= mux(reset, _dataBuffer_WIRE_4_0_cf_exceptionVec_14, _GEN_960) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_exceptionVec_15 <= mux(reset, _dataBuffer_WIRE_4_0_cf_exceptionVec_15, _GEN_964) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_intrVec_0 <= mux(reset, _dataBuffer_WIRE_4_0_cf_intrVec_0, _GEN_968) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_intrVec_1 <= mux(reset, _dataBuffer_WIRE_4_0_cf_intrVec_1, _GEN_972) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_intrVec_2 <= mux(reset, _dataBuffer_WIRE_4_0_cf_intrVec_2, _GEN_976) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_intrVec_3 <= mux(reset, _dataBuffer_WIRE_4_0_cf_intrVec_3, _GEN_980) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_intrVec_4 <= mux(reset, _dataBuffer_WIRE_4_0_cf_intrVec_4, _GEN_984) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_intrVec_5 <= mux(reset, _dataBuffer_WIRE_4_0_cf_intrVec_5, _GEN_988) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_intrVec_6 <= mux(reset, _dataBuffer_WIRE_4_0_cf_intrVec_6, _GEN_992) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_intrVec_7 <= mux(reset, _dataBuffer_WIRE_4_0_cf_intrVec_7, _GEN_996) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_intrVec_8 <= mux(reset, _dataBuffer_WIRE_4_0_cf_intrVec_8, _GEN_1000) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_intrVec_9 <= mux(reset, _dataBuffer_WIRE_4_0_cf_intrVec_9, _GEN_1004) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_intrVec_10 <= mux(reset, _dataBuffer_WIRE_4_0_cf_intrVec_10, _GEN_1008) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_intrVec_11 <= mux(reset, _dataBuffer_WIRE_4_0_cf_intrVec_11, _GEN_1012) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_cf_brIdx <= mux(reset, _dataBuffer_WIRE_4_0_cf_brIdx, _GEN_1016) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    dataBuffer_0_cf_crossPageIPFFix <= mux(reset, _dataBuffer_WIRE_4_0_cf_crossPageIPFFix, _GEN_1024) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    skip
    dataBuffer_0_ctrl_src1Type <= mux(reset, _dataBuffer_WIRE_4_0_ctrl_src1Type, _GEN_1036) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_ctrl_src2Type <= mux(reset, _dataBuffer_WIRE_4_0_ctrl_src2Type, _GEN_1040) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_ctrl_fuType <= mux(reset, _dataBuffer_WIRE_4_0_ctrl_fuType, _GEN_1044) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_ctrl_fuOpType <= mux(reset, _dataBuffer_WIRE_4_0_ctrl_fuOpType, _GEN_1048) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_ctrl_rfSrc1 <= mux(reset, _dataBuffer_WIRE_4_0_ctrl_rfSrc1, _GEN_1052) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_ctrl_rfSrc2 <= mux(reset, _dataBuffer_WIRE_4_0_ctrl_rfSrc2, _GEN_1056) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_ctrl_rfWen <= mux(reset, _dataBuffer_WIRE_4_0_ctrl_rfWen, _GEN_1060) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_ctrl_rfDest <= mux(reset, _dataBuffer_WIRE_4_0_ctrl_rfDest, _GEN_1064) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_0_ctrl_isNutCoreTrap <= mux(reset, _dataBuffer_WIRE_4_0_ctrl_isNutCoreTrap, _GEN_1068) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    skip
    skip
    skip
    skip
    skip
    dataBuffer_0_data_imm <= mux(reset, _dataBuffer_WIRE_4_0_data_imm, _GEN_1096) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_instr <= mux(reset, _dataBuffer_WIRE_4_1_cf_instr, _GEN_881) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_pc <= mux(reset, _dataBuffer_WIRE_4_1_cf_pc, _GEN_885) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_pnpc <= mux(reset, _dataBuffer_WIRE_4_1_cf_pnpc, _GEN_889) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    skip
    skip
    dataBuffer_1_cf_exceptionVec_0 <= mux(reset, _dataBuffer_WIRE_4_1_cf_exceptionVec_0, _GEN_905) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_exceptionVec_1 <= mux(reset, _dataBuffer_WIRE_4_1_cf_exceptionVec_1, _GEN_909) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_exceptionVec_2 <= mux(reset, _dataBuffer_WIRE_4_1_cf_exceptionVec_2, _GEN_913) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_exceptionVec_3 <= mux(reset, _dataBuffer_WIRE_4_1_cf_exceptionVec_3, _GEN_917) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    dataBuffer_1_cf_exceptionVec_5 <= mux(reset, _dataBuffer_WIRE_4_1_cf_exceptionVec_5, _GEN_925) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    dataBuffer_1_cf_exceptionVec_7 <= mux(reset, _dataBuffer_WIRE_4_1_cf_exceptionVec_7, _GEN_933) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_exceptionVec_8 <= mux(reset, _dataBuffer_WIRE_4_1_cf_exceptionVec_8, _GEN_937) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_exceptionVec_9 <= mux(reset, _dataBuffer_WIRE_4_1_cf_exceptionVec_9, _GEN_941) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_exceptionVec_10 <= mux(reset, _dataBuffer_WIRE_4_1_cf_exceptionVec_10, _GEN_945) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_exceptionVec_11 <= mux(reset, _dataBuffer_WIRE_4_1_cf_exceptionVec_11, _GEN_949) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_exceptionVec_12 <= mux(reset, _dataBuffer_WIRE_4_1_cf_exceptionVec_12, _GEN_953) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_exceptionVec_13 <= mux(reset, _dataBuffer_WIRE_4_1_cf_exceptionVec_13, _GEN_957) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_exceptionVec_14 <= mux(reset, _dataBuffer_WIRE_4_1_cf_exceptionVec_14, _GEN_961) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_exceptionVec_15 <= mux(reset, _dataBuffer_WIRE_4_1_cf_exceptionVec_15, _GEN_965) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_intrVec_0 <= mux(reset, _dataBuffer_WIRE_4_1_cf_intrVec_0, _GEN_969) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_intrVec_1 <= mux(reset, _dataBuffer_WIRE_4_1_cf_intrVec_1, _GEN_973) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_intrVec_2 <= mux(reset, _dataBuffer_WIRE_4_1_cf_intrVec_2, _GEN_977) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_intrVec_3 <= mux(reset, _dataBuffer_WIRE_4_1_cf_intrVec_3, _GEN_981) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_intrVec_4 <= mux(reset, _dataBuffer_WIRE_4_1_cf_intrVec_4, _GEN_985) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_intrVec_5 <= mux(reset, _dataBuffer_WIRE_4_1_cf_intrVec_5, _GEN_989) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_intrVec_6 <= mux(reset, _dataBuffer_WIRE_4_1_cf_intrVec_6, _GEN_993) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_intrVec_7 <= mux(reset, _dataBuffer_WIRE_4_1_cf_intrVec_7, _GEN_997) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_intrVec_8 <= mux(reset, _dataBuffer_WIRE_4_1_cf_intrVec_8, _GEN_1001) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_intrVec_9 <= mux(reset, _dataBuffer_WIRE_4_1_cf_intrVec_9, _GEN_1005) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_intrVec_10 <= mux(reset, _dataBuffer_WIRE_4_1_cf_intrVec_10, _GEN_1009) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_intrVec_11 <= mux(reset, _dataBuffer_WIRE_4_1_cf_intrVec_11, _GEN_1013) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_cf_brIdx <= mux(reset, _dataBuffer_WIRE_4_1_cf_brIdx, _GEN_1017) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    dataBuffer_1_cf_crossPageIPFFix <= mux(reset, _dataBuffer_WIRE_4_1_cf_crossPageIPFFix, _GEN_1025) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    skip
    dataBuffer_1_ctrl_src1Type <= mux(reset, _dataBuffer_WIRE_4_1_ctrl_src1Type, _GEN_1037) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_ctrl_src2Type <= mux(reset, _dataBuffer_WIRE_4_1_ctrl_src2Type, _GEN_1041) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_ctrl_fuType <= mux(reset, _dataBuffer_WIRE_4_1_ctrl_fuType, _GEN_1045) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_ctrl_fuOpType <= mux(reset, _dataBuffer_WIRE_4_1_ctrl_fuOpType, _GEN_1049) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_ctrl_rfSrc1 <= mux(reset, _dataBuffer_WIRE_4_1_ctrl_rfSrc1, _GEN_1053) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_ctrl_rfSrc2 <= mux(reset, _dataBuffer_WIRE_4_1_ctrl_rfSrc2, _GEN_1057) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_ctrl_rfWen <= mux(reset, _dataBuffer_WIRE_4_1_ctrl_rfWen, _GEN_1061) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_ctrl_rfDest <= mux(reset, _dataBuffer_WIRE_4_1_ctrl_rfDest, _GEN_1065) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_1_ctrl_isNutCoreTrap <= mux(reset, _dataBuffer_WIRE_4_1_ctrl_isNutCoreTrap, _GEN_1069) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    skip
    skip
    skip
    skip
    skip
    dataBuffer_1_data_imm <= mux(reset, _dataBuffer_WIRE_4_1_data_imm, _GEN_1097) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_instr <= mux(reset, _dataBuffer_WIRE_4_2_cf_instr, _GEN_882) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_pc <= mux(reset, _dataBuffer_WIRE_4_2_cf_pc, _GEN_886) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_pnpc <= mux(reset, _dataBuffer_WIRE_4_2_cf_pnpc, _GEN_890) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    skip
    skip
    dataBuffer_2_cf_exceptionVec_0 <= mux(reset, _dataBuffer_WIRE_4_2_cf_exceptionVec_0, _GEN_906) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_exceptionVec_1 <= mux(reset, _dataBuffer_WIRE_4_2_cf_exceptionVec_1, _GEN_910) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_exceptionVec_2 <= mux(reset, _dataBuffer_WIRE_4_2_cf_exceptionVec_2, _GEN_914) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_exceptionVec_3 <= mux(reset, _dataBuffer_WIRE_4_2_cf_exceptionVec_3, _GEN_918) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    dataBuffer_2_cf_exceptionVec_5 <= mux(reset, _dataBuffer_WIRE_4_2_cf_exceptionVec_5, _GEN_926) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    dataBuffer_2_cf_exceptionVec_7 <= mux(reset, _dataBuffer_WIRE_4_2_cf_exceptionVec_7, _GEN_934) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_exceptionVec_8 <= mux(reset, _dataBuffer_WIRE_4_2_cf_exceptionVec_8, _GEN_938) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_exceptionVec_9 <= mux(reset, _dataBuffer_WIRE_4_2_cf_exceptionVec_9, _GEN_942) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_exceptionVec_10 <= mux(reset, _dataBuffer_WIRE_4_2_cf_exceptionVec_10, _GEN_946) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_exceptionVec_11 <= mux(reset, _dataBuffer_WIRE_4_2_cf_exceptionVec_11, _GEN_950) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_exceptionVec_12 <= mux(reset, _dataBuffer_WIRE_4_2_cf_exceptionVec_12, _GEN_954) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_exceptionVec_13 <= mux(reset, _dataBuffer_WIRE_4_2_cf_exceptionVec_13, _GEN_958) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_exceptionVec_14 <= mux(reset, _dataBuffer_WIRE_4_2_cf_exceptionVec_14, _GEN_962) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_exceptionVec_15 <= mux(reset, _dataBuffer_WIRE_4_2_cf_exceptionVec_15, _GEN_966) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_intrVec_0 <= mux(reset, _dataBuffer_WIRE_4_2_cf_intrVec_0, _GEN_970) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_intrVec_1 <= mux(reset, _dataBuffer_WIRE_4_2_cf_intrVec_1, _GEN_974) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_intrVec_2 <= mux(reset, _dataBuffer_WIRE_4_2_cf_intrVec_2, _GEN_978) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_intrVec_3 <= mux(reset, _dataBuffer_WIRE_4_2_cf_intrVec_3, _GEN_982) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_intrVec_4 <= mux(reset, _dataBuffer_WIRE_4_2_cf_intrVec_4, _GEN_986) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_intrVec_5 <= mux(reset, _dataBuffer_WIRE_4_2_cf_intrVec_5, _GEN_990) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_intrVec_6 <= mux(reset, _dataBuffer_WIRE_4_2_cf_intrVec_6, _GEN_994) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_intrVec_7 <= mux(reset, _dataBuffer_WIRE_4_2_cf_intrVec_7, _GEN_998) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_intrVec_8 <= mux(reset, _dataBuffer_WIRE_4_2_cf_intrVec_8, _GEN_1002) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_intrVec_9 <= mux(reset, _dataBuffer_WIRE_4_2_cf_intrVec_9, _GEN_1006) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_intrVec_10 <= mux(reset, _dataBuffer_WIRE_4_2_cf_intrVec_10, _GEN_1010) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_intrVec_11 <= mux(reset, _dataBuffer_WIRE_4_2_cf_intrVec_11, _GEN_1014) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_cf_brIdx <= mux(reset, _dataBuffer_WIRE_4_2_cf_brIdx, _GEN_1018) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    dataBuffer_2_cf_crossPageIPFFix <= mux(reset, _dataBuffer_WIRE_4_2_cf_crossPageIPFFix, _GEN_1026) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    skip
    dataBuffer_2_ctrl_src1Type <= mux(reset, _dataBuffer_WIRE_4_2_ctrl_src1Type, _GEN_1038) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_ctrl_src2Type <= mux(reset, _dataBuffer_WIRE_4_2_ctrl_src2Type, _GEN_1042) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_ctrl_fuType <= mux(reset, _dataBuffer_WIRE_4_2_ctrl_fuType, _GEN_1046) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_ctrl_fuOpType <= mux(reset, _dataBuffer_WIRE_4_2_ctrl_fuOpType, _GEN_1050) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_ctrl_rfSrc1 <= mux(reset, _dataBuffer_WIRE_4_2_ctrl_rfSrc1, _GEN_1054) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_ctrl_rfSrc2 <= mux(reset, _dataBuffer_WIRE_4_2_ctrl_rfSrc2, _GEN_1058) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_ctrl_rfWen <= mux(reset, _dataBuffer_WIRE_4_2_ctrl_rfWen, _GEN_1062) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_ctrl_rfDest <= mux(reset, _dataBuffer_WIRE_4_2_ctrl_rfDest, _GEN_1066) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_2_ctrl_isNutCoreTrap <= mux(reset, _dataBuffer_WIRE_4_2_ctrl_isNutCoreTrap, _GEN_1070) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    skip
    skip
    skip
    skip
    skip
    dataBuffer_2_data_imm <= mux(reset, _dataBuffer_WIRE_4_2_data_imm, _GEN_1098) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_instr <= mux(reset, _dataBuffer_WIRE_4_3_cf_instr, _GEN_883) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_pc <= mux(reset, _dataBuffer_WIRE_4_3_cf_pc, _GEN_887) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_pnpc <= mux(reset, _dataBuffer_WIRE_4_3_cf_pnpc, _GEN_891) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    skip
    skip
    dataBuffer_3_cf_exceptionVec_0 <= mux(reset, _dataBuffer_WIRE_4_3_cf_exceptionVec_0, _GEN_907) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_exceptionVec_1 <= mux(reset, _dataBuffer_WIRE_4_3_cf_exceptionVec_1, _GEN_911) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_exceptionVec_2 <= mux(reset, _dataBuffer_WIRE_4_3_cf_exceptionVec_2, _GEN_915) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_exceptionVec_3 <= mux(reset, _dataBuffer_WIRE_4_3_cf_exceptionVec_3, _GEN_919) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    dataBuffer_3_cf_exceptionVec_5 <= mux(reset, _dataBuffer_WIRE_4_3_cf_exceptionVec_5, _GEN_927) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    dataBuffer_3_cf_exceptionVec_7 <= mux(reset, _dataBuffer_WIRE_4_3_cf_exceptionVec_7, _GEN_935) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_exceptionVec_8 <= mux(reset, _dataBuffer_WIRE_4_3_cf_exceptionVec_8, _GEN_939) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_exceptionVec_9 <= mux(reset, _dataBuffer_WIRE_4_3_cf_exceptionVec_9, _GEN_943) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_exceptionVec_10 <= mux(reset, _dataBuffer_WIRE_4_3_cf_exceptionVec_10, _GEN_947) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_exceptionVec_11 <= mux(reset, _dataBuffer_WIRE_4_3_cf_exceptionVec_11, _GEN_951) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_exceptionVec_12 <= mux(reset, _dataBuffer_WIRE_4_3_cf_exceptionVec_12, _GEN_955) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_exceptionVec_13 <= mux(reset, _dataBuffer_WIRE_4_3_cf_exceptionVec_13, _GEN_959) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_exceptionVec_14 <= mux(reset, _dataBuffer_WIRE_4_3_cf_exceptionVec_14, _GEN_963) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_exceptionVec_15 <= mux(reset, _dataBuffer_WIRE_4_3_cf_exceptionVec_15, _GEN_967) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_intrVec_0 <= mux(reset, _dataBuffer_WIRE_4_3_cf_intrVec_0, _GEN_971) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_intrVec_1 <= mux(reset, _dataBuffer_WIRE_4_3_cf_intrVec_1, _GEN_975) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_intrVec_2 <= mux(reset, _dataBuffer_WIRE_4_3_cf_intrVec_2, _GEN_979) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_intrVec_3 <= mux(reset, _dataBuffer_WIRE_4_3_cf_intrVec_3, _GEN_983) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_intrVec_4 <= mux(reset, _dataBuffer_WIRE_4_3_cf_intrVec_4, _GEN_987) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_intrVec_5 <= mux(reset, _dataBuffer_WIRE_4_3_cf_intrVec_5, _GEN_991) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_intrVec_6 <= mux(reset, _dataBuffer_WIRE_4_3_cf_intrVec_6, _GEN_995) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_intrVec_7 <= mux(reset, _dataBuffer_WIRE_4_3_cf_intrVec_7, _GEN_999) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_intrVec_8 <= mux(reset, _dataBuffer_WIRE_4_3_cf_intrVec_8, _GEN_1003) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_intrVec_9 <= mux(reset, _dataBuffer_WIRE_4_3_cf_intrVec_9, _GEN_1007) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_intrVec_10 <= mux(reset, _dataBuffer_WIRE_4_3_cf_intrVec_10, _GEN_1011) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_intrVec_11 <= mux(reset, _dataBuffer_WIRE_4_3_cf_intrVec_11, _GEN_1015) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_cf_brIdx <= mux(reset, _dataBuffer_WIRE_4_3_cf_brIdx, _GEN_1019) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    dataBuffer_3_cf_crossPageIPFFix <= mux(reset, _dataBuffer_WIRE_4_3_cf_crossPageIPFFix, _GEN_1027) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    skip
    dataBuffer_3_ctrl_src1Type <= mux(reset, _dataBuffer_WIRE_4_3_ctrl_src1Type, _GEN_1039) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_ctrl_src2Type <= mux(reset, _dataBuffer_WIRE_4_3_ctrl_src2Type, _GEN_1043) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_ctrl_fuType <= mux(reset, _dataBuffer_WIRE_4_3_ctrl_fuType, _GEN_1047) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_ctrl_fuOpType <= mux(reset, _dataBuffer_WIRE_4_3_ctrl_fuOpType, _GEN_1051) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_ctrl_rfSrc1 <= mux(reset, _dataBuffer_WIRE_4_3_ctrl_rfSrc1, _GEN_1055) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_ctrl_rfSrc2 <= mux(reset, _dataBuffer_WIRE_4_3_ctrl_rfSrc2, _GEN_1059) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_ctrl_rfWen <= mux(reset, _dataBuffer_WIRE_4_3_ctrl_rfWen, _GEN_1063) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_ctrl_rfDest <= mux(reset, _dataBuffer_WIRE_4_3_ctrl_rfDest, _GEN_1067) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    dataBuffer_3_ctrl_isNutCoreTrap <= mux(reset, _dataBuffer_WIRE_4_3_ctrl_isNutCoreTrap, _GEN_1071) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    skip
    skip
    skip
    skip
    skip
    skip
    dataBuffer_3_data_imm <= mux(reset, _dataBuffer_WIRE_4_3_data_imm, _GEN_1099) @[src/main/scala/utils/PipelineVector.scala 29:{29,29}]
    ringBufferHead <= mux(reset, UInt<2>("h0"), _GEN_1542) @[src/main/scala/utils/PipelineVector.scala 30:{33,33}]
    ringBufferTail <= mux(reset, UInt<2>("h0"), _GEN_1543) @[src/main/scala/utils/PipelineVector.scala 31:{33,33}]
    mmioXbar.clock <= clock
    mmioXbar.reset <= reset
    mmioXbar.io_in_0_req_valid <= io_imem_cache.io_mmio_req_valid @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    mmioXbar.io_in_0_req_bits_addr <= io_imem_cache.io_mmio_req_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    mmioXbar.io_in_0_req_bits_size <= io_imem_cache.io_mmio_req_bits_size @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    mmioXbar.io_in_0_req_bits_cmd <= io_imem_cache.io_mmio_req_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    mmioXbar.io_in_0_req_bits_wmask <= io_imem_cache.io_mmio_req_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    mmioXbar.io_in_0_req_bits_wdata <= io_imem_cache.io_mmio_req_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    mmioXbar.io_in_0_resp_ready <= io_imem_cache.io_mmio_resp_ready @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    mmioXbar.io_in_1_req_valid <= io_dmem_cache.io_mmio_req_valid @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    mmioXbar.io_in_1_req_bits_addr <= io_dmem_cache.io_mmio_req_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    mmioXbar.io_in_1_req_bits_size <= io_dmem_cache.io_mmio_req_bits_size @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    mmioXbar.io_in_1_req_bits_cmd <= io_dmem_cache.io_mmio_req_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    mmioXbar.io_in_1_req_bits_wmask <= io_dmem_cache.io_mmio_req_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    mmioXbar.io_in_1_req_bits_wdata <= io_dmem_cache.io_mmio_req_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    mmioXbar.io_in_1_resp_ready <= io_dmem_cache.io_mmio_resp_ready @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    mmioXbar.io_out_req_ready <= io_mmio_req_ready @[src/main/scala/nutcore/NutCore.scala 170:13]
    mmioXbar.io_out_resp_valid <= io_mmio_resp_valid @[src/main/scala/nutcore/NutCore.scala 170:13]
    mmioXbar.io_out_resp_bits_cmd <= io_mmio_resp_bits_cmd @[src/main/scala/nutcore/NutCore.scala 170:13]
    mmioXbar.io_out_resp_bits_rdata <= io_mmio_resp_bits_rdata @[src/main/scala/nutcore/NutCore.scala 170:13]
    dmemXbar.clock <= clock
    dmemXbar.reset <= reset
    dmemXbar.io_in_0_req_valid <= dtlb.io_out_req_valid @[src/main/scala/nutcore/NutCore.scala 160:23]
    dmemXbar.io_in_0_req_bits_addr <= dtlb.io_out_req_bits_addr @[src/main/scala/nutcore/NutCore.scala 160:23]
    dmemXbar.io_in_0_req_bits_size <= dtlb.io_out_req_bits_size @[src/main/scala/nutcore/NutCore.scala 160:23]
    dmemXbar.io_in_0_req_bits_cmd <= dtlb.io_out_req_bits_cmd @[src/main/scala/nutcore/NutCore.scala 160:23]
    dmemXbar.io_in_0_req_bits_wmask <= dtlb.io_out_req_bits_wmask @[src/main/scala/nutcore/NutCore.scala 160:23]
    dmemXbar.io_in_0_req_bits_wdata <= dtlb.io_out_req_bits_wdata @[src/main/scala/nutcore/NutCore.scala 160:23]
    dmemXbar.io_in_0_resp_ready <= dtlb.io_out_resp_ready @[src/main/scala/nutcore/NutCore.scala 160:23]
    dmemXbar.io_in_1_req_valid <= itlb.io_mem_req_valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    dmemXbar.io_in_1_req_bits_addr <= itlb.io_mem_req_bits_addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    dmemXbar.io_in_1_req_bits_size <= itlb.io_mem_req_bits_size @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    dmemXbar.io_in_1_req_bits_cmd <= itlb.io_mem_req_bits_cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    dmemXbar.io_in_1_req_bits_wmask <= itlb.io_mem_req_bits_wmask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    dmemXbar.io_in_1_req_bits_wdata <= itlb.io_mem_req_bits_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    dmemXbar.io_in_1_resp_ready <= itlb.io_mem_resp_ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    dmemXbar.io_in_2_req_valid <= dtlb.io_mem_req_valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    dmemXbar.io_in_2_req_bits_addr <= dtlb.io_mem_req_bits_addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    dmemXbar.io_in_2_req_bits_size <= dtlb.io_mem_req_bits_size @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    dmemXbar.io_in_2_req_bits_cmd <= dtlb.io_mem_req_bits_cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    dmemXbar.io_in_2_req_bits_wmask <= dtlb.io_mem_req_bits_wmask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    dmemXbar.io_in_2_req_bits_wdata <= dtlb.io_mem_req_bits_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    dmemXbar.io_in_2_resp_ready <= dtlb.io_mem_resp_ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    dmemXbar.io_in_3_req_valid <= io_frontend_req_valid @[src/main/scala/nutcore/NutCore.scala 168:23]
    dmemXbar.io_in_3_req_bits_addr <= io_frontend_req_bits_addr @[src/main/scala/nutcore/NutCore.scala 168:23]
    dmemXbar.io_in_3_req_bits_size <= io_frontend_req_bits_size @[src/main/scala/nutcore/NutCore.scala 168:23]
    dmemXbar.io_in_3_req_bits_cmd <= io_frontend_req_bits_cmd @[src/main/scala/nutcore/NutCore.scala 168:23]
    dmemXbar.io_in_3_req_bits_wmask <= io_frontend_req_bits_wmask @[src/main/scala/nutcore/NutCore.scala 168:23]
    dmemXbar.io_in_3_req_bits_wdata <= io_frontend_req_bits_wdata @[src/main/scala/nutcore/NutCore.scala 168:23]
    dmemXbar.io_in_3_resp_ready <= io_frontend_resp_ready @[src/main/scala/nutcore/NutCore.scala 168:23]
    dmemXbar.io_out_req_ready <= io_dmem_cache.io_in_req_ready @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    dmemXbar.io_out_resp_valid <= io_dmem_cache.io_in_resp_valid @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    dmemXbar.io_out_resp_bits_cmd <= io_dmem_cache.io_in_resp_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    dmemXbar.io_out_resp_bits_rdata <= io_dmem_cache.io_in_resp_bits_rdata @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    itlb.clock <= clock
    itlb.reset <= reset
    itlb.io_in_req_valid <= frontend.io_imem_req_valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    itlb.io_in_req_bits_addr <= frontend.io_imem_req_bits_addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    itlb.io_in_req_bits_size <= frontend.io_imem_req_bits_size @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    itlb.io_in_req_bits_cmd <= frontend.io_imem_req_bits_cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    itlb.io_in_req_bits_wmask <= frontend.io_imem_req_bits_wmask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    itlb.io_in_req_bits_wdata <= frontend.io_imem_req_bits_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    itlb.io_in_req_bits_user <= frontend.io_imem_req_bits_user @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    itlb.io_in_resp_ready <= frontend.io_imem_resp_ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    itlb.io_out_req_ready <= io_imem_cache.io_in_req_ready @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    itlb.io_out_resp_valid <= io_imem_cache.io_in_resp_valid @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    itlb.io_out_resp_bits_cmd <= io_imem_cache.io_in_resp_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    itlb.io_out_resp_bits_rdata <= io_imem_cache.io_in_resp_bits_rdata @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    itlb.io_out_resp_bits_user <= io_imem_cache.io_in_resp_bits_user @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    itlb.io_mem_req_ready <= dmemXbar.io_in_1_req_ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    itlb.io_mem_resp_valid <= dmemXbar.io_in_1_resp_valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    itlb.io_mem_resp_bits_cmd <= dmemXbar.io_in_1_resp_bits_cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    itlb.io_mem_resp_bits_rdata <= dmemXbar.io_in_1_resp_bits_rdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    itlb.io_flush <= _T_13 @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 432:18]
    itlb.io_csrMMU_priviledgeMode <= backend.io_memMMU_imem_priviledgeMode @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 433:19]
    itlb.io_csrMMU_status_sum <= backend.io_memMMU_imem_status_sum @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 433:19]
    itlb.io_csrMMU_status_mxr <= backend.io_memMMU_imem_status_mxr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 433:19]
    itlb.io_cacheEmpty <= io_imem_cache.io_empty @[src/main/scala/nutcore/mem/Cache.scala 676:11]
    itlb.CSRSATP <= satp
    itlb.DISPLAY_ENABLE <= DISPLAY_ENABLE
    itlb.MOUFlushTLB <= _WIRE_1_4
    io_imem_cache.clock <= clock
    io_imem_cache.reset <= reset
    io_imem_cache.io_in_req_valid <= itlb.io_out_req_valid @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    io_imem_cache.io_in_req_bits_addr <= itlb.io_out_req_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    io_imem_cache.io_in_req_bits_size <= itlb.io_out_req_bits_size @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    io_imem_cache.io_in_req_bits_cmd <= itlb.io_out_req_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    io_imem_cache.io_in_req_bits_wmask <= itlb.io_out_req_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    io_imem_cache.io_in_req_bits_wdata <= itlb.io_out_req_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    io_imem_cache.io_in_req_bits_user <= itlb.io_out_req_bits_user @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    io_imem_cache.io_in_resp_ready <= itlb.io_out_resp_ready @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    io_imem_cache.io_flush <= _io_imem_T_3 @[src/main/scala/nutcore/mem/Cache.scala 673:20]
    io_imem_cache.io_out_mem_req_ready <= io_imem_mem_req_ready @[src/main/scala/nutcore/NutCore.scala 156:13]
    io_imem_cache.io_out_mem_resp_valid <= io_imem_mem_resp_valid @[src/main/scala/nutcore/NutCore.scala 156:13]
    io_imem_cache.io_out_mem_resp_bits_cmd <= io_imem_mem_resp_bits_cmd @[src/main/scala/nutcore/NutCore.scala 156:13]
    io_imem_cache.io_out_mem_resp_bits_rdata <= io_imem_mem_resp_bits_rdata @[src/main/scala/nutcore/NutCore.scala 156:13]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io_imem_cache.io_mmio_req_ready <= mmioXbar.io_in_0_req_ready @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    io_imem_cache.io_mmio_resp_valid <= mmioXbar.io_in_0_resp_valid @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    skip
    io_imem_cache.io_mmio_resp_bits_rdata <= mmioXbar.io_in_0_resp_bits_rdata @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    io_imem_cache.DISPLAY_ENABLE <= DISPLAY_ENABLE
    io_imem_cache.MOUFlushICache <= _WIRE_11
    dtlb.clock <= clock
    dtlb.reset <= reset
    dtlb.io_in_req_valid <= backend.io_dmem_req_valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    dtlb.io_in_req_bits_addr <= backend.io_dmem_req_bits_addr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    dtlb.io_in_req_bits_size <= backend.io_dmem_req_bits_size @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    dtlb.io_in_req_bits_cmd <= backend.io_dmem_req_bits_cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    dtlb.io_in_req_bits_wmask <= backend.io_dmem_req_bits_wmask @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    dtlb.io_in_req_bits_wdata <= backend.io_dmem_req_bits_wdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    dtlb.io_in_resp_ready <= backend.io_dmem_resp_ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 430:15]
    dtlb.io_out_req_ready <= dmemXbar.io_in_0_req_ready @[src/main/scala/nutcore/NutCore.scala 160:23]
    dtlb.io_out_resp_valid <= dmemXbar.io_in_0_resp_valid @[src/main/scala/nutcore/NutCore.scala 160:23]
    dtlb.io_out_resp_bits_cmd <= dmemXbar.io_in_0_resp_bits_cmd @[src/main/scala/nutcore/NutCore.scala 160:23]
    dtlb.io_out_resp_bits_rdata <= dmemXbar.io_in_0_resp_bits_rdata @[src/main/scala/nutcore/NutCore.scala 160:23]
    dtlb.io_mem_req_ready <= dmemXbar.io_in_2_req_ready @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    dtlb.io_mem_resp_valid <= dmemXbar.io_in_2_resp_valid @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    dtlb.io_mem_resp_bits_cmd <= dmemXbar.io_in_2_resp_bits_cmd @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    dtlb.io_mem_resp_bits_rdata <= dmemXbar.io_in_2_resp_bits_rdata @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 431:16]
    dtlb.io_flush <= UInt<1>("h0") @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 432:18]
    dtlb.io_csrMMU_priviledgeMode <= backend.io_memMMU_dmem_priviledgeMode @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 433:19]
    dtlb.io_csrMMU_status_sum <= backend.io_memMMU_dmem_status_sum @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 433:19]
    dtlb.io_csrMMU_status_mxr <= backend.io_memMMU_dmem_status_mxr @[src/main/scala/nutcore/mem/EmbeddedTLB.scala 433:19]
    dtlb.io_cacheEmpty <= io_dmem_cache.io_empty @[src/main/scala/nutcore/mem/Cache.scala 676:11]
    dtlb._WIRE_4 <= _WIRE_1
    dtlb.CSRSATP <= satp
    dtlb.DISPLAY_ENABLE <= DISPLAY_ENABLE
    dtlb.MOUFlushTLB <= _WIRE_1_4
    io_dmem_cache.clock <= clock
    io_dmem_cache.reset <= reset
    io_dmem_cache.io_in_req_valid <= dmemXbar.io_out_req_valid @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    io_dmem_cache.io_in_req_bits_addr <= dmemXbar.io_out_req_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    io_dmem_cache.io_in_req_bits_size <= dmemXbar.io_out_req_bits_size @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    io_dmem_cache.io_in_req_bits_cmd <= dmemXbar.io_out_req_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    io_dmem_cache.io_in_req_bits_wmask <= dmemXbar.io_out_req_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    io_dmem_cache.io_in_req_bits_wdata <= dmemXbar.io_out_req_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    io_dmem_cache.io_in_resp_ready <= dmemXbar.io_out_resp_ready @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    io_dmem_cache.io_flush <= UInt<2>("h0") @[src/main/scala/nutcore/mem/Cache.scala 673:20]
    io_dmem_cache.io_out_mem_req_ready <= io_dmem_mem_req_ready @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_cache.io_out_mem_resp_valid <= io_dmem_mem_resp_valid @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_cache.io_out_mem_resp_bits_cmd <= io_dmem_mem_resp_bits_cmd @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_cache.io_out_mem_resp_bits_rdata <= io_dmem_mem_resp_bits_rdata @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_cache.io_out_coh_req_valid <= io_dmem_coh_req_valid @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_cache.io_out_coh_req_bits_addr <= io_dmem_coh_req_bits_addr @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_cache.io_out_coh_req_bits_size <= io_dmem_coh_req_bits_size @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_cache.io_out_coh_req_bits_cmd <= io_dmem_coh_req_bits_cmd @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_cache.io_out_coh_req_bits_wmask <= io_dmem_coh_req_bits_wmask @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_cache.io_out_coh_req_bits_wdata <= io_dmem_coh_req_bits_wdata @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_cache.io_out_coh_resp_ready <= io_dmem_coh_resp_ready @[src/main/scala/nutcore/NutCore.scala 161:13]
    io_dmem_cache.io_mmio_req_ready <= mmioXbar.io_in_1_req_ready @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    io_dmem_cache.io_mmio_resp_valid <= mmioXbar.io_in_1_resp_valid @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    skip
    io_dmem_cache.io_mmio_resp_bits_rdata <= mmioXbar.io_in_1_resp_bits_rdata @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    io_dmem_cache.DISPLAY_ENABLE <= DISPLAY_ENABLE
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T_5), _T_11), UInt<1>("h1")), "[DPQ] size %x head %x tail %x enq %x deq %x\n", _T_9, ringBufferHead, ringBufferTail, enqueueSize, dequeueSize) : printf @[src/main/scala/utils/PipelineVector.scala 77:15]
    printf(clock, and(and(and(UInt<1>("h1"), _T_14), _T_16), UInt<1>("h1")), "[%d] NutCore: ", c) : printf_1 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_14), _T_18), UInt<1>("h1")), "------------------------ BACKEND ------------------------\n") : printf_2 @[src/main/scala/utils/Debug.scala 57:13]

  module CoherenceManager :
    input clock : Clock
    input reset : UInt<1>
    output io_in_req_ready : UInt<1> @[src/main/scala/system/Coherence.scala 31:14]
    input io_in_req_valid : UInt<1> @[src/main/scala/system/Coherence.scala 31:14]
    input io_in_req_bits_addr : UInt<32> @[src/main/scala/system/Coherence.scala 31:14]
    input io_in_req_bits_size : UInt<3> @[src/main/scala/system/Coherence.scala 31:14]
    input io_in_req_bits_cmd : UInt<4> @[src/main/scala/system/Coherence.scala 31:14]
    input io_in_req_bits_wmask : UInt<8> @[src/main/scala/system/Coherence.scala 31:14]
    input io_in_req_bits_wdata : UInt<64> @[src/main/scala/system/Coherence.scala 31:14]
    input io_in_resp_ready : UInt<1> @[src/main/scala/system/Coherence.scala 31:14]
    output io_in_resp_valid : UInt<1> @[src/main/scala/system/Coherence.scala 31:14]
    output io_in_resp_bits_cmd : UInt<4> @[src/main/scala/system/Coherence.scala 31:14]
    output io_in_resp_bits_rdata : UInt<64> @[src/main/scala/system/Coherence.scala 31:14]
    input io_out_mem_req_ready : UInt<1> @[src/main/scala/system/Coherence.scala 31:14]
    output io_out_mem_req_valid : UInt<1> @[src/main/scala/system/Coherence.scala 31:14]
    output io_out_mem_req_bits_addr : UInt<32> @[src/main/scala/system/Coherence.scala 31:14]
    output io_out_mem_req_bits_size : UInt<3> @[src/main/scala/system/Coherence.scala 31:14]
    output io_out_mem_req_bits_cmd : UInt<4> @[src/main/scala/system/Coherence.scala 31:14]
    output io_out_mem_req_bits_wmask : UInt<8> @[src/main/scala/system/Coherence.scala 31:14]
    output io_out_mem_req_bits_wdata : UInt<64> @[src/main/scala/system/Coherence.scala 31:14]
    output io_out_mem_resp_ready : UInt<1> @[src/main/scala/system/Coherence.scala 31:14]
    input io_out_mem_resp_valid : UInt<1> @[src/main/scala/system/Coherence.scala 31:14]
    input io_out_mem_resp_bits_cmd : UInt<4> @[src/main/scala/system/Coherence.scala 31:14]
    input io_out_mem_resp_bits_rdata : UInt<64> @[src/main/scala/system/Coherence.scala 31:14]
    input io_out_coh_req_ready : UInt<1> @[src/main/scala/system/Coherence.scala 31:14]
    output io_out_coh_req_valid : UInt<1> @[src/main/scala/system/Coherence.scala 31:14]
    output io_out_coh_req_bits_addr : UInt<32> @[src/main/scala/system/Coherence.scala 31:14]
    output io_out_coh_req_bits_size : UInt<3> @[src/main/scala/system/Coherence.scala 31:14]
    output io_out_coh_req_bits_cmd : UInt<4> @[src/main/scala/system/Coherence.scala 31:14]
    output io_out_coh_req_bits_wmask : UInt<8> @[src/main/scala/system/Coherence.scala 31:14]
    output io_out_coh_req_bits_wdata : UInt<64> @[src/main/scala/system/Coherence.scala 31:14]
    output io_out_coh_resp_ready : UInt<1> @[src/main/scala/system/Coherence.scala 31:14]
    input io_out_coh_resp_valid : UInt<1> @[src/main/scala/system/Coherence.scala 31:14]
    input io_out_coh_resp_bits_cmd : UInt<4> @[src/main/scala/system/Coherence.scala 31:14]
    input io_out_coh_resp_bits_rdata : UInt<64> @[src/main/scala/system/Coherence.scala 31:14]

    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/system/Coherence.scala 45:22]
    node inflight = neq(state, UInt<3>("h0")) @[src/main/scala/system/Coherence.scala 46:24]
    node _T = bits(io_in_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_1 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_2 = bits(io_in_req_bits_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_4 = and(_T_1, _T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 49:29]
    node _T_6 = and(io_in_req_valid, _T_5) @[src/main/scala/system/Coherence.scala 49:26]
    node _T_7 = bits(io_in_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _T_8 = eq(_T_7, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 49:55]
    node _T_9 = and(_T_6, _T_8) @[src/main/scala/system/Coherence.scala 49:52]
    node _T_10 = eq(_T_9, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 49:10]
    node _T_11 = asUInt(reset) @[src/main/scala/system/Coherence.scala 49:9]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 49:9]
    node _T_13 = eq(_T_10, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 49:9]
    node _reqLatch_T = eq(inflight, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 52:42]
    node _reqLatch_T_1 = bits(io_in_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _reqLatch_T_2 = eq(_reqLatch_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _reqLatch_T_3 = bits(io_in_req_bits_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _reqLatch_T_4 = eq(_reqLatch_T_3, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _reqLatch_T_5 = and(_reqLatch_T_2, _reqLatch_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _reqLatch_T_6 = and(_reqLatch_T, _reqLatch_T_5) @[src/main/scala/system/Coherence.scala 52:52]
    reg reqLatch_addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), reqLatch_addr) @[src/main/scala/system/Coherence.scala 52:27]
    reg reqLatch_size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), reqLatch_size) @[src/main/scala/system/Coherence.scala 52:27]
    reg reqLatch_cmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), reqLatch_cmd) @[src/main/scala/system/Coherence.scala 52:27]
    reg reqLatch_wmask : UInt<8>, clock with :
      reset => (UInt<1>("h0"), reqLatch_wmask) @[src/main/scala/system/Coherence.scala 52:27]
    reg reqLatch_wdata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), reqLatch_wdata) @[src/main/scala/system/Coherence.scala 52:27]
    node _GEN_0 = mux(_reqLatch_T_6, io_in_req_bits_addr, reqLatch_addr) @[src/main/scala/system/Coherence.scala 52:{27,27,27}]
    node _GEN_1 = mux(_reqLatch_T_6, io_in_req_bits_size, reqLatch_size) @[src/main/scala/system/Coherence.scala 52:{27,27,27}]
    node _GEN_2 = mux(_reqLatch_T_6, io_in_req_bits_cmd, reqLatch_cmd) @[src/main/scala/system/Coherence.scala 52:{27,27,27}]
    node _GEN_3 = mux(_reqLatch_T_6, io_in_req_bits_wmask, reqLatch_wmask) @[src/main/scala/system/Coherence.scala 52:{27,27,27}]
    node _GEN_4 = mux(_reqLatch_T_6, io_in_req_bits_wdata, reqLatch_wdata) @[src/main/scala/system/Coherence.scala 52:{27,27,27}]
    node _T_14 = bits(io_in_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_mem_req_valid_T = eq(inflight, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 65:46]
    node _io_out_mem_req_valid_T_1 = and(io_in_req_valid, _io_out_mem_req_valid_T) @[src/main/scala/system/Coherence.scala 65:43]
    node _io_in_req_ready_T = eq(inflight, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 66:46]
    node _io_in_req_ready_T_1 = and(io_out_mem_req_ready, _io_in_req_ready_T) @[src/main/scala/system/Coherence.scala 66:43]
    node _T_15 = bits(io_in_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_16 = eq(_T_15, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_17 = bits(io_in_req_bits_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_18 = eq(_T_17, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_19 = and(_T_16, _T_18) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_coh_req_valid_T = eq(inflight, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 68:46]
    node _io_out_coh_req_valid_T_1 = and(io_in_req_valid, _io_out_coh_req_valid_T) @[src/main/scala/system/Coherence.scala 68:43]
    node _io_in_req_ready_T_2 = eq(inflight, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 69:46]
    node _io_in_req_ready_T_3 = and(io_out_coh_req_ready, _io_in_req_ready_T_2) @[src/main/scala/system/Coherence.scala 69:43]
    node _GEN_5 = mux(_T_19, _io_out_coh_req_valid_T_1, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 63:24 67:39 68:26]
    node _GEN_6 = mux(_T_19, _io_in_req_ready_T_3, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 62:17 67:39 69:19]
    node _GEN_7 = mux(_T_14, _io_out_mem_req_valid_T_1, UInt<1>("h0")) @[src/main/scala/system/Coherence.scala 61:24 64:61 65:26]
    node _GEN_8 = mux(_T_14, _io_in_req_ready_T_1, _GEN_6) @[src/main/scala/system/Coherence.scala 64:61 66:19]
    node _GEN_9 = mux(_T_14, UInt<1>("h0"), _GEN_5) @[src/main/scala/system/Coherence.scala 63:24 64:61]
    node _T_20 = eq(UInt<3>("h0"), state) @[src/main/scala/system/Coherence.scala 74:18]
    node _T_21 = and(io_in_req_ready, io_in_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_22 = bits(io_in_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _T_23 = eq(_T_22, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _T_24 = bits(io_in_req_bits_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _T_25 = eq(_T_24, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _T_26 = and(_T_23, _T_25) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _state_T = mux(UInt<1>("h1"), UInt<3>("h1"), UInt<3>("h4")) @[src/main/scala/system/Coherence.scala 77:52]
    node _T_27 = eq(io_in_req_bits_cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _GEN_10 = mux(_T_27, UInt<3>("h5"), state) @[src/main/scala/system/Coherence.scala 45:22 78:{48,56}]
    node _GEN_11 = mux(_T_26, _state_T, _GEN_10) @[src/main/scala/system/Coherence.scala 77:{38,46}]
    node _GEN_12 = mux(_T_21, _GEN_11, state) @[src/main/scala/system/Coherence.scala 45:22 76:27]
    node _T_28 = eq(UInt<3>("h1"), state) @[src/main/scala/system/Coherence.scala 74:18]
    node _T_29 = and(io_out_coh_resp_ready, io_out_coh_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _state_T_1 = eq(io_out_coh_resp_bits_cmd, UInt<4>("hc")) @[src/main/scala/bus/simplebus/SimpleBus.scala 92:24]
    node _state_T_2 = mux(_state_T_1, UInt<3>("h2"), UInt<3>("h3")) @[src/main/scala/system/Coherence.scala 83:21]
    node _GEN_13 = mux(_T_29, _state_T_2, state) @[src/main/scala/system/Coherence.scala 82:35 83:15 45:22]
    node _T_30 = eq(UInt<3>("h2"), state) @[src/main/scala/system/Coherence.scala 74:18]
    node _T_31 = and(io_in_resp_ready, io_in_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_32 = eq(io_in_resp_bits_cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
    node _T_33 = and(_T_31, _T_32) @[src/main/scala/system/Coherence.scala 89:27]
    node _GEN_14 = mux(_T_33, UInt<3>("h0"), state) @[src/main/scala/system/Coherence.scala 45:22 89:{56,64}]
    node _T_34 = eq(UInt<3>("h3"), state) @[src/main/scala/system/Coherence.scala 74:18]
    node _T_35 = and(io_out_mem_req_ready, io_out_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_15 = mux(_T_35, UInt<3>("h4"), state) @[src/main/scala/system/Coherence.scala 45:22 94:{34,42}]
    node _T_36 = eq(UInt<3>("h4"), state) @[src/main/scala/system/Coherence.scala 74:18]
    node _T_37 = and(io_out_mem_resp_ready, io_out_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_38 = eq(io_out_mem_resp_bits_cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
    node _T_39 = and(_T_37, _T_38) @[src/main/scala/system/Coherence.scala 96:53]
    node _GEN_16 = mux(_T_39, UInt<3>("h0"), state) @[src/main/scala/system/Coherence.scala 45:22 96:{89,97}]
    node _T_40 = eq(UInt<3>("h5"), state) @[src/main/scala/system/Coherence.scala 74:18]
    node _T_41 = and(io_out_mem_resp_ready, io_out_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_17 = mux(_T_41, UInt<3>("h0"), state) @[src/main/scala/system/Coherence.scala 45:22 97:{55,63}]
    node _GEN_18 = mux(_T_40, _GEN_17, state) @[src/main/scala/system/Coherence.scala 74:18 45:22]
    node _GEN_19 = mux(_T_36, _GEN_16, _GEN_18) @[src/main/scala/system/Coherence.scala 74:18]
    node _GEN_20 = mux(_T_34, reqLatch_addr, io_in_req_bits_addr) @[src/main/scala/system/Coherence.scala 74:18 59:23 92:27]
    node _GEN_21 = mux(_T_34, reqLatch_size, io_in_req_bits_size) @[src/main/scala/system/Coherence.scala 74:18 59:23 92:27]
    node _GEN_22 = mux(_T_34, reqLatch_cmd, io_in_req_bits_cmd) @[src/main/scala/system/Coherence.scala 74:18 59:23 92:27]
    node _GEN_23 = mux(_T_34, reqLatch_wmask, io_in_req_bits_wmask) @[src/main/scala/system/Coherence.scala 74:18 59:23 92:27]
    node _GEN_24 = mux(_T_34, reqLatch_wdata, io_in_req_bits_wdata) @[src/main/scala/system/Coherence.scala 74:18 59:23 92:27]
    node _GEN_25 = mux(_T_34, UInt<1>("h1"), _GEN_7) @[src/main/scala/system/Coherence.scala 74:18 93:28]
    node _GEN_26 = mux(_T_34, _GEN_15, _GEN_19) @[src/main/scala/system/Coherence.scala 74:18]
    node _GEN_27 = mux(_T_30, io_in_resp_ready, UInt<1>("h1")) @[src/main/scala/system/Coherence.scala 74:18 88:16 56:18]
    node _GEN_28 = mux(_T_30, io_out_coh_resp_valid, io_out_mem_resp_valid) @[src/main/scala/system/Coherence.scala 72:14 74:18 88:16]
    node _GEN_29 = mux(_T_30, io_out_coh_resp_bits_cmd, io_out_mem_resp_bits_cmd) @[src/main/scala/system/Coherence.scala 72:14 74:18 88:16]
    node _GEN_30 = mux(_T_30, io_out_coh_resp_bits_rdata, io_out_mem_resp_bits_rdata) @[src/main/scala/system/Coherence.scala 72:14 74:18 88:16]
    node _GEN_31 = mux(_T_30, _GEN_14, _GEN_26) @[src/main/scala/system/Coherence.scala 74:18]
    node _GEN_32 = mux(_T_30, io_in_req_bits_addr, _GEN_20) @[src/main/scala/system/Coherence.scala 74:18 59:23]
    node _GEN_33 = mux(_T_30, io_in_req_bits_size, _GEN_21) @[src/main/scala/system/Coherence.scala 74:18 59:23]
    node _GEN_34 = mux(_T_30, io_in_req_bits_cmd, _GEN_22) @[src/main/scala/system/Coherence.scala 74:18 59:23]
    node _GEN_35 = mux(_T_30, io_in_req_bits_wmask, _GEN_23) @[src/main/scala/system/Coherence.scala 74:18 59:23]
    node _GEN_36 = mux(_T_30, io_in_req_bits_wdata, _GEN_24) @[src/main/scala/system/Coherence.scala 74:18 59:23]
    node _GEN_37 = mux(_T_30, _GEN_7, _GEN_25) @[src/main/scala/system/Coherence.scala 74:18]
    node _GEN_38 = mux(_T_28, _GEN_13, _GEN_31) @[src/main/scala/system/Coherence.scala 74:18]
    node _GEN_39 = mux(_T_28, UInt<1>("h1"), _GEN_27) @[src/main/scala/system/Coherence.scala 56:18 74:18]
    node _GEN_40 = mux(_T_28, io_out_mem_resp_valid, _GEN_28) @[src/main/scala/system/Coherence.scala 72:14 74:18]
    node _GEN_41 = mux(_T_28, io_out_mem_resp_bits_cmd, _GEN_29) @[src/main/scala/system/Coherence.scala 72:14 74:18]
    node _GEN_42 = mux(_T_28, io_out_mem_resp_bits_rdata, _GEN_30) @[src/main/scala/system/Coherence.scala 72:14 74:18]
    node _GEN_43 = mux(_T_28, io_in_req_bits_addr, _GEN_32) @[src/main/scala/system/Coherence.scala 74:18 59:23]
    node _GEN_44 = mux(_T_28, io_in_req_bits_size, _GEN_33) @[src/main/scala/system/Coherence.scala 74:18 59:23]
    node _GEN_45 = mux(_T_28, io_in_req_bits_cmd, _GEN_34) @[src/main/scala/system/Coherence.scala 74:18 59:23]
    node _GEN_46 = mux(_T_28, io_in_req_bits_wmask, _GEN_35) @[src/main/scala/system/Coherence.scala 74:18 59:23]
    node _GEN_47 = mux(_T_28, io_in_req_bits_wdata, _GEN_36) @[src/main/scala/system/Coherence.scala 74:18 59:23]
    node _GEN_48 = mux(_T_28, _GEN_7, _GEN_37) @[src/main/scala/system/Coherence.scala 74:18]
    node _GEN_49 = mux(_T_20, _GEN_12, _GEN_38) @[src/main/scala/system/Coherence.scala 74:18]
    node _GEN_50 = mux(_T_20, UInt<1>("h1"), _GEN_39) @[src/main/scala/system/Coherence.scala 56:18 74:18]
    node _GEN_51 = mux(_T_20, io_out_mem_resp_valid, _GEN_40) @[src/main/scala/system/Coherence.scala 72:14 74:18]
    node _GEN_52 = mux(_T_20, io_out_mem_resp_bits_cmd, _GEN_41) @[src/main/scala/system/Coherence.scala 72:14 74:18]
    node _GEN_53 = mux(_T_20, io_out_mem_resp_bits_rdata, _GEN_42) @[src/main/scala/system/Coherence.scala 72:14 74:18]
    node _GEN_54 = mux(_T_20, io_in_req_bits_addr, _GEN_43) @[src/main/scala/system/Coherence.scala 74:18 59:23]
    node _GEN_55 = mux(_T_20, io_in_req_bits_size, _GEN_44) @[src/main/scala/system/Coherence.scala 74:18 59:23]
    node _GEN_56 = mux(_T_20, io_in_req_bits_cmd, _GEN_45) @[src/main/scala/system/Coherence.scala 74:18 59:23]
    node _GEN_57 = mux(_T_20, io_in_req_bits_wmask, _GEN_46) @[src/main/scala/system/Coherence.scala 74:18 59:23]
    node _GEN_58 = mux(_T_20, io_in_req_bits_wdata, _GEN_47) @[src/main/scala/system/Coherence.scala 74:18 59:23]
    node _GEN_59 = mux(_T_20, _GEN_7, _GEN_48) @[src/main/scala/system/Coherence.scala 74:18]
    io_in_req_ready <= _GEN_8
    io_in_resp_valid <= _GEN_51
    io_in_resp_bits_cmd <= _GEN_52
    io_in_resp_bits_rdata <= _GEN_53
    io_out_mem_req_valid <= _GEN_59
    io_out_mem_req_bits_addr <= _GEN_54
    io_out_mem_req_bits_size <= _GEN_55
    io_out_mem_req_bits_cmd <= _GEN_56
    io_out_mem_req_bits_wmask <= _GEN_57
    io_out_mem_req_bits_wdata <= _GEN_58
    io_out_mem_resp_ready <= io_in_resp_ready @[src/main/scala/system/Coherence.scala 72:14]
    io_out_coh_req_valid <= _GEN_9
    io_out_coh_req_bits_addr <= io_in_req_bits_addr @[src/main/scala/system/Coherence.scala 54:16]
    io_out_coh_req_bits_size <= io_in_req_bits_size @[src/main/scala/system/Coherence.scala 54:16]
    io_out_coh_req_bits_cmd <= UInt<4>("h8") @[src/main/scala/system/Coherence.scala 55:20]
    io_out_coh_req_bits_wmask <= io_in_req_bits_wmask @[src/main/scala/system/Coherence.scala 54:16]
    io_out_coh_req_bits_wdata <= io_in_req_bits_wdata @[src/main/scala/system/Coherence.scala 54:16]
    io_out_coh_resp_ready <= _GEN_50
    state <= mux(reset, UInt<3>("h0"), _GEN_49) @[src/main/scala/system/Coherence.scala 45:{22,22}]
    reqLatch_addr <= _GEN_0
    reqLatch_size <= _GEN_1
    reqLatch_cmd <= _GEN_2
    reqLatch_wmask <= _GEN_3
    reqLatch_wdata <= _GEN_4
    printf(clock, and(and(and(UInt<1>("h1"), _T_12), _T_13), UInt<1>("h1")), "Assertion failed\n    at Coherence.scala:49 assert(!(thisReq.valid && !thisReq.bits.isRead() && !thisReq.bits.isWrite()))\n") : printf @[src/main/scala/system/Coherence.scala 49:9]
    assert(clock, _T_10, and(and(UInt<1>("h1"), _T_12), UInt<1>("h1")), "") : assert @[src/main/scala/system/Coherence.scala 49:9]

  module AXI42SimpleBusConverter :
    input clock : Clock
    input reset : UInt<1>
    output io_in_aw_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    input io_in_aw_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    input io_in_aw_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    input io_in_aw_bits_len : UInt<8> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    input io_in_aw_bits_size : UInt<3> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    output io_in_w_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    input io_in_w_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    input io_in_w_bits_data : UInt<64> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    input io_in_w_bits_strb : UInt<8> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    input io_in_w_bits_last : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    input io_in_b_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    output io_in_b_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    output io_in_ar_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    input io_in_ar_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    input io_in_ar_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    input io_in_ar_bits_len : UInt<8> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    input io_in_ar_bits_size : UInt<3> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    input io_in_r_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    output io_in_r_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    output io_in_r_bits_data : UInt<64> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    input io_out_req_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    output io_out_req_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    output io_out_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    output io_out_req_bits_size : UInt<3> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    output io_out_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    output io_out_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    output io_out_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    output io_out_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    input io_out_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    input io_out_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]
    input io_out_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/ToAXI4.scala 27:14]

    skip
    reg inflight_type : UInt<2>, clock with :
      reset => (UInt<1>("h0"), inflight_type) @[src/main/scala/bus/simplebus/ToAXI4.scala 40:30]
    node _T = eq(inflight_type, UInt<2>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _T_1 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 64:9]
    node _T_3 = and(_T_2, io_in_ar_valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 64:23]
    node _io_out_req_bits_cmd_T = eq(io_in_ar_bits_len, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 67:27]
    node _io_out_req_bits_cmd_T_1 = mux(_io_out_req_bits_cmd_T, UInt<1>("h0"), UInt<2>("h2")) @[src/main/scala/bus/simplebus/ToAXI4.scala 67:19]
    node _T_4 = and(io_out_req_ready, io_out_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    skip
    node _GEN_1 = mux(_T_4, UInt<2>("h1"), inflight_type) @[src/main/scala/bus/simplebus/ToAXI4.scala 43:19 74:25 40:30]
    node default_mem_req_bits_addr = UInt<32>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 57:{33,33}]
    node _GEN_2 = mux(_T_3, io_in_ar_bits_addr, default_mem_req_bits_addr) @[src/main/scala/bus/simplebus/ToAXI4.scala 64:40 66:14 59:7]
    node default_mem_req_bits_cmd = UInt<4>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 57:{33,33}]
    node _GEN_3 = mux(_T_3, _io_out_req_bits_cmd_T_1, default_mem_req_bits_cmd) @[src/main/scala/bus/simplebus/ToAXI4.scala 64:40 67:13 59:7]
    node default_mem_req_bits_size = UInt<3>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 57:{33,33}]
    node _GEN_4 = mux(_T_3, io_in_ar_bits_size, default_mem_req_bits_size) @[src/main/scala/bus/simplebus/ToAXI4.scala 64:40 69:14 59:7]
    node default_mem_req_bits_wmask = UInt<8>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 57:{33,33}]
    node _GEN_5 = mux(_T_3, UInt<1>("h0"), default_mem_req_bits_wmask) @[src/main/scala/bus/simplebus/ToAXI4.scala 64:40 71:15 59:7]
    node default_mem_req_bits_wdata = UInt<64>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 57:{33,33}]
    node _GEN_6 = mux(_T_3, UInt<1>("h0"), default_mem_req_bits_wdata) @[src/main/scala/bus/simplebus/ToAXI4.scala 64:40 72:15 59:7]
    skip
    node _GEN_8 = mux(_T_3, _GEN_1, inflight_type) @[src/main/scala/bus/simplebus/ToAXI4.scala 40:30 64:40]
    node _T_5 = eq(inflight_type, UInt<2>("h1")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _T_6 = and(_T_5, io_out_resp_valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 79:27]
    skip
    node _T_7 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_8 = eq(io_out_resp_bits_cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
    node _T_9 = and(_T_7, _T_8) @[src/main/scala/bus/simplebus/ToAXI4.scala 88:22]
    node _GEN_9 = mux(_T_9, UInt<2>("h0"), _GEN_8) @[src/main/scala/bus/simplebus/ToAXI4.scala 46:19 88:42]
    skip
    node default_axi_r_bits_data = UInt<64>("h0") @[src/main/scala/bus/simplebus/ToAXI4.scala 58:{33,33}]
    node _GEN_11 = mux(_T_6, io_out_resp_bits_rdata, default_axi_r_bits_data) @[src/main/scala/bus/simplebus/ToAXI4.scala 79:46 81:12 60:5]
    skip
    skip
    skip
    skip
    skip
    skip
    node _GEN_15 = mux(_T_6, _GEN_9, _GEN_8) @[src/main/scala/bus/simplebus/ToAXI4.scala 79:46]
    skip
    reg aw_reg_addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), aw_reg_addr) @[src/main/scala/bus/simplebus/ToAXI4.scala 94:19]
    skip
    skip
    skip
    reg aw_reg_len : UInt<8>, clock with :
      reset => (UInt<1>("h0"), aw_reg_len) @[src/main/scala/bus/simplebus/ToAXI4.scala 94:19]
    reg aw_reg_size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), aw_reg_size) @[src/main/scala/bus/simplebus/ToAXI4.scala 94:19]
    skip
    skip
    skip
    skip
    reg bresp_en : UInt<1>, clock with :
      reset => (UInt<1>("h0"), bresp_en) @[src/main/scala/bus/simplebus/ToAXI4.scala 95:25]
    node _T_10 = eq(inflight_type, UInt<2>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _T_11 = eq(_T_10, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 97:9]
    node _T_13 = and(_T_12, io_in_aw_valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 97:23]
    node _T_14 = eq(io_in_ar_valid, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 97:42]
    node _T_15 = and(_T_13, _T_14) @[src/main/scala/bus/simplebus/ToAXI4.scala 97:39]
    node _T_16 = and(io_in_aw_ready, io_in_aw_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    skip
    node _GEN_18 = mux(_T_16, UInt<2>("h2"), _GEN_15) @[src/main/scala/bus/simplebus/ToAXI4.scala 100:24 43:19]
    node _GEN_19 = mux(_T_15, io_in_aw_bits_addr, aw_reg_addr) @[src/main/scala/bus/simplebus/ToAXI4.scala 97:57 98:12 94:19]
    skip
    skip
    skip
    node _GEN_23 = mux(_T_15, io_in_aw_bits_len, aw_reg_len) @[src/main/scala/bus/simplebus/ToAXI4.scala 97:57 98:12 94:19]
    node _GEN_24 = mux(_T_15, io_in_aw_bits_size, aw_reg_size) @[src/main/scala/bus/simplebus/ToAXI4.scala 97:57 98:12 94:19]
    skip
    skip
    skip
    skip
    skip
    node _GEN_30 = mux(_T_15, _GEN_18, _GEN_15) @[src/main/scala/bus/simplebus/ToAXI4.scala 97:57]
    node _T_17 = eq(inflight_type, UInt<2>("h2")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _T_18 = and(io_in_w_ready, io_in_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_19 = and(_T_17, _T_18) @[src/main/scala/bus/simplebus/ToAXI4.scala 105:28]
    node _io_out_req_bits_cmd_T_2 = eq(aw_reg_len, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 107:31]
    node _io_out_req_bits_cmd_T_3 = mux(io_in_w_bits_last, UInt<3>("h7"), UInt<2>("h3")) @[src/main/scala/bus/simplebus/ToAXI4.scala 108:10]
    node _io_out_req_bits_cmd_T_4 = mux(_io_out_req_bits_cmd_T_2, UInt<1>("h1"), _io_out_req_bits_cmd_T_3) @[src/main/scala/bus/simplebus/ToAXI4.scala 107:19]
    node _GEN_31 = mux(io_in_w_bits_last, UInt<1>("h1"), bresp_en) @[src/main/scala/bus/simplebus/ToAXI4.scala 115:19 116:16 95:25]
    node _GEN_32 = mux(_T_19, _io_out_req_bits_cmd_T_4, _GEN_3) @[src/main/scala/bus/simplebus/ToAXI4.scala 105:43 107:13]
    node _GEN_33 = mux(_T_19, aw_reg_addr, _GEN_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 105:43 109:14]
    node _GEN_34 = mux(_T_19, aw_reg_size, _GEN_4) @[src/main/scala/bus/simplebus/ToAXI4.scala 105:43 110:14]
    node _GEN_35 = mux(_T_19, io_in_w_bits_strb, _GEN_5) @[src/main/scala/bus/simplebus/ToAXI4.scala 105:43 111:15]
    node _GEN_36 = mux(_T_19, io_in_w_bits_data, _GEN_6) @[src/main/scala/bus/simplebus/ToAXI4.scala 105:43 112:15]
    node _GEN_37 = mux(_T_19, _GEN_31, bresp_en) @[src/main/scala/bus/simplebus/ToAXI4.scala 105:43 95:25]
    node _T_20 = and(io_in_b_ready, io_in_b_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_38 = mux(_T_20, UInt<1>("h0"), _GEN_37) @[src/main/scala/bus/simplebus/ToAXI4.scala 120:21 121:14]
    node _GEN_39 = mux(_T_20, UInt<2>("h0"), _GEN_30) @[src/main/scala/bus/simplebus/ToAXI4.scala 120:21 46:19]
    skip
    node _io_out_req_valid_T = eq(inflight_type, UInt<2>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_out_req_valid_T_1 = eq(_io_out_req_valid_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _io_out_req_valid_T_2 = eq(_io_out_req_valid_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 127:21]
    node _io_out_req_valid_T_3 = and(_io_out_req_valid_T_2, io_in_ar_valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 127:35]
    node _io_out_req_valid_T_4 = eq(inflight_type, UInt<2>("h2")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_out_req_valid_T_5 = and(_io_out_req_valid_T_4, io_in_w_valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 127:75]
    node _io_out_req_valid_T_6 = or(_io_out_req_valid_T_3, _io_out_req_valid_T_5) @[src/main/scala/bus/simplebus/ToAXI4.scala 127:52]
    node _io_out_resp_ready_T = eq(inflight_type, UInt<2>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_out_resp_ready_T_1 = eq(_io_out_resp_ready_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _io_out_resp_ready_T_2 = eq(_io_out_resp_ready_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 128:21]
    node _io_out_resp_ready_T_3 = eq(inflight_type, UInt<2>("h1")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_out_resp_ready_T_4 = and(_io_out_resp_ready_T_3, io_in_r_ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 128:57]
    node _io_out_resp_ready_T_5 = or(_io_out_resp_ready_T_2, _io_out_resp_ready_T_4) @[src/main/scala/bus/simplebus/ToAXI4.scala 128:35]
    node _io_out_resp_ready_T_6 = eq(inflight_type, UInt<2>("h2")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_out_resp_ready_T_7 = and(_io_out_resp_ready_T_6, io_in_b_ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 128:96]
    node _io_out_resp_ready_T_8 = or(_io_out_resp_ready_T_5, _io_out_resp_ready_T_7) @[src/main/scala/bus/simplebus/ToAXI4.scala 128:73]
    node _io_in_ar_ready_T = eq(inflight_type, UInt<2>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_in_ar_ready_T_1 = eq(_io_in_ar_ready_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _io_in_ar_ready_T_2 = eq(_io_in_ar_ready_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 129:19]
    node _io_in_ar_ready_T_3 = and(_io_in_ar_ready_T_2, io_out_req_ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 129:33]
    node _io_in_r_valid_T = eq(inflight_type, UInt<2>("h1")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_in_r_valid_T_1 = and(_io_in_r_valid_T, io_out_resp_valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 130:36]
    node _io_in_aw_ready_T = eq(inflight_type, UInt<2>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_in_aw_ready_T_1 = eq(_io_in_aw_ready_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _io_in_aw_ready_T_2 = eq(_io_in_aw_ready_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 132:19]
    node _io_in_aw_ready_T_3 = eq(io_in_ar_valid, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 132:36]
    node _io_in_aw_ready_T_4 = and(_io_in_aw_ready_T_2, _io_in_aw_ready_T_3) @[src/main/scala/bus/simplebus/ToAXI4.scala 132:33]
    node _io_in_w_ready_T = eq(inflight_type, UInt<2>("h2")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _io_in_w_ready_T_1 = and(_io_in_w_ready_T, io_out_req_ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 133:38]
    node _io_in_b_valid_T = and(bresp_en, io_out_resp_valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 134:27]
    node _T_21 = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_22 = and(io_out_req_ready, io_out_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_23 = eq(inflight_type, UInt<2>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _T_24 = eq(_T_23, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _T_25 = eq(_T_24, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 137:47]
    node _T_26 = and(_T_22, _T_25) @[src/main/scala/bus/simplebus/ToAXI4.scala 137:44]
    node _T_27 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 137:30]
    node _T_28 = eq(_T_27, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 137:30]
    node _T_29 = eq(_T_26, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 137:30]
    node _T_30 = and(io_in_aw_ready, io_in_aw_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_31 = eq(inflight_type, UInt<2>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _T_32 = eq(_T_31, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 53:5]
    node _T_33 = eq(_T_32, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 138:31]
    node _T_34 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 138:30]
    node _T_35 = eq(_T_34, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 138:30]
    node _T_36 = eq(_T_33, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 138:30]
    node _T_37 = and(io_in_w_ready, io_in_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_38 = and(io_out_req_ready, io_out_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_39 = eq(inflight_type, UInt<2>("h2")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _T_40 = and(_T_38, _T_39) @[src/main/scala/bus/simplebus/ToAXI4.scala 139:44]
    node _T_41 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 139:29]
    node _T_42 = eq(_T_41, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 139:29]
    node _T_43 = eq(_T_40, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 139:29]
    node _T_44 = and(io_in_b_ready, io_in_b_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_45 = and(io_out_resp_ready, io_out_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_46 = eq(inflight_type, UInt<2>("h2")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _T_47 = and(_T_45, _T_46) @[src/main/scala/bus/simplebus/ToAXI4.scala 140:44]
    node _T_48 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 140:29]
    node _T_49 = eq(_T_48, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 140:29]
    node _T_50 = eq(_T_47, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 140:29]
    node _T_51 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_52 = and(io_out_resp_ready, io_out_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_53 = eq(inflight_type, UInt<2>("h1")) @[src/main/scala/bus/simplebus/ToAXI4.scala 50:19]
    node _T_54 = and(_T_52, _T_53) @[src/main/scala/bus/simplebus/ToAXI4.scala 141:44]
    node _T_55 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 141:29]
    node _T_56 = eq(_T_55, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 141:29]
    node _T_57 = eq(_T_54, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 141:29]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io_in_aw_ready <= _io_in_aw_ready_T_4 @[src/main/scala/bus/simplebus/ToAXI4.scala 132:16]
    io_in_w_ready <= _io_in_w_ready_T_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 133:16]
    io_in_b_valid <= _io_in_b_valid_T @[src/main/scala/bus/simplebus/ToAXI4.scala 134:15]
    skip
    skip
    skip
    io_in_ar_ready <= _io_in_ar_ready_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 129:16]
    io_in_r_valid <= _io_in_r_valid_T_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 130:15]
    skip
    io_in_r_bits_data <= _GEN_11
    skip
    skip
    skip
    io_out_req_valid <= _io_out_req_valid_T_6 @[src/main/scala/bus/simplebus/ToAXI4.scala 127:17]
    io_out_req_bits_addr <= _GEN_33
    io_out_req_bits_size <= _GEN_34
    io_out_req_bits_cmd <= _GEN_32
    io_out_req_bits_wmask <= _GEN_35
    io_out_req_bits_wdata <= _GEN_36
    io_out_resp_ready <= _io_out_resp_ready_T_8 @[src/main/scala/bus/simplebus/ToAXI4.scala 128:18]
    skip
    inflight_type <= mux(reset, UInt<2>("h0"), _GEN_39) @[src/main/scala/bus/simplebus/ToAXI4.scala 40:{30,30}]
    aw_reg_addr <= _GEN_19
    skip
    skip
    skip
    aw_reg_len <= _GEN_23
    aw_reg_size <= _GEN_24
    skip
    skip
    skip
    skip
    bresp_en <= mux(reset, UInt<1>("h0"), _GEN_38) @[src/main/scala/bus/simplebus/ToAXI4.scala 95:{25,25}]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_21), _T_28), _T_29), UInt<1>("h1")), "Assertion failed\n    at ToAXI4.scala:137 when (axi.ar.fire) { assert(mem.req.fire && !isInflight()); }\n") : printf @[src/main/scala/bus/simplebus/ToAXI4.scala 137:30]
    assert(clock, _T_26, and(and(and(UInt<1>("h1"), _T_21), _T_28), UInt<1>("h1")), "") : assert @[src/main/scala/bus/simplebus/ToAXI4.scala 137:30]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_30), _T_35), _T_36), UInt<1>("h1")), "Assertion failed\n    at ToAXI4.scala:138 when (axi.aw.fire) { assert(!isInflight()); }\n") : printf_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 138:30]
    assert(clock, _T_33, and(and(and(UInt<1>("h1"), _T_30), _T_35), UInt<1>("h1")), "") : assert_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 138:30]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_37), _T_42), _T_43), UInt<1>("h1")), "Assertion failed\n    at ToAXI4.scala:139 when (axi.w.fire) { assert(mem.req .fire && isState(axi_write)); }\n") : printf_2 @[src/main/scala/bus/simplebus/ToAXI4.scala 139:29]
    assert(clock, _T_40, and(and(and(UInt<1>("h1"), _T_37), _T_42), UInt<1>("h1")), "") : assert_2 @[src/main/scala/bus/simplebus/ToAXI4.scala 139:29]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_44), _T_49), _T_50), UInt<1>("h1")), "Assertion failed\n    at ToAXI4.scala:140 when (axi.b.fire) { assert(mem.resp.fire && isState(axi_write)); }\n") : printf_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 140:29]
    assert(clock, _T_47, and(and(and(UInt<1>("h1"), _T_44), _T_49), UInt<1>("h1")), "") : assert_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 140:29]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_51), _T_56), _T_57), UInt<1>("h1")), "Assertion failed\n    at ToAXI4.scala:141 when (axi.r.fire) { assert(mem.resp.fire && isState(axi_read)); }\n") : printf_4 @[src/main/scala/bus/simplebus/ToAXI4.scala 141:29]
    assert(clock, _T_54, and(and(and(UInt<1>("h1"), _T_51), _T_56), UInt<1>("h1")), "") : assert_4 @[src/main/scala/bus/simplebus/ToAXI4.scala 141:29]

  module Prefetcher :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[src/main/scala/system/Prefetcher.scala 33:20]
    input io_in_valid : UInt<1> @[src/main/scala/system/Prefetcher.scala 33:20]
    input io_in_bits_addr : UInt<32> @[src/main/scala/system/Prefetcher.scala 33:20]
    input io_in_bits_size : UInt<3> @[src/main/scala/system/Prefetcher.scala 33:20]
    input io_in_bits_cmd : UInt<4> @[src/main/scala/system/Prefetcher.scala 33:20]
    input io_in_bits_wmask : UInt<8> @[src/main/scala/system/Prefetcher.scala 33:20]
    input io_in_bits_wdata : UInt<64> @[src/main/scala/system/Prefetcher.scala 33:20]
    input io_out_ready : UInt<1> @[src/main/scala/system/Prefetcher.scala 33:20]
    output io_out_valid : UInt<1> @[src/main/scala/system/Prefetcher.scala 33:20]
    output io_out_bits_addr : UInt<32> @[src/main/scala/system/Prefetcher.scala 33:20]
    output io_out_bits_size : UInt<3> @[src/main/scala/system/Prefetcher.scala 33:20]
    output io_out_bits_cmd : UInt<4> @[src/main/scala/system/Prefetcher.scala 33:20]
    output io_out_bits_wmask : UInt<8> @[src/main/scala/system/Prefetcher.scala 33:20]
    output io_out_bits_wdata : UInt<64> @[src/main/scala/system/Prefetcher.scala 33:20]
    input DISPLAY_ENABLE : UInt<1>

    reg getNewReq : UInt<1>, clock with :
      reset => (UInt<1>("h0"), getNewReq) @[src/main/scala/system/Prefetcher.scala 37:26]
    reg prefetchReq_addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), prefetchReq_addr) @[src/main/scala/system/Prefetcher.scala 38:28]
    reg prefetchReq_size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), prefetchReq_size) @[src/main/scala/system/Prefetcher.scala 38:28]
    reg prefetchReq_cmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), prefetchReq_cmd) @[src/main/scala/system/Prefetcher.scala 38:28]
    reg prefetchReq_wmask : UInt<8>, clock with :
      reset => (UInt<1>("h0"), prefetchReq_wmask) @[src/main/scala/system/Prefetcher.scala 38:28]
    reg prefetchReq_wdata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), prefetchReq_wdata) @[src/main/scala/system/Prefetcher.scala 38:28]
    node _prefetchReq_addr_T = add(io_in_bits_addr, UInt<7>("h40")) @[src/main/scala/system/Prefetcher.scala 40:39]
    node _prefetchReq_addr_T_1 = tail(_prefetchReq_addr_T, 1) @[src/main/scala/system/Prefetcher.scala 40:39]
    reg lastReqAddr : UInt<64>, clock with :
      reset => (UInt<1>("h0"), lastReqAddr) @[src/main/scala/system/Prefetcher.scala 44:28]
    node _T = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_0 = mux(_T, io_in_bits_addr, lastReqAddr) @[src/main/scala/system/Prefetcher.scala 45:21 46:18 44:28]
    node _lineMask_T = mux(UInt<1>("h1"), UInt<58>("h3ffffffffffffff"), UInt<58>("h0")) @[src/main/scala/system/Prefetcher.scala 49:26]
    node lineMask = cat(_lineMask_T, UInt<6>("h0")) @[src/main/scala/system/Prefetcher.scala 49:21]
    node _neqAddr_T = and(io_in_bits_addr, lineMask) @[src/main/scala/system/Prefetcher.scala 50:30]
    node _neqAddr_T_1 = and(lastReqAddr, lineMask) @[src/main/scala/system/Prefetcher.scala 50:59]
    node neqAddr = neq(_neqAddr_T, _neqAddr_T_1) @[src/main/scala/system/Prefetcher.scala 50:42]
    node _T_1 = eq(getNewReq, UInt<1>("h0")) @[src/main/scala/system/Prefetcher.scala 52:9]
    node _io_in_ready_T = eq(io_in_valid, UInt<1>("h0")) @[src/main/scala/system/Prefetcher.scala 55:20]
    node _io_in_ready_T_1 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/system/Prefetcher.scala 55:33]
    node _getNewReq_T = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _getNewReq_T_1 = bits(io_in_bits_cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _getNewReq_T_2 = and(_getNewReq_T, _getNewReq_T_1) @[src/main/scala/system/Prefetcher.scala 56:29]
    node _getNewReq_T_3 = and(_getNewReq_T_2, neqAddr) @[src/main/scala/system/Prefetcher.scala 56:53]
    node _io_out_valid_T = xor(prefetchReq_addr, UInt<30>("h30000000")) @[src/main/scala/nutcore/NutCore.scala 87:11]
    node _io_out_valid_T_1 = bits(_io_out_valid_T, 31, 28) @[src/main/scala/nutcore/NutCore.scala 87:24]
    node _io_out_valid_T_2 = eq(_io_out_valid_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/NutCore.scala 87:44]
    node _io_out_valid_T_3 = xor(prefetchReq_addr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 87:11]
    node _io_out_valid_T_4 = bits(_io_out_valid_T_3, 31, 30) @[src/main/scala/nutcore/NutCore.scala 87:24]
    node _io_out_valid_T_5 = eq(_io_out_valid_T_4, UInt<1>("h0")) @[src/main/scala/nutcore/NutCore.scala 87:44]
    node _io_out_valid_T_6 = or(_io_out_valid_T_2, _io_out_valid_T_5) @[src/main/scala/nutcore/NutCore.scala 88:15]
    node _io_out_valid_T_7 = eq(_io_out_valid_T_6, UInt<1>("h0")) @[src/main/scala/system/Prefetcher.scala 59:21]
    node _getNewReq_T_4 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _getNewReq_T_5 = xor(prefetchReq_addr, UInt<30>("h30000000")) @[src/main/scala/nutcore/NutCore.scala 87:11]
    node _getNewReq_T_6 = bits(_getNewReq_T_5, 31, 28) @[src/main/scala/nutcore/NutCore.scala 87:24]
    node _getNewReq_T_7 = eq(_getNewReq_T_6, UInt<1>("h0")) @[src/main/scala/nutcore/NutCore.scala 87:44]
    node _getNewReq_T_8 = xor(prefetchReq_addr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 87:11]
    node _getNewReq_T_9 = bits(_getNewReq_T_8, 31, 30) @[src/main/scala/nutcore/NutCore.scala 87:24]
    node _getNewReq_T_10 = eq(_getNewReq_T_9, UInt<1>("h0")) @[src/main/scala/nutcore/NutCore.scala 87:44]
    node _getNewReq_T_11 = or(_getNewReq_T_7, _getNewReq_T_10) @[src/main/scala/nutcore/NutCore.scala 88:15]
    node _getNewReq_T_12 = or(_getNewReq_T_4, _getNewReq_T_11) @[src/main/scala/system/Prefetcher.scala 61:32]
    node _getNewReq_T_13 = eq(_getNewReq_T_12, UInt<1>("h0")) @[src/main/scala/system/Prefetcher.scala 61:18]
    node _GEN_1 = mux(_T_1, io_in_bits_addr, prefetchReq_addr) @[src/main/scala/system/Prefetcher.scala 52:21 53:17 58:17]
    node _GEN_2 = mux(_T_1, io_in_bits_size, prefetchReq_size) @[src/main/scala/system/Prefetcher.scala 52:21 53:17 58:17]
    node _GEN_3 = mux(_T_1, io_in_bits_cmd, prefetchReq_cmd) @[src/main/scala/system/Prefetcher.scala 52:21 53:17 58:17]
    node _GEN_4 = mux(_T_1, io_in_bits_wmask, prefetchReq_wmask) @[src/main/scala/system/Prefetcher.scala 52:21 53:17 58:17]
    node _GEN_5 = mux(_T_1, io_in_bits_wdata, prefetchReq_wdata) @[src/main/scala/system/Prefetcher.scala 52:21 53:17 58:17]
    node _GEN_6 = mux(_T_1, io_in_valid, _io_out_valid_T_7) @[src/main/scala/system/Prefetcher.scala 52:21 54:18 59:18]
    node _GEN_7 = mux(_T_1, _io_in_ready_T_2, UInt<1>("h0")) @[src/main/scala/system/Prefetcher.scala 52:21 55:17 60:17]
    node _GEN_8 = mux(_T_1, _getNewReq_T_3, _getNewReq_T_13) @[src/main/scala/system/Prefetcher.scala 52:21 56:15 61:15]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_2 = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 80:29]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node _T_3 = asUInt(reset) @[src/main/scala/system/Prefetcher.scala 65:11]
    node _T_4 = eq(_T_3, UInt<1>("h0")) @[src/main/scala/system/Prefetcher.scala 65:11]
    io_in_ready <= _GEN_7
    io_out_valid <= _GEN_6
    io_out_bits_addr <= _GEN_1
    io_out_bits_size <= _GEN_2
    io_out_bits_cmd <= _GEN_3
    io_out_bits_wmask <= _GEN_4
    io_out_bits_wdata <= _GEN_5
    getNewReq <= mux(reset, UInt<1>("h0"), _GEN_8) @[src/main/scala/system/Prefetcher.scala 37:{26,26}]
    prefetchReq_addr <= _prefetchReq_addr_T_1 @[src/main/scala/system/Prefetcher.scala 40:20]
    prefetchReq_size <= io_in_bits_size @[src/main/scala/system/Prefetcher.scala 38:28]
    prefetchReq_cmd <= UInt<4>("h4") @[src/main/scala/system/Prefetcher.scala 39:19]
    prefetchReq_wmask <= io_in_bits_wmask @[src/main/scala/system/Prefetcher.scala 38:28]
    prefetchReq_wdata <= io_in_bits_wdata @[src/main/scala/system/Prefetcher.scala 38:28]
    lastReqAddr <= mux(reset, UInt<64>("h0"), _GEN_0) @[src/main/scala/system/Prefetcher.scala 44:{28,28}]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T_2), _T_4), UInt<1>("h1")), "%d: [Prefetcher]: in(%d,%d), out(%d,%d), in.bits.addr = %x\n", c, io_in_valid, io_in_ready, io_out_valid, io_out_ready, io_in_bits_addr) : printf @[src/main/scala/system/Prefetcher.scala 65:11]

  module CacheStage1_2 :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_bits_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_in_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_bits_req_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_bits_req_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_bits_req_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_bits_req_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_out_bits_req_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_metaReadBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_metaReadBus_req_bits_setIdx : UInt<9> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_0_tag : UInt<17> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_0_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_0_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_1_tag : UInt<17> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_1_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_1_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_2_tag : UInt<17> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_2_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_2_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_3_tag : UInt<17> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_3_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_metaReadBus_resp_data_3_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_dataReadBus_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_dataReadBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    output io_dataReadBus_req_bits_setIdx : UInt<12> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_dataReadBus_resp_data_0_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_dataReadBus_resp_data_1_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_dataReadBus_resp_data_2_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input io_dataReadBus_resp_data_3_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 133:14]
    input DISPLAY_ENABLE : UInt<1>

    node _T = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_1 = and(_T, enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_2 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_4 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node readBusValid = and(io_in_valid, io_out_ready) @[src/main/scala/nutcore/mem/Cache.scala 139:34]
    node _WIRE_1 = io_in_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _T_8 = bits(_WIRE_1, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    node _WIRE_3 = io_in_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 78:{49,49}]
    skip
    skip
    node _T_12 = bits(_WIRE_3, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    skip
    node _WIRE_5 = io_in_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 78:{82,82}]
    skip
    node _T_15 = bits(_WIRE_5, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    skip
    skip
    node _WIRE_2_index = _T_12 @[src/main/scala/nutcore/mem/Cache.scala 78:{49,49}]
    node _WIRE_4_wordIndex = _T_15 @[src/main/scala/nutcore/mem/Cache.scala 78:{82,82}]
    node _T_18 = cat(_WIRE_2_index, _WIRE_4_wordIndex) @[src/main/scala/nutcore/mem/Cache.scala 78:35]
    node _io_out_valid_T = and(io_in_valid, io_metaReadBus_req_ready) @[src/main/scala/nutcore/mem/Cache.scala 144:31]
    node _io_out_valid_T_1 = and(_io_out_valid_T, io_dataReadBus_req_ready) @[src/main/scala/nutcore/mem/Cache.scala 144:59]
    node _io_in_ready_T = eq(io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 145:19]
    node _io_in_ready_T_1 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/mem/Cache.scala 145:32]
    node _io_in_ready_T_3 = and(_io_in_ready_T_2, io_metaReadBus_req_ready) @[src/main/scala/nutcore/mem/Cache.scala 145:48]
    node _io_in_ready_T_4 = and(_io_in_ready_T_3, io_dataReadBus_req_ready) @[src/main/scala/nutcore/mem/Cache.scala 145:76]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_19 = and(UInt<1>("h1"), enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_20 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_21 = eq(_T_20, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_22 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_23 = eq(_T_22, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    skip
    node _WIRE_index = _T_8 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io_in_ready <= _io_in_ready_T_4 @[src/main/scala/nutcore/mem/Cache.scala 145:15]
    io_out_valid <= _io_out_valid_T_1 @[src/main/scala/nutcore/mem/Cache.scala 144:16]
    io_out_bits_req_addr <= io_in_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    io_out_bits_req_size <= io_in_bits_size @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    io_out_bits_req_cmd <= io_in_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    io_out_bits_req_wmask <= io_in_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    io_out_bits_req_wdata <= io_in_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 143:19]
    io_metaReadBus_req_valid <= readBusValid @[src/main/scala/utils/SRAMTemplate.scala 53:20]
    io_metaReadBus_req_bits_setIdx <= _WIRE_index @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    io_dataReadBus_req_valid <= readBusValid @[src/main/scala/utils/SRAMTemplate.scala 53:20]
    io_dataReadBus_req_bits_setIdx <= _T_18 @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1), _T_3), UInt<1>("h1")), "[%d] CacheStage1_2: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_1), _T_5), UInt<1>("h1")), "[L1$] cache stage1, addr in: %x, user: %x id: %x\n", io_in_bits_addr, UInt<1>("h0"), UInt<1>("h0")) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_19), _T_21), UInt<1>("h1")), "[%d] CacheStage1_2: ", c_1) : printf_2 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_19), _T_23), UInt<1>("h1")), "in.ready = %d, in.valid = %d, out.valid = %d, out.ready = %d, addr = %x, cmd = %x, dataReadBus.req.valid = %d\n", io_in_ready, io_in_valid, io_out_valid, io_out_ready, io_in_bits_addr, io_in_bits_cmd, io_dataReadBus_req_valid) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]

  module CacheStage2_2 :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_bits_req_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_bits_req_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_bits_req_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_bits_req_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_in_bits_req_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_req_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_req_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_req_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_req_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_req_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_0_tag : UInt<17> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_0_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_0_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_1_tag : UInt<17> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_1_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_1_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_2_tag : UInt<17> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_2_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_2_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_3_tag : UInt<17> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_3_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_metas_3_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_datas_0_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_datas_1_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_datas_2_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_datas_3_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_hit : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_mmio : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_isForwardData : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_forwardData_data_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    output io_out_bits_forwardData_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_0_tag : UInt<17> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_0_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_0_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_1_tag : UInt<17> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_1_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_1_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_2_tag : UInt<17> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_2_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_2_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_3_tag : UInt<17> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_3_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaReadResp_3_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataReadResp_0_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataReadResp_1_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataReadResp_2_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataReadResp_3_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaWriteBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaWriteBus_req_bits_setIdx : UInt<9> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaWriteBus_req_bits_data_tag : UInt<17> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaWriteBus_req_bits_data_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaWriteBus_req_bits_data_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_metaWriteBus_req_bits_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataWriteBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataWriteBus_req_bits_setIdx : UInt<12> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataWriteBus_req_bits_data_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input io_dataWriteBus_req_bits_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 171:14]
    input DISPLAY_ENABLE : UInt<1>

    node _addr_WIRE = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 174:{31,31}]
    skip
    skip
    skip
    node _addr_T_3 = bits(_addr_WIRE, 31, 15) @[src/main/scala/nutcore/mem/Cache.scala 174:31]
    node _isForwardMeta_T = and(io_in_valid, io_metaWriteBus_req_valid) @[src/main/scala/nutcore/mem/Cache.scala 176:35]
    node _isForwardMeta_WIRE_1 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _isForwardMeta_T_3 = bits(_isForwardMeta_WIRE_1, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    node _isForwardMeta_WIRE_index = _isForwardMeta_T_3 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    node _isForwardMeta_T_5 = eq(io_metaWriteBus_req_bits_setIdx, _isForwardMeta_WIRE_index) @[src/main/scala/nutcore/mem/Cache.scala 176:99]
    node isForwardMeta = and(_isForwardMeta_T, _isForwardMeta_T_5) @[src/main/scala/nutcore/mem/Cache.scala 176:64]
    reg isForwardMetaReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), isForwardMetaReg) @[src/main/scala/nutcore/mem/Cache.scala 177:33]
    node _GEN_0 = mux(isForwardMeta, UInt<1>("h1"), isForwardMetaReg) @[src/main/scala/nutcore/mem/Cache.scala 178:24 177:33 178:43]
    node _T = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = eq(io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 179:23]
    node _T_2 = or(_T, _T_1) @[src/main/scala/nutcore/mem/Cache.scala 179:20]
    node _GEN_1 = mux(_T_2, UInt<1>("h0"), _GEN_0) @[src/main/scala/nutcore/mem/Cache.scala 179:{37,56}]
    skip
    reg forwardMetaReg_data_tag : UInt<17>, clock with :
      reset => (UInt<1>("h0"), forwardMetaReg_data_tag) @[src/main/scala/nutcore/mem/Cache.scala 180:33]
    reg forwardMetaReg_data_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), forwardMetaReg_data_valid) @[src/main/scala/nutcore/mem/Cache.scala 180:33]
    reg forwardMetaReg_data_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), forwardMetaReg_data_dirty) @[src/main/scala/nutcore/mem/Cache.scala 180:33]
    reg forwardMetaReg_waymask : UInt<4>, clock with :
      reset => (UInt<1>("h0"), forwardMetaReg_waymask) @[src/main/scala/nutcore/mem/Cache.scala 180:33]
    skip
    node _GEN_3 = mux(isForwardMeta, io_metaWriteBus_req_bits_data_tag, forwardMetaReg_data_tag) @[src/main/scala/nutcore/mem/Cache.scala 180:{33,33,33}]
    node _GEN_4 = mux(isForwardMeta, io_metaWriteBus_req_bits_data_valid, forwardMetaReg_data_valid) @[src/main/scala/nutcore/mem/Cache.scala 180:{33,33,33}]
    node _GEN_5 = mux(isForwardMeta, io_metaWriteBus_req_bits_data_dirty, forwardMetaReg_data_dirty) @[src/main/scala/nutcore/mem/Cache.scala 180:{33,33,33}]
    node _GEN_6 = mux(isForwardMeta, io_metaWriteBus_req_bits_waymask, forwardMetaReg_waymask) @[src/main/scala/nutcore/mem/Cache.scala 180:{33,33,33}]
    node pickForwardMeta = or(isForwardMetaReg, isForwardMeta) @[src/main/scala/nutcore/mem/Cache.scala 183:42]
    skip
    node forwardMeta_data_tag = mux(isForwardMeta, io_metaWriteBus_req_bits_data_tag, forwardMetaReg_data_tag) @[src/main/scala/nutcore/mem/Cache.scala 184:24]
    node forwardMeta_data_valid = mux(isForwardMeta, io_metaWriteBus_req_bits_data_valid, forwardMetaReg_data_valid) @[src/main/scala/nutcore/mem/Cache.scala 184:24]
    node forwardMeta_data_dirty = mux(isForwardMeta, io_metaWriteBus_req_bits_data_dirty, forwardMetaReg_data_dirty) @[src/main/scala/nutcore/mem/Cache.scala 184:24]
    node forwardMeta_waymask = mux(isForwardMeta, io_metaWriteBus_req_bits_waymask, forwardMetaReg_waymask) @[src/main/scala/nutcore/mem/Cache.scala 184:24]
    node forwardWaymask_0 = bits(forwardMeta_waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node forwardWaymask_1 = bits(forwardMeta_waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node forwardWaymask_2 = bits(forwardMeta_waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node forwardWaymask_3 = bits(forwardMeta_waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 185:61]
    node _metaWay_0_T = and(pickForwardMeta, forwardWaymask_0) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_0_T_1_tag = mux(_metaWay_0_T, forwardMeta_data_tag, io_metaReadResp_0_tag) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_0_T_1_valid = mux(_metaWay_0_T, forwardMeta_data_valid, io_metaReadResp_0_valid) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_0_T_1_dirty = mux(_metaWay_0_T, forwardMeta_data_dirty, io_metaReadResp_0_dirty) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_1_T = and(pickForwardMeta, forwardWaymask_1) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_1_T_1_tag = mux(_metaWay_1_T, forwardMeta_data_tag, io_metaReadResp_1_tag) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_1_T_1_valid = mux(_metaWay_1_T, forwardMeta_data_valid, io_metaReadResp_1_valid) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_1_T_1_dirty = mux(_metaWay_1_T, forwardMeta_data_dirty, io_metaReadResp_1_dirty) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_2_T = and(pickForwardMeta, forwardWaymask_2) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_2_T_1_tag = mux(_metaWay_2_T, forwardMeta_data_tag, io_metaReadResp_2_tag) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_2_T_1_valid = mux(_metaWay_2_T, forwardMeta_data_valid, io_metaReadResp_2_valid) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_2_T_1_dirty = mux(_metaWay_2_T, forwardMeta_data_dirty, io_metaReadResp_2_dirty) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_3_T = and(pickForwardMeta, forwardWaymask_3) @[src/main/scala/nutcore/mem/Cache.scala 187:39]
    node _metaWay_3_T_1_tag = mux(_metaWay_3_T, forwardMeta_data_tag, io_metaReadResp_3_tag) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_3_T_1_valid = mux(_metaWay_3_T, forwardMeta_data_valid, io_metaReadResp_3_valid) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node _metaWay_3_T_1_dirty = mux(_metaWay_3_T, forwardMeta_data_dirty, io_metaReadResp_3_dirty) @[src/main/scala/nutcore/mem/Cache.scala 187:22]
    node metaWay_0_tag = _metaWay_0_T_1_tag @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node addr_tag = _addr_T_3 @[src/main/scala/nutcore/mem/Cache.scala 174:{31,31}]
    node _hitVec_T = eq(metaWay_0_tag, addr_tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node metaWay_0_valid = _metaWay_0_T_1_valid @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_1 = and(metaWay_0_valid, _hitVec_T) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_2 = and(_hitVec_T_1, io_in_valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node metaWay_1_tag = _metaWay_1_T_1_tag @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_3 = eq(metaWay_1_tag, addr_tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node metaWay_1_valid = _metaWay_1_T_1_valid @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_4 = and(metaWay_1_valid, _hitVec_T_3) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_5 = and(_hitVec_T_4, io_in_valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node metaWay_2_tag = _metaWay_2_T_1_tag @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_6 = eq(metaWay_2_tag, addr_tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node metaWay_2_valid = _metaWay_2_T_1_valid @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_7 = and(metaWay_2_valid, _hitVec_T_6) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_8 = and(_hitVec_T_7, io_in_valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node metaWay_3_tag = _metaWay_3_T_1_tag @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_9 = eq(metaWay_3_tag, addr_tag) @[src/main/scala/nutcore/mem/Cache.scala 190:59]
    node metaWay_3_valid = _metaWay_3_T_1_valid @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node _hitVec_T_10 = and(metaWay_3_valid, _hitVec_T_9) @[src/main/scala/nutcore/mem/Cache.scala 190:49]
    node _hitVec_T_11 = and(_hitVec_T_10, io_in_valid) @[src/main/scala/nutcore/mem/Cache.scala 190:73]
    node _hitVec_WIRE_1 = _hitVec_T_5 @[src/main/scala/nutcore/mem/Cache.scala 190:{23,23}]
    node _hitVec_WIRE_0 = _hitVec_T_2 @[src/main/scala/nutcore/mem/Cache.scala 190:{23,23}]
    node hitVec_lo = cat(_hitVec_WIRE_1, _hitVec_WIRE_0) @[src/main/scala/nutcore/mem/Cache.scala 190:90]
    node _hitVec_WIRE_3 = _hitVec_T_11 @[src/main/scala/nutcore/mem/Cache.scala 190:{23,23}]
    node _hitVec_WIRE_2 = _hitVec_T_8 @[src/main/scala/nutcore/mem/Cache.scala 190:{23,23}]
    node hitVec_hi = cat(_hitVec_WIRE_3, _hitVec_WIRE_2) @[src/main/scala/nutcore/mem/Cache.scala 190:90]
    node hitVec = cat(hitVec_hi, hitVec_lo) @[src/main/scala/nutcore/mem/Cache.scala 190:90]
    reg victimWaymask_lfsr : UInt<64>, clock with :
      reset => (UInt<1>("h0"), victimWaymask_lfsr) @[src/main/scala/utils/LFSR64.scala 25:23]
    node _victimWaymask_xor_T = bits(victimWaymask_lfsr, 0, 0) @[src/main/scala/utils/LFSR64.scala 26:19]
    node _victimWaymask_xor_T_1 = bits(victimWaymask_lfsr, 1, 1) @[src/main/scala/utils/LFSR64.scala 26:29]
    node _victimWaymask_xor_T_2 = xor(_victimWaymask_xor_T, _victimWaymask_xor_T_1) @[src/main/scala/utils/LFSR64.scala 26:23]
    node _victimWaymask_xor_T_3 = bits(victimWaymask_lfsr, 3, 3) @[src/main/scala/utils/LFSR64.scala 26:39]
    node _victimWaymask_xor_T_4 = xor(_victimWaymask_xor_T_2, _victimWaymask_xor_T_3) @[src/main/scala/utils/LFSR64.scala 26:33]
    node _victimWaymask_xor_T_5 = bits(victimWaymask_lfsr, 4, 4) @[src/main/scala/utils/LFSR64.scala 26:49]
    node victimWaymask_xor = xor(_victimWaymask_xor_T_4, _victimWaymask_xor_T_5) @[src/main/scala/utils/LFSR64.scala 26:43]
    node _victimWaymask_lfsr_T = eq(victimWaymask_lfsr, UInt<1>("h0")) @[src/main/scala/utils/LFSR64.scala 28:24]
    node _victimWaymask_lfsr_T_1 = bits(victimWaymask_lfsr, 63, 1) @[src/main/scala/utils/LFSR64.scala 28:51]
    node _victimWaymask_lfsr_T_2 = cat(victimWaymask_xor, _victimWaymask_lfsr_T_1) @[src/main/scala/utils/LFSR64.scala 28:41]
    node _victimWaymask_lfsr_T_3 = mux(_victimWaymask_lfsr_T, UInt<1>("h1"), _victimWaymask_lfsr_T_2) @[src/main/scala/utils/LFSR64.scala 28:18]
    node _GEN_7 = mux(UInt<1>("h1"), _victimWaymask_lfsr_T_3, victimWaymask_lfsr) @[src/main/scala/utils/LFSR64.scala 27:22 28:12 25:23]
    node _victimWaymask_T = bits(victimWaymask_lfsr, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 191:53]
    node victimWaymask = dshl(UInt<1>("h1"), _victimWaymask_T) @[src/main/scala/nutcore/mem/Cache.scala 191:42]
    node _invalidVec_T = eq(metaWay_0_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_T_1 = eq(metaWay_1_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_T_2 = eq(metaWay_2_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_T_3 = eq(metaWay_3_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 193:45]
    node _invalidVec_WIRE_1 = _invalidVec_T_1 @[src/main/scala/nutcore/mem/Cache.scala 193:{27,27}]
    node _invalidVec_WIRE_0 = _invalidVec_T @[src/main/scala/nutcore/mem/Cache.scala 193:{27,27}]
    node invalidVec_lo = cat(_invalidVec_WIRE_1, _invalidVec_WIRE_0) @[src/main/scala/nutcore/mem/Cache.scala 193:56]
    node _invalidVec_WIRE_3 = _invalidVec_T_3 @[src/main/scala/nutcore/mem/Cache.scala 193:{27,27}]
    node _invalidVec_WIRE_2 = _invalidVec_T_2 @[src/main/scala/nutcore/mem/Cache.scala 193:{27,27}]
    node invalidVec_hi = cat(_invalidVec_WIRE_3, _invalidVec_WIRE_2) @[src/main/scala/nutcore/mem/Cache.scala 193:56]
    node invalidVec = cat(invalidVec_hi, invalidVec_lo) @[src/main/scala/nutcore/mem/Cache.scala 193:56]
    node hasInvalidWay = orr(invalidVec) @[src/main/scala/nutcore/mem/Cache.scala 194:34]
    node _refillInvalidWaymask_T = geq(invalidVec, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 195:45]
    node _refillInvalidWaymask_T_1 = geq(invalidVec, UInt<3>("h4")) @[src/main/scala/nutcore/mem/Cache.scala 196:20]
    node _refillInvalidWaymask_T_2 = geq(invalidVec, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 197:20]
    node _refillInvalidWaymask_T_3 = mux(_refillInvalidWaymask_T_2, UInt<2>("h2"), UInt<1>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 197:8]
    node _refillInvalidWaymask_T_4 = mux(_refillInvalidWaymask_T_1, UInt<3>("h4"), _refillInvalidWaymask_T_3) @[src/main/scala/nutcore/mem/Cache.scala 196:8]
    node refillInvalidWaymask = mux(_refillInvalidWaymask_T, UInt<4>("h8"), _refillInvalidWaymask_T_4) @[src/main/scala/nutcore/mem/Cache.scala 195:33]
    node _waymask_T = mux(hasInvalidWay, refillInvalidWaymask, victimWaymask) @[src/main/scala/nutcore/mem/Cache.scala 200:49]
    node waymask = mux(io_out_bits_hit, hitVec, _waymask_T) @[src/main/scala/nutcore/mem/Cache.scala 200:20]
    node _T_3 = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_4 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_5 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_6 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_7 = add(_T_3, _T_4) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_8 = bits(_T_7, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_9 = add(_T_5, _T_6) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_10 = bits(_T_9, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_11 = add(_T_8, _T_10) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_12 = bits(_T_11, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 201:16]
    node _T_13 = gt(_T_12, UInt<1>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 201:26]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_14 = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_15 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_16 = eq(_T_15, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_17 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_18 = eq(_T_17, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_19 = and(UInt<1>("h1"), enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_20 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_21 = eq(_T_20, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_22 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_23 = eq(_T_22, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_24 = and(UInt<1>("h1"), enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_25 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_26 = eq(_T_25, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_27 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_28 = eq(_T_27, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_3) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_29 = and(UInt<1>("h1"), enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_30 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_31 = eq(_T_30, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_32 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_33 = eq(_T_32, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_4) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_8 = add(c_4, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_9 = tail(_c_T_8, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_4 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_34 = and(UInt<1>("h1"), enableDisplay_4) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_35 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_36 = eq(_T_35, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_37 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_38 = eq(_T_37, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_5 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_5) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_10 = add(c_5, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_11 = tail(_c_T_10, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_5 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_39 = and(UInt<1>("h1"), enableDisplay_5) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_40 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_41 = eq(_T_40, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_42 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_43 = eq(_T_42, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_6 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_6) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_12 = add(c_6, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_13 = tail(_c_T_12, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_6 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_44 = and(UInt<1>("h1"), enableDisplay_6) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_45 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_46 = eq(_T_45, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_47 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_48 = eq(_T_47, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_7 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_7) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_14 = add(c_7, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_15 = tail(_c_T_14, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_7 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_49 = and(UInt<1>("h1"), enableDisplay_7) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_50 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_51 = eq(_T_50, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_52 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_53 = eq(_T_52, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_8 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_8) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_16 = add(c_8, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_17 = tail(_c_T_16, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_8 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_54 = and(UInt<1>("h1"), enableDisplay_8) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_55 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_56 = eq(_T_55, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_57 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_58 = eq(_T_57, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_9 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_9) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_18 = add(c_9, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_19 = tail(_c_T_18, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_9 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_59 = and(UInt<1>("h1"), enableDisplay_9) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_60 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_61 = eq(_T_60, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_62 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_63 = eq(_T_62, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_64 = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_65 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_66 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_67 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_68 = add(_T_64, _T_65) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_69 = bits(_T_68, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_70 = add(_T_66, _T_67) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_71 = bits(_T_70, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_72 = add(_T_69, _T_71) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_73 = bits(_T_72, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 207:16]
    node _T_74 = gt(_T_73, UInt<1>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 207:26]
    reg c_10 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_10) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_20 = add(c_10, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_21 = tail(_c_T_20, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_10 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_75 = and(UInt<1>("h1"), enableDisplay_10) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_76 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_77 = eq(_T_76, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_78 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_79 = eq(_T_78, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_80 = bits(waymask, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_81 = bits(waymask, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_82 = bits(waymask, 2, 2) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_83 = bits(waymask, 3, 3) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_84 = add(_T_80, _T_81) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_85 = bits(_T_84, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_86 = add(_T_82, _T_83) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_87 = bits(_T_86, 1, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_88 = add(_T_85, _T_87) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_89 = bits(_T_88, 2, 0) @[src/main/scala/nutcore/mem/Cache.scala 208:35]
    node _T_90 = gt(_T_89, UInt<1>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 208:45]
    node _T_91 = and(io_in_valid, _T_90) @[src/main/scala/nutcore/mem/Cache.scala 208:24]
    node _T_92 = eq(_T_91, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 208:10]
    node _T_93 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    node _T_94 = eq(_T_93, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    node _T_95 = eq(_T_92, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    node _io_out_bits_hit_T = orr(hitVec) @[src/main/scala/nutcore/mem/Cache.scala 211:44]
    node _io_out_bits_hit_T_1 = and(io_in_valid, _io_out_bits_hit_T) @[src/main/scala/nutcore/mem/Cache.scala 211:34]
    node _io_out_bits_mmio_T = xor(io_in_bits_req_addr, UInt<30>("h30000000")) @[src/main/scala/nutcore/NutCore.scala 87:11]
    node _io_out_bits_mmio_T_1 = bits(_io_out_bits_mmio_T, 31, 28) @[src/main/scala/nutcore/NutCore.scala 87:24]
    node _io_out_bits_mmio_T_2 = eq(_io_out_bits_mmio_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/NutCore.scala 87:44]
    node _io_out_bits_mmio_T_3 = xor(io_in_bits_req_addr, UInt<31>("h40000000")) @[src/main/scala/nutcore/NutCore.scala 87:11]
    node _io_out_bits_mmio_T_4 = bits(_io_out_bits_mmio_T_3, 31, 30) @[src/main/scala/nutcore/NutCore.scala 87:24]
    node _io_out_bits_mmio_T_5 = eq(_io_out_bits_mmio_T_4, UInt<1>("h0")) @[src/main/scala/nutcore/NutCore.scala 87:44]
    node _io_out_bits_mmio_T_6 = or(_io_out_bits_mmio_T_2, _io_out_bits_mmio_T_5) @[src/main/scala/nutcore/NutCore.scala 88:15]
    node _isForwardData_WIRE_1 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 78:{49,49}]
    skip
    skip
    node _isForwardData_T_2 = bits(_isForwardData_WIRE_1, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 78:49]
    skip
    node _isForwardData_WIRE_3 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 78:{82,82}]
    skip
    node _isForwardData_T_5 = bits(_isForwardData_WIRE_3, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 78:82]
    skip
    skip
    node _isForwardData_WIRE_index = _isForwardData_T_2 @[src/main/scala/nutcore/mem/Cache.scala 78:{49,49}]
    node _isForwardData_WIRE_2_wordIndex = _isForwardData_T_5 @[src/main/scala/nutcore/mem/Cache.scala 78:{82,82}]
    node _isForwardData_T_8 = cat(_isForwardData_WIRE_index, _isForwardData_WIRE_2_wordIndex) @[src/main/scala/nutcore/mem/Cache.scala 78:35]
    node _isForwardData_T_9 = eq(io_dataWriteBus_req_bits_setIdx, _isForwardData_T_8) @[src/main/scala/nutcore/mem/Cache.scala 217:30]
    node _isForwardData_T_10 = and(io_dataWriteBus_req_valid, _isForwardData_T_9) @[src/main/scala/nutcore/mem/Cache.scala 217:13]
    node isForwardData = and(io_in_valid, _isForwardData_T_10) @[src/main/scala/nutcore/mem/Cache.scala 216:35]
    reg isForwardDataReg : UInt<1>, clock with :
      reset => (UInt<1>("h0"), isForwardDataReg) @[src/main/scala/nutcore/mem/Cache.scala 219:33]
    node _GEN_8 = mux(isForwardData, UInt<1>("h1"), isForwardDataReg) @[src/main/scala/nutcore/mem/Cache.scala 220:24 219:33 220:43]
    node _T_96 = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_97 = eq(io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 221:23]
    node _T_98 = or(_T_96, _T_97) @[src/main/scala/nutcore/mem/Cache.scala 221:20]
    node _GEN_9 = mux(_T_98, UInt<1>("h0"), _GEN_8) @[src/main/scala/nutcore/mem/Cache.scala 221:{37,56}]
    skip
    reg forwardDataReg_data_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), forwardDataReg_data_data) @[src/main/scala/nutcore/mem/Cache.scala 222:33]
    reg forwardDataReg_waymask : UInt<4>, clock with :
      reset => (UInt<1>("h0"), forwardDataReg_waymask) @[src/main/scala/nutcore/mem/Cache.scala 222:33]
    skip
    node _GEN_11 = mux(isForwardData, io_dataWriteBus_req_bits_data_data, forwardDataReg_data_data) @[src/main/scala/nutcore/mem/Cache.scala 222:{33,33,33}]
    node _GEN_12 = mux(isForwardData, io_dataWriteBus_req_bits_waymask, forwardDataReg_waymask) @[src/main/scala/nutcore/mem/Cache.scala 222:{33,33,33}]
    node _io_out_bits_isForwardData_T = or(isForwardDataReg, isForwardData) @[src/main/scala/nutcore/mem/Cache.scala 223:49]
    skip
    node _io_out_bits_forwardData_T_data_data = mux(isForwardData, io_dataWriteBus_req_bits_data_data, forwardDataReg_data_data) @[src/main/scala/nutcore/mem/Cache.scala 224:33]
    node _io_out_bits_forwardData_T_waymask = mux(isForwardData, io_dataWriteBus_req_bits_waymask, forwardDataReg_waymask) @[src/main/scala/nutcore/mem/Cache.scala 224:33]
    node _io_in_ready_T = eq(io_in_valid, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 228:18]
    node _io_in_ready_T_1 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_ready_T_2 = or(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/mem/Cache.scala 228:31]
    node _T_99 = and(io_in_ready, io_in_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_11 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_11) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_22 = add(c_11, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_23 = tail(_c_T_22, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_11 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_100 = and(UInt<1>("h1"), enableDisplay_11) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_101 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_102 = eq(_T_101, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_103 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_104 = eq(_T_103, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _WIRE_1 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _T_107 = bits(_WIRE_1, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    reg c_12 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_12) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_24 = add(c_12, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_25 = tail(_c_T_24, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_12 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_109 = and(UInt<1>("h1"), enableDisplay_12) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_110 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_111 = eq(_T_110, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_112 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_113 = eq(_T_112, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    skip
    skip
    skip
    skip
    skip
    skip
    node metaWay_0_dirty = _metaWay_0_T_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node metaWay_1_dirty = _metaWay_1_T_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node metaWay_2_dirty = _metaWay_2_T_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    node metaWay_3_dirty = _metaWay_3_T_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 182:21 187:16]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _WIRE_index = _T_107 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    io_in_ready <= _io_in_ready_T_2 @[src/main/scala/nutcore/mem/Cache.scala 228:15]
    io_out_valid <= io_in_valid @[src/main/scala/nutcore/mem/Cache.scala 227:16]
    io_out_bits_req_addr <= io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    io_out_bits_req_size <= io_in_bits_req_size @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    io_out_bits_req_cmd <= io_in_bits_req_cmd @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    io_out_bits_req_wmask <= io_in_bits_req_wmask @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    io_out_bits_req_wdata <= io_in_bits_req_wdata @[src/main/scala/nutcore/mem/Cache.scala 226:19]
    io_out_bits_metas_0_tag <= metaWay_0_tag @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_0_valid <= metaWay_0_valid @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_0_dirty <= metaWay_0_dirty @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_1_tag <= metaWay_1_tag @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_1_valid <= metaWay_1_valid @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_1_dirty <= metaWay_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_2_tag <= metaWay_2_tag @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_2_valid <= metaWay_2_valid @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_2_dirty <= metaWay_2_dirty @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_3_tag <= metaWay_3_tag @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_3_valid <= metaWay_3_valid @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_metas_3_dirty <= metaWay_3_dirty @[src/main/scala/nutcore/mem/Cache.scala 210:21]
    io_out_bits_datas_0_data <= io_dataReadResp_0_data @[src/main/scala/nutcore/mem/Cache.scala 213:21]
    io_out_bits_datas_1_data <= io_dataReadResp_1_data @[src/main/scala/nutcore/mem/Cache.scala 213:21]
    io_out_bits_datas_2_data <= io_dataReadResp_2_data @[src/main/scala/nutcore/mem/Cache.scala 213:21]
    io_out_bits_datas_3_data <= io_dataReadResp_3_data @[src/main/scala/nutcore/mem/Cache.scala 213:21]
    io_out_bits_hit <= _io_out_bits_hit_T_1 @[src/main/scala/nutcore/mem/Cache.scala 211:19]
    io_out_bits_waymask <= waymask @[src/main/scala/nutcore/mem/Cache.scala 212:23]
    io_out_bits_mmio <= _io_out_bits_mmio_T_6 @[src/main/scala/nutcore/mem/Cache.scala 214:20]
    io_out_bits_isForwardData <= _io_out_bits_isForwardData_T @[src/main/scala/nutcore/mem/Cache.scala 223:29]
    skip
    io_out_bits_forwardData_data_data <= _io_out_bits_forwardData_T_data_data @[src/main/scala/nutcore/mem/Cache.scala 224:27]
    io_out_bits_forwardData_waymask <= _io_out_bits_forwardData_T_waymask @[src/main/scala/nutcore/mem/Cache.scala 224:27]
    isForwardMetaReg <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/nutcore/mem/Cache.scala 177:{33,33}]
    skip
    forwardMetaReg_data_tag <= _GEN_3
    forwardMetaReg_data_valid <= _GEN_4
    forwardMetaReg_data_dirty <= _GEN_5
    forwardMetaReg_waymask <= _GEN_6
    victimWaymask_lfsr <= mux(reset, UInt<64>("h1234567887654321"), _GEN_7) @[src/main/scala/utils/LFSR64.scala 25:{23,23}]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_3 <= mux(reset, UInt<64>("h0"), _c_T_7) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_4 <= mux(reset, UInt<64>("h0"), _c_T_9) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_5 <= mux(reset, UInt<64>("h0"), _c_T_11) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_6 <= mux(reset, UInt<64>("h0"), _c_T_13) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_7 <= mux(reset, UInt<64>("h0"), _c_T_15) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_8 <= mux(reset, UInt<64>("h0"), _c_T_17) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_9 <= mux(reset, UInt<64>("h0"), _c_T_19) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_10 <= mux(reset, UInt<64>("h0"), _c_T_21) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    isForwardDataReg <= mux(reset, UInt<1>("h0"), _GEN_9) @[src/main/scala/nutcore/mem/Cache.scala 219:{33,33}]
    skip
    forwardDataReg_data_data <= _GEN_11
    forwardDataReg_waymask <= _GEN_12
    c_11 <= mux(reset, UInt<64>("h0"), _c_T_23) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_12 <= mux(reset, UInt<64>("h0"), _c_T_25) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_14), _T_16), UInt<1>("h1")), "[%d] CacheStage2_2: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_14), _T_18), UInt<1>("h1")), "[ERROR] metaWay %x metat %x reqt %x\n", metaWay_0_valid, metaWay_0_tag, addr_tag) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_19), _T_21), UInt<1>("h1")), "[%d] CacheStage2_2: ", c_1) : printf_2 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_19), _T_23), UInt<1>("h1")), "[ERROR] metaWay %x metat %x reqt %x\n", metaWay_1_valid, metaWay_1_tag, addr_tag) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_24), _T_26), UInt<1>("h1")), "[%d] CacheStage2_2: ", c_2) : printf_4 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_24), _T_28), UInt<1>("h1")), "[ERROR] metaWay %x metat %x reqt %x\n", metaWay_2_valid, metaWay_2_tag, addr_tag) : printf_5 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_29), _T_31), UInt<1>("h1")), "[%d] CacheStage2_2: ", c_3) : printf_6 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_29), _T_33), UInt<1>("h1")), "[ERROR] metaWay %x metat %x reqt %x\n", metaWay_3_valid, metaWay_3_tag, addr_tag) : printf_7 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_34), _T_36), UInt<1>("h1")), "[%d] CacheStage2_2: ", c_4) : printf_8 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_34), _T_38), UInt<1>("h1")), "[ERROR] metaReadResp %x metat %x reqt %x\n", io_metaReadResp_0_valid, io_metaReadResp_0_tag, addr_tag) : printf_9 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_39), _T_41), UInt<1>("h1")), "[%d] CacheStage2_2: ", c_5) : printf_10 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_39), _T_43), UInt<1>("h1")), "[ERROR] metaReadResp %x metat %x reqt %x\n", io_metaReadResp_1_valid, io_metaReadResp_1_tag, addr_tag) : printf_11 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_44), _T_46), UInt<1>("h1")), "[%d] CacheStage2_2: ", c_6) : printf_12 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_44), _T_48), UInt<1>("h1")), "[ERROR] metaReadResp %x metat %x reqt %x\n", io_metaReadResp_2_valid, io_metaReadResp_2_tag, addr_tag) : printf_13 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_49), _T_51), UInt<1>("h1")), "[%d] CacheStage2_2: ", c_7) : printf_14 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_49), _T_53), UInt<1>("h1")), "[ERROR] metaReadResp %x metat %x reqt %x\n", io_metaReadResp_3_valid, io_metaReadResp_3_tag, addr_tag) : printf_15 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_54), _T_56), UInt<1>("h1")), "[%d] CacheStage2_2: ", c_8) : printf_16 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_54), _T_58), UInt<1>("h1")), "[ERROR] forwardMetaReg isForwardMetaReg %x %x metat %x wm %b\n", isForwardMetaReg, forwardMetaReg_data_valid, forwardMetaReg_data_tag, forwardMetaReg_waymask) : printf_17 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_59), _T_61), UInt<1>("h1")), "[%d] CacheStage2_2: ", c_9) : printf_18 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_59), _T_63), UInt<1>("h1")), "[ERROR] forwardMeta isForwardMeta %x %x metat %x wm %b\n", isForwardMeta, io_metaWriteBus_req_bits_data_valid, io_metaWriteBus_req_bits_data_tag, io_metaWriteBus_req_bits_waymask) : printf_19 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_74), _T_75), _T_77), UInt<1>("h1")), "[%d] CacheStage2_2: ", c_10) : printf_20 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_74), _T_75), _T_79), UInt<1>("h1")), "[ERROR] hit %b wmask %b hitvec %b\n", io_out_bits_hit, forwardMeta_waymask, hitVec) : printf_21 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_94), _T_95), UInt<1>("h1")), "Assertion failed\n    at Cache.scala:208 assert(!(io.in.valid && PopCount(waymask) > 1.U))\n") : printf_22 @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    assert(clock, _T_92, and(and(UInt<1>("h1"), _T_94), UInt<1>("h1")), "") : assert @[src/main/scala/nutcore/mem/Cache.scala 208:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_100), _T_102), UInt<1>("h1")), "[%d] CacheStage2_2: ", c_11) : printf_23 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_100), _T_104), UInt<1>("h1")), "[isFD:%d isFDreg:%d inFire:%d invalid:%d \n", isForwardData, isForwardDataReg, _T_99, io_in_valid) : printf_24 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_109), _T_111), UInt<1>("h1")), "[%d] CacheStage2_2: ", c_12) : printf_25 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_109), _T_113), UInt<1>("h1")), "[isFM:%d isFMreg:%d metawreq:%x widx:%x ridx:%x \n", isForwardMeta, isForwardMetaReg, io_metaWriteBus_req_valid, io_metaWriteBus_req_bits_setIdx, _WIRE_index) : printf_26 @[src/main/scala/utils/Debug.scala 57:13]

  module Arbiter_10 :
    output io_in_0_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_setIdx : UInt<9> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_data_tag : UInt<17> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_data_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_data_dirty : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_waymask : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_setIdx : UInt<9> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_data_tag : UInt<17> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_data_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_data_dirty : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_waymask : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_out_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_setIdx : UInt<9> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_data_tag : UInt<17> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_data_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_data_dirty : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_waymask : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]

    skip
    node _GEN_1 = mux(io_in_0_valid, io_in_0_bits_setIdx, io_in_1_bits_setIdx) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node _GEN_2 = mux(io_in_0_valid, io_in_0_bits_data_tag, io_in_1_bits_data_tag) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node _GEN_3 = mux(io_in_0_valid, io_in_0_bits_data_valid, io_in_1_bits_data_valid) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node _GEN_4 = mux(io_in_0_valid, io_in_0_bits_data_dirty, io_in_1_bits_data_dirty) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node _GEN_5 = mux(io_in_0_valid, io_in_0_bits_waymask, io_in_1_bits_waymask) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node grant_1 = eq(io_in_0_valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>("h1"), io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    skip
    node _io_out_valid_T = eq(grant_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 148:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io_in_1_valid) @[src/main/scala/chisel3/util/Arbiter.scala 148:31]
    io_in_0_ready <= _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 147:14]
    skip
    io_out_valid <= _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 148:16]
    io_out_bits_setIdx <= _GEN_1
    io_out_bits_data_tag <= _GEN_2
    io_out_bits_data_valid <= _GEN_3
    io_out_bits_data_dirty <= _GEN_4
    io_out_bits_waymask <= _GEN_5
    skip

  module Arbiter_11 :
    output io_in_0_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_setIdx : UInt<12> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_data_data : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_waymask : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_setIdx : UInt<12> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_data_data : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_waymask : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_out_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_setIdx : UInt<12> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_data_data : UInt<64> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_waymask : UInt<4> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]

    skip
    node _GEN_1 = mux(io_in_0_valid, io_in_0_bits_setIdx, io_in_1_bits_setIdx) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node _GEN_2 = mux(io_in_0_valid, io_in_0_bits_data_data, io_in_1_bits_data_data) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node _GEN_3 = mux(io_in_0_valid, io_in_0_bits_waymask, io_in_1_bits_waymask) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node grant_1 = eq(io_in_0_valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>("h1"), io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    skip
    node _io_out_valid_T = eq(grant_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 148:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io_in_1_valid) @[src/main/scala/chisel3/util/Arbiter.scala 148:31]
    io_in_0_ready <= _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 147:14]
    skip
    io_out_valid <= _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 148:16]
    io_out_bits_setIdx <= _GEN_1
    io_out_bits_data_data <= _GEN_2
    io_out_bits_waymask <= _GEN_3
    skip

  module CacheStage3_2 :
    input clock : Clock
    input reset : UInt<1>
    output io_in_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_req_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_req_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_req_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_req_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_req_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_0_tag : UInt<17> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_0_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_0_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_1_tag : UInt<17> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_1_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_1_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_2_tag : UInt<17> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_2_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_2_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_3_tag : UInt<17> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_3_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_metas_3_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_datas_0_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_datas_1_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_datas_2_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_datas_3_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_hit : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_mmio : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_isForwardData : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_forwardData_data_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_in_bits_forwardData_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_out_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_out_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_out_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_out_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_isFinish : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_flush : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_dataReadBus_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataReadBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataReadBus_req_bits_setIdx : UInt<12> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_dataReadBus_resp_data_0_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_dataReadBus_resp_data_1_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_dataReadBus_resp_data_2_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_dataReadBus_resp_data_3_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_dataWriteBus_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataWriteBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataWriteBus_req_bits_setIdx : UInt<12> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataWriteBus_req_bits_data_data : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataWriteBus_req_bits_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_metaWriteBus_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_metaWriteBus_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_metaWriteBus_req_bits_setIdx : UInt<9> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_metaWriteBus_req_bits_data_tag : UInt<17> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_metaWriteBus_req_bits_data_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_metaWriteBus_req_bits_data_dirty : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_metaWriteBus_req_bits_waymask : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mem_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mem_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mem_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mem_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mem_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mmio_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mmio_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_mmio_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mmio_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_mmio_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input io_cohResp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_cohResp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    output io_dataReadRespToL1 : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 252:14]
    input DISPLAY_ENABLE : UInt<1>

    inst metaWriteArb of Arbiter_10 @[src/main/scala/nutcore/mem/Cache.scala 254:28]
    inst dataWriteArb of Arbiter_11 @[src/main/scala/nutcore/mem/Cache.scala 255:28]
    node _addr_WIRE = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 258:{31,31}]
    skip
    node _addr_T_1 = bits(_addr_WIRE, 5, 3) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node _addr_T_2 = bits(_addr_WIRE, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node _addr_T_3 = bits(_addr_WIRE, 31, 15) @[src/main/scala/nutcore/mem/Cache.scala 258:31]
    node mmio = and(io_in_valid, io_in_bits_mmio) @[src/main/scala/nutcore/mem/Cache.scala 259:26]
    node hit = and(io_in_valid, io_in_bits_hit) @[src/main/scala/nutcore/mem/Cache.scala 260:25]
    node _miss_T = eq(io_in_bits_hit, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 261:29]
    node miss = and(io_in_valid, _miss_T) @[src/main/scala/nutcore/mem/Cache.scala 261:26]
    node _probe_T = and(io_in_valid, UInt<1>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 262:27]
    node _probe_T_1 = eq(io_in_bits_req_cmd, UInt<4>("h8")) @[src/main/scala/bus/simplebus/SimpleBus.scala 79:23]
    node probe = and(_probe_T, _probe_T_1) @[src/main/scala/nutcore/mem/Cache.scala 262:39]
    node _hitReadBurst_T = eq(io_in_bits_req_cmd, UInt<2>("h2")) @[src/main/scala/bus/simplebus/SimpleBus.scala 76:27]
    node hitReadBurst = and(hit, _hitReadBurst_T) @[src/main/scala/nutcore/mem/Cache.scala 263:26]
    node _meta_T = bits(io_in_bits_waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_1 = bits(io_in_bits_waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_2 = bits(io_in_bits_waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_3 = bits(io_in_bits_waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _meta_T_4 = mux(_meta_T, io_in_bits_metas_0_dirty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_5 = mux(_meta_T_1, io_in_bits_metas_1_dirty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_6 = mux(_meta_T_2, io_in_bits_metas_2_dirty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_7 = mux(_meta_T_3, io_in_bits_metas_3_dirty, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_8 = or(_meta_T_4, _meta_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_9 = or(_meta_T_8, _meta_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_10 = or(_meta_T_9, _meta_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _meta_T_18 = mux(_meta_T, io_in_bits_metas_0_tag, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_19 = mux(_meta_T_1, io_in_bits_metas_1_tag, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_20 = mux(_meta_T_2, io_in_bits_metas_2_tag, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_21 = mux(_meta_T_3, io_in_bits_metas_3_tag, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_22 = or(_meta_T_18, _meta_T_19) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_23 = or(_meta_T_22, _meta_T_20) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _meta_T_24 = or(_meta_T_23, _meta_T_21) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T = and(mmio, hit) @[src/main/scala/nutcore/mem/Cache.scala 265:17]
    node _T_1 = eq(_T, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 265:10]
    node _T_2 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    node _T_3 = eq(_T_2, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    node _T_4 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    node _useForwardData_T = eq(io_in_bits_waymask, io_in_bits_forwardData_waymask) @[src/main/scala/nutcore/mem/Cache.scala 273:71]
    node useForwardData = and(io_in_bits_isForwardData, _useForwardData_T) @[src/main/scala/nutcore/mem/Cache.scala 273:49]
    node _dataReadArray_T = bits(io_in_bits_waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_1 = bits(io_in_bits_waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_2 = bits(io_in_bits_waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_3 = bits(io_in_bits_waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataReadArray_T_4 = mux(_dataReadArray_T, io_in_bits_datas_0_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_5 = mux(_dataReadArray_T_1, io_in_bits_datas_1_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_6 = mux(_dataReadArray_T_2, io_in_bits_datas_2_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_7 = mux(_dataReadArray_T_3, io_in_bits_datas_3_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_8 = or(_dataReadArray_T_4, _dataReadArray_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_9 = or(_dataReadArray_T_8, _dataReadArray_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_T_10 = or(_dataReadArray_T_9, _dataReadArray_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataReadArray_WIRE_1 = _dataReadArray_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _dataReadArray_WIRE_data = _dataReadArray_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node dataRead = mux(useForwardData, io_in_bits_forwardData_data_data, _dataReadArray_WIRE_data) @[src/main/scala/nutcore/mem/Cache.scala 275:21]
    node _wordMask_T = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 276:22]
    node _wordMask_T_1 = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wordMask_T_2 = and(_wordMask_T, _wordMask_T_1) @[src/main/scala/nutcore/mem/Cache.scala 276:28]
    node _wordMask_T_3 = bits(io_in_bits_req_wmask, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_4 = bits(io_in_bits_req_wmask, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_5 = bits(io_in_bits_req_wmask, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_6 = bits(io_in_bits_req_wmask, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_7 = bits(io_in_bits_req_wmask, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_8 = bits(io_in_bits_req_wmask, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_9 = bits(io_in_bits_req_wmask, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_10 = bits(io_in_bits_req_wmask, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _wordMask_T_11 = bits(_wordMask_T_3, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_12 = mux(_wordMask_T_11, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_13 = bits(_wordMask_T_4, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_14 = mux(_wordMask_T_13, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_15 = bits(_wordMask_T_5, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_16 = mux(_wordMask_T_15, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_17 = bits(_wordMask_T_6, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_18 = mux(_wordMask_T_17, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_19 = bits(_wordMask_T_7, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_20 = mux(_wordMask_T_19, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_21 = bits(_wordMask_T_8, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_22 = mux(_wordMask_T_21, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_23 = bits(_wordMask_T_9, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_24 = mux(_wordMask_T_23, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_25 = bits(_wordMask_T_10, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _wordMask_T_26 = mux(_wordMask_T_25, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node wordMask_lo_lo = cat(_wordMask_T_14, _wordMask_T_12) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_lo_hi = cat(_wordMask_T_18, _wordMask_T_16) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_lo = cat(wordMask_lo_hi, wordMask_lo_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_hi_lo = cat(_wordMask_T_22, _wordMask_T_20) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_hi_hi = cat(_wordMask_T_26, _wordMask_T_24) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask_hi = cat(wordMask_hi_hi, wordMask_hi_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _wordMask_T_27 = cat(wordMask_hi, wordMask_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node wordMask = mux(_wordMask_T_2, _wordMask_T_27, UInt<64>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 276:21]
    reg writeL2BeatCnt_value : UInt<3>, clock with :
      reset => (UInt<1>("h0"), writeL2BeatCnt_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node _T_5 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_6 = eq(io_in_bits_req_cmd, UInt<2>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 279:32]
    node _T_7 = eq(io_in_bits_req_cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _T_8 = or(_T_6, _T_7) @[src/main/scala/nutcore/mem/Cache.scala 279:60]
    node _T_9 = and(_T_5, _T_8) @[src/main/scala/nutcore/mem/Cache.scala 279:20]
    skip
    node _value_T = add(writeL2BeatCnt_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_0 = mux(_T_9, _value_T_1, writeL2BeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 279:83 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _hitWrite_T = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node hitWrite = and(hit, _hitWrite_T) @[src/main/scala/nutcore/mem/Cache.scala 283:22]
    node _dataHitWriteBus_x1_T = and(io_in_bits_req_wdata, wordMask) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _dataHitWriteBus_x1_T_1 = not(wordMask) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _dataHitWriteBus_x1_T_2 = and(dataRead, _dataHitWriteBus_x1_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _dataHitWriteBus_x1_T_3 = or(_dataHitWriteBus_x1_T, _dataHitWriteBus_x1_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _dataHitWriteBus_x3_T = eq(io_in_bits_req_cmd, UInt<2>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 286:60]
    node _dataHitWriteBus_x3_T_1 = eq(io_in_bits_req_cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _dataHitWriteBus_x3_T_2 = or(_dataHitWriteBus_x3_T, _dataHitWriteBus_x3_T_1) @[src/main/scala/nutcore/mem/Cache.scala 286:88]
    node addr_wordIndex = _addr_T_1 @[src/main/scala/nutcore/mem/Cache.scala 258:{31,31}]
    node _dataHitWriteBus_x3_T_3 = mux(_dataHitWriteBus_x3_T_2, writeL2BeatCnt_value, addr_wordIndex) @[src/main/scala/nutcore/mem/Cache.scala 286:51]
    node addr_index = _addr_T_2 @[src/main/scala/nutcore/mem/Cache.scala 258:{31,31}]
    node dataHitWriteBus_x3 = cat(addr_index, _dataHitWriteBus_x3_T_3) @[src/main/scala/nutcore/mem/Cache.scala 286:35]
    node _meta_WIRE = _meta_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node meta_dirty = _meta_WIRE @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _metaHitWriteBus_x5_T = eq(meta_dirty, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 289:25]
    node metaHitWriteBus_x5 = and(hitWrite, _metaHitWriteBus_x5_T) @[src/main/scala/nutcore/mem/Cache.scala 289:22]
    node _metaHitWriteBus_x6_WIRE_1 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _metaHitWriteBus_x6_T_2 = bits(_metaHitWriteBus_x6_WIRE_1, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    reg state : UInt<4>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22]
    reg needFlush : UInt<1>, clock with :
      reset => (UInt<1>("h0"), needFlush) @[src/main/scala/nutcore/mem/Cache.scala 295:26]
    node _T_10 = neq(state, UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 297:28]
    node _T_11 = and(io_flush, _T_10) @[src/main/scala/nutcore/mem/Cache.scala 297:18]
    node _GEN_1 = mux(_T_11, UInt<1>("h1"), needFlush) @[src/main/scala/nutcore/mem/Cache.scala 295:26 297:{41,53}]
    node _T_12 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_13 = and(_T_12, needFlush) @[src/main/scala/nutcore/mem/Cache.scala 298:21]
    node _GEN_2 = mux(_T_13, UInt<1>("h0"), _GEN_1) @[src/main/scala/nutcore/mem/Cache.scala 298:{35,47}]
    reg readBeatCnt_value : UInt<3>, clock with :
      reset => (UInt<1>("h0"), readBeatCnt_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg writeBeatCnt_value : UInt<3>, clock with :
      reset => (UInt<1>("h0"), writeBeatCnt_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg state2 : UInt<2>, clock with :
      reset => (UInt<1>("h0"), state2) @[src/main/scala/nutcore/mem/Cache.scala 304:23]
    node _T_14 = eq(state, UInt<4>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 306:39]
    node _T_15 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 306:66]
    node _T_16 = or(_T_14, _T_15) @[src/main/scala/nutcore/mem/Cache.scala 306:57]
    node _T_17 = eq(state2, UInt<2>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 306:92]
    node _T_18 = and(_T_16, _T_17) @[src/main/scala/nutcore/mem/Cache.scala 306:81]
    node _T_19 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 307:40]
    node _T_20 = mux(_T_19, readBeatCnt_value, writeBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 307:33]
    node _T_21 = cat(addr_index, _T_20) @[src/main/scala/nutcore/mem/Cache.scala 307:17]
    node _dataWay_T = eq(state2, UInt<2>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 308:60]
    reg dataWay_0_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataWay_0_data) @[src/main/scala/nutcore/mem/Cache.scala 308:26]
    reg dataWay_1_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataWay_1_data) @[src/main/scala/nutcore/mem/Cache.scala 308:26]
    reg dataWay_2_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataWay_2_data) @[src/main/scala/nutcore/mem/Cache.scala 308:26]
    reg dataWay_3_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), dataWay_3_data) @[src/main/scala/nutcore/mem/Cache.scala 308:26]
    node _GEN_3 = mux(_dataWay_T, io_dataReadBus_resp_data_0_data, dataWay_0_data) @[src/main/scala/nutcore/mem/Cache.scala 308:{26,26,26}]
    node _GEN_4 = mux(_dataWay_T, io_dataReadBus_resp_data_1_data, dataWay_1_data) @[src/main/scala/nutcore/mem/Cache.scala 308:{26,26,26}]
    node _GEN_5 = mux(_dataWay_T, io_dataReadBus_resp_data_2_data, dataWay_2_data) @[src/main/scala/nutcore/mem/Cache.scala 308:{26,26,26}]
    node _GEN_6 = mux(_dataWay_T, io_dataReadBus_resp_data_3_data, dataWay_3_data) @[src/main/scala/nutcore/mem/Cache.scala 308:{26,26,26}]
    node _dataHitWay_T = bits(io_in_bits_waymask, 0, 0) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_1 = bits(io_in_bits_waymask, 1, 1) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_2 = bits(io_in_bits_waymask, 2, 2) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_3 = bits(io_in_bits_waymask, 3, 3) @[src/main/scala/chisel3/util/Mux.scala 32:36]
    node _dataHitWay_T_4 = mux(_dataHitWay_T, dataWay_0_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_5 = mux(_dataHitWay_T_1, dataWay_1_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_6 = mux(_dataHitWay_T_2, dataWay_2_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_7 = mux(_dataHitWay_T_3, dataWay_3_data, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_8 = or(_dataHitWay_T_4, _dataHitWay_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_9 = or(_dataHitWay_T_8, _dataHitWay_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _dataHitWay_T_10 = or(_dataHitWay_T_9, _dataHitWay_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_22 = eq(UInt<2>("h0"), state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
    node _T_23 = and(io_dataReadBus_req_ready, io_dataReadBus_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_7 = mux(_T_23, UInt<2>("h1"), state2) @[src/main/scala/nutcore/mem/Cache.scala 304:23 312:{51,60}]
    node _T_24 = eq(UInt<2>("h1"), state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
    node _T_25 = eq(UInt<2>("h2"), state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
    node _T_26 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_27 = and(io_cohResp_ready, io_cohResp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_28 = or(_T_26, _T_27) @[src/main/scala/nutcore/mem/Cache.scala 314:44]
    node _T_29 = and(hitReadBurst, io_out_ready) @[src/main/scala/nutcore/mem/Cache.scala 314:79]
    node _T_30 = or(_T_28, _T_29) @[src/main/scala/nutcore/mem/Cache.scala 314:63]
    node _GEN_8 = mux(_T_30, UInt<2>("h0"), state2) @[src/main/scala/nutcore/mem/Cache.scala 314:105 304:23 314:96]
    node _GEN_9 = mux(_T_25, _GEN_8, state2) @[src/main/scala/nutcore/mem/Cache.scala 311:19 304:23]
    node _GEN_10 = mux(_T_24, UInt<2>("h2"), _GEN_9) @[src/main/scala/nutcore/mem/Cache.scala 311:19 313:35]
    node _GEN_11 = mux(_T_22, _GEN_7, _GEN_10) @[src/main/scala/nutcore/mem/Cache.scala 311:19]
    node _raddr_T = bits(io_in_bits_req_addr, 31, 3) @[src/main/scala/nutcore/mem/Cache.scala 318:44]
    node raddr = cat(_raddr_T, UInt<3>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 318:35]
    node _meta_WIRE_2 = _meta_T_24 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node meta_tag = _meta_WIRE_2 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node waddr_hi = cat(meta_tag, addr_index) @[src/main/scala/nutcore/mem/Cache.scala 321:18]
    node waddr = cat(waddr_hi, UInt<6>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 321:18]
    node _cmd_T = eq(state, UInt<4>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 322:23]
    node _cmd_T_1 = eq(writeBeatCnt_value, UInt<3>("h7")) @[src/main/scala/nutcore/mem/Cache.scala 323:29]
    node _cmd_T_2 = mux(_cmd_T_1, UInt<3>("h7"), UInt<2>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 323:8]
    node cmd = mux(_cmd_T, UInt<2>("h2"), _cmd_T_2) @[src/main/scala/nutcore/mem/Cache.scala 322:16]
    node _T_31 = eq(state, UInt<4>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 324:42]
    node _T_32 = mux(_T_31, raddr, waddr) @[src/main/scala/nutcore/mem/Cache.scala 324:35]
    node _T_33 = mux(UInt<1>("h1"), UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 326:37]
    node _io_mem_req_valid_T = eq(state, UInt<4>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 329:30]
    node _io_mem_req_valid_T_1 = eq(state, UInt<4>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 329:59]
    node _io_mem_req_valid_T_2 = eq(state2, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 329:89]
    node _io_mem_req_valid_T_3 = and(_io_mem_req_valid_T_1, _io_mem_req_valid_T_2) @[src/main/scala/nutcore/mem/Cache.scala 329:78]
    node _io_mem_req_valid_T_4 = or(_io_mem_req_valid_T, _io_mem_req_valid_T_3) @[src/main/scala/nutcore/mem/Cache.scala 329:48]
    node _io_mmio_req_valid_T = eq(state, UInt<4>("h5")) @[src/main/scala/nutcore/mem/Cache.scala 334:31]
    reg afterFirstRead : UInt<1>, clock with :
      reset => (UInt<1>("h0"), afterFirstRead) @[src/main/scala/nutcore/mem/Cache.scala 336:31]
    node _alreadyOutFire_T = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg alreadyOutFire : UInt<1>, clock with :
      reset => (UInt<1>("h0"), alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 337:33]
    node _GEN_12 = mux(_alreadyOutFire_T, UInt<1>("h1"), alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 337:{33,33,33}]
    node _readingFirst_T = eq(afterFirstRead, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 338:22]
    node _readingFirst_T_1 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _readingFirst_T_2 = and(_readingFirst_T, _readingFirst_T_1) @[src/main/scala/nutcore/mem/Cache.scala 338:38]
    node _readingFirst_T_3 = eq(state, UInt<4>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 338:68]
    node readingFirst = and(_readingFirst_T_2, _readingFirst_T_3) @[src/main/scala/nutcore/mem/Cache.scala 338:58]
    node _inRdataRegDemand_T = mux(mmio, io_mmio_resp_bits_rdata, io_mem_resp_bits_rdata) @[src/main/scala/nutcore/mem/Cache.scala 339:39]
    node _inRdataRegDemand_T_1 = eq(state, UInt<4>("h6")) @[src/main/scala/nutcore/mem/Cache.scala 340:52]
    node _inRdataRegDemand_T_2 = mux(mmio, _inRdataRegDemand_T_1, readingFirst) @[src/main/scala/nutcore/mem/Cache.scala 340:39]
    reg inRdataRegDemand : UInt<64>, clock with :
      reset => (UInt<1>("h0"), inRdataRegDemand) @[src/main/scala/nutcore/mem/Cache.scala 339:35]
    node _GEN_13 = mux(_inRdataRegDemand_T_2, _inRdataRegDemand_T, inRdataRegDemand) @[src/main/scala/nutcore/mem/Cache.scala 339:{35,35,35}]
    node _io_cohResp_valid_T = eq(state, UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 343:31]
    node _io_cohResp_valid_T_1 = and(_io_cohResp_valid_T, probe) @[src/main/scala/nutcore/mem/Cache.scala 343:43]
    node _io_cohResp_valid_T_2 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 344:31]
    node _io_cohResp_valid_T_3 = eq(state2, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 344:57]
    node _io_cohResp_valid_T_4 = and(_io_cohResp_valid_T_2, _io_cohResp_valid_T_3) @[src/main/scala/nutcore/mem/Cache.scala 344:46]
    node _io_cohResp_valid_T_5 = or(_io_cohResp_valid_T_1, _io_cohResp_valid_T_4) @[src/main/scala/nutcore/mem/Cache.scala 343:53]
    node _releaseLast_T = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 346:35]
    node _releaseLast_T_1 = and(io_cohResp_ready, io_cohResp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _releaseLast_T_2 = and(_releaseLast_T, _releaseLast_T_1) @[src/main/scala/nutcore/mem/Cache.scala 346:49]
    reg releaseLast_c_value : UInt<3>, clock with :
      reset => (UInt<1>("h0"), releaseLast_c_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node releaseLast_wrap_wrap = eq(releaseLast_c_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _releaseLast_wrap_value_T = add(releaseLast_c_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _releaseLast_wrap_value_T_1 = tail(_releaseLast_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_14 = mux(_releaseLast_T_2, _releaseLast_wrap_value_T_1, releaseLast_c_value) @[src/main/scala/chisel3/util/Counter.scala 118:16 77:15 61:40]
    node _GEN_15 = mux(_releaseLast_T_2, releaseLast_wrap_wrap, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 118:{16,23} 117:24]
    skip
    node releaseLast = _GEN_15 @[src/main/scala/chisel3/util/Counter.scala 117:24]
    skip
    skip
    skip
    node _respToL1Fire_T = and(hitReadBurst, io_out_ready) @[src/main/scala/nutcore/mem/Cache.scala 350:35]
    node _respToL1Fire_T_1 = eq(state2, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 350:61]
    node respToL1Fire = and(_respToL1Fire_T, _respToL1Fire_T_1) @[src/main/scala/nutcore/mem/Cache.scala 350:51]
    node _respToL1Last_T = eq(state, UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 351:37]
    node _respToL1Last_T_1 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 351:57]
    node _respToL1Last_T_2 = eq(state2, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 351:81]
    node _respToL1Last_T_3 = and(_respToL1Last_T_1, _respToL1Last_T_2) @[src/main/scala/nutcore/mem/Cache.scala 351:71]
    node _respToL1Last_T_4 = or(_respToL1Last_T, _respToL1Last_T_3) @[src/main/scala/nutcore/mem/Cache.scala 351:48]
    node _respToL1Last_T_5 = and(_respToL1Last_T_4, hitReadBurst) @[src/main/scala/nutcore/mem/Cache.scala 351:96]
    node _respToL1Last_T_6 = and(_respToL1Last_T_5, io_out_ready) @[src/main/scala/nutcore/mem/Cache.scala 351:112]
    reg respToL1Last_c_value : UInt<3>, clock with :
      reset => (UInt<1>("h0"), respToL1Last_c_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node respToL1Last_wrap_wrap = eq(respToL1Last_c_value, UInt<3>("h7")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _respToL1Last_wrap_value_T = add(respToL1Last_c_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _respToL1Last_wrap_value_T_1 = tail(_respToL1Last_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_16 = mux(_respToL1Last_T_6, _respToL1Last_wrap_value_T_1, respToL1Last_c_value) @[src/main/scala/chisel3/util/Counter.scala 118:16 77:15 61:40]
    node _GEN_17 = mux(_respToL1Last_T_6, respToL1Last_wrap_wrap, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 118:{16,23} 117:24]
    node _T_34 = eq(UInt<4>("h0"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_35 = and(io_cohResp_ready, io_cohResp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _state_T = mux(hit, UInt<4>("h8"), UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 360:23]
    node _GEN_18 = mux(_T_35, _state_T, state) @[src/main/scala/nutcore/mem/Cache.scala 359:32 360:17 294:22]
    node _GEN_19 = mux(_T_35, addr_wordIndex, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 359:32 361:29 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _T_36 = and(hitReadBurst, io_out_ready) @[src/main/scala/nutcore/mem/Cache.scala 363:33]
    node _value_T_2 = eq(addr_wordIndex, UInt<3>("h7")) @[src/main/scala/nutcore/mem/Cache.scala 365:49]
    node _value_T_3 = add(addr_wordIndex, UInt<1>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 365:93]
    node _value_T_4 = tail(_value_T_3, 1) @[src/main/scala/nutcore/mem/Cache.scala 365:93]
    node _value_T_5 = mux(_value_T_2, UInt<1>("h0"), _value_T_4) @[src/main/scala/nutcore/mem/Cache.scala 365:33]
    node _T_37 = or(miss, mmio) @[src/main/scala/nutcore/mem/Cache.scala 366:26]
    node _T_38 = eq(io_flush, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 366:38]
    node _T_39 = and(_T_37, _T_38) @[src/main/scala/nutcore/mem/Cache.scala 366:35]
    node _state_T_1 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 367:43]
    node _state_T_2 = and(_state_T_1, meta_dirty) @[src/main/scala/nutcore/mem/Cache.scala 367:49]
    node _state_T_3 = mux(_state_T_2, UInt<4>("h3"), UInt<4>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 367:42]
    node _state_T_4 = mux(mmio, UInt<4>("h5"), _state_T_3) @[src/main/scala/nutcore/mem/Cache.scala 367:21]
    node _GEN_20 = mux(_T_39, _state_T_4, state) @[src/main/scala/nutcore/mem/Cache.scala 366:49 367:15 294:22]
    node _GEN_21 = mux(_T_36, UInt<4>("h8"), _GEN_20) @[src/main/scala/nutcore/mem/Cache.scala 363:50 364:15]
    node _GEN_22 = mux(_T_36, _value_T_5, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 363:50 365:27 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_23 = mux(probe, _GEN_18, _GEN_21) @[src/main/scala/nutcore/mem/Cache.scala 358:20]
    node _GEN_24 = mux(probe, _GEN_19, _GEN_22) @[src/main/scala/nutcore/mem/Cache.scala 358:20]
    node _T_40 = eq(UInt<4>("h5"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_41 = and(io_mmio_req_ready, io_mmio_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_25 = mux(_T_41, UInt<4>("h6"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 371:{46,54}]
    node _T_42 = eq(UInt<4>("h6"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_43 = and(io_mmio_resp_ready, io_mmio_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_26 = mux(_T_43, UInt<4>("h7"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 372:{48,56}]
    node _T_44 = eq(UInt<4>("h8"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_45 = and(io_cohResp_ready, io_cohResp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_46 = or(_T_45, respToL1Fire) @[src/main/scala/nutcore/mem/Cache.scala 375:29]
    skip
    node _value_T_6 = add(readBeatCnt_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_7 = tail(_value_T_6, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_27 = mux(_T_46, _value_T_7, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 375:46 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _T_47 = and(io_cohResp_ready, io_cohResp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_48 = and(probe, _T_47) @[src/main/scala/nutcore/mem/Cache.scala 376:19]
    node _T_49 = and(_T_48, releaseLast) @[src/main/scala/nutcore/mem/Cache.scala 376:38]
    node respToL1Last = _GEN_17 @[src/main/scala/chisel3/util/Counter.scala 117:24]
    node _T_50 = and(respToL1Fire, respToL1Last) @[src/main/scala/nutcore/mem/Cache.scala 376:69]
    node _T_51 = or(_T_49, _T_50) @[src/main/scala/nutcore/mem/Cache.scala 376:53]
    node _GEN_28 = mux(_T_51, UInt<4>("h0"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 376:{86,94}]
    node _T_52 = eq(UInt<4>("h1"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_53 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_29 = mux(_T_53, UInt<4>("h2"), state) @[src/main/scala/nutcore/mem/Cache.scala 379:48 380:13 294:22]
    node _GEN_30 = mux(_T_53, addr_wordIndex, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 379:48 381:25 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _T_54 = eq(UInt<4>("h2"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_55 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    skip
    node _value_T_8 = add(readBeatCnt_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_9 = tail(_value_T_8, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _T_56 = eq(io_in_bits_req_cmd, UInt<2>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 388:23]
    node _GEN_31 = mux(_T_56, UInt<1>("h0"), _GEN_0) @[src/main/scala/nutcore/mem/Cache.scala 388:{52,75}]
    node _T_57 = eq(io_mem_resp_bits_cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
    node _GEN_32 = mux(_T_57, UInt<4>("h7"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 389:{44,52}]
    node _GEN_33 = mux(_T_55, UInt<1>("h1"), afterFirstRead) @[src/main/scala/nutcore/mem/Cache.scala 385:31 386:24 336:31]
    node _GEN_34 = mux(_T_55, _value_T_9, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 385:31 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _GEN_35 = mux(_T_55, _GEN_31, _GEN_0) @[src/main/scala/nutcore/mem/Cache.scala 385:31]
    node _GEN_36 = mux(_T_55, _GEN_32, state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 385:31]
    node _T_58 = eq(UInt<4>("h3"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_59 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    skip
    node _value_T_10 = add(writeBeatCnt_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_11 = tail(_value_T_10, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_37 = mux(_T_59, _value_T_11, writeBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 394:30 src/main/scala/chisel3/util/Counter.scala 77:15 61:40]
    node _T_60 = eq(io_mem_req_bits_cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _T_61 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_62 = and(_T_60, _T_61) @[src/main/scala/nutcore/mem/Cache.scala 395:43]
    node _GEN_38 = mux(_T_62, UInt<4>("h4"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 395:{63,71}]
    node _T_63 = eq(UInt<4>("h4"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_64 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_39 = mux(_T_64, UInt<4>("h1"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 398:{51,59}]
    node _T_65 = eq(UInt<4>("h7"), state) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _T_66 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_67 = or(_T_66, needFlush) @[src/main/scala/nutcore/mem/Cache.scala 399:42]
    node _T_68 = or(_T_67, alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 399:55]
    node _GEN_40 = mux(_T_68, UInt<4>("h0"), state) @[src/main/scala/nutcore/mem/Cache.scala 294:22 399:{74,82}]
    node _GEN_41 = mux(_T_65, _GEN_40, state) @[src/main/scala/nutcore/mem/Cache.scala 353:18 294:22]
    node _GEN_42 = mux(_T_63, _GEN_39, _GEN_41) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_43 = mux(_T_58, _GEN_37, writeBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_44 = mux(_T_58, _GEN_38, _GEN_42) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_45 = mux(_T_54, _GEN_33, afterFirstRead) @[src/main/scala/nutcore/mem/Cache.scala 353:18 336:31]
    node _GEN_46 = mux(_T_54, _GEN_34, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_47 = mux(_T_54, _GEN_35, _GEN_0) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_48 = mux(_T_54, _GEN_36, _GEN_44) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_49 = mux(_T_54, writeBeatCnt_value, _GEN_43) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_50 = mux(_T_52, _GEN_29, _GEN_48) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_51 = mux(_T_52, _GEN_30, _GEN_46) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_52 = mux(_T_52, afterFirstRead, _GEN_45) @[src/main/scala/nutcore/mem/Cache.scala 353:18 336:31]
    node _GEN_53 = mux(_T_52, _GEN_0, _GEN_47) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_54 = mux(_T_52, writeBeatCnt_value, _GEN_49) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_55 = mux(_T_44, _GEN_27, _GEN_51) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_56 = mux(_T_44, _GEN_28, _GEN_50) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_57 = mux(_T_44, afterFirstRead, _GEN_52) @[src/main/scala/nutcore/mem/Cache.scala 353:18 336:31]
    node _GEN_58 = mux(_T_44, _GEN_0, _GEN_53) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_59 = mux(_T_44, writeBeatCnt_value, _GEN_54) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_60 = mux(_T_42, _GEN_26, _GEN_56) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_61 = mux(_T_42, readBeatCnt_value, _GEN_55) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_62 = mux(_T_42, afterFirstRead, _GEN_57) @[src/main/scala/nutcore/mem/Cache.scala 353:18 336:31]
    node _GEN_63 = mux(_T_42, _GEN_0, _GEN_58) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_64 = mux(_T_42, writeBeatCnt_value, _GEN_59) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_65 = mux(_T_40, _GEN_25, _GEN_60) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_66 = mux(_T_40, readBeatCnt_value, _GEN_61) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_67 = mux(_T_40, afterFirstRead, _GEN_62) @[src/main/scala/nutcore/mem/Cache.scala 353:18 336:31]
    node _GEN_68 = mux(_T_40, _GEN_0, _GEN_63) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_69 = mux(_T_40, writeBeatCnt_value, _GEN_64) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _GEN_70 = mux(_T_34, UInt<1>("h0"), _GEN_67) @[src/main/scala/nutcore/mem/Cache.scala 353:18 355:22]
    node _GEN_71 = mux(_T_34, UInt<1>("h0"), _GEN_12) @[src/main/scala/nutcore/mem/Cache.scala 353:18 356:22]
    node _GEN_72 = mux(_T_34, _GEN_23, _GEN_65) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_73 = mux(_T_34, _GEN_24, _GEN_66) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_74 = mux(_T_34, _GEN_0, _GEN_68) @[src/main/scala/nutcore/mem/Cache.scala 353:18]
    node _GEN_75 = mux(_T_34, writeBeatCnt_value, _GEN_69) @[src/main/scala/nutcore/mem/Cache.scala 353:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _dataRefill_T = mux(readingFirst, wordMask, UInt<64>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 402:67]
    node _dataRefill_T_1 = and(io_in_bits_req_wdata, _dataRefill_T) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _dataRefill_T_2 = not(_dataRefill_T) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _dataRefill_T_3 = and(io_mem_resp_bits_rdata, _dataRefill_T_2) @[src/main/scala/utils/BitUtils.scala 34:37]
    node dataRefill = or(_dataRefill_T_1, _dataRefill_T_3) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _dataRefillWriteBus_x9_T = eq(state, UInt<4>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 404:20]
    node _dataRefillWriteBus_x9_T_1 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node dataRefillWriteBus_x9 = and(_dataRefillWriteBus_x9_T, _dataRefillWriteBus_x9_T_1) @[src/main/scala/nutcore/mem/Cache.scala 404:39]
    node dataRefillWriteBus_x10 = cat(addr_index, readBeatCnt_value) @[src/main/scala/nutcore/mem/Cache.scala 404:72]
    node _metaRefillWriteBus_T = eq(state, UInt<4>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 412:20]
    node _metaRefillWriteBus_T_1 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _metaRefillWriteBus_T_2 = and(_metaRefillWriteBus_T, _metaRefillWriteBus_T_1) @[src/main/scala/nutcore/mem/Cache.scala 412:39]
    node _metaRefillWriteBus_T_3 = eq(io_mem_resp_bits_cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
    node _metaRefillWriteBus_T_4 = and(_metaRefillWriteBus_T_2, _metaRefillWriteBus_T_3) @[src/main/scala/nutcore/mem/Cache.scala 412:59]
    node _metaRefillWriteBus_x15_T = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 413:79]
    node _metaRefillWriteBus_x15_T_1 = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node metaRefillWriteBus_x15 = and(_metaRefillWriteBus_x15_T, _metaRefillWriteBus_x15_T_1) @[src/main/scala/nutcore/mem/Cache.scala 413:85]
    node _metaRefillWriteBus_WIRE_1 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _metaRefillWriteBus_T_7 = bits(_metaRefillWriteBus_WIRE_1, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    node _T_69 = eq(state, UInt<4>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 422:18]
    node _T_70 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_71 = and(_T_69, _T_70) @[src/main/scala/nutcore/mem/Cache.scala 422:37]
    node _T_72 = eq(io_in_bits_req_cmd, UInt<2>("h2")) @[src/main/scala/bus/simplebus/SimpleBus.scala 76:27]
    node _T_73 = and(_T_71, _T_72) @[src/main/scala/nutcore/mem/Cache.scala 422:57]
    node _io_out_bits_cmd_T = eq(io_mem_resp_bits_cmd, UInt<3>("h6")) @[src/main/scala/bus/simplebus/SimpleBus.scala 91:24]
    node _io_out_bits_cmd_T_1 = mux(_io_out_bits_cmd_T, UInt<3>("h6"), UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 425:29]
    node _T_74 = eq(io_in_bits_req_cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _T_75 = eq(io_in_bits_req_cmd, UInt<2>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 426:46]
    node _T_76 = or(_T_74, _T_75) @[src/main/scala/nutcore/mem/Cache.scala 426:35]
    node _io_out_bits_rdata_T = mux(hit, dataRead, inRdataRegDemand) @[src/main/scala/nutcore/mem/Cache.scala 428:31]
    node _T_77 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 430:39]
    node _T_78 = and(hitReadBurst, _T_77) @[src/main/scala/nutcore/mem/Cache.scala 430:30]
    node _io_out_bits_cmd_T_2 = mux(respToL1Last, UInt<3>("h6"), UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 433:29]
    node _io_out_bits_rdata_T_1 = mux(hit, dataRead, inRdataRegDemand) @[src/main/scala/nutcore/mem/Cache.scala 435:31]
    node _dataHitWay_WIRE_1 = _dataHitWay_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _dataHitWay_WIRE_data = _dataHitWay_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _GEN_76 = mux(_T_78, _dataHitWay_WIRE_data, _io_out_bits_rdata_T_1) @[src/main/scala/nutcore/mem/Cache.scala 430:54 432:25 435:25]
    node _GEN_77 = mux(_T_78, _io_out_bits_cmd_T_2, io_in_bits_req_cmd) @[src/main/scala/nutcore/mem/Cache.scala 430:54 433:23 436:23]
    node _GEN_78 = mux(_T_76, _io_out_bits_rdata_T, _GEN_76) @[src/main/scala/nutcore/mem/Cache.scala 426:75 428:25]
    node _GEN_79 = validif(eq(_T_76, UInt<1>("h0")), _GEN_77) @[src/main/scala/nutcore/mem/Cache.scala 426:75]
    node _GEN_80 = mux(_T_73, dataRefill, _GEN_78) @[src/main/scala/nutcore/mem/Cache.scala 422:79 424:25]
    node _GEN_81 = mux(_T_73, _io_out_bits_cmd_T_1, _GEN_79) @[src/main/scala/nutcore/mem/Cache.scala 422:79 425:23]
    node _io_out_valid_T = bits(io_in_bits_req_cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _io_out_valid_T_1 = and(_io_out_valid_T, UInt<1>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 445:52]
    node _io_out_valid_T_2 = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_valid_T_3 = eq(hit, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 446:34]
    node _io_out_valid_T_4 = eq(state, UInt<4>("h7")) @[src/main/scala/nutcore/mem/Cache.scala 446:48]
    node _io_out_valid_T_5 = and(_io_out_valid_T_3, _io_out_valid_T_4) @[src/main/scala/nutcore/mem/Cache.scala 446:39]
    node _io_out_valid_T_6 = or(hit, _io_out_valid_T_5) @[src/main/scala/nutcore/mem/Cache.scala 446:31]
    node _io_out_valid_T_7 = and(_io_out_valid_T_2, _io_out_valid_T_6) @[src/main/scala/nutcore/mem/Cache.scala 446:23]
    node _io_out_valid_T_8 = eq(state, UInt<4>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 446:81]
    node _io_out_valid_T_9 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_out_valid_T_10 = and(_io_out_valid_T_8, _io_out_valid_T_9) @[src/main/scala/nutcore/mem/Cache.scala 446:99]
    node _io_out_valid_T_11 = eq(io_in_bits_req_cmd, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 446:130]
    node _io_out_valid_T_12 = and(_io_out_valid_T_10, _io_out_valid_T_11) @[src/main/scala/nutcore/mem/Cache.scala 446:119]
    node _io_out_valid_T_13 = mux(_io_out_valid_T_7, UInt<1>("h1"), _io_out_valid_T_12) @[src/main/scala/nutcore/mem/Cache.scala 446:8]
    node _io_out_valid_T_14 = and(respToL1Fire, respToL1Last) @[src/main/scala/nutcore/mem/Cache.scala 446:176]
    node _io_out_valid_T_15 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 446:201]
    node _io_out_valid_T_16 = and(_io_out_valid_T_14, _io_out_valid_T_15) @[src/main/scala/nutcore/mem/Cache.scala 446:192]
    node _io_out_valid_T_17 = or(_io_out_valid_T_13, _io_out_valid_T_16) @[src/main/scala/nutcore/mem/Cache.scala 446:159]
    node _io_out_valid_T_18 = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_valid_T_19 = or(_io_out_valid_T_18, mmio) @[src/main/scala/nutcore/mem/Cache.scala 447:60]
    node _io_out_valid_T_20 = eq(state, UInt<4>("h7")) @[src/main/scala/nutcore/mem/Cache.scala 447:75]
    node _io_out_valid_T_21 = eq(alreadyOutFire, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 447:110]
    node _io_out_valid_T_22 = and(afterFirstRead, _io_out_valid_T_21) @[src/main/scala/nutcore/mem/Cache.scala 447:107]
    node _io_out_valid_T_23 = mux(_io_out_valid_T_19, _io_out_valid_T_20, _io_out_valid_T_22) @[src/main/scala/nutcore/mem/Cache.scala 447:45]
    node _io_out_valid_T_24 = mux(hit, UInt<1>("h1"), _io_out_valid_T_23) @[src/main/scala/nutcore/mem/Cache.scala 447:28]
    node _io_out_valid_T_25 = mux(probe, UInt<1>("h0"), _io_out_valid_T_24) @[src/main/scala/nutcore/mem/Cache.scala 447:8]
    node _io_out_valid_T_26 = mux(_io_out_valid_T_1, _io_out_valid_T_17, _io_out_valid_T_25) @[src/main/scala/nutcore/mem/Cache.scala 445:37]
    node _io_out_valid_T_27 = and(io_in_valid, _io_out_valid_T_26) @[src/main/scala/nutcore/mem/Cache.scala 445:31]
    node _io_isFinish_T = and(io_cohResp_ready, io_cohResp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_isFinish_T_1 = eq(state, UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 454:64]
    node _io_isFinish_T_2 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 454:83]
    node _io_isFinish_T_3 = and(_io_isFinish_T_2, releaseLast) @[src/main/scala/nutcore/mem/Cache.scala 454:98]
    node _io_isFinish_T_4 = mux(miss, _io_isFinish_T_1, _io_isFinish_T_3) @[src/main/scala/nutcore/mem/Cache.scala 454:51]
    node _io_isFinish_T_5 = and(_io_isFinish_T, _io_isFinish_T_4) @[src/main/scala/nutcore/mem/Cache.scala 454:45]
    node _io_isFinish_T_6 = bits(io_in_bits_req_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_isFinish_T_7 = or(hit, _io_isFinish_T_6) @[src/main/scala/nutcore/mem/Cache.scala 455:13]
    node _io_isFinish_T_8 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_isFinish_T_9 = eq(state, UInt<4>("h7")) @[src/main/scala/nutcore/mem/Cache.scala 455:51]
    node _io_isFinish_T_10 = and(io_out_ready, io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_isFinish_T_11 = or(_io_isFinish_T_10, alreadyOutFire) @[src/main/scala/nutcore/mem/Cache.scala 455:84]
    node _io_isFinish_T_12 = and(_io_isFinish_T_9, _io_isFinish_T_11) @[src/main/scala/nutcore/mem/Cache.scala 455:68]
    node _io_isFinish_T_13 = mux(_io_isFinish_T_7, _io_isFinish_T_8, _io_isFinish_T_12) @[src/main/scala/nutcore/mem/Cache.scala 455:8]
    node _io_isFinish_T_14 = mux(probe, _io_isFinish_T_5, _io_isFinish_T_13) @[src/main/scala/nutcore/mem/Cache.scala 454:21]
    node _io_in_ready_T = eq(state, UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 458:41]
    node _io_in_ready_T_1 = eq(hitReadBurst, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 458:55]
    node _io_in_ready_T_2 = and(_io_in_ready_T, _io_in_ready_T_1) @[src/main/scala/nutcore/mem/Cache.scala 458:52]
    node _io_in_ready_T_3 = and(io_out_ready, _io_in_ready_T_2) @[src/main/scala/nutcore/mem/Cache.scala 458:31]
    node _io_in_ready_T_4 = eq(miss, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 458:73]
    node _io_in_ready_T_5 = and(_io_in_ready_T_3, _io_in_ready_T_4) @[src/main/scala/nutcore/mem/Cache.scala 458:70]
    node _io_in_ready_T_6 = eq(probe, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 458:82]
    node _io_in_ready_T_7 = and(_io_in_ready_T_5, _io_in_ready_T_6) @[src/main/scala/nutcore/mem/Cache.scala 458:79]
    node _io_dataReadRespToL1_T = eq(state, UInt<4>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 459:49]
    node _io_dataReadRespToL1_T_1 = and(_io_dataReadRespToL1_T, io_out_ready) @[src/main/scala/nutcore/mem/Cache.scala 459:60]
    node _io_dataReadRespToL1_T_2 = eq(state, UInt<4>("h8")) @[src/main/scala/nutcore/mem/Cache.scala 459:85]
    node _io_dataReadRespToL1_T_3 = eq(state2, UInt<2>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 459:109]
    node _io_dataReadRespToL1_T_4 = and(_io_dataReadRespToL1_T_2, _io_dataReadRespToL1_T_3) @[src/main/scala/nutcore/mem/Cache.scala 459:99]
    node _io_dataReadRespToL1_T_5 = or(_io_dataReadRespToL1_T_1, _io_dataReadRespToL1_T_4) @[src/main/scala/nutcore/mem/Cache.scala 459:76]
    node _io_dataReadRespToL1_T_6 = and(hitReadBurst, _io_dataReadRespToL1_T_5) @[src/main/scala/nutcore/mem/Cache.scala 459:39]
    node metaHitWriteBus_req_valid = metaHitWriteBus_x5 @[src/main/scala/nutcore/mem/Cache.scala 288:29 src/main/scala/utils/SRAMTemplate.scala 63:20]
    node metaRefillWriteBus_req_valid = _metaRefillWriteBus_T_4 @[src/main/scala/nutcore/mem/Cache.scala 411:32 src/main/scala/utils/SRAMTemplate.scala 63:20]
    node _T_79 = and(metaHitWriteBus_req_valid, metaRefillWriteBus_req_valid) @[src/main/scala/nutcore/mem/Cache.scala 461:38]
    node _T_80 = eq(_T_79, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 461:10]
    node _T_81 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    node _T_82 = eq(_T_81, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    node _T_83 = eq(_T_80, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    node dataHitWriteBus_req_valid = hitWrite @[src/main/scala/nutcore/mem/Cache.scala 284:29 src/main/scala/utils/SRAMTemplate.scala 63:20]
    node dataRefillWriteBus_req_valid = dataRefillWriteBus_x9 @[src/main/scala/nutcore/mem/Cache.scala 403:32 src/main/scala/utils/SRAMTemplate.scala 63:20]
    node _T_84 = and(dataHitWriteBus_req_valid, dataRefillWriteBus_req_valid) @[src/main/scala/nutcore/mem/Cache.scala 462:38]
    node _T_85 = eq(_T_84, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 462:10]
    node _T_86 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    node _T_87 = eq(_T_86, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    node _T_88 = eq(_T_85, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    node _T_89 = eq(UInt<1>("h0"), UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 463:12]
    node _T_90 = and(_T_89, io_flush) @[src/main/scala/nutcore/mem/Cache.scala 463:18]
    node _T_91 = eq(_T_90, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 463:10]
    node _T_92 = asUInt(reset) @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    node _T_93 = eq(_T_92, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    node _T_94 = eq(_T_91, UInt<1>("h0")) @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    node _WIRE_1 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _T_97 = bits(_WIRE_1, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    node lo = cat(io_in_bits_datas_1_data, io_in_bits_datas_0_data) @[src/main/scala/nutcore/mem/Cache.scala 464:465]
    node hi = cat(io_in_bits_datas_3_data, io_in_bits_datas_2_data) @[src/main/scala/nutcore/mem/Cache.scala 464:465]
    node _T_99 = cat(hi, lo) @[src/main/scala/nutcore/mem/Cache.scala 464:465]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_100 = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_101 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_102 = eq(_T_101, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_103 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_104 = eq(_T_103, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_105 = and(io_metaWriteBus_req_ready, io_metaWriteBus_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_106 = and(_T_105, enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_107 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_108 = eq(_T_107, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_109 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_110 = eq(_T_109, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_3) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_111 = and(UInt<1>("h1"), enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_112 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_113 = eq(_T_112, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_114 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_115 = eq(_T_114, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_4) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_8 = add(c_4, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_9 = tail(_c_T_8, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_116 = and(UInt<1>("h1"), enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_117 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_118 = eq(_T_117, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_119 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_120 = eq(_T_119, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_5 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_5) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_10 = add(c_5, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_11 = tail(_c_T_10, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_4 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_121 = and(UInt<1>("h1"), enableDisplay_4) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_122 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_123 = eq(_T_122, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_124 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_125 = eq(_T_124, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node lo_1 = cat(io_in_bits_datas_1_data, io_in_bits_datas_0_data) @[src/main/scala/nutcore/mem/Cache.scala 469:48]
    node hi_1 = cat(io_in_bits_datas_3_data, io_in_bits_datas_2_data) @[src/main/scala/nutcore/mem/Cache.scala 469:48]
    node _T_126 = cat(hi_1, lo_1) @[src/main/scala/nutcore/mem/Cache.scala 469:48]
    reg c_6 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_6) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_12 = add(c_6, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_13 = tail(_c_T_12, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_5 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_127 = and(UInt<1>("h1"), enableDisplay_5) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_128 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_129 = eq(_T_128, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_130 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_131 = eq(_T_130, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_7 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_7) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_14 = add(c_7, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_15 = tail(_c_T_14, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_6 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_132 = and(UInt<1>("h1"), enableDisplay_6) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_133 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_134 = eq(_T_133, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_135 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_136 = eq(_T_135, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_137 = and(io_dataWriteBus_req_ready, io_dataWriteBus_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_8 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_8) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_16 = add(c_8, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_17 = tail(_c_T_16, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_7 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_138 = and(_T_137, enableDisplay_7) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_139 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_140 = eq(_T_139, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_141 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_142 = eq(_T_141, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_143 = eq(state, UInt<4>("h3")) @[src/main/scala/nutcore/mem/Cache.scala 473:16]
    node _T_144 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_145 = and(_T_143, _T_144) @[src/main/scala/nutcore/mem/Cache.scala 473:35]
    node _WIRE_3 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _T_148 = bits(_WIRE_3, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    reg c_9 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_9) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_18 = add(c_9, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_19 = tail(_c_T_18, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_8 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_150 = and(_T_145, enableDisplay_8) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_151 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_152 = eq(_T_151, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_153 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_154 = eq(_T_153, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_155 = eq(state, UInt<4>("h1")) @[src/main/scala/nutcore/mem/Cache.scala 474:16]
    node _T_156 = and(io_mem_req_ready, io_mem_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_157 = and(_T_155, _T_156) @[src/main/scala/nutcore/mem/Cache.scala 474:34]
    node _WIRE_5 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _T_160 = bits(_WIRE_5, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    reg c_10 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_10) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_20 = add(c_10, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_21 = tail(_c_T_20, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_9 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_162 = and(_T_157, enableDisplay_9) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_163 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_164 = eq(_T_163, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_165 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_166 = eq(_T_165, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_167 = eq(state, UInt<4>("h2")) @[src/main/scala/nutcore/mem/Cache.scala 475:16]
    node _T_168 = and(io_mem_resp_ready, io_mem_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_169 = and(_T_167, _T_168) @[src/main/scala/nutcore/mem/Cache.scala 475:35]
    node _WIRE_7 = io_in_bits_req_addr @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    node _T_172 = bits(_WIRE_7, 14, 6) @[src/main/scala/nutcore/mem/Cache.scala 77:45]
    skip
    reg c_11 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_11) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_22 = add(c_11, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_23 = tail(_c_T_22, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_10 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_174 = and(_T_169, enableDisplay_10) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_175 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_176 = eq(_T_175, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_177 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_178 = eq(_T_177, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node addr_tag = _addr_T_3 @[src/main/scala/nutcore/mem/Cache.scala 258:{31,31}]
    skip
    skip
    skip
    node dataHitWriteBus_req_ready = dataWriteArb.io_in_0_ready @[src/main/scala/nutcore/mem/Cache.scala 284:29 407:25]
    node dataHitWriteBus_req_bits_setIdx = dataHitWriteBus_x3 @[src/main/scala/nutcore/mem/Cache.scala 284:29 src/main/scala/utils/SRAMTemplate.scala 26:17]
    node dataHitWriteBus_x1_data = _dataHitWriteBus_x1_T_3 @[src/main/scala/nutcore/mem/Cache.scala 104:15 285:16]
    node dataHitWriteBus_req_bits_data_data = dataHitWriteBus_x1_data @[src/main/scala/nutcore/mem/Cache.scala 284:29 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node dataHitWriteBus_req_bits_waymask = io_in_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 284:29 src/main/scala/utils/SRAMTemplate.scala 38:24]
    node metaHitWriteBus_req_ready = metaWriteArb.io_in_0_ready @[src/main/scala/nutcore/mem/Cache.scala 288:29 417:25]
    node _metaHitWriteBus_x6_WIRE_index = _metaHitWriteBus_x6_T_2 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    node metaHitWriteBus_req_bits_setIdx = _metaHitWriteBus_x6_WIRE_index @[src/main/scala/nutcore/mem/Cache.scala 288:29 src/main/scala/utils/SRAMTemplate.scala 26:17]
    node metaHitWriteBus_x8_tag = meta_tag @[src/main/scala/nutcore/mem/Cache.scala 290:16 93:14]
    node metaHitWriteBus_req_bits_data_tag = metaHitWriteBus_x8_tag @[src/main/scala/nutcore/mem/Cache.scala 288:29 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node metaHitWriteBus_x8_valid = UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 290:16 94:16]
    node metaHitWriteBus_req_bits_data_valid = metaHitWriteBus_x8_valid @[src/main/scala/nutcore/mem/Cache.scala 288:29 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node metaHitWriteBus_x8_dirty = UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 290:16 95:16]
    node metaHitWriteBus_req_bits_data_dirty = metaHitWriteBus_x8_dirty @[src/main/scala/nutcore/mem/Cache.scala 288:29 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node metaHitWriteBus_req_bits_waymask = io_in_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 288:29 src/main/scala/utils/SRAMTemplate.scala 38:24]
    skip
    skip
    skip
    skip
    node dataRefillWriteBus_req_bits_setIdx = dataRefillWriteBus_x10 @[src/main/scala/nutcore/mem/Cache.scala 403:32 src/main/scala/utils/SRAMTemplate.scala 26:17]
    node dataRefillWriteBus_x11_data = dataRefill @[src/main/scala/nutcore/mem/Cache.scala 104:15 405:16]
    node dataRefillWriteBus_req_bits_data_data = dataRefillWriteBus_x11_data @[src/main/scala/nutcore/mem/Cache.scala 403:32 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node dataRefillWriteBus_req_bits_waymask = io_in_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 403:32 src/main/scala/utils/SRAMTemplate.scala 38:24]
    skip
    node _metaRefillWriteBus_WIRE_index = _metaRefillWriteBus_T_7 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    node metaRefillWriteBus_req_bits_setIdx = _metaRefillWriteBus_WIRE_index @[src/main/scala/nutcore/mem/Cache.scala 411:32 src/main/scala/utils/SRAMTemplate.scala 26:17]
    node metaRefillWriteBus_qual4_tag = addr_tag @[src/main/scala/nutcore/mem/Cache.scala 413:16 93:14]
    node metaRefillWriteBus_req_bits_data_tag = metaRefillWriteBus_qual4_tag @[src/main/scala/nutcore/mem/Cache.scala 411:32 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node metaRefillWriteBus_qual4_valid = UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 413:16 94:16]
    node metaRefillWriteBus_req_bits_data_valid = metaRefillWriteBus_qual4_valid @[src/main/scala/nutcore/mem/Cache.scala 411:32 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node metaRefillWriteBus_qual4_dirty = metaRefillWriteBus_x15 @[src/main/scala/nutcore/mem/Cache.scala 413:16 95:16]
    node metaRefillWriteBus_req_bits_data_dirty = metaRefillWriteBus_qual4_dirty @[src/main/scala/nutcore/mem/Cache.scala 411:32 src/main/scala/utils/SRAMTemplate.scala 37:15]
    node metaRefillWriteBus_req_bits_waymask = io_in_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 411:32 src/main/scala/utils/SRAMTemplate.scala 38:24]
    skip
    skip
    skip
    skip
    node _WIRE_index = _T_97 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    skip
    node _WIRE_2_index = _T_148 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    skip
    node _WIRE_4_index = _T_160 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    skip
    node _WIRE_6_index = _T_172 @[src/main/scala/nutcore/mem/Cache.scala 77:{45,45}]
    skip
    skip
    io_in_ready <= _io_in_ready_T_7 @[src/main/scala/nutcore/mem/Cache.scala 458:15]
    io_out_valid <= _io_out_valid_T_27 @[src/main/scala/nutcore/mem/Cache.scala 445:16]
    io_out_bits_cmd <= _GEN_81
    io_out_bits_rdata <= _GEN_80
    io_isFinish <= _io_isFinish_T_14 @[src/main/scala/nutcore/mem/Cache.scala 454:15]
    io_dataReadBus_req_valid <= _T_18 @[src/main/scala/utils/SRAMTemplate.scala 53:20]
    io_dataReadBus_req_bits_setIdx <= _T_21 @[src/main/scala/utils/SRAMTemplate.scala 26:17]
    io_dataWriteBus_req_valid <= dataWriteArb.io_out_valid @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    io_dataWriteBus_req_bits_setIdx <= dataWriteArb.io_out_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    io_dataWriteBus_req_bits_data_data <= dataWriteArb.io_out_bits_data_data @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    io_dataWriteBus_req_bits_waymask <= dataWriteArb.io_out_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    io_metaWriteBus_req_valid <= metaWriteArb.io_out_valid @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    io_metaWriteBus_req_bits_setIdx <= metaWriteArb.io_out_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    io_metaWriteBus_req_bits_data_tag <= metaWriteArb.io_out_bits_data_tag @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    io_metaWriteBus_req_bits_data_valid <= metaWriteArb.io_out_bits_data_valid @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    io_metaWriteBus_req_bits_data_dirty <= metaWriteArb.io_out_bits_data_dirty @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    io_metaWriteBus_req_bits_waymask <= metaWriteArb.io_out_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    io_mem_req_valid <= _io_mem_req_valid_T_4 @[src/main/scala/nutcore/mem/Cache.scala 329:20]
    io_mem_req_bits_addr <= _T_32 @[src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    io_mem_req_bits_size <= UInt<3>("h3") @[src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    io_mem_req_bits_cmd <= pad(cmd, 4) @[src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    io_mem_req_bits_wmask <= _T_33 @[src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    io_mem_req_bits_wdata <= _dataHitWay_WIRE_data @[src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    io_mem_resp_ready <= UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 328:21]
    io_mmio_req_valid <= _io_mmio_req_valid_T @[src/main/scala/nutcore/mem/Cache.scala 334:21]
    skip
    skip
    skip
    skip
    skip
    io_mmio_resp_ready <= UInt<1>("h1") @[src/main/scala/nutcore/mem/Cache.scala 333:22]
    io_cohResp_valid <= _io_cohResp_valid_T_5 @[src/main/scala/nutcore/mem/Cache.scala 343:20]
    skip
    skip
    io_dataReadRespToL1 <= _io_dataReadRespToL1_T_6 @[src/main/scala/nutcore/mem/Cache.scala 459:23]
    skip
    skip
    metaWriteArb.io_in_0_valid <= metaHitWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    metaWriteArb.io_in_0_bits_setIdx <= metaHitWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    metaWriteArb.io_in_0_bits_data_tag <= metaHitWriteBus_req_bits_data_tag @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    metaWriteArb.io_in_0_bits_data_valid <= metaHitWriteBus_req_bits_data_valid @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    metaWriteArb.io_in_0_bits_data_dirty <= metaHitWriteBus_req_bits_data_dirty @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    metaWriteArb.io_in_0_bits_waymask <= metaHitWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 417:25]
    metaWriteArb.io_in_1_valid <= metaRefillWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    metaWriteArb.io_in_1_bits_setIdx <= metaRefillWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    metaWriteArb.io_in_1_bits_data_tag <= metaRefillWriteBus_req_bits_data_tag @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    metaWriteArb.io_in_1_bits_data_valid <= metaRefillWriteBus_req_bits_data_valid @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    metaWriteArb.io_in_1_bits_data_dirty <= metaRefillWriteBus_req_bits_data_dirty @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    metaWriteArb.io_in_1_bits_waymask <= metaRefillWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 418:25]
    metaWriteArb.io_out_ready <= io_metaWriteBus_req_ready @[src/main/scala/nutcore/mem/Cache.scala 419:23]
    skip
    skip
    dataWriteArb.io_in_0_valid <= dataHitWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 407:25]
    dataWriteArb.io_in_0_bits_setIdx <= dataHitWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 407:25]
    dataWriteArb.io_in_0_bits_data_data <= dataHitWriteBus_req_bits_data_data @[src/main/scala/nutcore/mem/Cache.scala 407:25]
    dataWriteArb.io_in_0_bits_waymask <= dataHitWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 407:25]
    dataWriteArb.io_in_1_valid <= dataRefillWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 408:25]
    dataWriteArb.io_in_1_bits_setIdx <= dataRefillWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 408:25]
    dataWriteArb.io_in_1_bits_data_data <= dataRefillWriteBus_req_bits_data_data @[src/main/scala/nutcore/mem/Cache.scala 408:25]
    dataWriteArb.io_in_1_bits_waymask <= dataRefillWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 408:25]
    dataWriteArb.io_out_ready <= io_dataWriteBus_req_ready @[src/main/scala/nutcore/mem/Cache.scala 409:23]
    writeL2BeatCnt_value <= mux(reset, UInt<3>("h0"), _GEN_74) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    state <= mux(reset, UInt<4>("h0"), _GEN_72) @[src/main/scala/nutcore/mem/Cache.scala 294:{22,22}]
    needFlush <= mux(reset, UInt<1>("h0"), _GEN_2) @[src/main/scala/nutcore/mem/Cache.scala 295:{26,26}]
    readBeatCnt_value <= mux(reset, UInt<3>("h0"), _GEN_73) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    writeBeatCnt_value <= mux(reset, UInt<3>("h0"), _GEN_75) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    state2 <= mux(reset, UInt<2>("h0"), _GEN_11) @[src/main/scala/nutcore/mem/Cache.scala 304:{23,23}]
    dataWay_0_data <= _GEN_3
    dataWay_1_data <= _GEN_4
    dataWay_2_data <= _GEN_5
    dataWay_3_data <= _GEN_6
    afterFirstRead <= mux(reset, UInt<1>("h0"), _GEN_70) @[src/main/scala/nutcore/mem/Cache.scala 336:{31,31}]
    alreadyOutFire <= mux(reset, UInt<1>("h0"), _GEN_71) @[src/main/scala/nutcore/mem/Cache.scala 337:{33,33}]
    inRdataRegDemand <= _GEN_13
    releaseLast_c_value <= mux(reset, UInt<3>("h0"), _GEN_14) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    respToL1Last_c_value <= mux(reset, UInt<3>("h0"), _GEN_16) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_3 <= mux(reset, UInt<64>("h0"), _c_T_7) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_4 <= mux(reset, UInt<64>("h0"), _c_T_9) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_5 <= mux(reset, UInt<64>("h0"), _c_T_11) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_6 <= mux(reset, UInt<64>("h0"), _c_T_13) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_7 <= mux(reset, UInt<64>("h0"), _c_T_15) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_8 <= mux(reset, UInt<64>("h0"), _c_T_17) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_9 <= mux(reset, UInt<64>("h0"), _c_T_19) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_10 <= mux(reset, UInt<64>("h0"), _c_T_21) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_11 <= mux(reset, UInt<64>("h0"), _c_T_23) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T_3), _T_4), UInt<1>("h1")), "Assertion failed: MMIO request should not hit in cache\n    at Cache.scala:265 assert(!(mmio && hit), \"MMIO request should not hit in cache\")\n") : printf @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    assert(clock, _T_1, and(and(UInt<1>("h1"), _T_3), UInt<1>("h1")), "") : assert @[src/main/scala/nutcore/mem/Cache.scala 265:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_82), _T_83), UInt<1>("h1")), "Assertion failed\n    at Cache.scala:461 assert(!(metaHitWriteBus.req.valid && metaRefillWriteBus.req.valid))\n") : printf_1 @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    assert(clock, _T_80, and(and(UInt<1>("h1"), _T_82), UInt<1>("h1")), "") : assert_1 @[src/main/scala/nutcore/mem/Cache.scala 461:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_87), _T_88), UInt<1>("h1")), "Assertion failed\n    at Cache.scala:462 assert(!(dataHitWriteBus.req.valid && dataRefillWriteBus.req.valid))\n") : printf_2 @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    assert(clock, _T_85, and(and(UInt<1>("h1"), _T_87), UInt<1>("h1")), "") : assert_2 @[src/main/scala/nutcore/mem/Cache.scala 462:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_93), _T_94), UInt<1>("h1")), "Assertion failed: only allow to flush icache\n    at Cache.scala:463 assert(!(!ro.B && io.flush), \"only allow to flush icache\")\n") : printf_3 @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    assert(clock, _T_91, and(and(UInt<1>("h1"), _T_93), UInt<1>("h1")), "") : assert_3 @[src/main/scala/nutcore/mem/Cache.scala 463:9]
    printf(clock, and(and(and(UInt<1>("h1"), _T_100), _T_102), UInt<1>("h1")), "[%d] CacheStage3_2: ", c) : printf_4 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_100), _T_104), UInt<1>("h1")), " metaread idx %x waymask %b metas %x%x:%x %x%x:%x %x%x:%x %x%x:%x %x\n", _WIRE_index, io_in_bits_waymask, io_in_bits_metas_0_valid, io_in_bits_metas_0_dirty, io_in_bits_metas_0_tag, io_in_bits_metas_1_valid, io_in_bits_metas_1_dirty, io_in_bits_metas_1_tag, io_in_bits_metas_2_valid, io_in_bits_metas_2_dirty, io_in_bits_metas_2_tag, io_in_bits_metas_3_valid, io_in_bits_metas_3_dirty, io_in_bits_metas_3_tag, _T_99) : printf_5 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_106), _T_108), UInt<1>("h1")), "[%d] CacheStage3_2: ", c_2) : printf_6 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_106), _T_110), UInt<1>("h1")), "%d: [l2cache S3]: metawrite idx %x wmask %b meta %x%x:%x\n", c_1, io_metaWriteBus_req_bits_setIdx, io_metaWriteBus_req_bits_waymask, io_metaWriteBus_req_bits_data_valid, io_metaWriteBus_req_bits_data_dirty, io_metaWriteBus_req_bits_data_tag) : printf_7 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_111), _T_113), UInt<1>("h1")), "[%d] CacheStage3_2: ", c_3) : printf_8 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_111), _T_115), UInt<1>("h1")), " in.ready = %d, in.valid = %d, hit = %x, state = %d, addr = %x cmd:%d probe:%d isFinish:%d\n", io_in_ready, io_in_valid, hit, state, io_in_bits_req_addr, io_in_bits_req_cmd, probe, io_isFinish) : printf_9 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_116), _T_118), UInt<1>("h1")), "[%d] CacheStage3_2: ", c_4) : printf_10 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_116), _T_120), UInt<1>("h1")), " out.valid:%d rdata:%x cmd:%d user:%x id:%x \n", io_out_valid, io_out_bits_rdata, io_out_bits_cmd, UInt<1>("h0"), UInt<1>("h0")) : printf_11 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_121), _T_123), UInt<1>("h1")), "[%d] CacheStage3_2: ", c_5) : printf_12 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_121), _T_125), UInt<1>("h1")), " DHW: (%d, %d), data:%x setIdx:%x MHW:(%d, %d)\n", dataHitWriteBus_req_valid, dataHitWriteBus_req_ready, dataHitWriteBus_req_bits_data_data, dataHitWriteBus_req_bits_setIdx, metaHitWriteBus_req_valid, metaHitWriteBus_req_ready) : printf_13 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_127), _T_129), UInt<1>("h1")), "[%d] CacheStage3_2: ", c_6) : printf_14 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_127), _T_131), UInt<1>("h1")), " DreadCache: %x \n", _T_126) : printf_15 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_132), _T_134), UInt<1>("h1")), "[%d] CacheStage3_2: ", c_7) : printf_16 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_132), _T_136), UInt<1>("h1")), " useFD:%d isFD:%d FD:%x DreadArray:%x dataRead:%x inwaymask:%x FDwaymask:%x \n", useForwardData, io_in_bits_isForwardData, io_in_bits_forwardData_data_data, _dataReadArray_WIRE_data, dataRead, io_in_bits_waymask, io_in_bits_forwardData_waymask) : printf_17 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_138), _T_140), UInt<1>("h1")), "[%d] CacheStage3_2: ", c_8) : printf_18 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_138), _T_142), UInt<1>("h1")), "[WB] waymask: %b data:%x setIdx:%x\n", io_dataWriteBus_req_bits_waymask, io_dataWriteBus_req_bits_data_data, io_dataWriteBus_req_bits_setIdx) : printf_19 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_150), _T_152), UInt<1>("h1")), "[%d] CacheStage3_2: ", c_9) : printf_20 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_150), _T_154), UInt<1>("h1")), "[COUTW] cnt %x addr %x data %x cmd %x size %x wmask %x tag %x idx %x waymask %b \n", writeBeatCnt_value, io_mem_req_bits_addr, io_mem_req_bits_wdata, io_mem_req_bits_cmd, io_mem_req_bits_size, io_mem_req_bits_wmask, addr_tag, _WIRE_2_index, io_in_bits_waymask) : printf_21 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_162), _T_164), UInt<1>("h1")), "[%d] CacheStage3_2: ", c_10) : printf_22 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_162), _T_166), UInt<1>("h1")), "[COUTR] addr %x tag %x idx %x waymask %b \n", io_mem_req_bits_addr, addr_tag, _WIRE_4_index, io_in_bits_waymask) : printf_23 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_174), _T_176), UInt<1>("h1")), "[%d] CacheStage3_2: ", c_11) : printf_24 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_174), _T_178), UInt<1>("h1")), "[COUTR] cnt %x data %x tag %x idx %x waymask %b \n", readBeatCnt_value, io_mem_resp_bits_rdata, addr_tag, _WIRE_6_index, io_in_bits_waymask) : printf_25 @[src/main/scala/utils/Debug.scala 57:13]

  module SRAMTemplate_5 :
    input clock : Clock
    input reset : UInt<1>
    output io_r_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_r_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_r_req_bits_setIdx : UInt<9> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_0_tag : UInt<17> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_0_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_0_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_1_tag : UInt<17> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_1_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_1_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_2_tag : UInt<17> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_2_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_2_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_3_tag : UInt<17> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_3_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_3_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_w_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_setIdx : UInt<9> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_data_tag : UInt<17> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_data_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_data_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_waymask : UInt<4> @[src/main/scala/utils/SRAMTemplate.scala 70:14]

    mem array_0 : @[src/main/scala/utils/SRAMTemplate.scala 76:26]
      data-type => UInt<19>
      depth => 512
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT
      writer => MPORT
      read-under-write => undefined
    mem array_1 : @[src/main/scala/utils/SRAMTemplate.scala 76:26]
      data-type => UInt<19>
      depth => 512
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT
      writer => MPORT
      read-under-write => undefined
    mem array_2 : @[src/main/scala/utils/SRAMTemplate.scala 76:26]
      data-type => UInt<19>
      depth => 512
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT
      writer => MPORT
      read-under-write => undefined
    mem array_3 : @[src/main/scala/utils/SRAMTemplate.scala 76:26]
      data-type => UInt<19>
      depth => 512
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT
      writer => MPORT
      read-under-write => undefined
    reg _resetState : UInt<1>, clock with :
      reset => (UInt<1>("h0"), _resetState) @[src/main/scala/utils/SRAMTemplate.scala 80:30]
    reg _resetSet : UInt<9>, clock with :
      reset => (UInt<1>("h0"), _resetSet) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node wrap_wrap = eq(_resetSet, UInt<9>("h1ff")) @[src/main/scala/chisel3/util/Counter.scala 73:24]
    node _wrap_value_T = add(_resetSet, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _wrap_value_T_1 = tail(_wrap_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_0 = mux(_resetState, _wrap_value_T_1, _resetSet) @[src/main/scala/chisel3/util/Counter.scala 118:16 77:15 61:40]
    node _GEN_1 = mux(_resetState, wrap_wrap, UInt<1>("h0")) @[src/main/scala/chisel3/util/Counter.scala 118:{16,23} 117:24]
    node resetFinish = _GEN_1 @[src/main/scala/chisel3/util/Counter.scala 117:24]
    node _GEN_2 = mux(resetFinish, UInt<1>("h0"), _resetState) @[src/main/scala/utils/SRAMTemplate.scala 82:24 80:30 82:38]
    node resetState = _resetState @[src/main/scala/utils/SRAMTemplate.scala 77:41 84:16]
    node wen = or(io_w_req_valid, resetState) @[src/main/scala/utils/SRAMTemplate.scala 88:52]
    node _realRen_T = eq(wen, UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 89:41]
    node realRen = and(io_r_req_valid, _realRen_T) @[src/main/scala/utils/SRAMTemplate.scala 89:38]
    node resetSet = _resetSet @[src/main/scala/utils/SRAMTemplate.scala 77:60 85:14]
    node setIdx = mux(resetState, resetSet, io_w_req_bits_setIdx) @[src/main/scala/utils/SRAMTemplate.scala 91:19]
    node wdataword_hi = cat(io_w_req_bits_data_tag, io_w_req_bits_data_valid) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node _wdataword_T = cat(wdataword_hi, io_w_req_bits_data_dirty) @[src/main/scala/utils/SRAMTemplate.scala 92:78]
    node _wdataword_WIRE = UInt<19>("h0") @[src/main/scala/utils/SRAMTemplate.scala 92:{47,47}]
    node wdataword = mux(resetState, _wdataword_WIRE, _wdataword_T) @[src/main/scala/utils/SRAMTemplate.scala 92:22]
    node _waymask_T = mux(UInt<1>("h1"), UInt<4>("hf"), UInt<4>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 93:37]
    node waymask = mux(resetState, _waymask_T, io_w_req_bits_waymask) @[src/main/scala/utils/SRAMTemplate.scala 93:20]
    node _T = bits(waymask, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
    node _T_1 = bits(waymask, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
    node _T_2 = bits(waymask, 2, 2) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
    node _T_3 = bits(waymask, 3, 3) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
    node _T_4 = or(setIdx, UInt<9>("h0"))
    node _T_5 = bits(_T_4, 8, 0)
    node wdata_0 = wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:{22,22}]
    node _GEN_3 = validif(_T, wdata_0)
    node _GEN_4 = mux(_T, UInt<1>("h1"), UInt<1>("h0"))
    node wdata_1 = wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:{22,22}]
    node _GEN_5 = validif(_T_1, wdata_1)
    node _GEN_6 = mux(_T_1, UInt<1>("h1"), UInt<1>("h0"))
    node wdata_2 = wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:{22,22}]
    node _GEN_7 = validif(_T_2, wdata_2)
    node _GEN_8 = mux(_T_2, UInt<1>("h1"), UInt<1>("h0"))
    node wdata_3 = wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:{22,22}]
    node _GEN_9 = validif(_T_3, wdata_3)
    node _GEN_10 = mux(_T_3, UInt<1>("h1"), UInt<1>("h0"))
    node _GEN_11 = validif(wen, _T_5) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_12 = validif(wen, clock) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_13 = mux(wen, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 95:14 76:26]
    node _GEN_14 = validif(wen, _GEN_4) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_15 = validif(wen, _GEN_6) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_16 = validif(wen, _GEN_8) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_17 = validif(wen, _GEN_10) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_18 = validif(wen, _GEN_3) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_19 = validif(wen, _GEN_5) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_20 = validif(wen, _GEN_7) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_21 = validif(wen, _GEN_9) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_22 = validif(realRen, io_r_req_bits_setIdx) @[src/main/scala/utils/SRAMTemplate.scala 98:{31,31}]
    node _rdata_WIRE = _GEN_22 @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    node _rdata_T = or(_rdata_WIRE, UInt<9>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    node _rdata_T_1 = bits(_rdata_T, 8, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    node _GEN_23 = mux(realRen, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 76:26 98:{31,31}]
    node _GEN_24 = validif(realRen, _rdata_T_1) @[src/main/scala/utils/SRAMTemplate.scala 98:{31,31}]
    node _GEN_25 = validif(realRen, clock) @[src/main/scala/utils/SRAMTemplate.scala 98:{31,31}]
    node _rdata_WIRE_1 = array_0.rdata_MPORT.data @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _rdata_T_2 = bits(_rdata_WIRE_1, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_3 = bits(_rdata_WIRE_1, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_4 = bits(_rdata_WIRE_1, 18, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_WIRE_2 = array_1.rdata_MPORT.data @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _rdata_T_5 = bits(_rdata_WIRE_2, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_6 = bits(_rdata_WIRE_2, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_7 = bits(_rdata_WIRE_2, 18, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_WIRE_3 = array_2.rdata_MPORT.data @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _rdata_T_8 = bits(_rdata_WIRE_3, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_9 = bits(_rdata_WIRE_3, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_10 = bits(_rdata_WIRE_3, 18, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_WIRE_4 = array_3.rdata_MPORT.data @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _rdata_T_11 = bits(_rdata_WIRE_4, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_12 = bits(_rdata_WIRE_4, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_T_13 = bits(_rdata_WIRE_4, 18, 2) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _io_r_req_ready_T = eq(resetState, UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 101:21]
    node _io_r_req_ready_T_1 = eq(wen, UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 101:53]
    node _io_r_req_ready_T_2 = and(_io_r_req_ready_T, _io_r_req_ready_T_1) @[src/main/scala/utils/SRAMTemplate.scala 101:33]
    node rdata_0_tag = _rdata_T_4 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_0_valid = _rdata_T_3 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_0_dirty = _rdata_T_2 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_1_tag = _rdata_T_7 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_1_valid = _rdata_T_6 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_1_dirty = _rdata_T_5 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_2_tag = _rdata_T_10 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_2_valid = _rdata_T_9 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_2_dirty = _rdata_T_8 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_3_tag = _rdata_T_13 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_3_valid = _rdata_T_12 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_3_dirty = _rdata_T_11 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _WIRE_0_tag = rdata_0_tag @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_0_valid = rdata_0_valid @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_0_dirty = rdata_0_dirty @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_1_tag = rdata_1_tag @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_1_valid = rdata_1_valid @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_1_dirty = rdata_1_dirty @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_2_tag = rdata_2_tag @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_2_valid = rdata_2_valid @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_2_dirty = rdata_2_dirty @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_3_tag = rdata_3_tag @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_3_valid = rdata_3_valid @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_3_dirty = rdata_3_dirty @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    io_r_req_ready <= _io_r_req_ready_T_2 @[src/main/scala/utils/SRAMTemplate.scala 101:18]
    io_r_resp_data_0_tag <= _WIRE_0_tag @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_0_valid <= _WIRE_0_valid @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_0_dirty <= _WIRE_0_dirty @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_1_tag <= _WIRE_1_tag @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_1_valid <= _WIRE_1_valid @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_1_dirty <= _WIRE_1_dirty @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_2_tag <= _WIRE_2_tag @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_2_valid <= _WIRE_2_valid @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_2_dirty <= _WIRE_2_dirty @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_3_tag <= _WIRE_3_tag @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_3_valid <= _WIRE_3_valid @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_3_dirty <= _WIRE_3_dirty @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_w_req_ready <= UInt<1>("h1") @[src/main/scala/utils/SRAMTemplate.scala 102:18]
    array_0.rdata_MPORT.addr <= _GEN_24
    array_0.rdata_MPORT.en <= _GEN_23
    array_0.rdata_MPORT.clk <= _GEN_25
    array_0.MPORT.addr <= _GEN_11
    array_0.MPORT.en <= _GEN_13
    array_0.MPORT.clk <= _GEN_12
    array_0.MPORT.data <= _GEN_18
    array_0.MPORT.mask <= _GEN_14
    array_1.rdata_MPORT.addr <= _GEN_24
    array_1.rdata_MPORT.en <= _GEN_23
    array_1.rdata_MPORT.clk <= _GEN_25
    array_1.MPORT.addr <= _GEN_11
    array_1.MPORT.en <= _GEN_13
    array_1.MPORT.clk <= _GEN_12
    array_1.MPORT.data <= _GEN_19
    array_1.MPORT.mask <= _GEN_15
    array_2.rdata_MPORT.addr <= _GEN_24
    array_2.rdata_MPORT.en <= _GEN_23
    array_2.rdata_MPORT.clk <= _GEN_25
    array_2.MPORT.addr <= _GEN_11
    array_2.MPORT.en <= _GEN_13
    array_2.MPORT.clk <= _GEN_12
    array_2.MPORT.data <= _GEN_20
    array_2.MPORT.mask <= _GEN_16
    array_3.rdata_MPORT.addr <= _GEN_24
    array_3.rdata_MPORT.en <= _GEN_23
    array_3.rdata_MPORT.clk <= _GEN_25
    array_3.MPORT.addr <= _GEN_11
    array_3.MPORT.en <= _GEN_13
    array_3.MPORT.clk <= _GEN_12
    array_3.MPORT.data <= _GEN_21
    array_3.MPORT.mask <= _GEN_17
    _resetState <= mux(reset, UInt<1>("h1"), _GEN_2) @[src/main/scala/utils/SRAMTemplate.scala 80:{30,30}]
    _resetSet <= mux(reset, UInt<9>("h0"), _GEN_0) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]

  module Arbiter_12 :
    output io_in_0_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_setIdx : UInt<9> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_out_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_setIdx : UInt<9> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]

    node _io_in_0_ready_T = and(UInt<1>("h1"), io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node _io_out_valid_T = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 148:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io_in_0_valid) @[src/main/scala/chisel3/util/Arbiter.scala 148:31]
    io_in_0_ready <= _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 147:14]
    io_out_valid <= _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 148:16]
    io_out_bits_setIdx <= io_in_0_bits_setIdx @[src/main/scala/chisel3/util/Arbiter.scala 137:15]

  module SRAMTemplateWithArbiter_4 :
    input clock : Clock
    input reset : UInt<1>
    output io_r_0_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_r_0_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_r_0_req_bits_setIdx : UInt<9> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_0_tag : UInt<17> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_0_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_0_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_1_tag : UInt<17> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_1_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_1_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_2_tag : UInt<17> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_2_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_2_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_3_tag : UInt<17> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_3_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_3_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_w_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_bits_setIdx : UInt<9> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_bits_data_tag : UInt<17> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_bits_data_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_bits_data_dirty : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_bits_waymask : UInt<4> @[src/main/scala/utils/SRAMTemplate.scala 116:14]

    inst ram of SRAMTemplate_5 @[src/main/scala/utils/SRAMTemplate.scala 121:19]
    inst readArb of Arbiter_12 @[src/main/scala/utils/SRAMTemplate.scala 124:23]
    node _T = and(io_r_0_req_ready, io_r_0_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG) @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    reg r_0_tag : UInt<17>, clock with :
      reset => (UInt<1>("h0"), r_0_tag) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_0_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_0_valid) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_0_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_0_dirty) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_1_tag : UInt<17>, clock with :
      reset => (UInt<1>("h0"), r_1_tag) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_1_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_1_valid) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_1_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_1_dirty) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_2_tag : UInt<17>, clock with :
      reset => (UInt<1>("h0"), r_2_tag) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_2_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_2_valid) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_2_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_2_dirty) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_3_tag : UInt<17>, clock with :
      reset => (UInt<1>("h0"), r_3_tag) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_3_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_3_valid) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_3_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_3_dirty) @[src/main/scala/utils/Hold.scala 23:65]
    node _GEN_0 = mux(REG, ram.io_r_resp_data_0_tag, r_0_tag) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_1 = mux(REG, ram.io_r_resp_data_0_valid, r_0_valid) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_2 = mux(REG, ram.io_r_resp_data_0_dirty, r_0_dirty) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_3 = mux(REG, ram.io_r_resp_data_1_tag, r_1_tag) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_4 = mux(REG, ram.io_r_resp_data_1_valid, r_1_valid) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_5 = mux(REG, ram.io_r_resp_data_1_dirty, r_1_dirty) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_6 = mux(REG, ram.io_r_resp_data_2_tag, r_2_tag) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_7 = mux(REG, ram.io_r_resp_data_2_valid, r_2_valid) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_8 = mux(REG, ram.io_r_resp_data_2_dirty, r_2_dirty) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_9 = mux(REG, ram.io_r_resp_data_3_tag, r_3_tag) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_10 = mux(REG, ram.io_r_resp_data_3_valid, r_3_valid) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_11 = mux(REG, ram.io_r_resp_data_3_dirty, r_3_dirty) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _T_1_0_tag = mux(REG, ram.io_r_resp_data_0_tag, r_0_tag) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_0_valid = mux(REG, ram.io_r_resp_data_0_valid, r_0_valid) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_0_dirty = mux(REG, ram.io_r_resp_data_0_dirty, r_0_dirty) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_1_tag = mux(REG, ram.io_r_resp_data_1_tag, r_1_tag) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_1_valid = mux(REG, ram.io_r_resp_data_1_valid, r_1_valid) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_1_dirty = mux(REG, ram.io_r_resp_data_1_dirty, r_1_dirty) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_2_tag = mux(REG, ram.io_r_resp_data_2_tag, r_2_tag) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_2_valid = mux(REG, ram.io_r_resp_data_2_valid, r_2_valid) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_2_dirty = mux(REG, ram.io_r_resp_data_2_dirty, r_2_dirty) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_3_tag = mux(REG, ram.io_r_resp_data_3_tag, r_3_tag) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_3_valid = mux(REG, ram.io_r_resp_data_3_valid, r_3_valid) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_3_dirty = mux(REG, ram.io_r_resp_data_3_dirty, r_3_dirty) @[src/main/scala/utils/Hold.scala 23:48]
    node _WIRE_0_tag = UInt<17>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_0_valid = UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_0_dirty = UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_1_tag = UInt<17>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_1_valid = UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_1_dirty = UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_2_tag = UInt<17>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_2_valid = UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_2_dirty = UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_3_tag = UInt<17>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_3_valid = UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_3_dirty = UInt<1>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    io_r_0_req_ready <= readArb.io_in_0_ready @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    io_r_0_resp_data_0_tag <= _T_1_0_tag @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_0_valid <= _T_1_0_valid @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_0_dirty <= _T_1_0_dirty @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_1_tag <= _T_1_1_tag @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_1_valid <= _T_1_1_valid @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_1_dirty <= _T_1_1_dirty @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_2_tag <= _T_1_2_tag @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_2_valid <= _T_1_2_valid @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_2_dirty <= _T_1_2_dirty @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_3_tag <= _T_1_3_tag @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_3_valid <= _T_1_3_valid @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_3_dirty <= _T_1_3_dirty @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_w_req_ready <= ram.io_w_req_ready @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.clock <= clock
    ram.reset <= reset
    ram.io_r_req_valid <= readArb.io_out_valid @[src/main/scala/utils/SRAMTemplate.scala 126:16]
    ram.io_r_req_bits_setIdx <= readArb.io_out_bits_setIdx @[src/main/scala/utils/SRAMTemplate.scala 126:16]
    ram.io_w_req_valid <= io_w_req_valid @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.io_w_req_bits_setIdx <= io_w_req_bits_setIdx @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.io_w_req_bits_data_tag <= io_w_req_bits_data_tag @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.io_w_req_bits_data_valid <= io_w_req_bits_data_valid @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.io_w_req_bits_data_dirty <= io_w_req_bits_data_dirty @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.io_w_req_bits_waymask <= io_w_req_bits_waymask @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    skip
    skip
    readArb.io_in_0_valid <= io_r_0_req_valid @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    readArb.io_in_0_bits_setIdx <= io_r_0_req_bits_setIdx @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    readArb.io_out_ready <= ram.io_r_req_ready @[src/main/scala/utils/SRAMTemplate.scala 126:16]
    REG <= _T @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    r_0_tag <= mux(reset, _WIRE_0_tag, _GEN_0) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_0_valid <= mux(reset, _WIRE_0_valid, _GEN_1) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_0_dirty <= mux(reset, _WIRE_0_dirty, _GEN_2) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_1_tag <= mux(reset, _WIRE_1_tag, _GEN_3) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_1_valid <= mux(reset, _WIRE_1_valid, _GEN_4) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_1_dirty <= mux(reset, _WIRE_1_dirty, _GEN_5) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_2_tag <= mux(reset, _WIRE_2_tag, _GEN_6) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_2_valid <= mux(reset, _WIRE_2_valid, _GEN_7) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_2_dirty <= mux(reset, _WIRE_2_dirty, _GEN_8) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_3_tag <= mux(reset, _WIRE_3_tag, _GEN_9) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_3_valid <= mux(reset, _WIRE_3_valid, _GEN_10) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_3_dirty <= mux(reset, _WIRE_3_dirty, _GEN_11) @[src/main/scala/utils/Hold.scala 23:{65,65}]

  module SRAMTemplate_6 :
    input clock : Clock
    output io_r_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_r_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_r_req_bits_setIdx : UInt<12> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_0_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_1_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_2_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_r_resp_data_3_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    output io_w_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_setIdx : UInt<12> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_data_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 70:14]
    input io_w_req_bits_waymask : UInt<4> @[src/main/scala/utils/SRAMTemplate.scala 70:14]

    mem array_0 : @[src/main/scala/utils/SRAMTemplate.scala 76:26]
      data-type => UInt<64>
      depth => 4096
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT
      writer => MPORT
      read-under-write => undefined
    mem array_1 : @[src/main/scala/utils/SRAMTemplate.scala 76:26]
      data-type => UInt<64>
      depth => 4096
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT
      writer => MPORT
      read-under-write => undefined
    mem array_2 : @[src/main/scala/utils/SRAMTemplate.scala 76:26]
      data-type => UInt<64>
      depth => 4096
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT
      writer => MPORT
      read-under-write => undefined
    mem array_3 : @[src/main/scala/utils/SRAMTemplate.scala 76:26]
      data-type => UInt<64>
      depth => 4096
      read-latency => 1
      write-latency => 1
      reader => rdata_MPORT
      writer => MPORT
      read-under-write => undefined
    node resetState = UInt<1>("h0") @[src/main/scala/utils/SRAMTemplate.scala 77:{41,41}]
    node wen = or(io_w_req_valid, resetState) @[src/main/scala/utils/SRAMTemplate.scala 88:52]
    node _realRen_T = eq(wen, UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 89:41]
    node realRen = and(io_r_req_valid, _realRen_T) @[src/main/scala/utils/SRAMTemplate.scala 89:38]
    node resetSet = UInt<1>("h0") @[src/main/scala/utils/SRAMTemplate.scala 77:{60,60}]
    node setIdx = mux(resetState, resetSet, io_w_req_bits_setIdx) @[src/main/scala/utils/SRAMTemplate.scala 91:19]
    node _wdataword_WIRE = UInt<64>("h0") @[src/main/scala/utils/SRAMTemplate.scala 92:{47,47}]
    node wdataword = mux(resetState, _wdataword_WIRE, io_w_req_bits_data_data) @[src/main/scala/utils/SRAMTemplate.scala 92:22]
    node _waymask_T = mux(UInt<1>("h1"), UInt<4>("hf"), UInt<4>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 93:37]
    node waymask = mux(resetState, _waymask_T, io_w_req_bits_waymask) @[src/main/scala/utils/SRAMTemplate.scala 93:20]
    node _T = bits(waymask, 0, 0) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
    node _T_1 = bits(waymask, 1, 1) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
    node _T_2 = bits(waymask, 2, 2) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
    node _T_3 = bits(waymask, 3, 3) @[src/main/scala/utils/SRAMTemplate.scala 95:51]
    node _T_4 = or(setIdx, UInt<12>("h0"))
    node _T_5 = bits(_T_4, 11, 0)
    node wdata_0 = wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:{22,22}]
    node _GEN_0 = validif(_T, wdata_0)
    node _GEN_1 = mux(_T, UInt<1>("h1"), UInt<1>("h0"))
    node wdata_1 = wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:{22,22}]
    node _GEN_2 = validif(_T_1, wdata_1)
    node _GEN_3 = mux(_T_1, UInt<1>("h1"), UInt<1>("h0"))
    node wdata_2 = wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:{22,22}]
    node _GEN_4 = validif(_T_2, wdata_2)
    node _GEN_5 = mux(_T_2, UInt<1>("h1"), UInt<1>("h0"))
    node wdata_3 = wdataword @[src/main/scala/utils/SRAMTemplate.scala 94:{22,22}]
    node _GEN_6 = validif(_T_3, wdata_3)
    node _GEN_7 = mux(_T_3, UInt<1>("h1"), UInt<1>("h0"))
    node _GEN_8 = validif(wen, _T_5) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_9 = validif(wen, clock) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_10 = mux(wen, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 95:14 76:26]
    node _GEN_11 = validif(wen, _GEN_1) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_12 = validif(wen, _GEN_3) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_13 = validif(wen, _GEN_5) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_14 = validif(wen, _GEN_7) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_15 = validif(wen, _GEN_0) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_16 = validif(wen, _GEN_2) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_17 = validif(wen, _GEN_4) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_18 = validif(wen, _GEN_6) @[src/main/scala/utils/SRAMTemplate.scala 95:14]
    node _GEN_19 = validif(realRen, io_r_req_bits_setIdx) @[src/main/scala/utils/SRAMTemplate.scala 98:{31,31}]
    node _rdata_WIRE = _GEN_19 @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    node _rdata_T = or(_rdata_WIRE, UInt<12>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    node _rdata_T_1 = bits(_rdata_T, 11, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:31]
    node _GEN_20 = mux(realRen, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 76:26 98:{31,31}]
    node _GEN_21 = validif(realRen, _rdata_T_1) @[src/main/scala/utils/SRAMTemplate.scala 98:{31,31}]
    node _GEN_22 = validif(realRen, clock) @[src/main/scala/utils/SRAMTemplate.scala 98:{31,31}]
    node _rdata_WIRE_1 = array_0.rdata_MPORT.data @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _rdata_T_2 = bits(_rdata_WIRE_1, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_WIRE_2 = array_1.rdata_MPORT.data @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _rdata_T_3 = bits(_rdata_WIRE_2, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_WIRE_3 = array_2.rdata_MPORT.data @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _rdata_T_4 = bits(_rdata_WIRE_3, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _rdata_WIRE_4 = array_3.rdata_MPORT.data @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _rdata_T_5 = bits(_rdata_WIRE_4, 63, 0) @[src/main/scala/utils/SRAMTemplate.scala 98:78]
    node _io_r_req_ready_T = eq(resetState, UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 101:21]
    node _io_r_req_ready_T_1 = eq(wen, UInt<1>("h0")) @[src/main/scala/utils/SRAMTemplate.scala 101:53]
    node _io_r_req_ready_T_2 = and(_io_r_req_ready_T, _io_r_req_ready_T_1) @[src/main/scala/utils/SRAMTemplate.scala 101:33]
    node rdata_0_data = _rdata_T_2 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_1_data = _rdata_T_3 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_2_data = _rdata_T_4 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node rdata_3_data = _rdata_T_5 @[src/main/scala/utils/SRAMTemplate.scala 98:{78,78}]
    node _WIRE_0_data = rdata_0_data @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_1_data = rdata_1_data @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_2_data = rdata_2_data @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    node _WIRE_3_data = rdata_3_data @[src/main/scala/utils/SRAMTemplate.scala 99:{28,28}]
    io_r_req_ready <= _io_r_req_ready_T_2 @[src/main/scala/utils/SRAMTemplate.scala 101:18]
    io_r_resp_data_0_data <= _WIRE_0_data @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_1_data <= _WIRE_1_data @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_2_data <= _WIRE_2_data @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_r_resp_data_3_data <= _WIRE_3_data @[src/main/scala/utils/SRAMTemplate.scala 99:18]
    io_w_req_ready <= UInt<1>("h1") @[src/main/scala/utils/SRAMTemplate.scala 102:18]
    array_0.rdata_MPORT.addr <= _GEN_21
    array_0.rdata_MPORT.en <= _GEN_20
    array_0.rdata_MPORT.clk <= _GEN_22
    array_0.MPORT.addr <= _GEN_8
    array_0.MPORT.en <= _GEN_10
    array_0.MPORT.clk <= _GEN_9
    array_0.MPORT.data <= _GEN_15
    array_0.MPORT.mask <= _GEN_11
    array_1.rdata_MPORT.addr <= _GEN_21
    array_1.rdata_MPORT.en <= _GEN_20
    array_1.rdata_MPORT.clk <= _GEN_22
    array_1.MPORT.addr <= _GEN_8
    array_1.MPORT.en <= _GEN_10
    array_1.MPORT.clk <= _GEN_9
    array_1.MPORT.data <= _GEN_16
    array_1.MPORT.mask <= _GEN_12
    array_2.rdata_MPORT.addr <= _GEN_21
    array_2.rdata_MPORT.en <= _GEN_20
    array_2.rdata_MPORT.clk <= _GEN_22
    array_2.MPORT.addr <= _GEN_8
    array_2.MPORT.en <= _GEN_10
    array_2.MPORT.clk <= _GEN_9
    array_2.MPORT.data <= _GEN_17
    array_2.MPORT.mask <= _GEN_13
    array_3.rdata_MPORT.addr <= _GEN_21
    array_3.rdata_MPORT.en <= _GEN_20
    array_3.rdata_MPORT.clk <= _GEN_22
    array_3.MPORT.addr <= _GEN_8
    array_3.MPORT.en <= _GEN_10
    array_3.MPORT.clk <= _GEN_9
    array_3.MPORT.data <= _GEN_18
    array_3.MPORT.mask <= _GEN_14

  module Arbiter_13 :
    output io_in_0_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_0_bits_setIdx : UInt<12> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_in_1_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_in_1_bits_setIdx : UInt<12> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    input io_out_ready : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_valid : UInt<1> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]
    output io_out_bits_setIdx : UInt<12> @[src/main/scala/chisel3/util/Arbiter.scala 134:14]

    skip
    node _GEN_1 = mux(io_in_0_valid, io_in_0_bits_setIdx, io_in_1_bits_setIdx) @[src/main/scala/chisel3/util/Arbiter.scala 137:15 139:26 141:19]
    node grant_1 = eq(io_in_0_valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 45:78]
    node _io_in_0_ready_T = and(UInt<1>("h1"), io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node _io_in_1_ready_T = and(grant_1, io_out_ready) @[src/main/scala/chisel3/util/Arbiter.scala 147:19]
    node _io_out_valid_T = eq(grant_1, UInt<1>("h0")) @[src/main/scala/chisel3/util/Arbiter.scala 148:19]
    node _io_out_valid_T_1 = or(_io_out_valid_T, io_in_1_valid) @[src/main/scala/chisel3/util/Arbiter.scala 148:31]
    io_in_0_ready <= _io_in_0_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 147:14]
    io_in_1_ready <= _io_in_1_ready_T @[src/main/scala/chisel3/util/Arbiter.scala 147:14]
    io_out_valid <= _io_out_valid_T_1 @[src/main/scala/chisel3/util/Arbiter.scala 148:16]
    io_out_bits_setIdx <= _GEN_1
    skip

  module SRAMTemplateWithArbiter_5 :
    input clock : Clock
    input reset : UInt<1>
    output io_r_0_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_r_0_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_r_0_req_bits_setIdx : UInt<12> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_0_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_1_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_2_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_0_resp_data_3_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_1_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_r_1_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_r_1_req_bits_setIdx : UInt<12> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_1_resp_data_0_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_1_resp_data_1_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_1_resp_data_2_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_r_1_resp_data_3_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    output io_w_req_ready : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_valid : UInt<1> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_bits_setIdx : UInt<12> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_bits_data_data : UInt<64> @[src/main/scala/utils/SRAMTemplate.scala 116:14]
    input io_w_req_bits_waymask : UInt<4> @[src/main/scala/utils/SRAMTemplate.scala 116:14]

    inst ram of SRAMTemplate_6 @[src/main/scala/utils/SRAMTemplate.scala 121:19]
    inst readArb of Arbiter_13 @[src/main/scala/utils/SRAMTemplate.scala 124:23]
    node _T = and(io_r_0_req_ready, io_r_0_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG) @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    reg r__0_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), r__0_data) @[src/main/scala/utils/Hold.scala 23:65]
    reg r__1_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), r__1_data) @[src/main/scala/utils/Hold.scala 23:65]
    reg r__2_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), r__2_data) @[src/main/scala/utils/Hold.scala 23:65]
    reg r__3_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), r__3_data) @[src/main/scala/utils/Hold.scala 23:65]
    node _GEN_0 = mux(REG, ram.io_r_resp_data_0_data, r__0_data) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_1 = mux(REG, ram.io_r_resp_data_1_data, r__1_data) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_2 = mux(REG, ram.io_r_resp_data_2_data, r__2_data) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_3 = mux(REG, ram.io_r_resp_data_3_data, r__3_data) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _T_1_0_data = mux(REG, ram.io_r_resp_data_0_data, r__0_data) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_1_data = mux(REG, ram.io_r_resp_data_1_data, r__1_data) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_2_data = mux(REG, ram.io_r_resp_data_2_data, r__2_data) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_1_3_data = mux(REG, ram.io_r_resp_data_3_data, r__3_data) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_2 = and(io_r_1_req_ready, io_r_1_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg REG_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), REG_1) @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    reg r_1_0_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), r_1_0_data) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_1_1_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), r_1_1_data) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_1_2_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), r_1_2_data) @[src/main/scala/utils/Hold.scala 23:65]
    reg r_1_3_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), r_1_3_data) @[src/main/scala/utils/Hold.scala 23:65]
    node _GEN_4 = mux(REG_1, ram.io_r_resp_data_0_data, r_1_0_data) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_5 = mux(REG_1, ram.io_r_resp_data_1_data, r_1_1_data) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_6 = mux(REG_1, ram.io_r_resp_data_2_data, r_1_2_data) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _GEN_7 = mux(REG_1, ram.io_r_resp_data_3_data, r_1_3_data) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _T_3_0_data = mux(REG_1, ram.io_r_resp_data_0_data, r_1_0_data) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_3_1_data = mux(REG_1, ram.io_r_resp_data_1_data, r_1_1_data) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_3_2_data = mux(REG_1, ram.io_r_resp_data_2_data, r_1_2_data) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_3_3_data = mux(REG_1, ram.io_r_resp_data_3_data, r_1_3_data) @[src/main/scala/utils/Hold.scala 23:48]
    node _WIRE__0_data = UInt<64>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE__1_data = UInt<64>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE__2_data = UInt<64>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE__3_data = UInt<64>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_1_0_data = UInt<64>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_1_1_data = UInt<64>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_1_2_data = UInt<64>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _WIRE_1_3_data = UInt<64>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    io_r_0_req_ready <= readArb.io_in_0_ready @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    io_r_0_resp_data_0_data <= _T_1_0_data @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_1_data <= _T_1_1_data @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_2_data <= _T_1_2_data @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_0_resp_data_3_data <= _T_1_3_data @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_1_req_ready <= readArb.io_in_1_ready @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    io_r_1_resp_data_0_data <= _T_3_0_data @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_1_resp_data_1_data <= _T_3_1_data @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_1_resp_data_2_data <= _T_3_2_data @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_r_1_resp_data_3_data <= _T_3_3_data @[src/main/scala/utils/SRAMTemplate.scala 130:17]
    io_w_req_ready <= ram.io_w_req_ready @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.clock <= clock
    skip
    ram.io_r_req_valid <= readArb.io_out_valid @[src/main/scala/utils/SRAMTemplate.scala 126:16]
    ram.io_r_req_bits_setIdx <= readArb.io_out_bits_setIdx @[src/main/scala/utils/SRAMTemplate.scala 126:16]
    ram.io_w_req_valid <= io_w_req_valid @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.io_w_req_bits_setIdx <= io_w_req_bits_setIdx @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.io_w_req_bits_data_data <= io_w_req_bits_data_data @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    ram.io_w_req_bits_waymask <= io_w_req_bits_waymask @[src/main/scala/utils/SRAMTemplate.scala 122:12]
    skip
    skip
    readArb.io_in_0_valid <= io_r_0_req_valid @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    readArb.io_in_0_bits_setIdx <= io_r_0_req_bits_setIdx @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    readArb.io_in_1_valid <= io_r_1_req_valid @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    readArb.io_in_1_bits_setIdx <= io_r_1_req_bits_setIdx @[src/main/scala/utils/SRAMTemplate.scala 125:17]
    readArb.io_out_ready <= ram.io_r_req_ready @[src/main/scala/utils/SRAMTemplate.scala 126:16]
    REG <= _T @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    r__0_data <= mux(reset, _WIRE__0_data, _GEN_0) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r__1_data <= mux(reset, _WIRE__1_data, _GEN_1) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r__2_data <= mux(reset, _WIRE__2_data, _GEN_2) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r__3_data <= mux(reset, _WIRE__3_data, _GEN_3) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    REG_1 <= _T_2 @[src/main/scala/utils/SRAMTemplate.scala 130:58]
    r_1_0_data <= mux(reset, _WIRE_1_0_data, _GEN_4) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_1_1_data <= mux(reset, _WIRE_1_1_data, _GEN_5) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_1_2_data <= mux(reset, _WIRE_1_2_data, _GEN_6) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_1_3_data <= mux(reset, _WIRE_1_3_data, _GEN_7) @[src/main/scala/utils/Hold.scala 23:{65,65}]

  module Cache_2 :
    input clock : Clock
    input reset : UInt<1>
    output io_in_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_in_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_in_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_in_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_in_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_flush : UInt<2> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_mem_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    output io_out_mem_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_mem_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_mem_resp_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_mem_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_coh_req_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_coh_req_bits_addr : UInt<32> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_coh_req_bits_size : UInt<3> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_coh_req_bits_cmd : UInt<4> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_coh_req_bits_wmask : UInt<8> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_coh_req_bits_wdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_out_coh_resp_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_mmio_req_ready : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_mmio_resp_valid : UInt<1> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input io_mmio_resp_bits_rdata : UInt<64> @[src/main/scala/nutcore/mem/Cache.scala 122:14]
    input DISPLAY_ENABLE : UInt<1>

    inst s1 of CacheStage1_2 @[src/main/scala/nutcore/mem/Cache.scala 480:18]
    inst s2 of CacheStage2_2 @[src/main/scala/nutcore/mem/Cache.scala 481:18]
    inst s3 of CacheStage3_2 @[src/main/scala/nutcore/mem/Cache.scala 482:18]
    inst metaArray of SRAMTemplateWithArbiter_4 @[src/main/scala/nutcore/mem/Cache.scala 483:25]
    inst dataArray of SRAMTemplateWithArbiter_5 @[src/main/scala/nutcore/mem/Cache.scala 484:25]
    inst arb of Arbiter_9 @[src/main/scala/nutcore/mem/Cache.scala 493:19]
    node _T = and(s2.io_out_ready, s2.io_out_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_1 = bits(io_flush, 0, 0) @[src/main/scala/nutcore/mem/Cache.scala 502:64]
    reg valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid) @[src/main/scala/utils/Pipeline.scala 24:24]
    node _GEN_0 = mux(_T, UInt<1>("h0"), valid) @[src/main/scala/utils/Pipeline.scala 24:24 25:{25,33}]
    node _T_2 = and(s1.io_out_valid, s2.io_in_ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    node _GEN_1 = mux(_T_2, UInt<1>("h1"), _GEN_0) @[src/main/scala/utils/Pipeline.scala 26:{38,46}]
    node _GEN_2 = mux(_T_1, UInt<1>("h0"), _GEN_1) @[src/main/scala/utils/Pipeline.scala 27:{20,28}]
    node _s2_io_in_bits_T = and(s1.io_out_valid, s2.io_in_ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg s2_io_in_bits_r_req_addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), s2_io_in_bits_r_req_addr) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s2_io_in_bits_r_req_size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), s2_io_in_bits_r_req_size) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s2_io_in_bits_r_req_cmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), s2_io_in_bits_r_req_cmd) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s2_io_in_bits_r_req_wmask : UInt<8>, clock with :
      reset => (UInt<1>("h0"), s2_io_in_bits_r_req_wmask) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s2_io_in_bits_r_req_wdata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s2_io_in_bits_r_req_wdata) @[src/main/scala/utils/Pipeline.scala 30:28]
    node _GEN_3 = mux(_s2_io_in_bits_T, s1.io_out_bits_req_addr, s2_io_in_bits_r_req_addr) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_4 = mux(_s2_io_in_bits_T, s1.io_out_bits_req_size, s2_io_in_bits_r_req_size) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_5 = mux(_s2_io_in_bits_T, s1.io_out_bits_req_cmd, s2_io_in_bits_r_req_cmd) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_6 = mux(_s2_io_in_bits_T, s1.io_out_bits_req_wmask, s2_io_in_bits_r_req_wmask) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_7 = mux(_s2_io_in_bits_T, s1.io_out_bits_req_wdata, s2_io_in_bits_r_req_wdata) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _T_3 = bits(io_flush, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 503:64]
    reg valid_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), valid_1) @[src/main/scala/utils/Pipeline.scala 24:24]
    node _GEN_8 = mux(s3.io_isFinish, UInt<1>("h0"), valid_1) @[src/main/scala/utils/Pipeline.scala 24:24 25:{25,33}]
    node _T_4 = and(s2.io_out_valid, s3.io_in_ready) @[src/main/scala/utils/Pipeline.scala 26:22]
    node _GEN_9 = mux(_T_4, UInt<1>("h1"), _GEN_8) @[src/main/scala/utils/Pipeline.scala 26:{38,46}]
    node _GEN_10 = mux(_T_3, UInt<1>("h0"), _GEN_9) @[src/main/scala/utils/Pipeline.scala 27:{20,28}]
    node _s3_io_in_bits_T = and(s2.io_out_valid, s3.io_in_ready) @[src/main/scala/utils/Pipeline.scala 30:51]
    reg s3_io_in_bits_r_req_addr : UInt<32>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_req_addr) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_req_size : UInt<3>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_req_size) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_req_cmd : UInt<4>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_req_cmd) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_req_wmask : UInt<8>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_req_wmask) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_req_wdata : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_req_wdata) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_0_tag : UInt<17>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_0_tag) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_0_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_0_valid) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_0_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_0_dirty) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_1_tag : UInt<17>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_1_tag) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_1_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_1_valid) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_1_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_1_dirty) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_2_tag : UInt<17>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_2_tag) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_2_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_2_valid) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_2_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_2_dirty) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_3_tag : UInt<17>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_3_tag) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_3_valid : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_3_valid) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_metas_3_dirty : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_metas_3_dirty) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_datas_0_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_datas_0_data) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_datas_1_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_datas_1_data) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_datas_2_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_datas_2_data) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_datas_3_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_datas_3_data) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_hit : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_hit) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_waymask : UInt<4>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_waymask) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_mmio : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_mmio) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_isForwardData : UInt<1>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_isForwardData) @[src/main/scala/utils/Pipeline.scala 30:28]
    skip
    reg s3_io_in_bits_r_forwardData_data_data : UInt<64>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_forwardData_data_data) @[src/main/scala/utils/Pipeline.scala 30:28]
    reg s3_io_in_bits_r_forwardData_waymask : UInt<4>, clock with :
      reset => (UInt<1>("h0"), s3_io_in_bits_r_forwardData_waymask) @[src/main/scala/utils/Pipeline.scala 30:28]
    node _GEN_11 = mux(_s3_io_in_bits_T, s2.io_out_bits_req_addr, s3_io_in_bits_r_req_addr) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_12 = mux(_s3_io_in_bits_T, s2.io_out_bits_req_size, s3_io_in_bits_r_req_size) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_13 = mux(_s3_io_in_bits_T, s2.io_out_bits_req_cmd, s3_io_in_bits_r_req_cmd) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_14 = mux(_s3_io_in_bits_T, s2.io_out_bits_req_wmask, s3_io_in_bits_r_req_wmask) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_15 = mux(_s3_io_in_bits_T, s2.io_out_bits_req_wdata, s3_io_in_bits_r_req_wdata) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_16 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_0_tag, s3_io_in_bits_r_metas_0_tag) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_17 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_0_valid, s3_io_in_bits_r_metas_0_valid) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_18 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_0_dirty, s3_io_in_bits_r_metas_0_dirty) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_19 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_1_tag, s3_io_in_bits_r_metas_1_tag) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_20 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_1_valid, s3_io_in_bits_r_metas_1_valid) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_21 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_1_dirty, s3_io_in_bits_r_metas_1_dirty) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_22 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_2_tag, s3_io_in_bits_r_metas_2_tag) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_23 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_2_valid, s3_io_in_bits_r_metas_2_valid) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_24 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_2_dirty, s3_io_in_bits_r_metas_2_dirty) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_25 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_3_tag, s3_io_in_bits_r_metas_3_tag) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_26 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_3_valid, s3_io_in_bits_r_metas_3_valid) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_27 = mux(_s3_io_in_bits_T, s2.io_out_bits_metas_3_dirty, s3_io_in_bits_r_metas_3_dirty) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_28 = mux(_s3_io_in_bits_T, s2.io_out_bits_datas_0_data, s3_io_in_bits_r_datas_0_data) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_29 = mux(_s3_io_in_bits_T, s2.io_out_bits_datas_1_data, s3_io_in_bits_r_datas_1_data) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_30 = mux(_s3_io_in_bits_T, s2.io_out_bits_datas_2_data, s3_io_in_bits_r_datas_2_data) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_31 = mux(_s3_io_in_bits_T, s2.io_out_bits_datas_3_data, s3_io_in_bits_r_datas_3_data) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_32 = mux(_s3_io_in_bits_T, s2.io_out_bits_hit, s3_io_in_bits_r_hit) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_33 = mux(_s3_io_in_bits_T, s2.io_out_bits_waymask, s3_io_in_bits_r_waymask) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_34 = mux(_s3_io_in_bits_T, s2.io_out_bits_mmio, s3_io_in_bits_r_mmio) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_35 = mux(_s3_io_in_bits_T, s2.io_out_bits_isForwardData, s3_io_in_bits_r_isForwardData) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    skip
    node _GEN_37 = mux(_s3_io_in_bits_T, s2.io_out_bits_forwardData_data_data, s3_io_in_bits_r_forwardData_data_data) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _GEN_38 = mux(_s3_io_in_bits_T, s2.io_out_bits_forwardData_waymask, s3_io_in_bits_r_forwardData_waymask) @[src/main/scala/utils/Pipeline.scala 30:{28,28,28}]
    node _s3_io_flush_T = bits(io_flush, 1, 1) @[src/main/scala/nutcore/mem/Cache.scala 505:26]
    skip
    skip
    skip
    node _io_in_resp_valid_T = eq(s3.io_out_bits_cmd, UInt<3>("h4")) @[src/main/scala/bus/simplebus/SimpleBus.scala 95:24]
    node _io_in_resp_valid_T_1 = and(s3.io_out_valid, _io_in_resp_valid_T) @[src/main/scala/nutcore/mem/Cache.scala 510:43]
    node _io_in_resp_valid_T_2 = or(s3.io_out_valid, s3.io_dataReadRespToL1) @[src/main/scala/nutcore/mem/Cache.scala 510:98]
    node _io_in_resp_valid_T_3 = mux(_io_in_resp_valid_T_1, UInt<1>("h0"), _io_in_resp_valid_T_2) @[src/main/scala/nutcore/mem/Cache.scala 510:26]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_5 = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_6 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_7 = eq(_T_6, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_8 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_9 = eq(_T_8, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_10 = and(UInt<1>("h1"), enableDisplay_1) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_11 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_12 = eq(_T_11, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_13 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_14 = eq(_T_13, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_2 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_15 = and(UInt<1>("h1"), enableDisplay_2) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_16 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_17 = eq(_T_16, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_18 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_19 = eq(_T_18, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_3 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_3) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_6 = add(c_3, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_7 = tail(_c_T_6, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_3 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_20 = and(UInt<1>("h1"), enableDisplay_3) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_21 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_22 = eq(_T_21, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_23 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_24 = eq(_T_23, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    reg c_4 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_4) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_8 = add(c_4, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_9 = tail(_c_T_8, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node enableDisplay_4 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_25 = and(UInt<1>("h1"), enableDisplay_4) @[src/main/scala/utils/Debug.scala 55:16]
    node _T_26 = asUInt(reset) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_27 = eq(_T_26, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 56:24]
    node _T_28 = asUInt(reset) @[src/main/scala/utils/Debug.scala 57:13]
    node _T_29 = eq(_T_28, UInt<1>("h0")) @[src/main/scala/utils/Debug.scala 57:13]
    node coh_addr = io_out_coh_req_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 515:19 src/main/scala/bus/simplebus/SimpleBus.scala 64:15]
    node coh_size = io_out_coh_req_bits_size @[src/main/scala/nutcore/mem/Cache.scala 515:19 src/main/scala/bus/simplebus/SimpleBus.scala 66:15]
    node coh_cmd = io_out_coh_req_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 515:19 src/main/scala/bus/simplebus/SimpleBus.scala 65:14]
    node coh_wmask = io_out_coh_req_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 515:19 src/main/scala/bus/simplebus/SimpleBus.scala 68:16]
    node coh_wdata = io_out_coh_req_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 515:19 src/main/scala/bus/simplebus/SimpleBus.scala 67:16]
    io_in_req_ready <= arb.io_in_1_ready @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    io_in_resp_valid <= _io_in_resp_valid_T_3 @[src/main/scala/nutcore/mem/Cache.scala 510:20]
    io_in_resp_bits_cmd <= s3.io_out_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    io_in_resp_bits_rdata <= s3.io_out_bits_rdata @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    io_out_mem_req_valid <= s3.io_mem_req_valid @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_mem_req_bits_addr <= s3.io_mem_req_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_mem_req_bits_size <= s3.io_mem_req_bits_size @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_mem_req_bits_cmd <= s3.io_mem_req_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_mem_req_bits_wmask <= s3.io_mem_req_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_mem_req_bits_wdata <= s3.io_mem_req_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    io_out_mem_resp_ready <= s3.io_mem_resp_ready @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    s1.clock <= clock
    s1.reset <= reset
    s1.io_in_valid <= arb.io_out_valid @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_in_bits_addr <= arb.io_out_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_in_bits_size <= arb.io_out_bits_size @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_in_bits_cmd <= arb.io_out_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_in_bits_wmask <= arb.io_out_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_in_bits_wdata <= arb.io_out_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    s1.io_out_ready <= s2.io_in_ready @[src/main/scala/utils/Pipeline.scala 29:16]
    s1.io_metaReadBus_req_ready <= metaArray.io_r_0_req_ready @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_0_tag <= metaArray.io_r_0_resp_data_0_tag @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_0_valid <= metaArray.io_r_0_resp_data_0_valid @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_0_dirty <= metaArray.io_r_0_resp_data_0_dirty @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_1_tag <= metaArray.io_r_0_resp_data_1_tag @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_1_valid <= metaArray.io_r_0_resp_data_1_valid @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_1_dirty <= metaArray.io_r_0_resp_data_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_2_tag <= metaArray.io_r_0_resp_data_2_tag @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_2_valid <= metaArray.io_r_0_resp_data_2_valid @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_2_dirty <= metaArray.io_r_0_resp_data_2_dirty @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_3_tag <= metaArray.io_r_0_resp_data_3_tag @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_3_valid <= metaArray.io_r_0_resp_data_3_valid @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_metaReadBus_resp_data_3_dirty <= metaArray.io_r_0_resp_data_3_dirty @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    s1.io_dataReadBus_req_ready <= dataArray.io_r_0_req_ready @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    s1.io_dataReadBus_resp_data_0_data <= dataArray.io_r_0_resp_data_0_data @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    s1.io_dataReadBus_resp_data_1_data <= dataArray.io_r_0_resp_data_1_data @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    s1.io_dataReadBus_resp_data_2_data <= dataArray.io_r_0_resp_data_2_data @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    s1.io_dataReadBus_resp_data_3_data <= dataArray.io_r_0_resp_data_3_data @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    s1.DISPLAY_ENABLE <= DISPLAY_ENABLE
    s2.clock <= clock
    s2.reset <= reset
    s2.io_in_valid <= valid @[src/main/scala/utils/Pipeline.scala 31:17]
    s2.io_in_bits_req_addr <= s2_io_in_bits_r_req_addr @[src/main/scala/utils/Pipeline.scala 30:16]
    s2.io_in_bits_req_size <= s2_io_in_bits_r_req_size @[src/main/scala/utils/Pipeline.scala 30:16]
    s2.io_in_bits_req_cmd <= s2_io_in_bits_r_req_cmd @[src/main/scala/utils/Pipeline.scala 30:16]
    s2.io_in_bits_req_wmask <= s2_io_in_bits_r_req_wmask @[src/main/scala/utils/Pipeline.scala 30:16]
    s2.io_in_bits_req_wdata <= s2_io_in_bits_r_req_wdata @[src/main/scala/utils/Pipeline.scala 30:16]
    s2.io_out_ready <= s3.io_in_ready @[src/main/scala/utils/Pipeline.scala 29:16]
    s2.io_metaReadResp_0_tag <= s1.io_metaReadBus_resp_data_0_tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_0_valid <= s1.io_metaReadBus_resp_data_0_valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_0_dirty <= s1.io_metaReadBus_resp_data_0_dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_1_tag <= s1.io_metaReadBus_resp_data_1_tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_1_valid <= s1.io_metaReadBus_resp_data_1_valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_1_dirty <= s1.io_metaReadBus_resp_data_1_dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_2_tag <= s1.io_metaReadBus_resp_data_2_tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_2_valid <= s1.io_metaReadBus_resp_data_2_valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_2_dirty <= s1.io_metaReadBus_resp_data_2_dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_3_tag <= s1.io_metaReadBus_resp_data_3_tag @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_3_valid <= s1.io_metaReadBus_resp_data_3_valid @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_metaReadResp_3_dirty <= s1.io_metaReadBus_resp_data_3_dirty @[src/main/scala/nutcore/mem/Cache.scala 535:22]
    s2.io_dataReadResp_0_data <= s1.io_dataReadBus_resp_data_0_data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    s2.io_dataReadResp_1_data <= s1.io_dataReadBus_resp_data_1_data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    s2.io_dataReadResp_2_data <= s1.io_dataReadBus_resp_data_2_data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    s2.io_dataReadResp_3_data <= s1.io_dataReadBus_resp_data_3_data @[src/main/scala/nutcore/mem/Cache.scala 536:22]
    skip
    s2.io_metaWriteBus_req_valid <= s3.io_metaWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    s2.io_metaWriteBus_req_bits_setIdx <= s3.io_metaWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    s2.io_metaWriteBus_req_bits_data_tag <= s3.io_metaWriteBus_req_bits_data_tag @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    s2.io_metaWriteBus_req_bits_data_valid <= s3.io_metaWriteBus_req_bits_data_valid @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    s2.io_metaWriteBus_req_bits_data_dirty <= s3.io_metaWriteBus_req_bits_data_dirty @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    s2.io_metaWriteBus_req_bits_waymask <= s3.io_metaWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 538:22]
    skip
    s2.io_dataWriteBus_req_valid <= s3.io_dataWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    s2.io_dataWriteBus_req_bits_setIdx <= s3.io_dataWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    s2.io_dataWriteBus_req_bits_data_data <= s3.io_dataWriteBus_req_bits_data_data @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    s2.io_dataWriteBus_req_bits_waymask <= s3.io_dataWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 537:22]
    s2.DISPLAY_ENABLE <= DISPLAY_ENABLE
    s3.clock <= clock
    s3.reset <= reset
    s3.io_in_valid <= valid_1 @[src/main/scala/utils/Pipeline.scala 31:17]
    s3.io_in_bits_req_addr <= s3_io_in_bits_r_req_addr @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_req_size <= s3_io_in_bits_r_req_size @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_req_cmd <= s3_io_in_bits_r_req_cmd @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_req_wmask <= s3_io_in_bits_r_req_wmask @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_req_wdata <= s3_io_in_bits_r_req_wdata @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_0_tag <= s3_io_in_bits_r_metas_0_tag @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_0_valid <= s3_io_in_bits_r_metas_0_valid @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_0_dirty <= s3_io_in_bits_r_metas_0_dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_1_tag <= s3_io_in_bits_r_metas_1_tag @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_1_valid <= s3_io_in_bits_r_metas_1_valid @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_1_dirty <= s3_io_in_bits_r_metas_1_dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_2_tag <= s3_io_in_bits_r_metas_2_tag @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_2_valid <= s3_io_in_bits_r_metas_2_valid @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_2_dirty <= s3_io_in_bits_r_metas_2_dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_3_tag <= s3_io_in_bits_r_metas_3_tag @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_3_valid <= s3_io_in_bits_r_metas_3_valid @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_metas_3_dirty <= s3_io_in_bits_r_metas_3_dirty @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_datas_0_data <= s3_io_in_bits_r_datas_0_data @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_datas_1_data <= s3_io_in_bits_r_datas_1_data @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_datas_2_data <= s3_io_in_bits_r_datas_2_data @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_datas_3_data <= s3_io_in_bits_r_datas_3_data @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_hit <= s3_io_in_bits_r_hit @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_waymask <= s3_io_in_bits_r_waymask @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_mmio <= s3_io_in_bits_r_mmio @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_isForwardData <= s3_io_in_bits_r_isForwardData @[src/main/scala/utils/Pipeline.scala 30:16]
    skip
    s3.io_in_bits_forwardData_data_data <= s3_io_in_bits_r_forwardData_data_data @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_in_bits_forwardData_waymask <= s3_io_in_bits_r_forwardData_waymask @[src/main/scala/utils/Pipeline.scala 30:16]
    s3.io_out_ready <= io_in_resp_ready @[src/main/scala/nutcore/mem/Cache.scala 504:14]
    s3.io_flush <= _s3_io_flush_T @[src/main/scala/nutcore/mem/Cache.scala 505:15]
    s3.io_dataReadBus_req_ready <= dataArray.io_r_1_req_ready @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    s3.io_dataReadBus_resp_data_0_data <= dataArray.io_r_1_resp_data_0_data @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    s3.io_dataReadBus_resp_data_1_data <= dataArray.io_r_1_resp_data_1_data @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    s3.io_dataReadBus_resp_data_2_data <= dataArray.io_r_1_resp_data_2_data @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    s3.io_dataReadBus_resp_data_3_data <= dataArray.io_r_1_resp_data_3_data @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    s3.io_dataWriteBus_req_ready <= dataArray.io_w_req_ready @[src/main/scala/nutcore/mem/Cache.scala 533:18]
    s3.io_metaWriteBus_req_ready <= metaArray.io_w_req_ready @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    s3.io_mem_req_ready <= io_out_mem_req_ready @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    s3.io_mem_resp_valid <= io_out_mem_resp_valid @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    s3.io_mem_resp_bits_cmd <= io_out_mem_resp_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    s3.io_mem_resp_bits_rdata <= io_out_mem_resp_bits_rdata @[src/main/scala/nutcore/mem/Cache.scala 506:14]
    s3.io_mmio_req_ready <= io_mmio_req_ready @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    s3.io_mmio_resp_valid <= io_mmio_resp_valid @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    skip
    s3.io_mmio_resp_bits_rdata <= io_mmio_resp_bits_rdata @[src/main/scala/nutcore/mem/Cache.scala 507:11]
    s3.io_cohResp_ready <= io_out_coh_resp_ready @[src/main/scala/nutcore/mem/Cache.scala 520:21]
    s3.DISPLAY_ENABLE <= DISPLAY_ENABLE
    metaArray.clock <= clock
    metaArray.reset <= reset
    metaArray.io_r_0_req_valid <= s1.io_metaReadBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    metaArray.io_r_0_req_bits_setIdx <= s1.io_metaReadBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 528:21]
    metaArray.io_w_req_valid <= s3.io_metaWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    metaArray.io_w_req_bits_setIdx <= s3.io_metaWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    metaArray.io_w_req_bits_data_tag <= s3.io_metaWriteBus_req_bits_data_tag @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    metaArray.io_w_req_bits_data_valid <= s3.io_metaWriteBus_req_bits_data_valid @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    metaArray.io_w_req_bits_data_dirty <= s3.io_metaWriteBus_req_bits_data_dirty @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    metaArray.io_w_req_bits_waymask <= s3.io_metaWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 532:18]
    dataArray.clock <= clock
    dataArray.reset <= reset
    dataArray.io_r_0_req_valid <= s1.io_dataReadBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    dataArray.io_r_0_req_bits_setIdx <= s1.io_dataReadBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 529:21]
    dataArray.io_r_1_req_valid <= s3.io_dataReadBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    dataArray.io_r_1_req_bits_setIdx <= s3.io_dataReadBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 530:21]
    dataArray.io_w_req_valid <= s3.io_dataWriteBus_req_valid @[src/main/scala/nutcore/mem/Cache.scala 533:18]
    dataArray.io_w_req_bits_setIdx <= s3.io_dataWriteBus_req_bits_setIdx @[src/main/scala/nutcore/mem/Cache.scala 533:18]
    dataArray.io_w_req_bits_data_data <= s3.io_dataWriteBus_req_bits_data_data @[src/main/scala/nutcore/mem/Cache.scala 533:18]
    dataArray.io_w_req_bits_waymask <= s3.io_dataWriteBus_req_bits_waymask @[src/main/scala/nutcore/mem/Cache.scala 533:18]
    skip
    skip
    arb.io_in_0_valid <= io_out_coh_req_valid @[src/main/scala/nutcore/mem/Cache.scala 518:24]
    arb.io_in_0_bits_addr <= coh_addr @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    arb.io_in_0_bits_size <= coh_size @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    arb.io_in_0_bits_cmd <= coh_cmd @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    arb.io_in_0_bits_wmask <= coh_wmask @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    arb.io_in_0_bits_wdata <= coh_wdata @[src/main/scala/nutcore/mem/Cache.scala 517:23]
    arb.io_in_1_valid <= io_in_req_valid @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_in_1_bits_addr <= io_in_req_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_in_1_bits_size <= io_in_req_bits_size @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_in_1_bits_cmd <= io_in_req_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_in_1_bits_wmask <= io_in_req_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_in_1_bits_wdata <= io_in_req_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 494:28]
    arb.io_out_ready <= s1.io_in_ready @[src/main/scala/nutcore/mem/Cache.scala 496:12]
    valid <= mux(reset, UInt<1>("h0"), _GEN_2) @[src/main/scala/utils/Pipeline.scala 24:{24,24}]
    s2_io_in_bits_r_req_addr <= _GEN_3
    s2_io_in_bits_r_req_size <= _GEN_4
    s2_io_in_bits_r_req_cmd <= _GEN_5
    s2_io_in_bits_r_req_wmask <= _GEN_6
    s2_io_in_bits_r_req_wdata <= _GEN_7
    valid_1 <= mux(reset, UInt<1>("h0"), _GEN_10) @[src/main/scala/utils/Pipeline.scala 24:{24,24}]
    s3_io_in_bits_r_req_addr <= _GEN_11
    s3_io_in_bits_r_req_size <= _GEN_12
    s3_io_in_bits_r_req_cmd <= _GEN_13
    s3_io_in_bits_r_req_wmask <= _GEN_14
    s3_io_in_bits_r_req_wdata <= _GEN_15
    s3_io_in_bits_r_metas_0_tag <= _GEN_16
    s3_io_in_bits_r_metas_0_valid <= _GEN_17
    s3_io_in_bits_r_metas_0_dirty <= _GEN_18
    s3_io_in_bits_r_metas_1_tag <= _GEN_19
    s3_io_in_bits_r_metas_1_valid <= _GEN_20
    s3_io_in_bits_r_metas_1_dirty <= _GEN_21
    s3_io_in_bits_r_metas_2_tag <= _GEN_22
    s3_io_in_bits_r_metas_2_valid <= _GEN_23
    s3_io_in_bits_r_metas_2_dirty <= _GEN_24
    s3_io_in_bits_r_metas_3_tag <= _GEN_25
    s3_io_in_bits_r_metas_3_valid <= _GEN_26
    s3_io_in_bits_r_metas_3_dirty <= _GEN_27
    s3_io_in_bits_r_datas_0_data <= _GEN_28
    s3_io_in_bits_r_datas_1_data <= _GEN_29
    s3_io_in_bits_r_datas_2_data <= _GEN_30
    s3_io_in_bits_r_datas_3_data <= _GEN_31
    s3_io_in_bits_r_hit <= _GEN_32
    s3_io_in_bits_r_waymask <= _GEN_33
    s3_io_in_bits_r_mmio <= _GEN_34
    s3_io_in_bits_r_isForwardData <= _GEN_35
    skip
    s3_io_in_bits_r_forwardData_data_data <= _GEN_37
    s3_io_in_bits_r_forwardData_waymask <= _GEN_38
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_3 <= mux(reset, UInt<64>("h0"), _c_T_7) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_4 <= mux(reset, UInt<64>("h0"), _c_T_9) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T_5), _T_7), UInt<1>("h1")), "[%d] Cache_2: ", c) : printf @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_5), _T_9), UInt<1>("h1")), "InReq(%d, %d) InResp(%d, %d) \n", io_in_req_valid, io_in_req_ready, io_in_resp_valid, io_in_resp_ready) : printf_1 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_10), _T_12), UInt<1>("h1")), "[%d] Cache_2: ", c_1) : printf_2 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(UInt<1>("h1"), _T_10), _T_14), UInt<1>("h1")), "{IN s1:(%d,%d), s2:(%d,%d), s3:(%d,%d)} {OUT s1:(%d,%d), s2:(%d,%d), s3:(%d,%d)}\n", s1.io_in_valid, s1.io_in_ready, s2.io_in_valid, s2.io_in_ready, s3.io_in_valid, s3.io_in_ready, s1.io_out_valid, s1.io_out_ready, s2.io_out_valid, s2.io_out_ready, s3.io_out_valid, s3.io_out_ready) : printf_3 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), s1.io_in_valid), _T_15), _T_17), UInt<1>("h1")), "[%d] Cache_2: ", c_2) : printf_4 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), s1.io_in_valid), _T_15), _T_19), UInt<1>("h1")), "[l2cache.S1]: addr = 0x%x, cmd = %d, size = %d, wmask = 0x%x, wdata = 0x%x\n", s1.io_in_bits_addr, s1.io_in_bits_cmd, s1.io_in_bits_size, s1.io_in_bits_wmask, s1.io_in_bits_wdata) : printf_5 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), s2.io_in_valid), _T_20), _T_22), UInt<1>("h1")), "[%d] Cache_2: ", c_3) : printf_6 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), s2.io_in_valid), _T_20), _T_24), UInt<1>("h1")), "[l2cache.S2]: addr = 0x%x, cmd = %d, size = %d, wmask = 0x%x, wdata = 0x%x\n", s2.io_in_bits_req_addr, s2.io_in_bits_req_cmd, s2.io_in_bits_req_size, s2.io_in_bits_req_wmask, s2.io_in_bits_req_wdata) : printf_7 @[src/main/scala/utils/Debug.scala 57:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), s3.io_in_valid), _T_25), _T_27), UInt<1>("h1")), "[%d] Cache_2: ", c_4) : printf_8 @[src/main/scala/utils/Debug.scala 56:24]
    printf(clock, and(and(and(and(UInt<1>("h1"), s3.io_in_valid), _T_25), _T_29), UInt<1>("h1")), "[l2cache.S3]: addr = 0x%x, cmd = %d, size = %d, wmask = 0x%x, wdata = 0x%x\n", s3.io_in_bits_req_addr, s3.io_in_bits_req_cmd, s3.io_in_bits_req_size, s3.io_in_bits_req_wmask, s3.io_in_bits_req_wdata) : printf_9 @[src/main/scala/utils/Debug.scala 57:13]

  module SimpleBusAddressMapper :
    output io_in_req_ready : UInt<1> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    input io_in_req_valid : UInt<1> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    input io_in_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    input io_in_req_bits_size : UInt<3> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    input io_in_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    input io_in_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    input io_in_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    input io_in_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    output io_in_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    output io_in_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    output io_in_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    input io_out_req_ready : UInt<1> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    output io_out_req_valid : UInt<1> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    output io_out_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    output io_out_req_bits_size : UInt<3> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    output io_out_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    output io_out_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    output io_out_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    output io_out_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    input io_out_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    input io_out_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]
    input io_out_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/AddressMapper.scala 26:14]

    io_in_req_ready <= io_out_req_ready @[src/main/scala/bus/simplebus/AddressMapper.scala 31:10]
    io_in_resp_valid <= io_out_resp_valid @[src/main/scala/bus/simplebus/AddressMapper.scala 31:10]
    io_in_resp_bits_cmd <= io_out_resp_bits_cmd @[src/main/scala/bus/simplebus/AddressMapper.scala 31:10]
    io_in_resp_bits_rdata <= io_out_resp_bits_rdata @[src/main/scala/bus/simplebus/AddressMapper.scala 31:10]
    io_out_req_valid <= io_in_req_valid @[src/main/scala/bus/simplebus/AddressMapper.scala 31:10]
    io_out_req_bits_addr <= io_in_req_bits_addr @[src/main/scala/bus/simplebus/AddressMapper.scala 31:10]
    io_out_req_bits_size <= io_in_req_bits_size @[src/main/scala/bus/simplebus/AddressMapper.scala 31:10]
    io_out_req_bits_cmd <= io_in_req_bits_cmd @[src/main/scala/bus/simplebus/AddressMapper.scala 31:10]
    io_out_req_bits_wmask <= io_in_req_bits_wmask @[src/main/scala/bus/simplebus/AddressMapper.scala 31:10]
    io_out_req_bits_wdata <= io_in_req_bits_wdata @[src/main/scala/bus/simplebus/AddressMapper.scala 31:10]
    io_out_resp_ready <= io_in_resp_ready @[src/main/scala/bus/simplebus/AddressMapper.scala 31:10]

  module SimpleBus2AXI4Converter :
    input clock : Clock
    input reset : UInt<1>
    output io_in_req_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_in_req_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_in_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_in_req_bits_size : UInt<3> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_in_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_in_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_in_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_in_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_in_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_in_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_in_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_out_aw_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_aw_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_aw_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_aw_bits_len : UInt<8> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_aw_bits_size : UInt<3> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_aw_bits_burst : UInt<2> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_out_w_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_w_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_w_bits_data : UInt<64> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_w_bits_strb : UInt<8> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_w_bits_last : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_b_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_out_b_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_out_ar_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_ar_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_ar_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_ar_bits_len : UInt<8> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_ar_bits_size : UInt<3> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_ar_bits_burst : UInt<2> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_r_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_out_r_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_out_r_bits_data : UInt<64> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_out_r_bits_last : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]

    node _toAXI4Lite_T = bits(io_in_req_bits_cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _toAXI4Lite_T_1 = and(io_in_req_valid, _toAXI4Lite_T) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:38]
    node _toAXI4Lite_T_2 = eq(_toAXI4Lite_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:20]
    node toAXI4Lite = and(_toAXI4Lite_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:67]
    node _T = or(toAXI4Lite, UInt<1>("h1")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:21]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    node _T_3 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    node _io_out_ar_bits_len_T = bits(io_in_req_bits_cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _io_out_ar_bits_len_T_1 = mux(_io_out_ar_bits_len_T, UInt<3>("h7"), UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 169:30]
    node _io_out_w_bits_last_T = eq(io_in_req_bits_cmd, UInt<3>("h7")) @[src/main/scala/bus/simplebus/SimpleBus.scala 78:27]
    node _io_out_w_bits_last_T_1 = eq(io_in_req_bits_cmd, UInt<1>("h1")) @[src/main/scala/bus/simplebus/SimpleBus.scala 77:29]
    node _io_out_w_bits_last_T_2 = or(_io_out_w_bits_last_T, _io_out_w_bits_last_T_1) @[src/main/scala/bus/simplebus/ToAXI4.scala 177:54]
    node rlast = io_out_r_bits_last @[src/main/scala/bus/simplebus/ToAXI4.scala 165:23 179:11]
    node _io_in_resp_bits_cmd_T = mux(rlast, UInt<3>("h6"), UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 184:28]
    node _awAck_T = and(io_out_aw_ready, io_out_aw_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg awAck : UInt<1>, clock with :
      reset => (UInt<1>("h0"), awAck) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_0 = mux(_awAck_T, UInt<1>("h1"), awAck) @[src/main/scala/utils/StopWatch.scala 24:20 30:{20,24}]
    node _wSend_T = and(io_out_aw_ready, io_out_aw_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _wSend_T_1 = and(io_out_w_ready, io_out_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _wSend_T_2 = and(_wSend_T, _wSend_T_1) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:25]
    node wlast = io_out_w_bits_last @[src/main/scala/bus/simplebus/ToAXI4.scala 164:23 178:11]
    node _wSend_T_3 = and(_wSend_T_2, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:39]
    reg wAck : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wAck) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _wSend_T_4 = and(awAck, wAck) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:59]
    node _wSend_T_5 = or(_wSend_T_3, _wSend_T_4) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:49]
    node wSend = _wSend_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 186:19 189:9]
    node _GEN_1 = mux(wSend, UInt<1>("h0"), _GEN_0) @[src/main/scala/utils/StopWatch.scala 31:{19,23}]
    node _wAck_T = and(io_out_w_ready, io_out_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _wAck_T_1 = and(_wAck_T, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 188:39]
    node _GEN_2 = mux(_wAck_T_1, UInt<1>("h1"), wAck) @[src/main/scala/utils/StopWatch.scala 24:20 30:{20,24}]
    node _GEN_3 = mux(wSend, UInt<1>("h0"), _GEN_2) @[src/main/scala/utils/StopWatch.scala 31:{19,23}]
    node _wen_T = bits(io_in_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wen_T_1 = and(io_in_req_ready, io_in_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg wen : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wen) @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    node _GEN_4 = mux(_wen_T_1, _wen_T, wen) @[src/main/scala/bus/simplebus/ToAXI4.scala 190:{22,22,22}]
    node _io_out_ar_valid_T = bits(io_in_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_ar_valid_T_1 = eq(_io_out_ar_valid_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_ar_valid_T_2 = bits(io_in_req_bits_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_ar_valid_T_3 = eq(_io_out_ar_valid_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_ar_valid_T_4 = and(_io_out_ar_valid_T_1, _io_out_ar_valid_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_ar_valid_T_5 = and(io_in_req_valid, _io_out_ar_valid_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:27]
    node _io_out_aw_valid_T = bits(io_in_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_aw_valid_T_1 = and(io_in_req_valid, _io_out_aw_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:27]
    node _io_out_aw_valid_T_2 = eq(awAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:34]
    node _io_out_aw_valid_T_3 = and(_io_out_aw_valid_T_1, _io_out_aw_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:31]
    node _io_out_w_valid_T = bits(io_in_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_w_valid_T_1 = and(io_in_req_valid, _io_out_w_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:27]
    node _io_out_w_valid_T_2 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:34]
    node _io_out_w_valid_T_3 = and(_io_out_w_valid_T_1, _io_out_w_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:31]
    node _io_in_req_ready_T = bits(io_in_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_in_req_ready_T_1 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:49]
    node _io_in_req_ready_T_2 = and(_io_in_req_ready_T_1, io_out_w_ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:55]
    node _io_in_req_ready_T_3 = mux(_io_in_req_ready_T, _io_in_req_ready_T_2, io_out_ar_ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:24]
    node _io_in_resp_valid_T = mux(wen, io_out_b_valid, io_out_r_valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 199:25]
    io_in_req_ready <= _io_in_req_ready_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 195:18]
    io_in_resp_valid <= _io_in_resp_valid_T @[src/main/scala/bus/simplebus/ToAXI4.scala 199:19]
    io_in_resp_bits_cmd <= pad(_io_in_resp_bits_cmd_T, 4) @[src/main/scala/bus/simplebus/ToAXI4.scala 184:22]
    io_in_resp_bits_rdata <= io_out_r_bits_data @[src/main/scala/bus/simplebus/ToAXI4.scala 183:23]
    io_out_aw_valid <= _io_out_aw_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 193:16]
    io_out_aw_bits_addr <= io_out_ar_bits_addr @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    skip
    skip
    skip
    io_out_aw_bits_len <= io_out_ar_bits_len @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io_out_aw_bits_size <= io_out_ar_bits_size @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    io_out_aw_bits_burst <= io_out_ar_bits_burst @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    skip
    skip
    skip
    io_out_w_valid <= _io_out_w_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 194:16]
    io_out_w_bits_data <= io_in_req_bits_wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 160:10]
    io_out_w_bits_strb <= io_in_req_bits_wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 161:10]
    io_out_w_bits_last <= _io_out_w_bits_last_T_2 @[src/main/scala/bus/simplebus/ToAXI4.scala 177:24]
    io_out_b_ready <= io_in_resp_ready @[src/main/scala/bus/simplebus/ToAXI4.scala 198:16]
    io_out_ar_valid <= _io_out_ar_valid_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 192:16]
    io_out_ar_bits_addr <= io_in_req_bits_addr @[src/main/scala/bus/simplebus/ToAXI4.scala 158:12]
    skip
    skip
    skip
    io_out_ar_bits_len <= pad(_io_out_ar_bits_len_T_1, 8) @[src/main/scala/bus/simplebus/ToAXI4.scala 169:24]
    io_out_ar_bits_size <= io_in_req_bits_size @[src/main/scala/bus/simplebus/ToAXI4.scala 170:24]
    io_out_ar_bits_burst <= UInt<2>("h2") @[src/main/scala/bus/simplebus/ToAXI4.scala 171:24]
    skip
    skip
    skip
    io_out_r_ready <= io_in_resp_ready @[src/main/scala/bus/simplebus/ToAXI4.scala 197:16]
    awAck <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    wAck <= mux(reset, UInt<1>("h0"), _GEN_3) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    wen <= _GEN_4
    printf(clock, and(and(and(UInt<1>("h1"), _T_2), _T_3), UInt<1>("h1")), "Assertion failed\n    at ToAXI4.scala:153 assert(toAXI4Lite || toAXI4)\n") : printf @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    assert(clock, _T, and(and(UInt<1>("h1"), _T_2), UInt<1>("h1")), "") : assert @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]

  module SimpleBusCrossbar1toN :
    input clock : Clock
    input reset : UInt<1>
    output io_in_req_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_in_req_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_in_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_in_req_bits_size : UInt<3> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_in_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_in_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_in_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_in_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_in_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_in_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_in_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_0_req_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_0_req_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_0_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_0_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_0_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_0_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_0_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_0_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_0_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_0_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_1_req_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_1_req_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_1_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_1_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_1_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_1_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_1_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_1_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_1_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_1_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_2_req_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_2_req_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_2_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_2_req_bits_size : UInt<3> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_2_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_2_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_2_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_2_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_2_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_2_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_2_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input DISPLAY_ENABLE : UInt<1>

    reg state : UInt<2>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 32:22]
    node _outMatchVec_T = geq(io_in_req_bits_addr, UInt<30>("h38000000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:20]
    node _outMatchVec_T_1 = lt(io_in_req_bits_addr, UInt<30>("h38010000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:42]
    node _outMatchVec_T_2 = and(_outMatchVec_T, _outMatchVec_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 37:34]
    node _outMatchVec_T_3 = geq(io_in_req_bits_addr, UInt<30>("h3c000000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:20]
    node _outMatchVec_T_4 = lt(io_in_req_bits_addr, UInt<31>("h40000000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:42]
    node _outMatchVec_T_5 = and(_outMatchVec_T_3, _outMatchVec_T_4) @[src/main/scala/bus/simplebus/Crossbar.scala 37:34]
    node _outMatchVec_T_6 = geq(io_in_req_bits_addr, UInt<31>("h40000000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:20]
    node _outMatchVec_T_7 = lt(io_in_req_bits_addr, UInt<32>("h80000000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:42]
    node _outMatchVec_T_8 = and(_outMatchVec_T_6, _outMatchVec_T_7) @[src/main/scala/bus/simplebus/Crossbar.scala 37:34]
    node outMatchVec_2 = _outMatchVec_T_8 @[src/main/scala/bus/simplebus/Crossbar.scala 36:{28,28}]
    node _outSelVec_enc_T = mux(outMatchVec_2, UInt<3>("h4"), UInt<3>("h0")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node outMatchVec_1 = _outMatchVec_T_5 @[src/main/scala/bus/simplebus/Crossbar.scala 36:{28,28}]
    node _outSelVec_enc_T_1 = mux(outMatchVec_1, UInt<3>("h2"), _outSelVec_enc_T) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node outMatchVec_0 = _outMatchVec_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 36:{28,28}]
    node outSelVec_enc = mux(outMatchVec_0, UInt<3>("h1"), _outSelVec_enc_T_1) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _outSelVec_T = bits(outSelVec_enc, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _outSelVec_T_1 = bits(outSelVec_enc, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _outSelVec_T_2 = bits(outSelVec_enc, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _outSelRespVec_T = and(io_in_req_ready, io_in_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _outSelRespVec_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 41:57]
    node _outSelRespVec_T_2 = and(_outSelRespVec_T, _outSelRespVec_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 41:48]
    reg outSelRespVec_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), outSelRespVec_0) @[src/main/scala/bus/simplebus/Crossbar.scala 39:32]
    reg outSelRespVec_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), outSelRespVec_1) @[src/main/scala/bus/simplebus/Crossbar.scala 39:32]
    reg outSelRespVec_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), outSelRespVec_2) @[src/main/scala/bus/simplebus/Crossbar.scala 39:32]
    node outSelVec_0 = _outSelVec_T @[src/main/scala/bus/simplebus/Crossbar.scala 38:{26,26}]
    node _GEN_0 = mux(_outSelRespVec_T_2, outSelVec_0, outSelRespVec_0) @[src/main/scala/bus/simplebus/Crossbar.scala 39:{32,32,32}]
    node outSelVec_1 = _outSelVec_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 38:{26,26}]
    node _GEN_1 = mux(_outSelRespVec_T_2, outSelVec_1, outSelRespVec_1) @[src/main/scala/bus/simplebus/Crossbar.scala 39:{32,32,32}]
    node outSelVec_2 = _outSelVec_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 38:{26,26}]
    node _GEN_2 = mux(_outSelRespVec_T_2, outSelVec_2, outSelRespVec_2) @[src/main/scala/bus/simplebus/Crossbar.scala 39:{32,32,32}]
    node reqInvalidAddr_hi = cat(outSelVec_2, outSelVec_1) @[src/main/scala/bus/simplebus/Crossbar.scala 42:54]
    node _reqInvalidAddr_T = cat(reqInvalidAddr_hi, outSelVec_0) @[src/main/scala/bus/simplebus/Crossbar.scala 42:54]
    node _reqInvalidAddr_T_1 = orr(_reqInvalidAddr_T) @[src/main/scala/bus/simplebus/Crossbar.scala 42:61]
    node _reqInvalidAddr_T_2 = eq(_reqInvalidAddr_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 42:43]
    node reqInvalidAddr = and(io_in_req_valid, _reqInvalidAddr_T_2) @[src/main/scala/bus/simplebus/Crossbar.scala 42:40]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 80:29]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 46:13]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 46:13]
    node _T_3 = eq(reqInvalidAddr, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 49:10]
    node _T_4 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    node _T_6 = eq(_T_3, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    node _T_7 = eq(UInt<2>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
    node _T_8 = and(io_in_req_ready, io_in_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_3 = mux(_T_8, UInt<2>("h1"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 32:22 53:{29,37}]
    node _GEN_4 = mux(reqInvalidAddr, UInt<2>("h2"), _GEN_3) @[src/main/scala/bus/simplebus/Crossbar.scala 54:{29,37}]
    node _T_9 = eq(UInt<2>("h1"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
    node _T_10 = and(io_in_resp_ready, io_in_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_5 = mux(_T_10, UInt<2>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 32:22 56:{42,50}]
    node _T_11 = eq(UInt<2>("h2"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
    node _T_12 = and(io_in_resp_ready, io_in_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_6 = mux(_T_12, UInt<2>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 32:22 57:{43,51}]
    node _GEN_7 = mux(_T_11, _GEN_6, state) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18 32:22]
    node _GEN_8 = mux(_T_9, _GEN_5, _GEN_7) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
    node _GEN_9 = mux(_T_7, _GEN_4, _GEN_8) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
    node _io_in_req_ready_T = mux(outSelVec_0, io_out_0_req_ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_1 = mux(outSelVec_1, io_out_1_req_ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_2 = mux(outSelVec_2, io_out_2_req_ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_3 = or(_io_in_req_ready_T, _io_in_req_ready_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_4 = or(_io_in_req_ready_T_3, _io_in_req_ready_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_WIRE = _io_in_req_ready_T_4 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_in_req_ready_T_5 = or(_io_in_req_ready_WIRE, reqInvalidAddr) @[src/main/scala/bus/simplebus/Crossbar.scala 61:64]
    node _io_out_0_req_valid_T = and(outSelVec_0, io_in_req_valid) @[src/main/scala/bus/simplebus/Crossbar.scala 63:41]
    node _io_out_0_req_valid_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 63:69]
    node _io_out_0_req_valid_T_2 = and(_io_out_0_req_valid_T, _io_out_0_req_valid_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 63:60]
    node _io_out_1_req_valid_T = and(outSelVec_1, io_in_req_valid) @[src/main/scala/bus/simplebus/Crossbar.scala 63:41]
    node _io_out_1_req_valid_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 63:69]
    node _io_out_1_req_valid_T_2 = and(_io_out_1_req_valid_T, _io_out_1_req_valid_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 63:60]
    node _io_out_2_req_valid_T = and(outSelVec_2, io_in_req_valid) @[src/main/scala/bus/simplebus/Crossbar.scala 63:41]
    node _io_out_2_req_valid_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 63:69]
    node _io_out_2_req_valid_T_2 = and(_io_out_2_req_valid_T, _io_out_2_req_valid_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 63:60]
    node _io_out_0_resp_ready_T = and(outSelRespVec_0, io_in_resp_ready) @[src/main/scala/bus/simplebus/Crossbar.scala 69:46]
    node _io_out_0_resp_ready_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/bus/simplebus/Crossbar.scala 69:75]
    node _io_out_0_resp_ready_T_2 = and(_io_out_0_resp_ready_T, _io_out_0_resp_ready_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 69:66]
    node _io_out_1_resp_ready_T = and(outSelRespVec_1, io_in_resp_ready) @[src/main/scala/bus/simplebus/Crossbar.scala 69:46]
    node _io_out_1_resp_ready_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/bus/simplebus/Crossbar.scala 69:75]
    node _io_out_1_resp_ready_T_2 = and(_io_out_1_resp_ready_T, _io_out_1_resp_ready_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 69:66]
    node _io_out_2_resp_ready_T = and(outSelRespVec_2, io_in_resp_ready) @[src/main/scala/bus/simplebus/Crossbar.scala 69:46]
    node _io_out_2_resp_ready_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/bus/simplebus/Crossbar.scala 69:75]
    node _io_out_2_resp_ready_T_2 = and(_io_out_2_resp_ready_T, _io_out_2_resp_ready_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 69:66]
    node _io_in_resp_valid_T = mux(outSelRespVec_0, io_out_0_resp_valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_1 = mux(outSelRespVec_1, io_out_1_resp_valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_2 = mux(outSelRespVec_2, io_out_2_resp_valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_3 = or(_io_in_resp_valid_T, _io_in_resp_valid_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_4 = or(_io_in_resp_valid_T_3, _io_in_resp_valid_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_5 = eq(state, UInt<2>("h2")) @[src/main/scala/bus/simplebus/Crossbar.scala 71:79]
    node _io_in_resp_valid_WIRE = _io_in_resp_valid_T_4 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_in_resp_valid_T_6 = or(_io_in_resp_valid_WIRE, _io_in_resp_valid_T_5) @[src/main/scala/bus/simplebus/Crossbar.scala 71:70]
    node _io_in_resp_bits_T = mux(outSelRespVec_0, io_out_0_resp_bits_rdata, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_1 = mux(outSelRespVec_1, io_out_1_resp_bits_rdata, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_2 = mux(outSelRespVec_2, io_out_2_resp_bits_rdata, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_3 = or(_io_in_resp_bits_T, _io_in_resp_bits_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_4 = or(_io_in_resp_bits_T_3, _io_in_resp_bits_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_5 = mux(outSelRespVec_0, io_out_0_resp_bits_cmd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_6 = mux(outSelRespVec_1, io_out_1_resp_bits_cmd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_7 = mux(outSelRespVec_2, io_out_2_resp_bits_cmd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_8 = or(_io_in_resp_bits_T_5, _io_in_resp_bits_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_9 = or(_io_in_resp_bits_T_8, _io_in_resp_bits_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_13 = and(UInt<1>("h1"), enableDisplay_1) @[src/main/scala/utils/Debug.scala 80:29]
    node _T_14 = and(io_in_req_ready, io_in_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node _T_15 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 77:13]
    node _T_16 = eq(_T_15, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 77:13]
    node _T_17 = and(io_in_resp_ready, io_in_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node _T_18 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 80:13]
    node _T_19 = eq(_T_18, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 80:13]
    node _outSelRespVec_WIRE_0 = UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 40:{40,40}]
    node _outSelRespVec_WIRE_1 = UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 40:{40,40}]
    node _outSelRespVec_WIRE_2 = UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 40:{40,40}]
    node _io_in_resp_bits_WIRE_2 = _io_in_resp_bits_T_9 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_in_resp_bits_WIRE_cmd = _io_in_resp_bits_WIRE_2 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_in_resp_bits_WIRE_1 = _io_in_resp_bits_T_4 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_in_resp_bits_WIRE_rdata = _io_in_resp_bits_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    io_in_req_ready <= _io_in_req_ready_T_5 @[src/main/scala/bus/simplebus/Crossbar.scala 61:19]
    io_in_resp_valid <= _io_in_resp_valid_T_6 @[src/main/scala/bus/simplebus/Crossbar.scala 71:20]
    io_in_resp_bits_cmd <= _io_in_resp_bits_WIRE_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 72:19]
    io_in_resp_bits_rdata <= _io_in_resp_bits_WIRE_rdata @[src/main/scala/bus/simplebus/Crossbar.scala 72:19]
    io_out_0_req_valid <= _io_out_0_req_valid_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 63:25]
    io_out_0_req_bits_addr <= io_in_req_bits_addr @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    skip
    io_out_0_req_bits_cmd <= io_in_req_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_0_req_bits_wmask <= io_in_req_bits_wmask @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_0_req_bits_wdata <= io_in_req_bits_wdata @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_0_resp_ready <= _io_out_0_resp_ready_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 69:26]
    io_out_1_req_valid <= _io_out_1_req_valid_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 63:25]
    io_out_1_req_bits_addr <= io_in_req_bits_addr @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    skip
    io_out_1_req_bits_cmd <= io_in_req_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_1_req_bits_wmask <= io_in_req_bits_wmask @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_1_req_bits_wdata <= io_in_req_bits_wdata @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_1_resp_ready <= _io_out_1_resp_ready_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 69:26]
    io_out_2_req_valid <= _io_out_2_req_valid_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 63:25]
    io_out_2_req_bits_addr <= io_in_req_bits_addr @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_2_req_bits_size <= io_in_req_bits_size @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_2_req_bits_cmd <= io_in_req_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_2_req_bits_wmask <= io_in_req_bits_wmask @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_2_req_bits_wdata <= io_in_req_bits_wdata @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_2_resp_ready <= _io_out_2_resp_ready_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 69:26]
    state <= mux(reset, UInt<2>("h0"), _GEN_9) @[src/main/scala/bus/simplebus/Crossbar.scala 32:{22,22}]
    outSelRespVec_0 <= mux(reset, _outSelRespVec_WIRE_0, _GEN_0) @[src/main/scala/bus/simplebus/Crossbar.scala 39:{32,32}]
    outSelRespVec_1 <= mux(reset, _outSelRespVec_WIRE_1, _GEN_1) @[src/main/scala/bus/simplebus/Crossbar.scala 39:{32,32}]
    outSelRespVec_2 <= mux(reset, _outSelRespVec_WIRE_2, _GEN_2) @[src/main/scala/bus/simplebus/Crossbar.scala 39:{32,32}]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(and(UInt<1>("h1"), reqInvalidAddr), _T), _T_2), UInt<1>("h1")), "crossbar access bad addr %x, time %d\n", io_in_req_bits_addr, c) : printf @[src/main/scala/bus/simplebus/Crossbar.scala 46:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_5), _T_6), UInt<1>("h1")), "Assertion failed: address decode error, bad addr = 0x%x\n\n    at Crossbar.scala:49 assert(!reqInvalidAddr, \"address decode error, bad addr = 0x%%%%x\\n\", addr)\n", io_in_req_bits_addr) : printf_1 @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    assert(clock, _T_3, and(and(UInt<1>("h1"), _T_5), UInt<1>("h1")), "") : assert @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_14), _T_16), UInt<1>("h1")), "%d: xbar: outSelVec = Vec(%d, %d, %d), outSel.req: addr = 0x%x, cmd = %d, size = %d, wmask = 0x%x, wdata = 0x%x\n", c_1, outSelVec_0, outSelVec_1, outSelVec_2, io_in_req_bits_addr, io_in_req_bits_cmd, io_in_req_bits_size, io_in_req_bits_wmask, io_in_req_bits_wdata) : printf_2 @[src/main/scala/bus/simplebus/Crossbar.scala 77:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_17), _T_19), UInt<1>("h1")), "%d: xbar: outSelVec = Vec(%d, %d, %d), outSel.resp: rdata = %x, cmd = %d\n", c_2, outSelVec_0, outSelVec_1, outSelVec_2, io_in_resp_bits_rdata, io_in_resp_bits_cmd) : printf_3 @[src/main/scala/bus/simplebus/Crossbar.scala 80:13]

  module AXI4CLINT :
    input clock : Clock
    input reset : UInt<1>
    output io__in_aw_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__in_aw_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__in_aw_bits_addr : UInt<32> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io__in_w_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__in_w_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__in_w_bits_data : UInt<64> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__in_w_bits_strb : UInt<8> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__in_b_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io__in_b_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io__in_ar_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__in_ar_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__in_ar_bits_addr : UInt<32> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__in_r_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io__in_r_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io__in_r_bits_data : UInt<64> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io__extra_mtip : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io__extra_msip : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input isWFI_0 : UInt<1>
    output io_extra_mtip : UInt<1>
    output io_extra_msip : UInt<1>

    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _r_busy_T = and(io__in_ar_ready, io__in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _r_busy_T_1 = and(io__in_r_ready, io__in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _r_busy_T_2 = and(_r_busy_T_1, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 70:52]
    reg r_busy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_busy) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_0 = mux(_r_busy_T_2, UInt<1>("h0"), r_busy) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_1 = mux(_r_busy_T, UInt<1>("h1"), _GEN_0) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _io_in_ar_ready_T = eq(r_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 71:32]
    node _io_in_ar_ready_T_1 = or(io__in_r_ready, _io_in_ar_ready_T) @[src/main/scala/device/AXI4Slave.scala 71:29]
    node _ren_T = and(io__in_ar_ready, io__in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg ren_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ren_REG) @[src/main/scala/device/AXI4Slave.scala 73:17]
    node _ren_T_1 = and(io__in_r_ready, io__in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _ren_T_2 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:61]
    node _ren_T_3 = and(_ren_T_1, _ren_T_2) @[src/main/scala/device/AXI4Slave.scala 73:58]
    node _ren_T_4 = or(ren_REG, _ren_T_3) @[src/main/scala/device/AXI4Slave.scala 73:44]
    node _io_in_r_valid_T = and(io__in_ar_ready, io__in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_r_valid_T_1 = or(_io_in_r_valid_T, r_busy) @[src/main/scala/device/AXI4Slave.scala 74:50]
    node ren = _ren_T_4 @[src/main/scala/device/AXI4Slave.scala 38:17 73:7]
    node _io_in_r_valid_T_2 = and(ren, _io_in_r_valid_T_1) @[src/main/scala/device/AXI4Slave.scala 74:35]
    node _io_in_r_valid_T_3 = and(io__in_r_ready, io__in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg io_in_r_valid_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_in_r_valid_r) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_2 = mux(_io_in_r_valid_T_3, UInt<1>("h0"), io_in_r_valid_r) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_3 = mux(_io_in_r_valid_T_2, UInt<1>("h1"), _GEN_2) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _w_busy_T = and(io__in_aw_ready, io__in_aw_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _w_busy_T_1 = and(io__in_b_ready, io__in_b_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg w_busy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), w_busy) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_4 = mux(_w_busy_T_1, UInt<1>("h0"), w_busy) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_5 = mux(_w_busy_T, UInt<1>("h1"), _GEN_4) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _io_in_aw_ready_T = eq(w_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 94:18]
    node _io_in_w_ready_T = or(io__in_aw_valid, w_busy) @[src/main/scala/device/AXI4Slave.scala 95:30]
    node _io_in_b_valid_T = and(io__in_w_ready, io__in_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_b_valid_T_1 = and(_io_in_b_valid_T, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 97:41]
    node _io_in_b_valid_T_2 = and(io__in_b_ready, io__in_b_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg io_in_b_valid_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_in_b_valid_r) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_6 = mux(_io_in_b_valid_T_2, UInt<1>("h0"), io_in_b_valid_r) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_7 = mux(_io_in_b_valid_T_1, UInt<1>("h1"), _GEN_6) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    reg mtime : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mtime) @[src/main/scala/device/AXI4CLINT.scala 32:22]
    reg mtimecmp : UInt<64>, clock with :
      reset => (UInt<1>("h0"), mtimecmp) @[src/main/scala/device/AXI4CLINT.scala 33:25]
    reg msip : UInt<64>, clock with :
      reset => (UInt<1>("h0"), msip) @[src/main/scala/device/AXI4CLINT.scala 34:21]
    reg freq_reg : UInt<64>, clock with :
      reset => (UInt<1>("h0"), freq_reg) @[src/main/scala/device/AXI4CLINT.scala 37:25]
    node freq = bits(freq_reg, 15, 0) @[src/main/scala/device/AXI4CLINT.scala 38:22]
    reg inc_reg : UInt<64>, clock with :
      reset => (UInt<1>("h0"), inc_reg) @[src/main/scala/device/AXI4CLINT.scala 39:24]
    node inc = bits(inc_reg, 15, 0) @[src/main/scala/device/AXI4CLINT.scala 40:20]
    reg cnt : UInt<16>, clock with :
      reset => (UInt<1>("h0"), cnt) @[src/main/scala/device/AXI4CLINT.scala 42:20]
    node _nextCnt_T = add(cnt, UInt<1>("h1")) @[src/main/scala/device/AXI4CLINT.scala 43:21]
    node nextCnt = tail(_nextCnt_T, 1) @[src/main/scala/device/AXI4CLINT.scala 43:21]
    node _cnt_T = lt(nextCnt, freq) @[src/main/scala/device/AXI4CLINT.scala 44:22]
    node _cnt_T_1 = mux(_cnt_T, nextCnt, UInt<1>("h0")) @[src/main/scala/device/AXI4CLINT.scala 44:13]
    node tick = eq(nextCnt, freq) @[src/main/scala/device/AXI4CLINT.scala 45:23]
    node _mtime_T = add(mtime, inc) @[src/main/scala/device/AXI4CLINT.scala 46:32]
    node _mtime_T_1 = tail(_mtime_T, 1) @[src/main/scala/device/AXI4CLINT.scala 46:32]
    node _GEN_8 = mux(tick, _mtime_T_1, mtime) @[src/main/scala/device/AXI4CLINT.scala 46:15 32:22 46:23]
    node _mtime_T_2 = add(mtime, UInt<17>("h186a0")) @[src/main/scala/device/AXI4CLINT.scala 51:35]
    node _mtime_T_3 = tail(_mtime_T_2, 1) @[src/main/scala/device/AXI4CLINT.scala 51:35]
    node isWFI = isWFI_0 @[src/main/scala/device/AXI4CLINT.scala 49:25]
    node _GEN_9 = mux(isWFI, _mtime_T_3, _GEN_8) @[src/main/scala/device/AXI4CLINT.scala 51:{18,26}]
    node raddr = io__in_ar_bits_addr @[src/main/scala/device/AXI4Slave.scala 37:19 66:13]
    node _T = bits(raddr, 15, 0) @[src/main/scala/device/AXI4CLINT.scala 61:35]
    node waddr = io__in_aw_bits_addr @[src/main/scala/device/AXI4Slave.scala 77:19 89:13]
    node _T_1 = bits(waddr, 15, 0) @[src/main/scala/device/AXI4CLINT.scala 61:35]
    node _T_2 = and(io__in_w_ready, io__in_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_3 = bits(io__in_w_bits_strb, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_4 = bits(io__in_w_bits_strb, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_5 = bits(io__in_w_bits_strb, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_6 = bits(io__in_w_bits_strb, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_7 = bits(io__in_w_bits_strb, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_8 = bits(io__in_w_bits_strb, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_9 = bits(io__in_w_bits_strb, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_10 = bits(io__in_w_bits_strb, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_11 = bits(_T_3, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_12 = mux(_T_11, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_13 = bits(_T_4, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_14 = mux(_T_13, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_15 = bits(_T_5, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_16 = mux(_T_15, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_17 = bits(_T_6, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_18 = mux(_T_17, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_19 = bits(_T_7, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_20 = mux(_T_19, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_21 = bits(_T_8, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_22 = mux(_T_21, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_23 = bits(_T_9, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_24 = mux(_T_23, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_25 = bits(_T_10, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_26 = mux(_T_25, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node lo_lo = cat(_T_14, _T_12) @[src/main/scala/utils/BitUtils.scala 27:26]
    node lo_hi = cat(_T_18, _T_16) @[src/main/scala/utils/BitUtils.scala 27:26]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi_lo = cat(_T_22, _T_20) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi_hi = cat(_T_26, _T_24) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi = cat(hi_hi, hi_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _T_27 = cat(hi, lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _io_in_r_bits_data_T = eq(UInt<1>("h0"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_1 = eq(UInt<16>("h8000"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_2 = eq(UInt<16>("hbff8"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_3 = eq(UInt<16>("h8008"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_4 = eq(UInt<15>("h4000"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_5 = mux(_io_in_r_bits_data_T, msip, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_6 = mux(_io_in_r_bits_data_T_1, freq_reg, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_7 = mux(_io_in_r_bits_data_T_2, mtime, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_8 = mux(_io_in_r_bits_data_T_3, inc_reg, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_9 = mux(_io_in_r_bits_data_T_4, mtimecmp, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_10 = or(_io_in_r_bits_data_T_5, _io_in_r_bits_data_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_11 = or(_io_in_r_bits_data_T_10, _io_in_r_bits_data_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_12 = or(_io_in_r_bits_data_T_11, _io_in_r_bits_data_T_8) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_13 = or(_io_in_r_bits_data_T_12, _io_in_r_bits_data_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_28 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_29 = and(_T_2, _T_28) @[src/main/scala/utils/RegMap.scala 32:32]
    node _msip_T = and(io__in_w_bits_data, _T_27) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _msip_T_1 = not(_T_27) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _msip_T_2 = and(msip, _msip_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _msip_T_3 = or(_msip_T, _msip_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_10 = mux(_T_29, _msip_T_3, msip) @[src/main/scala/utils/RegMap.scala 32:{48,52} src/main/scala/device/AXI4CLINT.scala 34:21]
    node _T_30 = eq(_T_1, UInt<16>("h8000")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_31 = and(_T_2, _T_30) @[src/main/scala/utils/RegMap.scala 32:32]
    node _freq_reg_T = and(io__in_w_bits_data, _T_27) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _freq_reg_T_1 = not(_T_27) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _freq_reg_T_2 = and(freq_reg, _freq_reg_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _freq_reg_T_3 = or(_freq_reg_T, _freq_reg_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_11 = mux(_T_31, _freq_reg_T_3, freq_reg) @[src/main/scala/utils/RegMap.scala 32:{48,52} src/main/scala/device/AXI4CLINT.scala 37:25]
    node _T_32 = eq(_T_1, UInt<16>("hbff8")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_33 = and(_T_2, _T_32) @[src/main/scala/utils/RegMap.scala 32:32]
    node _mtime_T_4 = and(io__in_w_bits_data, _T_27) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _mtime_T_5 = not(_T_27) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _mtime_T_6 = and(mtime, _mtime_T_5) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _mtime_T_7 = or(_mtime_T_4, _mtime_T_6) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_12 = mux(_T_33, _mtime_T_7, _GEN_9) @[src/main/scala/utils/RegMap.scala 32:{48,52}]
    node _T_34 = eq(_T_1, UInt<16>("h8008")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_35 = and(_T_2, _T_34) @[src/main/scala/utils/RegMap.scala 32:32]
    node _inc_reg_T = and(io__in_w_bits_data, _T_27) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _inc_reg_T_1 = not(_T_27) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _inc_reg_T_2 = and(inc_reg, _inc_reg_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _inc_reg_T_3 = or(_inc_reg_T, _inc_reg_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_13 = mux(_T_35, _inc_reg_T_3, inc_reg) @[src/main/scala/utils/RegMap.scala 32:{48,52} src/main/scala/device/AXI4CLINT.scala 39:24]
    node _T_36 = eq(_T_1, UInt<15>("h4000")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_37 = and(_T_2, _T_36) @[src/main/scala/utils/RegMap.scala 32:32]
    node _mtimecmp_T = and(io__in_w_bits_data, _T_27) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _mtimecmp_T_1 = not(_T_27) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _mtimecmp_T_2 = and(mtimecmp, _mtimecmp_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _mtimecmp_T_3 = or(_mtimecmp_T, _mtimecmp_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_14 = mux(_T_37, _mtimecmp_T_3, mtimecmp) @[src/main/scala/utils/RegMap.scala 32:{48,52} src/main/scala/device/AXI4CLINT.scala 33:25]
    node _io_extra_mtip_T = geq(mtime, mtimecmp) @[src/main/scala/device/AXI4CLINT.scala 66:38]
    reg io_extra_mtip_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_extra_mtip_REG) @[src/main/scala/device/AXI4CLINT.scala 66:31]
    node _io_extra_msip_T = neq(msip, UInt<1>("h0")) @[src/main/scala/device/AXI4CLINT.scala 67:37]
    reg io_extra_msip_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_extra_msip_REG) @[src/main/scala/device/AXI4CLINT.scala 67:31]
    node _io_in_r_bits_data_WIRE = _io_in_r_bits_data_T_13 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    io__in_aw_ready <= _io_in_aw_ready_T @[src/main/scala/device/AXI4Slave.scala 94:15]
    io__in_w_ready <= _io_in_w_ready_T @[src/main/scala/device/AXI4Slave.scala 95:15]
    io__in_b_valid <= io_in_b_valid_r @[src/main/scala/device/AXI4Slave.scala 97:14]
    skip
    io__in_ar_ready <= _io_in_ar_ready_T_1 @[src/main/scala/device/AXI4Slave.scala 71:15]
    io__in_r_valid <= io_in_r_valid_r @[src/main/scala/device/AXI4Slave.scala 74:14]
    skip
    io__in_r_bits_data <= _io_in_r_bits_data_WIRE @[src/main/scala/utils/RegMap.scala 30:11]
    io__extra_mtip <= io_extra_mtip_REG @[src/main/scala/device/AXI4CLINT.scala 66:21]
    io__extra_msip <= io_extra_msip_REG @[src/main/scala/device/AXI4CLINT.scala 67:21]
    io_extra_mtip <= io__extra_mtip
    io_extra_msip <= io__extra_msip
    r_busy <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    ren_REG <= mux(reset, UInt<1>("h0"), _ren_T) @[src/main/scala/device/AXI4Slave.scala 73:{17,17,17}]
    io_in_r_valid_r <= mux(reset, UInt<1>("h0"), _GEN_3) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    w_busy <= mux(reset, UInt<1>("h0"), _GEN_5) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    io_in_b_valid_r <= mux(reset, UInt<1>("h0"), _GEN_7) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    mtime <= mux(reset, UInt<64>("h0"), _GEN_12) @[src/main/scala/device/AXI4CLINT.scala 32:{22,22}]
    mtimecmp <= mux(reset, UInt<64>("h0"), _GEN_14) @[src/main/scala/device/AXI4CLINT.scala 33:{25,25}]
    msip <= mux(reset, UInt<64>("h0"), _GEN_10) @[src/main/scala/device/AXI4CLINT.scala 34:{21,21}]
    freq_reg <= mux(reset, UInt<64>("h2710"), _GEN_11) @[src/main/scala/device/AXI4CLINT.scala 37:{25,25}]
    inc_reg <= mux(reset, UInt<64>("h1"), _GEN_13) @[src/main/scala/device/AXI4CLINT.scala 39:{24,24}]
    cnt <= mux(reset, UInt<16>("h0"), _cnt_T_1) @[src/main/scala/device/AXI4CLINT.scala 42:{20,20} 44:7]
    io_extra_mtip_REG <= _io_extra_mtip_T @[src/main/scala/device/AXI4CLINT.scala 66:31]
    io_extra_msip_REG <= _io_extra_msip_T @[src/main/scala/device/AXI4CLINT.scala 67:31]

  module SimpleBus2AXI4Converter_1 :
    input clock : Clock
    input reset : UInt<1>
    output io_in_req_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_in_req_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_in_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_in_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_in_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_in_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_in_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_in_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_in_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_in_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_out_aw_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_aw_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_aw_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_out_w_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_w_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_w_bits_data : UInt<64> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_w_bits_strb : UInt<8> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_b_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_out_b_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_out_ar_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_ar_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_ar_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    output io_out_r_ready : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_out_r_valid : UInt<1> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]
    input io_out_r_bits_data : UInt<64> @[src/main/scala/bus/simplebus/ToAXI4.scala 146:14]

    node _toAXI4Lite_T = bits(io_in_req_bits_cmd, 1, 1) @[src/main/scala/bus/simplebus/SimpleBus.scala 75:22]
    node _toAXI4Lite_T_1 = and(io_in_req_valid, _toAXI4Lite_T) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:38]
    node _toAXI4Lite_T_2 = eq(_toAXI4Lite_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:20]
    node toAXI4Lite = and(_toAXI4Lite_T_2, UInt<1>("h1")) @[src/main/scala/bus/simplebus/ToAXI4.scala 151:67]
    node _T = or(toAXI4Lite, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:21]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    node _T_3 = eq(_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    node rlast = UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 165:{23,23}]
    node _io_in_resp_bits_cmd_T = mux(rlast, UInt<3>("h6"), UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 184:28]
    node _awAck_T = and(io_out_aw_ready, io_out_aw_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg awAck : UInt<1>, clock with :
      reset => (UInt<1>("h0"), awAck) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_0 = mux(_awAck_T, UInt<1>("h1"), awAck) @[src/main/scala/utils/StopWatch.scala 24:20 30:{20,24}]
    node _wSend_T = and(io_out_aw_ready, io_out_aw_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _wSend_T_1 = and(io_out_w_ready, io_out_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _wSend_T_2 = and(_wSend_T, _wSend_T_1) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:25]
    node wlast = UInt<1>("h1") @[src/main/scala/bus/simplebus/ToAXI4.scala 164:{23,23}]
    node _wSend_T_3 = and(_wSend_T_2, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:39]
    reg wAck : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wAck) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _wSend_T_4 = and(awAck, wAck) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:59]
    node _wSend_T_5 = or(_wSend_T_3, _wSend_T_4) @[src/main/scala/bus/simplebus/ToAXI4.scala 189:49]
    node wSend = _wSend_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 186:19 189:9]
    node _GEN_1 = mux(wSend, UInt<1>("h0"), _GEN_0) @[src/main/scala/utils/StopWatch.scala 31:{19,23}]
    node _wAck_T = and(io_out_w_ready, io_out_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _wAck_T_1 = and(_wAck_T, wlast) @[src/main/scala/bus/simplebus/ToAXI4.scala 188:39]
    node _GEN_2 = mux(_wAck_T_1, UInt<1>("h1"), wAck) @[src/main/scala/utils/StopWatch.scala 24:20 30:{20,24}]
    node _GEN_3 = mux(wSend, UInt<1>("h0"), _GEN_2) @[src/main/scala/utils/StopWatch.scala 31:{19,23}]
    node _wen_T = bits(io_in_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _wen_T_1 = and(io_in_req_ready, io_in_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg wen : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wen) @[src/main/scala/bus/simplebus/ToAXI4.scala 190:22]
    node _GEN_4 = mux(_wen_T_1, _wen_T, wen) @[src/main/scala/bus/simplebus/ToAXI4.scala 190:{22,22,22}]
    node _io_out_ar_valid_T = bits(io_in_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:22]
    node _io_out_ar_valid_T_1 = eq(_io_out_ar_valid_T, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:18]
    node _io_out_ar_valid_T_2 = bits(io_in_req_bits_cmd, 3, 3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:33]
    node _io_out_ar_valid_T_3 = eq(_io_out_ar_valid_T_2, UInt<1>("h0")) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:29]
    node _io_out_ar_valid_T_4 = and(_io_out_ar_valid_T_1, _io_out_ar_valid_T_3) @[src/main/scala/bus/simplebus/SimpleBus.scala 73:26]
    node _io_out_ar_valid_T_5 = and(io_in_req_valid, _io_out_ar_valid_T_4) @[src/main/scala/bus/simplebus/SimpleBus.scala 104:27]
    node _io_out_aw_valid_T = bits(io_in_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_aw_valid_T_1 = and(io_in_req_valid, _io_out_aw_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:27]
    node _io_out_aw_valid_T_2 = eq(awAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:34]
    node _io_out_aw_valid_T_3 = and(_io_out_aw_valid_T_1, _io_out_aw_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 193:31]
    node _io_out_w_valid_T = bits(io_in_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_out_w_valid_T_1 = and(io_in_req_valid, _io_out_w_valid_T) @[src/main/scala/bus/simplebus/SimpleBus.scala 103:27]
    node _io_out_w_valid_T_2 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:34]
    node _io_out_w_valid_T_3 = and(_io_out_w_valid_T_1, _io_out_w_valid_T_2) @[src/main/scala/bus/simplebus/ToAXI4.scala 194:31]
    node _io_in_req_ready_T = bits(io_in_req_bits_cmd, 0, 0) @[src/main/scala/bus/simplebus/SimpleBus.scala 74:22]
    node _io_in_req_ready_T_1 = eq(wAck, UInt<1>("h0")) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:49]
    node _io_in_req_ready_T_2 = and(_io_in_req_ready_T_1, io_out_w_ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:55]
    node _io_in_req_ready_T_3 = mux(_io_in_req_ready_T, _io_in_req_ready_T_2, io_out_ar_ready) @[src/main/scala/bus/simplebus/ToAXI4.scala 195:24]
    node _io_in_resp_valid_T = mux(wen, io_out_b_valid, io_out_r_valid) @[src/main/scala/bus/simplebus/ToAXI4.scala 199:25]
    io_in_req_ready <= _io_in_req_ready_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 195:18]
    io_in_resp_valid <= _io_in_resp_valid_T @[src/main/scala/bus/simplebus/ToAXI4.scala 199:19]
    io_in_resp_bits_cmd <= pad(_io_in_resp_bits_cmd_T, 4) @[src/main/scala/bus/simplebus/ToAXI4.scala 184:22]
    io_in_resp_bits_rdata <= io_out_r_bits_data @[src/main/scala/bus/simplebus/ToAXI4.scala 183:23]
    io_out_aw_valid <= _io_out_aw_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 193:16]
    io_out_aw_bits_addr <= io_out_ar_bits_addr @[src/main/scala/bus/simplebus/ToAXI4.scala 182:6]
    skip
    io_out_w_valid <= _io_out_w_valid_T_3 @[src/main/scala/bus/simplebus/ToAXI4.scala 194:16]
    io_out_w_bits_data <= io_in_req_bits_wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 160:10]
    io_out_w_bits_strb <= io_in_req_bits_wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 161:10]
    io_out_b_ready <= io_in_resp_ready @[src/main/scala/bus/simplebus/ToAXI4.scala 198:16]
    io_out_ar_valid <= _io_out_ar_valid_T_5 @[src/main/scala/bus/simplebus/ToAXI4.scala 192:16]
    io_out_ar_bits_addr <= io_in_req_bits_addr @[src/main/scala/bus/simplebus/ToAXI4.scala 158:12]
    skip
    io_out_r_ready <= io_in_resp_ready @[src/main/scala/bus/simplebus/ToAXI4.scala 197:16]
    awAck <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    wAck <= mux(reset, UInt<1>("h0"), _GEN_3) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    wen <= _GEN_4
    printf(clock, and(and(and(UInt<1>("h1"), _T_2), _T_3), UInt<1>("h1")), "Assertion failed\n    at ToAXI4.scala:153 assert(toAXI4Lite || toAXI4)\n") : printf @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]
    assert(clock, _T, and(and(UInt<1>("h1"), _T_2), UInt<1>("h1")), "") : assert @[src/main/scala/bus/simplebus/ToAXI4.scala 153:9]

  module AXI4PLIC :
    input clock : Clock
    input reset : UInt<1>
    output io__in_aw_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__in_aw_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__in_aw_bits_addr : UInt<32> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io__in_w_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__in_w_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__in_w_bits_data : UInt<64> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__in_w_bits_strb : UInt<8> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__in_b_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io__in_b_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io__in_ar_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__in_ar_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__in_ar_bits_addr : UInt<32> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__in_r_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io__in_r_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io__in_r_bits_data : UInt<64> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io__extra_intrVec : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io__extra_meip_0 : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_meip_0 : UInt<1>

    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _r_busy_T = and(io__in_ar_ready, io__in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _r_busy_T_1 = and(io__in_r_ready, io__in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _r_busy_T_2 = and(_r_busy_T_1, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 70:52]
    reg r_busy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_busy) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_0 = mux(_r_busy_T_2, UInt<1>("h0"), r_busy) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_1 = mux(_r_busy_T, UInt<1>("h1"), _GEN_0) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _io_in_ar_ready_T = eq(r_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 71:32]
    node _io_in_ar_ready_T_1 = or(io__in_r_ready, _io_in_ar_ready_T) @[src/main/scala/device/AXI4Slave.scala 71:29]
    node _ren_T = and(io__in_ar_ready, io__in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg ren_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ren_REG) @[src/main/scala/device/AXI4Slave.scala 73:17]
    node _ren_T_1 = and(io__in_r_ready, io__in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _ren_T_2 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:61]
    node _ren_T_3 = and(_ren_T_1, _ren_T_2) @[src/main/scala/device/AXI4Slave.scala 73:58]
    node _ren_T_4 = or(ren_REG, _ren_T_3) @[src/main/scala/device/AXI4Slave.scala 73:44]
    node _io_in_r_valid_T = and(io__in_ar_ready, io__in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_r_valid_T_1 = or(_io_in_r_valid_T, r_busy) @[src/main/scala/device/AXI4Slave.scala 74:50]
    node ren = _ren_T_4 @[src/main/scala/device/AXI4Slave.scala 38:17 73:7]
    node _io_in_r_valid_T_2 = and(ren, _io_in_r_valid_T_1) @[src/main/scala/device/AXI4Slave.scala 74:35]
    node _io_in_r_valid_T_3 = and(io__in_r_ready, io__in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg io_in_r_valid_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_in_r_valid_r) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_2 = mux(_io_in_r_valid_T_3, UInt<1>("h0"), io_in_r_valid_r) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_3 = mux(_io_in_r_valid_T_2, UInt<1>("h1"), _GEN_2) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _w_busy_T = and(io__in_aw_ready, io__in_aw_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _w_busy_T_1 = and(io__in_b_ready, io__in_b_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg w_busy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), w_busy) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_4 = mux(_w_busy_T_1, UInt<1>("h0"), w_busy) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_5 = mux(_w_busy_T, UInt<1>("h1"), _GEN_4) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _io_in_aw_ready_T = eq(w_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 94:18]
    node _io_in_w_ready_T = or(io__in_aw_valid, w_busy) @[src/main/scala/device/AXI4Slave.scala 95:30]
    node _io_in_b_valid_T = and(io__in_w_ready, io__in_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_b_valid_T_1 = and(_io_in_b_valid_T, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 97:41]
    node _io_in_b_valid_T_2 = and(io__in_b_ready, io__in_b_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg io_in_b_valid_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_in_b_valid_r) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_6 = mux(_io_in_b_valid_T_2, UInt<1>("h0"), io_in_b_valid_r) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_7 = mux(_io_in_b_valid_T_1, UInt<1>("h1"), _GEN_6) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    reg priority_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), priority_0) @[src/main/scala/device/AXI4PLIC.scala 37:39]
    reg pending_0_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_0) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_1) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_2) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_3) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_4 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_4) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_5 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_5) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_6 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_6) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_7 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_7) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_8 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_8) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_9 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_9) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_10 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_10) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_11 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_11) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_12 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_12) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_13 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_13) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_14 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_14) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_15 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_15) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_16 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_16) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_17 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_17) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_18 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_18) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_19 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_19) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_20 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_20) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_21 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_21) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_22 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_22) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_23 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_23) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_24 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_24) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_25 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_25) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_26 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_26) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_27 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_27) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_28 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_28) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_29 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_29) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_30 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_30) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    reg pending_0_31 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), pending_0_31) @[src/main/scala/device/AXI4PLIC.scala 43:46]
    node lo_lo_lo_lo = cat(pending_0_1, pending_0_0) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_lo_lo_hi = cat(pending_0_3, pending_0_2) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_lo_lo = cat(lo_lo_lo_hi, lo_lo_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_lo_hi_lo = cat(pending_0_5, pending_0_4) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_lo_hi_hi = cat(pending_0_7, pending_0_6) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_lo_hi = cat(lo_lo_hi_hi, lo_lo_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_lo = cat(lo_lo_hi, lo_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_hi_lo_lo = cat(pending_0_9, pending_0_8) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_hi_lo_hi = cat(pending_0_11, pending_0_10) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_hi_lo = cat(lo_hi_lo_hi, lo_hi_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_hi_hi_lo = cat(pending_0_13, pending_0_12) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_hi_hi_hi = cat(pending_0_15, pending_0_14) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_hi_hi = cat(lo_hi_hi_hi, lo_hi_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo_hi = cat(lo_hi_hi, lo_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_lo_lo_lo = cat(pending_0_17, pending_0_16) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_lo_lo_hi = cat(pending_0_19, pending_0_18) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_lo_lo = cat(hi_lo_lo_hi, hi_lo_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_lo_hi_lo = cat(pending_0_21, pending_0_20) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_lo_hi_hi = cat(pending_0_23, pending_0_22) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_lo_hi = cat(hi_lo_hi_hi, hi_lo_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_lo = cat(hi_lo_hi, hi_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_hi_lo_lo = cat(pending_0_25, pending_0_24) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_hi_lo_hi = cat(pending_0_27, pending_0_26) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_hi_lo = cat(hi_hi_lo_hi, hi_hi_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_hi_hi_lo = cat(pending_0_29, pending_0_28) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_hi_hi_hi = cat(pending_0_31, pending_0_30) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_hi_hi = cat(hi_hi_hi_hi, hi_hi_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi_hi = cat(hi_hi_hi, hi_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node hi = cat(hi_hi, hi_lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    node _T = cat(hi, lo) @[src/main/scala/device/AXI4PLIC.scala 45:38]
    reg enable_0_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), enable_0_0) @[src/main/scala/device/AXI4PLIC.scala 48:64]
    reg threshold_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), threshold_0) @[src/main/scala/device/AXI4PLIC.scala 53:40]
    skip
    reg inHandle_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), inHandle_1) @[src/main/scala/device/AXI4PLIC.scala 58:25]
    reg claimCompletion_0 : UInt<32>, clock with :
      reset => (UInt<1>("h0"), claimCompletion_0) @[src/main/scala/device/AXI4PLIC.scala 64:46]
    node _T_1 = and(io__in_r_ready, io__in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node raddr = io__in_ar_bits_addr @[src/main/scala/device/AXI4Slave.scala 37:19 66:13]
    node _T_2 = bits(raddr, 25, 0) @[src/main/scala/device/AXI4PLIC.scala 35:35]
    node _T_3 = eq(_T_2, UInt<22>("h200004")) @[src/main/scala/device/AXI4PLIC.scala 68:44]
    node _T_4 = and(_T_1, _T_3) @[src/main/scala/device/AXI4PLIC.scala 68:23]
    node _T_5 = bits(claimCompletion_0, 0, 0)
    node _inHandle_T_5 = UInt<1>("h1") @[src/main/scala/device/AXI4PLIC.scala 68:{71,71}]
    skip
    node _GEN_9 = mux(eq(UInt<1>("h1"), _T_5), _inHandle_T_5, inHandle_1) @[src/main/scala/device/AXI4PLIC.scala 58:25 68:{71,71}]
    skip
    node _GEN_11 = mux(_T_4, _GEN_9, inHandle_1) @[src/main/scala/device/AXI4PLIC.scala 58:25 68:57]
    node _T_6 = bits(io__extra_intrVec, 0, 0) @[src/main/scala/device/AXI4PLIC.scala 73:24]
    node _GEN_12 = mux(_T_6, UInt<1>("h1"), pending_0_1) @[src/main/scala/device/AXI4PLIC.scala 75:{17,45} 43:46]
    node _GEN_13 = mux(inHandle_1, UInt<1>("h0"), _GEN_12) @[src/main/scala/device/AXI4PLIC.scala 76:{25,53}]
    node pendingVec_lo_lo_lo_lo = cat(pending_0_1, pending_0_0) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_lo_lo_hi = cat(pending_0_3, pending_0_2) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_lo_lo = cat(pendingVec_lo_lo_lo_hi, pendingVec_lo_lo_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_lo_hi_lo = cat(pending_0_5, pending_0_4) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_lo_hi_hi = cat(pending_0_7, pending_0_6) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_lo_hi = cat(pendingVec_lo_lo_hi_hi, pendingVec_lo_lo_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_lo = cat(pendingVec_lo_lo_hi, pendingVec_lo_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi_lo_lo = cat(pending_0_9, pending_0_8) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi_lo_hi = cat(pending_0_11, pending_0_10) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi_lo = cat(pendingVec_lo_hi_lo_hi, pendingVec_lo_hi_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi_hi_lo = cat(pending_0_13, pending_0_12) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi_hi_hi = cat(pending_0_15, pending_0_14) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi_hi = cat(pendingVec_lo_hi_hi_hi, pendingVec_lo_hi_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo_hi = cat(pendingVec_lo_hi_hi, pendingVec_lo_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_lo = cat(pendingVec_lo_hi, pendingVec_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo_lo_lo = cat(pending_0_17, pending_0_16) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo_lo_hi = cat(pending_0_19, pending_0_18) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo_lo = cat(pendingVec_hi_lo_lo_hi, pendingVec_hi_lo_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo_hi_lo = cat(pending_0_21, pending_0_20) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo_hi_hi = cat(pending_0_23, pending_0_22) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo_hi = cat(pendingVec_hi_lo_hi_hi, pendingVec_hi_lo_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_lo = cat(pendingVec_hi_lo_hi, pendingVec_hi_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi_lo_lo = cat(pending_0_25, pending_0_24) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi_lo_hi = cat(pending_0_27, pending_0_26) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi_lo = cat(pendingVec_hi_hi_lo_hi, pendingVec_hi_hi_lo_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi_hi_lo = cat(pending_0_29, pending_0_28) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi_hi_hi = cat(pending_0_31, pending_0_30) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi_hi = cat(pendingVec_hi_hi_hi_hi, pendingVec_hi_hi_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi_hi = cat(pendingVec_hi_hi_hi, pendingVec_hi_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec_hi = cat(pendingVec_hi_hi, pendingVec_hi_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node pendingVec = cat(pendingVec_hi, pendingVec_lo) @[src/main/scala/device/AXI4PLIC.scala 79:44]
    node takenVec = and(pendingVec, enable_0_0) @[src/main/scala/device/AXI4PLIC.scala 81:31]
    node _claimCompletion_0_T = eq(takenVec, UInt<1>("h0")) @[src/main/scala/device/AXI4PLIC.scala 82:23]
    node _claimCompletion_0_T_1 = bits(takenVec, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_2 = bits(takenVec, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_3 = bits(takenVec, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_4 = bits(takenVec, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_5 = bits(takenVec, 4, 4) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_6 = bits(takenVec, 5, 5) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_7 = bits(takenVec, 6, 6) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_8 = bits(takenVec, 7, 7) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_9 = bits(takenVec, 8, 8) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_10 = bits(takenVec, 9, 9) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_11 = bits(takenVec, 10, 10) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_12 = bits(takenVec, 11, 11) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_13 = bits(takenVec, 12, 12) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_14 = bits(takenVec, 13, 13) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_15 = bits(takenVec, 14, 14) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_16 = bits(takenVec, 15, 15) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_17 = bits(takenVec, 16, 16) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_18 = bits(takenVec, 17, 17) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_19 = bits(takenVec, 18, 18) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_20 = bits(takenVec, 19, 19) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_21 = bits(takenVec, 20, 20) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_22 = bits(takenVec, 21, 21) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_23 = bits(takenVec, 22, 22) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_24 = bits(takenVec, 23, 23) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_25 = bits(takenVec, 24, 24) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_26 = bits(takenVec, 25, 25) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_27 = bits(takenVec, 26, 26) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_28 = bits(takenVec, 27, 27) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_29 = bits(takenVec, 28, 28) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_30 = bits(takenVec, 29, 29) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    node _claimCompletion_0_T_31 = bits(takenVec, 30, 30) @[src/main/scala/chisel3/util/OneHot.scala 48:45]
    skip
    node _claimCompletion_0_T_33 = mux(_claimCompletion_0_T_31, UInt<5>("h1e"), UInt<5>("h1f")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_34 = mux(_claimCompletion_0_T_30, UInt<5>("h1d"), _claimCompletion_0_T_33) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_35 = mux(_claimCompletion_0_T_29, UInt<5>("h1c"), _claimCompletion_0_T_34) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_36 = mux(_claimCompletion_0_T_28, UInt<5>("h1b"), _claimCompletion_0_T_35) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_37 = mux(_claimCompletion_0_T_27, UInt<5>("h1a"), _claimCompletion_0_T_36) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_38 = mux(_claimCompletion_0_T_26, UInt<5>("h19"), _claimCompletion_0_T_37) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_39 = mux(_claimCompletion_0_T_25, UInt<5>("h18"), _claimCompletion_0_T_38) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_40 = mux(_claimCompletion_0_T_24, UInt<5>("h17"), _claimCompletion_0_T_39) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_41 = mux(_claimCompletion_0_T_23, UInt<5>("h16"), _claimCompletion_0_T_40) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_42 = mux(_claimCompletion_0_T_22, UInt<5>("h15"), _claimCompletion_0_T_41) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_43 = mux(_claimCompletion_0_T_21, UInt<5>("h14"), _claimCompletion_0_T_42) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_44 = mux(_claimCompletion_0_T_20, UInt<5>("h13"), _claimCompletion_0_T_43) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_45 = mux(_claimCompletion_0_T_19, UInt<5>("h12"), _claimCompletion_0_T_44) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_46 = mux(_claimCompletion_0_T_18, UInt<5>("h11"), _claimCompletion_0_T_45) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_47 = mux(_claimCompletion_0_T_17, UInt<5>("h10"), _claimCompletion_0_T_46) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_48 = mux(_claimCompletion_0_T_16, UInt<4>("hf"), _claimCompletion_0_T_47) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_49 = mux(_claimCompletion_0_T_15, UInt<4>("he"), _claimCompletion_0_T_48) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_50 = mux(_claimCompletion_0_T_14, UInt<4>("hd"), _claimCompletion_0_T_49) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_51 = mux(_claimCompletion_0_T_13, UInt<4>("hc"), _claimCompletion_0_T_50) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_52 = mux(_claimCompletion_0_T_12, UInt<4>("hb"), _claimCompletion_0_T_51) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_53 = mux(_claimCompletion_0_T_11, UInt<4>("ha"), _claimCompletion_0_T_52) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_54 = mux(_claimCompletion_0_T_10, UInt<4>("h9"), _claimCompletion_0_T_53) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_55 = mux(_claimCompletion_0_T_9, UInt<4>("h8"), _claimCompletion_0_T_54) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_56 = mux(_claimCompletion_0_T_8, UInt<3>("h7"), _claimCompletion_0_T_55) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_57 = mux(_claimCompletion_0_T_7, UInt<3>("h6"), _claimCompletion_0_T_56) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_58 = mux(_claimCompletion_0_T_6, UInt<3>("h5"), _claimCompletion_0_T_57) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_59 = mux(_claimCompletion_0_T_5, UInt<3>("h4"), _claimCompletion_0_T_58) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_60 = mux(_claimCompletion_0_T_4, UInt<2>("h3"), _claimCompletion_0_T_59) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_61 = mux(_claimCompletion_0_T_3, UInt<2>("h2"), _claimCompletion_0_T_60) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_62 = mux(_claimCompletion_0_T_2, UInt<1>("h1"), _claimCompletion_0_T_61) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_63 = mux(_claimCompletion_0_T_1, UInt<1>("h0"), _claimCompletion_0_T_62) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _claimCompletion_0_T_64 = mux(_claimCompletion_0_T, UInt<1>("h0"), _claimCompletion_0_T_63) @[src/main/scala/device/AXI4PLIC.scala 82:13]
    node _T_7 = bits(raddr, 25, 0) @[src/main/scala/device/AXI4PLIC.scala 35:35]
    node waddr = io__in_aw_bits_addr @[src/main/scala/device/AXI4Slave.scala 77:19 89:13]
    node _T_8 = bits(waddr, 25, 0) @[src/main/scala/device/AXI4PLIC.scala 35:35]
    node _T_9 = and(io__in_w_ready, io__in_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_10 = bits(io__in_w_bits_data, 31, 0) @[src/main/scala/device/AXI4PLIC.scala 89:48]
    node _T_11 = bits(waddr, 2, 0) @[src/main/scala/device/AXI4PLIC.scala 90:39]
    node _T_12 = dshr(io__in_w_bits_strb, _T_11) @[src/main/scala/device/AXI4PLIC.scala 90:31]
    node _T_13 = bits(_T_12, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_14 = bits(_T_12, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_15 = bits(_T_12, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_16 = bits(_T_12, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_17 = bits(_T_12, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_18 = bits(_T_12, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_19 = bits(_T_12, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_20 = bits(_T_12, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_21 = bits(_T_13, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_22 = mux(_T_21, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_23 = bits(_T_14, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_24 = mux(_T_23, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_25 = bits(_T_15, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_26 = mux(_T_25, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_27 = bits(_T_16, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_28 = mux(_T_27, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_29 = bits(_T_17, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_30 = mux(_T_29, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_31 = bits(_T_18, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_32 = mux(_T_31, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_33 = bits(_T_19, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_34 = mux(_T_33, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_35 = bits(_T_20, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_36 = mux(_T_35, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node lo_lo_1 = cat(_T_24, _T_22) @[src/main/scala/utils/BitUtils.scala 27:26]
    node lo_hi_1 = cat(_T_28, _T_26) @[src/main/scala/utils/BitUtils.scala 27:26]
    node lo_1 = cat(lo_hi_1, lo_lo_1) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi_lo_1 = cat(_T_32, _T_30) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi_hi_1 = cat(_T_36, _T_34) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi_1 = cat(hi_hi_1, hi_lo_1) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _T_37 = cat(hi_1, lo_1) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _T_38 = bits(_T_37, 31, 0) @[src/main/scala/device/AXI4PLIC.scala 90:45]
    node _rdata_T = eq(UInt<13>("h1000"), _T_7) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_1 = eq(UInt<14>("h2000"), _T_7) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_2 = eq(UInt<22>("h200004"), _T_7) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_3 = eq(UInt<3>("h4"), _T_7) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_4 = eq(UInt<22>("h200000"), _T_7) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_5 = mux(_rdata_T, _T, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_6 = mux(_rdata_T_1, enable_0_0, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_7 = mux(_rdata_T_2, claimCompletion_0, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_8 = mux(_rdata_T_3, priority_0, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_9 = mux(_rdata_T_4, threshold_0, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_10 = or(_rdata_T_5, _rdata_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_11 = or(_rdata_T_10, _rdata_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_12 = or(_rdata_T_11, _rdata_T_8) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_13 = or(_rdata_T_12, _rdata_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_39 = eq(_T_8, UInt<14>("h2000")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_40 = and(_T_9, _T_39) @[src/main/scala/utils/RegMap.scala 32:32]
    node _enable_0_0_T = and(_T_10, _T_38) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _enable_0_0_T_1 = not(_T_38) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _enable_0_0_T_2 = and(enable_0_0, _enable_0_0_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _enable_0_0_T_3 = or(_enable_0_0_T, _enable_0_0_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_14 = mux(_T_40, _enable_0_0_T_3, enable_0_0) @[src/main/scala/utils/RegMap.scala 32:{48,52} src/main/scala/device/AXI4PLIC.scala 48:64]
    node _T_41 = eq(_T_8, UInt<22>("h200004")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_42 = and(_T_9, _T_41) @[src/main/scala/utils/RegMap.scala 32:32]
    node _claimCompletion_0_T_65 = and(_T_10, _T_38) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _claimCompletion_0_T_66 = not(_T_38) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _claimCompletion_0_T_67 = and(claimCompletion_0, _claimCompletion_0_T_66) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _claimCompletion_0_T_68 = or(_claimCompletion_0_T_65, _claimCompletion_0_T_67) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _claimCompletion_0_T_69 = bits(_claimCompletion_0_T_68, 31, 0) @[src/main/scala/device/AXI4PLIC.scala 60:19]
    node _claimCompletion_0_T_70 = bits(_claimCompletion_0_T_69, 0, 0)
    node _inHandle_claimCompletion_0_T_70 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 60:{27,27}]
    skip
    node _GEN_16 = mux(eq(UInt<1>("h1"), _claimCompletion_0_T_70), _inHandle_claimCompletion_0_T_70, _GEN_11) @[src/main/scala/device/AXI4PLIC.scala 60:{27,27}]
    skip
    node _GEN_18 = mux(_T_42, _GEN_16, _GEN_11) @[src/main/scala/utils/RegMap.scala 32:48]
    node _GEN_19 = mux(_T_42, UInt<1>("h0"), _claimCompletion_0_T_64) @[src/main/scala/utils/RegMap.scala 32:{48,52} src/main/scala/device/AXI4PLIC.scala 82:7]
    node _T_43 = eq(_T_8, UInt<3>("h4")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_44 = and(_T_9, _T_43) @[src/main/scala/utils/RegMap.scala 32:32]
    node _priority_0_T = and(_T_10, _T_38) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _priority_0_T_1 = not(_T_38) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _priority_0_T_2 = and(priority_0, _priority_0_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _priority_0_T_3 = or(_priority_0_T, _priority_0_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_20 = mux(_T_44, _priority_0_T_3, priority_0) @[src/main/scala/utils/RegMap.scala 32:{48,52} src/main/scala/device/AXI4PLIC.scala 37:39]
    node _T_45 = eq(_T_8, UInt<22>("h200000")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_46 = and(_T_9, _T_45) @[src/main/scala/utils/RegMap.scala 32:32]
    node _threshold_0_T = and(_T_10, _T_38) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _threshold_0_T_1 = not(_T_38) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _threshold_0_T_2 = and(threshold_0, _threshold_0_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _threshold_0_T_3 = or(_threshold_0_T, _threshold_0_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_21 = mux(_T_46, _threshold_0_T_3, threshold_0) @[src/main/scala/utils/RegMap.scala 32:{48,52} src/main/scala/device/AXI4PLIC.scala 53:40]
    node _rdata_WIRE = _rdata_T_13 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node rdata = _rdata_WIRE @[src/main/scala/device/AXI4PLIC.scala 87:19 src/main/scala/utils/RegMap.scala 30:11]
    node _io_in_r_bits_data_T = cat(rdata, rdata) @[src/main/scala/device/AXI4PLIC.scala 93:25]
    node _io_extra_meip_0_T = neq(claimCompletion_0, UInt<1>("h0")) @[src/main/scala/device/AXI4PLIC.scala 95:87]
    node _pending_WIRE_0 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_1 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_2 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_3 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_4 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_5 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_6 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_7 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_8 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_9 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_10 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_11 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_12 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_13 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_14 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_15 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_16 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_17 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_18 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_19 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_20 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_21 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_22 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_23 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_24 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_25 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_26 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_27 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_28 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_29 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_30 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    node _pending_WIRE_31 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 43:{59,59}]
    skip
    node _inHandle_WIRE_1 = UInt<1>("h0") @[src/main/scala/device/AXI4PLIC.scala 58:{38,38}]
    io__in_aw_ready <= _io_in_aw_ready_T @[src/main/scala/device/AXI4Slave.scala 94:15]
    io__in_w_ready <= _io_in_w_ready_T @[src/main/scala/device/AXI4Slave.scala 95:15]
    io__in_b_valid <= io_in_b_valid_r @[src/main/scala/device/AXI4Slave.scala 97:14]
    skip
    io__in_ar_ready <= _io_in_ar_ready_T_1 @[src/main/scala/device/AXI4Slave.scala 71:15]
    io__in_r_valid <= io_in_r_valid_r @[src/main/scala/device/AXI4Slave.scala 74:14]
    skip
    io__in_r_bits_data <= _io_in_r_bits_data_T @[src/main/scala/device/AXI4PLIC.scala 93:18]
    io__extra_meip_0 <= _io_extra_meip_0_T @[src/main/scala/device/AXI4PLIC.scala 95:62]
    io_extra_meip_0 <= io__extra_meip_0
    r_busy <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    ren_REG <= mux(reset, UInt<1>("h0"), _ren_T) @[src/main/scala/device/AXI4Slave.scala 73:{17,17,17}]
    io_in_r_valid_r <= mux(reset, UInt<1>("h0"), _GEN_3) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    w_busy <= mux(reset, UInt<1>("h0"), _GEN_5) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    io_in_b_valid_r <= mux(reset, UInt<1>("h0"), _GEN_7) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    priority_0 <= _GEN_20
    pending_0_0 <= mux(reset, _pending_WIRE_0, pending_0_0) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_1 <= mux(reset, _pending_WIRE_1, _GEN_13) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46}]
    pending_0_2 <= mux(reset, _pending_WIRE_2, pending_0_2) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_3 <= mux(reset, _pending_WIRE_3, pending_0_3) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_4 <= mux(reset, _pending_WIRE_4, pending_0_4) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_5 <= mux(reset, _pending_WIRE_5, pending_0_5) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_6 <= mux(reset, _pending_WIRE_6, pending_0_6) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_7 <= mux(reset, _pending_WIRE_7, pending_0_7) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_8 <= mux(reset, _pending_WIRE_8, pending_0_8) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_9 <= mux(reset, _pending_WIRE_9, pending_0_9) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_10 <= mux(reset, _pending_WIRE_10, pending_0_10) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_11 <= mux(reset, _pending_WIRE_11, pending_0_11) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_12 <= mux(reset, _pending_WIRE_12, pending_0_12) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_13 <= mux(reset, _pending_WIRE_13, pending_0_13) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_14 <= mux(reset, _pending_WIRE_14, pending_0_14) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_15 <= mux(reset, _pending_WIRE_15, pending_0_15) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_16 <= mux(reset, _pending_WIRE_16, pending_0_16) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_17 <= mux(reset, _pending_WIRE_17, pending_0_17) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_18 <= mux(reset, _pending_WIRE_18, pending_0_18) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_19 <= mux(reset, _pending_WIRE_19, pending_0_19) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_20 <= mux(reset, _pending_WIRE_20, pending_0_20) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_21 <= mux(reset, _pending_WIRE_21, pending_0_21) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_22 <= mux(reset, _pending_WIRE_22, pending_0_22) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_23 <= mux(reset, _pending_WIRE_23, pending_0_23) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_24 <= mux(reset, _pending_WIRE_24, pending_0_24) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_25 <= mux(reset, _pending_WIRE_25, pending_0_25) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_26 <= mux(reset, _pending_WIRE_26, pending_0_26) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_27 <= mux(reset, _pending_WIRE_27, pending_0_27) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_28 <= mux(reset, _pending_WIRE_28, pending_0_28) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_29 <= mux(reset, _pending_WIRE_29, pending_0_29) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_30 <= mux(reset, _pending_WIRE_30, pending_0_30) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    pending_0_31 <= mux(reset, _pending_WIRE_31, pending_0_31) @[src/main/scala/device/AXI4PLIC.scala 43:{46,46,46}]
    enable_0_0 <= mux(reset, UInt<32>("h0"), _GEN_14) @[src/main/scala/device/AXI4PLIC.scala 48:{64,64}]
    threshold_0 <= _GEN_21
    skip
    inHandle_1 <= mux(reset, _inHandle_WIRE_1, _GEN_18) @[src/main/scala/device/AXI4PLIC.scala 58:{25,25}]
    claimCompletion_0 <= pad(_GEN_19, 32)

  module NutShell :
    input clock : Clock
    input reset : UInt<1>
    input io_mem_aw_ready : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mem_aw_valid : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mem_aw_bits_addr : UInt<32> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mem_aw_bits_len : UInt<8> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mem_aw_bits_size : UInt<3> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mem_aw_bits_burst : UInt<2> @[src/main/scala/system/NutShell.scala 45:14]
    input io_mem_w_ready : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mem_w_valid : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mem_w_bits_data : UInt<64> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mem_w_bits_strb : UInt<8> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mem_w_bits_last : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mem_b_ready : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    input io_mem_b_valid : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    input io_mem_ar_ready : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mem_ar_valid : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mem_ar_bits_addr : UInt<32> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mem_ar_bits_len : UInt<8> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mem_ar_bits_size : UInt<3> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mem_ar_bits_burst : UInt<2> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mem_r_ready : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    input io_mem_r_valid : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    input io_mem_r_bits_data : UInt<64> @[src/main/scala/system/NutShell.scala 45:14]
    input io_mem_r_bits_last : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    input io_mmio_req_ready : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mmio_req_valid : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mmio_req_bits_addr : UInt<32> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mmio_req_bits_size : UInt<3> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mmio_req_bits_cmd : UInt<4> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mmio_req_bits_wmask : UInt<8> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mmio_req_bits_wdata : UInt<64> @[src/main/scala/system/NutShell.scala 45:14]
    output io_mmio_resp_ready : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    input io_mmio_resp_valid : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    input io_mmio_resp_bits_cmd : UInt<4> @[src/main/scala/system/NutShell.scala 45:14]
    input io_mmio_resp_bits_rdata : UInt<64> @[src/main/scala/system/NutShell.scala 45:14]
    output io_frontend_aw_ready : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    input io_frontend_aw_valid : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    input io_frontend_aw_bits_addr : UInt<32> @[src/main/scala/system/NutShell.scala 45:14]
    input io_frontend_aw_bits_len : UInt<8> @[src/main/scala/system/NutShell.scala 45:14]
    input io_frontend_aw_bits_size : UInt<3> @[src/main/scala/system/NutShell.scala 45:14]
    output io_frontend_w_ready : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    input io_frontend_w_valid : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    input io_frontend_w_bits_data : UInt<64> @[src/main/scala/system/NutShell.scala 45:14]
    input io_frontend_w_bits_strb : UInt<8> @[src/main/scala/system/NutShell.scala 45:14]
    input io_frontend_w_bits_last : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    input io_frontend_b_ready : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    output io_frontend_b_valid : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    output io_frontend_ar_ready : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    input io_frontend_ar_valid : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    input io_frontend_ar_bits_addr : UInt<32> @[src/main/scala/system/NutShell.scala 45:14]
    input io_frontend_ar_bits_len : UInt<8> @[src/main/scala/system/NutShell.scala 45:14]
    input io_frontend_ar_bits_size : UInt<3> @[src/main/scala/system/NutShell.scala 45:14]
    input io_frontend_r_ready : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    output io_frontend_r_valid : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    output io_frontend_r_bits_data : UInt<64> @[src/main/scala/system/NutShell.scala 45:14]
    input io_meip : UInt<1> @[src/main/scala/system/NutShell.scala 45:14]
    input _WIRE_4 : UInt<1>

    inst nutcore of NutCore @[src/main/scala/system/NutShell.scala 53:23]
    inst cohMg of CoherenceManager @[src/main/scala/system/NutShell.scala 54:21]
    inst xbar of SimpleBusCrossbarNto1 @[src/main/scala/system/NutShell.scala 55:20]
    inst axi2sb of AXI42SimpleBusConverter @[src/main/scala/system/NutShell.scala 61:22]
    skip
    inst mem_l2cacheIn_prefetcher of Prefetcher @[src/main/scala/system/NutShell.scala 73:30]
    inst mem_l2cacheOut_cache of Cache_2 @[src/main/scala/nutcore/mem/Cache.scala 668:35]
    inst memAddrMap of SimpleBusAddressMapper @[src/main/scala/system/NutShell.scala 93:26]
    inst io_mem_bridge of SimpleBus2AXI4Converter @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    inst mmioXbar of SimpleBusCrossbar1toN @[src/main/scala/system/NutShell.scala 106:24]
    inst clint of AXI4CLINT @[src/main/scala/system/NutShell.scala 113:21]
    inst clint_io_in_bridge of SimpleBus2AXI4Converter_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    inst plic of AXI4PLIC @[src/main/scala/system/NutShell.scala 120:20]
    inst plic_io_in_bridge of SimpleBus2AXI4Converter_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    reg plic_io_extra_intrVec_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), plic_io_extra_intrVec_REG) @[src/main/scala/system/NutShell.scala 122:47]
    reg plic_io_extra_intrVec_REG_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), plic_io_extra_intrVec_REG_1) @[src/main/scala/system/NutShell.scala 122:39]
    node io_extra_msip = clint.io_extra_msip
    node io_extra_mtip = clint.io_extra_mtip
    node _WIRE_0 = nutcore._WIRE_0
    node io_extra_meip_0 = plic.io_extra_meip_0
    node mem_l2cacheOut_mem_req_ready = memAddrMap.io_in_req_ready @[src/main/scala/system/NutShell.scala 71:26 94:20]
    node mem_l2cacheOut_mem_req_valid = mem_l2cacheOut_cache.io_out_mem_req_valid @[src/main/scala/system/NutShell.scala 71:26 81:16]
    node mem_l2cacheOut_mem_req_bits_addr = mem_l2cacheOut_cache.io_out_mem_req_bits_addr @[src/main/scala/system/NutShell.scala 71:26 81:16]
    node mem_l2cacheOut_mem_req_bits_size = mem_l2cacheOut_cache.io_out_mem_req_bits_size @[src/main/scala/system/NutShell.scala 71:26 81:16]
    node mem_l2cacheOut_mem_req_bits_cmd = mem_l2cacheOut_cache.io_out_mem_req_bits_cmd @[src/main/scala/system/NutShell.scala 71:26 81:16]
    node mem_l2cacheOut_mem_req_bits_wmask = mem_l2cacheOut_cache.io_out_mem_req_bits_wmask @[src/main/scala/system/NutShell.scala 71:26 81:16]
    node mem_l2cacheOut_mem_req_bits_wdata = mem_l2cacheOut_cache.io_out_mem_req_bits_wdata @[src/main/scala/system/NutShell.scala 71:26 81:16]
    node mem_l2cacheOut_mem_resp_ready = mem_l2cacheOut_cache.io_out_mem_resp_ready @[src/main/scala/system/NutShell.scala 71:26 81:16]
    node mem_l2cacheOut_mem_resp_valid = memAddrMap.io_in_resp_valid @[src/main/scala/system/NutShell.scala 71:26 94:20]
    node mem_l2cacheOut_mem_resp_bits_cmd = memAddrMap.io_in_resp_bits_cmd @[src/main/scala/system/NutShell.scala 71:26 94:20]
    node mem_l2cacheOut_mem_resp_bits_rdata = memAddrMap.io_in_resp_bits_rdata @[src/main/scala/system/NutShell.scala 71:26 94:20]
    skip
    node mem_l2cacheOut_coh_req_valid = UInt<1>("h0") @[src/main/scala/system/NutShell.scala 71:26 84:30]
    node mem_l2cacheOut_coh_req_bits_addr = validif(UInt<1>("h0"), UInt<32>("h0"))
    node mem_l2cacheOut_coh_req_bits_size = validif(UInt<1>("h0"), UInt<3>("h0"))
    node mem_l2cacheOut_coh_req_bits_cmd = validif(UInt<1>("h0"), UInt<4>("h0"))
    node mem_l2cacheOut_coh_req_bits_wmask = validif(UInt<1>("h0"), UInt<8>("h0"))
    node mem_l2cacheOut_coh_req_bits_wdata = validif(UInt<1>("h0"), UInt<64>("h0"))
    node mem_l2cacheOut_coh_resp_ready = UInt<1>("h1") @[src/main/scala/system/NutShell.scala 71:26 83:31]
    skip
    skip
    skip
    node mem_l2cacheIn_req_ready = mem_l2cacheOut_cache.io_in_req_ready @[src/main/scala/nutcore/mem/Cache.scala 674:17 src/main/scala/system/NutShell.scala 74:27]
    node mem_l2cacheIn_req_valid = mem_l2cacheIn_prefetcher.io_out_valid @[src/main/scala/system/NutShell.scala 74:27 76:21]
    node mem_l2cacheIn_req_bits_addr = mem_l2cacheIn_prefetcher.io_out_bits_addr @[src/main/scala/system/NutShell.scala 74:27 76:21]
    node mem_l2cacheIn_req_bits_size = mem_l2cacheIn_prefetcher.io_out_bits_size @[src/main/scala/system/NutShell.scala 74:27 76:21]
    node mem_l2cacheIn_req_bits_cmd = mem_l2cacheIn_prefetcher.io_out_bits_cmd @[src/main/scala/system/NutShell.scala 74:27 76:21]
    node mem_l2cacheIn_req_bits_wmask = mem_l2cacheIn_prefetcher.io_out_bits_wmask @[src/main/scala/system/NutShell.scala 74:27 76:21]
    node mem_l2cacheIn_req_bits_wdata = mem_l2cacheIn_prefetcher.io_out_bits_wdata @[src/main/scala/system/NutShell.scala 74:27 76:21]
    node mem_l2cacheIn_resp_ready = xbar.io_out_resp_ready @[src/main/scala/system/NutShell.scala 74:27 77:24]
    node mem_l2cacheIn_resp_valid = mem_l2cacheOut_cache.io_in_resp_valid @[src/main/scala/nutcore/mem/Cache.scala 674:17 src/main/scala/system/NutShell.scala 74:27]
    node mem_l2cacheIn_resp_bits_cmd = mem_l2cacheOut_cache.io_in_resp_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 674:17 src/main/scala/system/NutShell.scala 74:27]
    node mem_l2cacheIn_resp_bits_rdata = mem_l2cacheOut_cache.io_in_resp_bits_rdata @[src/main/scala/nutcore/mem/Cache.scala 674:17 src/main/scala/system/NutShell.scala 74:27]
    skip
    node _mem_l2cacheOut_WIRE_req_ready = UInt<1>("h0") @[src/main/scala/system/NutShell.scala 81:{60,60}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _mem_l2cacheOut_WIRE_resp_valid = UInt<1>("h0") @[src/main/scala/system/NutShell.scala 81:{60,60}]
    skip
    node _mem_l2cacheOut_WIRE_resp_bits_rdata = UInt<64>("h0") @[src/main/scala/system/NutShell.scala 81:{60,60}]
    io_mem_aw_valid <= io_mem_bridge.io_out_aw_valid @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_aw_bits_addr <= io_mem_bridge.io_out_aw_bits_addr @[src/main/scala/system/NutShell.scala 95:10]
    skip
    skip
    skip
    io_mem_aw_bits_len <= io_mem_bridge.io_out_aw_bits_len @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_aw_bits_size <= io_mem_bridge.io_out_aw_bits_size @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_aw_bits_burst <= io_mem_bridge.io_out_aw_bits_burst @[src/main/scala/system/NutShell.scala 95:10]
    skip
    skip
    skip
    io_mem_w_valid <= io_mem_bridge.io_out_w_valid @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_w_bits_data <= io_mem_bridge.io_out_w_bits_data @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_w_bits_strb <= io_mem_bridge.io_out_w_bits_strb @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_w_bits_last <= io_mem_bridge.io_out_w_bits_last @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_b_ready <= io_mem_bridge.io_out_b_ready @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_ar_valid <= io_mem_bridge.io_out_ar_valid @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_ar_bits_addr <= io_mem_bridge.io_out_ar_bits_addr @[src/main/scala/system/NutShell.scala 95:10]
    skip
    skip
    skip
    io_mem_ar_bits_len <= io_mem_bridge.io_out_ar_bits_len @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_ar_bits_size <= io_mem_bridge.io_out_ar_bits_size @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_ar_bits_burst <= io_mem_bridge.io_out_ar_bits_burst @[src/main/scala/system/NutShell.scala 95:10]
    skip
    skip
    skip
    io_mem_r_ready <= io_mem_bridge.io_out_r_ready @[src/main/scala/system/NutShell.scala 95:10]
    io_mmio_req_valid <= mmioXbar.io_out_2_req_valid @[src/main/scala/system/NutShell.scala 111:18]
    io_mmio_req_bits_addr <= mmioXbar.io_out_2_req_bits_addr @[src/main/scala/system/NutShell.scala 111:18]
    io_mmio_req_bits_size <= mmioXbar.io_out_2_req_bits_size @[src/main/scala/system/NutShell.scala 111:18]
    io_mmio_req_bits_cmd <= mmioXbar.io_out_2_req_bits_cmd @[src/main/scala/system/NutShell.scala 111:18]
    io_mmio_req_bits_wmask <= mmioXbar.io_out_2_req_bits_wmask @[src/main/scala/system/NutShell.scala 111:18]
    io_mmio_req_bits_wdata <= mmioXbar.io_out_2_req_bits_wdata @[src/main/scala/system/NutShell.scala 111:18]
    io_mmio_resp_ready <= mmioXbar.io_out_2_resp_ready @[src/main/scala/system/NutShell.scala 111:18]
    io_frontend_aw_ready <= axi2sb.io_in_aw_ready @[src/main/scala/system/NutShell.scala 62:16]
    io_frontend_w_ready <= axi2sb.io_in_w_ready @[src/main/scala/system/NutShell.scala 62:16]
    io_frontend_b_valid <= axi2sb.io_in_b_valid @[src/main/scala/system/NutShell.scala 62:16]
    skip
    skip
    skip
    io_frontend_ar_ready <= axi2sb.io_in_ar_ready @[src/main/scala/system/NutShell.scala 62:16]
    io_frontend_r_valid <= axi2sb.io_in_r_valid @[src/main/scala/system/NutShell.scala 62:16]
    skip
    io_frontend_r_bits_data <= axi2sb.io_in_r_bits_data @[src/main/scala/system/NutShell.scala 62:16]
    skip
    skip
    skip
    nutcore.clock <= clock
    nutcore.reset <= reset
    nutcore.io_imem_mem_req_ready <= cohMg.io_in_req_ready @[src/main/scala/system/NutShell.scala 56:15]
    nutcore.io_imem_mem_resp_valid <= cohMg.io_in_resp_valid @[src/main/scala/system/NutShell.scala 56:15]
    nutcore.io_imem_mem_resp_bits_cmd <= cohMg.io_in_resp_bits_cmd @[src/main/scala/system/NutShell.scala 56:15]
    nutcore.io_imem_mem_resp_bits_rdata <= cohMg.io_in_resp_bits_rdata @[src/main/scala/system/NutShell.scala 56:15]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    nutcore.io_dmem_mem_req_ready <= xbar.io_in_1_req_ready @[src/main/scala/system/NutShell.scala 59:17]
    nutcore.io_dmem_mem_resp_valid <= xbar.io_in_1_resp_valid @[src/main/scala/system/NutShell.scala 59:17]
    nutcore.io_dmem_mem_resp_bits_cmd <= xbar.io_in_1_resp_bits_cmd @[src/main/scala/system/NutShell.scala 59:17]
    nutcore.io_dmem_mem_resp_bits_rdata <= xbar.io_in_1_resp_bits_rdata @[src/main/scala/system/NutShell.scala 59:17]
    nutcore.io_dmem_coh_req_valid <= cohMg.io_out_coh_req_valid @[src/main/scala/system/NutShell.scala 57:23]
    nutcore.io_dmem_coh_req_bits_addr <= cohMg.io_out_coh_req_bits_addr @[src/main/scala/system/NutShell.scala 57:23]
    nutcore.io_dmem_coh_req_bits_size <= cohMg.io_out_coh_req_bits_size @[src/main/scala/system/NutShell.scala 57:23]
    nutcore.io_dmem_coh_req_bits_cmd <= cohMg.io_out_coh_req_bits_cmd @[src/main/scala/system/NutShell.scala 57:23]
    nutcore.io_dmem_coh_req_bits_wmask <= cohMg.io_out_coh_req_bits_wmask @[src/main/scala/system/NutShell.scala 57:23]
    nutcore.io_dmem_coh_req_bits_wdata <= cohMg.io_out_coh_req_bits_wdata @[src/main/scala/system/NutShell.scala 57:23]
    nutcore.io_dmem_coh_resp_ready <= cohMg.io_out_coh_resp_ready @[src/main/scala/system/NutShell.scala 57:23]
    nutcore.io_mmio_req_ready <= mmioXbar.io_in_req_ready @[src/main/scala/system/NutShell.scala 107:18]
    nutcore.io_mmio_resp_valid <= mmioXbar.io_in_resp_valid @[src/main/scala/system/NutShell.scala 107:18]
    nutcore.io_mmio_resp_bits_cmd <= mmioXbar.io_in_resp_bits_cmd @[src/main/scala/system/NutShell.scala 107:18]
    nutcore.io_mmio_resp_bits_rdata <= mmioXbar.io_in_resp_bits_rdata @[src/main/scala/system/NutShell.scala 107:18]
    nutcore.io_frontend_req_valid <= axi2sb.io_out_req_valid @[src/main/scala/system/NutShell.scala 63:23]
    nutcore.io_frontend_req_bits_addr <= axi2sb.io_out_req_bits_addr @[src/main/scala/system/NutShell.scala 63:23]
    nutcore.io_frontend_req_bits_size <= axi2sb.io_out_req_bits_size @[src/main/scala/system/NutShell.scala 63:23]
    nutcore.io_frontend_req_bits_cmd <= axi2sb.io_out_req_bits_cmd @[src/main/scala/system/NutShell.scala 63:23]
    nutcore.io_frontend_req_bits_wmask <= axi2sb.io_out_req_bits_wmask @[src/main/scala/system/NutShell.scala 63:23]
    nutcore.io_frontend_req_bits_wdata <= axi2sb.io_out_req_bits_wdata @[src/main/scala/system/NutShell.scala 63:23]
    nutcore.io_frontend_resp_ready <= axi2sb.io_out_resp_ready @[src/main/scala/system/NutShell.scala 63:23]
    nutcore.io_extra_meip_0 <= io_extra_meip_0
    nutcore.DISPLAY_ENABLE <= _WIRE_4
    nutcore.io_extra_mtip <= io_extra_mtip
    nutcore.io_extra_msip <= io_extra_msip
    cohMg.clock <= clock
    cohMg.reset <= reset
    cohMg.io_in_req_valid <= nutcore.io_imem_mem_req_valid @[src/main/scala/system/NutShell.scala 56:15]
    cohMg.io_in_req_bits_addr <= nutcore.io_imem_mem_req_bits_addr @[src/main/scala/system/NutShell.scala 56:15]
    cohMg.io_in_req_bits_size <= nutcore.io_imem_mem_req_bits_size @[src/main/scala/system/NutShell.scala 56:15]
    cohMg.io_in_req_bits_cmd <= nutcore.io_imem_mem_req_bits_cmd @[src/main/scala/system/NutShell.scala 56:15]
    cohMg.io_in_req_bits_wmask <= nutcore.io_imem_mem_req_bits_wmask @[src/main/scala/system/NutShell.scala 56:15]
    cohMg.io_in_req_bits_wdata <= nutcore.io_imem_mem_req_bits_wdata @[src/main/scala/system/NutShell.scala 56:15]
    cohMg.io_in_resp_ready <= nutcore.io_imem_mem_resp_ready @[src/main/scala/system/NutShell.scala 56:15]
    cohMg.io_out_mem_req_ready <= xbar.io_in_0_req_ready @[src/main/scala/system/NutShell.scala 58:17]
    cohMg.io_out_mem_resp_valid <= xbar.io_in_0_resp_valid @[src/main/scala/system/NutShell.scala 58:17]
    cohMg.io_out_mem_resp_bits_cmd <= xbar.io_in_0_resp_bits_cmd @[src/main/scala/system/NutShell.scala 58:17]
    cohMg.io_out_mem_resp_bits_rdata <= xbar.io_in_0_resp_bits_rdata @[src/main/scala/system/NutShell.scala 58:17]
    cohMg.io_out_coh_req_ready <= nutcore.io_dmem_coh_req_ready @[src/main/scala/system/NutShell.scala 57:23]
    cohMg.io_out_coh_resp_valid <= nutcore.io_dmem_coh_resp_valid @[src/main/scala/system/NutShell.scala 57:23]
    cohMg.io_out_coh_resp_bits_cmd <= nutcore.io_dmem_coh_resp_bits_cmd @[src/main/scala/system/NutShell.scala 57:23]
    cohMg.io_out_coh_resp_bits_rdata <= nutcore.io_dmem_coh_resp_bits_rdata @[src/main/scala/system/NutShell.scala 57:23]
    xbar.clock <= clock
    xbar.reset <= reset
    xbar.io_in_0_req_valid <= cohMg.io_out_mem_req_valid @[src/main/scala/system/NutShell.scala 58:17]
    xbar.io_in_0_req_bits_addr <= cohMg.io_out_mem_req_bits_addr @[src/main/scala/system/NutShell.scala 58:17]
    xbar.io_in_0_req_bits_size <= cohMg.io_out_mem_req_bits_size @[src/main/scala/system/NutShell.scala 58:17]
    xbar.io_in_0_req_bits_cmd <= cohMg.io_out_mem_req_bits_cmd @[src/main/scala/system/NutShell.scala 58:17]
    xbar.io_in_0_req_bits_wmask <= cohMg.io_out_mem_req_bits_wmask @[src/main/scala/system/NutShell.scala 58:17]
    xbar.io_in_0_req_bits_wdata <= cohMg.io_out_mem_req_bits_wdata @[src/main/scala/system/NutShell.scala 58:17]
    xbar.io_in_0_resp_ready <= cohMg.io_out_mem_resp_ready @[src/main/scala/system/NutShell.scala 58:17]
    xbar.io_in_1_req_valid <= nutcore.io_dmem_mem_req_valid @[src/main/scala/system/NutShell.scala 59:17]
    xbar.io_in_1_req_bits_addr <= nutcore.io_dmem_mem_req_bits_addr @[src/main/scala/system/NutShell.scala 59:17]
    xbar.io_in_1_req_bits_size <= nutcore.io_dmem_mem_req_bits_size @[src/main/scala/system/NutShell.scala 59:17]
    xbar.io_in_1_req_bits_cmd <= nutcore.io_dmem_mem_req_bits_cmd @[src/main/scala/system/NutShell.scala 59:17]
    xbar.io_in_1_req_bits_wmask <= nutcore.io_dmem_mem_req_bits_wmask @[src/main/scala/system/NutShell.scala 59:17]
    xbar.io_in_1_req_bits_wdata <= nutcore.io_dmem_mem_req_bits_wdata @[src/main/scala/system/NutShell.scala 59:17]
    xbar.io_in_1_resp_ready <= nutcore.io_dmem_mem_resp_ready @[src/main/scala/system/NutShell.scala 59:17]
    xbar.io_out_req_ready <= mem_l2cacheIn_prefetcher.io_in_ready @[src/main/scala/system/NutShell.scala 75:24]
    xbar.io_out_resp_valid <= mem_l2cacheIn_resp_valid @[src/main/scala/system/NutShell.scala 77:24]
    xbar.io_out_resp_bits_cmd <= mem_l2cacheIn_resp_bits_cmd @[src/main/scala/system/NutShell.scala 77:24]
    xbar.io_out_resp_bits_rdata <= mem_l2cacheIn_resp_bits_rdata @[src/main/scala/system/NutShell.scala 77:24]
    axi2sb.clock <= clock
    axi2sb.reset <= reset
    axi2sb.io_in_aw_valid <= io_frontend_aw_valid @[src/main/scala/system/NutShell.scala 62:16]
    axi2sb.io_in_aw_bits_addr <= io_frontend_aw_bits_addr @[src/main/scala/system/NutShell.scala 62:16]
    skip
    skip
    skip
    axi2sb.io_in_aw_bits_len <= io_frontend_aw_bits_len @[src/main/scala/system/NutShell.scala 62:16]
    axi2sb.io_in_aw_bits_size <= io_frontend_aw_bits_size @[src/main/scala/system/NutShell.scala 62:16]
    skip
    skip
    skip
    skip
    axi2sb.io_in_w_valid <= io_frontend_w_valid @[src/main/scala/system/NutShell.scala 62:16]
    axi2sb.io_in_w_bits_data <= io_frontend_w_bits_data @[src/main/scala/system/NutShell.scala 62:16]
    axi2sb.io_in_w_bits_strb <= io_frontend_w_bits_strb @[src/main/scala/system/NutShell.scala 62:16]
    axi2sb.io_in_w_bits_last <= io_frontend_w_bits_last @[src/main/scala/system/NutShell.scala 62:16]
    axi2sb.io_in_b_ready <= io_frontend_b_ready @[src/main/scala/system/NutShell.scala 62:16]
    axi2sb.io_in_ar_valid <= io_frontend_ar_valid @[src/main/scala/system/NutShell.scala 62:16]
    axi2sb.io_in_ar_bits_addr <= io_frontend_ar_bits_addr @[src/main/scala/system/NutShell.scala 62:16]
    skip
    skip
    skip
    axi2sb.io_in_ar_bits_len <= io_frontend_ar_bits_len @[src/main/scala/system/NutShell.scala 62:16]
    axi2sb.io_in_ar_bits_size <= io_frontend_ar_bits_size @[src/main/scala/system/NutShell.scala 62:16]
    skip
    skip
    skip
    skip
    axi2sb.io_in_r_ready <= io_frontend_r_ready @[src/main/scala/system/NutShell.scala 62:16]
    axi2sb.io_out_req_ready <= nutcore.io_frontend_req_ready @[src/main/scala/system/NutShell.scala 63:23]
    axi2sb.io_out_resp_valid <= nutcore.io_frontend_resp_valid @[src/main/scala/system/NutShell.scala 63:23]
    axi2sb.io_out_resp_bits_cmd <= nutcore.io_frontend_resp_bits_cmd @[src/main/scala/system/NutShell.scala 63:23]
    axi2sb.io_out_resp_bits_rdata <= nutcore.io_frontend_resp_bits_rdata @[src/main/scala/system/NutShell.scala 63:23]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    mem_l2cacheIn_prefetcher.clock <= clock
    mem_l2cacheIn_prefetcher.reset <= reset
    mem_l2cacheIn_prefetcher.io_in_valid <= xbar.io_out_req_valid @[src/main/scala/system/NutShell.scala 75:24]
    mem_l2cacheIn_prefetcher.io_in_bits_addr <= xbar.io_out_req_bits_addr @[src/main/scala/system/NutShell.scala 75:24]
    mem_l2cacheIn_prefetcher.io_in_bits_size <= xbar.io_out_req_bits_size @[src/main/scala/system/NutShell.scala 75:24]
    mem_l2cacheIn_prefetcher.io_in_bits_cmd <= xbar.io_out_req_bits_cmd @[src/main/scala/system/NutShell.scala 75:24]
    mem_l2cacheIn_prefetcher.io_in_bits_wmask <= xbar.io_out_req_bits_wmask @[src/main/scala/system/NutShell.scala 75:24]
    mem_l2cacheIn_prefetcher.io_in_bits_wdata <= xbar.io_out_req_bits_wdata @[src/main/scala/system/NutShell.scala 75:24]
    mem_l2cacheIn_prefetcher.io_out_ready <= mem_l2cacheIn_req_ready @[src/main/scala/system/NutShell.scala 76:21]
    mem_l2cacheIn_prefetcher.DISPLAY_ENABLE <= _WIRE_4
    mem_l2cacheOut_cache.clock <= clock
    mem_l2cacheOut_cache.reset <= reset
    mem_l2cacheOut_cache.io_in_req_valid <= mem_l2cacheIn_req_valid @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    mem_l2cacheOut_cache.io_in_req_bits_addr <= mem_l2cacheIn_req_bits_addr @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    mem_l2cacheOut_cache.io_in_req_bits_size <= mem_l2cacheIn_req_bits_size @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    mem_l2cacheOut_cache.io_in_req_bits_cmd <= mem_l2cacheIn_req_bits_cmd @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    mem_l2cacheOut_cache.io_in_req_bits_wmask <= mem_l2cacheIn_req_bits_wmask @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    mem_l2cacheOut_cache.io_in_req_bits_wdata <= mem_l2cacheIn_req_bits_wdata @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    mem_l2cacheOut_cache.io_in_resp_ready <= mem_l2cacheIn_resp_ready @[src/main/scala/nutcore/mem/Cache.scala 674:17]
    mem_l2cacheOut_cache.io_flush <= UInt<2>("h0") @[src/main/scala/nutcore/mem/Cache.scala 673:20]
    mem_l2cacheOut_cache.io_out_mem_req_ready <= mem_l2cacheOut_mem_req_ready @[src/main/scala/system/NutShell.scala 81:16]
    mem_l2cacheOut_cache.io_out_mem_resp_valid <= mem_l2cacheOut_mem_resp_valid @[src/main/scala/system/NutShell.scala 81:16]
    mem_l2cacheOut_cache.io_out_mem_resp_bits_cmd <= mem_l2cacheOut_mem_resp_bits_cmd @[src/main/scala/system/NutShell.scala 81:16]
    mem_l2cacheOut_cache.io_out_mem_resp_bits_rdata <= mem_l2cacheOut_mem_resp_bits_rdata @[src/main/scala/system/NutShell.scala 81:16]
    mem_l2cacheOut_cache.io_out_coh_req_valid <= mem_l2cacheOut_coh_req_valid @[src/main/scala/system/NutShell.scala 81:16]
    mem_l2cacheOut_cache.io_out_coh_req_bits_addr <= mem_l2cacheOut_coh_req_bits_addr @[src/main/scala/system/NutShell.scala 81:16]
    mem_l2cacheOut_cache.io_out_coh_req_bits_size <= mem_l2cacheOut_coh_req_bits_size @[src/main/scala/system/NutShell.scala 81:16]
    mem_l2cacheOut_cache.io_out_coh_req_bits_cmd <= mem_l2cacheOut_coh_req_bits_cmd @[src/main/scala/system/NutShell.scala 81:16]
    mem_l2cacheOut_cache.io_out_coh_req_bits_wmask <= mem_l2cacheOut_coh_req_bits_wmask @[src/main/scala/system/NutShell.scala 81:16]
    mem_l2cacheOut_cache.io_out_coh_req_bits_wdata <= mem_l2cacheOut_coh_req_bits_wdata @[src/main/scala/system/NutShell.scala 81:16]
    mem_l2cacheOut_cache.io_out_coh_resp_ready <= mem_l2cacheOut_coh_resp_ready @[src/main/scala/system/NutShell.scala 81:16]
    mem_l2cacheOut_cache.io_mmio_req_ready <= _mem_l2cacheOut_WIRE_req_ready @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    mem_l2cacheOut_cache.io_mmio_resp_valid <= _mem_l2cacheOut_WIRE_resp_valid @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    skip
    mem_l2cacheOut_cache.io_mmio_resp_bits_rdata <= _mem_l2cacheOut_WIRE_resp_bits_rdata @[src/main/scala/nutcore/mem/Cache.scala 675:13]
    mem_l2cacheOut_cache.DISPLAY_ENABLE <= _WIRE_4
    skip
    skip
    memAddrMap.io_in_req_valid <= mem_l2cacheOut_mem_req_valid @[src/main/scala/system/NutShell.scala 94:20]
    memAddrMap.io_in_req_bits_addr <= mem_l2cacheOut_mem_req_bits_addr @[src/main/scala/system/NutShell.scala 94:20]
    memAddrMap.io_in_req_bits_size <= mem_l2cacheOut_mem_req_bits_size @[src/main/scala/system/NutShell.scala 94:20]
    memAddrMap.io_in_req_bits_cmd <= mem_l2cacheOut_mem_req_bits_cmd @[src/main/scala/system/NutShell.scala 94:20]
    memAddrMap.io_in_req_bits_wmask <= mem_l2cacheOut_mem_req_bits_wmask @[src/main/scala/system/NutShell.scala 94:20]
    memAddrMap.io_in_req_bits_wdata <= mem_l2cacheOut_mem_req_bits_wdata @[src/main/scala/system/NutShell.scala 94:20]
    memAddrMap.io_in_resp_ready <= mem_l2cacheOut_mem_resp_ready @[src/main/scala/system/NutShell.scala 94:20]
    memAddrMap.io_out_req_ready <= io_mem_bridge.io_in_req_ready @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    memAddrMap.io_out_resp_valid <= io_mem_bridge.io_in_resp_valid @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    memAddrMap.io_out_resp_bits_cmd <= io_mem_bridge.io_in_resp_bits_cmd @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    memAddrMap.io_out_resp_bits_rdata <= io_mem_bridge.io_in_resp_bits_rdata @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    io_mem_bridge.clock <= clock
    io_mem_bridge.reset <= reset
    io_mem_bridge.io_in_req_valid <= memAddrMap.io_out_req_valid @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    io_mem_bridge.io_in_req_bits_addr <= memAddrMap.io_out_req_bits_addr @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    io_mem_bridge.io_in_req_bits_size <= memAddrMap.io_out_req_bits_size @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    io_mem_bridge.io_in_req_bits_cmd <= memAddrMap.io_out_req_bits_cmd @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    io_mem_bridge.io_in_req_bits_wmask <= memAddrMap.io_out_req_bits_wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    io_mem_bridge.io_in_req_bits_wdata <= memAddrMap.io_out_req_bits_wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    io_mem_bridge.io_in_resp_ready <= memAddrMap.io_out_resp_ready @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    io_mem_bridge.io_out_aw_ready <= io_mem_aw_ready @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_bridge.io_out_w_ready <= io_mem_w_ready @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_bridge.io_out_b_valid <= io_mem_b_valid @[src/main/scala/system/NutShell.scala 95:10]
    skip
    skip
    skip
    io_mem_bridge.io_out_ar_ready <= io_mem_ar_ready @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_bridge.io_out_r_valid <= io_mem_r_valid @[src/main/scala/system/NutShell.scala 95:10]
    skip
    io_mem_bridge.io_out_r_bits_data <= io_mem_r_bits_data @[src/main/scala/system/NutShell.scala 95:10]
    io_mem_bridge.io_out_r_bits_last <= io_mem_r_bits_last @[src/main/scala/system/NutShell.scala 95:10]
    skip
    skip
    mmioXbar.clock <= clock
    mmioXbar.reset <= reset
    mmioXbar.io_in_req_valid <= nutcore.io_mmio_req_valid @[src/main/scala/system/NutShell.scala 107:18]
    mmioXbar.io_in_req_bits_addr <= nutcore.io_mmio_req_bits_addr @[src/main/scala/system/NutShell.scala 107:18]
    mmioXbar.io_in_req_bits_size <= nutcore.io_mmio_req_bits_size @[src/main/scala/system/NutShell.scala 107:18]
    mmioXbar.io_in_req_bits_cmd <= nutcore.io_mmio_req_bits_cmd @[src/main/scala/system/NutShell.scala 107:18]
    mmioXbar.io_in_req_bits_wmask <= nutcore.io_mmio_req_bits_wmask @[src/main/scala/system/NutShell.scala 107:18]
    mmioXbar.io_in_req_bits_wdata <= nutcore.io_mmio_req_bits_wdata @[src/main/scala/system/NutShell.scala 107:18]
    mmioXbar.io_in_resp_ready <= nutcore.io_mmio_resp_ready @[src/main/scala/system/NutShell.scala 107:18]
    mmioXbar.io_out_0_req_ready <= clint_io_in_bridge.io_in_req_ready @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    mmioXbar.io_out_0_resp_valid <= clint_io_in_bridge.io_in_resp_valid @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    mmioXbar.io_out_0_resp_bits_cmd <= clint_io_in_bridge.io_in_resp_bits_cmd @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    mmioXbar.io_out_0_resp_bits_rdata <= clint_io_in_bridge.io_in_resp_bits_rdata @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    mmioXbar.io_out_1_req_ready <= plic_io_in_bridge.io_in_req_ready @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    mmioXbar.io_out_1_resp_valid <= plic_io_in_bridge.io_in_resp_valid @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    mmioXbar.io_out_1_resp_bits_cmd <= plic_io_in_bridge.io_in_resp_bits_cmd @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    mmioXbar.io_out_1_resp_bits_rdata <= plic_io_in_bridge.io_in_resp_bits_rdata @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    mmioXbar.io_out_2_req_ready <= io_mmio_req_ready @[src/main/scala/system/NutShell.scala 111:18]
    mmioXbar.io_out_2_resp_valid <= io_mmio_resp_valid @[src/main/scala/system/NutShell.scala 111:18]
    mmioXbar.io_out_2_resp_bits_cmd <= io_mmio_resp_bits_cmd @[src/main/scala/system/NutShell.scala 111:18]
    mmioXbar.io_out_2_resp_bits_rdata <= io_mmio_resp_bits_rdata @[src/main/scala/system/NutShell.scala 111:18]
    mmioXbar.DISPLAY_ENABLE <= _WIRE_4
    clint.clock <= clock
    clint.reset <= reset
    clint.io__in_aw_valid <= clint_io_in_bridge.io_out_aw_valid @[src/main/scala/system/NutShell.scala 114:15]
    clint.io__in_aw_bits_addr <= clint_io_in_bridge.io_out_aw_bits_addr @[src/main/scala/system/NutShell.scala 114:15]
    skip
    clint.io__in_w_valid <= clint_io_in_bridge.io_out_w_valid @[src/main/scala/system/NutShell.scala 114:15]
    clint.io__in_w_bits_data <= clint_io_in_bridge.io_out_w_bits_data @[src/main/scala/system/NutShell.scala 114:15]
    clint.io__in_w_bits_strb <= clint_io_in_bridge.io_out_w_bits_strb @[src/main/scala/system/NutShell.scala 114:15]
    clint.io__in_b_ready <= clint_io_in_bridge.io_out_b_ready @[src/main/scala/system/NutShell.scala 114:15]
    clint.io__in_ar_valid <= clint_io_in_bridge.io_out_ar_valid @[src/main/scala/system/NutShell.scala 114:15]
    clint.io__in_ar_bits_addr <= clint_io_in_bridge.io_out_ar_bits_addr @[src/main/scala/system/NutShell.scala 114:15]
    skip
    clint.io__in_r_ready <= clint_io_in_bridge.io_out_r_ready @[src/main/scala/system/NutShell.scala 114:15]
    clint.isWFI_0 <= _WIRE_0
    clint_io_in_bridge.clock <= clock
    clint_io_in_bridge.reset <= reset
    clint_io_in_bridge.io_in_req_valid <= mmioXbar.io_out_0_req_valid @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    clint_io_in_bridge.io_in_req_bits_addr <= mmioXbar.io_out_0_req_bits_addr @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    skip
    clint_io_in_bridge.io_in_req_bits_cmd <= mmioXbar.io_out_0_req_bits_cmd @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    clint_io_in_bridge.io_in_req_bits_wmask <= mmioXbar.io_out_0_req_bits_wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    clint_io_in_bridge.io_in_req_bits_wdata <= mmioXbar.io_out_0_req_bits_wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    clint_io_in_bridge.io_in_resp_ready <= mmioXbar.io_out_0_resp_ready @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    clint_io_in_bridge.io_out_aw_ready <= clint.io__in_aw_ready @[src/main/scala/system/NutShell.scala 114:15]
    clint_io_in_bridge.io_out_w_ready <= clint.io__in_w_ready @[src/main/scala/system/NutShell.scala 114:15]
    clint_io_in_bridge.io_out_b_valid <= clint.io__in_b_valid @[src/main/scala/system/NutShell.scala 114:15]
    skip
    clint_io_in_bridge.io_out_ar_ready <= clint.io__in_ar_ready @[src/main/scala/system/NutShell.scala 114:15]
    clint_io_in_bridge.io_out_r_valid <= clint.io__in_r_valid @[src/main/scala/system/NutShell.scala 114:15]
    skip
    clint_io_in_bridge.io_out_r_bits_data <= clint.io__in_r_bits_data @[src/main/scala/system/NutShell.scala 114:15]
    plic.clock <= clock
    plic.reset <= reset
    plic.io__in_aw_valid <= plic_io_in_bridge.io_out_aw_valid @[src/main/scala/system/NutShell.scala 121:14]
    plic.io__in_aw_bits_addr <= plic_io_in_bridge.io_out_aw_bits_addr @[src/main/scala/system/NutShell.scala 121:14]
    skip
    plic.io__in_w_valid <= plic_io_in_bridge.io_out_w_valid @[src/main/scala/system/NutShell.scala 121:14]
    plic.io__in_w_bits_data <= plic_io_in_bridge.io_out_w_bits_data @[src/main/scala/system/NutShell.scala 121:14]
    plic.io__in_w_bits_strb <= plic_io_in_bridge.io_out_w_bits_strb @[src/main/scala/system/NutShell.scala 121:14]
    plic.io__in_b_ready <= plic_io_in_bridge.io_out_b_ready @[src/main/scala/system/NutShell.scala 121:14]
    plic.io__in_ar_valid <= plic_io_in_bridge.io_out_ar_valid @[src/main/scala/system/NutShell.scala 121:14]
    plic.io__in_ar_bits_addr <= plic_io_in_bridge.io_out_ar_bits_addr @[src/main/scala/system/NutShell.scala 121:14]
    skip
    plic.io__in_r_ready <= plic_io_in_bridge.io_out_r_ready @[src/main/scala/system/NutShell.scala 121:14]
    plic.io__extra_intrVec <= plic_io_extra_intrVec_REG_1 @[src/main/scala/system/NutShell.scala 122:29]
    plic_io_in_bridge.clock <= clock
    plic_io_in_bridge.reset <= reset
    plic_io_in_bridge.io_in_req_valid <= mmioXbar.io_out_1_req_valid @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    plic_io_in_bridge.io_in_req_bits_addr <= mmioXbar.io_out_1_req_bits_addr @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    skip
    plic_io_in_bridge.io_in_req_bits_cmd <= mmioXbar.io_out_1_req_bits_cmd @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    plic_io_in_bridge.io_in_req_bits_wmask <= mmioXbar.io_out_1_req_bits_wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    plic_io_in_bridge.io_in_req_bits_wdata <= mmioXbar.io_out_1_req_bits_wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    plic_io_in_bridge.io_in_resp_ready <= mmioXbar.io_out_1_resp_ready @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    plic_io_in_bridge.io_out_aw_ready <= plic.io__in_aw_ready @[src/main/scala/system/NutShell.scala 121:14]
    plic_io_in_bridge.io_out_w_ready <= plic.io__in_w_ready @[src/main/scala/system/NutShell.scala 121:14]
    plic_io_in_bridge.io_out_b_valid <= plic.io__in_b_valid @[src/main/scala/system/NutShell.scala 121:14]
    skip
    plic_io_in_bridge.io_out_ar_ready <= plic.io__in_ar_ready @[src/main/scala/system/NutShell.scala 121:14]
    plic_io_in_bridge.io_out_r_valid <= plic.io__in_r_valid @[src/main/scala/system/NutShell.scala 121:14]
    skip
    plic_io_in_bridge.io_out_r_bits_data <= plic.io__in_r_bits_data @[src/main/scala/system/NutShell.scala 121:14]
    plic_io_extra_intrVec_REG <= io_meip @[src/main/scala/system/NutShell.scala 122:47]
    plic_io_extra_intrVec_REG_1 <= plic_io_extra_intrVec_REG @[src/main/scala/system/NutShell.scala 122:39]

  extmodule DifftestMemInitializer :
    defname = DifftestMemInitializer

  module SynthesizableDifftestMem :
    input clock : Clock
    input read_valid : UInt<1> @[difftest/src/main/scala/common/Mem.scala 160:16]
    input read_index : UInt<64> @[difftest/src/main/scala/common/Mem.scala 160:16]
    output read_data_0 : UInt<64> @[difftest/src/main/scala/common/Mem.scala 160:16]
    input write_valid : UInt<1> @[difftest/src/main/scala/common/Mem.scala 165:17]
    input write_index : UInt<64> @[difftest/src/main/scala/common/Mem.scala 165:17]
    input write_data_0 : UInt<64> @[difftest/src/main/scala/common/Mem.scala 165:17]
    input write_mask_0 : UInt<64> @[difftest/src/main/scala/common/Mem.scala 165:17]

    mem mem : @[difftest/src/main/scala/common/Mem.scala 273:16]
      data-type => UInt<64>
      depth => 16777216
      read-latency => 0
      write-latency => 1
      reader => read_data_0_MPORT
      reader => MPORT_1
      writer => MPORT
      read-under-write => undefined
    inst initializer of DifftestMemInitializer @[difftest/src/main/scala/common/Mem.scala 285:27]
    node _r_index_T = mul(read_index, UInt<1>("h1")) @[difftest/src/main/scala/common/Mem.scala 276:30]
    node _r_index_T_1 = add(_r_index_T, UInt<1>("h0")) @[difftest/src/main/scala/common/Mem.scala 276:43]
    node r_index = tail(_r_index_T_1, 1) @[difftest/src/main/scala/common/Mem.scala 276:43]
    node _read_data_0_T = bits(r_index, 23, 0) @[difftest/src/main/scala/common/Mem.scala 277:34]
    reg read_data_0_r : UInt<64>, clock with :
      reset => (UInt<1>("h0"), read_data_0_r) @[difftest/src/main/scala/common/Mem.scala 277:30]
    node _GEN_0 = mux(read_valid, mem.read_data_0_MPORT.data, read_data_0_r) @[difftest/src/main/scala/common/Mem.scala 277:{30,30,30}]
    node _w_index_T = mul(write_index, UInt<1>("h1")) @[difftest/src/main/scala/common/Mem.scala 279:31]
    node _w_index_T_1 = add(_w_index_T, UInt<1>("h0")) @[difftest/src/main/scala/common/Mem.scala 279:44]
    node w_index = tail(_w_index_T_1, 1) @[difftest/src/main/scala/common/Mem.scala 279:44]
    node _T = bits(w_index, 23, 0) @[difftest/src/main/scala/common/Mem.scala 281:10]
    node _T_1 = and(write_data_0, write_mask_0) @[difftest/src/main/scala/common/Mem.scala 281:38]
    node _T_2 = bits(w_index, 23, 0) @[difftest/src/main/scala/common/Mem.scala 281:61]
    node _T_3 = not(write_mask_0) @[difftest/src/main/scala/common/Mem.scala 281:74]
    node _T_4 = and(mem.MPORT_1.data, _T_3) @[difftest/src/main/scala/common/Mem.scala 281:71]
    node _T_5 = or(_T_1, _T_4) @[difftest/src/main/scala/common/Mem.scala 281:55]
    node _GEN_1 = validif(write_valid, _T) @[difftest/src/main/scala/common/Mem.scala 280:24 281:10]
    node _GEN_2 = validif(write_valid, clock) @[difftest/src/main/scala/common/Mem.scala 280:24 281:10]
    node _GEN_3 = mux(write_valid, UInt<1>("h1"), UInt<1>("h0")) @[difftest/src/main/scala/common/Mem.scala 280:24 281:10 273:16]
    node _GEN_4 = validif(write_valid, UInt<1>("h1")) @[difftest/src/main/scala/common/Mem.scala 280:24 281:20]
    node _GEN_5 = validif(write_valid, _T_2) @[difftest/src/main/scala/common/Mem.scala 280:24 281:61]
    node _GEN_6 = validif(write_valid, _T_5) @[difftest/src/main/scala/common/Mem.scala 280:24 281:20]
    read_data_0 <= read_data_0_r @[difftest/src/main/scala/common/Mem.scala 277:18]
    mem.read_data_0_MPORT.addr <= _read_data_0_T @[difftest/src/main/scala/common/Mem.scala 277:34]
    mem.read_data_0_MPORT.en <= UInt<1>("h1") @[difftest/src/main/scala/common/Mem.scala 277:34]
    mem.read_data_0_MPORT.clk <= clock @[difftest/src/main/scala/common/Mem.scala 277:34]
    mem.MPORT_1.addr <= _GEN_5
    mem.MPORT_1.en <= _GEN_3
    mem.MPORT_1.clk <= _GEN_2
    mem.MPORT.addr <= _GEN_1
    mem.MPORT.en <= _GEN_3
    mem.MPORT.clk <= _GEN_2
    mem.MPORT.data <= _GEN_6
    mem.MPORT.mask <= _GEN_4
    read_data_0_r <= _GEN_0

  module AXI4RAM :
    input clock : Clock
    input reset : UInt<1>
    output io_in_aw_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_aw_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_aw_bits_addr : UInt<32> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_w_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_w_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_w_bits_data : UInt<64> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_w_bits_strb : UInt<8> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_w_bits_last : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_b_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_b_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_ar_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_ar_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_ar_bits_addr : UInt<32> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_ar_bits_len : UInt<8> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_ar_bits_size : UInt<3> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_ar_bits_burst : UInt<2> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_r_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_r_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_r_bits_data : UInt<64> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_r_bits_last : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]

    inst rdata_mem of SynthesizableDifftestMem @[difftest/src/main/scala/common/Mem.scala 305:31]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    reg c_value : UInt<8>, clock with :
      reset => (UInt<1>("h0"), c_value) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    reg readBeatCnt : UInt<8>, clock with :
      reset => (UInt<1>("h0"), readBeatCnt) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node _len_T = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg len_r : UInt<8>, clock with :
      reset => (UInt<1>("h0"), len_r) @[src/main/scala/utils/Hold.scala 23:65]
    node _GEN_0 = mux(_len_T, io_in_ar_bits_len, len_r) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node len = mux(_len_T, io_in_ar_bits_len, len_r) @[src/main/scala/utils/Hold.scala 23:48]
    node _burst_T = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg burst_r : UInt<2>, clock with :
      reset => (UInt<1>("h0"), burst_r) @[src/main/scala/utils/Hold.scala 23:65]
    node _GEN_1 = mux(_burst_T, io_in_ar_bits_burst, burst_r) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node burst = mux(_burst_T, io_in_ar_bits_burst, burst_r) @[src/main/scala/utils/Hold.scala 23:48]
    node _wrapAddr_WIRE = pad(io_in_ar_bits_len, 32) @[src/main/scala/device/AXI4Slave.scala 45:{69,69}]
    node _wrapAddr_T = dshl(_wrapAddr_WIRE, io_in_ar_bits_size) @[src/main/scala/device/AXI4Slave.scala 45:89]
    node _wrapAddr_T_1 = not(_wrapAddr_T) @[src/main/scala/device/AXI4Slave.scala 45:42]
    node wrapAddr = and(io_in_ar_bits_addr, _wrapAddr_T_1) @[src/main/scala/device/AXI4Slave.scala 45:40]
    node _raddr_T = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg raddr_r : UInt<39>, clock with :
      reset => (UInt<1>("h0"), raddr_r) @[src/main/scala/utils/Hold.scala 23:65]
    node _GEN_2 = mux(_raddr_T, wrapAddr, raddr_r) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _raddr_T_1 = mux(_raddr_T, wrapAddr, raddr_r) @[src/main/scala/utils/Hold.scala 23:48]
    node _io_in_r_bits_last_T = eq(c_value, len) @[src/main/scala/device/AXI4Slave.scala 47:36]
    skip
    node _value_T = add(readBeatCnt, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_1 = tail(_value_T, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _T = eq(burst, UInt<2>("h2")) @[src/main/scala/device/AXI4Slave.scala 50:21]
    node _T_1 = eq(readBeatCnt, len) @[src/main/scala/device/AXI4Slave.scala 50:68]
    node _T_2 = and(_T, _T_1) @[src/main/scala/device/AXI4Slave.scala 50:51]
    node _GEN_3 = mux(_T_2, UInt<1>("h0"), _value_T_1) @[src/main/scala/device/AXI4Slave.scala 50:{77,93} src/main/scala/chisel3/util/Counter.scala 77:15]
    reg ren_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ren_REG) @[src/main/scala/device/AXI4Slave.scala 73:17]
    node _ren_T_1 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _ren_T_2 = eq(io_in_r_bits_last, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:61]
    node _ren_T_3 = and(_ren_T_1, _ren_T_2) @[src/main/scala/device/AXI4Slave.scala 73:58]
    node _ren_T_4 = or(ren_REG, _ren_T_3) @[src/main/scala/device/AXI4Slave.scala 73:44]
    node ren = _ren_T_4 @[src/main/scala/device/AXI4Slave.scala 38:17 73:7]
    node _GEN_4 = mux(ren, _GEN_3, readBeatCnt) @[src/main/scala/device/AXI4Slave.scala 48:18 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _T_3 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    skip
    node _value_T_2 = add(c_value, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_3 = tail(_value_T_2, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_5 = mux(io_in_r_bits_last, UInt<1>("h0"), _value_T_3) @[src/main/scala/device/AXI4Slave.scala 54:{33,43} src/main/scala/chisel3/util/Counter.scala 77:15]
    node _GEN_6 = mux(_T_3, _GEN_5, c_value) @[src/main/scala/device/AXI4Slave.scala 52:26 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _T_4 = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _value_T_4 = dshr(io_in_ar_bits_addr, io_in_ar_bits_size) @[src/main/scala/device/AXI4Slave.scala 57:45]
    node _value_T_5 = and(_value_T_4, io_in_ar_bits_len) @[src/main/scala/device/AXI4Slave.scala 57:67]
    node _T_5 = neq(io_in_ar_bits_len, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 58:32]
    node _T_6 = eq(io_in_ar_bits_burst, UInt<2>("h2")) @[src/main/scala/device/AXI4Slave.scala 58:62]
    node _T_7 = and(_T_5, _T_6) @[src/main/scala/device/AXI4Slave.scala 58:40]
    node _T_8 = eq(io_in_ar_bits_len, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 59:35]
    node _T_9 = eq(io_in_ar_bits_len, UInt<2>("h3")) @[src/main/scala/device/AXI4Slave.scala 59:63]
    node _T_10 = or(_T_8, _T_9) @[src/main/scala/device/AXI4Slave.scala 59:43]
    node _T_11 = eq(io_in_ar_bits_len, UInt<3>("h7")) @[src/main/scala/device/AXI4Slave.scala 60:30]
    node _T_12 = or(_T_10, _T_11) @[src/main/scala/device/AXI4Slave.scala 59:71]
    node _T_13 = eq(io_in_ar_bits_len, UInt<4>("hf")) @[src/main/scala/device/AXI4Slave.scala 60:58]
    node _T_14 = or(_T_12, _T_13) @[src/main/scala/device/AXI4Slave.scala 60:38]
    node _T_15 = asUInt(reset) @[src/main/scala/device/AXI4Slave.scala 59:17]
    node _T_16 = eq(_T_15, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 59:17]
    node _T_17 = eq(_T_14, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 59:17]
    node _GEN_7 = mux(_T_4, _value_T_5, _GEN_4) @[src/main/scala/device/AXI4Slave.scala 56:27 57:23]
    node _r_busy_T = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _r_busy_T_1 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _r_busy_T_2 = and(_r_busy_T_1, io_in_r_bits_last) @[src/main/scala/device/AXI4Slave.scala 70:52]
    reg r_busy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_busy) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_8 = mux(_r_busy_T_2, UInt<1>("h0"), r_busy) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_9 = mux(_r_busy_T, UInt<1>("h1"), _GEN_8) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _io_in_ar_ready_T = eq(r_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 71:32]
    node _io_in_ar_ready_T_1 = or(io_in_r_ready, _io_in_ar_ready_T) @[src/main/scala/device/AXI4Slave.scala 71:29]
    node _ren_T = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_r_valid_T = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_r_valid_T_1 = or(_io_in_r_valid_T, r_busy) @[src/main/scala/device/AXI4Slave.scala 74:50]
    node _io_in_r_valid_T_2 = and(ren, _io_in_r_valid_T_1) @[src/main/scala/device/AXI4Slave.scala 74:35]
    node _io_in_r_valid_T_3 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg io_in_r_valid_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_in_r_valid_r) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_10 = mux(_io_in_r_valid_T_3, UInt<1>("h0"), io_in_r_valid_r) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_11 = mux(_io_in_r_valid_T_2, UInt<1>("h1"), _GEN_10) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    reg writeBeatCnt : UInt<8>, clock with :
      reset => (UInt<1>("h0"), writeBeatCnt) @[src/main/scala/chisel3/util/Counter.scala 61:40]
    node _waddr_T = and(io_in_aw_ready, io_in_aw_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg waddr_r : UInt<32>, clock with :
      reset => (UInt<1>("h0"), waddr_r) @[src/main/scala/utils/Hold.scala 23:65]
    node _GEN_12 = mux(_waddr_T, io_in_aw_bits_addr, waddr_r) @[src/main/scala/utils/Hold.scala 23:{65,65,65}]
    node _waddr_T_1 = mux(_waddr_T, io_in_aw_bits_addr, waddr_r) @[src/main/scala/utils/Hold.scala 23:48]
    node _T_18 = and(io_in_w_ready, io_in_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    skip
    node _value_T_6 = add(writeBeatCnt, UInt<1>("h1")) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _value_T_7 = tail(_value_T_6, 1) @[src/main/scala/chisel3/util/Counter.scala 77:24]
    node _GEN_13 = mux(io_in_w_bits_last, UInt<1>("h0"), _value_T_7) @[src/main/scala/chisel3/util/Counter.scala 77:15 src/main/scala/device/AXI4Slave.scala 84:{33,43}]
    node _GEN_14 = mux(_T_18, _GEN_13, writeBeatCnt) @[src/main/scala/device/AXI4Slave.scala 82:26 src/main/scala/chisel3/util/Counter.scala 61:40]
    node _w_busy_T = and(io_in_aw_ready, io_in_aw_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _w_busy_T_1 = and(io_in_b_ready, io_in_b_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg w_busy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), w_busy) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_15 = mux(_w_busy_T_1, UInt<1>("h0"), w_busy) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_16 = mux(_w_busy_T, UInt<1>("h1"), _GEN_15) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _io_in_aw_ready_T = eq(w_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 94:18]
    node _io_in_w_ready_T = or(io_in_aw_valid, w_busy) @[src/main/scala/device/AXI4Slave.scala 95:30]
    node _io_in_b_valid_T = and(io_in_w_ready, io_in_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_b_valid_T_1 = and(_io_in_b_valid_T, io_in_w_bits_last) @[src/main/scala/device/AXI4Slave.scala 97:41]
    node _io_in_b_valid_T_2 = and(io_in_b_ready, io_in_b_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg io_in_b_valid_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_in_b_valid_r) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_17 = mux(_io_in_b_valid_T_2, UInt<1>("h0"), io_in_b_valid_r) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_18 = mux(_io_in_b_valid_T_1, UInt<1>("h1"), _GEN_17) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node waddr = _waddr_T_1 @[src/main/scala/device/AXI4Slave.scala 77:19 81:13]
    node _wIdx_T = and(waddr, UInt<27>("h7ffffff")) @[src/main/scala/device/AXI4RAM.scala 33:33]
    node _wIdx_T_1 = shr(_wIdx_T, 3) @[src/main/scala/device/AXI4RAM.scala 33:49]
    node _wIdx_T_2 = add(_wIdx_T_1, writeBeatCnt) @[src/main/scala/device/AXI4RAM.scala 36:27]
    node wIdx = tail(_wIdx_T_2, 1) @[src/main/scala/device/AXI4RAM.scala 36:27]
    node raddr = _raddr_T_1 @[src/main/scala/device/AXI4Slave.scala 37:19 46:13]
    node _rIdx_T = and(raddr, UInt<27>("h7ffffff")) @[src/main/scala/device/AXI4RAM.scala 33:33]
    node _rIdx_T_1 = shr(_rIdx_T, 3) @[src/main/scala/device/AXI4RAM.scala 33:49]
    node _rIdx_T_2 = add(_rIdx_T_1, readBeatCnt) @[src/main/scala/device/AXI4RAM.scala 37:27]
    node rIdx = tail(_rIdx_T_2, 1) @[src/main/scala/device/AXI4RAM.scala 37:27]
    node _wen_T = and(io_in_w_ready, io_in_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _wen_T_1 = lt(wIdx, UInt<25>("h1000000")) @[src/main/scala/device/AXI4RAM.scala 34:32]
    node wen = and(_wen_T, _wen_T_1) @[src/main/scala/device/AXI4RAM.scala 38:23]
    node _rdata_WIRE_1 = io_in_w_bits_data @[src/main/scala/device/AXI4RAM.scala 45:{39,39}]
    node _rdata_T = bits(_rdata_WIRE_1, 7, 0) @[src/main/scala/device/AXI4RAM.scala 45:39]
    node _rdata_T_1 = bits(_rdata_WIRE_1, 15, 8) @[src/main/scala/device/AXI4RAM.scala 45:39]
    node _rdata_T_2 = bits(_rdata_WIRE_1, 23, 16) @[src/main/scala/device/AXI4RAM.scala 45:39]
    node _rdata_T_3 = bits(_rdata_WIRE_1, 31, 24) @[src/main/scala/device/AXI4RAM.scala 45:39]
    node _rdata_T_4 = bits(_rdata_WIRE_1, 39, 32) @[src/main/scala/device/AXI4RAM.scala 45:39]
    node _rdata_T_5 = bits(_rdata_WIRE_1, 47, 40) @[src/main/scala/device/AXI4RAM.scala 45:39]
    node _rdata_T_6 = bits(_rdata_WIRE_1, 55, 48) @[src/main/scala/device/AXI4RAM.scala 45:39]
    node _rdata_T_7 = bits(_rdata_WIRE_1, 63, 56) @[src/main/scala/device/AXI4RAM.scala 45:39]
    node _rdata_T_8 = bits(io_in_w_bits_strb, 0, 0) @[src/main/scala/device/AXI4RAM.scala 46:31]
    node _rdata_T_9 = bits(io_in_w_bits_strb, 1, 1) @[src/main/scala/device/AXI4RAM.scala 46:31]
    node _rdata_T_10 = bits(io_in_w_bits_strb, 2, 2) @[src/main/scala/device/AXI4RAM.scala 46:31]
    node _rdata_T_11 = bits(io_in_w_bits_strb, 3, 3) @[src/main/scala/device/AXI4RAM.scala 46:31]
    node _rdata_T_12 = bits(io_in_w_bits_strb, 4, 4) @[src/main/scala/device/AXI4RAM.scala 46:31]
    node _rdata_T_13 = bits(io_in_w_bits_strb, 5, 5) @[src/main/scala/device/AXI4RAM.scala 46:31]
    node _rdata_T_14 = bits(io_in_w_bits_strb, 6, 6) @[src/main/scala/device/AXI4RAM.scala 46:31]
    node _rdata_T_15 = bits(io_in_w_bits_strb, 7, 7) @[src/main/scala/device/AXI4RAM.scala 46:31]
    node _rdata_WIRE__1 = _rdata_T_1 @[src/main/scala/device/AXI4RAM.scala 45:{39,39}]
    node _rdata_WIRE_2_1 = _rdata_WIRE__1 @[difftest/src/main/scala/common/Mem.scala 187:{27,27}]
    node _rdata_WIRE__0 = _rdata_T @[src/main/scala/device/AXI4RAM.scala 45:{39,39}]
    node _rdata_WIRE_2_0 = _rdata_WIRE__0 @[difftest/src/main/scala/common/Mem.scala 187:{27,27}]
    node rdata_lo_lo = cat(_rdata_WIRE_2_1, _rdata_WIRE_2_0) @[difftest/src/main/scala/common/Mem.scala 187:42]
    node _rdata_WIRE__3 = _rdata_T_3 @[src/main/scala/device/AXI4RAM.scala 45:{39,39}]
    node _rdata_WIRE_2_3 = _rdata_WIRE__3 @[difftest/src/main/scala/common/Mem.scala 187:{27,27}]
    node _rdata_WIRE__2 = _rdata_T_2 @[src/main/scala/device/AXI4RAM.scala 45:{39,39}]
    node _rdata_WIRE_2_2 = _rdata_WIRE__2 @[difftest/src/main/scala/common/Mem.scala 187:{27,27}]
    node rdata_lo_hi = cat(_rdata_WIRE_2_3, _rdata_WIRE_2_2) @[difftest/src/main/scala/common/Mem.scala 187:42]
    node rdata_lo = cat(rdata_lo_hi, rdata_lo_lo) @[difftest/src/main/scala/common/Mem.scala 187:42]
    node _rdata_WIRE__5 = _rdata_T_5 @[src/main/scala/device/AXI4RAM.scala 45:{39,39}]
    node _rdata_WIRE_2_5 = _rdata_WIRE__5 @[difftest/src/main/scala/common/Mem.scala 187:{27,27}]
    node _rdata_WIRE__4 = _rdata_T_4 @[src/main/scala/device/AXI4RAM.scala 45:{39,39}]
    node _rdata_WIRE_2_4 = _rdata_WIRE__4 @[difftest/src/main/scala/common/Mem.scala 187:{27,27}]
    node rdata_hi_lo = cat(_rdata_WIRE_2_5, _rdata_WIRE_2_4) @[difftest/src/main/scala/common/Mem.scala 187:42]
    node _rdata_WIRE__7 = _rdata_T_7 @[src/main/scala/device/AXI4RAM.scala 45:{39,39}]
    node _rdata_WIRE_2_7 = _rdata_WIRE__7 @[difftest/src/main/scala/common/Mem.scala 187:{27,27}]
    node _rdata_WIRE__6 = _rdata_T_6 @[src/main/scala/device/AXI4RAM.scala 45:{39,39}]
    node _rdata_WIRE_2_6 = _rdata_WIRE__6 @[difftest/src/main/scala/common/Mem.scala 187:{27,27}]
    node rdata_hi_hi = cat(_rdata_WIRE_2_7, _rdata_WIRE_2_6) @[difftest/src/main/scala/common/Mem.scala 187:42]
    node rdata_hi = cat(rdata_hi_hi, rdata_hi_lo) @[difftest/src/main/scala/common/Mem.scala 187:42]
    node _rdata_T_16 = cat(rdata_hi, rdata_lo) @[difftest/src/main/scala/common/Mem.scala 187:42]
    node _rdata_WIRE_4 = _rdata_T_16 @[difftest/src/main/scala/common/Mem.scala 187:{42,42}]
    node _rdata_T_17 = bits(_rdata_WIRE_4, 63, 0) @[difftest/src/main/scala/common/Mem.scala 187:42]
    node _rdata_T_18 = bits(_rdata_T_8, 0, 0) @[difftest/src/main/scala/common/Mem.scala 191:46]
    node _rdata_T_19 = mux(_rdata_T_18, UInt<8>("hff"), UInt<8>("h0")) @[difftest/src/main/scala/common/Mem.scala 191:46]
    node _rdata_T_20 = bits(_rdata_T_9, 0, 0) @[difftest/src/main/scala/common/Mem.scala 191:46]
    node _rdata_T_21 = mux(_rdata_T_20, UInt<8>("hff"), UInt<8>("h0")) @[difftest/src/main/scala/common/Mem.scala 191:46]
    node _rdata_T_22 = bits(_rdata_T_10, 0, 0) @[difftest/src/main/scala/common/Mem.scala 191:46]
    node _rdata_T_23 = mux(_rdata_T_22, UInt<8>("hff"), UInt<8>("h0")) @[difftest/src/main/scala/common/Mem.scala 191:46]
    node _rdata_T_24 = bits(_rdata_T_11, 0, 0) @[difftest/src/main/scala/common/Mem.scala 191:46]
    node _rdata_T_25 = mux(_rdata_T_24, UInt<8>("hff"), UInt<8>("h0")) @[difftest/src/main/scala/common/Mem.scala 191:46]
    node _rdata_T_26 = bits(_rdata_T_12, 0, 0) @[difftest/src/main/scala/common/Mem.scala 191:46]
    node _rdata_T_27 = mux(_rdata_T_26, UInt<8>("hff"), UInt<8>("h0")) @[difftest/src/main/scala/common/Mem.scala 191:46]
    node _rdata_T_28 = bits(_rdata_T_13, 0, 0) @[difftest/src/main/scala/common/Mem.scala 191:46]
    node _rdata_T_29 = mux(_rdata_T_28, UInt<8>("hff"), UInt<8>("h0")) @[difftest/src/main/scala/common/Mem.scala 191:46]
    node _rdata_T_30 = bits(_rdata_T_14, 0, 0) @[difftest/src/main/scala/common/Mem.scala 191:46]
    node _rdata_T_31 = mux(_rdata_T_30, UInt<8>("hff"), UInt<8>("h0")) @[difftest/src/main/scala/common/Mem.scala 191:46]
    node _rdata_T_32 = bits(_rdata_T_15, 0, 0) @[difftest/src/main/scala/common/Mem.scala 191:46]
    node _rdata_T_33 = mux(_rdata_T_32, UInt<8>("hff"), UInt<8>("h0")) @[difftest/src/main/scala/common/Mem.scala 191:46]
    node _rdata_WIRE_5_1 = _rdata_T_21 @[difftest/src/main/scala/common/Mem.scala 191:{27,27}]
    node _rdata_WIRE_5_0 = _rdata_T_19 @[difftest/src/main/scala/common/Mem.scala 191:{27,27}]
    node rdata_lo_lo_1 = cat(_rdata_WIRE_5_1, _rdata_WIRE_5_0) @[difftest/src/main/scala/common/Mem.scala 191:66]
    node _rdata_WIRE_5_3 = _rdata_T_25 @[difftest/src/main/scala/common/Mem.scala 191:{27,27}]
    node _rdata_WIRE_5_2 = _rdata_T_23 @[difftest/src/main/scala/common/Mem.scala 191:{27,27}]
    node rdata_lo_hi_1 = cat(_rdata_WIRE_5_3, _rdata_WIRE_5_2) @[difftest/src/main/scala/common/Mem.scala 191:66]
    node rdata_lo_1 = cat(rdata_lo_hi_1, rdata_lo_lo_1) @[difftest/src/main/scala/common/Mem.scala 191:66]
    node _rdata_WIRE_5_5 = _rdata_T_29 @[difftest/src/main/scala/common/Mem.scala 191:{27,27}]
    node _rdata_WIRE_5_4 = _rdata_T_27 @[difftest/src/main/scala/common/Mem.scala 191:{27,27}]
    node rdata_hi_lo_1 = cat(_rdata_WIRE_5_5, _rdata_WIRE_5_4) @[difftest/src/main/scala/common/Mem.scala 191:66]
    node _rdata_WIRE_5_7 = _rdata_T_33 @[difftest/src/main/scala/common/Mem.scala 191:{27,27}]
    node _rdata_WIRE_5_6 = _rdata_T_31 @[difftest/src/main/scala/common/Mem.scala 191:{27,27}]
    node rdata_hi_hi_1 = cat(_rdata_WIRE_5_7, _rdata_WIRE_5_6) @[difftest/src/main/scala/common/Mem.scala 191:66]
    node rdata_hi_1 = cat(rdata_hi_hi_1, rdata_hi_lo_1) @[difftest/src/main/scala/common/Mem.scala 191:66]
    node _rdata_T_34 = cat(rdata_hi_1, rdata_lo_1) @[difftest/src/main/scala/common/Mem.scala 191:66]
    node _rdata_WIRE_7 = _rdata_T_34 @[difftest/src/main/scala/common/Mem.scala 191:{66,66}]
    node _rdata_T_35 = bits(_rdata_WIRE_7, 63, 0) @[difftest/src/main/scala/common/Mem.scala 191:66]
    node _GEN_23 = mux(wen, UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/device/AXI4RAM.scala 42:16 difftest/src/main/scala/common/Mem.scala 185:17 312:21]
    node _GEN_24 = validif(wen, wIdx) @[src/main/scala/device/AXI4RAM.scala 42:16 difftest/src/main/scala/common/Mem.scala 186:17]
    node _rdata_WIRE_3_0 = _rdata_T_17 @[difftest/src/main/scala/common/Mem.scala 187:{42,42}]
    node _GEN_25 = validif(wen, _rdata_WIRE_3_0) @[src/main/scala/device/AXI4RAM.scala 42:16 difftest/src/main/scala/common/Mem.scala 187:17]
    node _rdata_WIRE_6_0 = _rdata_T_35 @[difftest/src/main/scala/common/Mem.scala 191:{66,66}]
    node _GEN_26 = validif(wen, _rdata_WIRE_6_0) @[src/main/scala/device/AXI4RAM.scala 42:16 difftest/src/main/scala/common/Mem.scala 191:17]
    reg rdata_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), rdata_REG) @[difftest/src/main/scala/common/Mem.scala 181:16]
    reg rdata_REG_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), rdata_REG_1) @[difftest/src/main/scala/common/Mem.scala 181:61]
    reg rdata_r_0 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), rdata_r_0) @[difftest/src/main/scala/common/Mem.scala 181:42]
    node _GEN_27 = mux(rdata_REG_1, rdata_mem.read_data_0, rdata_r_0) @[difftest/src/main/scala/common/Mem.scala 181:{42,42,42}]
    node _rdata_T_36_0 = mux(rdata_REG, rdata_mem.read_data_0, rdata_r_0) @[difftest/src/main/scala/common/Mem.scala 181:8]
    node _rdata_WIRE_9 = _rdata_T_36_0 @[difftest/src/main/scala/common/Mem.scala 181:{76,76}]
    node _rdata_T_37 = bits(_rdata_WIRE_9, 7, 0) @[difftest/src/main/scala/common/Mem.scala 181:76]
    node _rdata_T_38 = bits(_rdata_WIRE_9, 15, 8) @[difftest/src/main/scala/common/Mem.scala 181:76]
    node _rdata_T_39 = bits(_rdata_WIRE_9, 23, 16) @[difftest/src/main/scala/common/Mem.scala 181:76]
    node _rdata_T_40 = bits(_rdata_WIRE_9, 31, 24) @[difftest/src/main/scala/common/Mem.scala 181:76]
    node _rdata_T_41 = bits(_rdata_WIRE_9, 39, 32) @[difftest/src/main/scala/common/Mem.scala 181:76]
    node _rdata_T_42 = bits(_rdata_WIRE_9, 47, 40) @[difftest/src/main/scala/common/Mem.scala 181:76]
    node _rdata_T_43 = bits(_rdata_WIRE_9, 55, 48) @[difftest/src/main/scala/common/Mem.scala 181:76]
    node _rdata_T_44 = bits(_rdata_WIRE_9, 63, 56) @[difftest/src/main/scala/common/Mem.scala 181:76]
    node _rdata_WIRE_8_1 = _rdata_T_38 @[difftest/src/main/scala/common/Mem.scala 181:{76,76}]
    node _rdata_WIRE_8_0 = _rdata_T_37 @[difftest/src/main/scala/common/Mem.scala 181:{76,76}]
    node rdata_lo_lo_2 = cat(_rdata_WIRE_8_1, _rdata_WIRE_8_0) @[src/main/scala/device/AXI4RAM.scala 49:32]
    node _rdata_WIRE_8_3 = _rdata_T_40 @[difftest/src/main/scala/common/Mem.scala 181:{76,76}]
    node _rdata_WIRE_8_2 = _rdata_T_39 @[difftest/src/main/scala/common/Mem.scala 181:{76,76}]
    node rdata_lo_hi_2 = cat(_rdata_WIRE_8_3, _rdata_WIRE_8_2) @[src/main/scala/device/AXI4RAM.scala 49:32]
    node rdata_lo_2 = cat(rdata_lo_hi_2, rdata_lo_lo_2) @[src/main/scala/device/AXI4RAM.scala 49:32]
    node _rdata_WIRE_8_5 = _rdata_T_42 @[difftest/src/main/scala/common/Mem.scala 181:{76,76}]
    node _rdata_WIRE_8_4 = _rdata_T_41 @[difftest/src/main/scala/common/Mem.scala 181:{76,76}]
    node rdata_hi_lo_2 = cat(_rdata_WIRE_8_5, _rdata_WIRE_8_4) @[src/main/scala/device/AXI4RAM.scala 49:32]
    node _rdata_WIRE_8_7 = _rdata_T_44 @[difftest/src/main/scala/common/Mem.scala 181:{76,76}]
    node _rdata_WIRE_8_6 = _rdata_T_43 @[difftest/src/main/scala/common/Mem.scala 181:{76,76}]
    node rdata_hi_hi_2 = cat(_rdata_WIRE_8_7, _rdata_WIRE_8_6) @[src/main/scala/device/AXI4RAM.scala 49:32]
    node rdata_hi_2 = cat(rdata_hi_hi_2, rdata_hi_lo_2) @[src/main/scala/device/AXI4RAM.scala 49:32]
    node rdata = cat(rdata_hi_2, rdata_lo_2) @[src/main/scala/device/AXI4RAM.scala 49:32]
    node _len_WIRE = UInt<8>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _burst_WIRE = UInt<2>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _raddr_WIRE = UInt<39>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    node _waddr_WIRE = UInt<32>("h0") @[src/main/scala/utils/Hold.scala 23:{81,81}]
    io_in_aw_ready <= _io_in_aw_ready_T @[src/main/scala/device/AXI4Slave.scala 94:15]
    io_in_w_ready <= _io_in_w_ready_T @[src/main/scala/device/AXI4Slave.scala 95:15]
    io_in_b_valid <= io_in_b_valid_r @[src/main/scala/device/AXI4Slave.scala 97:14]
    skip
    skip
    skip
    io_in_ar_ready <= _io_in_ar_ready_T_1 @[src/main/scala/device/AXI4Slave.scala 71:15]
    io_in_r_valid <= io_in_r_valid_r @[src/main/scala/device/AXI4Slave.scala 74:14]
    skip
    io_in_r_bits_data <= rdata @[src/main/scala/device/AXI4RAM.scala 59:18]
    io_in_r_bits_last <= _io_in_r_bits_last_T @[src/main/scala/device/AXI4Slave.scala 47:24]
    skip
    skip
    c_value <= mux(reset, UInt<8>("h0"), _GEN_6) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    readBeatCnt <= bits(mux(reset, UInt<8>("h0"), _GEN_7), 7, 0) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    len_r <= mux(reset, _len_WIRE, _GEN_0) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    burst_r <= mux(reset, _burst_WIRE, _GEN_1) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    raddr_r <= mux(reset, _raddr_WIRE, _GEN_2) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    r_busy <= mux(reset, UInt<1>("h0"), _GEN_9) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    ren_REG <= mux(reset, UInt<1>("h0"), _ren_T) @[src/main/scala/device/AXI4Slave.scala 73:{17,17,17}]
    io_in_r_valid_r <= mux(reset, UInt<1>("h0"), _GEN_11) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    writeBeatCnt <= mux(reset, UInt<8>("h0"), _GEN_14) @[src/main/scala/chisel3/util/Counter.scala 61:{40,40}]
    waddr_r <= mux(reset, _waddr_WIRE, _GEN_12) @[src/main/scala/utils/Hold.scala 23:{65,65}]
    w_busy <= mux(reset, UInt<1>("h0"), _GEN_16) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    io_in_b_valid_r <= mux(reset, UInt<1>("h0"), _GEN_18) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    skip
    skip
    skip
    skip
    rdata_mem.clock <= clock
    skip
    rdata_mem.read_valid <= ren @[difftest/src/main/scala/common/Mem.scala 179:16]
    rdata_mem.read_index <= pad(rIdx, 64) @[difftest/src/main/scala/common/Mem.scala 180:16]
    rdata_mem.write_valid <= _GEN_23
    rdata_mem.write_index <= pad(_GEN_24, 64)
    rdata_mem.write_data_0 <= _GEN_25
    rdata_mem.write_mask_0 <= _GEN_26
    rdata_REG <= ren @[difftest/src/main/scala/common/Mem.scala 181:16]
    rdata_REG_1 <= ren @[difftest/src/main/scala/common/Mem.scala 181:61]
    rdata_r_0 <= _GEN_27
    printf(clock, and(and(and(and(and(UInt<1>("h1"), _T_4), _T_7), _T_16), _T_17), UInt<1>("h1")), "Assertion failed\n    at AXI4Slave.scala:59 assert(axi4.ar.bits.len === 1.U || axi4.ar.bits.len === 3.U ||\n") : printf @[src/main/scala/device/AXI4Slave.scala 59:17]
    assert(clock, _T_14, and(and(and(and(UInt<1>("h1"), _T_4), _T_7), _T_16), UInt<1>("h1")), "") : assert @[src/main/scala/device/AXI4Slave.scala 59:17]

  module LatencyPipe :
    output io_in_ready : UInt<1> @[src/main/scala/utils/LatencyPipe.scala 9:14]
    input io_in_valid : UInt<1> @[src/main/scala/utils/LatencyPipe.scala 9:14]
    input io_in_bits_addr : UInt<32> @[src/main/scala/utils/LatencyPipe.scala 9:14]
    input io_in_bits_len : UInt<8> @[src/main/scala/utils/LatencyPipe.scala 9:14]
    input io_in_bits_size : UInt<3> @[src/main/scala/utils/LatencyPipe.scala 9:14]
    input io_in_bits_burst : UInt<2> @[src/main/scala/utils/LatencyPipe.scala 9:14]
    input io_out_ready : UInt<1> @[src/main/scala/utils/LatencyPipe.scala 9:14]
    output io_out_valid : UInt<1> @[src/main/scala/utils/LatencyPipe.scala 9:14]
    output io_out_bits_addr : UInt<32> @[src/main/scala/utils/LatencyPipe.scala 9:14]
    output io_out_bits_len : UInt<8> @[src/main/scala/utils/LatencyPipe.scala 9:14]
    output io_out_bits_size : UInt<3> @[src/main/scala/utils/LatencyPipe.scala 9:14]
    output io_out_bits_burst : UInt<2> @[src/main/scala/utils/LatencyPipe.scala 9:14]

    io_in_ready <= io_out_ready @[src/main/scala/utils/LatencyPipe.scala 17:10]
    io_out_valid <= io_in_valid @[src/main/scala/utils/LatencyPipe.scala 17:10]
    io_out_bits_addr <= io_in_bits_addr @[src/main/scala/utils/LatencyPipe.scala 17:10]
    skip
    skip
    skip
    io_out_bits_len <= io_in_bits_len @[src/main/scala/utils/LatencyPipe.scala 17:10]
    io_out_bits_size <= io_in_bits_size @[src/main/scala/utils/LatencyPipe.scala 17:10]
    io_out_bits_burst <= io_in_bits_burst @[src/main/scala/utils/LatencyPipe.scala 17:10]
    skip
    skip
    skip

  module AXI4Delayer :
    output io_in_aw_ready : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_in_aw_valid : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_in_aw_bits_addr : UInt<32> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_in_aw_bits_len : UInt<8> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_in_aw_bits_size : UInt<3> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_in_aw_bits_burst : UInt<2> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_in_w_ready : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_in_w_valid : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_in_w_bits_data : UInt<64> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_in_w_bits_strb : UInt<8> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_in_w_bits_last : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_in_b_ready : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_in_b_valid : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_in_ar_ready : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_in_ar_valid : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_in_ar_bits_addr : UInt<32> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_in_ar_bits_len : UInt<8> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_in_ar_bits_size : UInt<3> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_in_ar_bits_burst : UInt<2> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_in_r_ready : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_in_r_valid : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_in_r_bits_data : UInt<64> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_in_r_bits_last : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_out_aw_ready : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_out_aw_valid : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_out_aw_bits_addr : UInt<32> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_out_w_ready : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_out_w_valid : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_out_w_bits_data : UInt<64> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_out_w_bits_strb : UInt<8> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_out_w_bits_last : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_out_b_ready : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_out_b_valid : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_out_ar_ready : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_out_ar_valid : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_out_ar_bits_addr : UInt<32> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_out_ar_bits_len : UInt<8> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_out_ar_bits_size : UInt<3> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_out_ar_bits_burst : UInt<2> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    output io_out_r_ready : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_out_r_valid : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_out_r_bits_data : UInt<64> @[src/main/scala/bus/axi4/Delayer.scala 10:14]
    input io_out_r_bits_last : UInt<1> @[src/main/scala/bus/axi4/Delayer.scala 10:14]

    inst io_out_ar_pipe of LatencyPipe @[src/main/scala/utils/LatencyPipe.scala 22:22]
    inst io_out_aw_pipe of LatencyPipe @[src/main/scala/utils/LatencyPipe.scala 22:22]
    io_in_aw_ready <= io_out_aw_pipe.io_in_ready @[src/main/scala/utils/LatencyPipe.scala 23:16]
    io_in_w_ready <= io_out_w_ready @[src/main/scala/bus/axi4/Delayer.scala 17:13]
    io_in_b_valid <= io_out_b_valid @[src/main/scala/bus/axi4/Delayer.scala 18:13]
    skip
    skip
    skip
    io_in_ar_ready <= io_out_ar_pipe.io_in_ready @[src/main/scala/utils/LatencyPipe.scala 23:16]
    io_in_r_valid <= io_out_r_valid @[src/main/scala/bus/axi4/Delayer.scala 19:13]
    skip
    io_in_r_bits_data <= io_out_r_bits_data @[src/main/scala/bus/axi4/Delayer.scala 19:13]
    io_in_r_bits_last <= io_out_r_bits_last @[src/main/scala/bus/axi4/Delayer.scala 19:13]
    skip
    skip
    io_out_aw_valid <= io_out_aw_pipe.io_out_valid @[src/main/scala/bus/axi4/Delayer.scala 16:13]
    io_out_aw_bits_addr <= io_out_aw_pipe.io_out_bits_addr @[src/main/scala/bus/axi4/Delayer.scala 16:13]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    io_out_w_valid <= io_in_w_valid @[src/main/scala/bus/axi4/Delayer.scala 17:13]
    io_out_w_bits_data <= io_in_w_bits_data @[src/main/scala/bus/axi4/Delayer.scala 17:13]
    io_out_w_bits_strb <= io_in_w_bits_strb @[src/main/scala/bus/axi4/Delayer.scala 17:13]
    io_out_w_bits_last <= io_in_w_bits_last @[src/main/scala/bus/axi4/Delayer.scala 17:13]
    io_out_b_ready <= io_in_b_ready @[src/main/scala/bus/axi4/Delayer.scala 18:13]
    io_out_ar_valid <= io_out_ar_pipe.io_out_valid @[src/main/scala/bus/axi4/Delayer.scala 15:13]
    io_out_ar_bits_addr <= io_out_ar_pipe.io_out_bits_addr @[src/main/scala/bus/axi4/Delayer.scala 15:13]
    skip
    skip
    skip
    io_out_ar_bits_len <= io_out_ar_pipe.io_out_bits_len @[src/main/scala/bus/axi4/Delayer.scala 15:13]
    io_out_ar_bits_size <= io_out_ar_pipe.io_out_bits_size @[src/main/scala/bus/axi4/Delayer.scala 15:13]
    io_out_ar_bits_burst <= io_out_ar_pipe.io_out_bits_burst @[src/main/scala/bus/axi4/Delayer.scala 15:13]
    skip
    skip
    skip
    io_out_r_ready <= io_in_r_ready @[src/main/scala/bus/axi4/Delayer.scala 19:13]
    skip
    skip
    io_out_ar_pipe.io_in_valid <= io_in_ar_valid @[src/main/scala/utils/LatencyPipe.scala 23:16]
    io_out_ar_pipe.io_in_bits_addr <= io_in_ar_bits_addr @[src/main/scala/utils/LatencyPipe.scala 23:16]
    skip
    skip
    skip
    io_out_ar_pipe.io_in_bits_len <= io_in_ar_bits_len @[src/main/scala/utils/LatencyPipe.scala 23:16]
    io_out_ar_pipe.io_in_bits_size <= io_in_ar_bits_size @[src/main/scala/utils/LatencyPipe.scala 23:16]
    io_out_ar_pipe.io_in_bits_burst <= io_in_ar_bits_burst @[src/main/scala/utils/LatencyPipe.scala 23:16]
    skip
    skip
    skip
    io_out_ar_pipe.io_out_ready <= io_out_ar_ready @[src/main/scala/bus/axi4/Delayer.scala 15:13]
    skip
    skip
    io_out_aw_pipe.io_in_valid <= io_in_aw_valid @[src/main/scala/utils/LatencyPipe.scala 23:16]
    io_out_aw_pipe.io_in_bits_addr <= io_in_aw_bits_addr @[src/main/scala/utils/LatencyPipe.scala 23:16]
    skip
    skip
    skip
    io_out_aw_pipe.io_in_bits_len <= io_in_aw_bits_len @[src/main/scala/utils/LatencyPipe.scala 23:16]
    io_out_aw_pipe.io_in_bits_size <= io_in_aw_bits_size @[src/main/scala/utils/LatencyPipe.scala 23:16]
    io_out_aw_pipe.io_in_bits_burst <= io_in_aw_bits_burst @[src/main/scala/utils/LatencyPipe.scala 23:16]
    skip
    skip
    skip
    io_out_aw_pipe.io_out_ready <= io_out_aw_ready @[src/main/scala/bus/axi4/Delayer.scala 16:13]

  module SimpleBusCrossbar1toN_1 :
    input clock : Clock
    input reset : UInt<1>
    output io_in_req_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_in_req_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_in_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_in_req_bits_size : UInt<3> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_in_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_in_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_in_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_in_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_in_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_in_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_in_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_0_req_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_0_req_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_0_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_0_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_0_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_0_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_0_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_0_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_0_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_0_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_1_req_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_1_req_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_1_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_1_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_1_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_1_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_1_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_1_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_1_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_1_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_2_req_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_2_req_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_2_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_2_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_2_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_2_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_2_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_2_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_2_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_2_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_3_req_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_3_req_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_3_req_bits_addr : UInt<32> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_3_req_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_3_req_bits_wmask : UInt<8> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_3_req_bits_wdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    output io_out_3_resp_ready : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_3_resp_valid : UInt<1> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_3_resp_bits_cmd : UInt<4> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input io_out_3_resp_bits_rdata : UInt<64> @[src/main/scala/bus/simplebus/Crossbar.scala 26:14]
    input DISPLAY_ENABLE : UInt<1>

    reg state : UInt<2>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 32:22]
    node _outMatchVec_T = geq(io_in_req_bits_addr, UInt<31>("h40600000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:20]
    node _outMatchVec_T_1 = lt(io_in_req_bits_addr, UInt<31>("h40600010")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:42]
    node _outMatchVec_T_2 = and(_outMatchVec_T, _outMatchVec_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 37:34]
    node _outMatchVec_T_3 = geq(io_in_req_bits_addr, UInt<31>("h40000000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:20]
    node _outMatchVec_T_4 = lt(io_in_req_bits_addr, UInt<31>("h40001000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:42]
    node _outMatchVec_T_5 = and(_outMatchVec_T_3, _outMatchVec_T_4) @[src/main/scala/bus/simplebus/Crossbar.scala 37:34]
    node _outMatchVec_T_6 = geq(io_in_req_bits_addr, UInt<31>("h40004000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:20]
    node _outMatchVec_T_7 = lt(io_in_req_bits_addr, UInt<31>("h40005000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:42]
    node _outMatchVec_T_8 = and(_outMatchVec_T_6, _outMatchVec_T_7) @[src/main/scala/bus/simplebus/Crossbar.scala 37:34]
    node _outMatchVec_T_9 = geq(io_in_req_bits_addr, UInt<31>("h40003000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:20]
    node _outMatchVec_T_10 = lt(io_in_req_bits_addr, UInt<31>("h40004000")) @[src/main/scala/bus/simplebus/Crossbar.scala 37:42]
    node _outMatchVec_T_11 = and(_outMatchVec_T_9, _outMatchVec_T_10) @[src/main/scala/bus/simplebus/Crossbar.scala 37:34]
    node outMatchVec_3 = _outMatchVec_T_11 @[src/main/scala/bus/simplebus/Crossbar.scala 36:{28,28}]
    node _outSelVec_enc_T = mux(outMatchVec_3, UInt<4>("h8"), UInt<4>("h0")) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node outMatchVec_2 = _outMatchVec_T_8 @[src/main/scala/bus/simplebus/Crossbar.scala 36:{28,28}]
    node _outSelVec_enc_T_1 = mux(outMatchVec_2, UInt<4>("h4"), _outSelVec_enc_T) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node outMatchVec_1 = _outMatchVec_T_5 @[src/main/scala/bus/simplebus/Crossbar.scala 36:{28,28}]
    node _outSelVec_enc_T_2 = mux(outMatchVec_1, UInt<4>("h2"), _outSelVec_enc_T_1) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node outMatchVec_0 = _outMatchVec_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 36:{28,28}]
    node outSelVec_enc = mux(outMatchVec_0, UInt<4>("h1"), _outSelVec_enc_T_2) @[src/main/scala/chisel3/util/Mux.scala 50:70]
    node _outSelVec_T = bits(outSelVec_enc, 0, 0) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _outSelVec_T_1 = bits(outSelVec_enc, 1, 1) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _outSelVec_T_2 = bits(outSelVec_enc, 2, 2) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _outSelVec_T_3 = bits(outSelVec_enc, 3, 3) @[src/main/scala/chisel3/util/OneHot.scala 83:30]
    node _outSelRespVec_T = and(io_in_req_ready, io_in_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _outSelRespVec_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 41:57]
    node _outSelRespVec_T_2 = and(_outSelRespVec_T, _outSelRespVec_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 41:48]
    reg outSelRespVec_0 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), outSelRespVec_0) @[src/main/scala/bus/simplebus/Crossbar.scala 39:32]
    reg outSelRespVec_1 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), outSelRespVec_1) @[src/main/scala/bus/simplebus/Crossbar.scala 39:32]
    reg outSelRespVec_2 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), outSelRespVec_2) @[src/main/scala/bus/simplebus/Crossbar.scala 39:32]
    reg outSelRespVec_3 : UInt<1>, clock with :
      reset => (UInt<1>("h0"), outSelRespVec_3) @[src/main/scala/bus/simplebus/Crossbar.scala 39:32]
    node outSelVec_0 = _outSelVec_T @[src/main/scala/bus/simplebus/Crossbar.scala 38:{26,26}]
    node _GEN_0 = mux(_outSelRespVec_T_2, outSelVec_0, outSelRespVec_0) @[src/main/scala/bus/simplebus/Crossbar.scala 39:{32,32,32}]
    node outSelVec_1 = _outSelVec_T_1 @[src/main/scala/bus/simplebus/Crossbar.scala 38:{26,26}]
    node _GEN_1 = mux(_outSelRespVec_T_2, outSelVec_1, outSelRespVec_1) @[src/main/scala/bus/simplebus/Crossbar.scala 39:{32,32,32}]
    node outSelVec_2 = _outSelVec_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 38:{26,26}]
    node _GEN_2 = mux(_outSelRespVec_T_2, outSelVec_2, outSelRespVec_2) @[src/main/scala/bus/simplebus/Crossbar.scala 39:{32,32,32}]
    node outSelVec_3 = _outSelVec_T_3 @[src/main/scala/bus/simplebus/Crossbar.scala 38:{26,26}]
    node _GEN_3 = mux(_outSelRespVec_T_2, outSelVec_3, outSelRespVec_3) @[src/main/scala/bus/simplebus/Crossbar.scala 39:{32,32,32}]
    node reqInvalidAddr_lo = cat(outSelVec_1, outSelVec_0) @[src/main/scala/bus/simplebus/Crossbar.scala 42:54]
    node reqInvalidAddr_hi = cat(outSelVec_3, outSelVec_2) @[src/main/scala/bus/simplebus/Crossbar.scala 42:54]
    node _reqInvalidAddr_T = cat(reqInvalidAddr_hi, reqInvalidAddr_lo) @[src/main/scala/bus/simplebus/Crossbar.scala 42:54]
    node _reqInvalidAddr_T_1 = orr(_reqInvalidAddr_T) @[src/main/scala/bus/simplebus/Crossbar.scala 42:61]
    node _reqInvalidAddr_T_2 = eq(_reqInvalidAddr_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 42:43]
    node reqInvalidAddr = and(io_in_req_valid, _reqInvalidAddr_T_2) @[src/main/scala/bus/simplebus/Crossbar.scala 42:40]
    node enableDisplay = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T = and(UInt<1>("h1"), enableDisplay) @[src/main/scala/utils/Debug.scala 80:29]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node _T_1 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 46:13]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 46:13]
    node _T_3 = eq(reqInvalidAddr, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 49:10]
    node _T_4 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    node _T_5 = eq(_T_4, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    node _T_6 = eq(_T_3, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    node _T_7 = eq(UInt<2>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
    node _T_8 = and(io_in_req_ready, io_in_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_4 = mux(_T_8, UInt<2>("h1"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 32:22 53:{29,37}]
    node _GEN_5 = mux(reqInvalidAddr, UInt<2>("h2"), _GEN_4) @[src/main/scala/bus/simplebus/Crossbar.scala 54:{29,37}]
    node _T_9 = eq(UInt<2>("h1"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
    node _T_10 = and(io_in_resp_ready, io_in_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_6 = mux(_T_10, UInt<2>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 32:22 56:{42,50}]
    node _T_11 = eq(UInt<2>("h2"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
    node _T_12 = and(io_in_resp_ready, io_in_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _GEN_7 = mux(_T_12, UInt<2>("h0"), state) @[src/main/scala/bus/simplebus/Crossbar.scala 32:22 57:{43,51}]
    node _GEN_8 = mux(_T_11, _GEN_7, state) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18 32:22]
    node _GEN_9 = mux(_T_9, _GEN_6, _GEN_8) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
    node _GEN_10 = mux(_T_7, _GEN_5, _GEN_9) @[src/main/scala/bus/simplebus/Crossbar.scala 51:18]
    node _io_in_req_ready_T = mux(outSelVec_0, io_out_0_req_ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_1 = mux(outSelVec_1, io_out_1_req_ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_2 = mux(outSelVec_2, io_out_2_req_ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_3 = mux(outSelVec_3, io_out_3_req_ready, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_4 = or(_io_in_req_ready_T, _io_in_req_ready_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_5 = or(_io_in_req_ready_T_4, _io_in_req_ready_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_T_6 = or(_io_in_req_ready_T_5, _io_in_req_ready_T_3) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_req_ready_WIRE = _io_in_req_ready_T_6 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_in_req_ready_T_7 = or(_io_in_req_ready_WIRE, reqInvalidAddr) @[src/main/scala/bus/simplebus/Crossbar.scala 61:64]
    node _io_out_0_req_valid_T = and(outSelVec_0, io_in_req_valid) @[src/main/scala/bus/simplebus/Crossbar.scala 63:41]
    node _io_out_0_req_valid_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 63:69]
    node _io_out_0_req_valid_T_2 = and(_io_out_0_req_valid_T, _io_out_0_req_valid_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 63:60]
    node _io_out_1_req_valid_T = and(outSelVec_1, io_in_req_valid) @[src/main/scala/bus/simplebus/Crossbar.scala 63:41]
    node _io_out_1_req_valid_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 63:69]
    node _io_out_1_req_valid_T_2 = and(_io_out_1_req_valid_T, _io_out_1_req_valid_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 63:60]
    node _io_out_2_req_valid_T = and(outSelVec_2, io_in_req_valid) @[src/main/scala/bus/simplebus/Crossbar.scala 63:41]
    node _io_out_2_req_valid_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 63:69]
    node _io_out_2_req_valid_T_2 = and(_io_out_2_req_valid_T, _io_out_2_req_valid_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 63:60]
    node _io_out_3_req_valid_T = and(outSelVec_3, io_in_req_valid) @[src/main/scala/bus/simplebus/Crossbar.scala 63:41]
    node _io_out_3_req_valid_T_1 = eq(state, UInt<2>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 63:69]
    node _io_out_3_req_valid_T_2 = and(_io_out_3_req_valid_T, _io_out_3_req_valid_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 63:60]
    node _io_out_0_resp_ready_T = and(outSelRespVec_0, io_in_resp_ready) @[src/main/scala/bus/simplebus/Crossbar.scala 69:46]
    node _io_out_0_resp_ready_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/bus/simplebus/Crossbar.scala 69:75]
    node _io_out_0_resp_ready_T_2 = and(_io_out_0_resp_ready_T, _io_out_0_resp_ready_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 69:66]
    node _io_out_1_resp_ready_T = and(outSelRespVec_1, io_in_resp_ready) @[src/main/scala/bus/simplebus/Crossbar.scala 69:46]
    node _io_out_1_resp_ready_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/bus/simplebus/Crossbar.scala 69:75]
    node _io_out_1_resp_ready_T_2 = and(_io_out_1_resp_ready_T, _io_out_1_resp_ready_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 69:66]
    node _io_out_2_resp_ready_T = and(outSelRespVec_2, io_in_resp_ready) @[src/main/scala/bus/simplebus/Crossbar.scala 69:46]
    node _io_out_2_resp_ready_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/bus/simplebus/Crossbar.scala 69:75]
    node _io_out_2_resp_ready_T_2 = and(_io_out_2_resp_ready_T, _io_out_2_resp_ready_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 69:66]
    node _io_out_3_resp_ready_T = and(outSelRespVec_3, io_in_resp_ready) @[src/main/scala/bus/simplebus/Crossbar.scala 69:46]
    node _io_out_3_resp_ready_T_1 = eq(state, UInt<2>("h1")) @[src/main/scala/bus/simplebus/Crossbar.scala 69:75]
    node _io_out_3_resp_ready_T_2 = and(_io_out_3_resp_ready_T, _io_out_3_resp_ready_T_1) @[src/main/scala/bus/simplebus/Crossbar.scala 69:66]
    node _io_in_resp_valid_T = mux(outSelRespVec_0, io_out_0_resp_valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_1 = mux(outSelRespVec_1, io_out_1_resp_valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_2 = mux(outSelRespVec_2, io_out_2_resp_valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_3 = mux(outSelRespVec_3, io_out_3_resp_valid, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_4 = or(_io_in_resp_valid_T, _io_in_resp_valid_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_5 = or(_io_in_resp_valid_T_4, _io_in_resp_valid_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_6 = or(_io_in_resp_valid_T_5, _io_in_resp_valid_T_3) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_valid_T_7 = eq(state, UInt<2>("h2")) @[src/main/scala/bus/simplebus/Crossbar.scala 71:79]
    node _io_in_resp_valid_WIRE = _io_in_resp_valid_T_6 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_in_resp_valid_T_8 = or(_io_in_resp_valid_WIRE, _io_in_resp_valid_T_7) @[src/main/scala/bus/simplebus/Crossbar.scala 71:70]
    node _io_in_resp_bits_T = mux(outSelRespVec_0, io_out_0_resp_bits_rdata, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_1 = mux(outSelRespVec_1, io_out_1_resp_bits_rdata, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_2 = mux(outSelRespVec_2, io_out_2_resp_bits_rdata, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_3 = mux(outSelRespVec_3, io_out_3_resp_bits_rdata, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_4 = or(_io_in_resp_bits_T, _io_in_resp_bits_T_1) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_5 = or(_io_in_resp_bits_T_4, _io_in_resp_bits_T_2) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_6 = or(_io_in_resp_bits_T_5, _io_in_resp_bits_T_3) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_7 = mux(outSelRespVec_0, io_out_0_resp_bits_cmd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_8 = mux(outSelRespVec_1, io_out_1_resp_bits_cmd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_9 = mux(outSelRespVec_2, io_out_2_resp_bits_cmd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_10 = mux(outSelRespVec_3, io_out_3_resp_bits_cmd, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_11 = or(_io_in_resp_bits_T_7, _io_in_resp_bits_T_8) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_12 = or(_io_in_resp_bits_T_11, _io_in_resp_bits_T_9) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_resp_bits_T_13 = or(_io_in_resp_bits_T_12, _io_in_resp_bits_T_10) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node enableDisplay_1 = DISPLAY_ENABLE @[src/main/scala/utils/Debug.scala 40:33]
    node _T_13 = and(UInt<1>("h1"), enableDisplay_1) @[src/main/scala/utils/Debug.scala 80:29]
    node _T_14 = and(io_in_req_ready, io_in_req_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node _T_15 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 77:13]
    node _T_16 = eq(_T_15, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 77:13]
    node _T_17 = and(io_in_resp_ready, io_in_resp_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg c_2 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_2) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_4 = add(c_2, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_5 = tail(_c_T_4, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node _T_18 = asUInt(reset) @[src/main/scala/bus/simplebus/Crossbar.scala 80:13]
    node _T_19 = eq(_T_18, UInt<1>("h0")) @[src/main/scala/bus/simplebus/Crossbar.scala 80:13]
    node _outSelRespVec_WIRE_0 = UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 40:{40,40}]
    node _outSelRespVec_WIRE_1 = UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 40:{40,40}]
    node _outSelRespVec_WIRE_2 = UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 40:{40,40}]
    node _outSelRespVec_WIRE_3 = UInt<1>("h0") @[src/main/scala/bus/simplebus/Crossbar.scala 40:{40,40}]
    node _io_in_resp_bits_WIRE_2 = _io_in_resp_bits_T_13 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_in_resp_bits_WIRE_cmd = _io_in_resp_bits_WIRE_2 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_in_resp_bits_WIRE_1 = _io_in_resp_bits_T_6 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node _io_in_resp_bits_WIRE_rdata = _io_in_resp_bits_WIRE_1 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    io_in_req_ready <= _io_in_req_ready_T_7 @[src/main/scala/bus/simplebus/Crossbar.scala 61:19]
    io_in_resp_valid <= _io_in_resp_valid_T_8 @[src/main/scala/bus/simplebus/Crossbar.scala 71:20]
    io_in_resp_bits_cmd <= _io_in_resp_bits_WIRE_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 72:19]
    io_in_resp_bits_rdata <= _io_in_resp_bits_WIRE_rdata @[src/main/scala/bus/simplebus/Crossbar.scala 72:19]
    io_out_0_req_valid <= _io_out_0_req_valid_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 63:25]
    io_out_0_req_bits_addr <= io_in_req_bits_addr @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    skip
    io_out_0_req_bits_cmd <= io_in_req_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_0_req_bits_wmask <= io_in_req_bits_wmask @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_0_req_bits_wdata <= io_in_req_bits_wdata @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_0_resp_ready <= _io_out_0_resp_ready_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 69:26]
    io_out_1_req_valid <= _io_out_1_req_valid_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 63:25]
    io_out_1_req_bits_addr <= io_in_req_bits_addr @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    skip
    io_out_1_req_bits_cmd <= io_in_req_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_1_req_bits_wmask <= io_in_req_bits_wmask @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_1_req_bits_wdata <= io_in_req_bits_wdata @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_1_resp_ready <= _io_out_1_resp_ready_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 69:26]
    io_out_2_req_valid <= _io_out_2_req_valid_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 63:25]
    io_out_2_req_bits_addr <= io_in_req_bits_addr @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    skip
    io_out_2_req_bits_cmd <= io_in_req_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_2_req_bits_wmask <= io_in_req_bits_wmask @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_2_req_bits_wdata <= io_in_req_bits_wdata @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_2_resp_ready <= _io_out_2_resp_ready_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 69:26]
    io_out_3_req_valid <= _io_out_3_req_valid_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 63:25]
    io_out_3_req_bits_addr <= io_in_req_bits_addr @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    skip
    io_out_3_req_bits_cmd <= io_in_req_bits_cmd @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_3_req_bits_wmask <= io_in_req_bits_wmask @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_3_req_bits_wdata <= io_in_req_bits_wdata @[src/main/scala/bus/simplebus/Crossbar.scala 64:24]
    io_out_3_resp_ready <= _io_out_3_resp_ready_T_2 @[src/main/scala/bus/simplebus/Crossbar.scala 69:26]
    state <= mux(reset, UInt<2>("h0"), _GEN_10) @[src/main/scala/bus/simplebus/Crossbar.scala 32:{22,22}]
    outSelRespVec_0 <= mux(reset, _outSelRespVec_WIRE_0, _GEN_0) @[src/main/scala/bus/simplebus/Crossbar.scala 39:{32,32}]
    outSelRespVec_1 <= mux(reset, _outSelRespVec_WIRE_1, _GEN_1) @[src/main/scala/bus/simplebus/Crossbar.scala 39:{32,32}]
    outSelRespVec_2 <= mux(reset, _outSelRespVec_WIRE_2, _GEN_2) @[src/main/scala/bus/simplebus/Crossbar.scala 39:{32,32}]
    outSelRespVec_3 <= mux(reset, _outSelRespVec_WIRE_3, _GEN_3) @[src/main/scala/bus/simplebus/Crossbar.scala 39:{32,32}]
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_2 <= mux(reset, UInt<64>("h0"), _c_T_5) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(and(UInt<1>("h1"), reqInvalidAddr), _T), _T_2), UInt<1>("h1")), "crossbar access bad addr %x, time %d\n", io_in_req_bits_addr, c) : printf @[src/main/scala/bus/simplebus/Crossbar.scala 46:13]
    printf(clock, and(and(and(UInt<1>("h1"), _T_5), _T_6), UInt<1>("h1")), "Assertion failed: address decode error, bad addr = 0x%x\n\n    at Crossbar.scala:49 assert(!reqInvalidAddr, \"address decode error, bad addr = 0x%%%%x\\n\", addr)\n", io_in_req_bits_addr) : printf_1 @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    assert(clock, _T_3, and(and(UInt<1>("h1"), _T_5), UInt<1>("h1")), "") : assert @[src/main/scala/bus/simplebus/Crossbar.scala 49:9]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_14), _T_16), UInt<1>("h1")), "%d: xbar: outSelVec = Vec(%d, %d, %d, %d), outSel.req: addr = 0x%x, cmd = %d, size = %d, wmask = 0x%x, wdata = 0x%x\n", c_1, outSelVec_0, outSelVec_1, outSelVec_2, outSelVec_3, io_in_req_bits_addr, io_in_req_bits_cmd, io_in_req_bits_size, io_in_req_bits_wmask, io_in_req_bits_wdata) : printf_2 @[src/main/scala/bus/simplebus/Crossbar.scala 77:13]
    printf(clock, and(and(and(and(UInt<1>("h1"), _T_13), _T_17), _T_19), UInt<1>("h1")), "%d: xbar: outSelVec = Vec(%d, %d, %d, %d), outSel.resp: rdata = %x, cmd = %d\n", c_2, outSelVec_0, outSelVec_1, outSelVec_2, outSelVec_3, io_in_resp_bits_rdata, io_in_resp_bits_cmd) : printf_3 @[src/main/scala/bus/simplebus/Crossbar.scala 80:13]

  module AXI4UART :
    input clock : Clock
    input reset : UInt<1>
    output io_in_aw_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_aw_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_aw_bits_addr : UInt<32> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_w_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_w_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_w_bits_data : UInt<64> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_w_bits_strb : UInt<8> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_b_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_b_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_ar_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_ar_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_ar_bits_addr : UInt<32> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_r_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_r_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_r_bits_data : UInt<64> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_out_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_out_ch : UInt<8> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_in_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_extra_in_ch : UInt<8> @[src/main/scala/device/AXI4Slave.scala 28:14]

    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _r_busy_T = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _r_busy_T_1 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _r_busy_T_2 = and(_r_busy_T_1, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 70:52]
    reg r_busy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_busy) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_0 = mux(_r_busy_T_2, UInt<1>("h0"), r_busy) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_1 = mux(_r_busy_T, UInt<1>("h1"), _GEN_0) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _io_in_ar_ready_T = eq(r_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 71:32]
    node _io_in_ar_ready_T_1 = or(io_in_r_ready, _io_in_ar_ready_T) @[src/main/scala/device/AXI4Slave.scala 71:29]
    node _ren_T = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg ren_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ren_REG) @[src/main/scala/device/AXI4Slave.scala 73:17]
    node _ren_T_1 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _ren_T_2 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:61]
    node _ren_T_3 = and(_ren_T_1, _ren_T_2) @[src/main/scala/device/AXI4Slave.scala 73:58]
    node _ren_T_4 = or(ren_REG, _ren_T_3) @[src/main/scala/device/AXI4Slave.scala 73:44]
    node _io_in_r_valid_T = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_r_valid_T_1 = or(_io_in_r_valid_T, r_busy) @[src/main/scala/device/AXI4Slave.scala 74:50]
    node ren = _ren_T_4 @[src/main/scala/device/AXI4Slave.scala 38:17 73:7]
    node _io_in_r_valid_T_2 = and(ren, _io_in_r_valid_T_1) @[src/main/scala/device/AXI4Slave.scala 74:35]
    node _io_in_r_valid_T_3 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg io_in_r_valid_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_in_r_valid_r) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_2 = mux(_io_in_r_valid_T_3, UInt<1>("h0"), io_in_r_valid_r) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_3 = mux(_io_in_r_valid_T_2, UInt<1>("h1"), _GEN_2) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _w_busy_T = and(io_in_aw_ready, io_in_aw_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _w_busy_T_1 = and(io_in_b_ready, io_in_b_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg w_busy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), w_busy) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_4 = mux(_w_busy_T_1, UInt<1>("h0"), w_busy) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_5 = mux(_w_busy_T, UInt<1>("h1"), _GEN_4) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _io_in_aw_ready_T = eq(w_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 94:18]
    node _io_in_w_ready_T = or(io_in_aw_valid, w_busy) @[src/main/scala/device/AXI4Slave.scala 95:30]
    node _io_in_b_valid_T = and(io_in_w_ready, io_in_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_b_valid_T_1 = and(_io_in_b_valid_T, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 97:41]
    node _io_in_b_valid_T_2 = and(io_in_b_ready, io_in_b_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg io_in_b_valid_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_in_b_valid_r) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_6 = mux(_io_in_b_valid_T_2, UInt<1>("h0"), io_in_b_valid_r) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_7 = mux(_io_in_b_valid_T_1, UInt<1>("h1"), _GEN_6) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    skip
    reg txfifo : UInt<32>, clock with :
      reset => (UInt<1>("h0"), txfifo) @[src/main/scala/device/AXI4UART.scala 29:19]
    reg stat : UInt<32>, clock with :
      reset => (UInt<1>("h0"), stat) @[src/main/scala/device/AXI4UART.scala 30:21]
    reg ctrl : UInt<32>, clock with :
      reset => (UInt<1>("h0"), ctrl) @[src/main/scala/device/AXI4UART.scala 31:21]
    node waddr = io_in_aw_bits_addr @[src/main/scala/device/AXI4Slave.scala 77:19 89:13]
    node _io_extra_out_valid_T = bits(waddr, 3, 0) @[src/main/scala/device/AXI4UART.scala 33:35]
    node _io_extra_out_valid_T_1 = eq(_io_extra_out_valid_T, UInt<3>("h4")) @[src/main/scala/device/AXI4UART.scala 33:41]
    node _io_extra_out_valid_T_2 = and(io_in_w_ready, io_in_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_extra_out_valid_T_3 = and(_io_extra_out_valid_T_1, _io_extra_out_valid_T_2) @[src/main/scala/device/AXI4UART.scala 33:49]
    node _io_extra_out_ch_T = bits(io_in_w_bits_data, 7, 0) @[src/main/scala/device/AXI4UART.scala 34:40]
    node raddr = io_in_ar_bits_addr @[src/main/scala/device/AXI4Slave.scala 37:19 66:13]
    node _io_extra_in_valid_T = bits(raddr, 3, 0) @[src/main/scala/device/AXI4UART.scala 35:34]
    node _io_extra_in_valid_T_1 = eq(_io_extra_in_valid_T, UInt<1>("h0")) @[src/main/scala/device/AXI4UART.scala 35:40]
    node _io_extra_in_valid_T_2 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_extra_in_valid_T_3 = and(_io_extra_in_valid_T_1, _io_extra_in_valid_T_2) @[src/main/scala/device/AXI4UART.scala 35:48]
    node _T = bits(raddr, 3, 0) @[src/main/scala/device/AXI4UART.scala 44:33]
    node _T_1 = bits(waddr, 3, 0) @[src/main/scala/device/AXI4UART.scala 45:10]
    node _T_2 = and(io_in_w_ready, io_in_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_3 = bits(io_in_w_bits_data, 31, 0) @[src/main/scala/device/AXI4UART.scala 45:42]
    node _T_4 = bits(waddr, 2, 0) @[src/main/scala/device/AXI4UART.scala 45:85]
    node _T_5 = dshr(io_in_w_bits_strb, _T_4) @[src/main/scala/device/AXI4UART.scala 45:77]
    node _T_6 = bits(_T_5, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_7 = bits(_T_5, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_8 = bits(_T_5, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_9 = bits(_T_5, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_10 = bits(_T_5, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_11 = bits(_T_5, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_12 = bits(_T_5, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_13 = bits(_T_5, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_14 = bits(_T_6, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_15 = mux(_T_14, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_16 = bits(_T_7, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_17 = mux(_T_16, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_18 = bits(_T_8, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_19 = mux(_T_18, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_20 = bits(_T_9, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_21 = mux(_T_20, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_22 = bits(_T_10, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_23 = mux(_T_22, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_24 = bits(_T_11, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_25 = mux(_T_24, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_26 = bits(_T_12, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_27 = mux(_T_26, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_28 = bits(_T_13, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_29 = mux(_T_28, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node lo_lo = cat(_T_17, _T_15) @[src/main/scala/utils/BitUtils.scala 27:26]
    node lo_hi = cat(_T_21, _T_19) @[src/main/scala/utils/BitUtils.scala 27:26]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi_lo = cat(_T_25, _T_23) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi_hi = cat(_T_29, _T_27) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi = cat(hi_hi, hi_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _T_30 = cat(hi, lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _T_31 = bits(_T_30, 31, 0) @[src/main/scala/device/AXI4UART.scala 45:92]
    node _io_in_r_bits_data_T = eq(UInt<1>("h0"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_1 = eq(UInt<3>("h4"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_2 = eq(UInt<4>("h8"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_3 = eq(UInt<4>("hc"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_4 = mux(_io_in_r_bits_data_T, io_extra_in_ch, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_5 = mux(_io_in_r_bits_data_T_1, txfifo, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_6 = mux(_io_in_r_bits_data_T_2, stat, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_7 = mux(_io_in_r_bits_data_T_3, ctrl, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_8 = or(_io_in_r_bits_data_T_4, _io_in_r_bits_data_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_9 = or(_io_in_r_bits_data_T_8, _io_in_r_bits_data_T_6) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_10 = or(_io_in_r_bits_data_T_9, _io_in_r_bits_data_T_7) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_32 = eq(_T_1, UInt<3>("h4")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_33 = and(_T_2, _T_32) @[src/main/scala/utils/RegMap.scala 32:32]
    node _txfifo_T = and(_T_3, _T_31) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _txfifo_T_1 = not(_T_31) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _txfifo_T_2 = and(txfifo, _txfifo_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _txfifo_T_3 = or(_txfifo_T, _txfifo_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_8 = mux(_T_33, _txfifo_T_3, txfifo) @[src/main/scala/device/AXI4UART.scala 29:19 src/main/scala/utils/RegMap.scala 32:{48,52}]
    node _T_34 = eq(_T_1, UInt<4>("h8")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_35 = and(_T_2, _T_34) @[src/main/scala/utils/RegMap.scala 32:32]
    node _stat_T = and(_T_3, _T_31) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _stat_T_1 = not(_T_31) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _stat_T_2 = and(stat, _stat_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _stat_T_3 = or(_stat_T, _stat_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_9 = mux(_T_35, _stat_T_3, stat) @[src/main/scala/device/AXI4UART.scala 30:21 src/main/scala/utils/RegMap.scala 32:{48,52}]
    node _T_36 = eq(_T_1, UInt<4>("hc")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_37 = and(_T_2, _T_36) @[src/main/scala/utils/RegMap.scala 32:32]
    node _ctrl_T = and(_T_3, _T_31) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _ctrl_T_1 = not(_T_31) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _ctrl_T_2 = and(ctrl, _ctrl_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _ctrl_T_3 = or(_ctrl_T, _ctrl_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_10 = mux(_T_37, _ctrl_T_3, ctrl) @[src/main/scala/device/AXI4UART.scala 31:21 src/main/scala/utils/RegMap.scala 32:{48,52}]
    node _io_in_r_bits_data_WIRE = _io_in_r_bits_data_T_10 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    io_in_aw_ready <= _io_in_aw_ready_T @[src/main/scala/device/AXI4Slave.scala 94:15]
    io_in_w_ready <= _io_in_w_ready_T @[src/main/scala/device/AXI4Slave.scala 95:15]
    io_in_b_valid <= io_in_b_valid_r @[src/main/scala/device/AXI4Slave.scala 97:14]
    skip
    io_in_ar_ready <= _io_in_ar_ready_T_1 @[src/main/scala/device/AXI4Slave.scala 71:15]
    io_in_r_valid <= io_in_r_valid_r @[src/main/scala/device/AXI4Slave.scala 74:14]
    skip
    io_in_r_bits_data <= pad(_io_in_r_bits_data_WIRE, 64) @[src/main/scala/utils/RegMap.scala 30:11]
    io_extra_out_valid <= _io_extra_out_valid_T_3 @[src/main/scala/device/AXI4UART.scala 33:26]
    io_extra_out_ch <= _io_extra_out_ch_T @[src/main/scala/device/AXI4UART.scala 34:23]
    io_extra_in_valid <= _io_extra_in_valid_T_3 @[src/main/scala/device/AXI4UART.scala 35:25]
    r_busy <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    ren_REG <= mux(reset, UInt<1>("h0"), _ren_T) @[src/main/scala/device/AXI4Slave.scala 73:{17,17,17}]
    io_in_r_valid_r <= mux(reset, UInt<1>("h0"), _GEN_3) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    w_busy <= mux(reset, UInt<1>("h0"), _GEN_5) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    io_in_b_valid_r <= mux(reset, UInt<1>("h0"), _GEN_7) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    skip
    txfifo <= _GEN_8
    stat <= mux(reset, UInt<32>("h1"), _GEN_9) @[src/main/scala/device/AXI4UART.scala 30:{21,21}]
    ctrl <= mux(reset, UInt<32>("h0"), _GEN_10) @[src/main/scala/device/AXI4UART.scala 31:{21,21}]

  module AXI4Flash :
    input clock : Clock
    input reset : UInt<1>
    output io_in_aw_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_aw_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_w_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_w_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_b_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_b_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_ar_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_ar_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_ar_bits_addr : UInt<32> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_r_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_r_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_r_bits_data : UInt<64> @[src/main/scala/device/AXI4Slave.scala 28:14]

    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _r_busy_T = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _r_busy_T_1 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _r_busy_T_2 = and(_r_busy_T_1, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 70:52]
    reg r_busy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_busy) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_0 = mux(_r_busy_T_2, UInt<1>("h0"), r_busy) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_1 = mux(_r_busy_T, UInt<1>("h1"), _GEN_0) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _io_in_ar_ready_T = eq(r_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 71:32]
    node _io_in_ar_ready_T_1 = or(io_in_r_ready, _io_in_ar_ready_T) @[src/main/scala/device/AXI4Slave.scala 71:29]
    node _ren_T = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg ren_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ren_REG) @[src/main/scala/device/AXI4Slave.scala 73:17]
    node _ren_T_1 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _ren_T_2 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:61]
    node _ren_T_3 = and(_ren_T_1, _ren_T_2) @[src/main/scala/device/AXI4Slave.scala 73:58]
    node _ren_T_4 = or(ren_REG, _ren_T_3) @[src/main/scala/device/AXI4Slave.scala 73:44]
    node _io_in_r_valid_T = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_r_valid_T_1 = or(_io_in_r_valid_T, r_busy) @[src/main/scala/device/AXI4Slave.scala 74:50]
    node ren = _ren_T_4 @[src/main/scala/device/AXI4Slave.scala 38:17 73:7]
    node _io_in_r_valid_T_2 = and(ren, _io_in_r_valid_T_1) @[src/main/scala/device/AXI4Slave.scala 74:35]
    node _io_in_r_valid_T_3 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg io_in_r_valid_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_in_r_valid_r) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_2 = mux(_io_in_r_valid_T_3, UInt<1>("h0"), io_in_r_valid_r) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_3 = mux(_io_in_r_valid_T_2, UInt<1>("h1"), _GEN_2) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _w_busy_T = and(io_in_aw_ready, io_in_aw_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _w_busy_T_1 = and(io_in_b_ready, io_in_b_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg w_busy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), w_busy) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_4 = mux(_w_busy_T_1, UInt<1>("h0"), w_busy) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_5 = mux(_w_busy_T, UInt<1>("h1"), _GEN_4) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _io_in_aw_ready_T = eq(w_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 94:18]
    node _io_in_w_ready_T = or(io_in_aw_valid, w_busy) @[src/main/scala/device/AXI4Slave.scala 95:30]
    node _io_in_b_valid_T = and(io_in_w_ready, io_in_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_b_valid_T_1 = and(_io_in_b_valid_T, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 97:41]
    node _io_in_b_valid_T_2 = and(io_in_b_ready, io_in_b_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg io_in_b_valid_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_in_b_valid_r) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_6 = mux(_io_in_b_valid_T_2, UInt<1>("h0"), io_in_b_valid_r) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_7 = mux(_io_in_b_valid_T_1, UInt<1>("h1"), _GEN_6) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node raddr = io_in_ar_bits_addr @[src/main/scala/device/AXI4Slave.scala 37:19 66:13]
    node _T = bits(raddr, 12, 0) @[src/main/scala/device/AXI4Flash.scala 35:35]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _rdata_T = eq(UInt<1>("h0"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_1 = eq(UInt<3>("h4"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_2 = eq(UInt<4>("h8"), _T) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _rdata_T_3 = mux(_rdata_T, UInt<21>("h10029b"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_4 = mux(_rdata_T_1, UInt<25>("h1f29293"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_5 = mux(_rdata_T_2, UInt<18>("h28067"), UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_6 = or(_rdata_T_3, _rdata_T_4) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_T_7 = or(_rdata_T_6, _rdata_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _rdata_WIRE = _rdata_T_7 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    node rdata = pad(_rdata_WIRE, 64) @[src/main/scala/device/AXI4Flash.scala 37:19 src/main/scala/utils/RegMap.scala 30:11]
    node _io_in_r_bits_data_T = bits(rdata, 31, 0) @[src/main/scala/device/AXI4Flash.scala 41:52]
    node _io_in_r_bits_data_T_1 = cat(_io_in_r_bits_data_T, _io_in_r_bits_data_T) @[src/main/scala/device/AXI4Flash.scala 41:43]
    reg io_in_r_bits_data_REG : UInt<64>, clock with :
      reset => (UInt<1>("h0"), io_in_r_bits_data_REG) @[src/main/scala/device/AXI4Flash.scala 41:38]
    reg io_in_r_bits_data_r : UInt<64>, clock with :
      reset => (UInt<1>("h0"), io_in_r_bits_data_r) @[src/main/scala/device/AXI4Flash.scala 41:30]
    node _GEN_8 = mux(ren, io_in_r_bits_data_REG, io_in_r_bits_data_r) @[src/main/scala/device/AXI4Flash.scala 41:{30,30,30}]
    io_in_aw_ready <= _io_in_aw_ready_T @[src/main/scala/device/AXI4Slave.scala 94:15]
    io_in_w_ready <= _io_in_w_ready_T @[src/main/scala/device/AXI4Slave.scala 95:15]
    io_in_b_valid <= io_in_b_valid_r @[src/main/scala/device/AXI4Slave.scala 97:14]
    skip
    io_in_ar_ready <= _io_in_ar_ready_T_1 @[src/main/scala/device/AXI4Slave.scala 71:15]
    io_in_r_valid <= io_in_r_valid_r @[src/main/scala/device/AXI4Slave.scala 74:14]
    skip
    io_in_r_bits_data <= io_in_r_bits_data_r @[src/main/scala/device/AXI4Flash.scala 41:18]
    r_busy <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    ren_REG <= mux(reset, UInt<1>("h0"), _ren_T) @[src/main/scala/device/AXI4Slave.scala 73:{17,17,17}]
    io_in_r_valid_r <= mux(reset, UInt<1>("h0"), _GEN_3) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    w_busy <= mux(reset, UInt<1>("h0"), _GEN_5) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    io_in_b_valid_r <= mux(reset, UInt<1>("h0"), _GEN_7) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    io_in_r_bits_data_REG <= _io_in_r_bits_data_T_1 @[src/main/scala/device/AXI4Flash.scala 41:38]
    io_in_r_bits_data_r <= _GEN_8

  module AXI4MeipGen :
    input clock : Clock
    input reset : UInt<1>
    output io_in_aw_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_aw_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_aw_bits_addr : UInt<32> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_w_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_w_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_w_bits_data : UInt<64> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_w_bits_strb : UInt<8> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_b_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_b_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_ar_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_ar_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_r_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_r_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_r_bits_data : UInt<64> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_meip : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]

    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _r_busy_T = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _r_busy_T_1 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _r_busy_T_2 = and(_r_busy_T_1, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 70:52]
    reg r_busy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_busy) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_0 = mux(_r_busy_T_2, UInt<1>("h0"), r_busy) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_1 = mux(_r_busy_T, UInt<1>("h1"), _GEN_0) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _io_in_ar_ready_T = eq(r_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 71:32]
    node _io_in_ar_ready_T_1 = or(io_in_r_ready, _io_in_ar_ready_T) @[src/main/scala/device/AXI4Slave.scala 71:29]
    node _ren_T = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg ren_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ren_REG) @[src/main/scala/device/AXI4Slave.scala 73:17]
    node _ren_T_1 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _ren_T_2 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:61]
    node _ren_T_3 = and(_ren_T_1, _ren_T_2) @[src/main/scala/device/AXI4Slave.scala 73:58]
    node _ren_T_4 = or(ren_REG, _ren_T_3) @[src/main/scala/device/AXI4Slave.scala 73:44]
    node _io_in_r_valid_T = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_r_valid_T_1 = or(_io_in_r_valid_T, r_busy) @[src/main/scala/device/AXI4Slave.scala 74:50]
    node ren = _ren_T_4 @[src/main/scala/device/AXI4Slave.scala 38:17 73:7]
    node _io_in_r_valid_T_2 = and(ren, _io_in_r_valid_T_1) @[src/main/scala/device/AXI4Slave.scala 74:35]
    node _io_in_r_valid_T_3 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg io_in_r_valid_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_in_r_valid_r) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_2 = mux(_io_in_r_valid_T_3, UInt<1>("h0"), io_in_r_valid_r) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_3 = mux(_io_in_r_valid_T_2, UInt<1>("h1"), _GEN_2) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _w_busy_T = and(io_in_aw_ready, io_in_aw_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _w_busy_T_1 = and(io_in_b_ready, io_in_b_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg w_busy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), w_busy) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_4 = mux(_w_busy_T_1, UInt<1>("h0"), w_busy) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_5 = mux(_w_busy_T, UInt<1>("h1"), _GEN_4) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _io_in_aw_ready_T = eq(w_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 94:18]
    node _io_in_w_ready_T = or(io_in_aw_valid, w_busy) @[src/main/scala/device/AXI4Slave.scala 95:30]
    node _io_in_b_valid_T = and(io_in_w_ready, io_in_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_b_valid_T_1 = and(_io_in_b_valid_T, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 97:41]
    node _io_in_b_valid_T_2 = and(io_in_b_ready, io_in_b_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg io_in_b_valid_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_in_b_valid_r) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_6 = mux(_io_in_b_valid_T_2, UInt<1>("h0"), io_in_b_valid_r) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_7 = mux(_io_in_b_valid_T_1, UInt<1>("h1"), _GEN_6) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    reg meip : UInt<1>, clock with :
      reset => (UInt<1>("h0"), meip) @[src/main/scala/sim/MeipGen.scala 31:21]
    skip
    skip
    node waddr = io_in_aw_bits_addr @[src/main/scala/device/AXI4Slave.scala 77:19 89:13]
    node _T_1 = bits(waddr, 3, 0) @[src/main/scala/sim/MeipGen.scala 37:35]
    node _T_2 = and(io_in_w_ready, io_in_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_3 = bits(io_in_w_bits_data, 0, 0) @[src/main/scala/sim/MeipGen.scala 39:48]
    node _T_4 = bits(io_in_w_bits_strb, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_5 = bits(io_in_w_bits_strb, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_6 = bits(io_in_w_bits_strb, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_7 = bits(io_in_w_bits_strb, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_8 = bits(io_in_w_bits_strb, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_9 = bits(io_in_w_bits_strb, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_10 = bits(io_in_w_bits_strb, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_11 = bits(io_in_w_bits_strb, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_12 = bits(_T_4, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_13 = mux(_T_12, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_14 = bits(_T_5, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_15 = mux(_T_14, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_16 = bits(_T_6, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_17 = mux(_T_16, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_18 = bits(_T_7, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_19 = mux(_T_18, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_20 = bits(_T_8, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_21 = mux(_T_20, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_22 = bits(_T_9, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_23 = mux(_T_22, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_24 = bits(_T_10, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_25 = mux(_T_24, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_26 = bits(_T_11, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_27 = mux(_T_26, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node lo_lo = cat(_T_15, _T_13) @[src/main/scala/utils/BitUtils.scala 27:26]
    node lo_hi = cat(_T_19, _T_17) @[src/main/scala/utils/BitUtils.scala 27:26]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi_lo = cat(_T_23, _T_21) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi_hi = cat(_T_27, _T_25) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi = cat(hi_hi, hi_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _T_28 = cat(hi, lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _T_29 = bits(_T_28, 0, 0) @[src/main/scala/sim/MeipGen.scala 39:79]
    skip
    node _T_30 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_31 = and(_T_2, _T_30) @[src/main/scala/utils/RegMap.scala 32:32]
    node _meip_T = and(_T_3, _T_29) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _meip_T_1 = not(_T_29) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _meip_T_2 = and(meip, _meip_T_1) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _meip_T_3 = or(_meip_T, _meip_T_2) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_8 = mux(_T_31, _meip_T_3, meip) @[src/main/scala/sim/MeipGen.scala 31:21 src/main/scala/utils/RegMap.scala 32:{48,52}]
    io_in_aw_ready <= _io_in_aw_ready_T @[src/main/scala/device/AXI4Slave.scala 94:15]
    io_in_w_ready <= _io_in_w_ready_T @[src/main/scala/device/AXI4Slave.scala 95:15]
    io_in_b_valid <= io_in_b_valid_r @[src/main/scala/device/AXI4Slave.scala 97:14]
    skip
    io_in_ar_ready <= _io_in_ar_ready_T_1 @[src/main/scala/device/AXI4Slave.scala 71:15]
    io_in_r_valid <= io_in_r_valid_r @[src/main/scala/device/AXI4Slave.scala 74:14]
    skip
    io_in_r_bits_data <= pad(meip, 64) @[src/main/scala/utils/RegMap.scala 30:11]
    io_extra_meip <= meip @[src/main/scala/sim/MeipGen.scala 41:21]
    r_busy <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    ren_REG <= mux(reset, UInt<1>("h0"), _ren_T) @[src/main/scala/device/AXI4Slave.scala 73:{17,17,17}]
    io_in_r_valid_r <= mux(reset, UInt<1>("h0"), _GEN_3) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    w_busy <= mux(reset, UInt<1>("h0"), _GEN_5) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    io_in_b_valid_r <= mux(reset, UInt<1>("h0"), _GEN_7) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    meip <= mux(reset, UInt<1>("h0"), _GEN_8) @[src/main/scala/sim/MeipGen.scala 31:{21,21}]

  module AXI4DMA :
    input clock : Clock
    input reset : UInt<1>
    output io_in_aw_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_aw_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_aw_bits_addr : UInt<32> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_w_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_w_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_w_bits_data : UInt<64> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_w_bits_strb : UInt<8> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_b_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_b_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_ar_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_ar_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_ar_bits_addr : UInt<32> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_in_r_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_r_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_in_r_bits_data : UInt<64> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_extra_dma_aw_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_dma_aw_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_dma_aw_bits_addr : UInt<32> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_dma_aw_bits_len : UInt<8> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_dma_aw_bits_size : UInt<3> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_extra_dma_w_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_dma_w_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_dma_w_bits_data : UInt<64> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_dma_w_bits_strb : UInt<8> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_dma_w_bits_last : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_dma_b_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_extra_dma_b_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_extra_dma_ar_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_dma_ar_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_dma_ar_bits_addr : UInt<32> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_dma_ar_bits_len : UInt<8> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_dma_ar_bits_size : UInt<3> @[src/main/scala/device/AXI4Slave.scala 28:14]
    output io_extra_dma_r_ready : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_extra_dma_r_valid : UInt<1> @[src/main/scala/device/AXI4Slave.scala 28:14]
    input io_extra_dma_r_bits_data : UInt<64> @[src/main/scala/device/AXI4Slave.scala 28:14]

    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    node _r_busy_T = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _r_busy_T_1 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _r_busy_T_2 = and(_r_busy_T_1, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 70:52]
    reg r_busy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), r_busy) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_0 = mux(_r_busy_T_2, UInt<1>("h0"), r_busy) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_1 = mux(_r_busy_T, UInt<1>("h1"), _GEN_0) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _io_in_ar_ready_T = eq(r_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 71:32]
    node _io_in_ar_ready_T_1 = or(io_in_r_ready, _io_in_ar_ready_T) @[src/main/scala/device/AXI4Slave.scala 71:29]
    node _ren_T = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg ren_REG : UInt<1>, clock with :
      reset => (UInt<1>("h0"), ren_REG) @[src/main/scala/device/AXI4Slave.scala 73:17]
    node _ren_T_1 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _ren_T_2 = eq(UInt<1>("h1"), UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 73:61]
    node _ren_T_3 = and(_ren_T_1, _ren_T_2) @[src/main/scala/device/AXI4Slave.scala 73:58]
    node _ren_T_4 = or(ren_REG, _ren_T_3) @[src/main/scala/device/AXI4Slave.scala 73:44]
    node _io_in_r_valid_T = and(io_in_ar_ready, io_in_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_r_valid_T_1 = or(_io_in_r_valid_T, r_busy) @[src/main/scala/device/AXI4Slave.scala 74:50]
    node ren = _ren_T_4 @[src/main/scala/device/AXI4Slave.scala 38:17 73:7]
    node _io_in_r_valid_T_2 = and(ren, _io_in_r_valid_T_1) @[src/main/scala/device/AXI4Slave.scala 74:35]
    node _io_in_r_valid_T_3 = and(io_in_r_ready, io_in_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg io_in_r_valid_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_in_r_valid_r) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_2 = mux(_io_in_r_valid_T_3, UInt<1>("h0"), io_in_r_valid_r) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_3 = mux(_io_in_r_valid_T_2, UInt<1>("h1"), _GEN_2) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _w_busy_T = and(io_in_aw_ready, io_in_aw_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _w_busy_T_1 = and(io_in_b_ready, io_in_b_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg w_busy : UInt<1>, clock with :
      reset => (UInt<1>("h0"), w_busy) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_4 = mux(_w_busy_T_1, UInt<1>("h0"), w_busy) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_5 = mux(_w_busy_T, UInt<1>("h1"), _GEN_4) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    node _io_in_aw_ready_T = eq(w_busy, UInt<1>("h0")) @[src/main/scala/device/AXI4Slave.scala 94:18]
    node _io_in_w_ready_T = or(io_in_aw_valid, w_busy) @[src/main/scala/device/AXI4Slave.scala 95:30]
    node _io_in_b_valid_T = and(io_in_w_ready, io_in_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _io_in_b_valid_T_1 = and(_io_in_b_valid_T, UInt<1>("h1")) @[src/main/scala/device/AXI4Slave.scala 97:41]
    node _io_in_b_valid_T_2 = and(io_in_b_ready, io_in_b_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg io_in_b_valid_r : UInt<1>, clock with :
      reset => (UInt<1>("h0"), io_in_b_valid_r) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_6 = mux(_io_in_b_valid_T_2, UInt<1>("h0"), io_in_b_valid_r) @[src/main/scala/utils/StopWatch.scala 26:19 24:20 26:23]
    node _GEN_7 = mux(_io_in_b_valid_T_1, UInt<1>("h1"), _GEN_6) @[src/main/scala/utils/StopWatch.scala 27:{20,24}]
    reg dest : UInt<32>, clock with :
      reset => (UInt<1>("h0"), dest) @[src/main/scala/device/AXI4DMA.scala 34:17]
    reg src : UInt<32>, clock with :
      reset => (UInt<1>("h0"), src) @[src/main/scala/device/AXI4DMA.scala 35:16]
    reg len : UInt<32>, clock with :
      reset => (UInt<1>("h0"), len) @[src/main/scala/device/AXI4DMA.scala 36:20]
    reg data : UInt<32>, clock with :
      reset => (UInt<1>("h0"), data) @[src/main/scala/device/AXI4DMA.scala 39:17]
    reg state : UInt<3>, clock with :
      reset => (UInt<1>("h0"), state) @[src/main/scala/device/AXI4DMA.scala 42:22]
    node _T = eq(state, UInt<3>("h0")) @[src/main/scala/device/AXI4DMA.scala 52:15]
    node _T_1 = neq(len, UInt<1>("h0")) @[src/main/scala/device/AXI4DMA.scala 52:33]
    node _T_2 = and(_T, _T_1) @[src/main/scala/device/AXI4DMA.scala 52:26]
    node _GEN_8 = mux(_T_2, UInt<3>("h1"), state) @[src/main/scala/device/AXI4DMA.scala 42:22 52:{42,50}]
    node _T_3 = eq(state, UInt<3>("h1")) @[src/main/scala/device/AXI4DMA.scala 53:15]
    node _T_4 = and(io_extra_dma_ar_ready, io_extra_dma_ar_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_5 = and(_T_3, _T_4) @[src/main/scala/device/AXI4DMA.scala 53:30]
    node _GEN_9 = mux(_T_5, UInt<3>("h2"), _GEN_8) @[src/main/scala/device/AXI4DMA.scala 53:{46,54}]
    node _T_6 = eq(state, UInt<3>("h2")) @[src/main/scala/device/AXI4DMA.scala 54:15]
    node _T_7 = and(io_extra_dma_r_ready, io_extra_dma_r_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_8 = and(_T_6, _T_7) @[src/main/scala/device/AXI4DMA.scala 54:36]
    node _data_WIRE_1 = io_extra_dma_r_bits_data @[src/main/scala/device/AXI4DMA.scala 55:{37,37}]
    node _data_T = bits(_data_WIRE_1, 31, 0) @[src/main/scala/device/AXI4DMA.scala 55:37]
    node _data_T_1 = bits(_data_WIRE_1, 63, 32) @[src/main/scala/device/AXI4DMA.scala 55:37]
    node _data_T_2 = bits(src, 2, 2) @[src/main/scala/device/AXI4DMA.scala 55:74]
    node _data_WIRE__0 = _data_T @[src/main/scala/device/AXI4DMA.scala 55:{37,37}]
    node _GEN_10 = validif(eq(UInt<1>("h0"), _data_T_2), _data_WIRE__0) @[src/main/scala/device/AXI4DMA.scala 55:{10,10}]
    node _data_WIRE__1 = _data_T_1 @[src/main/scala/device/AXI4DMA.scala 55:{37,37}]
    node _GEN_11 = mux(eq(UInt<1>("h1"), _data_T_2), _data_WIRE__1, _GEN_10) @[src/main/scala/device/AXI4DMA.scala 55:{10,10}]
    node _data_WIRE_data_T_2 = _GEN_11 @[src/main/scala/device/AXI4DMA.scala 55:10]
    node _GEN_12 = mux(_T_8, _data_WIRE_data_T_2, data) @[src/main/scala/device/AXI4DMA.scala 54:51 55:10 39:17]
    node _GEN_13 = mux(_T_8, UInt<3>("h3"), _GEN_9) @[src/main/scala/device/AXI4DMA.scala 54:51 56:11]
    node _awAck_T = and(io_extra_dma_aw_ready, io_extra_dma_aw_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    reg awAck : UInt<1>, clock with :
      reset => (UInt<1>("h0"), awAck) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _GEN_14 = mux(_awAck_T, UInt<1>("h1"), awAck) @[src/main/scala/utils/StopWatch.scala 24:20 30:{20,24}]
    node _wSend_T = and(io_extra_dma_aw_ready, io_extra_dma_aw_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _wSend_T_1 = and(io_extra_dma_w_ready, io_extra_dma_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _wSend_T_2 = and(_wSend_T, _wSend_T_1) @[src/main/scala/device/AXI4DMA.scala 63:25]
    node _wSend_T_3 = and(_wSend_T_2, io_extra_dma_w_bits_last) @[src/main/scala/device/AXI4DMA.scala 63:39]
    reg wAck : UInt<1>, clock with :
      reset => (UInt<1>("h0"), wAck) @[src/main/scala/utils/StopWatch.scala 24:20]
    node _wSend_T_4 = and(awAck, wAck) @[src/main/scala/device/AXI4DMA.scala 63:59]
    node _wSend_T_5 = or(_wSend_T_3, _wSend_T_4) @[src/main/scala/device/AXI4DMA.scala 63:49]
    node wSend = _wSend_T_5 @[src/main/scala/device/AXI4DMA.scala 59:19 63:9]
    node _GEN_15 = mux(wSend, UInt<1>("h0"), _GEN_14) @[src/main/scala/utils/StopWatch.scala 31:{19,23}]
    node _wAck_T = and(io_extra_dma_w_ready, io_extra_dma_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _wAck_T_1 = and(_wAck_T, io_extra_dma_w_bits_last) @[src/main/scala/device/AXI4DMA.scala 62:39]
    node _GEN_16 = mux(_wAck_T_1, UInt<1>("h1"), wAck) @[src/main/scala/utils/StopWatch.scala 24:20 30:{20,24}]
    node _GEN_17 = mux(wSend, UInt<1>("h0"), _GEN_16) @[src/main/scala/utils/StopWatch.scala 31:{19,23}]
    node _T_9 = eq(state, UInt<3>("h3")) @[src/main/scala/device/AXI4DMA.scala 65:15]
    node _T_10 = and(_T_9, wSend) @[src/main/scala/device/AXI4DMA.scala 65:31]
    node _GEN_18 = mux(_T_10, UInt<3>("h4"), _GEN_13) @[src/main/scala/device/AXI4DMA.scala 65:{41,49}]
    node _T_11 = eq(state, UInt<3>("h4")) @[src/main/scala/device/AXI4DMA.scala 66:15]
    node _T_12 = and(io_extra_dma_b_ready, io_extra_dma_b_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_13 = and(_T_11, _T_12) @[src/main/scala/device/AXI4DMA.scala 66:37]
    node _len_T = sub(len, UInt<3>("h4")) @[src/main/scala/device/AXI4DMA.scala 67:16]
    node _len_T_1 = tail(_len_T, 1) @[src/main/scala/device/AXI4DMA.scala 67:16]
    node _dest_T = add(dest, UInt<3>("h4")) @[src/main/scala/device/AXI4DMA.scala 68:18]
    node _dest_T_1 = tail(_dest_T, 1) @[src/main/scala/device/AXI4DMA.scala 68:18]
    node _src_T = add(src, UInt<3>("h4")) @[src/main/scala/device/AXI4DMA.scala 69:16]
    node _src_T_1 = tail(_src_T, 1) @[src/main/scala/device/AXI4DMA.scala 69:16]
    node _state_T = leq(len, UInt<3>("h4")) @[src/main/scala/device/AXI4DMA.scala 70:22]
    node _state_T_1 = mux(_state_T, UInt<3>("h0"), UInt<3>("h1")) @[src/main/scala/device/AXI4DMA.scala 70:17]
    node _GEN_19 = mux(_T_13, _len_T_1, len) @[src/main/scala/device/AXI4DMA.scala 36:20 66:52 67:9]
    node _GEN_20 = mux(_T_13, _dest_T_1, dest) @[src/main/scala/device/AXI4DMA.scala 66:52 68:10 34:17]
    node _GEN_21 = mux(_T_13, _src_T_1, src) @[src/main/scala/device/AXI4DMA.scala 35:16 66:52 69:9]
    node _GEN_22 = mux(_T_13, _state_T_1, _GEN_18) @[src/main/scala/device/AXI4DMA.scala 66:52 70:11]
    node _io_extra_dma_ar_valid_T = eq(state, UInt<3>("h1")) @[src/main/scala/device/AXI4DMA.scala 83:26]
    node _io_extra_dma_r_ready_T = eq(state, UInt<3>("h2")) @[src/main/scala/device/AXI4DMA.scala 84:25]
    node _io_extra_dma_aw_valid_T = eq(state, UInt<3>("h3")) @[src/main/scala/device/AXI4DMA.scala 88:26]
    node _io_extra_dma_aw_valid_T_1 = eq(awAck, UInt<1>("h0")) @[src/main/scala/device/AXI4DMA.scala 88:46]
    node _io_extra_dma_aw_valid_T_2 = and(_io_extra_dma_aw_valid_T, _io_extra_dma_aw_valid_T_1) @[src/main/scala/device/AXI4DMA.scala 88:43]
    node _io_extra_dma_w_valid_T = eq(state, UInt<3>("h3")) @[src/main/scala/device/AXI4DMA.scala 89:25]
    node _io_extra_dma_w_valid_T_1 = eq(wAck, UInt<1>("h0")) @[src/main/scala/device/AXI4DMA.scala 89:45]
    node _io_extra_dma_w_valid_T_2 = and(_io_extra_dma_w_valid_T, _io_extra_dma_w_valid_T_1) @[src/main/scala/device/AXI4DMA.scala 89:42]
    node _io_extra_dma_w_bits_data_T = cat(data, data) @[src/main/scala/device/AXI4DMA.scala 90:26]
    node _io_extra_dma_w_bits_strb_T = mux(UInt<1>("h1"), UInt<4>("hf"), UInt<4>("h0")) @[src/main/scala/device/AXI4DMA.scala 91:26]
    node _io_extra_dma_w_bits_strb_T_1 = bits(dest, 2, 2) @[src/main/scala/device/AXI4DMA.scala 91:49]
    node _io_extra_dma_w_bits_strb_T_2 = mul(_io_extra_dma_w_bits_strb_T_1, UInt<3>("h4")) @[src/main/scala/device/AXI4DMA.scala 91:68]
    node _io_extra_dma_w_bits_strb_T_3 = dshl(_io_extra_dma_w_bits_strb_T, _io_extra_dma_w_bits_strb_T_2) @[src/main/scala/device/AXI4DMA.scala 91:41]
    node _io_extra_dma_b_ready_T = eq(state, UInt<3>("h4")) @[src/main/scala/device/AXI4DMA.scala 93:25]
    node raddr = io_in_ar_bits_addr @[src/main/scala/device/AXI4Slave.scala 37:19 66:13]
    node _T_14 = bits(raddr, 3, 0) @[src/main/scala/device/AXI4DMA.scala 101:33]
    node waddr = io_in_aw_bits_addr @[src/main/scala/device/AXI4Slave.scala 77:19 89:13]
    node _T_15 = bits(waddr, 3, 0) @[src/main/scala/device/AXI4DMA.scala 102:10]
    node _T_16 = and(io_in_w_ready, io_in_w_valid) @[src/main/scala/chisel3/util/Decoupled.scala 52:35]
    node _T_17 = bits(io_in_w_bits_data, 31, 0) @[src/main/scala/device/AXI4DMA.scala 102:42]
    node _T_18 = bits(waddr, 2, 0) @[src/main/scala/device/AXI4DMA.scala 102:85]
    node _T_19 = dshr(io_in_w_bits_strb, _T_18) @[src/main/scala/device/AXI4DMA.scala 102:77]
    node _T_20 = bits(_T_19, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_21 = bits(_T_19, 1, 1) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_22 = bits(_T_19, 2, 2) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_23 = bits(_T_19, 3, 3) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_24 = bits(_T_19, 4, 4) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_25 = bits(_T_19, 5, 5) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_26 = bits(_T_19, 6, 6) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_27 = bits(_T_19, 7, 7) @[src/main/scala/utils/BitUtils.scala 27:29]
    node _T_28 = bits(_T_20, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_29 = mux(_T_28, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_30 = bits(_T_21, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_31 = mux(_T_30, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_32 = bits(_T_22, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_33 = mux(_T_32, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_34 = bits(_T_23, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_35 = mux(_T_34, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_36 = bits(_T_24, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_37 = mux(_T_36, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_38 = bits(_T_25, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_39 = mux(_T_38, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_40 = bits(_T_26, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_41 = mux(_T_40, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_42 = bits(_T_27, 0, 0) @[src/main/scala/utils/BitUtils.scala 27:45]
    node _T_43 = mux(_T_42, UInt<8>("hff"), UInt<8>("h0")) @[src/main/scala/utils/BitUtils.scala 27:45]
    node lo_lo = cat(_T_31, _T_29) @[src/main/scala/utils/BitUtils.scala 27:26]
    node lo_hi = cat(_T_35, _T_33) @[src/main/scala/utils/BitUtils.scala 27:26]
    node lo = cat(lo_hi, lo_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi_lo = cat(_T_39, _T_37) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi_hi = cat(_T_43, _T_41) @[src/main/scala/utils/BitUtils.scala 27:26]
    node hi = cat(hi_hi, hi_lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _T_44 = cat(hi, lo) @[src/main/scala/utils/BitUtils.scala 27:26]
    node _T_45 = bits(_T_44, 31, 0) @[src/main/scala/device/AXI4DMA.scala 102:92]
    node _io_in_r_bits_data_T = eq(UInt<1>("h0"), _T_14) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_1 = eq(UInt<3>("h4"), _T_14) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_2 = eq(UInt<4>("h8"), _T_14) @[src/main/scala/utils/LookupTree.scala 24:34]
    node _io_in_r_bits_data_T_3 = mux(_io_in_r_bits_data_T, dest, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_4 = mux(_io_in_r_bits_data_T_1, src, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_5 = mux(_io_in_r_bits_data_T_2, len, UInt<1>("h0")) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_6 = or(_io_in_r_bits_data_T_3, _io_in_r_bits_data_T_4) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _io_in_r_bits_data_T_7 = or(_io_in_r_bits_data_T_6, _io_in_r_bits_data_T_5) @[src/main/scala/chisel3/util/Mux.scala 30:73]
    node _T_46 = eq(_T_15, UInt<1>("h0")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_47 = and(_T_16, _T_46) @[src/main/scala/utils/RegMap.scala 32:32]
    node _dest_T_2 = and(_T_17, _T_45) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _dest_T_3 = not(_T_45) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _dest_T_4 = and(dest, _dest_T_3) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _dest_T_5 = or(_dest_T_2, _dest_T_4) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_23 = mux(_T_47, _dest_T_5, _GEN_20) @[src/main/scala/utils/RegMap.scala 32:{48,52}]
    node _T_48 = eq(_T_15, UInt<3>("h4")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_49 = and(_T_16, _T_48) @[src/main/scala/utils/RegMap.scala 32:32]
    node _src_T_2 = and(_T_17, _T_45) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _src_T_3 = not(_T_45) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _src_T_4 = and(src, _src_T_3) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _src_T_5 = or(_src_T_2, _src_T_4) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_24 = mux(_T_49, _src_T_5, _GEN_21) @[src/main/scala/utils/RegMap.scala 32:{48,52}]
    node _T_50 = eq(_T_15, UInt<4>("h8")) @[src/main/scala/utils/RegMap.scala 32:41]
    node _T_51 = and(_T_16, _T_50) @[src/main/scala/utils/RegMap.scala 32:32]
    node _len_T_2 = and(_T_17, _T_45) @[src/main/scala/utils/BitUtils.scala 34:14]
    node _len_T_3 = not(_T_45) @[src/main/scala/utils/BitUtils.scala 34:39]
    node _len_T_4 = and(len, _len_T_3) @[src/main/scala/utils/BitUtils.scala 34:37]
    node _len_T_5 = or(_len_T_2, _len_T_4) @[src/main/scala/utils/BitUtils.scala 34:26]
    node _GEN_25 = mux(_T_51, _len_T_5, _GEN_19) @[src/main/scala/utils/RegMap.scala 32:{48,52}]
    node _io_in_r_bits_data_WIRE = _io_in_r_bits_data_T_7 @[src/main/scala/chisel3/util/Mux.scala 30:{73,73}]
    io_in_aw_ready <= _io_in_aw_ready_T @[src/main/scala/device/AXI4Slave.scala 94:15]
    io_in_w_ready <= _io_in_w_ready_T @[src/main/scala/device/AXI4Slave.scala 95:15]
    io_in_b_valid <= io_in_b_valid_r @[src/main/scala/device/AXI4Slave.scala 97:14]
    skip
    io_in_ar_ready <= _io_in_ar_ready_T_1 @[src/main/scala/device/AXI4Slave.scala 71:15]
    io_in_r_valid <= io_in_r_valid_r @[src/main/scala/device/AXI4Slave.scala 74:14]
    skip
    io_in_r_bits_data <= pad(_io_in_r_bits_data_WIRE, 64) @[src/main/scala/utils/RegMap.scala 30:11]
    io_extra_dma_aw_valid <= _io_extra_dma_aw_valid_T_2 @[src/main/scala/device/AXI4DMA.scala 88:16]
    io_extra_dma_aw_bits_addr <= dest @[src/main/scala/device/AXI4DMA.scala 87:20]
    skip
    skip
    skip
    io_extra_dma_aw_bits_len <= io_extra_dma_ar_bits_len @[src/main/scala/device/AXI4DMA.scala 86:15]
    io_extra_dma_aw_bits_size <= io_extra_dma_ar_bits_size @[src/main/scala/device/AXI4DMA.scala 86:15]
    skip
    skip
    skip
    skip
    io_extra_dma_w_valid <= _io_extra_dma_w_valid_T_2 @[src/main/scala/device/AXI4DMA.scala 89:15]
    io_extra_dma_w_bits_data <= _io_extra_dma_w_bits_data_T @[src/main/scala/device/AXI4DMA.scala 90:19]
    io_extra_dma_w_bits_strb <= bits(_io_extra_dma_w_bits_strb_T_3, 7, 0) @[src/main/scala/device/AXI4DMA.scala 91:19]
    io_extra_dma_w_bits_last <= UInt<1>("h1") @[src/main/scala/device/AXI4DMA.scala 92:19]
    io_extra_dma_b_ready <= _io_extra_dma_b_ready_T @[src/main/scala/device/AXI4DMA.scala 93:15]
    io_extra_dma_ar_valid <= _io_extra_dma_ar_valid_T @[src/main/scala/device/AXI4DMA.scala 83:16]
    io_extra_dma_ar_bits_addr <= src @[src/main/scala/device/AXI4DMA.scala 82:20]
    skip
    skip
    skip
    io_extra_dma_ar_bits_len <= UInt<8>("h0") @[src/main/scala/device/AXI4DMA.scala 81:19]
    io_extra_dma_ar_bits_size <= UInt<3>("h2") @[src/main/scala/device/AXI4DMA.scala 75:20]
    skip
    skip
    skip
    skip
    io_extra_dma_r_ready <= _io_extra_dma_r_ready_T @[src/main/scala/device/AXI4DMA.scala 84:15]
    r_busy <= mux(reset, UInt<1>("h0"), _GEN_1) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    ren_REG <= mux(reset, UInt<1>("h0"), _ren_T) @[src/main/scala/device/AXI4Slave.scala 73:{17,17,17}]
    io_in_r_valid_r <= mux(reset, UInt<1>("h0"), _GEN_3) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    w_busy <= mux(reset, UInt<1>("h0"), _GEN_5) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    io_in_b_valid_r <= mux(reset, UInt<1>("h0"), _GEN_7) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    dest <= _GEN_23
    src <= _GEN_24
    len <= mux(reset, UInt<32>("h0"), _GEN_25) @[src/main/scala/device/AXI4DMA.scala 36:{20,20}]
    data <= _GEN_12
    state <= mux(reset, UInt<3>("h0"), _GEN_22) @[src/main/scala/device/AXI4DMA.scala 42:{22,22}]
    awAck <= mux(reset, UInt<1>("h0"), _GEN_15) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]
    wAck <= mux(reset, UInt<1>("h0"), _GEN_17) @[src/main/scala/utils/StopWatch.scala 24:{20,20}]

  module SimMMIO :
    input clock : Clock
    input reset : UInt<1>
    output io_rw_req_ready : UInt<1> @[src/main/scala/sim/SimMMIO.scala 28:14]
    input io_rw_req_valid : UInt<1> @[src/main/scala/sim/SimMMIO.scala 28:14]
    input io_rw_req_bits_addr : UInt<32> @[src/main/scala/sim/SimMMIO.scala 28:14]
    input io_rw_req_bits_size : UInt<3> @[src/main/scala/sim/SimMMIO.scala 28:14]
    input io_rw_req_bits_cmd : UInt<4> @[src/main/scala/sim/SimMMIO.scala 28:14]
    input io_rw_req_bits_wmask : UInt<8> @[src/main/scala/sim/SimMMIO.scala 28:14]
    input io_rw_req_bits_wdata : UInt<64> @[src/main/scala/sim/SimMMIO.scala 28:14]
    input io_rw_resp_ready : UInt<1> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_rw_resp_valid : UInt<1> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_rw_resp_bits_cmd : UInt<4> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_rw_resp_bits_rdata : UInt<64> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_meip : UInt<1> @[src/main/scala/sim/SimMMIO.scala 28:14]
    input io_dma_aw_ready : UInt<1> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_dma_aw_valid : UInt<1> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_dma_aw_bits_addr : UInt<32> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_dma_aw_bits_len : UInt<8> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_dma_aw_bits_size : UInt<3> @[src/main/scala/sim/SimMMIO.scala 28:14]
    input io_dma_w_ready : UInt<1> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_dma_w_valid : UInt<1> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_dma_w_bits_data : UInt<64> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_dma_w_bits_strb : UInt<8> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_dma_w_bits_last : UInt<1> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_dma_b_ready : UInt<1> @[src/main/scala/sim/SimMMIO.scala 28:14]
    input io_dma_b_valid : UInt<1> @[src/main/scala/sim/SimMMIO.scala 28:14]
    input io_dma_ar_ready : UInt<1> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_dma_ar_valid : UInt<1> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_dma_ar_bits_addr : UInt<32> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_dma_ar_bits_len : UInt<8> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_dma_ar_bits_size : UInt<3> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_dma_r_ready : UInt<1> @[src/main/scala/sim/SimMMIO.scala 28:14]
    input io_dma_r_valid : UInt<1> @[src/main/scala/sim/SimMMIO.scala 28:14]
    input io_dma_r_bits_data : UInt<64> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_uart_out_valid : UInt<1> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_uart_out_ch : UInt<8> @[src/main/scala/sim/SimMMIO.scala 28:14]
    output io_uart_in_valid : UInt<1> @[src/main/scala/sim/SimMMIO.scala 28:14]
    input io_uart_in_ch : UInt<8> @[src/main/scala/sim/SimMMIO.scala 28:14]
    input _WIRE_4 : UInt<1>

    inst xbar of SimpleBusCrossbar1toN_1 @[src/main/scala/sim/SimMMIO.scala 45:20]
    inst uart of AXI4UART @[src/main/scala/sim/SimMMIO.scala 48:20]
    inst flash of AXI4Flash @[src/main/scala/sim/SimMMIO.scala 50:21]
    inst meipGen of AXI4MeipGen @[src/main/scala/sim/SimMMIO.scala 52:23]
    inst dma of AXI4DMA @[src/main/scala/sim/SimMMIO.scala 53:19]
    inst uart_io_in_bridge of SimpleBus2AXI4Converter_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    inst flash_io_in_bridge of SimpleBus2AXI4Converter_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    inst meipGen_io_in_bridge of SimpleBus2AXI4Converter_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    inst dma_io_in_bridge of SimpleBus2AXI4Converter_1 @[src/main/scala/bus/simplebus/ToAXI4.scala 204:24]
    io_rw_req_ready <= xbar.io_in_req_ready @[src/main/scala/sim/SimMMIO.scala 46:14]
    io_rw_resp_valid <= xbar.io_in_resp_valid @[src/main/scala/sim/SimMMIO.scala 46:14]
    io_rw_resp_bits_cmd <= xbar.io_in_resp_bits_cmd @[src/main/scala/sim/SimMMIO.scala 46:14]
    io_rw_resp_bits_rdata <= xbar.io_in_resp_bits_rdata @[src/main/scala/sim/SimMMIO.scala 46:14]
    io_meip <= meipGen.io_extra_meip @[src/main/scala/sim/SimMMIO.scala 62:11]
    io_dma_aw_valid <= dma.io_extra_dma_aw_valid @[src/main/scala/sim/SimMMIO.scala 61:10]
    io_dma_aw_bits_addr <= dma.io_extra_dma_aw_bits_addr @[src/main/scala/sim/SimMMIO.scala 61:10]
    skip
    skip
    skip
    io_dma_aw_bits_len <= dma.io_extra_dma_aw_bits_len @[src/main/scala/sim/SimMMIO.scala 61:10]
    io_dma_aw_bits_size <= dma.io_extra_dma_aw_bits_size @[src/main/scala/sim/SimMMIO.scala 61:10]
    skip
    skip
    skip
    skip
    io_dma_w_valid <= dma.io_extra_dma_w_valid @[src/main/scala/sim/SimMMIO.scala 61:10]
    io_dma_w_bits_data <= dma.io_extra_dma_w_bits_data @[src/main/scala/sim/SimMMIO.scala 61:10]
    io_dma_w_bits_strb <= dma.io_extra_dma_w_bits_strb @[src/main/scala/sim/SimMMIO.scala 61:10]
    io_dma_w_bits_last <= dma.io_extra_dma_w_bits_last @[src/main/scala/sim/SimMMIO.scala 61:10]
    io_dma_b_ready <= dma.io_extra_dma_b_ready @[src/main/scala/sim/SimMMIO.scala 61:10]
    io_dma_ar_valid <= dma.io_extra_dma_ar_valid @[src/main/scala/sim/SimMMIO.scala 61:10]
    io_dma_ar_bits_addr <= dma.io_extra_dma_ar_bits_addr @[src/main/scala/sim/SimMMIO.scala 61:10]
    skip
    skip
    skip
    io_dma_ar_bits_len <= dma.io_extra_dma_ar_bits_len @[src/main/scala/sim/SimMMIO.scala 61:10]
    io_dma_ar_bits_size <= dma.io_extra_dma_ar_bits_size @[src/main/scala/sim/SimMMIO.scala 61:10]
    skip
    skip
    skip
    skip
    io_dma_r_ready <= dma.io_extra_dma_r_ready @[src/main/scala/sim/SimMMIO.scala 61:10]
    io_uart_out_valid <= uart.io_extra_out_valid @[src/main/scala/sim/SimMMIO.scala 63:21]
    io_uart_out_ch <= uart.io_extra_out_ch @[src/main/scala/sim/SimMMIO.scala 63:21]
    io_uart_in_valid <= uart.io_extra_in_valid @[src/main/scala/sim/SimMMIO.scala 63:21]
    xbar.clock <= clock
    xbar.reset <= reset
    xbar.io_in_req_valid <= io_rw_req_valid @[src/main/scala/sim/SimMMIO.scala 46:14]
    xbar.io_in_req_bits_addr <= io_rw_req_bits_addr @[src/main/scala/sim/SimMMIO.scala 46:14]
    xbar.io_in_req_bits_size <= io_rw_req_bits_size @[src/main/scala/sim/SimMMIO.scala 46:14]
    xbar.io_in_req_bits_cmd <= io_rw_req_bits_cmd @[src/main/scala/sim/SimMMIO.scala 46:14]
    xbar.io_in_req_bits_wmask <= io_rw_req_bits_wmask @[src/main/scala/sim/SimMMIO.scala 46:14]
    xbar.io_in_req_bits_wdata <= io_rw_req_bits_wdata @[src/main/scala/sim/SimMMIO.scala 46:14]
    xbar.io_in_resp_ready <= io_rw_resp_ready @[src/main/scala/sim/SimMMIO.scala 46:14]
    xbar.io_out_0_req_ready <= uart_io_in_bridge.io_in_req_ready @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    xbar.io_out_0_resp_valid <= uart_io_in_bridge.io_in_resp_valid @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    xbar.io_out_0_resp_bits_cmd <= uart_io_in_bridge.io_in_resp_bits_cmd @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    xbar.io_out_0_resp_bits_rdata <= uart_io_in_bridge.io_in_resp_bits_rdata @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    xbar.io_out_1_req_ready <= flash_io_in_bridge.io_in_req_ready @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    xbar.io_out_1_resp_valid <= flash_io_in_bridge.io_in_resp_valid @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    xbar.io_out_1_resp_bits_cmd <= flash_io_in_bridge.io_in_resp_bits_cmd @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    xbar.io_out_1_resp_bits_rdata <= flash_io_in_bridge.io_in_resp_bits_rdata @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    xbar.io_out_2_req_ready <= meipGen_io_in_bridge.io_in_req_ready @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    xbar.io_out_2_resp_valid <= meipGen_io_in_bridge.io_in_resp_valid @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    xbar.io_out_2_resp_bits_cmd <= meipGen_io_in_bridge.io_in_resp_bits_cmd @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    xbar.io_out_2_resp_bits_rdata <= meipGen_io_in_bridge.io_in_resp_bits_rdata @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    xbar.io_out_3_req_ready <= dma_io_in_bridge.io_in_req_ready @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    xbar.io_out_3_resp_valid <= dma_io_in_bridge.io_in_resp_valid @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    xbar.io_out_3_resp_bits_cmd <= dma_io_in_bridge.io_in_resp_bits_cmd @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    xbar.io_out_3_resp_bits_rdata <= dma_io_in_bridge.io_in_resp_bits_rdata @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    xbar.DISPLAY_ENABLE <= _WIRE_4
    uart.clock <= clock
    uart.reset <= reset
    uart.io_in_aw_valid <= uart_io_in_bridge.io_out_aw_valid @[src/main/scala/sim/SimMMIO.scala 54:14]
    uart.io_in_aw_bits_addr <= uart_io_in_bridge.io_out_aw_bits_addr @[src/main/scala/sim/SimMMIO.scala 54:14]
    skip
    uart.io_in_w_valid <= uart_io_in_bridge.io_out_w_valid @[src/main/scala/sim/SimMMIO.scala 54:14]
    uart.io_in_w_bits_data <= uart_io_in_bridge.io_out_w_bits_data @[src/main/scala/sim/SimMMIO.scala 54:14]
    uart.io_in_w_bits_strb <= uart_io_in_bridge.io_out_w_bits_strb @[src/main/scala/sim/SimMMIO.scala 54:14]
    uart.io_in_b_ready <= uart_io_in_bridge.io_out_b_ready @[src/main/scala/sim/SimMMIO.scala 54:14]
    uart.io_in_ar_valid <= uart_io_in_bridge.io_out_ar_valid @[src/main/scala/sim/SimMMIO.scala 54:14]
    uart.io_in_ar_bits_addr <= uart_io_in_bridge.io_out_ar_bits_addr @[src/main/scala/sim/SimMMIO.scala 54:14]
    skip
    uart.io_in_r_ready <= uart_io_in_bridge.io_out_r_ready @[src/main/scala/sim/SimMMIO.scala 54:14]
    uart.io_extra_in_ch <= io_uart_in_ch @[src/main/scala/sim/SimMMIO.scala 63:21]
    flash.clock <= clock
    flash.reset <= reset
    flash.io_in_aw_valid <= flash_io_in_bridge.io_out_aw_valid @[src/main/scala/sim/SimMMIO.scala 57:15]
    skip
    skip
    flash.io_in_w_valid <= flash_io_in_bridge.io_out_w_valid @[src/main/scala/sim/SimMMIO.scala 57:15]
    skip
    skip
    flash.io_in_b_ready <= flash_io_in_bridge.io_out_b_ready @[src/main/scala/sim/SimMMIO.scala 57:15]
    flash.io_in_ar_valid <= flash_io_in_bridge.io_out_ar_valid @[src/main/scala/sim/SimMMIO.scala 57:15]
    flash.io_in_ar_bits_addr <= flash_io_in_bridge.io_out_ar_bits_addr @[src/main/scala/sim/SimMMIO.scala 57:15]
    skip
    flash.io_in_r_ready <= flash_io_in_bridge.io_out_r_ready @[src/main/scala/sim/SimMMIO.scala 57:15]
    meipGen.clock <= clock
    meipGen.reset <= reset
    meipGen.io_in_aw_valid <= meipGen_io_in_bridge.io_out_aw_valid @[src/main/scala/sim/SimMMIO.scala 59:17]
    meipGen.io_in_aw_bits_addr <= meipGen_io_in_bridge.io_out_aw_bits_addr @[src/main/scala/sim/SimMMIO.scala 59:17]
    skip
    meipGen.io_in_w_valid <= meipGen_io_in_bridge.io_out_w_valid @[src/main/scala/sim/SimMMIO.scala 59:17]
    meipGen.io_in_w_bits_data <= meipGen_io_in_bridge.io_out_w_bits_data @[src/main/scala/sim/SimMMIO.scala 59:17]
    meipGen.io_in_w_bits_strb <= meipGen_io_in_bridge.io_out_w_bits_strb @[src/main/scala/sim/SimMMIO.scala 59:17]
    meipGen.io_in_b_ready <= meipGen_io_in_bridge.io_out_b_ready @[src/main/scala/sim/SimMMIO.scala 59:17]
    meipGen.io_in_ar_valid <= meipGen_io_in_bridge.io_out_ar_valid @[src/main/scala/sim/SimMMIO.scala 59:17]
    skip
    skip
    meipGen.io_in_r_ready <= meipGen_io_in_bridge.io_out_r_ready @[src/main/scala/sim/SimMMIO.scala 59:17]
    dma.clock <= clock
    dma.reset <= reset
    dma.io_in_aw_valid <= dma_io_in_bridge.io_out_aw_valid @[src/main/scala/sim/SimMMIO.scala 60:13]
    dma.io_in_aw_bits_addr <= dma_io_in_bridge.io_out_aw_bits_addr @[src/main/scala/sim/SimMMIO.scala 60:13]
    skip
    dma.io_in_w_valid <= dma_io_in_bridge.io_out_w_valid @[src/main/scala/sim/SimMMIO.scala 60:13]
    dma.io_in_w_bits_data <= dma_io_in_bridge.io_out_w_bits_data @[src/main/scala/sim/SimMMIO.scala 60:13]
    dma.io_in_w_bits_strb <= dma_io_in_bridge.io_out_w_bits_strb @[src/main/scala/sim/SimMMIO.scala 60:13]
    dma.io_in_b_ready <= dma_io_in_bridge.io_out_b_ready @[src/main/scala/sim/SimMMIO.scala 60:13]
    dma.io_in_ar_valid <= dma_io_in_bridge.io_out_ar_valid @[src/main/scala/sim/SimMMIO.scala 60:13]
    dma.io_in_ar_bits_addr <= dma_io_in_bridge.io_out_ar_bits_addr @[src/main/scala/sim/SimMMIO.scala 60:13]
    skip
    dma.io_in_r_ready <= dma_io_in_bridge.io_out_r_ready @[src/main/scala/sim/SimMMIO.scala 60:13]
    dma.io_extra_dma_aw_ready <= io_dma_aw_ready @[src/main/scala/sim/SimMMIO.scala 61:10]
    dma.io_extra_dma_w_ready <= io_dma_w_ready @[src/main/scala/sim/SimMMIO.scala 61:10]
    dma.io_extra_dma_b_valid <= io_dma_b_valid @[src/main/scala/sim/SimMMIO.scala 61:10]
    skip
    skip
    skip
    dma.io_extra_dma_ar_ready <= io_dma_ar_ready @[src/main/scala/sim/SimMMIO.scala 61:10]
    dma.io_extra_dma_r_valid <= io_dma_r_valid @[src/main/scala/sim/SimMMIO.scala 61:10]
    skip
    dma.io_extra_dma_r_bits_data <= io_dma_r_bits_data @[src/main/scala/sim/SimMMIO.scala 61:10]
    skip
    skip
    skip
    uart_io_in_bridge.clock <= clock
    uart_io_in_bridge.reset <= reset
    uart_io_in_bridge.io_in_req_valid <= xbar.io_out_0_req_valid @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    uart_io_in_bridge.io_in_req_bits_addr <= xbar.io_out_0_req_bits_addr @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    skip
    uart_io_in_bridge.io_in_req_bits_cmd <= xbar.io_out_0_req_bits_cmd @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    uart_io_in_bridge.io_in_req_bits_wmask <= xbar.io_out_0_req_bits_wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    uart_io_in_bridge.io_in_req_bits_wdata <= xbar.io_out_0_req_bits_wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    uart_io_in_bridge.io_in_resp_ready <= xbar.io_out_0_resp_ready @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    uart_io_in_bridge.io_out_aw_ready <= uart.io_in_aw_ready @[src/main/scala/sim/SimMMIO.scala 54:14]
    uart_io_in_bridge.io_out_w_ready <= uart.io_in_w_ready @[src/main/scala/sim/SimMMIO.scala 54:14]
    uart_io_in_bridge.io_out_b_valid <= uart.io_in_b_valid @[src/main/scala/sim/SimMMIO.scala 54:14]
    skip
    uart_io_in_bridge.io_out_ar_ready <= uart.io_in_ar_ready @[src/main/scala/sim/SimMMIO.scala 54:14]
    uart_io_in_bridge.io_out_r_valid <= uart.io_in_r_valid @[src/main/scala/sim/SimMMIO.scala 54:14]
    skip
    uart_io_in_bridge.io_out_r_bits_data <= uart.io_in_r_bits_data @[src/main/scala/sim/SimMMIO.scala 54:14]
    flash_io_in_bridge.clock <= clock
    flash_io_in_bridge.reset <= reset
    flash_io_in_bridge.io_in_req_valid <= xbar.io_out_1_req_valid @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    flash_io_in_bridge.io_in_req_bits_addr <= xbar.io_out_1_req_bits_addr @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    skip
    flash_io_in_bridge.io_in_req_bits_cmd <= xbar.io_out_1_req_bits_cmd @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    flash_io_in_bridge.io_in_req_bits_wmask <= xbar.io_out_1_req_bits_wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    flash_io_in_bridge.io_in_req_bits_wdata <= xbar.io_out_1_req_bits_wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    flash_io_in_bridge.io_in_resp_ready <= xbar.io_out_1_resp_ready @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    flash_io_in_bridge.io_out_aw_ready <= flash.io_in_aw_ready @[src/main/scala/sim/SimMMIO.scala 57:15]
    flash_io_in_bridge.io_out_w_ready <= flash.io_in_w_ready @[src/main/scala/sim/SimMMIO.scala 57:15]
    flash_io_in_bridge.io_out_b_valid <= flash.io_in_b_valid @[src/main/scala/sim/SimMMIO.scala 57:15]
    skip
    flash_io_in_bridge.io_out_ar_ready <= flash.io_in_ar_ready @[src/main/scala/sim/SimMMIO.scala 57:15]
    flash_io_in_bridge.io_out_r_valid <= flash.io_in_r_valid @[src/main/scala/sim/SimMMIO.scala 57:15]
    skip
    flash_io_in_bridge.io_out_r_bits_data <= flash.io_in_r_bits_data @[src/main/scala/sim/SimMMIO.scala 57:15]
    meipGen_io_in_bridge.clock <= clock
    meipGen_io_in_bridge.reset <= reset
    meipGen_io_in_bridge.io_in_req_valid <= xbar.io_out_2_req_valid @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    meipGen_io_in_bridge.io_in_req_bits_addr <= xbar.io_out_2_req_bits_addr @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    skip
    meipGen_io_in_bridge.io_in_req_bits_cmd <= xbar.io_out_2_req_bits_cmd @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    meipGen_io_in_bridge.io_in_req_bits_wmask <= xbar.io_out_2_req_bits_wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    meipGen_io_in_bridge.io_in_req_bits_wdata <= xbar.io_out_2_req_bits_wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    meipGen_io_in_bridge.io_in_resp_ready <= xbar.io_out_2_resp_ready @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    meipGen_io_in_bridge.io_out_aw_ready <= meipGen.io_in_aw_ready @[src/main/scala/sim/SimMMIO.scala 59:17]
    meipGen_io_in_bridge.io_out_w_ready <= meipGen.io_in_w_ready @[src/main/scala/sim/SimMMIO.scala 59:17]
    meipGen_io_in_bridge.io_out_b_valid <= meipGen.io_in_b_valid @[src/main/scala/sim/SimMMIO.scala 59:17]
    skip
    meipGen_io_in_bridge.io_out_ar_ready <= meipGen.io_in_ar_ready @[src/main/scala/sim/SimMMIO.scala 59:17]
    meipGen_io_in_bridge.io_out_r_valid <= meipGen.io_in_r_valid @[src/main/scala/sim/SimMMIO.scala 59:17]
    skip
    meipGen_io_in_bridge.io_out_r_bits_data <= meipGen.io_in_r_bits_data @[src/main/scala/sim/SimMMIO.scala 59:17]
    dma_io_in_bridge.clock <= clock
    dma_io_in_bridge.reset <= reset
    dma_io_in_bridge.io_in_req_valid <= xbar.io_out_3_req_valid @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    dma_io_in_bridge.io_in_req_bits_addr <= xbar.io_out_3_req_bits_addr @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    skip
    dma_io_in_bridge.io_in_req_bits_cmd <= xbar.io_out_3_req_bits_cmd @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    dma_io_in_bridge.io_in_req_bits_wmask <= xbar.io_out_3_req_bits_wmask @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    dma_io_in_bridge.io_in_req_bits_wdata <= xbar.io_out_3_req_bits_wdata @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    dma_io_in_bridge.io_in_resp_ready <= xbar.io_out_3_resp_ready @[src/main/scala/bus/simplebus/ToAXI4.scala 205:18]
    dma_io_in_bridge.io_out_aw_ready <= dma.io_in_aw_ready @[src/main/scala/sim/SimMMIO.scala 60:13]
    dma_io_in_bridge.io_out_w_ready <= dma.io_in_w_ready @[src/main/scala/sim/SimMMIO.scala 60:13]
    dma_io_in_bridge.io_out_b_valid <= dma.io_in_b_valid @[src/main/scala/sim/SimMMIO.scala 60:13]
    skip
    dma_io_in_bridge.io_out_ar_ready <= dma.io_in_ar_ready @[src/main/scala/sim/SimMMIO.scala 60:13]
    dma_io_in_bridge.io_out_r_valid <= dma.io_in_r_valid @[src/main/scala/sim/SimMMIO.scala 60:13]
    skip
    dma_io_in_bridge.io_out_r_bits_data <= dma.io_in_r_bits_data @[src/main/scala/sim/SimMMIO.scala 60:13]

  module SimTop :
    input clock : Clock
    input reset : UInt<1>
    input io_logCtrl_log_begin : UInt<64> @[src/main/scala/sim/NutShellSim.scala 33:14]
    input io_logCtrl_log_end : UInt<64> @[src/main/scala/sim/NutShellSim.scala 33:14]
    input io_logCtrl_log_level : UInt<64> @[src/main/scala/sim/NutShellSim.scala 33:14]
    input io_perfInfo_clean : UInt<1> @[src/main/scala/sim/NutShellSim.scala 33:14]
    input io_perfInfo_dump : UInt<1> @[src/main/scala/sim/NutShellSim.scala 33:14]
    output io_uart_out_valid : UInt<1> @[src/main/scala/sim/NutShellSim.scala 33:14]
    output io_uart_out_ch : UInt<8> @[src/main/scala/sim/NutShellSim.scala 33:14]
    output io_uart_in_valid : UInt<1> @[src/main/scala/sim/NutShellSim.scala 33:14]
    input io_uart_in_ch : UInt<8> @[src/main/scala/sim/NutShellSim.scala 33:14]
    output difftest_step : UInt<1> @[difftest/src/main/scala/Difftest.scala 310:27]

    inst soc of NutShell @[src/main/scala/sim/NutShellSim.scala 40:19]
    inst mem of AXI4RAM @[src/main/scala/sim/NutShellSim.scala 41:19]
    inst memdelay of AXI4Delayer @[src/main/scala/sim/NutShellSim.scala 44:24]
    inst mmio of SimMMIO @[src/main/scala/sim/NutShellSim.scala 45:20]
    node log_begin = io_logCtrl_log_begin @[src/main/scala/sim/NutShellSim.scala 56:47 57:13]
    node log_end = io_logCtrl_log_end @[src/main/scala/sim/NutShellSim.scala 56:47 58:11]
    node _T = leq(log_begin, log_end) @[src/main/scala/sim/NutShellSim.scala 61:20]
    node _T_1 = bits(reset, 0, 0) @[src/main/scala/sim/NutShellSim.scala 61:9]
    node _T_2 = eq(_T_1, UInt<1>("h0")) @[src/main/scala/sim/NutShellSim.scala 61:9]
    node _T_3 = eq(_T, UInt<1>("h0")) @[src/main/scala/sim/NutShellSim.scala 61:9]
    reg c : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T = add(c, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_1 = tail(_c_T, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node _T_4 = geq(c, log_begin) @[src/main/scala/sim/NutShellSim.scala 62:44]
    reg c_1 : UInt<64>, clock with :
      reset => (UInt<1>("h0"), c_1) @[src/main/scala/utils/GTimer.scala 24:20]
    node _c_T_2 = add(c_1, UInt<1>("h1")) @[src/main/scala/utils/GTimer.scala 25:12]
    node _c_T_3 = tail(_c_T_2, 1) @[src/main/scala/utils/GTimer.scala 25:12]
    node _T_5 = lt(c_1, log_end) @[src/main/scala/sim/NutShellSim.scala 62:71]
    node _T_6 = and(_T_4, _T_5) @[src/main/scala/sim/NutShellSim.scala 62:58]
    node _WIRE = _T_6 @[src/main/scala/sim/NutShellSim.scala 62:{33,33}]
    node DISPLAY_ENABLE = _WIRE
    skip
    skip
    io_uart_out_valid <= mmio.io_uart_out_valid @[src/main/scala/sim/NutShellSim.scala 68:11]
    io_uart_out_ch <= mmio.io_uart_out_ch @[src/main/scala/sim/NutShellSim.scala 68:11]
    io_uart_in_valid <= mmio.io_uart_in_valid @[src/main/scala/sim/NutShellSim.scala 68:11]
    difftest_step <= UInt<1>("h1") @[difftest/src/main/scala/Difftest.scala 311:19]
    soc.clock <= clock
    soc.reset <= reset
    soc.io_mem_aw_ready <= memdelay.io_in_aw_ready @[src/main/scala/sim/NutShellSim.scala 49:18]
    soc.io_mem_w_ready <= memdelay.io_in_w_ready @[src/main/scala/sim/NutShellSim.scala 49:18]
    soc.io_mem_b_valid <= memdelay.io_in_b_valid @[src/main/scala/sim/NutShellSim.scala 49:18]
    skip
    skip
    skip
    soc.io_mem_ar_ready <= memdelay.io_in_ar_ready @[src/main/scala/sim/NutShellSim.scala 49:18]
    soc.io_mem_r_valid <= memdelay.io_in_r_valid @[src/main/scala/sim/NutShellSim.scala 49:18]
    skip
    soc.io_mem_r_bits_data <= memdelay.io_in_r_bits_data @[src/main/scala/sim/NutShellSim.scala 49:18]
    soc.io_mem_r_bits_last <= memdelay.io_in_r_bits_last @[src/main/scala/sim/NutShellSim.scala 49:18]
    skip
    skip
    soc.io_mmio_req_ready <= mmio.io_rw_req_ready @[src/main/scala/sim/NutShellSim.scala 52:14]
    soc.io_mmio_resp_valid <= mmio.io_rw_resp_valid @[src/main/scala/sim/NutShellSim.scala 52:14]
    soc.io_mmio_resp_bits_cmd <= mmio.io_rw_resp_bits_cmd @[src/main/scala/sim/NutShellSim.scala 52:14]
    soc.io_mmio_resp_bits_rdata <= mmio.io_rw_resp_bits_rdata @[src/main/scala/sim/NutShellSim.scala 52:14]
    soc.io_frontend_aw_valid <= mmio.io_dma_aw_valid @[src/main/scala/sim/NutShellSim.scala 47:19]
    soc.io_frontend_aw_bits_addr <= mmio.io_dma_aw_bits_addr @[src/main/scala/sim/NutShellSim.scala 47:19]
    skip
    skip
    skip
    soc.io_frontend_aw_bits_len <= mmio.io_dma_aw_bits_len @[src/main/scala/sim/NutShellSim.scala 47:19]
    soc.io_frontend_aw_bits_size <= mmio.io_dma_aw_bits_size @[src/main/scala/sim/NutShellSim.scala 47:19]
    skip
    skip
    skip
    skip
    soc.io_frontend_w_valid <= mmio.io_dma_w_valid @[src/main/scala/sim/NutShellSim.scala 47:19]
    soc.io_frontend_w_bits_data <= mmio.io_dma_w_bits_data @[src/main/scala/sim/NutShellSim.scala 47:19]
    soc.io_frontend_w_bits_strb <= mmio.io_dma_w_bits_strb @[src/main/scala/sim/NutShellSim.scala 47:19]
    soc.io_frontend_w_bits_last <= mmio.io_dma_w_bits_last @[src/main/scala/sim/NutShellSim.scala 47:19]
    soc.io_frontend_b_ready <= mmio.io_dma_b_ready @[src/main/scala/sim/NutShellSim.scala 47:19]
    soc.io_frontend_ar_valid <= mmio.io_dma_ar_valid @[src/main/scala/sim/NutShellSim.scala 47:19]
    soc.io_frontend_ar_bits_addr <= mmio.io_dma_ar_bits_addr @[src/main/scala/sim/NutShellSim.scala 47:19]
    skip
    skip
    skip
    soc.io_frontend_ar_bits_len <= mmio.io_dma_ar_bits_len @[src/main/scala/sim/NutShellSim.scala 47:19]
    soc.io_frontend_ar_bits_size <= mmio.io_dma_ar_bits_size @[src/main/scala/sim/NutShellSim.scala 47:19]
    skip
    skip
    skip
    skip
    soc.io_frontend_r_ready <= mmio.io_dma_r_ready @[src/main/scala/sim/NutShellSim.scala 47:19]
    soc.io_meip <= mmio.io_meip @[src/main/scala/sim/NutShellSim.scala 54:15]
    soc._WIRE_4 <= DISPLAY_ENABLE
    mem.clock <= clock
    mem.reset <= reset
    mem.io_in_aw_valid <= memdelay.io_out_aw_valid @[src/main/scala/sim/NutShellSim.scala 50:13]
    mem.io_in_aw_bits_addr <= memdelay.io_out_aw_bits_addr @[src/main/scala/sim/NutShellSim.scala 50:13]
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    skip
    mem.io_in_w_valid <= memdelay.io_out_w_valid @[src/main/scala/sim/NutShellSim.scala 50:13]
    mem.io_in_w_bits_data <= memdelay.io_out_w_bits_data @[src/main/scala/sim/NutShellSim.scala 50:13]
    mem.io_in_w_bits_strb <= memdelay.io_out_w_bits_strb @[src/main/scala/sim/NutShellSim.scala 50:13]
    mem.io_in_w_bits_last <= memdelay.io_out_w_bits_last @[src/main/scala/sim/NutShellSim.scala 50:13]
    mem.io_in_b_ready <= memdelay.io_out_b_ready @[src/main/scala/sim/NutShellSim.scala 50:13]
    mem.io_in_ar_valid <= memdelay.io_out_ar_valid @[src/main/scala/sim/NutShellSim.scala 50:13]
    mem.io_in_ar_bits_addr <= memdelay.io_out_ar_bits_addr @[src/main/scala/sim/NutShellSim.scala 50:13]
    skip
    skip
    skip
    mem.io_in_ar_bits_len <= memdelay.io_out_ar_bits_len @[src/main/scala/sim/NutShellSim.scala 50:13]
    mem.io_in_ar_bits_size <= memdelay.io_out_ar_bits_size @[src/main/scala/sim/NutShellSim.scala 50:13]
    mem.io_in_ar_bits_burst <= memdelay.io_out_ar_bits_burst @[src/main/scala/sim/NutShellSim.scala 50:13]
    skip
    skip
    skip
    mem.io_in_r_ready <= memdelay.io_out_r_ready @[src/main/scala/sim/NutShellSim.scala 50:13]
    skip
    skip
    memdelay.io_in_aw_valid <= soc.io_mem_aw_valid @[src/main/scala/sim/NutShellSim.scala 49:18]
    memdelay.io_in_aw_bits_addr <= soc.io_mem_aw_bits_addr @[src/main/scala/sim/NutShellSim.scala 49:18]
    skip
    skip
    skip
    memdelay.io_in_aw_bits_len <= soc.io_mem_aw_bits_len @[src/main/scala/sim/NutShellSim.scala 49:18]
    memdelay.io_in_aw_bits_size <= soc.io_mem_aw_bits_size @[src/main/scala/sim/NutShellSim.scala 49:18]
    memdelay.io_in_aw_bits_burst <= soc.io_mem_aw_bits_burst @[src/main/scala/sim/NutShellSim.scala 49:18]
    skip
    skip
    skip
    memdelay.io_in_w_valid <= soc.io_mem_w_valid @[src/main/scala/sim/NutShellSim.scala 49:18]
    memdelay.io_in_w_bits_data <= soc.io_mem_w_bits_data @[src/main/scala/sim/NutShellSim.scala 49:18]
    memdelay.io_in_w_bits_strb <= soc.io_mem_w_bits_strb @[src/main/scala/sim/NutShellSim.scala 49:18]
    memdelay.io_in_w_bits_last <= soc.io_mem_w_bits_last @[src/main/scala/sim/NutShellSim.scala 49:18]
    memdelay.io_in_b_ready <= soc.io_mem_b_ready @[src/main/scala/sim/NutShellSim.scala 49:18]
    memdelay.io_in_ar_valid <= soc.io_mem_ar_valid @[src/main/scala/sim/NutShellSim.scala 49:18]
    memdelay.io_in_ar_bits_addr <= soc.io_mem_ar_bits_addr @[src/main/scala/sim/NutShellSim.scala 49:18]
    skip
    skip
    skip
    memdelay.io_in_ar_bits_len <= soc.io_mem_ar_bits_len @[src/main/scala/sim/NutShellSim.scala 49:18]
    memdelay.io_in_ar_bits_size <= soc.io_mem_ar_bits_size @[src/main/scala/sim/NutShellSim.scala 49:18]
    memdelay.io_in_ar_bits_burst <= soc.io_mem_ar_bits_burst @[src/main/scala/sim/NutShellSim.scala 49:18]
    skip
    skip
    skip
    memdelay.io_in_r_ready <= soc.io_mem_r_ready @[src/main/scala/sim/NutShellSim.scala 49:18]
    memdelay.io_out_aw_ready <= mem.io_in_aw_ready @[src/main/scala/sim/NutShellSim.scala 50:13]
    memdelay.io_out_w_ready <= mem.io_in_w_ready @[src/main/scala/sim/NutShellSim.scala 50:13]
    memdelay.io_out_b_valid <= mem.io_in_b_valid @[src/main/scala/sim/NutShellSim.scala 50:13]
    skip
    skip
    skip
    memdelay.io_out_ar_ready <= mem.io_in_ar_ready @[src/main/scala/sim/NutShellSim.scala 50:13]
    memdelay.io_out_r_valid <= mem.io_in_r_valid @[src/main/scala/sim/NutShellSim.scala 50:13]
    skip
    memdelay.io_out_r_bits_data <= mem.io_in_r_bits_data @[src/main/scala/sim/NutShellSim.scala 50:13]
    memdelay.io_out_r_bits_last <= mem.io_in_r_bits_last @[src/main/scala/sim/NutShellSim.scala 50:13]
    skip
    skip
    mmio.clock <= clock
    mmio.reset <= reset
    mmio.io_rw_req_valid <= soc.io_mmio_req_valid @[src/main/scala/sim/NutShellSim.scala 52:14]
    mmio.io_rw_req_bits_addr <= soc.io_mmio_req_bits_addr @[src/main/scala/sim/NutShellSim.scala 52:14]
    mmio.io_rw_req_bits_size <= soc.io_mmio_req_bits_size @[src/main/scala/sim/NutShellSim.scala 52:14]
    mmio.io_rw_req_bits_cmd <= soc.io_mmio_req_bits_cmd @[src/main/scala/sim/NutShellSim.scala 52:14]
    mmio.io_rw_req_bits_wmask <= soc.io_mmio_req_bits_wmask @[src/main/scala/sim/NutShellSim.scala 52:14]
    mmio.io_rw_req_bits_wdata <= soc.io_mmio_req_bits_wdata @[src/main/scala/sim/NutShellSim.scala 52:14]
    mmio.io_rw_resp_ready <= soc.io_mmio_resp_ready @[src/main/scala/sim/NutShellSim.scala 52:14]
    mmio.io_dma_aw_ready <= soc.io_frontend_aw_ready @[src/main/scala/sim/NutShellSim.scala 47:19]
    mmio.io_dma_w_ready <= soc.io_frontend_w_ready @[src/main/scala/sim/NutShellSim.scala 47:19]
    mmio.io_dma_b_valid <= soc.io_frontend_b_valid @[src/main/scala/sim/NutShellSim.scala 47:19]
    skip
    skip
    skip
    mmio.io_dma_ar_ready <= soc.io_frontend_ar_ready @[src/main/scala/sim/NutShellSim.scala 47:19]
    mmio.io_dma_r_valid <= soc.io_frontend_r_valid @[src/main/scala/sim/NutShellSim.scala 47:19]
    skip
    mmio.io_dma_r_bits_data <= soc.io_frontend_r_bits_data @[src/main/scala/sim/NutShellSim.scala 47:19]
    skip
    skip
    skip
    mmio.io_uart_in_ch <= io_uart_in_ch @[src/main/scala/sim/NutShellSim.scala 68:11]
    mmio._WIRE_4 <= DISPLAY_ENABLE
    c <= mux(reset, UInt<64>("h0"), _c_T_1) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    c_1 <= mux(reset, UInt<64>("h0"), _c_T_3) @[src/main/scala/utils/GTimer.scala 24:{20,20} 25:7]
    printf(clock, and(and(and(UInt<1>("h1"), _T_2), _T_3), UInt<1>("h1")), "Assertion failed\n    at NutShellSim.scala:61 assert(log_begin <= log_end)\n") : printf @[src/main/scala/sim/NutShellSim.scala 61:9]
    assert(clock, _T, and(and(UInt<1>("h1"), _T_2), UInt<1>("h1")), "") : assert @[src/main/scala/sim/NutShellSim.scala 61:9]
