===================================================
Resource Management UDMAP TISCI Message Description
===================================================

Introduction
============

This chapter provides information on usage of the RM UDMAP management TISCI
message API parameters.

+------------------+---------------------------------------------------------------------------------------------------------------------+
| TISCI Message ID |                                                    Message Name                                                     |
+==================+=====================================================================================================================+
| 0x1200           | RESERVED, DO NOT (RE)USE                                                                                            |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| 0x1201           | RESERVED, DO NOT (RE)USE                                                                                            |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| 0x1210           | RESERVED, DO NOT (RE)USE                                                                                            |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| 0x1211           | RESERVED, DO NOT (RE)USE                                                                                            |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| 0x1220           | RESERVED, DO NOT (RE)USE                                                                                            |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| 0x1221           | RESERVED, DO NOT (RE)USE                                                                                            |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| 0x1205           | :ref:`TISCI_MSG_RM_UDMAP_TX_CH_CFG <pub_rm_public_udmap_tx_ch_cfg>`                                                 |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| N/A              | :ref:`TISCI_MSG_RM_UDMAP_TX_CH_CFG Response <pub_rm_public_udmap_tx_ch_cfg_response>`                               |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| 0x1206           | :ref:`TISCI_MSG_RM_UDMAP_TX_CH_GET_CFG <pub_rm_public_udmap_tx_ch_get_cfg>`                                         |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| N/A              | :ref:`TISCI_MSG_RM_UDMAP_TX_CH_GET_CFG Response <pub_rm_public_udmap_tx_ch_get_cfg_response>`                       |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| 0x1215           | :ref:`TISCI_MSG_RM_UDMAP_RX_CH_CFG <pub_rm_public_udmap_rx_ch_cfg>`                                                 |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| N/A              | :ref:`TISCI_MSG_RM_UDMAP_RX_CH_CFG Response <pub_rm_public_udmap_rx_ch_cfg_response>`                               |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| 0x1216           | :ref:`TISCI_MSG_RM_UDMAP_RX_CH_GET_CFG <pub_rm_public_udmap_rx_ch_get_cfg>`                                         |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| N/A              | :ref:`TISCI_MSG_RM_UDMAP_RX_CH_GET_CFG Response <pub_rm_public_udmap_rx_ch_get_cfg_response>`                       |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| 0x1230           | :ref:`TISCI_MSG_RM_UDMAP_FLOW_CFG <pub_rm_public_udmap_flow_cfg>`                                                   |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| N/A              | :ref:`TISCI_MSG_RM_UDMAP_FLOW_CFG Response <pub_rm_public_udmap_flow_cfg_response>`                                 |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| 0x1231           | :ref:`TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_CFG <pub_rm_public_udmap_flow_size_thresh_cfg>`                           |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| N/A              | :ref:`TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_CFG Response <pub_rm_public_udmap_flow_size_thresh_cfg_response>`         |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| 0x1232           | :ref:`TISCI_MSG_RM_UDMAP_FLOW_GET_CFG <pub_rm_public_udmap_flow_get_cfg>`                                           |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| N/A              | :ref:`TISCI_MSG_RM_UDMAP_FLOW_GET_CFG Response <pub_rm_public_udmap_flow_get_cfg_response>`                         |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| 0x1233           | :ref:`TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_GET_CFG <pub_rm_public_udmap_flow_size_thresh_get_cfg>`                   |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| N/A              | :ref:`TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_GET_CFG Response <pub_rm_public_udmap_flow_size_thresh_get_cfg_response>` |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| 0x1240           | :ref:`TISCI_MSG_RM_UDMAP_GCFG_CFG <pub_rm_public_udmap_gcfg_cfg>`                                                   |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| N/A              | :ref:`TISCI_MSG_RM_UDMAP_GCFG_CFG Response <pub_rm_public_udmap_gcfg_cfg_response>`                                 |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| 0x1241           | :ref:`TISCI_MSG_RM_UDMAP_GCFG_GET_CFG <pub_rm_public_udmap_gcfg_get_cfg>`                                           |
+------------------+---------------------------------------------------------------------------------------------------------------------+
| N/A              | :ref:`TISCI_MSG_RM_UDMAP_GCFG_GET_CFG Response <pub_rm_public_udmap_gcfg_get_cfg_response>`                         |
+------------------+---------------------------------------------------------------------------------------------------------------------+

.. _pub_rm_public_udmap_valid_params:

UDMAP Valid Parameters Field Usage
----------------------------------

Some UDMAP TISCI message APIs make use of a valid_params bit field.  Bits within
the valid_params field define whether or not individual TISCI message
parameters are valid.  When a bit corresponding to a parameter is set (to 1)
the parameter is considered valid and will be programmed into its
corresponding register field, assuming validation of the parameter passes.
When a valid_params bit is not set, i.e. a value of 0, the corresponding
register field is read and used within the validation process of the request.
The register field for a parameter is not programmed if the corresponding
valid_params bit is not set.

TISCI_MSG_RM_UDMAP_TX_CH_CFG - UDMAP Transmit Channel Configure
===============================================================

.. _pub_rm_public_udmap_tx_ch_cfg:

UDMAP Transmit Channel Configure Request
----------------------------------------

The **UDMAP tx channel cfg** TISCI message API is used to configure SoC
Navigator Subsystem UDMAP transmit channels. The API only allows
configuration of a transmit channel by passing the tx channel index and the
Navigator SoC device ID in which the channel is located.  Only the non-real-time
transmit channel registers are programmed as part of the channel configuration.
The host is granted access to the transmit channel real-time registers via the
SoC channelized firewalls based on the RM board configuration.  The OS can
access the channel real-time registers directly after transmit channel
configuration is complete.

The UDMAP global invalid receive flow event and per transmit channel output
event (OES) and error output event (EOES) registers are not programmed as part
of the **UDMAP tx channel cfg** API. They're programmed internally via the
:ref:`RM IRQ Set <pub_rm_irq_route_set>` message.

The **UDMAP tx channel cfg** API can be used to configure transmit channels
within any Navigator Subsystem UDMAP on the device.

Usage
^^^^^

+------------------------+--------+
| **Message Type**       | Normal |
+------------------------+--------+
| **Secure Queue Only?** | No     |
+------------------------+--------+

TISCI Message ID
^^^^^^^^^^^^^^^^

.. sysfwapimacro:: TISCI_MSG_RM_UDMAP_TX_CH_CFG

UDMAP Transmit Channel Configure Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
|     Parameter     |                  Type                  |                                             Valid Values                                                 |    Description                      |
+===================+========================================+==========================================================================================================+=====================================+
| hdr               | Generic TISCI message header (8 bytes) | :doc:`Valid Host IDs <../../5_soc_doc/am6x/hosts>`                                                       | Generic TISCI message header.       |
|                   |                                        |                                                                                                          | Contains the message ID, host ID,   |
|                   |                                        |                                                                                                          | sequence number, and any flags      |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| valid_params      | u32                                    | :ref:`pub_rm_public_udmap_tx_ch_cfg_valid_params`                                                        | Bitfield defining validity of UDMAP |
|                   |                                        |                                                                                                          | transmit channel configuration      |
|                   |                                        |                                                                                                          | parameters.  The channel            |
|                   |                                        |                                                                                                          | configuration fields are not valid, |
|                   |                                        |                                                                                                          | and will not be used, if their      |
|                   |                                        |                                                                                                          | corresponding valid bit is zero.    |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| nav_id            | u16                                    | :ref:`Valid Navigator Subsystem UDMAP Device IDs <pub_soc_am6x_navss_ids>`                               | The SoC-specific Device ID of the   |
|                   |                                        |                                                                                                          | Navigator subsystem UDMAP in which  |
|                   |                                        |                                                                                                          | the transmit channel is located.    |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| index             | u16                                    | :ref:`Valid Navigator Subsystem Transmit Channel Indices <pub_soc_am6x_udmap_channel_and_flow_indices>`  | Specifies the requested transmit    |
|                   |                                        |                                                                                                          | channel index for configuration     |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| tx_pause_on_err   | u8                                     | (0) - Disabled or (1) - Enabled                                                                          | Transmit channel pause on error     |
|                   |                                        |                                                                                                          | configuration.  The register field  |
|                   |                                        |                                                                                                          | is programmed if tx_pause_on_err's  |
|                   |                                        |                                                                                                          | valid bit is set.                   |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| tx_filt_einfo     | u8                                     | (0) - Disabled or (1) - Enabled                                                                          | Transmit channel extended packet    |
|                   |                                        |                                                                                                          | information.  The register field is |
|                   |                                        |                                                                                                          | programmed if tx_filt_einfo's       |
|                   |                                        |                                                                                                          | valid bit is set.                   |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| tx_filt_pswords   | u8                                     | (0) - Disabled or (1) - Enabled                                                                          | Transmit channel protocol specific  |
|                   |                                        |                                                                                                          | word passing.  The register field   |
|                   |                                        |                                                                                                          | is programmed if tx_filt_pswords's  |
|                   |                                        |                                                                                                          | valid bit is set.                   |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| tx_atype          | u8                                     | (0) - Physical addresses, (1) - Intermediate addresses, (2) - Virtual addresses                          | Transmit channel non Ring           |
|                   |                                        |                                                                                                          | Accelerator access pointer          |
|                   |                                        |                                                                                                          | interpretation configuration.  The  |
|                   |                                        |                                                                                                          | register field is programmed if     |
|                   |                                        |                                                                                                          | tx_atype's valid bit is set.        |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| tx_chan_type      | u8                                     | (2) - Packet transfers using pass by reference rings, (10) - 3rd party DMA transfers using pass by       | Transmit channel functional channel |
|                   |                                        | reference rings, (11) - 3rd party DMA transfers using pass by value rings, (12) - 3rd party block copy   | type and work passing mechanism.    |
|                   |                                        | DMA transfers using pass by reference rings, (13) - 3rd party block copy DMA transfers using pass by     | The parameter is valid if           |
|                   |                                        | value rings | Transmit channel functional channel type and work passing mechanism.                       | tx_chan_type's valid bit is set.    |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| tx_supr_tdpkt     | u8                                     | (0) - Disabled or (1) - Enabled                                                                          | Transmit channel tear down packet   |
|                   |                                        |                                                                                                          | generation suppression.  The        |
|                   |                                        |                                                                                                          | register field is programmed if     |
|                   |                                        |                                                                                                          | tx_supr_tdpkt's valid bit is set.   |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| tx_fetch_size     | u16                                    | Cannot be greater than 127                                                                               | Transmit channel number of 32-bit   |
|                   |                                        |                                                                                                          | descriptor words to fetch. The user |
|                   |                                        |                                                                                                          | must make sure to set the maximum   |
|                   |                                        |                                                                                                          | word count that can pass through    |
|                   |                                        |                                                                                                          | the channel for any allowed         |
|                   |                                        |                                                                                                          | descriptor type.  The register      |
|                   |                                        |                                                                                                          | field is programmed if              |
|                   |                                        |                                                                                                          | tx_fetch_size's valid bit is set.   |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| tx_credit_count   | u8                                     | Cannot be greater than 7                                                                                 | Transmit channel transfer request   |
|                   |                                        |                                                                                                          | credit count. Specifies how many    |
|                   |                                        |                                                                                                          | credits for complete TRs are        |
|                   |                                        |                                                                                                          | available. This field is only used  |
|                   |                                        |                                                                                                          | when configuring a transmit         |
|                   |                                        |                                                                                                          | channel of external type.  The      |
|                   |                                        |                                                                                                          | register field is programmed if     |
|                   |                                        |                                                                                                          | tx_credit_count's valid bit is      |
|                   |                                        |                                                                                                          | set.                                |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| txcq_qnum         | u16                                    | Valid, assigned ring                                                                                     | Transmit channel completion queue.  |
|                   |                                        |                                                                                                          | The specified completion queue must |
|                   |                                        |                                                                                                          | be assigned to the host, or a       |
|                   |                                        |                                                                                                          | subordinate of the host, requesting |
|                   |                                        |                                                                                                          | configuration of the transmit       |
|                   |                                        |                                                                                                          | channel.  The register field is     |
|                   |                                        |                                                                                                          | programmed if txcq_qnum's valid     |
|                   |                                        |                                                                                                          | bit is set.                         |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| tx_priority       | u8                                     | Transmit channel transmit priority                                                                       | The register field is programmed    |
|                   |                                        |                                                                                                          | if tx_priority's valid bit is set.  |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| tx_qos            | u8                                     | Transmit channel QoS value                                                                               | Transmit channel transmit qos       |
|                   |                                        |                                                                                                          | value.  The register field is       |
|                   |                                        |                                                                                                          | programmed if tx_qos's valid bit    |
|                   |                                        |                                                                                                          | is set.                             |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| tx_orderid        | u8                                     | Transmit channel bus order ID                                                                            | Transmit channel bus order id.      |
|                   |                                        |                                                                                                          | The register field is programmed    |
|                   |                                        |                                                                                                          | if tx_orderid's valid bit is set.   |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| fdepth            | u16                                    | Check the UDMAP section of the TRM for restrictions regarding this parameter. Reset value is 0x400.      | Channel FIFO depth configuration.   |
|                   |                                        |                                                                                                          | Sets the number of Tx FIFO bytes    |
|                   |                                        |                                                                                                          | which are allowed to be stored for  |
|                   |                                        |                                                                                                          | the channel.  The TISCI message     |
|                   |                                        |                                                                                                          | is rejected if a non-zero, valid,   |
|                   |                                        |                                                                                                          | value is provided during external   |
|                   |                                        |                                                                                                          | channel configuration.              |
|                   |                                        |                                                                                                          | The register field is programmed if |
|                   |                                        |                                                                                                          | fdepth's valid bit is set.          |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| tx_sched_priority | u8                                     | (0) - High priority, (1) - Medium-high priority, (2) - Medium-low priority, (3) - Low priority           | Tx scheduling priority              |
|                   |                                        |                                                                                                          | configuration.  The register field  |
|                   |                                        |                                                                                                          | is programmed if                    |
|                   |                                        |                                                                                                          | tx_sched_priority's valid bit is    |
|                   |                                        |                                                                                                          | set.                                |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| tx_burst_size     | u8                                     | (1) - 64 bytes, (2) - 128 bytes, (3) - 256 bytes                                                         | UDMAP transmit channel burst size   |
|                   |                                        |                                                                                                          | configuration.  The register is     |
|                   |                                        |                                                                                                          | programmed if the corresponding     |
|                   |                                        |                                                                                                          | valid bit is set.  This field is    |
|                   |                                        |                                                                                                          | not supported on some SoCs.  On     |
|                   |                                        |                                                                                                          | SoCs that do not support this       |
|                   |                                        |                                                                                                          | field the input is quietly ignored  |
|                   |                                        |                                                                                                          | even if the valid bit is set.       |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| tx_tdtype         | u8                                     | (0) - Immediate teardown, (1) - Teardown after receiving remote peer completion message                  | UDMAP transmit channel teardown     |
|                   |                                        |                                                                                                          | type configuration programmed       |
|                   |                                        |                                                                                                          | into the tx_tdtype field of         |
|                   |                                        |                                                                                                          | the TCHAN_TCFG register.  Can be    |
|                   |                                        |                                                                                                          | set to 0 for immediate teardown or  |
|                   |                                        |                                                                                                          | 1 to wait for remote peer to send   |
|                   |                                        |                                                                                                          | completion message for teardown.    |
|                   |                                        |                                                                                                          | Only valid if                       |
|                   |                                        |                                                                                                          | corresponding valid bit is set.     |
|                   |                                        |                                                                                                          | This field is not supported on      |
|                   |                                        |                                                                                                          | some SoCs.  On SoCs that do not     |
|                   |                                        |                                                                                                          | support this field the input is     |
|                   |                                        |                                                                                                          | quietly ignored even if the valid   |
|                   |                                        |                                                                                                          | bit is set.                         |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+

.. _pub_rm_public_udmap_tx_ch_cfg_valid_params:

UDMAP Transmit Channel Configuration Valid Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

The following table describes the valid bit mappings for the UDMAP transmit
channel configure message optional parameters:

+------------------+-------------------------------------------------------------------+
| valid_params Bit | Corresponding tisci_msg_rm_udmap_tx_ch_cfg_req Optional Parameter |
+==================+===================================================================+
|  0               | tx_pause_on_err                                                   |
+------------------+-------------------------------------------------------------------+
|  1               | tx_atype                                                          |
+------------------+-------------------------------------------------------------------+
|  2               | tx_chan_type                                                      |
+------------------+-------------------------------------------------------------------+
|  3               | tx_fetch_size                                                     |
+------------------+-------------------------------------------------------------------+
|  4               | txcq_qnum                                                         |
+------------------+-------------------------------------------------------------------+
|  5               | tx_priority                                                       |
+------------------+-------------------------------------------------------------------+
|  6               | tx_qos                                                            |
+------------------+-------------------------------------------------------------------+
|  7               | tx_orderid                                                        |
+------------------+-------------------------------------------------------------------+
|  8               | tx_sched_priority                                                 |
+------------------+-------------------------------------------------------------------+
|  9               | tx_filt_einfo                                                     |
+------------------+-------------------------------------------------------------------+
|  10              | tx_filt_pswords                                                   |
+------------------+-------------------------------------------------------------------+
|  11              | tx_supr_tdpkt                                                     |
+------------------+-------------------------------------------------------------------+
|  12              | tx_credit_count                                                   |
+------------------+-------------------------------------------------------------------+
|  13              | fdepth                                                            |
+------------------+-------------------------------------------------------------------+
|  14              | tx_burst_size                                                     |
+------------------+-------------------------------------------------------------------+

.. _pub_rm_public_udmap_tx_ch_cfg_response:

UDMAP Transmit Channel Configure Response
-----------------------------------------

The **udmap tx channel cfg response** message returns the result status of the
processed **udmap tx channel cfg** message.

UDMAP Transmit Channel Configure Response Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

+---------------+----------------------------------------+--------------------------------------------------------------------------+--------------------------+
| Parameter     |                  Type                  |                               Valid Values                               |         Description      |
+===============+========================================+==========================================================================+==========================+
| hdr           | Generic TISCI message header (8 bytes) | :doc:`Valid Host IDs <../../5_soc_doc/am6x/hosts>`                       | Generic TISCI message    |
|               |                                        |                                                                          | header. Contains the     |
|               |                                        |                                                                          | message ID, host ID,     |
|               |                                        |                                                                          | sequence number, and any |
|               |                                        |                                                                          | return flags             |
+---------------+----------------------------------------+--------------------------------------------------------------------------+--------------------------+

TISCI_MSG_RM_UDMAP_TX_CH_GET_CFG - UDMAP Transmit Channel Get Configuration
===========================================================================

.. _pub_rm_public_udmap_tx_ch_get_cfg:

UDMAP Transmit Channel Get Configuration Request
------------------------------------------------

The **udmap_tx_ch get cfg** TISCI message API is used to retrieve the
non-real-time registers field settings, or the hardware reset register
settings, for a UDMAP transmit channel.  The host, or a supervisor of the host,
who owns the transmit channel must be the requesting host. The register field
values are returned in the **udmap_tx_ch get cfg response** message.

The **udmap_tx_ch_get cfg** API can be used to retrieve UDMAP transmit channel
configurations within any Navigator Subsystem on the device.

Usage
^^^^^

+------------------------+--------+
| **Message Type**       | Normal |
+------------------------+--------+
| **Secure Queue Only?** | No     |
+------------------------+--------+

TISCI Message ID
^^^^^^^^^^^^^^^^

.. sysfwapimacro:: TISCI_MSG_RM_UDMAP_TX_CH_GET_CFG

UDMAP Transmit Channel Get Configuration Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. sysfwapistruct:: tisci_msg_rm_udmap_tx_ch_get_cfg_req

.. _pub_rm_public_udmap_tx_ch_get_cfg_response:

UDMAP Transmit Channel Get Configuration Response
-------------------------------------------------

The **udmap_tx_ch get cfg response** TISCI message contains the UDMAP transmit
channel's non-real-time register field values.

UDMAP Transmit Channel Get Configuration Response Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. sysfwapistruct:: tisci_msg_rm_udmap_tx_ch_get_cfg_resp

TISCI_MSG_RM_UDMAP_RX_CH_CFG - UDMAP Receive Channel Configure
==============================================================

.. _pub_rm_public_udmap_rx_ch_cfg:

UDMAP Receive Channel Configure
-------------------------------

The **UDMAP rx channel cfg** TISCI message API is used to configure SoC
Navigator Subsystem UDMAP receive channels. The API only allows
configuration of a receive channel by passing the rx channel index and the
Navigator SoC device ID in which the channel is located.  Only the non-real-time
receive channel registers are programmed as part of the channel configuration.
The host is granted access to the receive channel real-time registers via the
SoC channelized firewalls based on the RM board configuration.  The OS can
access the channel real-time registers directly after receive channel
configuration is complete.

The UDMAP global invalid receive flow event and per receive channel output
event (OES) and error output event (EOES) registers are not programmed as part
of the **UDMAP rx channel cfg** API. They're programmed internally via the
:ref:`RM IRQ Set <pub_rm_irq_route_set>` message.

The **UDMAP rx channel cfg** API can be used to configure receive channels
within any Navigator Subsystem UDMAP on the device.

Usage
^^^^^

+------------------------+--------+
| **Message Type**       | Normal |
+------------------------+--------+
| **Secure Queue Only?** | No     |
+------------------------+--------+

TISCI Message ID
^^^^^^^^^^^^^^^^

.. sysfwapimacro:: TISCI_MSG_RM_UDMAP_RX_CH_CFG

UDMAP Receive Channel Configure Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
|     Parameter     |                  Type                  |                                             Valid Values                                                 |    Description                      |
+===================+========================================+==========================================================================================================+=====================================+
| hdr               | Generic TISCI message header (8 bytes) | :doc:`Valid Host IDs <../../5_soc_doc/am6x/hosts>`                                                       | Generic TISCI message header.       |
|                   |                                        |                                                                                                          | Contains the message ID, host ID,   |
|                   |                                        |                                                                                                          | sequence number, and any flags      |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| valid_params      | u32                                    | :ref:`pub_rm_public_udmap_rx_ch_cfg_valid_params`                                                        | Bitfield defining validity of UDMAP |
|                   |                                        |                                                                                                          | receive channel configuration       |
|                   |                                        |                                                                                                          | parameters.  The channel            |
|                   |                                        |                                                                                                          | configuration fields are not valid, |
|                   |                                        |                                                                                                          | and will not be used, if their      |
|                   |                                        |                                                                                                          | corresponding valid bit is zero.    |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| nav_id            | u16                                    | :ref:`Valid Navigator Subsystem UDMAP Device IDs <pub_soc_am6x_navss_ids>`                               | The SoC-specific Device ID of the   |
|                   |                                        |                                                                                                          | Navigator subsystem UDMAP in which  |
|                   |                                        |                                                                                                          | the receive channel is located.     |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| index             | u16                                    | :ref:`Valid Navigator Subsystem Receive Channel Indices <pub_soc_am6x_udmap_channel_and_flow_indices>`   | Specifies the requested receive     |
|                   |                                        |                                                                                                          | channel index for configuration     |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| rx_fetch_size     | u16                                    | Cannot be greater than 127                                                                               | Receive channel number of 32-bit    |
|                   |                                        |                                                                                                          | descriptor words to fetch. The user |
|                   |                                        |                                                                                                          | must make sure to set the maximum   |
|                   |                                        |                                                                                                          | word count that can pass through    |
|                   |                                        |                                                                                                          | the channel for any allowed         |
|                   |                                        |                                                                                                          | descriptor type.  The register      |
|                   |                                        |                                                                                                          | field is programmed if              |
|                   |                                        |                                                                                                          | rx_fetch_size's valid bit is set.   |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| rxcq_qnum         | u16                                    | Valid, assigned ring                                                                                     | Receive channel completion queue.   |
|                   |                                        |                                                                                                          | The specified completion queue must |
|                   |                                        |                                                                                                          | be assigned to the host, or a       |
|                   |                                        |                                                                                                          | subordinate of the host, requesting |
|                   |                                        |                                                                                                          | configuration of the receive        |
|                   |                                        |                                                                                                          | channel.  The register field is     |
|                   |                                        |                                                                                                          | programmed if rxcq_qnum's valid     |
|                   |                                        |                                                                                                          | bit is set.                         |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| rx_priority       | u8                                     | Receive channel receive priority                                                                         | The register field is programmed    |
|                   |                                        |                                                                                                          | if rx_priority's valid bit is set.  |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| rx_qos            | u8                                     | Receive channel QoS value                                                                                | Receive channel receive qos         |
|                   |                                        |                                                                                                          | value.  The register field is       |
|                   |                                        |                                                                                                          | programmed if rx_qos's valid bit    |
|                   |                                        |                                                                                                          | is set.                             |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| rx_orderid        | u8                                     | Receive channel bus order ID                                                                             | Receive channel bus order id.       |
|                   |                                        |                                                                                                          | The register field is programmed    |
|                   |                                        |                                                                                                          | if rx_orderid's valid bit is set.   |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| rx_sched_priority | u8                                     | (0) - High priority, (1) - Medium-high priority, (2) - Medium-low priority, (3) - Low priority           | Rx scheduling priority              |
|                   |                                        |                                                                                                          | configuration.  The register field  |
|                   |                                        |                                                                                                          | is programmed if                    |
|                   |                                        |                                                                                                          | rx_sched_priority's valid bit is    |
|                   |                                        |                                                                                                          | set.                                |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| flowid_start      | u16                                    | :ref:`Common Navigator Subsystem Receive Flow Indices <pub_soc_am6x_udmap_channel_and_flow_indices>`     | Specifies the starting index for    |
|                   |                                        |                                                                                                          | flow IDs the receive channel is to  |
|                   |                                        |                                                                                                          | make use of beyond the default,     |
|                   |                                        |                                                                                                          | statically mapped flow.  The        |
|                   |                                        |                                                                                                          | additional flows must be assigned   |
|                   |                                        |                                                                                                          | to the host, or a subordinate of    |
|                   |                                        |                                                                                                          | the host, requesting configuration  |
|                   |                                        |                                                                                                          | of the receive channel.  The        |
|                   |                                        |                                                                                                          | register field is programmed if     |
|                   |                                        |                                                                                                          | flowid_start and flowid_cnt valid   |
|                   |                                        |                                                                                                          | bits are set.                       |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| flowid_cnt        | u16                                    | flowid_cnt such that flowid_start + flowid_cnt cannot exceed number of receive flows in receive          | Receive channel rx flow ID count    |
|                   |                                        | channel's Navigator Subsystem                                                                            | starting at flowid_start index.     |
|                   |                                        |                                                                                                          | This field specifies how many flow  |
|                   |                                        |                                                                                                          | IDs are in the additional           |
|                   |                                        |                                                                                                          | contiguous range of legal flow IDs  |
|                   |                                        |                                                                                                          | for the channel.  The additional    |
|                   |                                        |                                                                                                          | flows must be assigned to the host, |
|                   |                                        |                                                                                                          | or a subordinate of the host,       |
|                   |                                        |                                                                                                          | requesting configuration of the     |
|                   |                                        |                                                                                                          | receive channel.  The register      |
|                   |                                        |                                                                                                          | field is programmed if flowid_start |
|                   |                                        |                                                                                                          | and flowid_cnt valid bits are set.  |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| rx_pause_on_err   | u8                                     | (0) - Disabled or (1) - Enabled                                                                          | Receive channel pause on error      |
|                   |                                        |                                                                                                          | configuration.  The register field  |
|                   |                                        |                                                                                                          | is programmed if rx_pause_on_err's  |
|                   |                                        |                                                                                                          | valid bit is set.                   |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| rx_atype          | u8                                     | (0) - Physical addresses, (1) - Intermediate addresses, (2) - Virtual addresses                          | Receive channel non Ring            |
|                   |                                        |                                                                                                          | Accelerator access pointer          |
|                   |                                        |                                                                                                          | interpretation configuration.  The  |
|                   |                                        |                                                                                                          | register field is programmed if     |
|                   |                                        |                                                                                                          | rx_atype's valid bit is set.        |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| rx_chan_type      | u8                                     | (2) - Packet transfers using pass by reference rings, (3) - Packet transfers using pass by reference     | Receive channel functional channel  |
|                   |                                        | rings with single buffer packet mode enabled, (10) - 3rd party DMA transfers using pass by reference     | type and work passing mechanism.    |
|                   |                                        | rings, (11) - 3rd party DMA transfers using pass by value rings, (12) - 3rd party block copy DMA         | The register field is programmed if |
|                   |                                        | transfers using pass by reference rings, (13) - 3rd party block copy DMA transfers using pass by value   | rx_chan_type's valid bit is set.    |
|                   |                                        | rings.                                                                                                   |                                     |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| rx_ignore_short   | u8                                     | (0) - Short packets treated as exceptions, (1) - Short packets ignored                                   | Receive channel short packet        |
|                   |                                        |                                                                                                          | treatment.  The register field is   |
|                   |                                        |                                                                                                          | programmed if rx_ignore_short's     |
|                   |                                        |                                                                                                          | valid bit is set.                   |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| rx_ignore_long    | u8                                     | (0) - Long packets treated as exceptions, (1) - Long packets ignored                                     | Receive channel long packet         |
|                   |                                        |                                                                                                          | treatment.  The register field is   |
|                   |                                        |                                                                                                          | programmed if rx_ignore_long's      |
|                   |                                        |                                                                                                          | valid bit is set.                   |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+
| rx_burst_size     | u8                                     | (1) - 64 bytes, (2) - 128 bytes, (3) - 256 bytes                                                         | UDMAP receive channel burst size    |
|                   |                                        |                                                                                                          | configuration.  The register is     |
|                   |                                        |                                                                                                          | programmed if the corresponding     |
|                   |                                        |                                                                                                          | valid bit is set.  This field is    |
|                   |                                        |                                                                                                          | not supported on some SoCs.  On     |
|                   |                                        |                                                                                                          | SoCs that do not support this       |
|                   |                                        |                                                                                                          | field the input is quietly ignored  |
|                   |                                        |                                                                                                          | even if the valid bit is set.       |
+-------------------+----------------------------------------+----------------------------------------------------------------------------------------------------------+-------------------------------------+

.. _pub_rm_public_udmap_rx_ch_cfg_valid_params:

UDMAP Receive Channel Configuration Valid Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

The following table describes the valid bit mappings for the UDMAP receive
channel configure message optional parameters:

+------------------+-------------------------------------------------------------------+
| valid_params Bit | Corresponding tisci_msg_rm_udmap_rx_ch_cfg_req Optional Parameter |
+==================+===================================================================+
|  0               | rx_pause_on_err                                                   |
+------------------+-------------------------------------------------------------------+
|  1               | rx_atype                                                          |
+------------------+-------------------------------------------------------------------+
|  2               | rx_chan_type                                                      |
+------------------+-------------------------------------------------------------------+
|  3               | rx_fetch_size                                                     |
+------------------+-------------------------------------------------------------------+
|  4               | rxcq_qnum                                                         |
+------------------+-------------------------------------------------------------------+
|  5               | rx_priority                                                       |
+------------------+-------------------------------------------------------------------+
|  6               | rx_qos                                                            |
+------------------+-------------------------------------------------------------------+
|  7               | rx_orderid                                                        |
+------------------+-------------------------------------------------------------------+
|  8               | rx_sched_priority                                                 |
+------------------+-------------------------------------------------------------------+
|  9               | flowid_start                                                      |
+------------------+-------------------------------------------------------------------+
|  10              | flowid_cnt                                                        |
+------------------+-------------------------------------------------------------------+
|  11              | rx_ignore_short                                                   |
+------------------+-------------------------------------------------------------------+
|  12              | rx_ignore_long                                                    |
+------------------+-------------------------------------------------------------------+
|  14              | rx_burst_size                                                     |
+------------------+-------------------------------------------------------------------+

.. _pub_rm_public_udmap_rx_ch_cfg_response:

UDMAP Receive Channel Configure Response
----------------------------------------

The **udmap rx channel cfg response** message returns the result status of the
processed **udmap rx channel cfg** message.

UDMAP Receive Channel Configure Response Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

+---------------+----------------------------------------+--------------------------------------------------------------------------+--------------------------+
| Parameter     |                  Type                  |                               Valid Values                               |         Description      |
+===============+========================================+==========================================================================+==========================+
| hdr           | Generic TISCI message header (8 bytes) | :doc:`Valid Host IDs <../../5_soc_doc/am6x/hosts>`                       | Generic TISCI message    |
|               |                                        |                                                                          | header. Contains the     |
|               |                                        |                                                                          | message ID, host ID,     |
|               |                                        |                                                                          | sequence number, and any |
|               |                                        |                                                                          | return flags             |
+---------------+----------------------------------------+--------------------------------------------------------------------------+--------------------------+

TISCI_MSG_RM_UDMAP_RX_CH_GET_CFG - UDMAP Receive Channel Get Configuration
==========================================================================

.. _pub_rm_public_udmap_rx_ch_get_cfg:

UDMAP Receive Channel Get Configuration Request
-----------------------------------------------

The **udmap_rx_ch get cfg** TISCI message API is used to retrieve the
non-real-time registers field settings, or the hardware reset register
settings, for a UDMAP receive channel.  The host, or a supervisor of the host,
who owns the receive channel must be the requesting host. The register field
values are returned in the **udmap_rx_ch get cfg response** message.

The **udmap_rx_ch_get cfg** API can be used to retrieve UDMAP receive channel
configurations within any Navigator Subsystem on the device.

Usage
^^^^^

+------------------------+--------+
| **Message Type**       | Normal |
+------------------------+--------+
| **Secure Queue Only?** | No     |
+------------------------+--------+

TISCI Message ID
^^^^^^^^^^^^^^^^

.. sysfwapimacro:: TISCI_MSG_RM_UDMAP_RX_CH_GET_CFG

UDMAP Receive Channel Get Configuration Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. sysfwapistruct:: tisci_msg_rm_udmap_rx_ch_get_cfg_req

.. _pub_rm_public_udmap_rx_ch_get_cfg_response:

UDMAP Receive Channel Get Configuration Response
------------------------------------------------

The **udmap_rx_ch get cfg response** TISCI message contains the UDMAP receive
channel's non-real-time register field values.

UDMAP Receive Channel Get Configuration Response Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. sysfwapistruct:: tisci_msg_rm_udmap_rx_ch_get_cfg_resp

UDMAP Receive Flow Configuration
================================

.. _pub_rm_public_udmap_rx_flow_cfg:

UDMAP Receive Flow Configuration Request
----------------------------------------

.. warning::

   This API is deprecated and will be removed in 2018.09.

The **UDMAP rx flow cfg** TISCI message API is used to configure an allocated
SoC Navigator Subsystem UDMAP receive flow's non-optional registers. The receive
flow must be used by the specified receive channel and the host requesting the
receive flow configuration must be the host, or the supervisor of the host, that
owns the receive channel in order for the flow to be configured. It's the user's
responsbility to make sure the receive channel is disabled when changing the
receive flow configuration. Otherwise, unknown operation may occur.

The UDMAP global invalid receive flow event register is not programmed as part
of the **UDMAP rx flow cfg** API. It is programmed internally via the :ref:`RM IRQ
Set <pub_rm_irq_route_set>` message.

The **UDMAP rx flow cfg** API can be used to configure receive flows within any
Navigator Subsystem UDMAP on the device.

Usage
^^^^^

+------------------------+--------+
| **Message Type**       | Normal |
+------------------------+--------+
| **Secure Queue Only?** | No     |
+------------------------+--------+

UDMAP Receive Flow Configuration Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|     Parameter      |                  Type                  |                                                                                 Valid Values                                                                                  |                                                                                                                                                              Description                                                                                                                                                              |
+====================+========================================+===============================================================================================================================================================================+=======================================================================================================================================================================================================================================================================================================================================+
| hdr                | Generic TISCI message header (8 bytes) | :doc:`Valid Host IDs <../../5_soc_doc/am6x/hosts>`                                                                                                                            | Generic TISCI message header. Contains the message ID, host ID, sequence number, and any flags                                                                                                                                                                                                                                        |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nav_id             | u32                                    | :ref:`Valid Navigator Subsystem UDMAP Device IDs <pub_soc_am6x_navss_ids>`                                                                                                    | The SoC-specific Device ID of the Navigator subsystem UDMAP in which the receie flow is located.                                                                                                                                                                                                                                      |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| flow_index         | u32                                    | :ref:`Valid Navigator Subsystem Receive Flow Indices <pub_soc_am6x_udmap_channel_and_flow_indices>`                                                                           | Specifies the receive flow index for non-optional configuration.                                                                                                                                                                                                                                                                      |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_ch_index        | u32                                    | :ref:`Valid Navigator Subsystem Receive Channel Indices <pub_soc_am6x_udmap_channel_and_flow_indices>`                                                                        | Specifies the receive channel index using the receive flow to be configured. The receive channel must be using the receive flow either through the static mapping of receive channels to receive flows or through the receive channel's flow range specification.                                                                     |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_einfo_present   | u8                                     | (0) - Do not handle extended packet info in received packet descriptor, (1) - Handle extended packet info in received packet descriptor                                       | Receive flow extended packet info present                                                                                                                                                                                                                                                                                             |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_psinfo_present  | u8                                     | (0) - Do not handle PS info words in received descriptor, (1) - Handle present PS info words in received descriptor                                                           | Receive flow PS words present                                                                                                                                                                                                                                                                                                         |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_error_handling  | u8                                     | (0) - Drop received packet on starvation error, (1) - Retry received packet on starvation error                                                                               | Receive flow error handling                                                                                                                                                                                                                                                                                                           |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_desc_type       | u8                                     | (0) - Host descriptor, (1) - Monolithic descriptor                                                                                                                            | Receive flow descriptor type                                                                                                                                                                                                                                                                                                          |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_sop_offset      | u16                                    | 0 - 255 bytes                                                                                                                                                                 | Receive flow start of packet offset. See the UDMAP section of the TRM for more information on this setting.                                                                                                                                                                                                                           |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_dest_qnum       | u16                                    | Receive flow destination queue configuration                                                                                                                                  | The specified destination queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, requesting allocation and configuration of the receive flow.                                                                                                                                |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_ps_location     | u8                                     | (0) - Place PS words at end of packet descriptor, (1) - Place PS words at beginning of the data buffer                                                                        | Receive flow PS words location                                                                                                                                                                                                                                                                                                        |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_src_tag_hi      | u8                                     | See the UDMAP section of the TRM for more information on this setting                                                                                                         | Receive flow source tag high byte constant                                                                                                                                                                                                                                                                                            |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_src_tag_lo      | u8                                     | See the UDMAP section of the TRM for more information on this setting                                                                                                         | Receive flow source tag low byte constant                                                                                                                                                                                                                                                                                             |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_dest_tag_hi     | u8                                     | See the UDMAP section of the TRM for more information on this setting                                                                                                         | Receive flow destination tag high byte constant                                                                                                                                                                                                                                                                                       |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_dest_tag_lo     | u8                                     | See the UDMAP section of the TRM for more information on this setting                                                                                                         | Receive flow destination tag low byte constant                                                                                                                                                                                                                                                                                        |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_src_tag_hi_sel  | u8                                     | (0) - Do not overwite, (1) - Overwrite with value in rx_src_tag_hi, (2) - Overwrite with flow_id[7:0], (4) - Overwrite with src_tag[7:0]                                      | Receive flow source tag high byte selector                                                                                                                                                                                                                                                                                            |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_src_tag_lo_sel  | u8                                     | (0) - Do not overwite, (1) - Overwrite with value in rx_src_tag_lo, (2) - Overwrite with flow_id[7:0], (4) - Overwrite with src_tag[7:0]                                      | Receive flow source tag low byte selector                                                                                                                                                                                                                                                                                             |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_dest_tag_hi_sel | u8                                     | (0) - Do not overwite, (1) - Overwrite with value in rx_dest_tag_hi, (2) - Overwrite with flow_id[7:0], (4) - Overwrite with src_tag[7:0], (5) - Overwrite with src_tag[15:8] | Receive flow destination tag high byte selector                                                                                                                                                                                                                                                                                       |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_dest_tag_lo_sel | u8                                     | (0) - Do not overwite, (1) - Overwrite with value in rx_dest_tag_lo, (2) - Overwrite with flow_id[7:0], (4) - Overwrite with src_tag[7:0], (5) - Overwrite with src_tag[15:8] | Receive flow destination tag low byte selector                                                                                                                                                                                                                                                                                        |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_size_thresh_en  | u8                                     | Receive flow packet size based free buffer queue enable, cannot be greater than 7                                                                                             | See the UDMAP section of the TRM for more information on this setting. Configuration of the optional size thresholds when this configuration is enabled is done by sending the `Receive Flow Optional Config Message <pub_rm_public_udmap_rx_flow_optional_cfg>`__ to System Firmware for the receive flow allocated by this request. |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_fdq0_sz0_qnum   | u16                                    | Receive flow free descriptor queue 0                                                                                                                                          | See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, requesting allocation and configuration of the receive flow.                                                                |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_fdq1_qnum       | u16                                    | Receive flow free descriptor queue 1                                                                                                                                          | See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, requesting allocation and configuration of the receive flow.                                                                |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_fdq2_qnum       | u16                                    | Receive flow free descriptor queue 2                                                                                                                                          | See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, requesting allocation and configuration of the receive flow.                                                                |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_fdq3_qnum       | u16                                    | Receive flow free descriptor queue 3                                                                                                                                          | See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, requesting allocation and configuration of the receive flow.                                                                |
+--------------------+----------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

UDMAP Receive Flow Optional Config
==================================

.. _pub_rm_public_udmap_rx_flow_optional_cfg:

UDMAP Receive Flow Optional Config Request
------------------------------------------

.. warning::

   This API is deprecated and will be removed in 2018.09.

The **UDMAP rx flow optional cfg** TISCI message API is used to configure the
optional registers for an allocated flow. The API allows programming of an
allocated receive flow's optional size threshold register fields if the flow's
rx_size_thresh_en field was set when the receive flow non-optional registers
were configured using the **UDMAP rx flow cfg** TISCI message. The receive flow
must be used by the specified receive channel and the host requesting the
receive flow configuration must be the host, or the supervisor of the host, that
owns the receive channel in order for the flows optional registers to be
configured. It's the user's responsbility to make sure the receive channel is
disabled when changing the receive flow optionawl configuration. Otherwise,
unknown operation may occur.

The **UDMAP rx flow optional cfg** API can be used to configure optional fields
of receive flow within any Navigator Subsystem UDMAP on the device.

Usage
^^^^^

+------------------------+--------+
| **Message Type**       | Normal |
+------------------------+--------+
| **Secure Queue Only?** | No     |
+------------------------+--------+

UDMAP Receive Flow Optional Config Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

+------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
|    Parameter     |                  Type                  |                                              Valid Values                                               |                                                                                                                                           Description                                                                                                                                           |
+==================+========================================+=========================================================================================================+=================================================================================================================================================================================================================================================================================================+
| hdr              | Generic TISCI message header (8 bytes) | :doc:`Valid Host IDs <../../5_soc_doc/am6x/hosts>`                                                      | Generic TISCI message header. Contains the message ID, host ID, sequence number, and any flags                                                                                                                                                                                                  |
+------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| nav_id           | u32                                    | :ref:`Valid Navigator Subsystem UDMAP Device IDs <pub_soc_am6x_navss_ids>`                              | The SoC-specific Device ID of the Navigator subsystem UDMAP in which the receie flow is located.                                                                                                                                                                                                |
+------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| flow_index       | u32                                    | :ref:`Valid Navigator Subsystem Receive Flow Indices <pub_soc_am6x_udmap_channel_and_flow_indices>`     | Specifies the receive flow index for optional configuration.                                                                                                                                                                                                                                    |
+------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_ch_index      | u32                                    | :ref:`Valid Navigator Subsystem Receive Channel Indices <pub_soc_am6x_udmap_channel_and_flow_indices>`  | Specifies the receive channel index using the receive flow to be configured. The receive channel must be using the receive flow either through the static mapping of receive channels to receive flows or through the receive channel's flow range specification.                               |
+------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_size_thresh0  | u16                                    | Receive flow packet size threshold 0                                                                    | See the UDMAP section of the TRM for more information on this setting                                                                                                                                                                                                                           |
+------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_size_thresh1  | u16                                    | Receive flow packet size threshold 1                                                                    | See the UDMAP section of the TRM for more information on this setting.                                                                                                                                                                                                                          |
+------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_size_thresh2  | u16                                    | Receive flow packet size threshold 2                                                                    | See the UDMAP section of the TRM for more information on this setting.                                                                                                                                                                                                                          |
+------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_fdq0_sz1_qnum | u16                                    | Receive flow free descriptor queue for size threshold 1                                                 | See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, who owns the receive flow index and who is making the optional configuration request. |
+------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_fdq0_sz2_qnum | u16                                    | Receive flow free descriptor queue for size threshold 2                                                 | See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, who owns the receive flow index and who is making the optional configuration request. |
+------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
| rx_fdq0_sz3_qnum | u16                                    | Receive flow free descriptor queue for size threshold 3                                                 | See the UDMAP section of the TRM for more information on this setting. The specified free queue must be valid within the Navigator Subsystem and must be owned by the host, or a subordinate of the host, who owns the receive flow index and who is making the optional configuration request. |
+------------------+----------------------------------------+---------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

TISCI_MSG_RM_UDMAP_FLOW_CFG - UDMAP Receive Flow Configure
==========================================================

.. _pub_rm_public_udmap_flow_cfg:

UDMAP Receive Flow Configure Request
------------------------------------

The **UDMAP flow cfg** TISCI message API is used to configure a SoC Navigator
Subsystem UDMAP receive flow's standard, non-size threshold registers. The flow
index must be assigned to the host defined in the TISCI header via the RM board
configuration resource assignment range list.

It's the user's responsibility to make sure any receive channels using the
flow are disabled when changing the receive flow configuration.  Otherwise,
unknown operation may occur.

The UDMAP global invalid receive flow event register is not programmed as part
of the **UDMAP flow cfg** API. It is programmed internally via the :ref:`RM IRQ
Set <pub_rm_irq_route_set>` message.

The **UDMAP flow cfg** API can be used to configure receive flows within any
Navigator Subsystem UDMAP on the device.

Usage
^^^^^

+------------------------+--------+
| **Message Type**       | Normal |
+------------------------+--------+
| **Secure Queue Only?** | No     |
+------------------------+--------+

TISCI Message ID
^^^^^^^^^^^^^^^^

.. sysfwapimacro:: TISCI_MSG_RM_UDMAP_FLOW_CFG


UDMAP Receive Flow Configure Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
|     Parameter      |             Type             |                                  Valid Values                                    |            Description          |
+====================+==============================+==================================================================================+=================================+
| hdr                | Generic TISCI message header | :doc:`Valid Host IDs <../../5_soc_doc/am6x/hosts>`                               | Generic TISCI message header.   |
|                    |                              |                                                                                  | Contains the message ID, host   |
|                    |                              |                                                                                  | ID, sequence number, and any    |
|                    |                              |                                                                                  | flags                           |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| valid_params       | u32                          | :ref:`pub_rm_public_udmap_flow_cfg_valid_params`                                 | Bitfield defining validity of   |
|                    |                              |                                                                                  | UDMAP receive channel           |
|                    |                              |                                                                                  | configuration parameters.  The  |
|                    |                              |                                                                                  | channel configuration fields    |
|                    |                              |                                                                                  | are not valid, and will not     |
|                    |                              |                                                                                  | used, if their corresponding    |
|                    |                              |                                                                                  | valid bit is zero.              |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| nav_id             | u16                          | :ref:`Valid Navigator Subsystem UDMAP Device IDs <pub_soc_am6x_navss_ids>`       | The SoC-specific Device ID of   |
|                    |                              |                                                                                  | the Navigator subsystem UDMAP   |
|                    |                              |                                                                                  | in which the receive flow is    |
|                    |                              |                                                                                  | located.                        |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| flow_index         | u16                          | :ref:`Valid Receive Flow Indices <pub_soc_am6x_udmap_channel_and_flow_indices>`  | Specifies the receive flow      |
|                    |                              |                                                                                  | index                           |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_einfo_present   | u8                           | (0) - Do not handle extended packet info in received packet descriptor,          | Receive flow extended packet    |
|                    |                              | (1) - Handle extended packet info in received packet descriptor                  | info present.  The register     |
|                    |                              |                                                                                  | field is programmed if          |
|                    |                              |                                                                                  | rx_einfo_present's valid bit is |
|                    |                              |                                                                                  | set.                            |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_psinfo_present  | u8                           | (0) - Do not handle PS info words in received descriptor,                        | Receive flow PS words present.  |
|                    |                              | (1) - Handle present PS info words in received descriptor                        | The register field is           |
|                    |                              |                                                                                  | programmed if                   |
|                    |                              |                                                                                  | rx_psinfo_present's valid bit   |
|                    |                              |                                                                                  | is set.                         |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_error_handling  | u8                           | (0) - Drop received packet on starvation error,                                  | Receive flow error handling.    |
|                    |                              | (1) - Retry received packet on starvation error                                  | The register field is           |
|                    |                              |                                                                                  | programmed if                   |
|                    |                              |                                                                                  | rx_error_handling's valid bit   |
|                    |                              |                                                                                  | is set.                         |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_desc_type       | u8                           | (0) - Host descriptor, (1) - Monolithic descriptor                               | Receive flow descriptor type.   |
|                    |                              |                                                                                  | The register field is           |
|                    |                              |                                                                                  | programmed if rx_desc_types's   |
|                    |                              |                                                                                  | valid bit is set.               |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_sop_offset      | u16                          | 0 - 255 bytes                                                                    | Receive flow start of packet    |
|                    |                              |                                                                                  | offset. See the UDMAP section   |
|                    |                              |                                                                                  | of the TRM for more information |
|                    |                              |                                                                                  | on this setting.  The register  |
|                    |                              |                                                                                  | field is programmed             |
|                    |                              |                                                                                  | rx_sop_offset's valid bit is    |
|                    |                              |                                                                                  | set.                            |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_dest_qnum       | u16                          | Receive flow destination queue configuration                                     | The specified destination queue |
|                    |                              |                                                                                  | must be valid within the        |
|                    |                              |                                                                                  | Navigator Subsystem and must be |
|                    |                              |                                                                                  | owned by the host, or a         |
|                    |                              |                                                                                  | subordinate of the host,        |
|                    |                              |                                                                                  | requesting allocation and       |
|                    |                              |                                                                                  | configuration of the receive    |
|                    |                              |                                                                                  | flow.  The register field is    |
|                    |                              |                                                                                  | programmed rx_dest_qnum's valid |
|                    |                              |                                                                                  | bit is set.                     |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_src_tag_hi      | u8                           | See the UDMAP section of the TRM for more information on this setting            | Receive flow source tag high    |
|                    |                              |                                                                                  | byte constant.  The register    |
|                    |                              |                                                                                  | field is programmed             |
|                    |                              |                                                                                  | rx_src_tag_hi's valid bit is    |
|                    |                              |                                                                                  | set.                            |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_src_tag_lo      | u8                           | See the UDMAP section of the TRM for more information on this setting            | Receive flow source tag low     |
|                    |                              |                                                                                  | byte constant.  The register    |
|                    |                              |                                                                                  | field is programmed             |
|                    |                              |                                                                                  | rx_src_tag_lo's valid bit is    |
|                    |                              |                                                                                  | set.                            |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_dest_tag_hi     | u8                           | See the UDMAP section of the TRM for more information on this setting            | Receive flow destination tag    |
|                    |                              |                                                                                  | high byte constant.  The        |
|                    |                              |                                                                                  | register field is programmed    |
|                    |                              |                                                                                  | rx_dest_tag_hi's valid bit is   |
|                    |                              |                                                                                  | set.                            |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_dest_tag_lo     | u8                           | See the UDMAP section of the TRM for more information on this setting            | Receive flow destination tag    |
|                    |                              |                                                                                  | low byte constant.  The         |
|                    |                              |                                                                                  | register field is programmed    |
|                    |                              |                                                                                  | rx_dest_tag_lo's valid bit is   |
|                    |                              |                                                                                  | set.                            |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_src_tag_hi_sel  | u8                           | (0) - Do not overwrite, (1) - Overwrite with value in rx_src_tag_hi,             | Receive flow source tag         |
|                    |                              | (2) - Overwrite with flow_id[7:0], (4) - Overwrite with src_tag[7:0],            | high byte selector.  The        |
|                    |                              | (5) - Overwrite with src_tag[15:8]                                               | register field is programmed if |
|                    |                              |                                                                                  | rx_src_tag_hi_sel's valid bit   |
|                    |                              |                                                                                  | is set.                         |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_src_tag_lo_sel  | u8                           | (0) - Do not overwrite, (1) - Overwrite with value in rx_src_tag_lo,             | Receive flow source tag         |
|                    |                              | (2) - Overwrite with flow_id[7:0], (4) - Overwrite with src_tag[7:0],            | low byte selector.  The         |
|                    |                              | (5) - Overwrite with src_tag[15:8]                                               | register field is programmed if |
|                    |                              |                                                                                  | rx_src_tag_lo_sel's valid bit   |
|                    |                              |                                                                                  | is set.                         |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_dest_tag_hi_sel | u8                           | (0) - Do not overwrite, (1) - Overwrite with value in rx_dest_tag_hi,            | Receive flow destination tag    |
|                    |                              | (2) - Overwrite with flow_id[7:0], (4) - Overwrite with src_tag[7:0],            | high byte selector.  The        |
|                    |                              | (5) - Overwrite with src_tag[15:8]                                               | register field is programmed if |
|                    |                              |                                                                                  | rx_dest_tag_hi_sel's valid bit  |
|                    |                              |                                                                                  | is set.                         |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_dest_tag_lo_sel | u8                           | (0) - Do not overwrite, (1) - Overwrite with value in rx_dest_tag_lo,            | Receive flow destination tag    |
|                    |                              | (2) - Overwrite with flow_id[7:0], (4) - Overwrite with src_tag[7:0],            | low byte selector.  The         |
|                    |                              | (5) - Overwrite with src_tag[15:8]                                               | register field is programmed if |
|                    |                              |                                                                                  | rx_dest_tag_lo_sel's valid bit  |
|                    |                              |                                                                                  | is set.                         |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_fdq0_sz0_qnum   | u16                          | Receive flow free descriptor queue 0                                             | See the UDMAP section of the    |
|                    |                              |                                                                                  | TRM for more information on     |
|                    |                              |                                                                                  | this setting. The specified     |
|                    |                              |                                                                                  | free queue must be valid within |
|                    |                              |                                                                                  | the Navigator Subsystem and     |
|                    |                              |                                                                                  | must be owned by the host, or a |
|                    |                              |                                                                                  | subordinate of the host,        |
|                    |                              |                                                                                  | requesting allocation and       |
|                    |                              |                                                                                  | configuration of the receive    |
|                    |                              |                                                                                  | flow.                           |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_fdq1_qnum       | u16                          | Receive flow free descriptor queue 1                                             | See the UDMAP section of the    |
|                    |                              |                                                                                  | TRM for more information on     |
|                    |                              |                                                                                  | this setting. The specified     |
|                    |                              |                                                                                  | free queue must be valid within |
|                    |                              |                                                                                  | the Navigator Subsystem and     |
|                    |                              |                                                                                  | must be owned by the host, or a |
|                    |                              |                                                                                  | subordinate of the host,        |
|                    |                              |                                                                                  | requesting allocation and       |
|                    |                              |                                                                                  | configuration of the receive    |
|                    |                              |                                                                                  | flow.                           |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_fdq2_qnum       | u16                          | Receive flow free descriptor queue 2                                             | See the UDMAP section of the    |
|                    |                              |                                                                                  | TRM for more information on     |
|                    |                              |                                                                                  | this setting. The specified     |
|                    |                              |                                                                                  | free queue must be valid within |
|                    |                              |                                                                                  | the Navigator Subsystem and     |
|                    |                              |                                                                                  | must be owned by the host, or a |
|                    |                              |                                                                                  | subordinate of the host,        |
|                    |                              |                                                                                  | requesting allocation and       |
|                    |                              |                                                                                  | configuration of the receive    |
|                    |                              |                                                                                  | flow.                           |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_fdq3_qnum       | u16                          | Receive flow free descriptor queue 3                                             | See the UDMAP section of the    |
|                    |                              |                                                                                  | TRM for more information on     |
|                    |                              |                                                                                  | this setting. The specified     |
|                    |                              |                                                                                  | free queue must be valid within |
|                    |                              |                                                                                  | the Navigator Subsystem and     |
|                    |                              |                                                                                  | must be owned by the host, or a |
|                    |                              |                                                                                  | subordinate of the host,        |
|                    |                              |                                                                                  | requesting allocation and       |
|                    |                              |                                                                                  | configuration of the receive    |
|                    |                              |                                                                                  | flow.                           |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+
| rx_ps_location     | u8                           | (0) - Place PS words at end of packet descriptor,                                | Receive flow PS words location. |
|                    |                              | (1) - Place PS words at beginning of the data buffer                             | The register field is           |
|                    |                              |                                                                                  | programmed if rx_ps_location's  |
|                    |                              |                                                                                  | valid bit is set.               |
+--------------------+------------------------------+----------------------------------------------------------------------------------+---------------------------------+

.. _pub_rm_public_udmap_flow_cfg_valid_params:

UDMAP Receive Flow Configure Valid Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

The following table describes the valid bit mappings for the UDMAP receive
flow configure message parameters:

+------------------+---------------------------------------------------------+
| valid_params Bit | Corresponding tisci_msg_rm_udmap_flow_cfg_req Parameter |
+==================+=========================================================+
|  0               | rx_einfo_present                                        |
+------------------+---------------------------------------------------------+
|  1               | rx_psinfo_present                                       |
+------------------+---------------------------------------------------------+
|  2               | rx_error_handling                                       |
+------------------+---------------------------------------------------------+
|  3               | rx_desc_type                                            |
+------------------+---------------------------------------------------------+
|  4               | rx_sop_offset                                           |
+------------------+---------------------------------------------------------+
|  5               | rx_dest_qnum                                            |
+------------------+---------------------------------------------------------+
|  6               | rx_src_tag_hi                                           |
+------------------+---------------------------------------------------------+
|  7               | rx_src_tag_lo                                           |
+------------------+---------------------------------------------------------+
|  8               | rx_dest_tag_hi                                          |
+------------------+---------------------------------------------------------+
|  9               | rx_dest_tag_lo                                          |
+------------------+---------------------------------------------------------+
|  10              | rx_src_tag_hi_sel                                       |
+------------------+---------------------------------------------------------+
|  11              | rx_src_tag_lo_sel                                       |
+------------------+---------------------------------------------------------+
|  12              | rx_dest_tag_hi_sel                                      |
+------------------+---------------------------------------------------------+
|  13              | rx_dest_tag_lo_sel                                      |
+------------------+---------------------------------------------------------+
|  14              | rx_fdq0_sz0_qnum                                        |
+------------------+---------------------------------------------------------+
|  15              | rx_fdq1_sz0_qnum                                        |
+------------------+---------------------------------------------------------+
|  16              | rx_fdq2_sz0_qnum                                        |
+------------------+---------------------------------------------------------+
|  17              | rx_fdq3_sz0_qnum                                        |
+------------------+---------------------------------------------------------+
|  18              | rx_ps_location                                          |
+------------------+---------------------------------------------------------+

.. _pub_rm_public_udmap_flow_cfg_response:

UDMAP Receive Flow Configure Response
-------------------------------------

The **udmap flow cfg response** message returns the result status of the
processed **udmap flow cfg** message.

UDMAP Receive Flow Configure Response Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

+---------------+----------------------------------------+--------------------------------------------------------------------------+--------------------------+
| Parameter     |                  Type                  |                               Valid Values                               |         Description      |
+===============+========================================+==========================================================================+==========================+
| hdr           | Generic TISCI message header (8 bytes) | :doc:`Valid Host IDs <../../5_soc_doc/am6x/hosts>`                       | Generic TISCI message    |
|               |                                        |                                                                          | header. Contains the     |
|               |                                        |                                                                          | message ID, host ID,     |
|               |                                        |                                                                          | sequence number, and any |
|               |                                        |                                                                          | return flags             |
+---------------+----------------------------------------+--------------------------------------------------------------------------+--------------------------+

TISCI_MSG_RM_UDMAP_FLOW_GET_CFG - UDMAP Receive Flow Get Configuration
======================================================================

.. _pub_rm_public_udmap_flow_get_cfg:

UDMAP Receive Flow Get Configuration Request
--------------------------------------------

The **udmap_flow_get_cfg** TISCI message API is used to retrieve the
non-real-time registers field settings, or the hardware reset register settings,
for a UDMAP receive flow.  The host, or a supervisor of the host, who owns the
receive flow must be the requesting host.  The register field values are
returned in the **udmap_flow_get_cfg_response** message.

The **udmap_flow_get_cfg** API can be used to retrieve UDMAP receive flow
configurations within any Navigator Subsystem on the device.

Usage
^^^^^

+------------------------+--------+
| **Message Type**       | Normal |
+------------------------+--------+
| **Secure Queue Only?** | No     |
+------------------------+--------+

TISCI Message ID
^^^^^^^^^^^^^^^^

.. sysfwapimacro:: TISCI_MSG_RM_UDMAP_FLOW_GET_CFG

UDMAP Receive Flow Get Configuration Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. sysfwapistruct:: tisci_msg_rm_udmap_flow_get_cfg_req

.. _pub_rm_public_udmap_flow_get_cfg_response:

UDMAP Receive Flow Get Configuration Response
---------------------------------------------

The **udmap_flow_get_cfg response** TISCI message contains the UDMAP
receive flow's non-real-time register field values.

UDMAP Receive Flow Get Configuration Response Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. sysfwapistruct:: tisci_msg_rm_udmap_flow_get_cfg_resp

TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_CFG - UDMAP Receive Flow Size Threshold Configure
=====================================================================================

.. _pub_rm_public_udmap_flow_size_thresh_cfg:

UDMAP Receive Flow Size Threshold Configure Request
---------------------------------------------------

The **UDMAP flow size threshold cfg** TISCI message API is used to configure
the size-based free descriptor queue routing registers for flow.  The flow
index must be assigned to the host defined in the TISCI header via the RM
board configuration resource assignment range list.

It's the user's responsibility to make sure any receive channels using the
flow are disabled when changing the receive flow configuration.  Otherwise,
unknown operation may occur.

The **UDMAP flow size threshold cfg** API can be used to configure receive
flows within any Navigator Subsystem UDMAP on the device.

Usage
^^^^^

+------------------------+--------+
| **Message Type**       | Normal |
+------------------------+--------+
| **Secure Queue Only?** | No     |
+------------------------+--------+

TISCI Message ID
^^^^^^^^^^^^^^^^

.. sysfwapimacro:: TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_CFG

UDMAP Receive Flow Size Threshold Configure Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

+-------------------+------------------------------+----------------------------------------------------------------------------------+----------------------------------+
|    Parameter      |              Type            |                               Valid Values                                       |            Description           |
+===================+==============================+==================================================================================+==================================+
| hdr               | Generic TISCI message header | :doc:`Valid Host IDs <../../5_soc_doc/am6x/hosts>`                               | Generic TISCI message header.    |
|                   |                              |                                                                                  | Contains the message ID, host    |
|                   |                              |                                                                                  | ID, sequence number, and any     |
|                   |                              |                                                                                  | flags                            |
+-------------------+------------------------------+----------------------------------------------------------------------------------+----------------------------------+
| valid_params      | u32                          | :ref:`pub_rm_public_udmap_flow_size_thresh_cfg_valid_params`                     | Bitfield defining validity of    |
|                   |                              |                                                                                  | UDMAP receive channel            |
|                   |                              |                                                                                  | configuration parameters.  The   |
|                   |                              |                                                                                  | channel configuration fields are |
|                   |                              |                                                                                  | not valid, and will not be used, |
|                   |                              |                                                                                  | if their corresponding valid bit |
|                   |                              |                                                                                  | is zero.                         |
+-------------------+------------------------------+-----------------------------------------------------------------------------------+---------------------------------+
| nav_id            | u16                          | :ref:`Valid Navigator Subsystem UDMAP Device IDs <pub_soc_am6x_navss_ids>`       | The SoC-specific Device ID of    |
|                   |                              |                                                                                  | the Navigator subsystem UDMAP in |
|                   |                              |                                                                                  | which the receive flow is        |
|                   |                              |                                                                                  | located.                         |
+-------------------+------------------------------+----------------------------------------------------------------------------------+----------------------------------+
| flow_index        | u16                          | :ref:`Valid Receive Flow Indices <pub_soc_am6x_udmap_channel_and_flow_indices>`  | Specifies the receive flow       |
|                   |                              |                                                                                  | index.                           |
+-------------------+------------------------------+----------------------------------------------------------------------------------+----------------------------------+
| rx_size_thresh0   | u16                          | Receive flow packet size threshold 0                                             | See the UDMAP section of the TRM |
|                   |                              |                                                                                  | for more information on this     |
|                   |                              |                                                                                  | setting.                         |
|                   |                              |                                                                                  | The value must be provided in    |
|                   |                              |                                                                                  | 32-byte units due to a 5-bit     |
|                   |                              |                                                                                  | left shift performed by the HW   |
|                   |                              |                                                                                  | prior to comparison to packet    |
|                   |                              |                                                                                  | size. The register field is      |
|                   |                              |                                                                                  | programmed if rx_size_thresh0's  |
|                   |                              |                                                                                  | valid bit is set.                |
+-------------------+------------------------------+----------------------------------------------------------------------------------+----------------------------------+
| rx_size_thresh1   | u16                          | Receive flow packet size threshold 1                                             | See the UDMAP section of the TRM |
|                   |                              |                                                                                  | for more information on this     |
|                   |                              |                                                                                  | setting.                         |
|                   |                              |                                                                                  | The value must be provided in    |
|                   |                              |                                                                                  | 32-byte units due to a 5-bit     |
|                   |                              |                                                                                  | left shift performed by the HW   |
|                   |                              |                                                                                  | prior to comparison to packet    |
|                   |                              |                                                                                  | size. The register field is      |
|                   |                              |                                                                                  | programmed if rx_size_thresh1's  |
|                   |                              |                                                                                  | valid bit is set.                |
+-------------------+------------------------------+----------------------------------------------------------------------------------+----------------------------------+
| rx_size_thresh2   | u16                          | Receive flow packet size threshold 2                                             | See the UDMAP section of the TRM |
|                   |                              |                                                                                  | for more information on this     |
|                   |                              |                                                                                  | setting.                         |
|                   |                              |                                                                                  | The value must be provided in    |
|                   |                              |                                                                                  | 32-byte unites due to a left     |
|                   |                              |                                                                                  | performed by the HW prior to     |
|                   |                              |                                                                                  | comparison to packet size.  The  |
|                   |                              |                                                                                  | register field is                |
|                   |                              |                                                                                  | programmed if rx_size_thresh2's  |
|                   |                              |                                                                                  | valid bit is set.                |
+-------------------+------------------------------+----------------------------------------------------------------------------------+----------------------------------+
| rx_fdq0_sz1_qnum  | u16                          | Receive flow free descriptor queue for size threshold 1                          | See the UDMAP section of the TRM |
|                   |                              |                                                                                  | for more information on this     |
|                   |                              |                                                                                  | setting. The specified free      |
|                   |                              |                                                                                  | queue must be valid within the   |
|                   |                              |                                                                                  | Navigator Subsystem and must be  |
|                   |                              |                                                                                  | owned by the host, or a          |
|                   |                              |                                                                                  | subordinate of the host, who     |
|                   |                              |                                                                                  | owns the receive flow index and  |
|                   |                              |                                                                                  | who is making the optional       |
|                   |                              |                                                                                  | configuration request.  The      |
|                   |                              |                                                                                  | register field is programmed if  |
|                   |                              |                                                                                  | rx_fdq0_sz1_qnum's valid bit is  |
|                   |                              |                                                                                  | set.                             |
+-------------------+------------------------------+----------------------------------------------------------------------------------+----------------------------------+
| rx_fdq0_sz2_qnum  | u16                          | Receive flow free descriptor queue for size threshold 2                          | See the UDMAP section of the TRM |
|                   |                              |                                                                                  | for more information on this     |
|                   |                              |                                                                                  | setting. The specified free      |
|                   |                              |                                                                                  | queue must be valid within the   |
|                   |                              |                                                                                  | Navigator Subsystem and must be  |
|                   |                              |                                                                                  | owned by the host, or a          |
|                   |                              |                                                                                  | subordinate of the host, who     |
|                   |                              |                                                                                  | owns the receive flow index and  |
|                   |                              |                                                                                  | who is making the optional       |
|                   |                              |                                                                                  | configuration request.  The      |
|                   |                              |                                                                                  | register field is programmed if  |
|                   |                              |                                                                                  | rx_fdq0_sz2_qnum's valid bit is  |
|                   |                              |                                                                                  | set.                             |
+-------------------+------------------------------+----------------------------------------------------------------------------------+----------------------------------+
| rx_fdq0_sz3_qnum  | u16                          | Receive flow free descriptor queue for size threshold 3                          | See the UDMAP section of the TRM |
|                   |                              |                                                                                  | for more information on this     |
|                   |                              |                                                                                  | setting. The specified free      |
|                   |                              |                                                                                  | queue must be valid within the   |
|                   |                              |                                                                                  | Navigator Subsystem and must be  |
|                   |                              |                                                                                  | owned by the host, or a          |
|                   |                              |                                                                                  | subordinate of the host, who     |
|                   |                              |                                                                                  | owns the receive flow index and  |
|                   |                              |                                                                                  | who is making the optional       |
|                   |                              |                                                                                  | configuration request.  The      |
|                   |                              |                                                                                  | register field is programmed if  |
|                   |                              |                                                                                  | rx_fdq0_sz3_qnum's valid bit is  |
|                   |                              |                                                                                  | set.                             |
+-------------------+------------------------------+----------------------------------------------------------------------------------+----------------------------------+
| rx_size_thresh_en | u8                           | Flow packet size based free queue routing enable, cannot be greater than 7       | See the UDMAP section of the TRM |
|                   |                              |                                                                                  | for more information on this     |
|                   |                              |                                                                                  | setting.  The register field is  |
|                   |                              |                                                                                  | programmed if rx_size_thresh's   |
|                   |                              |                                                                                  | valid bit is set.                |
+-------------------+------------------------------+----------------------------------------------------------------------------------+----------------------------------+

.. _pub_rm_public_udmap_flow_size_thresh_cfg_valid_params:

UDMAP Receive Flow Size Threshold Configure Valid Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

The following table describes the valid bit mappings for the UDMAP receive
flow size threshold configure message parameters:

+------------------+---------------------------------------------------------------------+
| valid_params Bit | Corresponding tisci_msg_rm_udmap_flow_size_thresh_cfg_req Parameter |
+==================+=====================================================================+
|  0               | rx_size_thresh0                                                     |
+------------------+---------------------------------------------------------------------+
|  1               | rx_size_thresh1                                                     |
+------------------+---------------------------------------------------------------------+
|  2               | rx_size_thresh2                                                     |
+------------------+---------------------------------------------------------------------+
|  3               | rx_fdq0_sz1_qnum                                                    |
+------------------+---------------------------------------------------------------------+
|  4               | rx_fdq0_sz2_qnum                                                    |
+------------------+---------------------------------------------------------------------+
|  5               | rx_fdq0_sz3_qnum                                                    |
+------------------+---------------------------------------------------------------------+
|  6               | rx_size_thresh_en                                                   |
+------------------+---------------------------------------------------------------------+

.. _pub_rm_public_udmap_flow_size_thresh_cfg_response:

UDMAP Receive Flow Size Threshold Configure Response
----------------------------------------------------

The **udmap flow size threshold cfg response** message returns the result
status of the processed **udmap flow size threshold cfg** message.

UDMAP Receive Flow Size Threshold Configure Response Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

+---------------+----------------------------------------+--------------------------------------------------------------------------+--------------------------+
| Parameter     |                  Type                  |                               Valid Values                               |         Description      |
+===============+========================================+==========================================================================+==========================+
| hdr           | Generic TISCI message header (8 bytes) | :doc:`Valid Host IDs <../../5_soc_doc/am6x/hosts>`                       | Generic TISCI message    |
|               |                                        |                                                                          | header. Contains the     |
|               |                                        |                                                                          | message ID, host ID,     |
|               |                                        |                                                                          | sequence number, and any |
|               |                                        |                                                                          | return flags             |
+---------------+----------------------------------------+--------------------------------------------------------------------------+--------------------------+

TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_GET_CFG - UDMAP Receive Flow Size Threshold Get Configuration
=================================================================================================

.. _pub_rm_public_udmap_flow_size_thresh_get_cfg:

UDMAP Receive Flow Size Threshold Routing Get Configuration Request
-------------------------------------------------------------------

The **udmap_flow_size_thresh_get_cfg** TISCI message API is used to retrieve the
non-real-time registers field settings for a UDMAP receive flow's size threshold
routing registers, or the hardware reset settings.  The host, or a supervisor of
the host, who owns the receive flow must be the requesting host. The register
field values are returned in the **udmap_flow_size_thresh_get_cfg_response**
message.

The **udmap_flow_size_thresh_get_cfg** API can be used to retrieve UDMAP receive
flow configurations within any Navigator Subsystem on the device.

Usage
^^^^^

+------------------------+--------+
| **Message Type**       | Normal |
+------------------------+--------+
| **Secure Queue Only?** | No     |
+------------------------+--------+

TISCI Message ID
^^^^^^^^^^^^^^^^

.. sysfwapimacro:: TISCI_MSG_RM_UDMAP_FLOW_SIZE_THRESH_GET_CFG

UDMAP Receive Flow Size Threshold Routing Get Configuration Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. sysfwapistruct:: tisci_msg_rm_udmap_flow_size_thresh_get_cfg_req

.. _pub_rm_public_udmap_flow_size_thresh_get_cfg_response:

UDMAP Receive Flow Size Threshold Routing Get Configuration Response
--------------------------------------------------------------------

The **udmap_flow_size_thresh_get_cfg response** TISCI message contains the UDMAP
receive flow's non-real-time size threshold routing register field values.

UDMAP Receive Flow Size Threshold Routing Get Configuration Response Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. sysfwapistruct:: tisci_msg_rm_udmap_flow_size_thresh_get_cfg_resp

TISCI_MSG_RM_UDMAP_GCFG_CFG - UDMAP Global Configuration Configure
==================================================================

.. _pub_rm_public_udmap_gcfg_cfg:

UDMAP Global Configuration Configure Request
--------------------------------------------

The **udmap_gcfg_cfg** TISCI message API is used to configure non-real-time
registers in the UDMAP subsystem's global configuration region.  The host, or a
supervisor of the host, who owns the global configuration region must be the
requesting host.  The API allows configuration of the global configuration
region by passing the Navigator SoC device ID of the UDMAP subsystem in which
the region is located.

Usage
^^^^^

+------------------------+--------+
| **Message Type**       | Normal |
+------------------------+--------+
| **Secure Queue Only?** | No     |
+------------------------+--------+

TISCI Message ID
^^^^^^^^^^^^^^^^

.. sysfwapimacro:: TISCI_MSG_RM_UDMAP_GCFG_CFG

UDMAP Global Configuration Configure Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. sysfwapistruct:: tisci_msg_rm_udmap_gcfg_cfg_req

.. _pub_rm_public_udmap_gcfg_cfg_valid_params:

UDMAP Global Configuration Configure Valid Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

The following table describes the valid bit mappings for the UDMAP global
configuration configure parameters:

+------------------+---------------------------------------------------------+
| valid_params Bit | Corresponding tisci_msg_rm_udmap_gcfg_cfg_req Parameter |
+==================+=========================================================+
|  0               | perf_ctrl_timeout_cnt                                   |
+------------------+---------------------------------------------------------+
|  1               | emu_ctrl_soft                                           |
+------------------+---------------------------------------------------------+
|  2               | emu_ctrl_free                                           |
+------------------+---------------------------------------------------------+
|  3               | psil_to_tout                                            |
+------------------+---------------------------------------------------------+
|  4               | psil_to_tout_cnt                                        |
+------------------+---------------------------------------------------------+
|  5               | utc_chan_start                                          |
+------------------+---------------------------------------------------------+
|  6               | rflowfwstat_pend                                        |
+------------------+---------------------------------------------------------+

.. _pub_rm_public_udmap_gcfg_cfg_response:

UDMAP Global Configuration Configure Response
---------------------------------------------

The **udmap_gcfg_cfg_response** message returns the result status of the
processed **udmap_gcfg_cfg** message.

UDMAP Global Configuration Configure Response Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. sysfwapistruct:: tisci_msg_rm_udmap_gcfg_cfg_resp

TISCI_MSG_RM_UDMAP_GCFG_GET_CFG - UDMAP Global Configuration Get Configuration
==============================================================================

.. _pub_rm_public_udmap_gcfg_get_cfg:

UDMAP Global Configuration Get Configuration Request
----------------------------------------------------

The **udmap_gcfg_get_cfg** TISCI message API is used to retrieve the
non-real-time registers field settings for a UDMAP global configuration region
registers, or the hardware reset settings.  The host, or a supervisor of
the host, who owns the global configuration region must be the requesting host.
The register field values are returned in the **udmap_gcfg_get_cfg_response**
message.

The **udmap_gcfg_get_cfg** API can be used to retrieve UDMAP global
configuration within any Navigator Subsystem on the device.

Usage
^^^^^

+------------------------+--------+
| **Message Type**       | Normal |
+------------------------+--------+
| **Secure Queue Only?** | No     |
+------------------------+--------+

TISCI Message ID
^^^^^^^^^^^^^^^^

.. sysfwapimacro:: TISCI_MSG_RM_UDMAP_GCFG_GET_CFG

UDMAP Global Configuration Get Configuration Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. sysfwapistruct:: tisci_msg_rm_udmap_gcfg_get_cfg_req

.. _pub_rm_public_udmap_gcfg_get_cfg_response:

UDMAP Global Configuration Get Configuration Response
-----------------------------------------------------

The **udmap_gcfg_get_cfg response** TISCI message contains the UDMAP
global configuration's non-real-time register field values.

UDMAP Global Configuration Get Configuration Response Message Parameters
^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^^

.. sysfwapistruct:: tisci_msg_rm_udmap_gcfg_get_cfg_resp

