WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 5000000
Simulation Instructions: 5000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Warmup finished CPU 0 instructions: 5000001 cycles: 1251636 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 22 sec)
Warmup complete CPU 0 instructions: 5000001 cycles: 1251636 cumulative IPC: 3.995 (Simulation time: 00 hr 00 min 22 sec)
Heartbeat CPU 0 instructions: 10000000 cycles: 6179721 heartbeat IPC: 1.618 cumulative IPC: 1.015 (Simulation time: 00 hr 01 min 14 sec)
Simulation finished CPU 0 instructions: 5000003 cycles: 4928087 cumulative IPC: 1.015 (Simulation time: 00 hr 01 min 14 sec)
Simulation complete CPU 0 instructions: 5000003 cycles: 4928087 cumulative IPC: 1.015 (Simulation time: 00 hr 01 min 14 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/cactusADM_734B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 1.015 instructions: 5000003 cycles: 4928087
CPU 0 Branch Prediction Accuracy: 76.88% MPKI: 0.3634 Average ROB Occupancy at Mispredict: 178.1
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0002
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.363
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0002

LLC TOTAL        ACCESS:      43910 HIT:       6952 MISS:      36958
LLC LOAD         ACCESS:      26987 HIT:         11 MISS:      26976
LLC RFO          ACCESS:       8212 HIT:          0 MISS:       8212
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       6938 HIT:       6915 MISS:         23
LLC TRANSLATION  ACCESS:       1773 HIT:         26 MISS:       1747
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 619.8 cycles
cpu0_DTLB TOTAL        ACCESS:    1180815 HIT:    1087454 MISS:      93361
cpu0_DTLB LOAD         ACCESS:    1180815 HIT:    1087454 MISS:      93361
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 24.64 cycles
cpu0_ITLB TOTAL        ACCESS:     740775 HIT:     740767 MISS:          8
cpu0_ITLB LOAD         ACCESS:     740775 HIT:     740767 MISS:          8
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 112.6 cycles
cpu0_L1D TOTAL        ACCESS:    1838858 HIT:    1717327 MISS:     121531
cpu0_L1D LOAD         ACCESS:    1239350 HIT:    1174407 MISS:      64943
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     553329 HIT:     520802 MISS:      32527
cpu0_L1D TRANSLATION  ACCESS:      46179 HIT:      22118 MISS:      24061
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 178.8 cycles
cpu0_L1I TOTAL        ACCESS:     965090 HIT:     965023 MISS:         67
cpu0_L1I LOAD         ACCESS:     965090 HIT:     965023 MISS:         67
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 318.8 cycles
cpu0_L2C TOTAL        ACCESS:      97734 HIT:      60715 MISS:      37019
cpu0_L2C LOAD         ACCESS:      53392 HIT:      26405 MISS:      26987
cpu0_L2C RFO          ACCESS:      10074 HIT:       1860 MISS:       8214
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:      10223 HIT:      10179 MISS:         44
cpu0_L2C TRANSLATION  ACCESS:      24045 HIT:      22271 MISS:       1774
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 639.7 cycles
cpu0_STLB TOTAL        ACCESS:      67504 HIT:      42893 MISS:      24611
cpu0_STLB LOAD         ACCESS:      67504 HIT:      42893 MISS:      24611
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 92.7 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       6588
  ROW_BUFFER_MISS:      30342
 AVG DBUS CONGESTED CYCLE: 3.892
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       1182
  FULL:       3718
