{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\n",
    "\n",
    "\n",
    "SAT / smt / datalog on fpga?\n",
    "\n",
    "AVL https://avl-core.readthedocs.io/en/latest/quickstart/quickstart.html\n",
    "uvmcis\n",
    "https://github.com/pyuvm/pyuvm"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/halfadd.v\n"
     ]
    }
   ],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/mytest.py\n"
     ]
    }
   ],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[1m============================= test session starts ==============================\u001b[0m\n",
      "platform linux -- Python 3.12.3, pytest-8.3.4, pluggy-1.5.0\n",
      "rootdir: /tmp\n",
      "plugins: docker-3.1.2, hypothesis-6.124.1, anyio-4.9.0, langsmith-0.3.24\n",
      "collected 1 item                                                               \u001b[0m\n",
      "\n",
      "../../../../tmp/mytest.py \u001b[31mF\u001b[0m\u001b[31m                                              [100%]\u001b[0m\n",
      "\n",
      "=================================== FAILURES ===================================\n",
      "\u001b[31m\u001b[1m____________________________ test_simple_dff_runner ____________________________\u001b[0m\n",
      "\n",
      "    \u001b[0m\u001b[94mdef\u001b[39;49;00m\u001b[90m \u001b[39;49;00m\u001b[92mtest_simple_dff_runner\u001b[39;49;00m():\u001b[90m\u001b[39;49;00m\n",
      "        runner = get_runner(\u001b[33m\"\u001b[39;49;00m\u001b[33micarus\u001b[39;49;00m\u001b[33m\"\u001b[39;49;00m)\u001b[90m\u001b[39;49;00m\n",
      "        runner.build(\u001b[90m\u001b[39;49;00m\n",
      "            verilog_sources=[\u001b[33m\"\u001b[39;49;00m\u001b[33m/tmp/halfadd.v\u001b[39;49;00m\u001b[33m\"\u001b[39;49;00m],\u001b[90m\u001b[39;49;00m\n",
      "            hdl_toplevel=\u001b[33m\"\u001b[39;49;00m\u001b[33mhalfadd\u001b[39;49;00m\u001b[33m\"\u001b[39;49;00m,\u001b[90m\u001b[39;49;00m\n",
      "            always=\u001b[94mTrue\u001b[39;49;00m,\u001b[90m\u001b[39;49;00m\n",
      "        )\u001b[90m\u001b[39;49;00m\n",
      "    \u001b[90m\u001b[39;49;00m\n",
      ">       runner.test(hdl_toplevel=\u001b[33m\"\u001b[39;49;00m\u001b[33mhalfadd\u001b[39;49;00m\u001b[33m\"\u001b[39;49;00m, test_module=\u001b[33m\"\u001b[39;49;00m\u001b[33mtest_dff,\u001b[39;49;00m\u001b[33m\"\u001b[39;49;00m)\u001b[90m\u001b[39;49;00m\n",
      "\u001b[1m\u001b[31mE       SystemExit: ERROR: Simulation terminated abnormally. Results file /home/philip/philzook58.github.io/_drafts/sim_build/test_simple_dff_runner.None not found.\u001b[0m\n",
      "\n",
      "\u001b[1m\u001b[31m/tmp/mytest.py\u001b[0m:21: SystemExit\n",
      "----------------------------- Captured stdout call -----------------------------\n",
      "INFO: Running command iverilog -o /home/philip/philzook58.github.io/_drafts/sim_build/sim.vvp -D COCOTB_SIM=1 -s halfadd -g2012 /tmp/halfadd.v in directory /home/philip/philzook58.github.io/_drafts/sim_build\n",
      "INFO: Running command vvp -M /home/philip/philzook58.github.io/.venv/lib/python3.12/site-packages/cocotb/libs -m libcocotbvpi_icarus /home/philip/philzook58.github.io/_drafts/sim_build/sim.vvp in directory /home/philip/philzook58.github.io/_drafts/sim_build\n",
      "     -.--ns ERROR    gpi                                ..s/cocotb_utils.cpp:68   in utils_dyn_open                  Unable to open lib /usr/lib/x86_64-linux-gnu/libpython3.12.so.1.0: /home/philip/Downloads/oss-cad-suite-linux-x64-20250305/oss-cad-suite/lib/libm.so.6: version `GLIBC_2.38' not found (required by /usr/lib/x86_64-linux-gnu/libpython3.12.so.1.0)\n",
      "     -.--ns INFO     gpi                                ../gpi/GpiCommon.cpp:101  in gpi_print_registered_impl       VPI registered\n",
      "\u001b[33m=============================== warnings summary ===============================\u001b[0m\n",
      "../../../../tmp/mytest.py:4\n",
      "  /tmp/mytest.py:4: UserWarning: Python runners and associated APIs are an experimental feature and subject to change.\n",
      "    from cocotb.runner import get_runner\n",
      "\n",
      "-- Docs: https://docs.pytest.org/en/stable/how-to/capture-warnings.html\n",
      "\u001b[36m\u001b[1m=========================== short test summary info ============================\u001b[0m\n",
      "\u001b[31mFAILED\u001b[0m ../../../../tmp/mytest.py::\u001b[1mtest_simple_dff_runner\u001b[0m - SystemExit: ERROR: Simulation terminated abnormally. Results file /home/phi...\n",
      "\u001b[31m========================= \u001b[31m\u001b[1m1 failed\u001b[0m, \u001b[33m1 warning\u001b[0m\u001b[31m in 0.23s\u001b[0m\u001b[31m =========================\u001b[0m\n"
     ]
    }
   ],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# 2025- 06\n",
    "\n",
    "https://github.com/SRI-CSL/sally https://sri-csl.github.io/sally/\n",
    "https://github.com/SRI-CSL/yices2\n",
    "\n",
    "moxi\n",
    "https://ahmed-irfan.github.io/\n",
    "https://gitlab.com/sosy-lab/software/moxichecker\n",
    "\n",
    "\n",
    "Jannis\n",
    "\n",
    "https://github.com/nakengelhardt/fpgagraphlib grtaph processing on fpga\n",
    "\n",
    "\n",
    "https://github.com/YosysHQ-Docs/AppNote-123 sby use by exampple\n",
    "https://github.com/openhwgroup/cv32e40x-dv/\n",
    "\n",
    "https://mastodon.social/@whitequark/113970437064821618  https://github.com/prjunnamed/prjunnamed\n",
    "\n",
    "spice -> verilog?\n",
    "verilog-A analog levels. glitch resistance.\n",
    "\n",
    "\n",
    "direct rtlil semantics? Some way to translate validate passes? Some things change semantics. Output proof relvant objects describing how they changed the semantics and check that.\n",
    "\n",
    "https://github.com/YosysHQ-GmbH/SVA-AXI4-FVIP"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# zip\n",
    "https://zipcpu.com/tutorial/class-verilog.pdf\n",
    "https://github.com/MJoergen/formal"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "\n",
    "# Old\n",
    "https://github.com/YosysHQ/riscv-formal\n",
    "rvfi interface\n",
    "yosys functional IR\n",
    "rtlv\n",
    "low* parfait? \n",
    "\n",
    "https://github.com/BrunoLevy/learn-fpga\n",
    "\n",
    "https://github.com/georgerennie/philip_zucker_sby_demo"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "UsageError: %%file is a cell magic, but the cell body is empty.\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "nand2tetris\n",
    "riscv cpu?\n",
    "ibex\n",
    "\n",
    "https://hackaday.io/project/160865-nand2tetris-in-verilog-part3-verilator-and-sdl2/details\n",
    "\n",
    "\n",
    "https://www.youtube.com/watch?v=izPdo7n1u1I&ab_channel=MarcoSpazianiBrunella  RISC-V Processor Design Course \n",
    "\n",
    "https://projectf.io/tutorials/\n",
    "\n",
    "I wonder if I could use #display to make an ascii display\n",
    "\n",
    "https://github.com/adam-maj/tiny-gpu\n",
    "\n",
    "blif files output from iverilog\n",
    "\n",
    "https://github.com/steveicarus/iverilog/tree/master/vpi built in system functions\n",
    "\n",
    "\n",
    "https://www.youtube.com/watch?v=Ke18NI5neoM&ab_channel=MikeBartley  Introduction to Verification and SystemVerilog for Beginners\n",
    "\n",
    "\n",
    "verilog-tl\n",
    "\n",
    "uvm. system verilog has classes?\n",
    "\n",
    "\"DV\" - design verification\n",
    "\n",
    "https://edaplayground.com/\n",
    "\n",
    "cocotb\n",
    "\n",
    "https://news.ycombinator.com/item?id=43027335 game bub \n",
    "\n",
    "system verilog. DPI. assertions, clocking blocks objectsa, rand gstimulus, functional coverage, dynamic processes\n",
    "\n",
    "property grant_within_5\n",
    "$rose(ack)  |-> ##[0:5] grant;\n",
    "endproperty\n",
    "\n",
    "extend classes\n",
    "constraint\n",
    "\n",
    "cover\n",
    "\n",
    "\n",
    "eqy\n",
    " https://github.com/YosysHQ/eqy\n",
    "https://yosyshq.readthedocs.io/projects/eqy/en/latest/\n",
    "gold \n",
    "and gate scripts\n",
    "\n",
    "https://github.com/YosysHQ/mcy mutation coverage\n",
    "\n",
    "\n",
    "sby https://github.com/YosysHQ/sby frontend driver? Python. Seems like not much meat is here.\n",
    "https://yosyshq.readthedocs.io/projects/sby/en/latest/\n",
    "\n",
    "https://yosyshq.readthedocs.io/projects/sby/en/latest/verilog.html supported formal systemverilog.\n",
    "$rose $fell $changed $stable $past\n",
    "https://www.chipverify.com/systemverilog/systemverilog-assertions\n",
    "https://symbiyosys.readthedocs.io/en/latest/verific.html sva support. s_until, |=> vs |-> sequence,. verific\n",
    "\n",
    "sby-gui\n",
    "\n",
    "\n",
    "https://www.youtube.com/watch?v=Q2w5outo6DI&ab_channel=FOSSiFoundation  Formal Verification with Yosys-SMTBMC - ORCONF 2016 . Wow time keeps moving.\n",
    "https://www.youtube.com/watch?v=Xlp-Gwdxouk&ab_channel=MikeBartley This talk has nice examples. fib memcheck parcase\n",
    "https://slideplayer.com/slide/11950984/\n",
    "\n",
    "smtbmc is a python script (?) post process aiger checkers.\n",
    "smtc constraints file?\n",
    "\n",
    "s_eventually hmm. LTL specs\n",
    "`ifdef FORMAL  is what -formal flag does to read_verilog\n",
    "\n",
    "https://carrv.github.io/2021/papers/CARRV2021_paper_26_Moroze.pdf  rtlv: push-button verification of software on hardware\n",
    "https://github.com/nmoroze/kronos\n",
    "https://pypi.org/project/bin2coe/\n",
    "https://github.com/siliconcompiler/siliconcompiler\n",
    "\n",
    "https://github.com/anishathalye/rtlv deprecated\n",
    "https://github.com/anishathalye/knox newer version https://anish.io/knox/\n",
    "\n",
    "https://github.com/intel/systemc-compiler\n",
    "\n",
    "https://github.com/aolofsson/awesome-opensource-hardware\n",
    "https://github.com/aolofsson/oh?tab=readme-ov-file\n",
    "\n",
    "https://dl.acm.org/doi/10.1145/3578527.3578540  Assertion Based Verification using Yosys: A Case Study from Nuclear Domain\n",
    "\n",
    "https://www.philipzucker.com/nand2tetris-in-verilog-and-fpga-and-coq/ oh no. 2018. oh no.\n",
    "https://github.com/philzook58/nand2coq/tree/master/verilog oooh no no no no \n",
    "\n",
    "\n",
    "https://github.com/greatscottgadgets/luna amaranth library for usb devices. huh.\n",
    "\n",
    "https://github.com/aolofsson/awesome-opensource-hardware"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# riscv\n",
    "https://github.com/BrunoLevy/learn-fpga/blob/master/FemtoRV/TUTORIALS/FROM_BLINKER_TO_RISCV/README.md#the-risc-v-instruction-set-architecture\n",
    "\n",
    "\n",
    "https://github.com/BrunoLevy/learn-fpga/blob/master/FemtoRV/TUTORIALS/FROM_BLINKER_TO_RISCV/riscv_assembly.v embedded assembler. neat.\n",
    "femtorv\n",
    "\n",
    "picorv32\n",
    "\n",
    "nerv - this is probably the simplest one\n",
    "\n",
    "https://github.com/olofk/serv"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# learn fpga\n",
    "\n",
    "https://github.com/merledu/symbiflow-magic\n",
    "\n",
    "\n",
    "Nice simple make scripts. It may be interesting to place and route the fpga so that I can get stuff like LUT count or frequency estimates\n",
    "\n",
    "\n",
    "In SIM there is a verilator to opengl led screen.\n",
    "\n",
    "Dryhstone. what is that? https://en.wikipedia.org/wiki/Dhrystone https://www.reddit.com/r/RISCV/comments/1cyoxi2/ask_about_dhrystone/\n",
    "\n",
    "minksy circle algorithm\n",
    "\n",
    "FOMU board\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "PROJECTNAME=blink\n",
    "VERILOGS=\"$PROJECTNAME.v\"\n",
    "yosys -q -p \"synth_ice40 -top $PROJECTNAME -json $PROJECTNAME.json\" $VERILOGS || exit\n",
    "nextpnr-ice40 --force --json $PROJECTNAME.json --pcf $PROJECTNAME.pcf --asc $PROJECTNAME.asc --freq 12 --hx1k --package tq144 $1 || exit\n",
    "icetime -p $PROJECTNAME.pcf -P tq144 -r $PROJECTNAME.timings -d hx1k -t $PROJECTNAME.asc\n",
    "icepack $PROJECTNAME.asc $PROJECTNAME.bin || exit\n",
    "iceprog $PROJECTNAME.bin || exit\n",
    "echo DONE.\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# abc\n",
    "https://github.com/wjrforcyber/ABCPaperCheck\n",
    "\n",
    "What _is_ the deal with abc?\n",
    "https://people.eecs.berkeley.edu/~alanmi/abc/\n",
    "\n",
    "blif, pla, edit, synopsys eqn, strucutral verilog. iwls 2005 benchmarks http://iwls.org/iwls2005/benchmarks.html\n",
    "\n",
    "BAF. binary aig format\n",
    "\n",
    "fraig package\n",
    "\n",
    "lut mapping\n",
    "\n",
    "\"Ripple Carry Adder: Using ABC to generate the circuit ( gen command)\"  https://github.com/Gy-Hu/E-Syn"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 65,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "ABC command line: \"help\".\n",
      "\n",
      "      Welcome to ABC compiled on Mar  5 2025 02:20:51!\n",
      "\n",
      "ABC9 commands:\n",
      " &acec            &add1hot         &addflop         &anorm          \n",
      " &append          &atree           &b               &back_reach     \n",
      " &bcore           &bidec           &blut            &bmc            \n",
      " &bmci            &bmcs            &bmiter          &brecover       \n",
      " &cec             &cexinfo         &cfraig          &cfs            \n",
      " &chainbmc        &choice          &cof             &cofs           \n",
      " &compare         &cone            &cycle           &dc2            \n",
      " &dch             &decla           &deepsyn         &demiter        \n",
      " &dfs             &dsd             &dsdb            &dsdinfo        \n",
      " &edge            &embed           &enable          &equiv          \n",
      " &equiv2          &equiv3          &equiv_filter    &equiv_mark     \n",
      " &era             &esop            &exorcism        &extract        \n",
      " &fadds           &false           &fftest          &filter         \n",
      " &flow            &flow2           &flow3           &force          \n",
      " &fraig           &frames          &funabs          &funtrace       \n",
      " &fx              &gen             &gen_hie         &gencex         \n",
      " &gencomp         &genmux          &genneuron       &genqbf         \n",
      " &genrel          &get             &glucose         &glucose2       \n",
      " &gprove          &homoqbf         &icec            &icheck         \n",
      " &if              &if2             &iff             &iiff           \n",
      " &inse            &iso             &isonpn          &isost          \n",
      " &iwls21test      &jf              &kf              &lcorr          \n",
      " &lf              &lneteval        &lnetmap         &lnetopt        \n",
      " &lnetread        &lnetsim         &load            &load2          \n",
      " &loadaig         &maxi            &mesh            &mf             \n",
      " &mfs             &mfsd            &miter           &miter2         \n",
      " &mlgen           &mltest          &move_names      &mprove         \n",
      " &mulfind         &muxdec          &muxpos          &muxstr         \n",
      " &nf              &odc             &of              &pack           \n",
      " &permute         &pfan            &pms             &polyn          \n",
      " &popart          &posplit         &poxsim          &print_truth    \n",
      " &prodadd         &profile         &ps              &psig           \n",
      " &put             &putontop        &qbf             &qvar           \n",
      " &r               &reachm          &reachn          &reachp         \n",
      " &reachy          &read            &read_blif       &read_cblif     \n",
      " &read_stg        &read_ver        &reduce          &reshape        \n",
      " &resim           &resub           &retime          &reveng         \n",
      " &rex2gia         &rexwalk         &rpm             &sat            \n",
      " &satclp          &satenum         &satfx           &satlut         \n",
      " &satsyn          &sattest         &save            &save2          \n",
      " &saveaig         &scl             &scorr           &semi           \n",
      " &setregnum       &show            &shrink          &sif            \n",
      " &sim             &sim2            &sim3            &sim_gen        \n",
      " &sim_print       &sim_read        &sim_write       &simrsb         \n",
      " &slice           &sopb            &speci           &speedup        \n",
      " &splitprove      &splitsat        &sprove          &srm            \n",
      " &srm2            &st              &status          &stochsyn       \n",
      " &str_eco         &struct          &sweep           &syn2           \n",
      " &syn3            &syn4            &synch2          &test           \n",
      " &times           &topand          &trace           &transduction   \n",
      " &transtoch       &trim            &ttopt           &uif            \n",
      " &unate           &undo            &unmap           &verify         \n",
      " &w               &window          &wlut            &write          \n",
      " &write_ver      \n",
      "\n",
      "Abstraction commands:\n",
      " &abs_create      &abs_derive      &abs_refine      &fla_gla        \n",
      " &gla             &gla_derive      &gla_fla         &gla_refine     \n",
      " &gla_shrink      &gla_vta         &vta             &vta_gla        \n",
      "\n",
      "Basic commands:\n",
      " abcrc            alias            echo             empty           \n",
      " help             history          quit             recall          \n",
      " scrgen           set              sgen             sleep           \n",
      " source           time             unalias          undo            \n",
      " unset            version         \n",
      "\n",
      "Choicing commands:\n",
      " rec_add3         rec_dump3        rec_merge3       rec_ps3         \n",
      " rec_start3       rec_stop3       \n",
      "\n",
      "DSD manager commands:\n",
      " dsd_filter       dsd_free         dsd_load         dsd_match       \n",
      " dsd_merge        dsd_ps           dsd_save        \n",
      "\n",
      "Exact synthesis commands:\n",
      " allexact         bms_ps           bms_start        bms_stop        \n",
      " lutexact         majexact         majgen           testexact       \n",
      " twoexact        \n",
      "\n",
      "FPGA mapping commands:\n",
      " if               ifif             print_box        print_lut       \n",
      " read_box         read_lut        \n",
      "\n",
      "Fraiging commands:\n",
      " dress            dump_equiv       fraig            fraig_clean     \n",
      " fraig_restore    fraig_store      fraig_sweep      fraig_trust     \n",
      "\n",
      "I/O commands:\n",
      " &read_gig        &write_cnf       &write_resub     &write_truths   \n",
      " read             read_aiger       read_baf         read_bblif      \n",
      " read_bench       read_blif        read_blif_mv     read_cex        \n",
      " read_cnf         read_dsd         read_eqn         read_fins       \n",
      " read_formula     read_init        read_json        read_pla        \n",
      " read_plamo       read_rom         read_sf          read_status     \n",
      " read_truth       read_verilog     write            write_aiger     \n",
      " write_aiger_cex  write_baf        write_bblif      write_bench     \n",
      " write_blif       write_blif_mv    write_book       write_cellnet   \n",
      " write_cex        write_cnf        write_dot        write_edgelist  \n",
      " write_eqn        write_gml        write_hie        write_json      \n",
      " write_pla        write_smv        write_sorter_cnf write_status    \n",
      " write_truth      write_verilog   \n",
      "\n",
      "Liveness commands:\n",
      " kcs              l2s              l2ssim           l3s             \n",
      " nck             \n",
      "\n",
      "LogiCS commands:\n",
      " testrpo         \n",
      "\n",
      "New AIG commands:\n",
      " csweep           dc2              dch              dchoice         \n",
      " dfraig           drf              drw              drwsat          \n",
      " icut             ifraig           iresyn           irw             \n",
      " irws             isat             istrash          qbf             \n",
      "\n",
      "New word level commands:\n",
      " :blast           :cec             :clp             :get            \n",
      " :ps              :put             :read            :test           \n",
      " :write           @_cec            @_clp            @_get           \n",
      " @_ps             @_put            @_read           @_test          \n",
      " @_write         \n",
      "\n",
      "Printing commands:\n",
      " pf               pfan             pg               print_auto      \n",
      " print_cone       print_delay      print_dsd        print_exdc      \n",
      " print_factor     print_fanio      print_gates      print_io        \n",
      " print_kmap       print_latch      print_level      print_mffc      \n",
      " print_mint       print_miter      print_sharing    print_stats     \n",
      " print_status     print_supp       print_symm       print_unate     \n",
      " print_xcut       ps               psu              show            \n",
      " show_bdd         show_cut        \n",
      "\n",
      "SC mapping commands:\n",
      " amap             attach           map              phase_map       \n",
      " print_genlib     print_library    print_profile    read_genlib     \n",
      " read_library     read_profile     read_super       super           \n",
      " super2           superc           supercl          timescale       \n",
      " unmap            write_genlib     write_library    write_profile   \n",
      "\n",
      "SCL mapping commands:\n",
      " buffer           dnsize           dump_genlib      leak2area       \n",
      " maxsize          minsize          print_buf        print_constr    \n",
      " print_gs         print_lib        read_constr      read_lib        \n",
      " read_scl         reset_constr     stime            topo            \n",
      " unbuffer         upsize           write_constr     write_lib       \n",
      " write_scl       \n",
      "\n",
      "Sequential commands:\n",
      " clockgate        cretime          cubeenum         cycle           \n",
      " dretime          extwin           fretime          funenum         \n",
      " init             inswin           lcorr            onehot          \n",
      " pathenum         permute          phase            pipe            \n",
      " retime           scleanup         scorr            sim             \n",
      " sim3             ssweep           symfun           synch           \n",
      " testscorr        testssw          undc             unpermute       \n",
      " xsim             zero            \n",
      "\n",
      "Synthesis commands:\n",
      " addbuffs         aigaug           b                balance         \n",
      " cascade          cleanup          clp              collapse        \n",
      " dsd              eliminate        exact            extract         \n",
      " faultclasses     fx               fxch             glitch          \n",
      " logicpush        lutcas           lutmin           lutpack         \n",
      " merge            mfs              mfs2             mfs3            \n",
      " mfse             multi            mux_struct       orchestrate     \n",
      " powerdown        refactor         renode           resub           \n",
      " resub_check      resub_core       resub_unate      rewrite         \n",
      " runeco           rungen           runsat           satclp          \n",
      " sparsify         speedup          st               strash          \n",
      " sweep            testdec          testnpn          testtruth       \n",
      " trace            varmin           xec             \n",
      "\n",
      "Two-level commands:\n",
      " |gen             |merge           |ps              |read           \n",
      " |test            |write          \n",
      "\n",
      "Various commands:\n",
      " addflop          addpi            aig              andpos          \n",
      " append           autotuner        backup           bb2wb           \n",
      " bdd              bidec            bottommost       capo            \n",
      " care_set         cof              comb             cone            \n",
      " cover            cubes            cut              demiter         \n",
      " dframes          double           dropsat          espresso        \n",
      " exdc_free        exdc_get         exdc_set         expand          \n",
      " ext_seq_dcs      frames           gen              genat           \n",
      " genfsm           gentf            inter            load            \n",
      " load_plugin      logic            minisat          minisimp        \n",
      " miter            miter2           move_names       muxes           \n",
      " mvsis            node             nodedup          npnload         \n",
      " npnsave          order            orpos            outdec          \n",
      " putontop         qreach           qrel             qvar            \n",
      " range            reach            removepo         reorder         \n",
      " restore          save             send_aig         send_status     \n",
      " senseinput       short_names      sis              sop             \n",
      " splitsop         starter          swappos          test            \n",
      " testcolor        topand           topmost          trim            \n",
      " wrap             zeropo          \n",
      "\n",
      "Verification commands:\n",
      " &kissat          &sat3            &satoko          absec           \n",
      " blockpo          bm               bm2              bmc             \n",
      " bmc2             bmc3             cec              cexcut          \n",
      " cexload          cexmerge         cexsave          constr          \n",
      " dcec             debug            dprove           dsat            \n",
      " dsec             dualrail         eco              enlarge         \n",
      " fold             fold2            ind              indcut          \n",
      " int              iprove           iso              match           \n",
      " pdr              prove            psat             reconcile       \n",
      " sat              satoko           saucy3           simsec          \n",
      " tempor           testcex          unfold           unfold2         \n",
      " xsat            \n",
      "\n",
      "Word level commands:\n",
      " %abs             %abs2            %blast           %blastmem       \n",
      " %collapse        %cone            %graft           %hierarchy      \n",
      " %memabs          %memabs2         %pdra            %print          \n",
      " %profile         %ps              %read            %retime         \n",
      " %short_names     %show            %test            %write          \n",
      " %yosys           inv_check        inv_get          inv_min         \n",
      " inv_print        inv_ps           inv_put         \n"
     ]
    }
   ],
   "source": [
    "! yosys-abc -c \"help\""
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# yosys pysosys smtbmc\n",
    "\n",
    "Equivalence checking the functional vs relational IR might be useful. Especially since the functional ir is so new."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/test.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/test.v\n",
    "\n",
    "module my_or(input my_in1, \n",
    "             input my_in2, \n",
    "             output my_out);\n",
    "    assign my_out = my_in1 | my_in2;\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50+56 (git sha1 176131b50, clang++ 18.1.8 -fPIC -O3)\n",
      "\n",
      "-- Running command `read_verilog -formal /tmp/test.v; hierarchy; proc; opt; memory -nordff -nomap; opt -fast; write_functional_smt2 /tmp/output2.smt2' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/test.v\n",
      "Parsing formal Verilog input from `/tmp/test.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\my_or'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "3.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "3.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "3.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "3.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "3.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module my_or.\n",
      "\n",
      "4. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module my_or.\n",
      "\n",
      "4.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\my_or'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\my_or..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\my_or.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\my_or'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\my_or..\n",
      "Removed 0 unused cells and 1 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "4.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module my_or.\n",
      "\n",
      "4.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "\n",
      "4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\my_or..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\my_or.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\my_or'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\my_or..\n",
      "\n",
      "4.15. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module my_or.\n",
      "\n",
      "4.16. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "5. Executing MEMORY pass.\n",
      "\n",
      "5.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "5.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "5.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\my_or..\n",
      "\n",
      "5.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "5.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\my_or..\n",
      "\n",
      "5.9. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module my_or.\n",
      "\n",
      "6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\my_or'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "6.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "6.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\my_or..\n",
      "\n",
      "6.5. Finished fast OPT passes.\n",
      "\n",
      "7. Executing Functional SMT Backend.\n",
      "Processing module `\\my_or`.\n",
      "\n",
      "End of script. Logfile hash: dbac32d175, CPU: user 0.01s system 0.02s, MEM: 54.10 MB peak\n",
      "Yosys 0.50+56 (git sha1 176131b50, clang++ 18.1.8 -fPIC -O3)\n",
      "Time spent: 33% 5x opt_expr (0 sec), 20% 5x opt_clean (0 sec), ...\n"
     ]
    }
   ],
   "source": [
    "! yosys -p 'read_verilog -formal /tmp/test.v; hierarchy; proc; opt; memory -nordff -nomap; opt -fast; write_functional_smt2 /tmp/output2.smt2'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "(declare-datatype my_or_Inputs\n",
      "  (\n",
      "    (my_or_Inputs\n",
      "      (my_or_Inputs_my_in2 (_ BitVec 1))\n",
      "      (my_or_Inputs_my_in1 (_ BitVec 1)))))\n",
      "(declare-datatype my_or_Outputs\n",
      "  (\n",
      "    (my_or_Outputs\n",
      "      (my_or_Outputs_my_out (_ BitVec 1)))))\n",
      "(declare-datatype my_or_State\n",
      "  (\n",
      "    (my_or_State)))\n",
      "(declare-datatypes ((Pair 2)) ((par (X Y) ((pair (first X) (second Y))))))\n",
      "(define-fun\n",
      "  my_or\n",
      "  ((inputs my_or_Inputs) (state my_or_State))\n",
      "  (Pair my_or_Outputs my_or_State)\n",
      "  (let ((my_in1 (my_or_Inputs_my_in1 inputs))) ; (_ BitVec 1)\n",
      "  (let ((my_in2 (my_or_Inputs_my_in2 inputs))) ; (_ BitVec 1)\n",
      "  (let ((my_out (bvor my_in1 my_in2))) ; (_ BitVec 1)\n",
      "  (pair\n",
      "    (my_or_Outputs\n",
      "      my_out ; my_out\n",
      "    )\n",
      "    my_or_State)))))\n",
      "(declare-const my_or-initial my_or_State)\n"
     ]
    }
   ],
   "source": [
    "! cat /tmp/output2.smt2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import z3\n",
    "def reify_module(mod, filename):\n",
    "    with open(filename, 'r') as f:\n",
    "        smt2 = f.read()\n",
    "    module_semantics = smt.Function(\"module_semantics\", z3.BoolSort(), z3.BoolSort())\n",
    "    smt2 = smt2 + f\"\"\"(assert (module_semantics  \n",
    "    (exists \n",
    "        ((inputs {mod}_Inputs) \n",
    "         (out (Pair {mod}_Outputs {mod}_State))) \n",
    "        (= out ({mod} inputs {mod}-initial)))))\"\"\"\n",
    "    return z3.parse_smt2_string(smt2, decls={\"module_semantics\", module_semantics})\n",
    "\n",
    "mod = reify_module('my_or', '/tmp/output2.smt2')\n",
    "type(mod[0])\n",
    "from kdrag.all import *\n",
    "(inputs, outs), constr = kd.utils.open_binder_unhygienic(mod[0])\n",
    "assert smt.is_eq(constr)\n",
    "out_expr = constr.arg(1)\n",
    "\n",
    "@dataclass\n",
    "class VerilogModule():\n",
    "    input_sort : z3.SortRef\n",
    "    output_sort : z3.SortRef\n",
    "    state_sort : z3.SortRef\n",
    "    trans_fun : z3.FuncDeclRef\n",
    "    #defn : \n",
    "\n",
    "    @classmethod\n",
    "    def from_file(cls, mod_name, filename):\n",
    "        mod = reify_module(mod_name, filename)\n",
    "        (inputs, outputs), constr = kd.utils.open_binder_unhygienic(mod)\n",
    "        assert smt.is_eq(constr)\n",
    "        out_expr = constr.arg(1)\n",
    "        return cls(inputs.sort(), outputs.sort(), z3.BoolSort(), out_expr.decl())\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 17,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "my_or_Inputs_my_in2"
      ],
      "text/plain": [
       "my_or_Inputs_my_in2"
      ]
     },
     "execution_count": 17,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "inputs.sort().accessor(0,0)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/counter.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/counter.v\n",
    "\n",
    "module counter(input clk,\n",
    "                input reset,\n",
    "                output [3:0] count);\n",
    "     reg [3:0] count;\n",
    "     always @(posedge clk) // or use @(posedge clk or negedge reset)\n",
    "     begin\n",
    "          if (reset)\n",
    "                count <= 0;\n",
    "          else\n",
    "                count <= count + 1;\n",
    "     end    \n",
    "endmodule\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50+56 (git sha1 176131b50, clang++ 18.1.8 -fPIC -O3)\n",
      "\n",
      "-- Running command `read_verilog -formal /tmp/counter.v; hierarchy; proc; opt; memory -nordff -nomap; opt -fast; clk2fflogic; write_functional_smt2 /tmp/output2.smt2' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/counter.v\n",
      "Parsing formal Verilog input from `/tmp/counter.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\counter'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$/tmp/counter.v:6$1 in module counter.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 1 redundant assignment.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "3.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "3.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "3.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\counter.$proc$/tmp/counter.v:6$1'.\n",
      "     1/1: $0\\count[3:0]\n",
      "\n",
      "3.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "3.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\counter.\\count' using process `\\counter.$proc$/tmp/counter.v:6$1'.\n",
      "  created $dff cell `$procdff$6' with positive edge clock.\n",
      "\n",
      "3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Found and cleaned up 1 empty switch in `\\counter.$proc$/tmp/counter.v:6$1'.\n",
      "Removing empty process `counter.$proc$/tmp/counter.v:6$1'.\n",
      "Cleaned up 1 empty switch.\n",
      "\n",
      "3.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\counter..\n",
      "  Creating internal representation of mux trees.\n",
      "  Evaluating internal representation of mux trees.\n",
      "  Analyzing evaluation results.\n",
      "Removed 0 multiplexer ports.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\counter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "Adding SRST signal on $procdff$6 ($dff) from module counter (D = $add$/tmp/counter.v:11$2_Y [3:0], Q = \\count, rval = 4'0000).\n",
      "\n",
      "4.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "Removed 1 unused cells and 3 unused wires.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "4.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "\n",
      "4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\counter..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\counter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "4.15. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4.16. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "5. Executing MEMORY pass.\n",
      "\n",
      "5.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "5.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "5.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "5.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "5.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "5.9. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "6.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "6.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "6.5. Finished fast OPT passes.\n",
      "\n",
      "7. Executing CLK2FFLOGIC pass (convert clocked FFs to generic $ff cells).\n",
      "\n",
      "7.1. Executing PEEPOPT pass (run peephole optimizers).\n",
      "Replacing counter.$auto$ff.cc:266:slice$7 ($sdff): CLK=\\clk, D=$add$/tmp/counter.v:11$2_Y [3:0], Q=\\count\n",
      "\n",
      "8. Executing Functional SMT Backend.\n",
      "Processing module `\\counter`.\n",
      "\n",
      "End of script. Logfile hash: 3f86d58ff5, CPU: user 0.01s system 0.01s, MEM: 55.95 MB peak\n",
      "Yosys 0.50+56 (git sha1 176131b50, clang++ 18.1.8 -fPIC -O3)\n",
      "Time spent: 38% 5x opt_expr (0 sec), 16% 5x opt_clean (0 sec), ...\n"
     ]
    }
   ],
   "source": [
    "! yosys -p 'read_verilog -formal /tmp/counter.v; hierarchy; proc; opt; memory -nordff -nomap; opt -fast; clk2fflogic; write_functional_smt2 /tmp/output2.smt2'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "(declare-datatype counter_Inputs\n",
      "  (\n",
      "    (counter_Inputs\n",
      "      (counter_Inputs_reset (_ BitVec 1))\n",
      "      (counter_Inputs_clk (_ BitVec 1)))))\n",
      "(declare-datatype counter_Outputs\n",
      "  (\n",
      "    (counter_Outputs\n",
      "      (counter_Outputs_count (_ BitVec 4)))))\n",
      "(declare-datatype counter_State\n",
      "  (\n",
      "    (counter_State\n",
      "      (counter_State_$auto$clk2fflogic.cc_86_sample_control_edge$15\n",
      "        (_ BitVec 1))\n",
      "      (counter_State_$auto$clk2fflogic.cc_102_sample_data$11 (_ BitVec 4))\n",
      "      (counter_State_$auto$clk2fflogic.cc_102_sample_data$13 (_ BitVec 4)))))\n",
      "(declare-datatypes ((Pair 2)) ((par (X Y) ((pair (first X) (second Y))))))\n",
      "(define-fun\n",
      "  counter\n",
      "  ((inputs counter_Inputs) (state counter_State))\n",
      "  (Pair counter_Outputs counter_State)\n",
      "  (let ((clk (counter_Inputs_clk inputs))) ; (_ BitVec 1)\n",
      "  (let\n",
      "    (($auto$clk2fflogic.cc_95_sample_data$_count_sampled$10\n",
      "      (counter_State_$auto$clk2fflogic.cc_102_sample_data$11 state))) ; (_ BitVec 4)\n",
      "  (let\n",
      "    (($auto$clk2fflogic.cc_95_sample_data$$auto$rtlil.cc_2874_Mux$9_sampled$12\n",
      "      (counter_State_$auto$clk2fflogic.cc_102_sample_data$13 state))) ; (_ BitVec 4)\n",
      "  (let\n",
      "    (($auto$clk2fflogic.cc_81_sample_control_edge$_clk_sampled$14\n",
      "      (counter_State_$auto$clk2fflogic.cc_86_sample_control_edge$15 state))) ; (_ BitVec 1)\n",
      "  (let\n",
      "    ((n4\n",
      "      (concat $auto$clk2fflogic.cc_81_sample_control_edge$_clk_sampled$14 clk))) ; (_ BitVec 2)\n",
      "  (let (($auto$rtlil.cc_2795_Eqx$17 (ite (= n4 #b01) #b1 #b0))) ; (_ BitVec 1)\n",
      "  (let\n",
      "    ((count\n",
      "      (ite\n",
      "        (= $auto$rtlil.cc_2795_Eqx$17 #b1)\n",
      "        $auto$clk2fflogic.cc_95_sample_data$$auto$rtlil.cc_2874_Mux$9_sampled$12\n",
      "        $auto$clk2fflogic.cc_95_sample_data$_count_sampled$10))) ; (_ BitVec 4)\n",
      "  (let ((n8 ((_ zero_extend 28) count))) ; (_ BitVec 32)\n",
      "  (let\n",
      "    (($add$/tmp/counter.v_11$2_Y (bvadd n8 #b00000000000000000000000000000001))) ; (_ BitVec 32)\n",
      "  (let ((n11 ((_ extract 3 0) $add$/tmp/counter.v_11$2_Y))) ; (_ BitVec 4)\n",
      "  (let ((reset_0 (counter_Inputs_reset inputs))) ; (_ BitVec 1)\n",
      "  (let (($auto$rtlil.cc_2874_Mux$9 (ite (= reset_0 #b1) #b0000 n11))) ; (_ BitVec 4)\n",
      "  (pair\n",
      "    (counter_Outputs\n",
      "      count ; count\n",
      "    )\n",
      "    (counter_State\n",
      "      clk ; $auto$clk2fflogic.cc:86:sample_control_edge$15\n",
      "      count ; $auto$clk2fflogic.cc:102:sample_data$11\n",
      "      $auto$rtlil.cc_2874_Mux$9 ; $auto$clk2fflogic.cc:102:sample_data$13\n",
      "    )))))))))))))))\n",
      "(declare-const counter-initial counter_State)\n",
      "(assert\n",
      "  (=\n",
      "    (counter_State_$auto$clk2fflogic.cc_86_sample_control_edge$15\n",
      "      counter-initial)\n",
      "    #b1))\n",
      "(assert\n",
      "  (=\n",
      "    (counter_State_$auto$clk2fflogic.cc_102_sample_data$11 counter-initial)\n",
      "    #b0000))\n",
      "(assert\n",
      "  (=\n",
      "    (counter_State_$auto$clk2fflogic.cc_102_sample_data$13 counter-initial)\n",
      "    #b0000))\n"
     ]
    }
   ],
   "source": [
    "! cat /tmp/output2.smt2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "-- Running command `read_verilog -formal /tmp/counter.v' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/counter.v\n",
      "Parsing formal Verilog input from `/tmp/counter.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\counter'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "-- Running command `hierarchy' --\n",
      "\n",
      "2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "-- Running command `proc' --\n",
      "\n",
      "3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$/tmp/counter.v:6$1 in module counter.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 1 redundant assignment.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "3.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "3.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "Found async reset \\reset in `\\counter.$proc$/tmp/counter.v:6$1'.\n",
      "\n",
      "3.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\counter.$proc$/tmp/counter.v:6$1'.\n",
      "     1/1: $0\\count[3:0]\n",
      "\n",
      "3.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "3.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\counter.\\count' using process `\\counter.$proc$/tmp/counter.v:6$1'.\n",
      "  created $adff cell `$procdff$5' with positive edge clock and positive level reset.\n",
      "\n",
      "3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `counter.$proc$/tmp/counter.v:6$1'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "-- Running command `opt' --\n",
      "\n",
      "4. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\counter..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\counter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "Removed 0 unused cells and 1 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "4.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "\n",
      "4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\counter..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\counter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "4.15. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4.16. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "-- Running command `memory -nordff -nomap' --\n",
      "\n",
      "5. Executing MEMORY pass.\n",
      "\n",
      "5.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "5.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "5.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "5.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "5.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "5.9. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "-- Running command `opt -fast' --\n",
      "\n",
      "6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "6.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "6.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "6.5. Finished fast OPT passes.\n"
     ]
    }
   ],
   "source": [
    "from pyosys import libyosys as ys\n",
    "design = ys.Design()\n",
    "ys.run_pass(\"read_verilog -formal /tmp/counter.v\", design)\n",
    "ys.run_pass(\"hierarchy\", design)\n",
    "ys.run_pass(\"proc\", design)\n",
    "ys.run_pass(\"opt\", design)\n",
    "ys.run_pass(\"memory -nordff -nomap\", design)\n",
    "ys.run_pass(\"opt -fast\", design)\n",
    "ys.run_pass(\"\")\n",
    "ys.run_pass(\"write_smt2 /tmp/counter.smt2\", design)"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 26,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/test.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/test.v\n",
    "module test(\n",
    "    input clk,\n",
    "    input rst,\n",
    "    input d,\n",
    "    output reg q\n",
    ");\n",
    "\n",
    "initial begin\n",
    "    q = 0;\n",
    "end\n",
    "\n",
    "\n",
    "always @(posedge clk) begin\n",
    "    if (!rst) begin\n",
    "        q <= 1'b0;\n",
    "    end else begin\n",
    "        q <= d;\n",
    "    end\n",
    "end\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 31,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50+56 (git sha1 176131b50, clang++ 18.1.8 -fPIC -O3)\n",
      "\n",
      "-- Running command `read_verilog -formal /tmp/test.v;   prep -top test; async2sync; dffunmap;  write_functional_smt2 /tmp/test.smt2' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/test.v\n",
      "Parsing formal Verilog input from `/tmp/test.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\test'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing PREP pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.1.1. Analyzing design hierarchy..\n",
      "Top module:  \\test\n",
      "\n",
      "2.1.2. Analyzing design hierarchy..\n",
      "Top module:  \\test\n",
      "Removed 0 unused modules.\n",
      "\n",
      "2.2. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.2.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.2.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$/tmp/test.v:13$1 in module test.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.2.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 1 redundant assignment.\n",
      "Promoted 1 assignment to connection.\n",
      "\n",
      "2.2.4. Executing PROC_INIT pass (extract init attributes).\n",
      "Found init rule in `\\test.$proc$/tmp/test.v:0$3'.\n",
      "  Set init value: \\q = 1'0\n",
      "\n",
      "2.2.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.2.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.2.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\test.$proc$/tmp/test.v:0$3'.\n",
      "Creating decoders for process `\\test.$proc$/tmp/test.v:13$1'.\n",
      "     1/1: $0\\q[0:0]\n",
      "\n",
      "2.2.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.2.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\test.\\q' using process `\\test.$proc$/tmp/test.v:13$1'.\n",
      "  created $dff cell `$procdff$7' with positive edge clock.\n",
      "\n",
      "2.2.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.2.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `test.$proc$/tmp/test.v:0$3'.\n",
      "Found and cleaned up 1 empty switch in `\\test.$proc$/tmp/test.v:13$1'.\n",
      "Removing empty process `test.$proc$/tmp/test.v:13$1'.\n",
      "Cleaned up 1 empty switch.\n",
      "\n",
      "2.2.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module test.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.3. Executing FUTURE pass.\n",
      "\n",
      "2.4. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module test.\n",
      "\n",
      "2.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\test..\n",
      "Removed 1 unused cells and 4 unused wires.\n",
      "<suppressed ~2 debug messages>\n",
      "\n",
      "2.6. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module test...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.7. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.7.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module test.\n",
      "\n",
      "2.7.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\test'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\test..\n",
      "  Creating internal representation of mux trees.\n",
      "  Evaluating internal representation of mux trees.\n",
      "  Analyzing evaluation results.\n",
      "Removed 0 multiplexer ports.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\test.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.7.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\test'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.7.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\test..\n",
      "\n",
      "2.7.7. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module test.\n",
      "\n",
      "2.7.8. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.8. Executing WREDUCE pass (reducing word size of cells).\n",
      "\n",
      "2.9. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\test..\n",
      "\n",
      "2.10. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.11. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.11.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module test.\n",
      "\n",
      "2.11.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\test'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.11.3. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\test..\n",
      "\n",
      "2.11.4. Finished fast OPT passes.\n",
      "\n",
      "2.12. Printing statistics.\n",
      "\n",
      "=== test ===\n",
      "\n",
      "   Number of wires:                  5\n",
      "   Number of wire bits:              5\n",
      "   Number of public wires:           4\n",
      "   Number of public wire bits:       4\n",
      "   Number of ports:                  4\n",
      "   Number of port bits:              4\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  2\n",
      "     $dff                            1\n",
      "     $mux                            1\n",
      "\n",
      "2.13. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module test...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3. Executing ASYNC2SYNC pass.\n",
      "\n",
      "4. Executing DFFUNMAP pass (unmap clock enable and synchronous reset from FFs).\n",
      "\n",
      "5. Executing Functional SMT Backend.\n",
      "Processing module `\\test`.\n",
      "ERROR: The design contains a $dff flip-flop at $procdff$7. This is not supported by the functional backend. Call async2sync or clk2fflogic to avoid this error.\n"
     ]
    }
   ],
   "source": [
    "! yosys -p \"read_verilog -formal /tmp/test.v;   prep -top test; async2sync; dffunmap;  write_functional_smt2 /tmp/test.smt2\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 35,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/demo.sv\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/demo.sv\n",
    "module demo (\n",
    "  input clk,\n",
    "  output reg [5:0] counter\n",
    ");\n",
    "  initial counter = 0;\n",
    "\n",
    "  always @(posedge clk) begin\n",
    "    if (counter == 15)\n",
    "      counter <= 0;\n",
    "    else\n",
    "      counter <= counter + 1;\n",
    "  end\n",
    "\n",
    "`ifdef FORMAL\n",
    "  always @(posedge clk) begin\n",
    "    assert (counter < 32);\n",
    "  end\n",
    "`endif\n",
    "endmodule\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "https://github.com/YosysHQ/sby/blob/9675d158cea5b5289ef062297bff283788214a3b/sbysrc/sby_core.py#L1000\n",
    "chformal -lower; chformal -live -fair -cover -remove;\n",
    " setundef -undriven -anyseq; opt -fast; \n",
    " formalff -assume\n",
    " dffunmap; chformal -lower; chformal -live -fair -cover -remove; opt_clean;"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 61,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.50+56 (git sha1 176131b50, clang++ 18.1.8 -fPIC -O3)\n",
      "\n",
      "-- Running command `read -formal /tmp/demo.sv; prep -top demo; hierarchy -smtcheck; async2sync ; formalff -setundef -ff2anyinit -clk2ff -hierarchy;  write_functional_smt2 /tmp/demo.smt2' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/demo.sv\n",
      "Parsing formal SystemVerilog input from `/tmp/demo.sv' to AST representation.\n",
      "Storing AST representation for module `$abstract\\demo'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing PREP pass.\n",
      "\n",
      "2.1. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "2.2. Executing AST frontend in derive mode using pre-parsed AST for module `\\demo'.\n",
      "Generating RTLIL representation for module `\\demo'.\n",
      "\n",
      "2.2.1. Analyzing design hierarchy..\n",
      "Top module:  \\demo\n",
      "\n",
      "2.2.2. Analyzing design hierarchy..\n",
      "Top module:  \\demo\n",
      "Removing unused module `$abstract\\demo'.\n",
      "Removed 1 unused modules.\n",
      "Module demo directly or indirectly contains formal properties -> setting \"keep\" attribute.\n",
      "\n",
      "2.3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "2.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "2.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Marked 1 switch rules as full_case in process $proc$/tmp/demo.sv:7$1 in module demo.\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "2.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 2 redundant assignments.\n",
      "Promoted 2 assignments to connections.\n",
      "\n",
      "2.3.4. Executing PROC_INIT pass (extract init attributes).\n",
      "Found init rule in `\\demo.$proc$/tmp/demo.sv:0$7'.\n",
      "  Set init value: \\counter = 6'000000\n",
      "\n",
      "2.3.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "2.3.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\demo.$proc$/tmp/demo.sv:0$7'.\n",
      "Creating decoders for process `\\demo.$proc$/tmp/demo.sv:15$4'.\n",
      "Creating decoders for process `\\demo.$proc$/tmp/demo.sv:7$1'.\n",
      "     1/1: $0\\counter[5:0]\n",
      "\n",
      "2.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "2.3.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\demo.\\counter' using process `\\demo.$proc$/tmp/demo.sv:7$1'.\n",
      "  created $dff cell `$procdff$11' with positive edge clock.\n",
      "\n",
      "2.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "2.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `demo.$proc$/tmp/demo.sv:0$7'.\n",
      "Removing empty process `demo.$proc$/tmp/demo.sv:15$4'.\n",
      "Found and cleaned up 1 empty switch in `\\demo.$proc$/tmp/demo.sv:7$1'.\n",
      "Removing empty process `demo.$proc$/tmp/demo.sv:7$1'.\n",
      "Cleaned up 1 empty switch.\n",
      "\n",
      "2.3.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module demo.\n",
      "\n",
      "2.4. Executing FUTURE pass.\n",
      "\n",
      "2.5. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module demo.\n",
      "\n",
      "2.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\demo..\n",
      "Removed 0 unused cells and 4 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.7. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module demo...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "2.8. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.8.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module demo.\n",
      "\n",
      "2.8.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\demo'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\demo..\n",
      "  Creating internal representation of mux trees.\n",
      "  Evaluating internal representation of mux trees.\n",
      "  Analyzing evaluation results.\n",
      "Removed 0 multiplexer ports.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.8.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\demo.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "2.8.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\demo'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.8.6. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\demo..\n",
      "\n",
      "2.8.7. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module demo.\n",
      "\n",
      "2.8.8. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "2.9. Executing WREDUCE pass (reducing word size of cells).\n",
      "Removed top 2 bits (of 6) from port B of cell demo.$eq$/tmp/demo.sv:8$2 ($eq).\n",
      "Removed top 31 bits (of 32) from port B of cell demo.$add$/tmp/demo.sv:11$3 ($add).\n",
      "Removed top 26 bits (of 32) from port Y of cell demo.$add$/tmp/demo.sv:11$3 ($add).\n",
      "Removed top 26 bits (of 32) from port B of cell demo.$lt$/tmp/demo.sv:16$6 ($lt).\n",
      "Removed top 26 bits (of 32) from wire demo.$add$/tmp/demo.sv:11$3_Y.\n",
      "\n",
      "2.10. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\demo..\n",
      "Removed 0 unused cells and 1 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "2.11. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "2.12. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "2.12.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module demo.\n",
      "\n",
      "2.12.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\demo'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "2.12.3. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\demo..\n",
      "\n",
      "2.12.4. Finished fast OPT passes.\n",
      "\n",
      "2.13. Printing statistics.\n",
      "\n",
      "=== demo ===\n",
      "\n",
      "   Number of wires:                  6\n",
      "   Number of wire bits:             21\n",
      "   Number of public wires:           2\n",
      "   Number of public wire bits:       7\n",
      "   Number of ports:                  2\n",
      "   Number of port bits:              7\n",
      "   Number of memories:               0\n",
      "   Number of memory bits:            0\n",
      "   Number of processes:              0\n",
      "   Number of cells:                  6\n",
      "     $add                            1\n",
      "     $check                          1\n",
      "     $dff                            1\n",
      "     $eq                             1\n",
      "     $lt                             1\n",
      "     $mux                            1\n",
      "\n",
      "2.14. Executing CHECK pass (checking for obvious problems).\n",
      "Checking module demo...\n",
      "Found and reported 0 problems.\n",
      "\n",
      "3. Executing HIERARCHY pass (managing design hierarchy).\n",
      "Attribute `top' found on module `demo'. Setting top module to demo.\n",
      "\n",
      "3.1. Analyzing design hierarchy..\n",
      "Top module:  \\demo\n",
      "\n",
      "3.2. Analyzing design hierarchy..\n",
      "Top module:  \\demo\n",
      "Removed 0 unused modules.\n",
      "Module demo directly or indirectly contains formal properties -> setting \"keep\" attribute.\n",
      "\n",
      "4. Executing ASYNC2SYNC pass.\n",
      "\n",
      "5. Executing FORMALFF pass.\n",
      "\n",
      "6. Executing Functional SMT Backend.\n",
      "Processing module `\\demo`.\n",
      "\n",
      "End of script. Logfile hash: e13c01e937, CPU: user 0.01s system 0.01s, MEM: 58.47 MB peak\n",
      "Yosys 0.50+56 (git sha1 176131b50, clang++ 18.1.8 -fPIC -O3)\n",
      "Time spent: 27% 5x opt_expr (0 sec), 19% 4x opt_clean (0 sec), ...\n"
     ]
    }
   ],
   "source": [
    "! yosys -p \"read -formal /tmp/demo.sv; prep -top demo; hierarchy -smtcheck; async2sync ; formalff -setundef -ff2anyinit -clk2ff -hierarchy;  write_functional_smt2 /tmp/demo.smt2\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 63,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "(declare-datatype demo_Inputs\n",
      "  (\n",
      "    (demo_Inputs\n",
      "      (demo_Inputs_clk (_ BitVec 1)))))\n",
      "(declare-datatype demo_Outputs\n",
      "  (\n",
      "    (demo_Outputs\n",
      "      (demo_Outputs_counter (_ BitVec 6)))))\n",
      "(declare-datatype demo_State\n",
      "  (\n",
      "    (demo_State\n",
      "      (demo_State_$auto$async2sync.cc_112_execute$18 (_ BitVec 1))\n",
      "      (demo_State_$auto$async2sync.cc_104_execute$15 (_ BitVec 1))\n",
      "      (demo_State_$procdff$11 (_ BitVec 6)))))\n",
      "(declare-datatypes ((Pair 2)) ((par (X Y) ((pair (first X) (second Y))))))\n",
      "(define-fun\n",
      "  demo\n",
      "  ((inputs demo_Inputs) (state demo_State))\n",
      "  (Pair demo_Outputs demo_State)\n",
      "  (let ((counter (demo_State_$procdff$11 state))) ; (_ BitVec 6)\n",
      "  (let (($lt$/tmp/demo.sv_16$6_Y (ite (bvugt #b100000 counter) #b1 #b0))) ; (_ BitVec 1)\n",
      "  (let ((n4 ((_ zero_extend 5) #b1))) ; (_ BitVec 6)\n",
      "  (let (($add$/tmp/demo.sv_11$3$_Y (bvadd counter n4))) ; (_ BitVec 6)\n",
      "  (let ((n8 ((_ zero_extend 2) #b1111))) ; (_ BitVec 6)\n",
      "  (let (($eq$/tmp/demo.sv_8$2$_Y (ite (= counter n8) #b1 #b0))) ; (_ BitVec 1)\n",
      "  (let\n",
      "    (($0_counter_5_0_\n",
      "      (ite (= $eq$/tmp/demo.sv_8$2$_Y #b1) #b000000 $add$/tmp/demo.sv_11$3$_Y))) ; (_ BitVec 6)\n",
      "  (let\n",
      "    (($auto$async2sync.cc_110_execute$17\n",
      "      (demo_State_$auto$async2sync.cc_112_execute$18 state))) ; (_ BitVec 1)\n",
      "  (let\n",
      "    (($auto$async2sync.cc_101_execute$13\n",
      "      (demo_State_$auto$async2sync.cc_104_execute$15 state))) ; (_ BitVec 1)\n",
      "  (let\n",
      "    ((n14\n",
      "      (ite\n",
      "        (= $auto$async2sync.cc_101_execute$13 #b1)\n",
      "        $auto$async2sync.cc_110_execute$17\n",
      "        #b1))) ; (_ BitVec 1)\n",
      "  (pair\n",
      "    (demo_Outputs\n",
      "      counter ; counter\n",
      "    )\n",
      "    (demo_State\n",
      "      $lt$/tmp/demo.sv_16$6_Y ; $auto$async2sync.cc:112:execute$18\n",
      "      #b1 ; $auto$async2sync.cc:104:execute$15\n",
      "      $0_counter_5_0_ ; $procdff$11\n",
      "    )))))))))))))\n",
      "(declare-const demo-initial demo_State)\n",
      "(assert (= (demo_State_$auto$async2sync.cc_112_execute$18 demo-initial) #b1))\n",
      "(assert (= (demo_State_$auto$async2sync.cc_104_execute$15 demo-initial) #b0))\n",
      "(assert (= (demo_State_$procdff$11 demo-initial) #b000000))\n"
     ]
    }
   ],
   "source": [
    "! cat /tmp/demo.smt2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "%%file /tmp/counmter.smt2\n",
    "(declare-datatype counter_Inputs\n",
    "  (\n",
    "    (counter_Inputs\n",
    "      (counter_Inputs_clk (_ BitVec 1)))))\n",
    "(declare-datatype counter_Outputs\n",
    "  (\n",
    "    (counter_Outputs\n",
    "      (counter_Outputs_count (_ BitVec 4)))))\n",
    "(declare-datatype counter_State\n",
    "  (\n",
    "    (counter_State\n",
    "      (counter_State_$procdff$3 (_ BitVec 4)))))\n",
    "(declare-datatypes ((Pair 2)) ((par (X Y) ((pair (first X) (second Y))))))\n",
    "(define-fun\n",
    "  counter\n",
    "  ((inputs counter_Inputs) (state counter_State))\n",
    "  (Pair counter_Outputs counter_State)\n",
    "  (let ((count (counter_State_$procdff$3 state))) ; (_ BitVec 4)\n",
    "  (let ((n2 ((_ zero_extend 3) #b1))) ; (_ BitVec 4)\n",
    "  (let (($0_count_3_0_ (bvadd count n2))) ; (_ BitVec 4)\n",
    "  (pair\n",
    "    (counter_Outputs\n",
    "      count ; count\n",
    "    )\n",
    "    (counter_State\n",
    "      $0_count_3_0_ ; $procdff$3\n",
    "    ))))))\n",
    "(declare-const counter-initial counter_State)\n",
    "(assert (= (counter_State_$procdff$3 counter-initial) #b0000))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "def bmc(vmod, n):\n",
    "    state = smt.Const('initial-state', vmod.state_sort)\n",
    "    outputs = smt.ArraySort(smt.IntSort(), vmod.output_sort)\n",
    "    inputs = smt.ArraySort(smt.IntSort(), vmod.input_sort)\n",
    "    s = smt.Solver()\n",
    "    s.add(vmod.init_constrs)\n",
    "    for i in range(n):\n",
    "        outstate = vmc.trans_fun(inputs[i], state)\n",
    "        state = outstate.second\n",
    "        s.add(outstate.first == outputs[i])\n",
    "    s.check()\n",
    "    s.get_model()\n",
    "    for i in n:\n",
    "        print(s.model()[inputs[i]])\n",
    "        print(s.model()[outputs[i]])\n",
    "\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " https://github.com/YosysHQ/yosys/discussions/4322  Formal Verification : Unconstrained Initial Value Leads to Invalid Verification Results\n",
    "read_verilog -formal test.sv\n",
    "prep -top test\n",
    "chformal -assert -skip <N>\n",
    "\n",
    "\n",
    "https://github.com/YosysHQ/yosys/issues/2600 Run dffunmap after async2sync\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "\n",
      "-- Running command `read_verilog -formal /tmp/test.v; hierarchy; proc; opt; memory -nordff -nomap; opt -fast; write_smt2 -bv -stdt -mem -wires /tmp/output.smt2' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/test.v\n",
      "Parsing formal Verilog input from `/tmp/test.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\my_or'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 0 assignments to connections.\n",
      "\n",
      "3.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "3.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "3.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "\n",
      "3.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "3.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "\n",
      "3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module my_or.\n",
      "\n",
      "4. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module my_or.\n",
      "\n",
      "4.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\my_or'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\my_or..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\my_or.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\my_or'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\my_or..\n",
      "Removed 0 unused cells and 1 unused wires.\n",
      "<suppressed ~1 debug messages>\n",
      "\n",
      "4.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module my_or.\n",
      "\n",
      "4.9. Rerunning OPT passes. (Maybe there is more to do..)\n",
      "\n",
      "4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\my_or..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\my_or.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.12. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\my_or'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.13. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.14. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\my_or..\n",
      "\n",
      "4.15. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module my_or.\n",
      "\n",
      "4.16. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "5. Executing MEMORY pass.\n",
      "\n",
      "5.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "5.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "5.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\my_or..\n",
      "\n",
      "5.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "5.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\my_or..\n",
      "\n",
      "5.9. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module my_or.\n",
      "\n",
      "6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\my_or'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "6.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "6.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\my_or..\n",
      "\n",
      "6.5. Finished fast OPT passes.\n",
      "\n",
      "7. Executing SMT2 backend.\n",
      "\n",
      "7.1. Executing BMUXMAP pass.\n",
      "\n",
      "7.2. Executing DEMUXMAP pass.\n",
      "Warning: Options -bv and -mem are now the default. Support for -bv and -mem will be removed in the future.\n",
      "Warning: Options -bv and -mem are now the default. Support for -bv and -mem will be removed in the future.\n",
      "Creating SMT-LIBv2 representation of module my_or.\n",
      "\n",
      "Warnings: 1 unique messages, 2 total\n",
      "End of script. Logfile hash: 5e29654261, CPU: user 0.02s system 0.03s, MEM: 55.69 MB peak\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "Time spent: 23% 5x opt_expr (0 sec), 18% 5x opt_clean (0 sec), ...\n"
     ]
    }
   ],
   "source": [
    "! yosys -p 'read_verilog -formal /tmp/test.v; hierarchy; proc; opt; memory -nordff -nomap; opt -fast; write_smt2 -bv -stdt -mem -wires /tmp/output.smt2'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "; SMT-LIBv2 description generated by Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "; yosys-smt2-stdt\n",
      "; yosys-smt2-module my_or\n",
      "(declare-datatype |my_or_s| ((|my_or_mk|\n",
      "  (|my_or_is| Bool)\n",
      "  (|my_or#0| Bool) ; \\my_in1\n",
      "  (|my_or#1| Bool) ; \\my_in2\n",
      ")))\n",
      "; yosys-smt2-input my_in1 1\n",
      "; yosys-smt2-wire my_in1 1\n",
      "; yosys-smt2-witness {\"offset\": 0, \"path\": [\"\\\\my_in1\"], \"smtname\": \"my_in1\", \"smtoffset\": 0, \"type\": \"input\", \"width\": 1}\n",
      "(define-fun |my_or_n my_in1| ((state |my_or_s|)) Bool (|my_or#0| state))\n",
      "; yosys-smt2-input my_in2 1\n",
      "; yosys-smt2-wire my_in2 1\n",
      "; yosys-smt2-witness {\"offset\": 0, \"path\": [\"\\\\my_in2\"], \"smtname\": \"my_in2\", \"smtoffset\": 0, \"type\": \"input\", \"width\": 1}\n",
      "(define-fun |my_or_n my_in2| ((state |my_or_s|)) Bool (|my_or#1| state))\n",
      "(define-fun |my_or#2| ((state |my_or_s|)) (_ BitVec 1) (bvor (ite (|my_or#0| state) #b1 #b0) (ite (|my_or#1| state) #b1 #b0))) ; \\my_out\n",
      "; yosys-smt2-output my_out 1\n",
      "; yosys-smt2-wire my_out 1\n",
      "(define-fun |my_or_n my_out| ((state |my_or_s|)) Bool (= ((_ extract 0 0) (|my_or#2| state)) #b1))\n",
      "(define-fun |my_or_a| ((state |my_or_s|)) Bool true)\n",
      "(define-fun |my_or_u| ((state |my_or_s|)) Bool true)\n",
      "(define-fun |my_or_i| ((state |my_or_s|)) Bool true)\n",
      "(define-fun |my_or_h| ((state |my_or_s|)) Bool true)\n",
      "(define-fun |my_or_t| ((state |my_or_s|) (next_state |my_or_s|)) Bool true) ; end of module my_or\n",
      "; yosys-smt2-topmod my_or\n",
      "; end of yosys output\n"
     ]
    }
   ],
   "source": [
    "! cat /tmp/output.smt2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "SmtModInfo(inputs={'my_in1', 'my_in2'}, outputs={'my_out'}, registers=set(), memories={}, wires={'my_in1', 'my_in2', 'my_out'}, wsize={'my_in1': 1, 'my_in2': 1, 'my_out': 1}, clocks={}, cells={}, asserts={}, assumes={}, covers={}, maximize=set(), minimize=set(), anyconsts={}, anyseqs={}, allconsts={}, allseqs={}, asize={}, witness=[{'offset': 0, 'path': ['\\\\my_in1'], 'smtname': 'my_in1', 'smtoffset': 0, 'type': 'input', 'width': 1}, {'offset': 0, 'path': ['\\\\my_in2'], 'smtname': 'my_in2', 'smtoffset': 0, 'type': 'input', 'width': 1}])"
      ]
     },
     "execution_count": 16,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from dataclasses import dataclass\n",
    "import json\n",
    "from dataclasses import dataclass, field\n",
    "\n",
    "@dataclass\n",
    "class SmtModInfo:\n",
    "    inputs: set = field(default_factory=set)\n",
    "    outputs: set = field(default_factory=set)\n",
    "    registers: set = field(default_factory=set)\n",
    "    memories: dict = field(default_factory=dict)\n",
    "    wires: set = field(default_factory=set)\n",
    "    wsize: dict = field(default_factory=dict)\n",
    "    clocks: dict = field(default_factory=dict)\n",
    "    cells: dict = field(default_factory=dict)\n",
    "    asserts: dict = field(default_factory=dict)\n",
    "    assumes: dict = field(default_factory=dict)\n",
    "    covers: dict = field(default_factory=dict)\n",
    "    maximize: set = field(default_factory=set)\n",
    "    minimize: set = field(default_factory=set)\n",
    "    anyconsts: dict = field(default_factory=dict)\n",
    "    anyseqs: dict = field(default_factory=dict)\n",
    "    allconsts: dict = field(default_factory=dict)\n",
    "    allseqs: dict = field(default_factory=dict)\n",
    "    asize: dict = field(default_factory=dict)\n",
    "    witness: list = field(default_factory=list)\n",
    "\n",
    "def smt_metadata(filename):\n",
    "    modinfo = dict()\n",
    "    curmod = None\n",
    "    topmod = None\n",
    "    with open(filename) as f:\n",
    "        for stmt in f.readlines():\n",
    "            # https://github.com/YosysHQ/yosys/blob/176131b50e349b401f11a21286385ae4006dbbca/backends/smt2/smtio.py#L534\n",
    "            if not stmt.startswith(\"; yosys-smt2-\"):\n",
    "                continue\n",
    "\n",
    "            fields = stmt.split()\n",
    "            \"\"\"\n",
    "            if fields[1] == \"yosys-smt2-solver-option\":\n",
    "                self.smt2_options[fields[2]] = fields[3]\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-nomem\":\n",
    "                if self.logic is None:\n",
    "                    self.logic_ax = False\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-nobv\":\n",
    "                if self.logic is None:\n",
    "                    self.logic_bv = False\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-stdt\":\n",
    "                if self.logic is None:\n",
    "                    self.logic_dt = True\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-forall\":\n",
    "                if self.logic is None:\n",
    "                    self.logic_qf = False\n",
    "                self.forall = True\n",
    "            \"\"\"\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-module\":\n",
    "                curmod = fields[2]\n",
    "                modinfo[curmod] = SmtModInfo()\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-cell\":\n",
    "                modinfo[curmod].cells[fields[3]] = fields[2]\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-topmod\":\n",
    "                topmod = fields[2]\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-input\":\n",
    "                modinfo[curmod].inputs.add(fields[2])\n",
    "                modinfo[curmod].wsize[fields[2]] = int(fields[3])\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-output\":\n",
    "                modinfo[curmod].outputs.add(fields[2])\n",
    "                modinfo[curmod].wsize[fields[2]] = int(fields[3])\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-register\":\n",
    "                modinfo[curmod].registers.add(fields[2])\n",
    "                modinfo[curmod].wsize[fields[2]] = int(fields[3])\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-memory\":\n",
    "                modinfo[curmod].memories[fields[2]] = (int(fields[3]), int(fields[4]), int(fields[5]), int(fields[6]), fields[7] == \"async\")\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-wire\":\n",
    "                modinfo[curmod].wires.add(fields[2])\n",
    "                modinfo[curmod].wsize[fields[2]] = int(fields[3])\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-clock\":\n",
    "                for edge in fields[3:]:\n",
    "                    if fields[2] not in modinfo[curmod].clocks:\n",
    "                        modinfo[curmod].clocks[fields[2]] = edge\n",
    "                    elif modinfo[curmod].clocks[fields[2]] != edge:\n",
    "                        modinfo[curmod].clocks[fields[2]] = \"event\"\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-assert\":\n",
    "                if len(fields) > 4:\n",
    "                    modinfo[curmod].asserts[\"%s_a %s\" % (curmod, fields[2])] = f'{fields[4]} ({fields[3]})'\n",
    "                else:\n",
    "                    modinfo[curmod].asserts[\"%s_a %s\" % (curmod, fields[2])] = fields[3]\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-cover\":\n",
    "                if len(fields) > 4:\n",
    "                    modinfo[curmod].covers[\"%s_c %s\" % (curmod, fields[2])] = f'{fields[4]} ({fields[3]})'\n",
    "                else:\n",
    "                    modinfo[curmod].covers[\"%s_c %s\" % (curmod, fields[2])] = fields[3]\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-assume\":\n",
    "                if len(fields) > 4:\n",
    "                    modinfo[curmod].assumes[\"%s_u %s\" % (curmod, fields[2])] = f'{fields[4]} ({fields[3]})'\n",
    "                else:\n",
    "                    modinfo[curmod].assumes[\"%s_u %s\" % (curmod, fields[2])] = fields[3]\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-maximize\":\n",
    "                modinfo[curmod].maximize.add(fields[2])\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-minimize\":\n",
    "                modinfo[curmod].minimize.add(fields[2])\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-anyconst\":\n",
    "                modinfo[curmod].anyconsts[fields[2]] = (fields[4], None if len(fields) <= 5 else fields[5])\n",
    "                modinfo[curmod].asize[fields[2]] = int(fields[3])\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-anyseq\":\n",
    "                modinfo[curmod].anyseqs[fields[2]] = (fields[4], None if len(fields) <= 5 else fields[5])\n",
    "                modinfo[curmod].asize[fields[2]] = int(fields[3])\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-allconst\":\n",
    "                modinfo[curmod].allconsts[fields[2]] = (fields[4], None if len(fields) <= 5 else fields[5])\n",
    "                modinfo[curmod].asize[fields[2]] = int(fields[3])\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-allseq\":\n",
    "                modinfo[curmod].allseqs[fields[2]] = (fields[4], None if len(fields) <= 5 else fields[5])\n",
    "                modinfo[curmod].asize[fields[2]] = int(fields[3])\n",
    "\n",
    "            if fields[1] == \"yosys-smt2-witness\":\n",
    "                data = json.loads(stmt.split(None, 2)[2])\n",
    "                if data.get(\"type\") in [\"cell\", \"mem\", \"posedge\", \"negedge\", \"input\", \"reg\", \"init\", \"seq\", \"blackbox\"]:\n",
    "                    modinfo[curmod].witness.append(data)\n",
    "\n",
    "    return modinfo\n",
    "\n",
    "smt_metadata(\"/tmp/output.smt2\")[\"my_or\"]\n",
    "\n",
    "\n",
    "def wireprint(mod, wire):\n",
    "    return f\"|{mod}_n {wire}|\"\n",
    "\n",
    "def smtlib_addendum(modinfo):\n",
    "    for mod, info in modinfo.items():\n",
    "        state_datatype = \n",
    "        for wire in info.wires:\n",
    "            z3.parse_smtlib_string( smtlib + \"(assert (= (MYWIRE state) (| | state ))\", decls=decls) \n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "<yowasp_yosys.share.python3.smtio.SmtModInfo at 0x7eee419e0290>"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import yowasp_yosys.share.python3.smtio as smtio\n",
    "#import yowasp_yosys.smtbmc\n",
    "def smt_metadata(filename):\n",
    "    s = smtio.SmtIo()\n",
    "    with open(filename) as f:\n",
    "        for stmt in f:\n",
    "            s.write(stmt)\n",
    "    return s\n",
    "\n",
    "s = smt_metadata('/tmp/output.smt2')\n",
    "s.modinfo[\"my_or\"].\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/html": [
       "[Extract(0,\n",
       "         0,\n",
       "         If(my_or#0(s1), 1, 0) | If(my_or#1(s1), 1, 0)) =\n",
       " 1]"
      ],
      "text/plain": [
       "[Extract(0,\n",
       "         0,\n",
       "         If(my_or#0(s1), 1, 0) | If(my_or#1(s1), 1, 0)) ==\n",
       " 1]"
      ]
     },
     "execution_count": 4,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "import z3\n",
    "z3.set_option(smtlib2_compliant=False)\n",
    "contents = open('/tmp/output.smt2').read()\n",
    "#print(contents)\n",
    "s = z3.parse_smt2_file(\"/tmp/output.smt2\")\n",
    "s\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "https://fpga-ignite.github.io/fpga_ignite_2023/ logic syntehsis with yosys https://fpga-ignite.github.io/fpga_ignite_2023/yosys/FPGA%20Ignite%20Yosys%20Course%202023-08-02-3.pdf\n",
    "\n",
    "select allows you to finetune\n",
    "techmap rules. flatten is same code. Just using current deisng as techmap library.\n",
    "Man techmap really feels like it could enjoy some egraph love.\n",
    "tech library\n",
    "\n",
    "pmgen pattern match rules\n",
    "\n",
    "smrtlib module attribute. You can inline use smtlib to define model of module.\n",
    "\n",
    "\n",
    "\n",
    "https://github.com/YosysHQ/yosys/pull/4894 Add abstract pass for formal verification. loosen contraints. Interesting"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import pyosys"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "https://github.com/YosysHQ/yosys/blob/main/backends/smt2/smtio.py\n",
    "\n",
    "https://github.com/YosysHQ/yosys/blob/df3c62a4eda60ec79372aaead1188df02855dbb0/backends/smt2/smtbmc.py#L1956 this is bounded unrolling\n",
    "smtio mirrors writes\n",
    "\n",
    "with open(args[0], \"r\") as f:\n",
    "    for line in f:\n",
    "        smt.write(line)\n",
    "\n",
    "        https://github.com/YosysHQ/yosys/blob/df3c62a4eda60ec79372aaead1188df02855dbb0/backends/smt2/smtio.py#L534 Thie info function is the one understand yosys annotations\n",
    "Not too crqazy\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Help on class SmtIo in module yowasp_yosys.share.python3.smtio:\n",
      "\n",
      "class SmtIo(builtins.object)\n",
      " |  SmtIo(opts=None)\n",
      " |\n",
      " |  Methods defined here:\n",
      " |\n",
      " |  __del__(self)\n",
      " |\n",
      " |  __init__(self, opts=None)\n",
      " |      Initialize self.  See help(type(self)) for accurate signature.\n",
      " |\n",
      " |  bv2bin(self, v)\n",
      " |\n",
      " |  bv2hex(self, v)\n",
      " |\n",
      " |  bv2int(self, v)\n",
      " |\n",
      " |  check_sat(self, expected=['sat', 'unsat', 'unknown', 'timeout', 'interrupted'])\n",
      " |\n",
      " |  get(self, expr)\n",
      " |\n",
      " |  get_list(self, expr_list)\n",
      " |\n",
      " |  get_net(self, mod_name, net_path, state_name)\n",
      " |\n",
      " |  get_net_bin(self, mod_name, net_path, state_name)\n",
      " |\n",
      " |  get_net_bin_list(self, mod_name, net_path_list, state_name)\n",
      " |\n",
      " |  get_net_hex(self, mod_name, net_path, state_name)\n",
      " |\n",
      " |  get_net_hex_list(self, mod_name, net_path_list, state_name)\n",
      " |\n",
      " |  get_net_list(self, mod_name, net_path_list, state_name)\n",
      " |\n",
      " |  get_path(self, mod, path)\n",
      " |\n",
      " |  get_raw_unsat_assumptions(self)\n",
      " |\n",
      " |  get_unsat_assumptions(self, minimize=False)\n",
      " |\n",
      " |  hierallconsts(self, top)\n",
      " |\n",
      " |  hierallseqs(self, top)\n",
      " |\n",
      " |  hieranyconsts(self, top)\n",
      " |\n",
      " |  hieranyseqs(self, top)\n",
      " |\n",
      " |  hiermems(self, top)\n",
      " |\n",
      " |  hiernets(self, top, regs_only=False)\n",
      " |\n",
      " |  hierwitness(self, top, allregs=False, blackbox=True)\n",
      " |\n",
      " |  info(self, stmt)\n",
      " |\n",
      " |  mem_exists(self, mod, mem_path)\n",
      " |\n",
      " |  mem_expr(self, mod, base, path, port=None, infomode=False)\n",
      " |\n",
      " |  mem_info(self, mod, path)\n",
      " |\n",
      " |  net_clock(self, mod, net_path)\n",
      " |\n",
      " |  net_exists(self, mod, net_path)\n",
      " |\n",
      " |  net_expr(self, mod, base, path)\n",
      " |\n",
      " |  net_width(self, mod, net_path)\n",
      " |\n",
      " |  p_close(self)\n",
      " |\n",
      " |  p_open(self)\n",
      " |\n",
      " |  p_poll(self, timeout=0.1)\n",
      " |\n",
      " |  p_read(self)\n",
      " |\n",
      " |  p_thread_main(self)\n",
      " |\n",
      " |  p_write(self, data, flush)\n",
      " |\n",
      " |  parse(self, stmt)\n",
      " |\n",
      " |  read(self)\n",
      " |\n",
      " |  replace_in_stmt(self, stmt, pat, repl)\n",
      " |\n",
      " |  setup(self)\n",
      " |\n",
      " |  timestamp(self)\n",
      " |\n",
      " |  unparse(self, stmt)\n",
      " |\n",
      " |  unroll_stmt(self, stmt)\n",
      " |\n",
      " |  wait(self)\n",
      " |\n",
      " |  witness_net_expr(self, mod, base, witness)\n",
      " |\n",
      " |  write(self, stmt, unroll=True)\n",
      " |\n",
      " |  ----------------------------------------------------------------------\n",
      " |  Data descriptors defined here:\n",
      " |\n",
      " |  __dict__\n",
      " |      dictionary for instance variables\n",
      " |\n",
      " |  __weakref__\n",
      " |      list of weak references to the object\n",
      "\n"
     ]
    }
   ],
   "source": [
    "#import yowasp_yosys.smtbmc\n",
    "# .venv/lib/python3.12/site-packages/yowasp_yosys/share/python3/smtio.py\n",
    "import yowasp_yosys.share.python3.smtio as smtio\n",
    "#import yowasp_yosys.smtbmc\n",
    "s = smtio.SmtIo()\n",
    "help(type(s))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "ename": "ModuleNotFoundError",
     "evalue": "No module named 'smtbmc'",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mModuleNotFoundError\u001b[0m                       Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[292], line 1\u001b[0m\n\u001b[0;32m----> 1\u001b[0m \u001b[38;5;28;01mimport\u001b[39;00m\u001b[38;5;250m \u001b[39m\u001b[38;5;21;01msmtbmc\u001b[39;00m\n",
      "\u001b[0;31mModuleNotFoundError\u001b[0m: No module named 'smtbmc'"
     ]
    }
   ],
   "source": [
    "import smtbmc"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "pyosys"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "yosys-smtbmc [options] <yosys_smt2_output>\n",
      "\n",
      "    -h, --help\n",
      "    \tshow this message\n",
      "\n",
      "    -t <num_steps>\n",
      "    -t <skip_steps>:<num_steps>\n",
      "    -t <skip_steps>:<step_size>:<num_steps>\n",
      "        default: skip_steps=0, step_size=1, num_steps=20\n",
      "\n",
      "    -g\n",
      "        generate an arbitrary trace that satisfies\n",
      "        all assertions and assumptions.\n",
      "\n",
      "    -i\n",
      "        instead of BMC run temporal induction\n",
      "\n",
      "    -c\n",
      "        instead of regular BMC run cover analysis\n",
      "\n",
      "    -m <module_name>\n",
      "        name of the top module\n",
      "\n",
      "    --smtc <constr_filename>\n",
      "        read constraints file\n",
      "\n",
      "    --cex <cex_filename>\n",
      "        read cex file as written by ABC's \"write_cex -n\"\n",
      "\n",
      "    --aig <prefix>\n",
      "        read AIGER map file (as written by Yosys' \"write_aiger -map\")\n",
      "        and AIGER witness file. The file names are <prefix>.aim for\n",
      "        the map file and <prefix>.aiw for the witness file.\n",
      "\n",
      "    --aig <aim_filename>:<aiw_filename>\n",
      "        like above, but for map files and witness files that do not\n",
      "        share a filename prefix (or use different file extensions).\n",
      "\n",
      "    --aig-noheader\n",
      "        the AIGER witness file does not include the status and\n",
      "        properties lines.\n",
      "\n",
      "    --yw <yosys_witness_filename>\n",
      "        read a Yosys witness.\n",
      "\n",
      "    --btorwit <btor_witness_filename>\n",
      "        read a BTOR witness.\n",
      "\n",
      "    --noinfo\n",
      "        only run the core proof, do not collect and print any\n",
      "        additional information (e.g. which assert failed)\n",
      "\n",
      "    --presat\n",
      "        check if the design with assumptions but without assertions\n",
      "        is SAT before checking if assertions are UNSAT. This will\n",
      "        detect if there are contradicting assumptions. In some cases\n",
      "        this will also help to \"warm up\" the solver, potentially\n",
      "        yielding a speedup.\n",
      "\n",
      "    --final-only\n",
      "        only check final constraints, assume base case\n",
      "\n",
      "    --assume-skipped <start_step>\n",
      "        assume asserts in skipped steps in BMC.\n",
      "        no assumptions are created for skipped steps\n",
      "        before <start_step>.\n",
      "\n",
      "    --dump-vcd <vcd_filename>\n",
      "        write trace to this VCD file\n",
      "        (hint: use 'write_smt2 -wires' for maximum\n",
      "        coverage of signals in generated VCD file)\n",
      "\n",
      "    --dump-yw <yw_filename>\n",
      "        write trace as a Yosys witness trace\n",
      "\n",
      "    --dump-vlogtb <verilog_filename>\n",
      "        write trace as Verilog test bench\n",
      "\n",
      "    --vlogtb-top <hierarchical_name>\n",
      "        use the given entity as top module for the generated\n",
      "        Verilog test bench. The <hierarchical_name> is relative\n",
      "        to the design top module without the top module name.\n",
      "\n",
      "    --dump-smtc <constr_filename>\n",
      "        write trace as constraints file\n",
      "\n",
      "    --smtc-init\n",
      "        write just the last state as initial constraint to smtc file\n",
      "\n",
      "    --smtc-top <old>[:<new>]\n",
      "        replace <old> with <new> in constraints dumped to smtc\n",
      "        file and only dump object below <old> in design hierarchy.\n",
      "\n",
      "    --noinit\n",
      "        do not assume initial conditions in state 0\n",
      "\n",
      "    --dump-all\n",
      "        when using -g or -i, create a dump file for each\n",
      "        step. The character '%' is replaced in all dump\n",
      "        filenames with the step number.\n",
      "\n",
      "    --append <num_steps>\n",
      "        add <num_steps> time steps at the end of the trace\n",
      "        when creating a counter example (this additional time\n",
      "        steps will still be constrained by assumptions)\n",
      "\n",
      "    --binary\n",
      "        dump anyconst values as raw bit strings\n",
      "\n",
      "    --keep-going\n",
      "        continue BMC after the first failed assertion and report\n",
      "        further failed assertions. To output multiple traces\n",
      "        covering all found failed assertions, the character '%' is\n",
      "        replaced in all dump filenames with an increasing number.\n",
      "        In cover mode, don't stop when a cover trace contains a failed\n",
      "        assertion.\n",
      "\n",
      "    --check-witness\n",
      "        check that the used witness file contains sufficient\n",
      "        constraints to force an assertion failure.\n",
      "\n",
      "    --detect-loops\n",
      "        check if states are unique in temporal induction counter examples\n",
      "        (this feature is experimental and incomplete)\n",
      "\n",
      "    --incremental\n",
      "        run in incremental mode (experimental)\n",
      "\n",
      "    --track-assumes\n",
      "        track individual assumptions and report a subset of used\n",
      "        assumptions that are sufficient for the reported outcome. This\n",
      "        can be used to debug PREUNSAT failures as well as to find a\n",
      "        smaller set of sufficient assumptions.\n",
      "\n",
      "    --minimize-assumes\n",
      "        when using --track-assumes, solve for a minimal set of sufficient assumptions.\n",
      "\n",
      "    -s <solver>\n",
      "        set SMT solver: z3, yices, boolector, bitwuzla, cvc4, mathsat, dummy\n",
      "        default: yices\n",
      "\n",
      "    -S <opt>\n",
      "        pass <opt> as command line argument to the solver\n",
      "\n",
      "    --timeout <value>\n",
      "        set the solver timeout to the specified value (in seconds).\n",
      "\n",
      "    --logic <smt2_logic>\n",
      "        use the specified SMT2 logic (e.g. QF_AUFBV)\n",
      "\n",
      "    --dummy <filename>\n",
      "        if solver is \"dummy\", read solver output from that file\n",
      "        otherwise: write solver output to that file\n",
      "\n",
      "    --smt2-option <option>=<value>\n",
      "        enable an SMT-LIBv2 option.\n",
      "\n",
      "    -v\n",
      "        enable debug output\n",
      "\n",
      "    --unroll\n",
      "        unroll uninterpreted functions\n",
      "\n",
      "    --noincr\n",
      "        don't use incremental solving, instead restart solver for\n",
      "        each (check-sat). This also avoids (push) and (pop).\n",
      "\n",
      "    --noprogress\n",
      "        disable timer display during solving\n",
      "        (this option is set implicitly on Windows)\n",
      "\n",
      "    --dump-smt2 <filename>\n",
      "        write smt2 statements to file\n",
      "\n",
      "    --info <smt2-info-stmt>\n",
      "        include the specified smt2 info statement in the smt2 output\n",
      "\n",
      "    --nocomments\n",
      "        strip all comments from the generated smt2 code\n",
      "\n"
     ]
    }
   ],
   "source": [
    "! yosys-smtbmc"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# sby\n",
    "\n",
    "https://github.com/YosysHQ-Docs/AppNote-123"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "usage: sby [options] [<jobname>.sby [tasknames] | <dirname>]\n",
      "\n",
      "positional arguments:\n",
      "  <jobname>.sby | <dirname>\n",
      "                        .sby file OR directory containing config.sby file\n",
      "  tasknames             tasks to run (only valid when <jobname>.sby is used)\n",
      "\n",
      "options:\n",
      "  -h, --help            show this help message and exit\n",
      "  -d <dirname>          set workdir name. default: <jobname> or\n",
      "                        <jobname>_<taskname>. When there is more than one\n",
      "                        task, use --prefix instead\n",
      "  --prefix <dirname>    set the workdir name prefix. `_<taskname>` will be\n",
      "                        appended to the path for each task\n",
      "  -f                    remove workdir if it already exists\n",
      "  -b                    backup workdir if it already exists\n",
      "  -t                    run in a temporary workdir (remove when finished)\n",
      "  -T <taskname>         add taskname (useful when sby file is read from stdin)\n",
      "  -E                    throw an exception (incl stack trace) for most errors\n",
      "  -j <N>                maximum number of processes to run in parallel\n",
      "  --sequential          run tasks in sequence, not in parallel\n",
      "  --autotune            automatically find a well performing engine and engine\n",
      "                        configuration for each task\n",
      "  --autotune-config AUTOTUNE_CONFIG\n",
      "                        read an autotune configuration file (overrides the sby\n",
      "                        file's autotune options)\n",
      "  --yosys <path_to_executable>\n",
      "  --abc <path_to_executable>\n",
      "  --smtbmc <path_to_executable>\n",
      "  --witness <path_to_executable>\n",
      "  --suprove <path_to_executable>\n",
      "  --aigbmc <path_to_executable>\n",
      "  --avy <path_to_executable>\n",
      "  --btormc <path_to_executable>\n",
      "  --pono <path_to_executable>\n",
      "                        configure which executable to use for the respective\n",
      "                        tool\n",
      "  --dumpcfg             print the pre-processed configuration file\n",
      "  --dumptags            print the list of task tags\n",
      "  --dumptasks           print the list of tasks\n",
      "  --dumpdefaults        print the list of default tasks\n",
      "  --dumptaskinfo        output a summary of tasks as JSON\n",
      "  --dumpfiles           print the list of source files\n",
      "  --setup               set up the working directory and exit\n",
      "  --status              summarize the contents of the status database\n",
      "  --statusreset         reset the contents of the status database\n",
      "  --init-config-file INIT_CONFIG_FILE\n",
      "                        create a default .sby config file\n"
     ]
    }
   ],
   "source": [
    "! sby --help\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "usage: eqy [options] <config>.eqy\n",
      "\n",
      "positional arguments:\n",
      "  <config>.eqy          .eqy configuration file (use - for stdin)\n",
      "\n",
      "options:\n",
      "  -h, --help            show this help message and exit\n",
      "  -c, --continue        re-run using existing workdir\n",
      "  -f, --force           remove workdir if it already exists\n",
      "  -b, --backup          backup workdir if it already exists\n",
      "  -t, --tmp             run in a temporary workdir (remove when finished)\n",
      "  -d <dirname>          set workdir name. default: <jobname>\n",
      "  -m, --setup           generate partitions and makefiles and exit\n",
      "  -k, --keep-going      keep going when some make targets can't be made\n",
      "  -j <N>, --jobs <N>    Allow running <N> make jobs at once\n",
      "  -P <pattern>, --purge <pattern>\n",
      "                        purge any <partition>/<strategy> pair, supports\n",
      "                        wildcards\n",
      "  -p <command> <partition>\n",
      "                        run the provided yosys command(s) on the specified\n",
      "                        partition(s) and exit\n",
      "  -g, --debug           enable debug mode\n",
      "\n",
      "template config file writer:\n",
      "  --init-config-file <eqy-config-file> <top-module> <gold-verilog> <gate-verilog>\n",
      "                        create a default .eqy config file for the given top\n",
      "                        module and gold and gate source files\n",
      "\n",
      "path arguments:\n",
      "  --yosys <path_to_executable>\n",
      "  --abc <path_to_executable>\n",
      "  --smtbmc <path_to_executable>\n",
      "  --suprove <path_to_executable>\n",
      "  --aigbmc <path_to_executable>\n",
      "  --avy <path_to_executable>\n",
      "  --btormc <path_to_executable>\n",
      "  --pono <path_to_executable>\n",
      "                        configure which executable to use for the respective\n",
      "                        tool\n"
     ]
    }
   ],
   "source": [
    "! eqy --help"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/counter.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/counter.v\n",
    "\n",
    "module counter(\n",
    "    input wire clk,\n",
    "    output reg [3:0] count\n",
    ");\n",
    "\n",
    "    always @(posedge clk) begin \n",
    "        count <= count + 1;\n",
    "    end \n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "https://github.com/YosysHQ/sby/tree/main/docs/examples/fifo\n",
    "https://github.com/georgerennie/philip_zucker_sby_demo\n",
    "\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/or.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/or.v\n",
    "\n",
    "module myor(\n",
    "    input wire a,\n",
    "    output wire b\n",
    ");\n",
    "    assign b = a | a;\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/or2.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/or2.v\n",
    "\n",
    "module myor(\n",
    "    input wire a,\n",
    "    output wire b\n",
    ");\n",
    "    assign b = a;\n",
    "endmodule"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/or.sby\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/or.sby\n",
    "[tasks]\n",
    "basic bmc\n",
    "nofullskip prove\n",
    "cover\n",
    "noverific cover\n",
    "basic cover : default\n",
    "\n",
    "[options]\n",
    "cover:\n",
    "mode cover\n",
    "--\n",
    "prove:\n",
    "mode prove\n",
    "--\n",
    "bmc: \n",
    "mode bmc\n",
    "--\n",
    "\n",
    "[engines]\n",
    "smtbmc boolector\n",
    "\n",
    "[script]\n",
    "nofullskip: read -define NO_FULL_SKIP=1\n",
    "noverific: read -noverific\n",
    "read -formal /tmp/or.v\n",
    "prep -top myor\n",
    "\n",
    "[files]\n",
    "/tmp/or.v\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] Copy '/tmp/or.v' to '/tmp/tmpytmemy7d/src/or.v'.\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: smtbmc boolector\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] Copy '/tmp/or.v' to '/tmp/tmps2pl5lku/src/or.v'.\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] \u001b[35mengine_0\u001b[0m: smtbmc boolector\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mbase\u001b[0m: starting process \"cd /tmp/tmpytmemy7d/src; yosys -ql ../model/design.log ../model/design.ys\"\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] \u001b[35mbase\u001b[0m: starting process \"cd /tmp/tmps2pl5lku/src; yosys -ql ../model/design.log ../model/design.ys\"\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mbase\u001b[0m: finished (returncode=0)\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mprep\u001b[0m: starting process \"cd /tmp/tmpytmemy7d/model; yosys -ql design_prep.log design_prep.ys\"\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] \u001b[35mbase\u001b[0m: finished (returncode=0)\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] \u001b[35mprep\u001b[0m: starting process \"cd /tmp/tmps2pl5lku/model; yosys -ql design_prep.log design_prep.ys\"\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mprep\u001b[0m: finished (returncode=0)\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] \u001b[35mprep\u001b[0m: finished (returncode=0)\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35msmt2\u001b[0m: starting process \"cd /tmp/tmpytmemy7d/model; yosys -ql design_smt2.log design_smt2.ys\"\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] \u001b[35msmt2\u001b[0m: starting process \"cd /tmp/tmps2pl5lku/model; yosys -ql design_smt2.log design_smt2.ys\"\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35msmt2\u001b[0m: finished (returncode=0)\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] \u001b[35msmt2\u001b[0m: finished (returncode=0)\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: starting process \"cd /tmp/tmpytmemy7d; yosys-smtbmc -s boolector --presat --unroll --noprogress -t 20  --append 0 --dump-vcd engine_0/trace.vcd --dump-yw engine_0/trace.yw --dump-vlogtb engine_0/trace_tb.v --dump-smtc engine_0/trace.smtc model/design_smt2.smt2\"\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] \u001b[35mengine_0\u001b[0m: starting process \"cd /tmp/tmps2pl5lku; yosys-smtbmc -s boolector --presat --unroll -c --noprogress -t 20  --append 0 --dump-vcd engine_0/trace%.vcd --dump-yw engine_0/trace%.yw --dump-vlogtb engine_0/trace%_tb.v --dump-smtc engine_0/trace%.smtc model/design_smt2.smt2\"\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Solver: boolector\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Solver: boolector\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 0..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 0..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Status: passed\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 1..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 1..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 2..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 2..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 3..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 3..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 4..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 4..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 5..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 5..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 6..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 6..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 7..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 7..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 8..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 8..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 9..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 9..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 10..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 10..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 11..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 11..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 12..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 12..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 13..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 13..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 14..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 14..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 15..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 15..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 16..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 16..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 17..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 17..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 18..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 18..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assumptions in step 19..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Checking assertions in step 19..\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] \u001b[35mengine_0\u001b[0m: finished (returncode=0)\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] \u001b[35mengine_0\u001b[0m: Status returned by engine: pass\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] summary: \u001b[32m\u001b[1mengine_0 (smtbmc boolector) returned pass\u001b[0m\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] summary: \u001b[32m\u001b[1mengine_0 did not produce any traces\u001b[0m\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] Removing directory '/tmp/tmps2pl5lku'.\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmps2pl5lku\u001b[0m] DONE (PASS, rc=0)\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: ##   0:00:00  Status: passed\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: finished (returncode=0)\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] \u001b[35mengine_0\u001b[0m: Status returned by engine: pass\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:00 (0)\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:00 (0)\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] summary: \u001b[32m\u001b[1mengine_0 (smtbmc boolector) returned pass\u001b[0m\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] summary: \u001b[32m\u001b[1mengine_0 did not produce any traces\u001b[0m\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] Removing directory '/tmp/tmpytmemy7d'.\n",
      "\u001b[34mSBY\u001b[0m \u001b[32m 7:41:35\u001b[0m [\u001b[34m/tmp/tmpytmemy7d\u001b[0m] DONE (PASS, rc=0)\n"
     ]
    }
   ],
   "source": [
    "! sby -t /tmp/or.sby"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# backends\n",
    "https://github.com/YosysHQ/yosys/blob/main/backends/smt2/example.ys\n",
    "backends\n",
    "simplec. Huh\n",
    "btor2\n",
    "blif\n",
    "aiger\n",
    "jny netlist\n",
    "json\n",
    "functional backend? write_functional_rosette  Emily Schmidt \n",
    "intersynth https://clifford.at/intersynth\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "! yosys -p 'read_verilog -formal /tmp/counter.v; hierarchy; proc; opt; memory -nordff -nomap; opt -fast; write_blif /tmp/output.blif'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "\n",
      "-- Running command `read_verilog -formal /tmp/counter.v; hierarchy; proc; opt; memory -nordff -nomap; opt -fast; write_blif /tmp/output.blif' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/counter.v\n",
      "Parsing formal Verilog input from `/tmp/counter.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\counter'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 1 assignment to connection.\n",
      "\n",
      "3.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "3.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "3.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\counter.$proc$/tmp/counter.v:7$1'.\n",
      "\n",
      "3.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "3.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\counter.\\count' using process `\\counter.$proc$/tmp/counter.v:7$1'.\n",
      "  created $dff cell `$procdff$3' with positive edge clock.\n",
      "\n",
      "3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `counter.$proc$/tmp/counter.v:7$1'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\counter..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\counter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "4.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "5. Executing MEMORY pass.\n",
      "\n",
      "5.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "5.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "5.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "5.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "5.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "5.9. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "6.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "6.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "6.5. Finished fast OPT passes.\n",
      "\n",
      "7. Executing BLIF backend.\n",
      "\n",
      "End of script. Logfile hash: 4fcac93a06, CPU: user 0.01s system 0.01s, MEM: 89.95 MB peak\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "Time spent: 24% 4x opt_expr (0 sec), 22% 4x opt_clean (0 sec), ...\n"
     ]
    }
   ],
   "source": [
    "! yosys -p 'read_verilog -formal /tmp/counter.v; hierarchy; proc; opt; memory -nordff -nomap; opt -fast; write_blif /tmp/output.blif'"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "# Generated by Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "\n",
      ".model counter\n",
      ".inputs clk\n",
      ".outputs count[0] count[1] count[2] count[3]\n",
      ".names $false\n",
      ".names $true\n",
      "1\n",
      ".names $undef\n",
      ".subckt $add A[0]=count[0] A[1]=count[1] A[2]=count[2] A[3]=count[3] B[0]=$true B[1]=$false B[2]=$false B[3]=$false B[4]=$false B[5]=$false B[6]=$false B[7]=$false B[8]=$false B[9]=$false B[10]=$false B[11]=$false B[12]=$false B[13]=$false B[14]=$false B[15]=$false B[16]=$false B[17]=$false B[18]=$false B[19]=$false B[20]=$false B[21]=$false B[22]=$false B[23]=$false B[24]=$false B[25]=$false B[26]=$false B[27]=$false B[28]=$false B[29]=$false B[30]=$false B[31]=$false Y[0]=$0\\count[3:0][0] Y[1]=$0\\count[3:0][1] Y[2]=$0\\count[3:0][2] Y[3]=$0\\count[3:0][3] Y[4]=$add$/tmp/counter.v:8$2_Y[4] Y[5]=$add$/tmp/counter.v:8$2_Y[5] Y[6]=$add$/tmp/counter.v:8$2_Y[6] Y[7]=$add$/tmp/counter.v:8$2_Y[7] Y[8]=$add$/tmp/counter.v:8$2_Y[8] Y[9]=$add$/tmp/counter.v:8$2_Y[9] Y[10]=$add$/tmp/counter.v:8$2_Y[10] Y[11]=$add$/tmp/counter.v:8$2_Y[11] Y[12]=$add$/tmp/counter.v:8$2_Y[12] Y[13]=$add$/tmp/counter.v:8$2_Y[13] Y[14]=$add$/tmp/counter.v:8$2_Y[14] Y[15]=$add$/tmp/counter.v:8$2_Y[15] Y[16]=$add$/tmp/counter.v:8$2_Y[16] Y[17]=$add$/tmp/counter.v:8$2_Y[17] Y[18]=$add$/tmp/counter.v:8$2_Y[18] Y[19]=$add$/tmp/counter.v:8$2_Y[19] Y[20]=$add$/tmp/counter.v:8$2_Y[20] Y[21]=$add$/tmp/counter.v:8$2_Y[21] Y[22]=$add$/tmp/counter.v:8$2_Y[22] Y[23]=$add$/tmp/counter.v:8$2_Y[23] Y[24]=$add$/tmp/counter.v:8$2_Y[24] Y[25]=$add$/tmp/counter.v:8$2_Y[25] Y[26]=$add$/tmp/counter.v:8$2_Y[26] Y[27]=$add$/tmp/counter.v:8$2_Y[27] Y[28]=$add$/tmp/counter.v:8$2_Y[28] Y[29]=$add$/tmp/counter.v:8$2_Y[29] Y[30]=$add$/tmp/counter.v:8$2_Y[30] Y[31]=$add$/tmp/counter.v:8$2_Y[31]\n",
      ".subckt $dff CLK=clk D[0]=$0\\count[3:0][0] D[1]=$0\\count[3:0][1] D[2]=$0\\count[3:0][2] D[3]=$0\\count[3:0][3] Q[0]=count[0] Q[1]=count[1] Q[2]=count[2] Q[3]=count[3]\n",
      ".names $0\\count[3:0][0] $add$/tmp/counter.v:8$2_Y[0]\n",
      "1 1\n",
      ".names $0\\count[3:0][1] $add$/tmp/counter.v:8$2_Y[1]\n",
      "1 1\n",
      ".names $0\\count[3:0][2] $add$/tmp/counter.v:8$2_Y[2]\n",
      "1 1\n",
      ".names $0\\count[3:0][3] $add$/tmp/counter.v:8$2_Y[3]\n",
      "1 1\n",
      ".end\n"
     ]
    }
   ],
   "source": [
    "! cat /tmp/output.blif"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": []
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "\n",
      "-- Running command `read_verilog -formal /tmp/counter.v; hierarchy; proc; opt; memory -nordff -nomap; opt -fast; write_smt2 -bv -mem -wires /tmp/output.smt2' --\n",
      "\n",
      "1. Executing Verilog-2005 frontend: /tmp/counter.v\n",
      "Parsing formal Verilog input from `/tmp/counter.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\counter'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "2. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "3. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 1 assignment to connection.\n",
      "\n",
      "3.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "3.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "3.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\counter.$proc$/tmp/counter.v:7$1'.\n",
      "\n",
      "3.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "3.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\counter.\\count' using process `\\counter.$proc$/tmp/counter.v:7$1'.\n",
      "  created $dff cell `$procdff$3' with positive edge clock.\n",
      "\n",
      "3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `counter.$proc$/tmp/counter.v:7$1'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "3.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "4.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\counter..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\counter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "4.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "4.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "4.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "4.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "4.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "5. Executing MEMORY pass.\n",
      "\n",
      "5.1. Executing OPT_MEM pass (optimize memories).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).\n",
      "\n",
      "5.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).\n",
      "\n",
      "5.5. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "5.6. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).\n",
      "\n",
      "5.7. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).\n",
      "Performed a total of 0 transformations.\n",
      "\n",
      "5.8. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "5.9. Executing MEMORY_COLLECT pass (generating $mem cells).\n",
      "\n",
      "6. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "6.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "6.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "6.3. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "6.4. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "6.5. Finished fast OPT passes.\n",
      "\n",
      "7. Executing SMT2 backend.\n",
      "\n",
      "7.1. Executing BMUXMAP pass.\n",
      "\n",
      "7.2. Executing DEMUXMAP pass.\n",
      "Warning: Options -bv and -mem are now the default. Support for -bv and -mem will be removed in the future.\n",
      "Warning: Options -bv and -mem are now the default. Support for -bv and -mem will be removed in the future.\n",
      "Creating SMT-LIBv2 representation of module counter.\n",
      "\n",
      "Warnings: 1 unique messages, 2 total\n",
      "End of script. Logfile hash: 9b9d685c8d, CPU: user 0.01s system 0.02s, MEM: 54.03 MB peak\n",
      "Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "Time spent: 22% 4x opt_expr (0 sec), 13% 4x opt_clean (0 sec), ...\n"
     ]
    }
   ],
   "source": [
    "! yosys -p 'read_verilog -formal /tmp/counter.v; hierarchy; proc; opt; memory -nordff -nomap; opt -fast; write_smt2 -bv -mem -wires /tmp/output.smt2'"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " pysosy paper https://osda.gitlab.io/19/3.3.pdf\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [],
   "source": [
    "import matplotlib.pyplot as plt\n",
    "\n",
    "# Read and process design\n",
    "ys.design = Design()\n",
    "ys.run_pass(\"read_verilog fiedler-cooley.v\", design)\n",
    "ys.run_pass(\"prep\", design)\n",
    "ys.run_pass(\"opt-full\", design)\n",
    "\n",
    "# Calculate histogram of cell types\n",
    "cell_stats = {}\n",
    "for module in design.selected_whole_modules_warn():\n",
    "    for cell in module.selected_cells():\n",
    "        cell_type = cell.type.str()\n",
    "        if cell_type in cell_stats:\n",
    "            cell_stats[cell_type] += 1\n",
    "        else:\n",
    "            cell_stats[cell_type] = 1\n",
    "\n",
    "# Visualize histogram\n",
    "plt.bar(range(len(cell_stats)), list(cell_stats.values()), align=\"center\")\n",
    "plt.xticks(range(len(cell_stats)), list(cell_stats.keys()), rotation=45, ha=\"right\")\n",
    "plt.xlabel(\"Cell Type\")\n",
    "plt.ylabel(\"Count\")\n",
    "plt.title(\"Histogram of Cell Types\")\n",
    "plt.tight_layout()\n",
    "plt.show()\n"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    " https://yosyshq.readthedocs.io/projects/yosys/en/stable/getting_started/example_synth.html\n",
    " proc is macro command\n",
    " $mux cells\n",
    " $aff\n",
    " $memrd \n",
    "\n",
    " flatten\n",
    " tribuf\n",
    "\n",
    " What are the number in the cells. THe bitwidth bu there is more?\n",
    "clean\n",
    "hierarch y-check -top\n",
    "\n",
    " opt_expr does simple rewriting\n",
    " opt_clean\n",
    " opt\n",
    " fsm\n",
    "\n",
    " $mux + $adff -> $adffe\n",
    " peepopt, share sat based resource sharing\n",
    " https://yosyshq.readthedocs.io/projects/yosys/en/stable/using_yosys/synthesis/opt.html\n",
    "\n",
    "\n",
    "memory - translate memories to basic cells\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      "-- Running command `read_verilog -formal /tmp/counter.v' --\n",
      "\n",
      "13. Executing Verilog-2005 frontend: /tmp/counter.v\n",
      "Parsing formal Verilog input from `/tmp/counter.v' to AST representation.\n",
      "Generating RTLIL representation for module `\\counter'.\n",
      "Successfully finished Verilog frontend.\n",
      "\n",
      "-- Running command `hierarchy' --\n",
      "\n",
      "14. Executing HIERARCHY pass (managing design hierarchy).\n",
      "\n",
      "-- Running command `proc' --\n",
      "\n",
      "15. Executing PROC pass (convert processes to netlists).\n",
      "\n",
      "15.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "15.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).\n",
      "Removed a total of 0 dead cases.\n",
      "\n",
      "15.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).\n",
      "Removed 0 redundant assignments.\n",
      "Promoted 1 assignment to connection.\n",
      "\n",
      "15.4. Executing PROC_INIT pass (extract init attributes).\n",
      "\n",
      "15.5. Executing PROC_ARST pass (detect async resets in processes).\n",
      "\n",
      "15.6. Executing PROC_ROM pass (convert switches to ROMs).\n",
      "Converted 0 switches.\n",
      "\n",
      "15.7. Executing PROC_MUX pass (convert decision trees to multiplexers).\n",
      "Creating decoders for process `\\counter.$proc$/tmp/counter.v:7$15'.\n",
      "\n",
      "15.8. Executing PROC_DLATCH pass (convert process syncs to latches).\n",
      "\n",
      "15.9. Executing PROC_DFF pass (convert process syncs to FFs).\n",
      "Creating register for signal `\\counter.\\count' using process `\\counter.$proc$/tmp/counter.v:7$15'.\n",
      "  created $dff cell `$procdff$17' with positive edge clock.\n",
      "\n",
      "15.10. Executing PROC_MEMWR pass (convert process memory writes to cells).\n",
      "\n",
      "15.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).\n",
      "Removing empty process `counter.$proc$/tmp/counter.v:7$15'.\n",
      "Cleaned up 0 empty switches.\n",
      "\n",
      "15.12. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "-- Running command `opt' --\n",
      "\n",
      "16. Executing OPT pass (performing simple optimizations).\n",
      "\n",
      "16.1. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "16.2. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "16.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).\n",
      "Running muxtree optimizer on module \\counter..\n",
      "  Creating internal representation of mux trees.\n",
      "  No muxes found in this module.\n",
      "Removed 0 multiplexer ports.\n",
      "\n",
      "16.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).\n",
      "  Optimizing cells in module \\counter.\n",
      "Performed a total of 0 changes.\n",
      "\n",
      "16.5. Executing OPT_MERGE pass (detect identical cells).\n",
      "Finding identical cells in module `\\counter'.\n",
      "Removed a total of 0 cells.\n",
      "\n",
      "16.6. Executing OPT_DFF pass (perform DFF optimizations).\n",
      "\n",
      "16.7. Executing OPT_CLEAN pass (remove unused cells and wires).\n",
      "Finding unused cells or wires in module \\counter..\n",
      "\n",
      "16.8. Executing OPT_EXPR pass (perform const folding).\n",
      "Optimizing module counter.\n",
      "\n",
      "16.9. Finished OPT passes. (There is nothing left to do.)\n",
      "\n",
      "-- Running command `show' --\n",
      "\n",
      "17. Generating Graphviz representation of design.\n",
      "Writing dot description to `/home/philip/.yosys_show.dot'.\n",
      "Dumping module counter to page 1.\n",
      "Exec: { test -f '/home/philip/.yosys_show.dot.pid' && fuser -s '/home/philip/.yosys_show.dot.pid' 2> /dev/null; } || ( echo $$ >&3; exec xdot '/home/philip/.yosys_show.dot'; ) 3> '/home/philip/.yosys_show.dot.pid' &\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "Gtk-Message: 09:45:03.814: Failed to load module \"canberra-gtk-module\"\n",
      "\n",
      "** (xdot:1072130): WARNING **: 09:45:28.869: atk-bridge: get_device_events_reply: unknown signature\n"
     ]
    }
   ],
   "source": [
    "import pyosys\n",
    "from pyosys import libyosys as ys\n",
    "design = ys.Design()\n",
    "ys.run_pass(\"read_verilog -formal /tmp/counter.v\", design)\n",
    "ys.run_pass(\"hierarchy\", design)\n",
    "ys.run_pass(\"proc\", design)\n",
    "ys.run_pass(\"opt\", design)\n",
    "\n",
    "ys.run_pass(\"show\", design)\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "; SMT-LIBv2 description generated by Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "; yosys-smt2-module counter\n",
      "(declare-sort |counter_s| 0)\n",
      "(declare-fun |counter_is| (|counter_s|) Bool)\n",
      "(declare-fun |counter#0| (|counter_s|) Bool) ; \\clk\n",
      "; yosys-smt2-input clk 1\n",
      "; yosys-smt2-wire clk 1\n",
      "; yosys-smt2-clock clk posedge\n",
      "; yosys-smt2-witness {\"offset\": 0, \"path\": [\"\\\\clk\"], \"smtname\": \"clk\", \"smtoffset\": 0, \"type\": \"posedge\", \"width\": 1}\n",
      "; yosys-smt2-witness {\"offset\": 0, \"path\": [\"\\\\clk\"], \"smtname\": \"clk\", \"smtoffset\": 0, \"type\": \"input\", \"width\": 1}\n",
      "(define-fun |counter_n clk| ((state |counter_s|)) Bool (|counter#0| state))\n",
      "; yosys-smt2-witness {\"offset\": 0, \"path\": [\"\\\\count\"], \"smtname\": 1, \"smtoffset\": 0, \"type\": \"reg\", \"width\": 4}\n",
      "(declare-fun |counter#1| (|counter_s|) (_ BitVec 4)) ; \\count\n",
      "; yosys-smt2-output count 4\n",
      "; yosys-smt2-register count 4\n",
      "; yosys-smt2-wire count 4\n",
      "(define-fun |counter_n count| ((state |counter_s|)) (_ BitVec 4) (|counter#1| state))\n",
      "(define-fun |counter#2| ((state |counter_s|)) (_ BitVec 32) (bvadd (concat #b0000000000000000000000000000 (|counter#1| state)) #b00000000000000000000000000000001)) ; { $add$/tmp/counter.v:8$2_Y [31:4] $0\\count[3:0] }\n",
      "(define-fun |counter_a| ((state |counter_s|)) Bool true)\n",
      "(define-fun |counter_u| ((state |counter_s|)) Bool true)\n",
      "(define-fun |counter_i| ((state |counter_s|)) Bool true)\n",
      "(define-fun |counter_h| ((state |counter_s|)) Bool true)\n",
      "(define-fun |counter_t| ((state |counter_s|) (next_state |counter_s|)) Bool \n",
      "  (= ((_ extract 3 0) (|counter#2| state)) (|counter#1| next_state)) ; $procdff$3 \\count\n",
      ") ; end of module counter\n",
      "; yosys-smt2-topmod counter\n",
      "; end of yosys output\n"
     ]
    }
   ],
   "source": [
    "! cat /tmp/output.smt2"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\n",
      " /----------------------------------------------------------------------------\\\n",
      " |  yosys -- Yosys Open SYnthesis Suite                                       |\n",
      " |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |\n",
      " |  Distributed under an ISC-like license, type \"license\" to see terms        |\n",
      " \\----------------------------------------------------------------------------/\n",
      " Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os)\n",
      "\n",
      "-- Running command `write_smt2 -h' --\n",
      "\n",
      "1. Executing SMT2 backend.\n",
      "\n",
      "1.1. Executing BMUXMAP pass.\n",
      "\n",
      "1.2. Executing DEMUXMAP pass.\n",
      "\n",
      "Syntax error in command `write_smt2 -h':\n",
      "\n",
      "    write_smt2 [options] [filename]\n",
      "\n",
      "Write a SMT-LIBv2 [1] description of the current design. For a module with name\n",
      "'<mod>' this will declare the sort '<mod>_s' (state of the module) and will\n",
      "define and declare functions operating on that state.\n",
      "\n",
      "The following SMT2 functions are generated for a module with name '<mod>'.\n",
      "Some declarations/definitions are printed with a special comment. A prover\n",
      "using the SMT2 files can use those comments to collect all relevant metadata\n",
      "about the design.\n",
      "\n",
      "    ; yosys-smt2-module <mod>\n",
      "    (declare-sort |<mod>_s| 0)\n",
      "        The sort representing a state of module <mod>.\n",
      "\n",
      "    (define-fun |<mod>_h| ((state |<mod>_s|)) Bool (...))\n",
      "        This function must be asserted for each state to establish the\n",
      "        design hierarchy.\n",
      "\n",
      "    ; yosys-smt2-input <wirename> <width>\n",
      "    ; yosys-smt2-output <wirename> <width>\n",
      "    ; yosys-smt2-register <wirename> <width>\n",
      "    ; yosys-smt2-wire <wirename> <width>\n",
      "    (define-fun |<mod>_n <wirename>| (|<mod>_s|) (_ BitVec <width>))\n",
      "    (define-fun |<mod>_n <wirename>| (|<mod>_s|) Bool)\n",
      "        For each port, register, and wire with the 'keep' attribute set an\n",
      "        accessor function is generated. Single-bit wires are returned as Bool,\n",
      "        multi-bit wires as BitVec.\n",
      "\n",
      "    ; yosys-smt2-cell <submod> <instancename>\n",
      "    (declare-fun |<mod>_h <instancename>| (|<mod>_s|) |<submod>_s|)\n",
      "        There is a function like that for each hierarchical instance. It\n",
      "        returns the sort that represents the state of the sub-module that\n",
      "        implements the instance.\n",
      "\n",
      "    (declare-fun |<mod>_is| (|<mod>_s|) Bool)\n",
      "        This function must be asserted 'true' for initial states, and 'false'\n",
      "        otherwise.\n",
      "\n",
      "    (define-fun |<mod>_i| ((state |<mod>_s|)) Bool (...))\n",
      "        This function must be asserted 'true' for initial states. For\n",
      "        non-initial states it must be left unconstrained.\n",
      "\n",
      "    (define-fun |<mod>_t| ((state |<mod>_s|) (next_state |<mod>_s|)) Bool (...))\n",
      "        This function evaluates to 'true' if the states 'state' and\n",
      "        'next_state' form a valid state transition.\n",
      "\n",
      "    (define-fun |<mod>_a| ((state |<mod>_s|)) Bool (...))\n",
      "        This function evaluates to 'true' if all assertions hold in the state.\n",
      "\n",
      "    (define-fun |<mod>_u| ((state |<mod>_s|)) Bool (...))\n",
      "        This function evaluates to 'true' if all assumptions hold in the state.\n",
      "\n",
      "    ; yosys-smt2-assert <id> <filename:linenum>\n",
      "    (define-fun |<mod>_a <id>| ((state |<mod>_s|)) Bool (...))\n",
      "        Each $assert cell is converted into one of this functions. The function\n",
      "        evaluates to 'true' if the assert statement holds in the state.\n",
      "\n",
      "    ; yosys-smt2-assume <id> <filename:linenum>\n",
      "    (define-fun |<mod>_u <id>| ((state |<mod>_s|)) Bool (...))\n",
      "        Each $assume cell is converted into one of this functions. The function\n",
      "        evaluates to 'true' if the assume statement holds in the state.\n",
      "\n",
      "    ; yosys-smt2-cover <id> <filename:linenum>\n",
      "    (define-fun |<mod>_c <id>| ((state |<mod>_s|)) Bool (...))\n",
      "        Each $cover cell is converted into one of this functions. The function\n",
      "        evaluates to 'true' if the cover statement is activated in the state.\n",
      "\n",
      "Options:\n",
      "\n",
      "    -verbose\n",
      "        this will print the recursive walk used to export the modules.\n",
      "\n",
      "    -stbv\n",
      "        Use a BitVec sort to represent a state instead of an uninterpreted\n",
      "        sort. As a side-effect this will prevent use of arrays to model\n",
      "        memories.\n",
      "\n",
      "    -stdt\n",
      "        Use SMT-LIB 2.6 style datatypes to represent a state instead of an\n",
      "        uninterpreted sort.\n",
      "\n",
      "    -nobv\n",
      "        disable support for BitVec (FixedSizeBitVectors theory). without this\n",
      "        option multi-bit wires are represented using the BitVec sort and\n",
      "        support for coarse grain cells (incl. arithmetic) is enabled.\n",
      "\n",
      "    -nomem\n",
      "        disable support for memories (via ArraysEx theory). this option is\n",
      "        implied by -nobv. only $mem cells without merged registers in\n",
      "        read ports are supported. call \"memory\" with -nordff to make sure\n",
      "        that no registers are merged into $mem read ports. '<mod>_m' functions\n",
      "        will be generated for accessing the arrays that are used to represent\n",
      "        memories.\n",
      "\n",
      "    -wires\n",
      "        create '<mod>_n' functions for all public wires. by default only ports,\n",
      "        registers, and wires with the 'keep' attribute are exported.\n",
      "\n",
      "    -tpl <template_file>\n",
      "        use the given template file. the line containing only the token '%%'\n",
      "        is replaced with the regular output of this command.\n",
      "\n",
      "    -solver-option <option> <value>\n",
      "        emit a `; yosys-smt2-solver-option` directive for yosys-smtbmc to write\n",
      "        the given option as a `(set-option ...)` command in the SMT-LIBv2.\n",
      "\n",
      "[1] For more information on SMT-LIBv2 visit http://smt-lib.org/ or read David\n",
      "R. Cok's tutorial: https://smtlib.github.io/jSMTLIB/SMTLIBTutorial.pdf\n",
      "\n",
      "---------------------------------------------------------------------------\n",
      "\n",
      "Example:\n",
      "\n",
      "Consider the following module (test.v). We want to prove that the output can\n",
      "never transition from a non-zero value to a zero value.\n",
      "\n",
      "        module test(input clk, output reg [3:0] y);\n",
      "          always @(posedge clk)\n",
      "            y <= (y << 1) | ^y;\n",
      "        endmodule\n",
      "\n",
      "For this proof we create the following template (test.tpl).\n",
      "\n",
      "        ; we need QF_UFBV for this proof\n",
      "        (set-logic QF_UFBV)\n",
      "\n",
      "        ; insert the auto-generated code here\n",
      "        %%\n",
      "\n",
      "        ; declare two state variables s1 and s2\n",
      "        (declare-fun s1 () test_s)\n",
      "        (declare-fun s2 () test_s)\n",
      "\n",
      "        ; state s2 is the successor of state s1\n",
      "        (assert (test_t s1 s2))\n",
      "\n",
      "        ; we are looking for a model with y non-zero in s1\n",
      "        (assert (distinct (|test_n y| s1) #b0000))\n",
      "\n",
      "        ; we are looking for a model with y zero in s2\n",
      "        (assert (= (|test_n y| s2) #b0000))\n",
      "\n",
      "        ; is there such a model?\n",
      "        (check-sat)\n",
      "\n",
      "The following yosys script will create a 'test.smt2' file for our proof:\n",
      "\n",
      "        read_verilog test.v\n",
      "        hierarchy -check; proc; opt; check -assert\n",
      "        write_smt2 -bv -tpl test.tpl test.smt2\n",
      "\n",
      "Running 'cvc4 test.smt2' will print 'unsat' because y can never transition\n",
      "from non-zero to zero in the test design.\n",
      "\n",
      "ERROR: Command syntax error: Unknown option or option in arguments.\n",
      "> write_smt2 -h\n",
      ">            ^\n"
     ]
    }
   ],
   "source": [
    "! yosys -p \"write_smt2 -h\""
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Skipping package scope $unit (-:1)\n"
     ]
    }
   ],
   "source": [
    "! iverilog -tblif -g2012 -o /tmp/counter_tb.blif /tmp/counter.v"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      ".model counter\n",
      ".inputs clk\n",
      ".outputs count[0] count[1] count[2] count[3]\n",
      ".names _LOGIC1\n",
      "1\n",
      ".names _LOGIC0\n",
      "0\n",
      "# /tmp/counter.v:8: IVL_LPM_ADD: width=4\n",
      ".names count[0] _ivl_5[0] _ivl_7[0]\n",
      "10 1\n",
      "01 1\n",
      ".names count[0] _ivl_5[0] _ivl_7[0]/cout\n",
      "11 1\n",
      ".names count[1] _ivl_5[1] _ivl_7[0]/cout _ivl_7[1]\n",
      "001 1\n",
      "010 1\n",
      "100 1\n",
      "111 1\n",
      ".names count[1] _ivl_5[1] _ivl_7[0]/cout _ivl_7[1]/cout\n",
      "011 1\n",
      "101 1\n",
      "11- 1\n",
      ".names count[2] _ivl_5[2] _ivl_7[1]/cout _ivl_7[2]\n",
      "001 1\n",
      "010 1\n",
      "100 1\n",
      "111 1\n",
      ".names count[2] _ivl_5[2] _ivl_7[1]/cout _ivl_7[2]/cout\n",
      "011 1\n",
      "101 1\n",
      "11- 1\n",
      ".names count[3] _ivl_5[3] _ivl_7[2]/cout _ivl_7[3]\n",
      "001 1\n",
      "010 1\n",
      "100 1\n",
      "111 1\n",
      "# IVL_LPM_FF: width=4, Q=count, D=_ivl_7, C=clk, CE=_LOGIC1\n",
      ".names _LOGIC1 _ivl_7[0] count[0] _ivl_7[0]/EN\n",
      "0-1 1\n",
      "11- 1\n",
      ".latch _ivl_7[0]/EN count[0] re clk 3\n",
      ".names _LOGIC1 _ivl_7[1] count[1] _ivl_7[1]/EN\n",
      "0-1 1\n",
      "11- 1\n",
      ".latch _ivl_7[1]/EN count[1] re clk 3\n",
      ".names _LOGIC1 _ivl_7[2] count[2] _ivl_7[2]/EN\n",
      "0-1 1\n",
      "11- 1\n",
      ".latch _ivl_7[2]/EN count[2] re clk 3\n",
      ".names _LOGIC1 _ivl_7[3] count[3] _ivl_7[3]/EN\n",
      "0-1 1\n",
      "11- 1\n",
      ".latch _ivl_7[3]/EN count[3] re clk 3\n",
      ".names _ivl_5[0] # const 1\n",
      "1\n",
      ".names _ivl_5[1] # const 0\n",
      ".names _ivl_5[2] # const 0\n",
      ".names _ivl_5[3] # const 0\n",
      ".end\n"
     ]
    }
   ],
   "source": [
    "! cat /tmp/counter_tb.blif"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Writing /tmp/ascii.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/ascii.v\n",
    "module ascii_display;\n",
    "    integer i, j;\n",
    "    initial begin\n",
    "        for (i = 0; i < 10; i = i + 1) begin\n",
    "            for (j = 0; j < 20; j = j + 1) begin\n",
    "                if ((i == 0) || (i == 9) || (j == 0) || (j == 19)) \n",
    "                    $write(\"#\");  // Border\n",
    "                else \n",
    "                    $write(\" \");  // Empty space\n",
    "            end\n",
    "            $display(\"\"); // Newline\n",
    "        end\n",
    "        $finish;\n",
    "    end\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "####################\n",
      "#                  #\n",
      "#                  #\n",
      "#                  #\n",
      "#                  #\n",
      "#                  #\n",
      "#                  #\n",
      "#                  #\n",
      "#                  #\n",
      "####################\n",
      "/tmp/ascii.v:13: $finish called at 0 (1s)\n"
     ]
    }
   ],
   "source": [
    "! iverilog -o /tmp/ascii.vvp /tmp/ascii.v && vvp /tmp/ascii.vvp"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/display.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/display.v\n",
    "module ascii_display (\n",
    "    input wire clk,\n",
    "    input wire we,               // Write Enable\n",
    "    input wire [2:0] x, y,       // 3-bit coordinates (8x8 screen)\n",
    "    input wire pixel             // 1-bit pixel data (on/off)\n",
    ");\n",
    "    reg screen [7:0][7:0];       // 8x8 framebuffer\n",
    "\n",
    "    reg [15:0] counter;\n",
    "\n",
    "    initial counter = 0;\n",
    "    \n",
    "    integer i, j;\n",
    "    \n",
    "    always @(posedge clk) begin\n",
    "        if (we) begin\n",
    "            screen[y][x] <= pixel;\n",
    "        end\n",
    "        counter <= counter + 1;\n",
    "\n",
    "        //if (counter == 1) begin\n",
    "            // Print ASCII framebuffer every cycle\n",
    "            $display(\"\\033[2J\\033[H\");  // ANSI clear screen\n",
    "            for (i = 0; i < 8; i = i + 1) begin\n",
    "                for (j = 0; j < 8; j = j + 1) begin\n",
    "                    if (screen[i][j])\n",
    "                        $write(\"#\");\n",
    "                    else\n",
    "                        $write(\".\");\n",
    "                end\n",
    "                $display(\"\");  // Newline\n",
    "            end\n",
    "            $display(\"\");  // Extra newline\n",
    "        end\n",
    "    //end\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Overwriting /tmp/tb.v\n"
     ]
    }
   ],
   "source": [
    "%%file /tmp/tb.v\n",
    "module test;\n",
    "    reg clk = 0;\n",
    "    reg we;\n",
    "    reg [2:0] x, y;\n",
    "    reg pixel;\n",
    "    integer cycle = 0;\n",
    "    integer xxx = 0;\n",
    "\n",
    "    ascii_display uut (\n",
    "        .clk(clk),\n",
    "        .we(we),\n",
    "        .x(x),\n",
    "        .y(y),\n",
    "        .pixel(pixel)\n",
    "    );\n",
    "\n",
    "    always #1 clk = ~clk; // Clock generator (1-time unit per cycle)\n",
    "\n",
    "    initial begin\n",
    "        we = 1;\n",
    "        while (1) begin\n",
    "            x = cycle % 8;         // Move across the screen\n",
    "            y = (cycle / 8) % 8;   // Move downward\n",
    "            pixel = (cycle % 2);   // Alternate between on/off\n",
    "            \n",
    "            #1;  // Wait 2 cycles per pixel update\n",
    "            cycle = cycle + 1;\n",
    "            //$system(\"sleep 0.033\");\n",
    "            //$fscanf(0, \"%d\", junk);\n",
    "            //$getc();\n",
    "             $fgets(xxx,0);\n",
    "        end\n",
    "    end\n",
    "endmodule\n",
    "\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "\u001b[2J\u001b[H\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "\n",
      "\u001b[2J\u001b[H\n",
      "........\n",
      "........\n",
      "...#....\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "\n",
      "\u001b[2J\u001b[H\n",
      "........\n",
      "........\n",
      "...##...\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "\n",
      "\u001b[2J\u001b[H\n",
      "........\n",
      "........\n",
      "...##...\n",
      "...#....\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "\n",
      "\u001b[2J\u001b[H\n",
      "........\n",
      "........\n",
      "...##...\n",
      "...##...\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "\n",
      "\u001b[2J\u001b[H\n",
      "........\n",
      "........\n",
      "...##...\n",
      "...##...\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "\n",
      "\u001b[2J\u001b[H\n",
      "........\n",
      "........\n",
      "...##...\n",
      "...##...\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "\n",
      "\u001b[2J\u001b[H\n",
      "........\n",
      "........\n",
      "...##...\n",
      "...##...\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "\n",
      "\u001b[2J\u001b[H\n",
      "........\n",
      "........\n",
      "...##...\n",
      "...##...\n",
      "........\n",
      "........\n",
      "........\n",
      "........\n",
      "\n",
      "/tmp/tb.v:28: $finish called at 18 (1s)\n"
     ]
    }
   ],
   "source": [
    "! iverilog -o /tmp/tb.vvp /tmp/tb.v /tmp/display.v && vvp /tmp/tb.vvp"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# amanranth"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "/* Generated by Yosys 0.42+40 (git sha1 a739e21a5, clang++ 14.0.0-1ubuntu1.1 -fPIC -Os) */\n",
      "\n",
      "(* top =  1  *)\n",
      "(* src = \"/tmp/ipykernel_3328329/3832506143.py:16\" *)\n",
      "(* generator = \"Amaranth\" *)\n",
      "module top(a, b, o, co, sel);\n",
      "  reg \\$auto$verilog_backend.cc:2352:dump_module$1  = 0;\n",
      "  wire \\$1 ;\n",
      "  wire \\$2 ;\n",
      "  wire \\$3 ;\n",
      "  wire [15:0] \\$4 ;\n",
      "  wire [15:0] \\$5 ;\n",
      "  wire [15:0] \\$6 ;\n",
      "  wire [16:0] \\$7 ;\n",
      "  (* src = \"/tmp/ipykernel_3328329/3832506143.py:9\" *)\n",
      "  input [15:0] a;\n",
      "  wire [15:0] a;\n",
      "  (* src = \"/tmp/ipykernel_3328329/3832506143.py:10\" *)\n",
      "  input [15:0] b;\n",
      "  wire [15:0] b;\n",
      "  (* src = \"/tmp/ipykernel_3328329/3832506143.py:12\" *)\n",
      "  output co;\n",
      "  reg co;\n",
      "  (* src = \"/tmp/ipykernel_3328329/3832506143.py:11\" *)\n",
      "  output [15:0] o;\n",
      "  reg [15:0] o;\n",
      "  (* src = \"/tmp/ipykernel_3328329/3832506143.py:8\" *)\n",
      "  input [1:0] sel;\n",
      "  wire [1:0] sel;\n",
      "  assign \\$3  = sel == (* src = \"/tmp/ipykernel_3328329/3832506143.py:21\" *) 2'h2;\n",
      "  assign \\$4  = a | (* src = \"/tmp/ipykernel_3328329/3832506143.py:18\" *) b;\n",
      "  assign \\$5  = a & (* src = \"/tmp/ipykernel_3328329/3832506143.py:20\" *) b;\n",
      "  assign \\$6  = a ^ (* src = \"/tmp/ipykernel_3328329/3832506143.py:22\" *) b;\n",
      "  assign \\$7  = a - (* src = \"/tmp/ipykernel_3328329/3832506143.py:24\" *) b;\n",
      "  assign \\$1  = ! (* src = \"/tmp/ipykernel_3328329/3832506143.py:17\" *) sel;\n",
      "  assign \\$2  = sel == (* src = \"/tmp/ipykernel_3328329/3832506143.py:19\" *) 1'h1;\n",
      "  always @* begin\n",
      "    if (\\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end\n",
      "    (* full_case = 32'd1 *)\n",
      "    if (\\$1 ) begin\n",
      "      o = \\$4 ;\n",
      "    end else if (\\$2 ) begin\n",
      "      o = \\$5 ;\n",
      "    end else if (\\$3 ) begin\n",
      "      o = \\$6 ;\n",
      "    end else begin\n",
      "      o = \\$7 [15:0];\n",
      "    end\n",
      "  end\n",
      "  always @* begin\n",
      "    if (\\$auto$verilog_backend.cc:2352:dump_module$1 ) begin end\n",
      "    co = 1'h0;\n",
      "    (* full_case = 32'd1 *)\n",
      "    if (\\$1 ) begin\n",
      "    end else if (\\$2 ) begin\n",
      "    end else if (\\$3 ) begin\n",
      "    end else begin\n",
      "      co = \\$7 [16];\n",
      "    end\n",
      "  end\n",
      "endmodule\n",
      "\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/tmp/ipykernel_3328329/3832506143.py:16: UnusedElaboratable: <amaranth.hdl._dsl.Module object at 0x71a4361dffe0> created but never used\n",
      "  m = Module()\n",
      "UnusedElaboratable: Enable tracemalloc to get the object allocation traceback\n"
     ]
    }
   ],
   "source": [
    "from amaranth import *\n",
    "from amaranth.lib import wiring\n",
    "from amaranth.lib.wiring import In, Out\n",
    "from amaranth.cli import main\n",
    "class ALU(wiring.Component):\n",
    "    def __init__(self, width):\n",
    "        super().__init__({\n",
    "            \"sel\": In(2),\n",
    "            \"a\": In(width),\n",
    "            \"b\": In(width),\n",
    "            \"o\": Out(width),\n",
    "            \"co\": Out(1),\n",
    "        })\n",
    "\n",
    "    def elaborate(self, platform):\n",
    "        m = Module()\n",
    "        with m.If(self.sel == 0b00):\n",
    "            m.d.comb += self.o.eq(self.a | self.b)\n",
    "        with m.Elif(self.sel == 0b01):\n",
    "            m.d.comb += self.o.eq(self.a & self.b)\n",
    "        with m.Elif(self.sel == 0b10):\n",
    "            m.d.comb += self.o.eq(self.a ^ self.b)\n",
    "        with m.Else():\n",
    "            m.d.comb += Cat(self.o, self.co).eq(self.a - self.b)\n",
    "        return m\n",
    "\n",
    "\n",
    "alu = ALU(width=16)\n",
    "alu.elaborate(None)\n",
    "from amaranth.back import verilog\n",
    "print(verilog.convert(alu))"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "(top)\n",
      "(== 2'd0 2'd0)\n",
      "(== 2'd0 2'd1)\n",
      "(== 2'd0 2'd2)\n",
      "(match 1 (cat 1.0 2.0 3.0) --1 -1- 1-- ---)\n",
      "(| 16'd0 16'd0)\n",
      "(& 16'd0 16'd0)\n",
      "(^ 16'd0 16'd0)\n",
      "(- 17'd0 17'd0)\n",
      "(assignment_list 16'd0 (4.0 0:16 5.0:16) (4.1 0:16 6.0:16) (4.2 0:16 7.0:16) (4.3 0:16 8.0:16))\n",
      "(assignment_list 1'd0 (4.3 0:1 8.16))\n"
     ]
    }
   ],
   "source": [
    "alu.signature\n",
    "fragment = Fragment.get(alu, None)\n",
    "import amaranth.hdl._ir as _ir\n",
    "netlist = _ir.build_netlist(fragment, ports=[], name=\"hithere\")\n",
    "# https://github.com/amaranth-lang/amaranth/blob/main/amaranth/back/rtlil.py\n",
    "for c in netlist.cells:\n",
    "    print(c)\n",
    "for m in netlist.modules"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "['__add__', '__class__', '__contains__', '__delattr__', '__dir__', '__doc__', '__eq__', '__format__', '__ge__', '__getattribute__', '__getitem__', '__getnewargs__', '__getstate__', '__gt__', '__hash__', '__init__', '__init_subclass__', '__iter__', '__le__', '__len__', '__lt__', '__mod__', '__mul__', '__ne__', '__new__', '__reduce__', '__reduce_ex__', '__repr__', '__rmod__', '__rmul__', '__setattr__', '__sizeof__', '__str__', '__subclasshook__', 'capitalize', 'casefold', 'center', 'count', 'encode', 'endswith', 'expandtabs', 'find', 'format', 'format_map', 'index', 'isalnum', 'isalpha', 'isascii', 'isdecimal', 'isdigit', 'isidentifier', 'islower', 'isnumeric', 'isprintable', 'isspace', 'istitle', 'isupper', 'join', 'ljust', 'lower', 'lstrip', 'maketrans', 'partition', 'removeprefix', 'removesuffix', 'replace', 'rfind', 'rindex', 'rjust', 'rpartition', 'rsplit', 'rstrip', 'split', 'splitlines', 'startswith', 'strip', 'swapcase', 'title', 'translate', 'upper', 'zfill']\n",
      "<class 'str'>\n"
     ]
    },
    {
     "name": "stderr",
     "output_type": "stream",
     "text": [
      "/tmp/ipykernel_3328329/2992507267.py:10: UnusedElaboratable: <amaranth.hdl._dsl.Module object at 0x71a4342d5be0> created but never used\n",
      "  m = Module()\n",
      "UnusedElaboratable: Enable tracemalloc to get the object allocation traceback\n",
      "/tmp/ipykernel_3328329/2992507267.py:10: UnusedElaboratable: <amaranth.hdl._dsl.Module object at 0x71a43411c5f0> created but never used\n",
      "  m = Module()\n",
      "UnusedElaboratable: Enable tracemalloc to get the object allocation traceback\n"
     ]
    },
    {
     "data": {
      "text/plain": [
       "OrderedDict()"
      ]
     },
     "execution_count": 24,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "from amaranth import *\n",
    "\n",
    "class SimpleALU(Elaboratable):\n",
    "    def __init__(self):\n",
    "        self.a = Signal(8)\n",
    "        self.b = Signal(8)\n",
    "        self.out = Signal(8)\n",
    "\n",
    "    def elaborate(self, platform):\n",
    "        m = Module()\n",
    "        m.d.comb += self.out.eq(self.a + self.b)\n",
    "        return m\n",
    "\n",
    "\n",
    "from amaranth.hdl import Fragment, Period, Fragment\n",
    "dut = SimpleALU()\n",
    "dir(dut)\n",
    "for stmt in Fragment.get(dut,None).statements:\n",
    "    print(dir(stmt))\n",
    "    print(type(stmt))\n",
    "Fragment.get(dut,None).domains"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "['__class__',\n",
       " '__delattr__',\n",
       " '__dict__',\n",
       " '__dir__',\n",
       " '__doc__',\n",
       " '__eq__',\n",
       " '__format__',\n",
       " '__ge__',\n",
       " '__getattribute__',\n",
       " '__getstate__',\n",
       " '__gt__',\n",
       " '__hash__',\n",
       " '__init__',\n",
       " '__init_subclass__',\n",
       " '__le__',\n",
       " '__lt__',\n",
       " '__module__',\n",
       " '__ne__',\n",
       " '__new__',\n",
       " '__reduce__',\n",
       " '__reduce_ex__',\n",
       " '__repr__',\n",
       " '__setattr__',\n",
       " '__sizeof__',\n",
       " '__str__',\n",
       " '__subclasshook__',\n",
       " '__weakref__',\n",
       " '_add_io_ports',\n",
       " '_assign_names',\n",
       " '_assign_port_names',\n",
       " '_check_domain_requires',\n",
       " '_collect_used_signals',\n",
       " '_collect_used_signals_format',\n",
       " '_collect_used_signals_io_value',\n",
       " '_collect_used_signals_stmt',\n",
       " '_collect_used_signals_value',\n",
       " '_compute_fragment_depth_parent',\n",
       " '_use_io_port',\n",
       " '_use_signal',\n",
       " 'elaboratables',\n",
       " 'fragment',\n",
       " 'fragments',\n",
       " 'hierarchy',\n",
       " 'lookup_domain',\n",
       " 'ports',\n",
       " 'signal_lca']"
      ]
     },
     "execution_count": 42,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dir(Fragment.get(dut,None).prepare())"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "data": {
      "text/plain": [
       "()"
      ]
     },
     "execution_count": 27,
     "metadata": {},
     "output_type": "execute_result"
    }
   ],
   "source": [
    "dut.elaborate(None)._top_comb_statements"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "Or we could mimic them at the surface level.\n",
    "\n",
    "Signal = FreshBitVec\n",
    "\n",
    "class Signal():\n",
    "    def eq(self, other):\n",
    "        return self == other\n",
    "\n",
    "#?\n",
    "class Domain():\n",
    "    comb = []\n",
    "    sync = []\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": null,
   "metadata": {},
   "outputs": [
    {
     "ename": "NameError",
     "evalue": "Domain 'sync' is not present in simulation",
     "output_type": "error",
     "traceback": [
      "\u001b[0;31m---------------------------------------------------------------------------\u001b[0m",
      "\u001b[0;31mNameError\u001b[0m                                 Traceback (most recent call last)",
      "Cell \u001b[0;32mIn[14], line 4\u001b[0m\n\u001b[1;32m      2\u001b[0m dut \u001b[38;5;241m=\u001b[39m SimpleALU()\n\u001b[1;32m      3\u001b[0m sim \u001b[38;5;241m=\u001b[39m Simulator(dut)\n\u001b[0;32m----> 4\u001b[0m \u001b[43msim\u001b[49m\u001b[38;5;241;43m.\u001b[39;49m\u001b[43madd_clock\u001b[49m\u001b[43m(\u001b[49m\u001b[43mPeriod\u001b[49m\u001b[43m(\u001b[49m\u001b[43mMHz\u001b[49m\u001b[38;5;241;43m=\u001b[39;49m\u001b[38;5;241;43m1\u001b[39;49m\u001b[43m)\u001b[49m\u001b[43m)\u001b[49m\n\u001b[1;32m      5\u001b[0m sim\u001b[38;5;241m.\u001b[39madd_process(\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mtest\u001b[39m\u001b[38;5;124m\"\u001b[39m, [dut\u001b[38;5;241m.\u001b[39ma\u001b[38;5;241m.\u001b[39meq(\u001b[38;5;241m1\u001b[39m), dut\u001b[38;5;241m.\u001b[39mb\u001b[38;5;241m.\u001b[39meq(\u001b[38;5;241m2\u001b[39m)])\n\u001b[1;32m      6\u001b[0m sim\u001b[38;5;241m.\u001b[39mrun()\n",
      "File \u001b[0;32m~/philzook58.github.io/.venv/lib/python3.12/site-packages/amaranth/sim/core.py:117\u001b[0m, in \u001b[0;36mSimulator.add_clock\u001b[0;34m(self, period, phase, domain, if_exists)\u001b[0m\n\u001b[1;32m    115\u001b[0m     \u001b[38;5;28;01mreturn\u001b[39;00m\n\u001b[1;32m    116\u001b[0m \u001b[38;5;28;01melse\u001b[39;00m:\n\u001b[0;32m--> 117\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m \u001b[38;5;167;01mNameError\u001b[39;00m(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mDomain \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mdomain\u001b[38;5;132;01m!r}\u001b[39;00m\u001b[38;5;124m is not present in simulation\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n\u001b[1;32m    118\u001b[0m \u001b[38;5;28;01mif\u001b[39;00m domain \u001b[38;5;129;01min\u001b[39;00m \u001b[38;5;28mself\u001b[39m\u001b[38;5;241m.\u001b[39m_clocked:\n\u001b[1;32m    119\u001b[0m     \u001b[38;5;28;01mraise\u001b[39;00m DriverConflict(\u001b[38;5;124mf\u001b[39m\u001b[38;5;124m\"\u001b[39m\u001b[38;5;124mDomain \u001b[39m\u001b[38;5;132;01m{\u001b[39;00mdomain\u001b[38;5;241m.\u001b[39mname\u001b[38;5;132;01m!r}\u001b[39;00m\u001b[38;5;124m already has a clock driving it\u001b[39m\u001b[38;5;124m\"\u001b[39m)\n",
      "\u001b[0;31mNameError\u001b[0m: Domain 'sync' is not present in simulation"
     ]
    }
   ],
   "source": [
    "from amaranth.sim import Simulator\n",
    "dut = SimpleALU()\n",
    "sim = Simulator(dut)\n",
    "sim.add_clock(Period(MHz=1))\n",
    "sim.add_process(\"test\", [dut.a.eq(1), dut.b.eq(2)])\n",
    "sim.run()"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "philzook58.github.io",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.12.3"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
