<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">verilator-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 10 (means success: 0)
should_fail: 1
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: simulation
mode: simulation
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2809288.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2809288.v</a>
defines: 
time_elapsed: 0.780s
ram usage: 32512 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp_9xfwj7a/scr.sh --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2809288.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2809288.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PA0205] <a href="../../../../third_party/tests/ivtest/ivltests/pr2809288.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2809288.v:1</a>: No timescale set for &#34;top&#34;.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2809288.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2809288.v:1</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr2809288.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2809288.v:5</a>: Compile generate block &#34;work@top.U[0]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr2809288.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2809288.v:5</a>: Compile generate block &#34;work@top.U[1]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr2809288.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2809288.v:5</a>: Compile generate block &#34;work@top.U[2]&#34;.

[INF:CP0335] <a href="../../../../third_party/tests/ivtest/ivltests/pr2809288.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2809288.v:5</a>: Compile generate block &#34;work@top.U[3]&#34;.

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr2809288.v.html#l-1" target="file-frame">third_party/tests/ivtest/ivltests/pr2809288.v:1</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 1
[   NOTE] : 5
+ verilator-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
design: (work@top), id:38
|vpiName:work@top
|uhdmallPackages:
\_package: builtin, id:39, parent:work@top
  |vpiDefName:builtin
  |vpiFullName:builtin
|uhdmallClasses:
\_class_defn: (builtin::array), id:40
  |vpiName:builtin::array
  |vpiFullName:builtin.builtin::array
|uhdmallClasses:
\_class_defn: (builtin::queue), id:41
  |vpiName:builtin::queue
  |vpiFullName:builtin.builtin::queue
|uhdmallClasses:
\_class_defn: (builtin::string), id:42
  |vpiName:builtin::string
  |vpiFullName:builtin.builtin::string
|uhdmallClasses:
\_class_defn: (builtin::system), id:43
  |vpiName:builtin::system
  |vpiFullName:builtin.builtin::system
|uhdmallModules:
\_module: work@top, id:44, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2809288.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2809288.v</a>, line:1, parent:work@top
  |vpiDefName:work@top
  |vpiFullName:work@top
  |vpiProcess:
  \_initial: , id:0
    |vpiStmt:
    \_sys_func_call: ($display), id:1, line:10
      |vpiName:$display
      |vpiArgument:
      \_constant: , id:2, line:10
        |vpiConstType:6
        |vpiSize:8
        |STRING:&#34;FAILED&#34;
  |vpiNet:
  \_logic_net: (i), id:45, line:2
    |vpiName:i
    |vpiFullName:work@top.i
|uhdmtopModules:
\_module: work@top (work@top), id:46, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2809288.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2809288.v</a>, line:1
  |vpiDefName:work@top
  |vpiName:work@top
  |vpiGenScopeArray:
  \_gen_scope_array: (U[0]), id:47, line:5, parent:work@top
    |vpiName:U[0]
    |vpiFullName:work@top.U[0]
    |vpiGenScope:
    \_gen_scope: , id:48, parent:U[0]
      |vpiFullName:work@top.U[0]
      |vpiRegArray:
      \_array_var: , id:8
        |vpiReg:
        \_logic_var: (a), id:12, line:6
          |vpiName:a
          |vpiRange:
          \_range: , id:11
            |vpiLeftRange:
            \_constant: , id:9
              |INT:1
            |vpiRightRange:
            \_constant: , id:10
              |INT:0
          |vpiExpr:
          \_constant: , id:13, line:6
            |INT:0
      |vpiParameter:
      \_parameter: (i), id:49, line:5
        |vpiName:i
        |INT:0
  |vpiGenScopeArray:
  \_gen_scope_array: (U[1]), id:50, line:5, parent:work@top
    |vpiName:U[1]
    |vpiFullName:work@top.U[1]
    |vpiGenScope:
    \_gen_scope: , id:51, parent:U[1]
      |vpiFullName:work@top.U[1]
      |vpiRegArray:
      \_array_var: , id:16
        |vpiReg:
        \_logic_var: (a), id:20, line:6
          |vpiName:a
          |vpiRange:
          \_range: , id:19
            |vpiLeftRange:
            \_constant: , id:17
              |INT:1
            |vpiRightRange:
            \_constant: , id:18
              |INT:0
          |vpiExpr:
          \_constant: , id:21, line:6
            |INT:1
      |vpiParameter:
      \_parameter: (i), id:52, line:5
        |vpiName:i
        |INT:1
  |vpiGenScopeArray:
  \_gen_scope_array: (U[2]), id:53, line:5, parent:work@top
    |vpiName:U[2]
    |vpiFullName:work@top.U[2]
    |vpiGenScope:
    \_gen_scope: , id:54, parent:U[2]
      |vpiFullName:work@top.U[2]
      |vpiRegArray:
      \_array_var: , id:24
        |vpiReg:
        \_logic_var: (a), id:28, line:6
          |vpiName:a
          |vpiRange:
          \_range: , id:27
            |vpiLeftRange:
            \_constant: , id:25
              |INT:1
            |vpiRightRange:
            \_constant: , id:26
              |INT:0
          |vpiExpr:
          \_constant: , id:29, line:6
            |INT:2
      |vpiParameter:
      \_parameter: (i), id:55, line:5
        |vpiName:i
        |INT:2
  |vpiGenScopeArray:
  \_gen_scope_array: (U[3]), id:56, line:5, parent:work@top
    |vpiName:U[3]
    |vpiFullName:work@top.U[3]
    |vpiGenScope:
    \_gen_scope: , id:57, parent:U[3]
      |vpiFullName:work@top.U[3]
      |vpiRegArray:
      \_array_var: , id:32
        |vpiReg:
        \_logic_var: (a), id:36, line:6
          |vpiName:a
          |vpiRange:
          \_range: , id:35
            |vpiLeftRange:
            \_constant: , id:33
              |INT:1
            |vpiRightRange:
            \_constant: , id:34
              |INT:0
          |vpiExpr:
          \_constant: , id:37, line:6
            |INT:3
      |vpiParameter:
      \_parameter: (i), id:58, line:5
        |vpiName:i
        |INT:3
  |vpiRegArray:
  \_array_var: , id:3
    |vpiReg:
    \_logic_var: (i), id:4, line:2
      |vpiName:i
      |vpiExpr:
      \_constant: , id:5, line:2
        |vpiConstType:7
        |vpiSize:32
        |INT:0

Object: work_top of type 32 @ 1
Object:  of type 24 @ 0
Object: $display of type 56 @ 10
Object:  of type 7 @ 10
%Error: 	! Encountered unhandled SysFuncCall: $display
Object: builtin of type 600 @ 0
Object: work_top of type 32 @ 1
%Error: Exiting due to 1 error(s)
%Error: Command Failed /home/kbuilder/miniconda/envs/sv-test-env/bin/verilator_bin-uhdm --uhdm-ast -cc slpp_all/surelog.uhdm -Wno-fatal -Wno-UNOPTFLAT -Wno-BLKANDNBLK --top-module work_top --Mdir vbuild --prefix Vtop --exe -o vmain vmain.cpp
+ exit 10

</pre>
</body>