=== Compilation ===
Command: iverilog -Wall -Winfloop -Wno-timescale -g2012 -s tb -o results\llama3.2_3b_0shot_temp0.0\Prob033_ece241_2014_q1c/Prob033_ece241_2014_q1c_sample01 results\llama3.2_3b_0shot_temp0.0\Prob033_ece241_2014_q1c/Prob033_ece241_2014_q1c_sample01.sv dataset_code-complete-iccad2023/Prob033_ece241_2014_q1c_test.sv dataset_code-complete-iccad2023/Prob033_ece241_2014_q1c_ref.sv
Return code: 0

--- stdout ---


--- stderr ---


=== Test Execution (FIXED) ===
Command: vvp results\llama3.2_3b_0shot_temp0.0\Prob033_ece241_2014_q1c/Prob033_ece241_2014_q1c_sample01
Return code: 0

--- stdout ---
VCD info: dumpfile wave.vcd opened for output.
Hint: Output 's' has 116 mismatches. First mismatch occurred at time 5.
Hint: Output 'overflow' has 44 mismatches. First mismatch occurred at time 40.
Hint: Total mismatched samples is 116 out of 116 samples

Simulation finished at 580 ps
Mismatches: 116 in 116 samples


--- stderr ---
