// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
// Date        : Thu Jul  8 17:59:47 2021
// Host        : PHYS-XUEYEHU10 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top vio_0 -prefix
//               vio_0_ vio_0_stub.v
// Design      : vio_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7k325tffg900-2
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* X_CORE_INFO = "vio,Vivado 2019.2" *)
module vio_0(clk, probe_in0, probe_in1, probe_in2, probe_in3, 
  probe_in4, probe_in5, probe_in6, probe_in7, probe_in8, probe_in9, probe_in10, probe_in11, 
  probe_in12, probe_in13, probe_in14, probe_in15, probe_in16, probe_in17, probe_in18, probe_in19, 
  probe_in20, probe_in21, probe_in22, probe_in23, probe_in24, probe_in25, probe_in26, probe_in27, 
  probe_in28, probe_in29, probe_in30, probe_in31, probe_in32, probe_in33, probe_in34, probe_in35, 
  probe_in36, probe_in37, probe_in38, probe_in39, probe_in40, probe_in41, probe_in42, probe_in43, 
  probe_in44, probe_in45, probe_in46, probe_out0, probe_out1, probe_out2, probe_out3, probe_out4, 
  probe_out5, probe_out6, probe_out7, probe_out8, probe_out9, probe_out10)
/* synthesis syn_black_box black_box_pad_pin="clk,probe_in0[23:0],probe_in1[23:0],probe_in2[23:0],probe_in3[23:0],probe_in4[23:0],probe_in5[23:0],probe_in6[23:0],probe_in7[23:0],probe_in8[23:0],probe_in9[23:0],probe_in10[23:0],probe_in11[23:0],probe_in12[23:0],probe_in13[23:0],probe_in14[23:0],probe_in15[23:0],probe_in16[23:0],probe_in17[23:0],probe_in18[23:0],probe_in19[23:0],probe_in20[23:0],probe_in21[23:0],probe_in22[23:0],probe_in23[23:0],probe_in24[23:0],probe_in25[23:0],probe_in26[23:0],probe_in27[23:0],probe_in28[23:0],probe_in29[23:0],probe_in30[23:0],probe_in31[23:0],probe_in32[23:0],probe_in33[23:0],probe_in34[23:0],probe_in35[23:0],probe_in36[23:0],probe_in37[23:0],probe_in38[23:0],probe_in39[23:0],probe_in40[23:0],probe_in41[23:0],probe_in42[23:0],probe_in43[0:0],probe_in44[2:0],probe_in45[0:0],probe_in46[0:0],probe_out0[0:0],probe_out1[5:0],probe_out2[17:0],probe_out3[10:0],probe_out4[17:0],probe_out5[5:0],probe_out6[0:0],probe_out7[17:0],probe_out8[0:0],probe_out9[0:0],probe_out10[0:0]" */;
  input clk;
  input [23:0]probe_in0;
  input [23:0]probe_in1;
  input [23:0]probe_in2;
  input [23:0]probe_in3;
  input [23:0]probe_in4;
  input [23:0]probe_in5;
  input [23:0]probe_in6;
  input [23:0]probe_in7;
  input [23:0]probe_in8;
  input [23:0]probe_in9;
  input [23:0]probe_in10;
  input [23:0]probe_in11;
  input [23:0]probe_in12;
  input [23:0]probe_in13;
  input [23:0]probe_in14;
  input [23:0]probe_in15;
  input [23:0]probe_in16;
  input [23:0]probe_in17;
  input [23:0]probe_in18;
  input [23:0]probe_in19;
  input [23:0]probe_in20;
  input [23:0]probe_in21;
  input [23:0]probe_in22;
  input [23:0]probe_in23;
  input [23:0]probe_in24;
  input [23:0]probe_in25;
  input [23:0]probe_in26;
  input [23:0]probe_in27;
  input [23:0]probe_in28;
  input [23:0]probe_in29;
  input [23:0]probe_in30;
  input [23:0]probe_in31;
  input [23:0]probe_in32;
  input [23:0]probe_in33;
  input [23:0]probe_in34;
  input [23:0]probe_in35;
  input [23:0]probe_in36;
  input [23:0]probe_in37;
  input [23:0]probe_in38;
  input [23:0]probe_in39;
  input [23:0]probe_in40;
  input [23:0]probe_in41;
  input [23:0]probe_in42;
  input [0:0]probe_in43;
  input [2:0]probe_in44;
  input [0:0]probe_in45;
  input [0:0]probe_in46;
  output [0:0]probe_out0;
  output [5:0]probe_out1;
  output [17:0]probe_out2;
  output [10:0]probe_out3;
  output [17:0]probe_out4;
  output [5:0]probe_out5;
  output [0:0]probe_out6;
  output [17:0]probe_out7;
  output [0:0]probe_out8;
  output [0:0]probe_out9;
  output [0:0]probe_out10;
endmodule
