{
  "module_name": "bios_parser_types.h",
  "hash_id": "034083cb16979cc2c2736bf16c4893aeea47fe807617ec2406faf02f7e47fa72",
  "original_prompt": "Ingested from linux-6.6.14/drivers/gpu/drm/amd/display/include/bios_parser_types.h",
  "human_readable_source": " \n\n#ifndef __DAL_BIOS_PARSER_TYPES_H__\n\n#define __DAL_BIOS_PARSER_TYPES_H__\n\n#include \"dm_services.h\"\n#include \"include/signal_types.h\"\n#include \"include/grph_object_ctrl_defs.h\"\n#include \"include/gpio_types.h\"\n#include \"include/link_service_types.h\"\n\n \nenum as_signal_type {\n\tAS_SIGNAL_TYPE_NONE = 0L,  \n\tAS_SIGNAL_TYPE_DVI,\n\tAS_SIGNAL_TYPE_HDMI,\n\tAS_SIGNAL_TYPE_LVDS,\n\tAS_SIGNAL_TYPE_DISPLAY_PORT,\n\tAS_SIGNAL_TYPE_GPU_PLL,\n\tAS_SIGNAL_TYPE_XGMI,\n\tAS_SIGNAL_TYPE_UNKNOWN\n};\n\nenum bp_result {\n\tBP_RESULT_OK = 0,  \n\tBP_RESULT_BADINPUT,  \n\tBP_RESULT_BADBIOSTABLE,  \n\tBP_RESULT_UNSUPPORTED,  \n\tBP_RESULT_NORECORD,  \n\tBP_RESULT_FAILURE\n};\n\nenum bp_encoder_control_action {\n\t \n\tENCODER_CONTROL_DISABLE = 0,\n\tENCODER_CONTROL_ENABLE,\n\tENCODER_CONTROL_SETUP,\n\tENCODER_CONTROL_INIT\n};\n\nenum bp_transmitter_control_action {\n\t \n\tTRANSMITTER_CONTROL_DISABLE = 0,\n\tTRANSMITTER_CONTROL_ENABLE,\n\tTRANSMITTER_CONTROL_BACKLIGHT_OFF,\n\tTRANSMITTER_CONTROL_BACKLIGHT_ON,\n\tTRANSMITTER_CONTROL_BACKLIGHT_BRIGHTNESS,\n\tTRANSMITTER_CONTROL_LCD_SETF_TEST_START,\n\tTRANSMITTER_CONTROL_LCD_SELF_TEST_STOP,\n\tTRANSMITTER_CONTROL_INIT,\n\tTRANSMITTER_CONTROL_DEACTIVATE,\n\tTRANSMITTER_CONTROL_ACTIAVATE,\n\tTRANSMITTER_CONTROL_SETUP,\n\tTRANSMITTER_CONTROL_SET_VOLTAGE_AND_PREEMPASIS,\n\t \n\tTRANSMITTER_CONTROL_POWER_ON,\n\t \n\tTRANSMITTER_CONTROL_POWER_OFF\n};\n\nenum bp_external_encoder_control_action {\n\tEXTERNAL_ENCODER_CONTROL_DISABLE = 0,\n\tEXTERNAL_ENCODER_CONTROL_ENABLE = 1,\n\tEXTERNAL_ENCODER_CONTROL_INIT = 0x7,\n\tEXTERNAL_ENCODER_CONTROL_SETUP = 0xf,\n\tEXTERNAL_ENCODER_CONTROL_UNBLANK = 0x10,\n\tEXTERNAL_ENCODER_CONTROL_BLANK = 0x11,\n};\n\nenum bp_pipe_control_action {\n\tASIC_PIPE_DISABLE = 0,\n\tASIC_PIPE_ENABLE,\n\tASIC_PIPE_INIT\n};\n\nenum bp_lvtma_control_action {\n\tLVTMA_CONTROL_LCD_BLOFF = 2,\n\tLVTMA_CONTROL_LCD_BLON = 3,\n\tLVTMA_CONTROL_POWER_ON = 12,\n\tLVTMA_CONTROL_POWER_OFF = 13\n};\n\nstruct bp_encoder_control {\n\tenum bp_encoder_control_action action;\n\tenum engine_id engine_id;\n\tenum transmitter transmitter;\n\tenum signal_type signal;\n\tenum dc_lane_count lanes_number;\n\tenum dc_color_depth color_depth;\n\tbool enable_dp_audio;\n\tuint32_t pixel_clock;  \n};\n\nstruct bp_external_encoder_control {\n\tenum bp_external_encoder_control_action action;\n\tenum engine_id engine_id;\n\tenum dc_link_rate link_rate;\n\tenum dc_lane_count lanes_number;\n\tenum signal_type signal;\n\tenum dc_color_depth color_depth;\n\tbool coherent;\n\tstruct graphics_object_id encoder_id;\n\tstruct graphics_object_id connector_obj_id;\n\tuint32_t pixel_clock;  \n};\n\nstruct bp_crtc_source_select {\n\tenum engine_id engine_id;\n\tenum controller_id controller_id;\n\t \n\tenum signal_type signal;\n\t \n\tenum signal_type sink_signal;\n\tenum display_output_bit_depth display_output_bit_depth;\n\tbool enable_dp_audio;\n};\n\nstruct bp_transmitter_control {\n\tenum bp_transmitter_control_action action;\n\tenum engine_id engine_id;\n\tenum transmitter transmitter;  \n\tenum dc_lane_count lanes_number;\n\tenum clock_source_id pll_id;  \n\tenum signal_type signal;\n\tenum dc_color_depth color_depth;  \n\tenum hpd_source_id hpd_sel;  \n\tenum tx_ffe_id txffe_sel;  \n\tenum engine_id hpo_engine_id;  \n\tstruct graphics_object_id connector_obj_id;\n\t \n\tuint32_t pixel_clock;\n\tuint32_t lane_select;\n\tuint32_t lane_settings;\n\tbool coherent;\n\tbool multi_path;\n\tbool single_pll_mode;\n};\n\nstruct bp_hw_crtc_timing_parameters {\n\tenum controller_id controller_id;\n\t \n\tuint32_t h_total;\n\tuint32_t h_addressable;\n\tuint32_t h_overscan_left;\n\tuint32_t h_overscan_right;\n\tuint32_t h_sync_start;\n\tuint32_t h_sync_width;\n\n\t \n\tuint32_t v_total;\n\tuint32_t v_addressable;\n\tuint32_t v_overscan_top;\n\tuint32_t v_overscan_bottom;\n\tuint32_t v_sync_start;\n\tuint32_t v_sync_width;\n\n\tstruct timing_flags {\n\t\tuint32_t INTERLACE:1;\n\t\tuint32_t PIXEL_REPETITION:4;\n\t\tuint32_t HSYNC_POSITIVE_POLARITY:1;\n\t\tuint32_t VSYNC_POSITIVE_POLARITY:1;\n\t\tuint32_t HORZ_COUNT_BY_TWO:1;\n\t} flags;\n};\n\nstruct bp_adjust_pixel_clock_parameters {\n\t \n\tenum signal_type signal_type;\n\t \n\tstruct graphics_object_id encoder_object_id;\n\t \n\tuint32_t pixel_clock;\n\t \n\tuint32_t adjusted_pixel_clock;\n\t \n\tuint32_t reference_divider;\n\t \n\tuint32_t pixel_clock_post_divider;\n\t \n\tbool ss_enable;\n};\n\nstruct bp_pixel_clock_parameters {\n\tenum controller_id controller_id;  \n\tenum clock_source_id pll_id;  \n\t \n\tenum signal_type signal_type;\n\t \n\tuint32_t target_pixel_clock_100hz;\n\t \n\tuint32_t reference_divider;\n\t \n\tuint32_t feedback_divider;\n\t \n\tuint32_t fractional_feedback_divider;\n\t \n\tuint32_t pixel_clock_post_divider;\n\tstruct graphics_object_id encoder_object_id;  \n\t \n\tuint32_t dfs_bypass_display_clock;\n\t \n\tenum transmitter_color_depth color_depth;\n\n\tstruct program_pixel_clock_flags {\n\t\tuint32_t FORCE_PROGRAMMING_OF_PLL:1;\n\t\t \n\t\tuint32_t USE_E_CLOCK_AS_SOURCE_FOR_D_CLOCK:1;\n\t\t \n\t\tuint32_t SET_EXTERNAL_REF_DIV_SRC:1;\n\t\t \n\t\tuint32_t SET_DISPCLK_DFS_BYPASS:1;\n\t\t \n\t\tuint32_t PROGRAM_PHY_PLL_ONLY:1;\n\t\t \n\t\tuint32_t SUPPORT_YUV_420:1;\n\t\t \n\t\tuint32_t SET_XTALIN_REF_SRC:1;\n\t\t \n\t\tuint32_t SET_GENLOCK_REF_DIV_SRC:1;\n\t} flags;\n};\n\nenum bp_dce_clock_type {\n\tDCECLOCK_TYPE_DISPLAY_CLOCK = 0,\n\tDCECLOCK_TYPE_DPREFCLK      = 1\n};\n\n \nstruct bp_set_dce_clock_parameters {\n\tenum clock_source_id pll_id;  \n\t \n\tuint32_t target_clock_frequency;\n\t \n\tenum bp_dce_clock_type clock_type;\n\n\tstruct set_dce_clock_flags {\n\t\tuint32_t USE_GENERICA_AS_SOURCE_FOR_DPREFCLK:1;\n\t\t \n\t\tuint32_t USE_XTALIN_AS_SOURCE_FOR_DPREFCLK:1;\n\t\t \n\t\tuint32_t USE_PCIE_AS_SOURCE_FOR_DPREFCLK:1;\n\t\t \n\t\tuint32_t USE_GENLOCK_AS_SOURCE_FOR_DPREFCLK:1;\n\t} flags;\n};\n\nstruct spread_spectrum_flags {\n\t \n\tuint32_t CENTER_SPREAD:1;\n\t \n\tuint32_t EXTERNAL_SS:1;\n\t \n\tuint32_t DS_TYPE:1;\n};\n\nstruct bp_spread_spectrum_parameters {\n\tenum clock_source_id pll_id;\n\tuint32_t percentage;\n\tuint32_t ds_frac_amount;\n\n\tunion {\n\t\tstruct {\n\t\t\tuint32_t step;\n\t\t\tuint32_t delay;\n\t\t\tuint32_t range;  \n\t\t} ver1;\n\t\tstruct {\n\t\t\tuint32_t feedback_amount;\n\t\t\tuint32_t nfrac_amount;\n\t\t\tuint32_t ds_frac_size;\n\t\t} ds;\n\t};\n\n\tstruct spread_spectrum_flags flags;\n};\n\nstruct bp_disp_connector_caps_info {\n\tuint32_t INTERNAL_DISPLAY    : 1;\n\tuint32_t INTERNAL_DISPLAY_BL : 1;\n};\n\nstruct bp_encoder_cap_info {\n\tuint32_t DP_HBR2_CAP:1;\n\tuint32_t DP_HBR2_EN:1;\n\tuint32_t DP_HBR3_EN:1;\n\tuint32_t HDMI_6GB_EN:1;\n\tuint32_t IS_DP2_CAPABLE:1;\n\tuint32_t DP_UHBR10_EN:1;\n\tuint32_t DP_UHBR13_5_EN:1;\n\tuint32_t DP_UHBR20_EN:1;\n\tuint32_t DP_IS_USB_C:1;\n\tuint32_t RESERVED:27;\n};\n\nstruct bp_soc_bb_info {\n\tuint32_t dram_clock_change_latency_100ns;\n\tuint32_t dram_sr_exit_latency_100ns;\n\tuint32_t dram_sr_enter_exit_latency_100ns;\n};\n\nstruct bp_connector_speed_cap_info {\n\tuint32_t DP_HBR2_EN:1;\n\tuint32_t DP_HBR3_EN:1;\n\tuint32_t HDMI_6GB_EN:1;\n\tuint32_t DP_UHBR10_EN:1;\n\tuint32_t DP_UHBR13_5_EN:1;\n\tuint32_t DP_UHBR20_EN:1;\n\tuint32_t DP_IS_USB_C:1;\n\tuint32_t RESERVED:28;\n};\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}