; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-i64:64-i128:128-v16:16-v32:32-n16:32:64"

@global_smem = external addrspace(3) global [0 x i8], align 16

define void @triton_per_fused_abs_mean_mul_sub_0(ptr addrspace(1) %0, ptr addrspace(1) %1, ptr addrspace(1) %2, ptr addrspace(1) %3, i32 %4) local_unnamed_addr !dbg !7 {
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !10
  %7 = and i32 %6, 31, !dbg !10
  %8 = lshr i32 %6, 5, !dbg !10
  %9 = shl i32 %6, 2, !dbg !10
  %10 = and i32 %9, 252, !dbg !10
  %11 = zext nneg i32 %10 to i64, !dbg !11
  %12 = getelementptr float, ptr addrspace(1) %1, i64 %11, !dbg !11
  %13 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %12, i1 true) #4, !dbg !12
  %14 = extractvalue { i32, i32, i32, i32 } %13, 0, !dbg !12
  %15 = extractvalue { i32, i32, i32, i32 } %13, 1, !dbg !12
  %16 = extractvalue { i32, i32, i32, i32 } %13, 2, !dbg !12
  %17 = extractvalue { i32, i32, i32, i32 } %13, 3, !dbg !12
  %18 = bitcast i32 %16 to float, !dbg !12
  %19 = bitcast i32 %17 to float, !dbg !12
  %20 = getelementptr float, ptr addrspace(1) %2, i64 %11, !dbg !13
  %21 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %20, i1 true) #4, !dbg !14
  %22 = extractvalue { i32, i32, i32, i32 } %21, 0, !dbg !14
  %23 = extractvalue { i32, i32, i32, i32 } %21, 1, !dbg !14
  %24 = extractvalue { i32, i32, i32, i32 } %21, 2, !dbg !14
  %25 = extractvalue { i32, i32, i32, i32 } %21, 3, !dbg !14
  %26 = bitcast i32 %24 to float, !dbg !14
  %27 = bitcast i32 %25 to float, !dbg !14
  %28 = getelementptr float, ptr addrspace(1) %3, i64 %11, !dbg !15
  %29 = tail call { i32, i32, i32, i32 } asm sideeffect "mov.u32 $0, 0x0;\0A\09mov.u32 $1, 0x0;\0A\09mov.u32 $2, 0x0;\0A\09mov.u32 $3, 0x0;\0A\09@$5 ld.global.v4.b32 { $0, $1, $2, $3 }, [ $4 + 0 ];", "=r,=r,=r,=r,l,b"(ptr addrspace(1) %28, i1 true) #4, !dbg !16
  %30 = extractvalue { i32, i32, i32, i32 } %29, 0, !dbg !16
  %31 = extractvalue { i32, i32, i32, i32 } %29, 1, !dbg !16
  %32 = extractvalue { i32, i32, i32, i32 } %29, 2, !dbg !16
  %33 = extractvalue { i32, i32, i32, i32 } %29, 3, !dbg !16
  %34 = bitcast i32 %32 to float, !dbg !16
  %35 = bitcast i32 %33 to float, !dbg !16
  %36 = fmul float %18, %26, !dbg !17
  %37 = fmul float %19, %27, !dbg !17
  %38 = fmul float %26, %34, !dbg !18
  %39 = fmul float %27, %35, !dbg !18
  %40 = fsub float %36, %38, !dbg !19
  %41 = fsub float %37, %39, !dbg !19
  %42 = insertelement <2 x i32> poison, i32 %14, i64 0, !dbg !12
  %43 = insertelement <2 x i32> %42, i32 %15, i64 1, !dbg !12
  %44 = bitcast <2 x i32> %43 to <2 x float>, !dbg !12
  %45 = insertelement <2 x i32> poison, i32 %22, i64 0, !dbg !14
  %46 = insertelement <2 x i32> %45, i32 %23, i64 1, !dbg !14
  %47 = bitcast <2 x i32> %46 to <2 x float>, !dbg !14
  %48 = insertelement <2 x i32> poison, i32 %30, i64 0, !dbg !16
  %49 = insertelement <2 x i32> %48, i32 %31, i64 1, !dbg !16
  %50 = bitcast <2 x i32> %49 to <2 x float>, !dbg !16
  %51 = fmul <2 x float> %44, %47, !dbg !17
  %52 = fmul <2 x float> %47, %50, !dbg !18
  %53 = fsub <2 x float> %51, %52, !dbg !19
  %54 = tail call <2 x float> @llvm.fabs.v2f32(<2 x float> %53), !dbg !20
  %55 = tail call float @llvm.fabs.f32(float %40), !dbg !20
  %56 = tail call float @llvm.fabs.f32(float %41), !dbg !20
  %shift = shufflevector <2 x float> %54, <2 x float> poison, <2 x i32> <i32 1, i32 poison>, !dbg !21
  %57 = fadd <2 x float> %54, %shift, !dbg !21
  %58 = extractelement <2 x float> %57, i64 0, !dbg !21
  %59 = fadd float %55, %58, !dbg !21
  %60 = fadd float %56, %59, !dbg !21
  %61 = bitcast float %60 to i32, !dbg !26
  %62 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %61, i32 16, i32 31), !dbg !26
  %63 = bitcast i32 %62 to float, !dbg !26
  %64 = fadd float %60, %63, !dbg !21
  %65 = bitcast float %64 to i32, !dbg !26
  %66 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %65, i32 8, i32 31), !dbg !26
  %67 = bitcast i32 %66 to float, !dbg !26
  %68 = fadd float %64, %67, !dbg !21
  %69 = bitcast float %68 to i32, !dbg !26
  %70 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %69, i32 4, i32 31), !dbg !26
  %71 = bitcast i32 %70 to float, !dbg !26
  %72 = fadd float %68, %71, !dbg !21
  %73 = bitcast float %72 to i32, !dbg !26
  %74 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %73, i32 2, i32 31), !dbg !26
  %75 = bitcast i32 %74 to float, !dbg !26
  %76 = fadd float %72, %75, !dbg !21
  %77 = bitcast float %76 to i32, !dbg !26
  %78 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %77, i32 1, i32 31), !dbg !26
  %79 = bitcast i32 %78 to float, !dbg !26
  %80 = fadd float %76, %79, !dbg !21
  %81 = icmp eq i32 %7, 0, !dbg !26
  %82 = and i32 %8, 1, !dbg !26
  %83 = zext nneg i32 %82 to i64, !dbg !26
  %84 = getelementptr float, ptr addrspace(3) @global_smem, i64 %83, !dbg !26
  %85 = bitcast float %80 to <1 x i32>, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %84, <1 x i32> %85, i1 %81) #4, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %86 = icmp slt i32 %6, 2, !dbg !26
  %87 = sext i32 %6 to i64, !dbg !26
  %88 = getelementptr float, ptr addrspace(3) @global_smem, i64 %87, !dbg !26
  %89 = tail call i32 asm sideeffect "@$2 ld.shared.b32 $0, [ $1 + 0 ];", "=r,r,b"(ptr addrspace(3) %88, i1 %86) #4, !dbg !26
  %90 = bitcast i32 %89 to float, !dbg !26
  %91 = tail call i32 @llvm.nvvm.shfl.sync.bfly.i32(i32 -1, i32 %89, i32 1, i32 31), !dbg !26
  %92 = bitcast i32 %91 to float, !dbg !26
  %93 = fadd float %90, %92, !dbg !21
  %94 = and i32 %6, 1, !dbg !26
  %95 = icmp eq i32 %94, 0, !dbg !26
  %96 = and i1 %86, %95, !dbg !26
  %97 = bitcast float %93 to <1 x i32>, !dbg !26
  tail call void asm sideeffect "@$2 st.shared.b32 [ $0 + 0 ], $1;", "r,r,b"(ptr addrspace(3) %88, <1 x i32> %97, i1 %96) #4, !dbg !26
  tail call void @llvm.nvvm.barrier0(), !dbg !26
  %98 = load float, ptr addrspace(3) @global_smem, align 16, !dbg !26
  %99 = fadd float %98, 0.000000e+00, !dbg !27
  %100 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %99, float 2.560000e+02) #4, !dbg !31
  tail call void @llvm.nvvm.barrier0(), !dbg !32
  %urem = and i32 %6, 63, !dbg !33
  %101 = icmp eq i32 %urem, 0, !dbg !33
  %102 = bitcast float %100 to i32, !dbg !33
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %102, ptr addrspace(1) %0, i1 %101) #4, !dbg !33
  ret void, !dbg !34
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare float @llvm.fabs.f32(float) #0

; Function Attrs: convergent nocallback nounwind memory(inaccessiblemem: readwrite)
declare i32 @llvm.nvvm.shfl.sync.bfly.i32(i32, i32, i32, i32) #1

; Function Attrs: convergent nocallback nounwind
declare void @llvm.nvvm.barrier0() #2

; Function Attrs: nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare <2 x float> @llvm.fabs.v2f32(<2 x float>) #3

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { convergent nocallback nounwind memory(inaccessiblemem: readwrite) }
attributes #2 = { convergent nocallback nounwind }
attributes #3 = { nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #4 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "c7albkcinswrrouvic4dhvuxuuzl4umgp2vc5nxhf4d7lcecclwt.py", directory: "inductor_cache/7a")
!4 = !{ptr @triton_per_fused_abs_mean_mul_sub_0, !"kernel", i32 1}
!5 = !{ptr @triton_per_fused_abs_mean_mul_sub_0, !"reqntidx", i32 64}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_per_fused_abs_mean_mul_sub_0", linkageName: "triton_per_fused_abs_mean_mul_sub_0", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 27, column: 26, scope: !7)
!11 = !DILocation(line: 31, column: 30, scope: !7)
!12 = !DILocation(line: 31, column: 35, scope: !7)
!13 = !DILocation(line: 32, column: 30, scope: !7)
!14 = !DILocation(line: 32, column: 35, scope: !7)
!15 = !DILocation(line: 33, column: 30, scope: !7)
!16 = !DILocation(line: 33, column: 35, scope: !7)
!17 = !DILocation(line: 34, column: 18, scope: !7)
!18 = !DILocation(line: 35, column: 18, scope: !7)
!19 = !DILocation(line: 36, column: 18, scope: !7)
!20 = !DILocation(line: 37, column: 23, scope: !7)
!21 = !DILocation(line: 256, column: 15, scope: !22, inlinedAt: !25)
!22 = distinct !DILexicalBlockFile(scope: !24, file: !23, discriminator: 0)
!23 = !DIFile(filename: "standard.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language")
!24 = distinct !DILexicalBlockFile(scope: !7, file: !23, discriminator: 0)
!25 = !DILocation(line: 39, column: 57, scope: !7)
!26 = !DILocation(line: 267, column: 36, scope: !24, inlinedAt: !25)
!27 = !DILocation(line: 73, column: 15, scope: !28, inlinedAt: !30)
!28 = distinct !DILexicalBlockFile(scope: !7, file: !29, discriminator: 0)
!29 = !DIFile(filename: "triton_helpers.py", directory: "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime")
!30 = !DILocation(line: 39, column: 44, scope: !7)
!31 = !DILocation(line: 41, column: 19, scope: !7)
!32 = !DILocation(line: 42, column: 4, scope: !7)
!33 = !DILocation(line: 43, column: 63, scope: !7)
!34 = !DILocation(line: 43, column: 4, scope: !7)
