<annotationInfo>
<item  id="15" filename="src/otherModules/dramModel/dramModel.cpp" linenumber="87" name="tempExtCtrlWord_addr_1" contextFuncName="cmdAggregator" moduleName="cmdAggregator" rtlName="tempExtCtrlWord_addr_1_fu_79_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="16" filename="src/otherModules/dramModel/dramModel.cpp" linenumber="87" name="tempExtCtrlWord_coun_1" contextFuncName="cmdAggregator" moduleName="cmdAggregator" rtlName="tempExtCtrlWord_coun_1_reg_138" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="17" filename="src/otherModules/dramModel/dramModel.cpp" linenumber="88" name="tmp_3_1" contextFuncName="cmdAggregator" moduleName="cmdAggregator" rtlName="tmp_3_1_fu_107_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="24" filename="src/otherModules/dramModel/dramModel.cpp" linenumber="82" name="tempExtCtrlWord_addr" contextFuncName="cmdAggregator" moduleName="cmdAggregator" rtlName="tempExtCtrlWord_addr_fu_93_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="25" filename="src/otherModules/dramModel/dramModel.cpp" linenumber="82" name="tempExtCtrlWord_coun" contextFuncName="cmdAggregator" moduleName="cmdAggregator" rtlName="tempExtCtrlWord_coun_reg_148" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="26" filename="src/otherModules/dramModel/dramModel.cpp" linenumber="83" name="tmp_1" contextFuncName="cmdAggregator" moduleName="cmdAggregator" rtlName="tmp_1_fu_116_p4" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="24" filename="src/otherModules/dramModel/dramModel.h" linenumber="54" name="tmp_3" contextFuncName="operator=" moduleName="memAccess" rtlName="tmp_3_fu_180_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="26" filename="src/otherModules/dramModel/dramModel.h" linenumber="54" name="tmp_count_V_load_new" contextFuncName="operator=" moduleName="memAccess" rtlName="inputWord_count_V" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="28" filename="src/otherModules/dramModel/dramModel.h" linenumber="54" name="tmp_4" contextFuncName="operator=" moduleName="memAccess" rtlName="inputWord_rdOrWr_V" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="37" filename="src/otherModules/dramModel/dramModel.cpp" linenumber="54" name="tmp_6_i" contextFuncName="memAccess" moduleName="memAccess" rtlName="tmp_6_i_fu_226_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="41" filename="src/otherModules/dramModel/dramModel.cpp" linenumber="55" name="tmp_8_i" contextFuncName="memAccess" moduleName="memAccess" rtlName="grp_fu_128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="44" filename="src/otherModules/dramModel/dramModel.cpp" linenumber="59" name="tmp_5_i" contextFuncName="memAccess" moduleName="memAccess" rtlName="grp_fu_133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="46" filename="src/otherModules/dramModel/dramModel.cpp" linenumber="60" name="tmp_7_i" contextFuncName="memAccess" moduleName="memAccess" rtlName="grp_fu_144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="58" filename="src/otherModules/dramModel/dramModel.cpp" linenumber="64" name="tmp_9_i" contextFuncName="memAccess" moduleName="memAccess" rtlName="tmp_9_i_fu_231_p1" latency="0" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="62" filename="src/otherModules/dramModel/dramModel.cpp" linenumber="65" name="tmp_i" contextFuncName="memAccess" moduleName="memAccess" rtlName="grp_fu_128_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="11" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="65" filename="src/otherModules/dramModel/dramModel.cpp" linenumber="68" name="tmp_3_i" contextFuncName="memAccess" moduleName="memAccess" rtlName="grp_fu_133_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="15" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="67" filename="src/otherModules/dramModel/dramModel.cpp" linenumber="69" name="tmp_4_i" contextFuncName="memAccess" moduleName="memAccess" rtlName="grp_fu_144_p2" latency="0" BRAM="-1" DSP="-1" FF="0" LUT="19" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"&gt;&lt;\/item&gt;
<item  id="25" filename="src/otherModules/dramModel/dramModel.cpp" linenumber="116" name="" contextFuncName="dramModel" moduleName="dramModel" rtlName="memAccess_U0" latency="2" BRAM="-1" DSP="-1" FF="-1" LUT="-1" fileDirectory="/home/sameh/Research/Work/Designs/debugging/memcached/hls"><\/item>
</annotationInfo>
