

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_8_3_5_3_0_ap_fixed_16_6_5_3_0_config5_s'
================================================================
* Date:           Fri Apr 11 03:51:08 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  12.00 ns|  9.339 ns|     1.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        1|        1|  12.000 ns|  12.000 ns|    1|    1|      yes|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.17>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%p_read_14 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read4" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 3 'read' 'p_read_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_read_15 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 4 'read' 'p_read_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%p_read215 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read2" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 5 'read' 'p_read215' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%p_read114 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read1" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 6 'read' 'p_read114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_read13 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %p_read" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 7 'read' 'p_read13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%sext_ln841_12 = sext i8 %p_read215"   --->   Operation 8 'sext' 'sext_ln841_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (4.17ns)   --->   "%mul_ln841_1 = mul i14 %sext_ln841_12, i14 16358"   --->   Operation 9 'mul' 'mul_ln841_1' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 9.33>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%specpipeline_ln33 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 10 'specpipeline' 'specpipeline_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%specresourcelimit_ln33 = specresourcelimit void @_ssdm_op_SpecResourceLimit, i64 28, void @empty_4, void @empty_1, void @empty_1, void @empty_1" [firmware/nnet_utils/nnet_dense_latency.h:33]   --->   Operation 11 'specresourcelimit' 'specresourcelimit_ln33' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read13, i3 0"   --->   Operation 12 'bitconcatenate' 'shl_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln841 = sext i11 %shl_ln"   --->   Operation 13 'sext' 'sext_ln841' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%shl_ln841_1 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read13, i1 0"   --->   Operation 14 'bitconcatenate' 'shl_ln841_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%sext_ln841_1 = sext i9 %shl_ln841_1"   --->   Operation 15 'sext' 'sext_ln841_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%sext_ln841_2 = sext i9 %shl_ln841_1"   --->   Operation 16 'sext' 'sext_ln841_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.63ns)   --->   "%sub_ln841 = sub i12 %sext_ln841_2, i12 %sext_ln841"   --->   Operation 17 'sub' 'sub_ln841' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%sext_ln841_3 = sext i12 %sub_ln841"   --->   Operation 18 'sext' 'sext_ln841_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln841_2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read13, i4 0"   --->   Operation 19 'bitconcatenate' 'shl_ln841_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln841_4 = sext i12 %shl_ln841_2"   --->   Operation 20 'sext' 'sext_ln841_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (1.54ns)   --->   "%add_ln841 = add i13 %sext_ln841_4, i13 %sext_ln841_1"   --->   Operation 21 'add' 'add_ln841' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln841_5 = sext i13 %add_ln841"   --->   Operation 22 'sext' 'sext_ln841_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln841_1 = sub i13 0, i13 %sext_ln841_4"   --->   Operation 23 'sub' 'sub_ln841_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 24 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%sub_ln841_2 = sub i13 %sub_ln841_1, i13 %sext_ln841_1"   --->   Operation 24 'sub' 'sub_ln841_2' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%sext_ln841_6 = sext i13 %sub_ln841_2"   --->   Operation 25 'sext' 'sext_ln841_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (1.54ns)   --->   "%sub_ln841_3 = sub i13 %sext_ln841_1, i13 %sext_ln841_4"   --->   Operation 26 'sub' 'sub_ln841_3' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln70 = sext i13 %sub_ln841_3" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 27 'sext' 'sext_ln70' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sext_ln841_7 = sext i8 %p_read114"   --->   Operation 28 'sext' 'sext_ln841_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%shl_ln841_3 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read114, i2 0"   --->   Operation 29 'bitconcatenate' 'shl_ln841_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln841_8 = sext i10 %shl_ln841_3"   --->   Operation 30 'sext' 'sext_ln841_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (4.17ns)   --->   "%mul_ln841 = mul i14 %sext_ln841_7, i14 22"   --->   Operation 31 'mul' 'mul_ln841' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%r_V = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read114, i3 0"   --->   Operation 32 'bitconcatenate' 'r_V' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%sext_ln841_9 = sext i11 %r_V"   --->   Operation 33 'sext' 'sext_ln841_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln841_10 = sext i11 %r_V"   --->   Operation 34 'sext' 'sext_ln841_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln841_4 = sub i12 0, i12 %sext_ln841_10"   --->   Operation 35 'sub' 'sub_ln841_4' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln841_5 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read114, i1 0"   --->   Operation 36 'bitconcatenate' 'shl_ln841_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln841_11 = sext i9 %shl_ln841_5"   --->   Operation 37 'sext' 'sext_ln841_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%sub_ln841_5 = sub i12 %sub_ln841_4, i12 %sext_ln841_11"   --->   Operation 38 'sub' 'sub_ln841_5' <Predicate = true> <Delay = 3.78> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%sext_ln1270 = sext i12 %sub_ln841_5"   --->   Operation 39 'sext' 'sext_ln1270' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%shl_ln841_6 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read215, i5 0"   --->   Operation 40 'bitconcatenate' 'shl_ln841_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%sext_ln841_13 = sext i13 %shl_ln841_6"   --->   Operation 41 'sext' 'sext_ln841_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%shl_ln841_7 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read215, i3 0"   --->   Operation 42 'bitconcatenate' 'shl_ln841_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%sext_ln841_14 = sext i11 %shl_ln841_7"   --->   Operation 43 'sext' 'sext_ln841_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln841_6 = sub i14 %sext_ln841_13, i14 %sext_ln841_14"   --->   Operation 44 'sub' 'sub_ln841_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%shl_ln841_8 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read215, i4 0"   --->   Operation 45 'bitconcatenate' 'shl_ln841_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%sext_ln841_15 = sext i12 %shl_ln841_8"   --->   Operation 46 'sext' 'sext_ln841_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%shl_ln841_9 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read215, i2 0"   --->   Operation 47 'bitconcatenate' 'shl_ln841_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%sext_ln841_16 = sext i10 %shl_ln841_9"   --->   Operation 48 'sext' 'sext_ln841_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (1.54ns)   --->   "%sub_ln841_7 = sub i13 %sext_ln841_15, i13 %sext_ln841_16"   --->   Operation 49 'sub' 'sub_ln841_7' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%sext_ln841_17 = sext i13 %sub_ln841_7"   --->   Operation 50 'sext' 'sext_ln841_17' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (4.17ns)   --->   "%mul_ln841_2 = mul i14 %sext_ln841_12, i14 16362"   --->   Operation 51 'mul' 'mul_ln841_2' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%shl_ln841_s = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_15, i4 0"   --->   Operation 52 'bitconcatenate' 'shl_ln841_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%sext_ln841_18 = sext i12 %shl_ln841_s"   --->   Operation 53 'sext' 'sext_ln841_18' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln841_4 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_15, i1 0"   --->   Operation 54 'bitconcatenate' 'shl_ln841_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%sext_ln841_19 = sext i9 %shl_ln841_4"   --->   Operation 55 'sext' 'sext_ln841_19' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln841_20 = sext i9 %shl_ln841_4"   --->   Operation 56 'sext' 'sext_ln841_20' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (1.54ns)   --->   "%sub_ln841_8 = sub i13 %sext_ln841_18, i13 %sext_ln841_20"   --->   Operation 57 'sub' 'sub_ln841_8' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%sext_ln841_21 = sext i13 %sub_ln841_8"   --->   Operation 58 'sext' 'sext_ln841_21' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln841_9 = sub i13 0, i13 %sext_ln841_18"   --->   Operation 59 'sub' 'sub_ln841_9' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%shl_ln841_10 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_15, i2 0"   --->   Operation 60 'bitconcatenate' 'shl_ln841_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%sext_ln841_22 = sext i10 %shl_ln841_10"   --->   Operation 61 'sext' 'sext_ln841_22' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%sub_ln841_10 = sub i13 %sub_ln841_9, i13 %sext_ln841_22"   --->   Operation 62 'sub' 'sub_ln841_10' <Predicate = true> <Delay = 3.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%sext_ln841_23 = sext i13 %sub_ln841_10"   --->   Operation 63 'sext' 'sext_ln841_23' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%shl_ln841_11 = bitconcatenate i13 @_ssdm_op_BitConcatenate.i13.i8.i5, i8 %p_read_15, i5 0"   --->   Operation 64 'bitconcatenate' 'shl_ln841_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%sext_ln841_24 = sext i13 %shl_ln841_11"   --->   Operation 65 'sext' 'sext_ln841_24' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%shl_ln841_12 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %p_read_15, i3 0"   --->   Operation 66 'bitconcatenate' 'shl_ln841_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln841_25 = sext i11 %shl_ln841_12"   --->   Operation 67 'sext' 'sext_ln841_25' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln841_11 = sub i14 %sext_ln841_24, i14 %sext_ln841_25"   --->   Operation 68 'sub' 'sub_ln841_11' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%shl_ln841_13 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %p_read_14, i4 0"   --->   Operation 69 'bitconcatenate' 'shl_ln841_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%sext_ln841_26 = sext i12 %shl_ln841_13"   --->   Operation 70 'sext' 'sext_ln841_26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%shl_ln841_14 = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i8.i2, i8 %p_read_14, i2 0"   --->   Operation 71 'bitconcatenate' 'shl_ln841_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%sext_ln841_27 = sext i10 %shl_ln841_14"   --->   Operation 72 'sext' 'sext_ln841_27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (1.54ns)   --->   "%sub_ln841_12 = sub i13 %sext_ln841_27, i13 %sext_ln841_26"   --->   Operation 73 'sub' 'sub_ln841_12' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%sext_ln841_28 = sext i13 %sub_ln841_12"   --->   Operation 74 'sext' 'sext_ln841_28' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%shl_ln841_15 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i8.i1, i8 %p_read_14, i1 0"   --->   Operation 75 'bitconcatenate' 'shl_ln841_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sext_ln841_29 = sext i9 %shl_ln841_15"   --->   Operation 76 'sext' 'sext_ln841_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [1/1] (1.54ns)   --->   "%sub_ln841_13 = sub i13 %sext_ln841_26, i13 %sext_ln841_27"   --->   Operation 77 'sub' 'sub_ln841_13' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%sext_ln813 = sext i13 %sub_ln841_13"   --->   Operation 78 'sext' 'sext_ln813' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (1.81ns)   --->   "%add_ln813 = add i14 %mul_ln841_2, i14 %sext_ln841_5"   --->   Operation 79 'add' 'add_ln813' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%add_ln813_cast = sext i14 %add_ln813"   --->   Operation 80 'sext' 'add_ln813_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%p_read2_cast27 = sext i8 %p_read215" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 81 'sext' 'p_read2_cast27' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 82 [1/1] (0.00ns)   --->   "%p_read3_cast26 = sext i8 %p_read_15" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 82 'sext' 'p_read3_cast26' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 83 [1/1] (1.91ns)   --->   "%tmp14 = add i9 %p_read3_cast26, i9 %p_read2_cast27" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 83 'add' 'tmp14' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 84 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i9.i1, i9 %tmp14, i1 0" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 84 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%sext_ln813_7 = sext i10 %tmp"   --->   Operation 85 'sext' 'sext_ln813_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (1.67ns)   --->   "%add_ln813_1 = add i13 %sub_ln841_2, i13 %sext_ln813_7"   --->   Operation 86 'add' 'add_ln813_1' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%sext_ln813_11 = sext i13 %add_ln813_1"   --->   Operation 87 'sext' 'sext_ln813_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (1.81ns)   --->   "%add_ln813_2 = add i14 %sext_ln813_11, i14 %mul_ln841"   --->   Operation 88 'add' 'add_ln813_2' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%sext_ln813_12 = sext i14 %add_ln813_2"   --->   Operation 89 'sext' 'sext_ln813_12' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (1.67ns)   --->   "%add_ln813_3 = add i13 %sext_ln841_3, i13 %sub_ln841_12"   --->   Operation 90 'add' 'add_ln813_3' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln813_1 = sext i13 %add_ln813_3"   --->   Operation 91 'sext' 'sext_ln813_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (1.67ns)   --->   "%add_ln813_4 = add i14 %sext_ln813_1, i14 %sext_ln841_21"   --->   Operation 92 'add' 'add_ln813_4' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%sext_ln813_2 = sext i14 %add_ln813_4"   --->   Operation 93 'sext' 'sext_ln813_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (1.67ns)   --->   "%sub_ln813 = sub i13 %add_ln841, i13 %sext_ln841_8"   --->   Operation 94 'sub' 'sub_ln813' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 95 [1/1] (0.00ns)   --->   "%sext_ln813_3 = sext i13 %sub_ln813"   --->   Operation 95 'sext' 'sext_ln813_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 96 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln813_5 = add i14 %sext_ln813_3, i14 %sub_ln841_6"   --->   Operation 96 'add' 'add_ln813_5' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 97 [1/1] (0.00ns)   --->   "%sext_ln813_4 = sext i14 %add_ln813_5"   --->   Operation 97 'sext' 'sext_ln813_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 98 [1/1] (1.54ns)   --->   "%add_ln813_6 = add i13 %sext_ln841_29, i13 %sext_ln841_26"   --->   Operation 98 'add' 'add_ln813_6' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 99 [1/1] (0.00ns)   --->   "%sext_ln813_5 = sext i13 %add_ln813_6"   --->   Operation 99 'sext' 'sext_ln813_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 100 [1/1] (1.67ns)   --->   "%add_ln813_8 = add i14 %sext_ln813_5, i14 %sext_ln841_23"   --->   Operation 100 'add' 'add_ln813_8' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (0.00ns)   --->   "%sext_ln813_6 = sext i14 %add_ln813_8"   --->   Operation 101 'sext' 'sext_ln813_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 102 [1/1] (1.81ns)   --->   "%add_ln813_7 = add i15 %sext_ln813_6, i15 %sext_ln813_4"   --->   Operation 102 'add' 'add_ln813_7' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns)   --->   "%add_ln813_7_cast = sext i15 %add_ln813_7"   --->   Operation 103 'sext' 'add_ln813_7_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns)   --->   "%p_read_cast29 = sext i8 %p_read13" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 104 'sext' 'p_read_cast29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 105 [1/1] (1.91ns)   --->   "%tmp5212 = sub i9 %p_read2_cast27, i9 %p_read_cast29" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 105 'sub' 'tmp5212' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %tmp5212, i2 0" [firmware/nnet_utils/nnet_mult.h:70]   --->   Operation 106 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%sext_ln813_13 = sext i11 %tmp_4"   --->   Operation 107 'sext' 'sext_ln813_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (1.54ns)   --->   "%add_ln813_9 = add i13 %sext_ln813_13, i13 %sext_ln1270"   --->   Operation 108 'add' 'add_ln813_9' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns)   --->   "%sext_ln813_14 = sext i13 %add_ln813_9"   --->   Operation 109 'sext' 'sext_ln813_14' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln813_11 = add i14 %sub_ln841_11, i14 %sext_ln841_28"   --->   Operation 110 'add' 'add_ln813_11' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 111 [1/1] (0.00ns)   --->   "%sext_ln813_15 = sext i14 %add_ln813_11"   --->   Operation 111 'sext' 'sext_ln813_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 112 [1/1] (1.81ns)   --->   "%add_ln813_10 = add i15 %sext_ln813_15, i15 %sext_ln813_14"   --->   Operation 112 'add' 'add_ln813_10' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%sext_ln813_16 = sext i15 %add_ln813_10"   --->   Operation 113 'sext' 'sext_ln813_16' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_12 = add i14 %sext_ln841_17, i14 %sext_ln841_6"   --->   Operation 114 'add' 'add_ln813_12' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 115 [1/1] (1.67ns)   --->   "%add_ln813_14 = add i13 %sub_ln841_10, i13 %sext_ln841_29"   --->   Operation 115 'add' 'add_ln813_14' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%sext_ln813_8 = sext i13 %add_ln813_14"   --->   Operation 116 'sext' 'sext_ln813_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%add_ln813_13 = add i14 %sext_ln813_8, i14 %add_ln813_12"   --->   Operation 117 'add' 'add_ln813_13' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%sext_ln813_9 = sext i14 %add_ln813_13"   --->   Operation 118 'sext' 'sext_ln813_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (1.81ns)   --->   "%add_ln813_17 = add i14 %sext_ln70, i14 %mul_ln841_1"   --->   Operation 119 'add' 'add_ln813_17' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 120 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln813_15 = add i14 %add_ln813_17, i14 %sext_ln841_9"   --->   Operation 120 'add' 'add_ln813_15' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 121 [1/1] (3.84ns) (root node of TernaryAdder)   --->   "%sub_ln813_1 = sub i14 %add_ln813_15, i14 %sext_ln841_19"   --->   Operation 121 'sub' 'sub_ln813_1' <Predicate = true> <Delay = 3.84> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.92> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln813_10 = sext i14 %sub_ln813_1"   --->   Operation 122 'sext' 'sext_ln813_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 123 [1/1] (1.81ns)   --->   "%add_ln813_16 = add i15 %sext_ln813_10, i15 %sext_ln813"   --->   Operation 123 'add' 'add_ln813_16' <Predicate = true> <Delay = 1.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 124 [1/1] (0.00ns)   --->   "%sext_ln68 = sext i15 %add_ln813_16" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 124 'sext' 'sext_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 125 [1/1] (0.00ns)   --->   "%mrv = insertvalue i112 <undef>, i16 %sext_ln813_2" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 125 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 126 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i112 %mrv, i16 %add_ln813_7_cast" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 126 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 127 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i112 %mrv_1, i16 %sext_ln813_12" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 127 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 128 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i112 %mrv_2, i16 %sext_ln813_16" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 128 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 129 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i112 %mrv_3, i16 %sext_ln813_9" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 129 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 130 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i112 %mrv_4, i16 %sext_ln68" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 130 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 131 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i112 %mrv_5, i16 %add_ln813_cast" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 131 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 132 [1/1] (0.00ns)   --->   "%ret_ln68 = ret i112 %mrv_6" [firmware/nnet_utils/nnet_dense_latency.h:68]   --->   Operation 132 'ret' 'ret_ln68' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 12ns, clock uncertainty: 1.5ns.

 <State 1>: 4.17ns
The critical path consists of the following:
	wire read operation ('p_read215', firmware/nnet_utils/nnet_mult.h:70) on port 'p_read2' (firmware/nnet_utils/nnet_mult.h:70) [10]  (0 ns)
	'mul' operation ('mul_ln841_1') [53]  (4.17 ns)

 <State 2>: 9.34ns
The critical path consists of the following:
	'sub' operation ('sub_ln841_9') [62]  (0 ns)
	'sub' operation ('sub_ln841_10') [65]  (3.82 ns)
	'add' operation ('add_ln813_14') [118]  (1.68 ns)
	'add' operation ('add_ln813_13') [120]  (3.84 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
