# Reading D:/QuatusPrime/intelFPGA/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do Lab5_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/QuatusPrime/intelFPGA/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+D:/ECE385/Lab5 {D:/ECE385/Lab5/HexDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:44 on Oct 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab5" D:/ECE385/Lab5/HexDriver.sv 
# -- Compiling module HexDriver
# 
# Top level modules:
# 	HexDriver
# End time: 16:39:45 on Oct 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab5 {D:/ECE385/Lab5/FullAdder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:45 on Oct 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab5" D:/ECE385/Lab5/FullAdder.sv 
# -- Compiling module adder_substractor
# -- Compiling module full_adder
# 
# Top level modules:
# 	adder_substractor
# End time: 16:39:45 on Oct 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab5 {D:/ECE385/Lab5/ControlUnit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:45 on Oct 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab5" D:/ECE385/Lab5/ControlUnit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 16:39:45 on Oct 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab5 {D:/ECE385/Lab5/ShiftRegister.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:45 on Oct 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab5" D:/ECE385/Lab5/ShiftRegister.sv 
# -- Compiling module shift_register
# 
# Top level modules:
# 	shift_register
# End time: 16:39:45 on Oct 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab5 {D:/ECE385/Lab5/Multiplier.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:45 on Oct 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab5" D:/ECE385/Lab5/Multiplier.sv 
# -- Compiling module multiplier
# 
# Top level modules:
# 	multiplier
# End time: 16:39:46 on Oct 26,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+D:/ECE385/Lab5 {D:/ECE385/Lab5/lab5_toplevel.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:46 on Oct 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab5" D:/ECE385/Lab5/lab5_toplevel.sv 
# -- Compiling module lab5_toplevel
# 
# Top level modules:
# 	lab5_toplevel
# End time: 16:39:46 on Oct 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+D:/ECE385/Lab5 {D:/ECE385/Lab5/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 16:39:46 on Oct 26,2020
# vlog -reportprogress 300 -sv -work work "+incdir+D:/ECE385/Lab5" D:/ECE385/Lab5/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 16:39:46 on Oct 26,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 16:39:46 on Oct 26,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.lab5_toplevel
# Loading work.multiplier
# Loading work.control_unit
# Loading work.shift_register
# Loading work.adder_substractor
# Loading work.full_adder
# Loading work.HexDriver
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 6000 ns
# ** Warning: (vsim-8315) D:/ECE385/Lab5/ControlUnit.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/lab5_toplevel0/M_inst/CU
# ** Warning: (vsim-8315) D:/ECE385/Lab5/ControlUnit.sv(37): No condition is true in the unique/priority if/case statement.
#    Time: 0 ps  Iteration: 1  Instance: /testbench/lab5_toplevel0/M_inst/CU
# Success!
# End time: 16:58:40 on Oct 26,2020, Elapsed time: 0:18:54
# Errors: 0, Warnings: 2
