//**********************//
//*****æ•°ç”µæœŸæœ«æŠ¢æ•‘*****//
//**by  @whu. Tian Yun**//
//**********2018.12.23**//
//1.æœ‰ä¸‰ä½åŒå­¦å‚åŠ æŠ•ç¥¨è¡¨å†³ï¼Œæ¯äººæ‰‹é‡Œæœ‰ä¸€ä¸ªæŒ‰é”®ï¼Œä¸¤äººä»¥ä¸ŠåŒæ„ï¼ˆæŒ‰é”®æŒ‰ä¸‹ï¼‰åˆ™é€šè¿‡ï¼ˆæŒ‡ç¤ºç¯äº®ï¼‰
//å¦åˆ™ä¸é€šè¿‡ï¼ˆæŒ‡ç¤ºç¯ä¸äº®ï¼‰ï¼Œè¯•ä½¿ç”¨é€»è¾‘é—¨å™¨ä»¶æ­å»ºç”µè·¯ï¼Œå®Œæˆå¤šæ•°è¡¨å†³åŠŸèƒ½ã€‚
module Majority(a,b,c,out);
	input a,b,c;
	output out;
	assign out=(a&b)|(a&c)|(b&c);
endmodule
//2.ä¸€ä½å…¨åŠ å™¨
module Adder_dataflow(A,B,Cin,Sum,Cout);
	input A,B,Cin;
	output Sum,Cout;
	assign	{Cout,Sum}=A+B+Cin;
endmodule
//3.å››ä½å…¨åŠ å™¨
module adder_4bit (S,C3,A,B,C_1); 
	input[3:0] A,B; 
	input C_1;
	output [3:0] S;
	output	C3;
	wire C0ï¼ŒC1ï¼ŒC2; 
		adder_dataflow U1_FA(S[0],C0,A[0],B[0],C_1); 
		adder_dataflow U2_FA(S[1],C1,A[1],B[1],C0);
		adder_dataflow U3_FA(S[2],C2,A[2],B[2],C1);
		adder_dataflow U4_FA(S[3],C3,A[3],B[3],C2);
endmodule
//4.å¤šè¾“å…¥é—¨å®ä¾‹å¼•ç”¨æ ¼å¼å¦‚ä¸‹ï¼š
//Gate-name <instance>(out1,out2â€¦â€¦outN,input)
//2é€‰1æ•°æ®é€‰æ‹©å™¨ï¼ˆæ ¹æ®ç”µè·¯å›¾è½¬åŒ–ï¼‰
module _2tolmuxtri (a,b,sel,out); 
	input a,b,sel; 
	output out; 
	tri out; 
	bufif1 (out,b,sel); 
	bufif0 (out,a,sel); 
endmodule
//ä¸€ä½å…¨åŠ å™¨ï¼ˆæ ¹æ®ç”µè·¯å›¾è½¬åŒ–ï¼‰
module _addbit (a,b,ci,sum,co);
	input a,b,ci; 
	output sum,co;
	xor u0(n1,a,b), u1(sum,n1,ci); 
	and u2(n2,a,b), u3(n3,n1,ci);
	or u4(co,n2,n3);	
endmodule
//5.caseè¯­å¥å®ç°ç´ æ•°åˆ¤æ–­ï¼Œ4-BIT PRIME NUMBER FUNCTION IN VERILOG
module prime(in, isprime) ;
	input [3:0] in ;
	output  isprime;
	reg		isprime;
	always @(in) begin 
	case(in)
		2,3,5,7,11,13: isprime = 1'b1 ;
		default:isprime = 1'b0 ; 
	endcase 
	end 
endmodule 
//6.caseè¯­å¥ä½¿ç”¨æ–¹æ³•
case(æ§åˆ¶è¡¨è¾¾å¼) 
	<case åˆ†æ”¯è¡¨è¾¾å¼1ï¼š è¯­å¥ï¼›> 
	<case åˆ†æ”¯è¡¨è¾¾å¼2ï¼š è¯­å¥ï¼›> 
	â€¦
	defaultï¼š è¯­å¥ï¼›
endcase
//7.alwaysè¯­å¥ä½¿ç”¨æ–¹æ³•
always @(posedge ä¿¡å·1 or negedge ä¿¡å·2 or posedge ä¿¡å·3) begin 
	â€¦.
end
//alwaysçš„æ•æ„Ÿåˆ—è¡¨ä¸­å¯ä»¥åŒæ—¶åŒ…æ‹¬å¤šä¸ªç”µå¹³æ•æ„Ÿäº‹ä»¶ï¼Œä¹Ÿå¯ä»¥åŒæ—¶åŒ…æ‹¬å¤šä¸ªè¾¹æ²¿æ•æ„Ÿäº‹ä»¶ï¼Œ 
//ä½†ä¸èƒ½åŒæ—¶æœ‰ç”µå¹³å’Œè¾¹æ²¿æ•æ„Ÿäº‹ä»¶ã€‚
//ä¸€ä¸ªmoduleä¸­å¯ä»¥æœ‰å¤šä¸ªalwayså—ï¼Œå®ƒä»¬éƒ½æ˜¯å¹¶è¡Œè¿è¡Œçš„ã€‚ ï¬ 
//alwayså—ä¸­ï¼Œè¢«èµ‹å€¼çš„å˜é‡ä¸€å®šè¦æ˜¯regå‹ã€‚ ï¬ 
//è‹¥alwayså—ç”¨äºæè¿°ç»„åˆé€»è¾‘ç”µè·¯åˆ™æ•æ„Ÿåˆ—è¡¨ä¸­è¦åŒ…æ‹¬æ‰€æœ‰è¾“å…¥ä¿¡å· always@ï¼ˆ*ï¼‰

//8.casexè¯­å¥å®ç°ç´ æ•°åˆ¤æ–­,ğ‘–ğ‘ ğ‘ğ‘Ÿğ‘–ğ‘šğ‘’ = ğ‘â€²ğ‘â€²ğ‘ğ‘‘â€² + ğ‘â€²ğ‘â€²ğ‘ğ‘‘ + ğ‘â€™â€²ğ‘ğ‘â€²ğ‘‘ +ğ‘â€²ğ‘ğ‘ğ‘‘ + ğ‘ğ‘â€²ğ‘ğ‘‘ + ğ‘ğ‘ğ‘â€²ğ‘‘= 001ğ‘¥ + 01ğ‘¥1 + ğ‘¥011 + ğ‘¥101
module prime1(in,isprime);
	input [3:0] in;
	output	isprime;
	reg		isprime;
	always @(in) begin
		casex(in)
			4'b001x:isprime=1;
			4'b01x1:isprime=1;
			4'bx011:isprime=1;
			4'bx101:isprime=1;
			default:isprime=0;
		endcase
	end
endmodule

//9.assignè¯­å¥å®ç°ç´ æ•°åˆ¤æ–­,ğ‘–ğ‘ ğ‘ğ‘Ÿğ‘–ğ‘šğ‘’ = ğ‘â€²ğ‘â€²ğ‘ + ğ‘â€²ğ‘ğ‘‘ + ğ‘â€²ğ‘ğ‘‘ + ğ‘ğ‘â€²ğ‘‘
module prime2(in,isprime);
	input [3:0] in;
	output	isprime;
	assign	isprime=(~in[3] & ~in[2] & in[1])| (~in[3] & in[2] & in[0] )| (~in[2] & in[1] & in[0]) | (in[2] &~ in[1] & in[0]) ;
endmodule

//10.ç´ æ•°ç¨‹åºçš„testbench
module test_prime;
	reg[3:0] in;
	wire isprime;
	//åˆå§‹åŒ–å¾…æ£€æµ‹æ¨¡å—
	prime p0(in,isprime);
	initial begin//åˆå§‹åŒ–ä¸€ç³»åˆ—æ•°å€¼
		in=0;
		repeat (16) begin//æ³¨æ„å¾ªç¯çš„å†™æ³•
			#100
			$display("in=%2d isprime=%1b",in,isprime);//æ³¨æ„è¾“å‡ºçš„å†™æ³•
			in=in+1;
		end
	end
endmodule
//11.ç»ƒä¹ ï¼šæŸå·¥å‚æœ‰ä¸‰æ¡ç”Ÿäº§çº¿ï¼Œè€—ç”µåˆ†åˆ«ä¸º1å·çº¿ 10KWï¼Œ2å·çº¿20KWï¼Œ3å·çº¿30KWï¼Œ
//ç”Ÿäº§çº¿çš„ç”µåŠ›ç”± ä¸¤å°å‘ç”µæœºç»„æä¾›ï¼Œå…¶ä¸­1å·æœºç»„20KWï¼Œ2å·æœºç»„ 40KWã€‚
//è¯•è®¾è®¡ä¸€ä¸ªä¾›ç”µæ§åˆ¶ç”µè·¯ï¼Œæ ¹æ®ç”Ÿäº§çº¿çš„å¼€ å·¥æƒ…å†µå¯åŠ¨å‘ç”µæœºï¼Œä½¿å¾—ç”µåŠ›è´Ÿè·è¾¾åˆ°æœ€ä½³é…ç½®ã€‚
module GeneratorCon (A,B,C,Y1,Y2); 
	input A,B,C;
	output Y1,Y2; 
	reg Y1,Y2;
	always@(*)begin 
		case({A,B,C}) 
		0:{Y1,Y2}=2'b00;
		1,5,6: {Y1,Y2}=2'b01; 
		2,4:{Y1,Y2}=2'b10;
		default:{Y1,Y2}=2'b11;	
		endcase
	end 
endmodule
//12.4-2ç¼–ç å™¨
//é€»è¾‘è¡¨è¾¾å¼å®ç°
module Enc42(a,b);
	input [3:0] a;
	output [1:0] b;
	assign b={a[3]|a[2],a[3]|a[1]};//çœŸå€¼è¡¨
endmodule
//caseè¯­å¥å®ç°
module Enc42b(a,b);
	input [3:0] a;
	output [1:0] b;
	reg	 [1:0] b;//bä¸ºå¾…èµ‹å€¼
	always @(*) begin
		case(a)
			4'b0001: b = 2'd0 ; 
			4'b0010: b = 2'd1 ;
			4'b0100: b = 2'd2 ;
			4'b1000: b = 2'd3 ;
			4'b0000: b = 2'd0 ;
			default: b = 2'bxx ;
		endcase
	end 
endmodule
//ä¼˜å…ˆç¼–ç å™¨
	4'b0001: b = 2'd0 ;
	4'b001x: b = 2'd1 ; 
	4'b01xx: b = 2'd2 ; 
	4'b1xxx: b = 2'd3 ;
	4'b0000: b = 2'd0 ;
	default: b = 2'bxx ;
//13.å››ä¸ª4-2å®ç°16-4ï¼Œ4ç‰‡4-2æŠ½è±¡ä¸º4ä¸ªUï¼Œæœ‰è¾“å‡ºæ—¶ä¸º1ï¼Œå…¶è¾“å‡ºå°±æ˜¯b1-b0ï¼›4ä¸ªUçš„1,0çœŸå€¼è¡¨ç»„æˆäº†b3-b2ï¼›
module Enc42a(a,b,c);
	input [3:0] a;
	output [1:0] b;
	output c;
	assign b={a[3]|a[2],a[3]|a[1]};//bæ˜¯açš„ç¼–ç 
	assign c=|a; //å¦‚æœUæœ‰è¾“å…¥ï¼Œå³aä¸­æœ‰1ï¼Œé‚£ä¹ˆc=1
endmodule
module Enc164(a,b);
	input [15:0] a;
	output [3:0] b;
	wire [7:0] Lb;//è®°å½•æ¯ä¸ªUçš„ç¼–ç ç»“æœï¼Œæœ€åç›¸æˆ–ï¼Œå¾—åˆ°b1-b0
	wire [3:0] u; //å…¶ç¼–ç ç»“æœå†³å®šäº†b3-b2
	Enc42a U0(a[3:0],Lb[1:0],u[0]);
	Enc42a U1(a[7:4],Lb[3:2],u[1]);
	Enc42a U2(a[11:8],Lb[5:4],u[2]);
	Enc42a U3(a[15:12],Lb[7:6],u[3]);
	Enc42  e4(u[3:0],b[3:2]);
	assign b[1]=Lb[1]|Lb[3]|Lb[5]|Lb[7];
	assign b[0]=Lb[0]|Lb[2]|Lb[4]|Lb[6];
endmodule
//14.2-4è¯‘ç å™¨
module Dec(a,b);
	parameter n=2;
	parameter m=4;
	input [n-1:0] a;
	output [m-1:0] b;
	assign b=1<<a;
endmodule
//15.4ä¸ª2-4è¯‘ç å™¨å®ç°4-16è¯‘ç å™¨ï¼Œç”±æ¯ä¸ªè¯‘ç å™¨çš„é«˜ä¸¤ä½çš„è¾“å‡ºå’Œä½ä¸¤ä½çš„ç›¸ä¸ï¼Œç›¸å½“äºb3-b0çš„æ•´ä½“ç§»ä½
module Dec4to16(a,b);
	input [3:0] a;
	output [15:0] bl
	wire [3:0] x,y;
	Dec #(2,4) d0(a[1:0],x);
	Dec #(2,4) d1(a[3:2],y);
	assign b[3:0] = x & {4{y[0]}} ;
	assign b[7:4] = x & {4{y[1]}} ;
	assign b[11:8] = x & {4{y[2]}} ;
	assign b[15:12] = x & {4{y[3]}} ;
endmodule
//16.ä¸ƒæ®µæ˜¾ç¤ºè¯‘ç ç®¡
`define SS_0 7'b1111110
`define SS_1 7'b0110000
`define SS_2 7'b1101101
`define SS_3 7'b1111001
`define SS_4 7'b0110011
`define SS_5 7'b1011011
`define SS_6 7'b1011111
`define SS_7 7'b1110000
`define SS_8 7'b1111111
`define SS_9 7'b1111011
module sseg(bin,segs);
	input [3:0] bin;
	output [6:0] segs;
	reg [6:0]] segs;
	always@(*) begin
		case(bin)
			0:segs=`SS_0;
			1:segs=`SS_1;
			2:segs=`SS_2;
			....
			default:segs=7'b0000000;
		endcase
	end
endmodule

//17.4é€‰1 æ•°æ®é€‰æ‹©å™¨ï¼Œä»»æ„æ•°æ®å®½åº¦ï¼Œé€‰æ‹©ä¿¡å·ä¸ºç‹¬çƒ­ç ,é€‰å“ªä¸ªå’Œå“ªä¸ªç›¸ä¸ä¸º1
module Mux4(a3,a2,a1,a0,s,b);
	parameter k=1;
	input [k-1:0] a3,a2,a1,a0;
	input [3:0] s;//one-hot
	output [k-1:0] b;
	assign b=({k{s[0]}}&a0)|{k{s[1}}&a1)|({k{s[2]}}&a2)|{k{s[3]}}&a3);
endmodule

//å®ä¾‹åŒ–ï¼šMux4 #(2) mx(2'd3,2'd2,2'd1,2'd0,f,h);
//caseè¯­å¥å®ç°
module Mux4(a3,a2,a1,a0,s,b);
	parameter k=1;
	input [k-1:0] a3,a2,a1,a0;
	input [3:0] s;//one-hot
	output [k-1:0] b;
	reg [k-1:0] b;
	always @(*) begin
		case(s)
			4'b0001:b=a0;
			4'b0010:b=a1;
			4'b0100:b=a2;
			4'b1000:b=a3;
			default:b={k{1'bx}};
		endcase
	end
endmodule

//18.æ€ä¹ˆè®¾è®¡ä¸€ä¸ªné€‰1çš„æ•°æ®å®½åº¦ä¸ºkçš„äºŒè¿›åˆ¶æ•°æ®é€‰æ‹©å™¨
//æ€è·¯ï¼š1.è®¾è®¡ä¸€ä¸ªn-mè¯‘ç å™¨ï¼Œå°†äºŒè¿›åˆ¶ä»£ç è½¬åŒ–ä¸ºç‹¬çƒ­ç 
//		2.å°†å¤šä¸ªå°å‹æ•°æ®é€‰æ‹©å®½åº¦ä¸ºkçš„ç‹¬çƒ­ç MUXæ‰©å±•ä¸ºné€‰1ç‹¬çƒ­ç MUX
//		3.å°†ä¸¤ä¸ªæ¨¡å—è¿æ¥ï¼ˆä¸ï¼Œæˆ–ï¼‰
// example:è®¾è®¡ä¸€ä¸ª16é€‰1çš„æ•°æ®é€‰æ‹©å™¨
module Mux16a(a15,a14,a13,.....,a0,s,b);
	parameter k=1;
	input [k-1:0] a15,.....,a0;
	input [3:0] s;
	output [k-1:0] b;
	wire [k-1:0] b0,b1,b2,b3;
	wire [15:0] sb;
	//1.4-16 è½¬æ¢ä¸ºç‹¬çƒ­ç 
	Dec #(4,16) Dec4_16(s,sb);
	//2.å°†4ä¸ª4é€‰1æ•°æ®é€‰æ‹©å™¨æ‰©å±•ä¸º16é€‰1
    Mux4 #(k) m3(a15,a14,a13,a12,sb[15:12],b3);
	Mux4 #(k) m2(a11,a10,a9,a8,sb[11:8],b2);
	Mux4 #(k) m1(a7,a6,a5,a4,sb[7:4],b1);
	Mux4 #(k) m0(a3,a2,a1,a0,sb[3:0],b0);
	//3.ç»“æœç›¸æˆ–
	assign b=b0|b1|b2|b3;
endmodule
	
//19.æ•°æ®é€‰æ‹©å™¨å®ç°isprime 
module Primem(in,isprime);
	input[2:0] in;
	output isprime;
	Mux8 #(1) m(1,0,10,1,1,1,0,in,isprime);
endmodule

//20.åŠåŠ å™¨ s=aå¼‚æˆ–bï¼Œco=a+b
module HalfAdder(a,b,c,s);
	input a,b;
	output c,s;
	wire s=a^b; //ä¹Ÿå¯ä»¥ assign s=a^b;
	wire c=a&b;
endmodule

//21.å…¨åŠ å™¨
module FullAdder(a,b,cin,cout,s);
	input a,b,cin;
	output cout,s;
	//é€»è¾‘æè¿°
	assign s=a^b^cin;
	assign cout=(a&b)|(a&cin)|(b&cin);
	//è¡Œä¸ºæè¿°
	//assign {cout,s}=a+b+cin; 
endmodule

//22.æ¯”è¾ƒå™¨ if-else è¯­å¥
module compare_n(a,b,eq);
	input [k-1:0] a,b;
	output [2:0] eq;
	reg aeb,agb,asb; // = ,>,<
	parameter k=8;
	assign eq={aeb,agb,asb};
	always @(a,b)
		begin
			if(a==b)
				aeb=1;
			else
				aeb=0;
			if(a>b)
				agb=1;
			else
				agb=0;
			if(a<b)
				asb=1;
			else
				asb=0;
		end
endmodule
//23.nä½Dè§¦å‘å™¨
module DFF(clk,in,out);
	parameter n=1;
Â Â Â Â input clk;
Â Â Â Â input [n-1:0] in;
Â Â Â Â output [n-1:0] out;
Â Â Â Â reg [n-1:0] out;
Â Â Â Â always @(posedge clk)
Â Â Â Â 	out=in;
endmodule
//å…·æœ‰åŒæ­¥æ¸…é›¶reset
module dff_sync_reset(data,clk,reset,q);
	input data,clk,reset;
	output q;
	reg q;
	always@(posedge clk );
		if(~reset)
			begin
				q<=1'b0;
			end
		else
			begin
				q<=data;
			end
	//å¼‚æ­¥æ¸…é›¶
	//always@(posedge clk or negedge reset);
	//if (~reset)
	//	...
endmodule
		
//24.ç®€å•JKè§¦å‘å™¨
module JK(clk,j,k,Q);
	input clk;
	input j,k;
Â Â Â Â output Q;
Â Â Â Â reg Q;
Â Â Â Â always @(posedge clk)
Â Â Â Â 	Q<=j&&(~Q)||(~k)&&Q; //&&æ˜¯é€»è¾‘ä¸Šçš„ä¸ï¼Œç»“æœä¸º1æˆ–è€…0ï¼Œ &æ˜¯ä½ä¸ï¼Œç»“æœæœ‰å¾ˆå¤šä½
endmodule
//25.ç®€å•Tè§¦å‘å™¨
module TFF(clk,t,Q);
	input clk;
Â Â Â Â input t;
Â Â Â Â output Q;
Â Â Â Â reg Q;
Â Â Â Â always@(posedge clk)
Â Â 		Q<=t&&(~Q)||(~t)&&Q;
endmodule
//æœ‰resetåŠŸèƒ½
module tff_aync_reset(t,clk,reset,q);
	input data,clk,reset;
	output q;
	reg q;
	always@(posedge clk or negedge reset)
		if(~reset)
			begin
				q<=1'b0;
			end
		else
			begin
				q<=~q;
			end
endmodule
			
//26.ç®€å•çš„ç§»ä½å¯„å­˜å™¨
Â Â Â Â 1Â module Shift_Register1(clk,rst,sin,out);
Â Â Â Â 2Â Â Â parameter n=4;
Â Â Â Â 3Â Â Â input clk,rst,sin;
Â Â Â Â 4Â Â Â output [n-1:0] out;
Â Â Â Â 5Â Â Â wire [n-1:0] nest=rst? {n{1'b0}}:{out[n-2:0],sin};
Â Â Â Â 6Â Â Â DFF #(n) cnt(clk,next,out);
Â Â Â Â 7Â endmodule

//27.å…­è¿›åˆ¶åŠ æ³•è®¡æ•°å™¨
module counter_6(
        input CLK,
        input RST,
        output reg [2:0] CNT
        );
        parameter MAX=3'b101;
        always @(posedge RST,posedge CLK)
        begin
            if(RST)
            begin
                CNT<=3'b000;
            end
            else
            begin
                if(CNT==MAX)
                begin
                    CNT<=3'b000;
                end
                else
                begin
                    CNT<=CNT+3'b001;
                end
            end
        end

endmodule
//28.å¸¦æœ‰å·¦ç§»ã€å³ç§»ã€å¼‚æ­¥ç½®ä½ã€çŠ¶æ€ä¿æŒåŠŸèƒ½çš„å¯„å­˜å™¨
Â Â Â Â 1Â module LRL_Shift_Register(clk,rst,left,right,load,sin,in,out);
Â Â Â Â 2Â Â Â parameter n=4;
Â Â Â Â 3Â Â Â input clk,rst,left,right,load,sin;
Â Â Â Â 4Â Â Â input [n-1:0] in;
Â Â Â Â 5Â Â Â output [n-1:0] out;
Â Â Â Â 6Â Â Â reg [n-1:0] next;
Â Â Â Â 7Â Â Â DFF #(n) cnt(clk,next,out);
Â Â Â Â 8Â Â Â always @(*) begin
Â Â Â Â 9Â Â Â Â Â casex({rst,left,right,load})
Â Â Â 10Â Â Â Â Â Â Â Â Â 4'b1xxx:next=0;
Â Â Â 11Â Â Â Â Â Â Â Â Â 4'b01xx:next={out[n-2:0],sin};
Â Â Â 12Â Â Â Â Â Â Â Â Â 4'b001x:next={sin,out[n-1:1]};
Â Â Â 13Â Â Â Â Â Â Â Â Â 4'b0001:next=in;
Â Â Â 14Â Â Â Â Â Â Â Â Â default:next=out;
Â Â Â 15Â Â Â Â Â endcase
Â Â Â 16Â Â Â end
Â Â Â 17Â endmodule
//29.ç®€å•3ä½äºŒè¿›åˆ¶è®¡æ•°å™¨
Â Â Â Â 1Â module Counter1(clk,rst,out);
Â Â Â Â 2Â Â Â input clk,rst;
Â Â Â Â 3Â Â Â output [2:0] out;
Â Â Â Â 4Â Â Â reg [2:0] next;
Â Â Â Â 5Â Â Â DFF#(3) count(clk,next,out);
Â Â Â Â 6Â Â Â always@(*)begin
Â Â Â Â 7Â Â Â Â Â casex({rst,out})
Â Â Â Â 8Â Â Â Â Â Â Â 6'b1xxxxx:next=0;
Â Â Â Â 9Â Â Â Â Â Â Â 6'd0:next=1;
Â Â Â 10Â Â Â Â Â Â Â 6'd1:next=2;
Â Â Â 11Â Â Â Â Â Â Â 6'd2:next=3;
Â Â Â 12Â Â Â Â Â Â Â 6'd3:next=4;
Â Â Â 13Â Â Â Â Â Â Â 6'd4:next=5;
Â Â Â 14Â Â Â Â Â Â Â 6'd5:next=6;
Â Â Â 15Â Â Â Â Â Â Â 6'd6:next=7;
Â Â Â 16Â Â Â Â Â Â Â 6'd7:next=0;
Â Â Â 17Â Â Â Â Â Â Â default:next=0;
Â Â Â 18Â Â Â endcase
Â Â Â 19Â end
Â Â Â 20Â endmodule
//ç”¨é€»è¾‘å‡½æ•°å®ç°ï¼š
Â Â Â Â 1Â module Couter(clk,rst,count);
Â Â Â Â 2Â Â Â parameter n=3;
Â Â Â Â 3Â Â Â input rsk,clk;
Â Â Â Â 4Â Â Â output[n-1:0] count;
Â Â Â Â 5Â Â Â wire [n-1:0] next=rst? 0:count+1;
Â Â Â Â 6Â Â Â DFF#(n) cnt(clk,next,out);
Â Â Â Â 7Â endmodule
//30.é¢„ç½®æ•°åŠŸèƒ½çš„å¯é€†è®¡æ•°å™¨
Â Â Â Â 1Â module UDL_Count1(clk,rst,up,down,load,in,out);
Â Â Â Â 2Â Â Â input clk,rst,up,down,load;
Â Â Â Â 3Â Â Â parameter n=3;
Â Â Â Â 4Â Â Â input [n-1:0] in;
Â Â Â Â 5Â Â Â output [n-1:0] out;
Â Â Â Â 6Â Â Â wire [n-1:0] outpm1;//ç”¨äºè®¡ç®—çš„ä¸­é—´å˜é‡
Â Â Â Â 7Â Â Â reg [n-1:0] next;
Â Â Â Â 8Â Â Â DFF#(n) count(clk,next,out);
Â Â Â Â 9Â Â Â assign outpm1=out+{{n-1{~up}},1'b1};
Â Â Â 10Â Â Â always@(*)begin
Â Â Â 11Â Â Â Â Â casex({rst,up,down,load})
Â Â Â 12Â Â Â Â Â Â Â 4'b1xxx:next={n{1'b0}};
Â Â Â 13Â Â Â Â Â Â Â 4'b01xx:next=outpm1;
Â Â Â 14Â Â Â Â Â Â Â 4'b001x:next=outpm1;
Â Â Â 15Â Â Â Â Â Â Â 4'b0001:next=in;
Â Â Â 16Â Â Â Â Â Â Â default:next=out;
Â Â Â 17Â Â Â Â Â endcase
Â Â Â 18Â Â Â end
Â Â Â 19Â endmodule
//31.ç®€å•çš„åŒæ­¥åè¿›åˆ¶è®¡æ•°å™¨
Â Â Â Â 1Â module Counter10(clk,rst,out);
Â Â Â Â 2Â Â Â parameter n=4;
Â Â Â Â 3Â Â Â input clk,rst;
Â Â Â Â 4Â Â Â output [n-1:0] count;//å½“å‰çŠ¶æ€
Â Â Â Â 5Â Â Â wire flag;  //åˆ¤æ–­æ˜¯å¦ä¸º9
Â Â Â Â 6Â Â Â wire [n-1:0] next=(rst|flag)? 0:count+1;
Â Â Â Â 7Â Â Â assign flag=(count==9)? 1:0;
Â Â Â Â 8Â Â Â DFF#(n) cnt(clk,next,out);
Â Â Â Â 9Â endmodule
//32.ä»»æ„è¿›åˆ¶çš„è®¡æ•°å™¨
Â Â Â Â 1Â module Counter_num(clk,rst,out);
Â Â Â Â 2Â Â Â parameter n=4,num=10;
Â Â Â Â 3Â Â Â input rsk,clk;
Â Â Â Â 4Â Â Â output [n-1:0] count;
Â Â Â Â 5Â Â Â wire flag;
Â Â Â Â 6Â Â Â wire [n-1:0] next=(rst|flag)? 0:count+1;
Â Â Â Â 7Â Â Â assign flag=(count==(num-1))? 1:0;
Â Â Â Â 8Â Â Â DFF#(n) cnt(clk,next,out);
Â Â Â Â 9Â endmodule
//33.æœ‰é™çŠ¶æ€æœºçš„è®¾è®¡
//1.çº¢ç»¿ç¯
//2.è‡ªåŠ¨å”®å–æœº
//3.ç®€æ˜“æµæ°´ç¯
//4.ä¸²è¡Œæ•°æ®æ£€æµ‹å™¨	
	

