--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -filter
iseconfig/filter.filter -intstyle ise -v 3 -s 3 -n 3 -fastpaths -xml
cnc2_21A.twx cnc2_21A.ncd -o cnc2_21A.twr cnc2_21A.pcf -ucf cnc2_21A.ucf

Design file:              cnc2_21A.ncd
Physical constraint file: cnc2_21A.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 430621165 paths analyzed, 13727 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  13.873ns.
--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106 (SLICE_X9Y7.D4), 374690 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.127ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_12 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.806ns (Levels of Logic = 9)
  Clock Path Skew:      -0.032ns (0.685 - 0.717)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_12 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.DMUX    Tshcko                0.461   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_12
    SLICE_X10Y52.A1      net (fanout=2)        1.293   DDA_Partition_1/Controller/m_DDACountAdjValue<12>
    SLICE_X10Y52.CMUX    Topac                 0.533   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<12>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X6Y58.C2       net (fanout=6)        1.340   DDA_Partition_1/Controller/m_DDACountAddAdj<14>
    SLICE_X6Y58.COUT     Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y59.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y59.AMUX     Tcina                 0.194   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y50.B1      net (fanout=45)       1.718   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y50.COUT    Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y51.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y49.D2      net (fanout=1)        0.848   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X14Y49.COUT    Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y50.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X1Y11.B6       net (fanout=179)      4.286   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X1Y11.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<374>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_14
    SLICE_X9Y7.D4        net (fanout=9)        1.063   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X9Y7.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<106>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT21
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106
    -------------------------------------------------  ---------------------------
    Total                                     13.806ns (3.249ns logic, 10.557ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.128ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_1 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.831ns (Levels of Logic = 10)
  Clock Path Skew:      -0.006ns (0.685 - 0.691)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_1 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.BQ      Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_1
    SLICE_X10Y50.B3      net (fanout=10)       0.999   DDA_Partition_1/m_DDATimeBase<1>
    SLICE_X10Y50.COUT    Topcyb                0.375   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.DMUX    Tcind                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X6Y58.A1       net (fanout=6)        1.498   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X6Y58.COUT     Topcya                0.409   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y59.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y59.AMUX     Tcina                 0.194   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y50.B1      net (fanout=45)       1.718   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y50.COUT    Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y51.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y49.D2      net (fanout=1)        0.848   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X14Y49.COUT    Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y50.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X1Y11.B6       net (fanout=179)      4.286   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X1Y11.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<374>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_14
    SLICE_X9Y7.D4        net (fanout=9)        1.063   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X9Y7.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<106>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT21
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106
    -------------------------------------------------  ---------------------------
    Total                                     13.831ns (3.407ns logic, 10.424ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_3 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.830ns (Levels of Logic = 10)
  Clock Path Skew:      -0.006ns (0.685 - 0.691)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_3 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.DQ      Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_3
    SLICE_X10Y50.D2      net (fanout=10)       1.113   DDA_Partition_1/m_DDATimeBase<3>
    SLICE_X10Y50.COUT    Topcyd                0.260   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.DMUX    Tcind                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X6Y58.A1       net (fanout=6)        1.498   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X6Y58.COUT     Topcya                0.409   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y59.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y59.AMUX     Tcina                 0.194   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y50.B1      net (fanout=45)       1.718   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y50.COUT    Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y51.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y49.D2      net (fanout=1)        0.848   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X14Y49.COUT    Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y50.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X1Y11.B6       net (fanout=179)      4.286   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X1Y11.B        Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<374>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_14
    SLICE_X9Y7.D4        net (fanout=9)        1.063   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_5
    SLICE_X9Y7.CLK       Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<106>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[11][23]_m_DataIn[23]_mux_5_OUT21
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_106
    -------------------------------------------------  ---------------------------
    Total                                     13.830ns (3.292ns logic, 10.538ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317 (SLICE_X17Y9.B1), 374690 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.140ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_12 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.767ns (Levels of Logic = 9)
  Clock Path Skew:      -0.058ns (0.659 - 0.717)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_12 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.DMUX    Tshcko                0.461   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_12
    SLICE_X10Y52.A1      net (fanout=2)        1.293   DDA_Partition_1/Controller/m_DDACountAdjValue<12>
    SLICE_X10Y52.CMUX    Topac                 0.533   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<12>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X6Y58.C2       net (fanout=6)        1.340   DDA_Partition_1/Controller/m_DDACountAddAdj<14>
    SLICE_X6Y58.COUT     Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y59.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y59.AMUX     Tcina                 0.194   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y50.B1      net (fanout=45)       1.718   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y50.COUT    Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y51.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y49.D2      net (fanout=1)        0.848   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X14Y49.COUT    Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y50.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X5Y8.A5        net (fanout=179)      4.022   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y8.A         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<322>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_12
    SLICE_X17Y9.B1       net (fanout=9)        1.288   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X17Y9.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<319>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[2][23]_m_DataIn[23]_mux_14_OUT201
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317
    -------------------------------------------------  ---------------------------
    Total                                     13.767ns (3.249ns logic, 10.518ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.141ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_1 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.792ns (Levels of Logic = 10)
  Clock Path Skew:      -0.032ns (0.659 - 0.691)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_1 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.BQ      Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_1
    SLICE_X10Y50.B3      net (fanout=10)       0.999   DDA_Partition_1/m_DDATimeBase<1>
    SLICE_X10Y50.COUT    Topcyb                0.375   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.DMUX    Tcind                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X6Y58.A1       net (fanout=6)        1.498   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X6Y58.COUT     Topcya                0.409   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y59.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y59.AMUX     Tcina                 0.194   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y50.B1      net (fanout=45)       1.718   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y50.COUT    Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y51.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y49.D2      net (fanout=1)        0.848   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X14Y49.COUT    Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y50.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X5Y8.A5        net (fanout=179)      4.022   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y8.A         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<322>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_12
    SLICE_X17Y9.B1       net (fanout=9)        1.288   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X17Y9.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<319>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[2][23]_m_DataIn[23]_mux_14_OUT201
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317
    -------------------------------------------------  ---------------------------
    Total                                     13.792ns (3.407ns logic, 10.385ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_3 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.791ns (Levels of Logic = 10)
  Clock Path Skew:      -0.032ns (0.659 - 0.691)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_3 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.DQ      Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_3
    SLICE_X10Y50.D2      net (fanout=10)       1.113   DDA_Partition_1/m_DDATimeBase<3>
    SLICE_X10Y50.COUT    Topcyd                0.260   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.DMUX    Tcind                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X6Y58.A1       net (fanout=6)        1.498   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X6Y58.COUT     Topcya                0.409   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y59.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y59.AMUX     Tcina                 0.194   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y50.B1      net (fanout=45)       1.718   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y50.COUT    Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y51.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y49.D2      net (fanout=1)        0.848   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X14Y49.COUT    Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y50.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X5Y8.A5        net (fanout=179)      4.022   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X5Y8.A         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<322>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_12
    SLICE_X17Y9.B1       net (fanout=9)        1.288   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X17Y9.CLK      Tas                   0.322   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<319>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[2][23]_m_DataIn[23]_mux_14_OUT201
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_317
    -------------------------------------------------  ---------------------------
    Total                                     13.791ns (3.292ns logic, 10.499ns route)
                                                       (23.9% logic, 76.1% route)

--------------------------------------------------------------------------------

Paths for end point SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_295 (SLICE_X20Y7.C4), 374690 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.176ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/Controller/m_DDACountAdjValue_12 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_295 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.733ns (Levels of Logic = 9)
  Clock Path Skew:      -0.056ns (0.661 - 0.717)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/Controller/m_DDACountAdjValue_12 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_295
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y51.DMUX    Tshcko                0.461   DDA_Partition_1/Controller/m_DDACountAdjValue<11>
                                                       DDA_Partition_1/Controller/m_DDACountAdjValue_12
    SLICE_X10Y52.A1      net (fanout=2)        1.293   DDA_Partition_1/Controller/m_DDACountAdjValue<12>
    SLICE_X10Y52.CMUX    Topac                 0.533   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<12>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<15>
    SLICE_X6Y58.C2       net (fanout=6)        1.340   DDA_Partition_1/Controller/m_DDACountAddAdj<14>
    SLICE_X6Y58.COUT     Topcyc                0.295   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lut<6>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y59.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y59.AMUX     Tcina                 0.194   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y50.B1      net (fanout=45)       1.718   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y50.COUT    Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y51.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y49.D2      net (fanout=1)        0.848   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X14Y49.COUT    Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y50.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X7Y7.A3        net (fanout=179)      4.014   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y7.A         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<346>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X20Y7.C4       net (fanout=11)       1.295   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>12
    SLICE_X20Y7.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<296>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[3][23]_m_DataIn[23]_mux_13_OUT221
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_295
    -------------------------------------------------  ---------------------------
    Total                                     13.733ns (3.216ns logic, 10.517ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.177ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_1 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_295 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.758ns (Levels of Logic = 10)
  Clock Path Skew:      -0.030ns (0.661 - 0.691)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_1 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_295
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.BQ      Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_1
    SLICE_X10Y50.B3      net (fanout=10)       0.999   DDA_Partition_1/m_DDATimeBase<1>
    SLICE_X10Y50.COUT    Topcyb                0.375   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<5>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.DMUX    Tcind                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X6Y58.A1       net (fanout=6)        1.498   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X6Y58.COUT     Topcya                0.409   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y59.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y59.AMUX     Tcina                 0.194   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y50.B1      net (fanout=45)       1.718   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y50.COUT    Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y51.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y49.D2      net (fanout=1)        0.848   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X14Y49.COUT    Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y50.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X7Y7.A3        net (fanout=179)      4.014   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y7.A         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<346>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X20Y7.C4       net (fanout=11)       1.295   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>12
    SLICE_X20Y7.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<296>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[3][23]_m_DataIn[23]_mux_13_OUT221
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_295
    -------------------------------------------------  ---------------------------
    Total                                     13.758ns (3.374ns logic, 10.384ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.178ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DDA_Partition_1/m_DDATimeBase_3 (FF)
  Destination:          SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_295 (FF)
  Requirement:          20.000ns
  Data Path Delay:      13.757ns (Levels of Logic = 10)
  Clock Path Skew:      -0.030ns (0.661 - 0.691)
  Source Clock:         g_clk_BUFGP rising at 0.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DDA_Partition_1/m_DDATimeBase_3 to SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_295
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X17Y50.DQ      Tcko                  0.391   DDA_Partition_1/m_DDATimeBase<3>
                                                       DDA_Partition_1/m_DDATimeBase_3
    SLICE_X10Y50.D2      net (fanout=10)       1.113   DDA_Partition_1/m_DDATimeBase<3>
    SLICE_X10Y50.COUT    Topcyd                0.260   DDA_Partition_1/m_DDATimeBase<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_lut<7>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<7>
    SLICE_X10Y51.DMUX    Tcind                 0.272   DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
                                                       DDA_Partition_1/Controller/Madd_m_DDACountAddAdj_cy<11>
    SLICE_X6Y58.A1       net (fanout=6)        1.498   DDA_Partition_1/Controller/m_DDACountAddAdj<11>
    SLICE_X6Y58.COUT     Topcya                0.409   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_lutdi4
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y59.CIN      net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<7>
    SLICE_X6Y59.AMUX     Tcina                 0.194   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
                                                       DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y50.B1      net (fanout=45)       1.718   DDA_Partition_1/Controller/Mcompar_m_DDACountChkValue[18]_m_DDACountAddAdj[18]_LessThan_8_o_cy<8>
    SLICE_X12Y50.COUT    Topcyb                0.380   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
                                                       DDA_Partition_1/Controller/Mmux_m_RealDDACountBase1911
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y51.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<11>
    SLICE_X12Y51.DMUX    Tcind                 0.302   DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
                                                       DDA_Partition_1/Controller/SubSynGenerator/Madd_oModifiedDDABase_cy<15>
    SLICE_X14Y49.D2      net (fanout=1)        0.848   DDA_Partition_1/Controller/m_ModifiedRealDDACountBase<15>
    SLICE_X14Y49.COUT    Topcyd                0.281   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
                                                       DDA_Partition_1/Controller/Mcompar_n0021_lutdi7
                                                       DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y50.CIN     net (fanout=1)        0.003   DDA_Partition_1/Controller/Mcompar_n0021_cy<7>
    SLICE_X14Y50.BMUX    Tcinb                 0.222   IOENC_Partition_1/G1.Channel[0].DDACounterLatched/m_LastTrigger
                                                       DDA_Partition_1/Mmux_DDA_IRQREQ11_cy1
    SLICE_X7Y7.A3        net (fanout=179)      4.014   DDA_Partition_1/Controller/Mcompar_n0021_cy<9>
    SLICE_X7Y7.A         Tilo                  0.259   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<346>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>1_3
    SLICE_X20Y7.C4       net (fanout=11)       1.295   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/_n0149<3>12
    SLICE_X20Y7.CLK      Tas                   0.289   SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15<296>
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/Mmux_m_Queue[3][23]_m_DataIn[23]_mux_13_OUT221
                                                       SPI_DAC_Partition_1/DAC_CTRL_SPI_1/m_Queue_15_295
    -------------------------------------------------  ---------------------------
    Total                                     13.757ns (3.259ns logic, 10.498ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_CountUp (SLICE_X14Y47.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.376ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_State_FSM_FFd3 (FF)
  Destination:          Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_CountUp (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.378ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.045 - 0.043)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_State_FSM_FFd3 to Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_CountUp
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y47.BQ      Tcko                  0.198   Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_State_FSM_FFd3
                                                       Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_State_FSM_FFd3
    SLICE_X14Y47.A5      net (fanout=4)        0.059   Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_State_FSM_FFd3
    SLICE_X14Y47.CLK     Tah         (-Th)    -0.121   Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_CountDown
                                                       Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_NextCountUp1
                                                       Encoder_Partition_1/G1.Channel[0].Receiver/Controller/m_CountUp
    -------------------------------------------------  ---------------------------
    Total                                      0.378ns (0.319ns logic, 0.059ns route)
                                                       (84.4% logic, 15.6% route)

--------------------------------------------------------------------------------

Paths for end point RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11 (SLICE_X0Y61.DI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_5 (FF)
  Destination:          RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.043 - 0.041)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_5 to RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X1Y61.AMUX     Tshcko                0.244   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q<12>
                                                       RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_5
    SLICE_X0Y61.DI       net (fanout=1)        0.106   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q<5>
    SLICE_X0Y61.CLK      Tdh         (-Th)    -0.033   RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/m_Q_111
                                                       RemoteIO_Partition_1/IOLink/Transmitter/CRCGenerator/Mshreg_m_Q_11
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.277ns logic, 0.106ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------

Paths for end point IOENC_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2 (SLICE_X2Y30.A5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.381ns (requirement - (clock path skew + uncertainty - data path))
  Source:               IOENC_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3 (FF)
  Destination:          IOENC_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.044 - 0.042)
  Source Clock:         g_clk_BUFGP rising at 20.000ns
  Destination Clock:    g_clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: IOENC_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3 to IOENC_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y30.BQ       Tcko                  0.198   IOENC_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3
                                                       IOENC_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3
    SLICE_X2Y30.A5       net (fanout=4)        0.064   IOENC_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd3
    SLICE_X2Y30.CLK      Tah         (-Th)    -0.121   IBit_Latch_Partition_1/Mmux_m_Ibit_Number[0][7]_iIbit_Input[255]_Mux_3_o1941
                                                       IOENC_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2-In1
                                                       IOENC_Partition_1/G1.Channel[3].Receiver/Controller/m_State_FSM_FFd2
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.319ns logic, 0.064ns route)
                                                       (83.3% logic, 16.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_g_clk = PERIOD TIMEGRP "g_clk" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 18.270ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: g_clk_BUFGP/BUFG/I0
  Logical resource: g_clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X3Y16.I0
  Clock network: g_clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMA/CLK
  Location pin: SLICE_X0Y27.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.962ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMD_O/CLK
  Logical resource: DDA_Partition_1/G1.Channel[0].DDACmdFIFO/DATA_FIFO1/U0/xst_options.dist_mem_inst/gen_sdp_ram.sdpram_inst/Mram_ram1_RAMB/CLK
  Location pin: SLICE_X0Y27.CLK
  Clock network: g_clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock g_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
g_clk          |   13.873|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 430621165 paths, 0 nets, and 18256 connections

Design statistics:
   Minimum period:  13.873ns{1}   (Maximum frequency:  72.082MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Sep 06 12:34:08 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 205 MB



