#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Mon Oct 14 20:18:44 2024
# Process ID: 13924
# Current directory: D:/EC605_Lab/Lab3
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent3448 D:\EC605_Lab\Lab3\Lab3.xpr
# Log file: D:/EC605_Lab/Lab3/vivado.log
# Journal file: D:/EC605_Lab/Lab3\vivado.jou
# Running On        :LAPTOP-3F3DSVGS
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :22631
# Processor Detail  :AMD Ryzen 7 4800H with Radeon Graphics         
# CPU Frequency     :2895 MHz
# CPU Physical cores:8
# CPU Logical cores :16
# Host memory       :16556 MB
# Swap memory       :3489 MB
# Total Virtual     :20046 MB
# Available Virtual :10205 MB
#-----------------------------------------------------------
start_gui
open_project D:/EC605_Lab/Lab3/Lab3.xpr
update_compile_order -fileset sources_1
export_ip_user_files -of_objects  [get_files D:/EC605_Lab/Lab3/Lab3.srcs/sources_1/new/ClockDivider.v] -no_script -reset -force -quiet
remove_files  D:/EC605_Lab/Lab3/Lab3.srcs/sources_1/new/ClockDivider.v
file delete -force D:/EC605_Lab/Lab3/Lab3.srcs/sources_1/new/ClockDivider.v
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
open_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {D:/EC605_Lab/Lab3/Lab3.runs/impl_1/Top_module.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/EC605_Lab/Lab3/Lab3.runs/impl_1/Top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
undo
undo
undo
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {D:/EC605_Lab/Lab3/Lab3.runs/impl_1/Top_module.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top Convertor_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
source Convertor_testbench.tcl
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top StateMachine_testbench [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_simulation
close_sim
launch_simulation
source StateMachine_testbench.tcl
close_sim
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top ClockDivider_test [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
set_property -name {xsim.simulate.runtime} -value {1ms} -objects [get_filesets sim_1]
set_property -name {xsim.simulate.runtime} -value {1s} -objects [get_filesets sim_1]
launch_simulation
source ClockDivider_test.tcl
close_sim
