<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>SystemView Application: Periph_BlackPill/src/stm32f4xx_fmc.c Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">SystemView Application<span id="projectnumber">&#160;v1.0</span>
   </div>
   <div id="projectbrief">STM32F411CE SEGGER SystemView Real-time Analysis with OLED Display</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',false);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){ initResizable(false); });
/* @license-end */
</script>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_dae2dd89d33c4bdaad5fc543e1f98aab.html">Periph_BlackPill</a></li><li class="navelem"><a class="el" href="dir_f16dc92379e1f75ab0ddd250eb9f3ac7.html">src</a></li>  </ul>
</div>
</div><!-- top -->
<div id="doc-content">
<div class="header">
  <div class="headertitle"><div class="title">stm32f4xx_fmc.c</div></div>
</div><!--header-->
<div class="contents">
<a href="stm32f4xx__fmc_8c.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span> </div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span><span class="comment">/* Includes ------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__fmc_8h.html">stm32f4xx_fmc.h</a>&quot;</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="preprocessor">#include &quot;<a class="code" href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a>&quot;</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno">   41</span><span class="comment">/* Private typedef -----------------------------------------------------------*/</span></div>
<div class="foldopen" id="foldopen00042" data-start="{" data-end="};">
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gafa4dd9d47180b9e335dbd403664925e0">   42</a></span><span class="keyword">const</span> <a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FMC_NORSRAMTimingInitTypeDef</a> <a class="code hl_variable" href="group___f_m_c.html#gafa4dd9d47180b9e335dbd403664925e0">FMC_DefaultTimingStruct</a> = {0x0F, <span class="comment">/* FMC_AddressSetupTime */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno">   43</span>                                                              0x0F, <span class="comment">/* FMC_AddressHoldTime */</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span>                                                              0xFF, <span class="comment">/* FMC_DataSetupTime */</span></div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span>                                                              0x0F, <span class="comment">/* FMC_BusTurnAroundDuration */</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span>                                                              0x0F, <span class="comment">/* FMC_CLKDivision */</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span>                                                              0x0F, <span class="comment">/* FMC_DataLatency */</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span>                                                              <a class="code hl_define" href="group___f_m_c___access___mode.html#ga8eb0afb97ccf5090851a43547bba0599">FMC_AccessMode_A</a> <span class="comment">/* FMC_AccessMode */</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span>                                                              };</div>
</div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment">/* --------------------- FMC registers bit mask ---------------------------- */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span><span class="comment">/* FMC BCRx Mask */</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga74722cb031b5a30c066e627474507e1e">   52</a></span><span class="preprocessor">#define BCR_MBKEN_SET              ((uint32_t)0x00000001)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga6190926e03187065960cdbe9353632be">   53</a></span><span class="preprocessor">#define BCR_MBKEN_RESET            ((uint32_t)0x000FFFFE)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga298d32354d8909737fa2db42cec1d343">   54</a></span><span class="preprocessor">#define BCR_FACCEN_SET             ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/* FMC PCRx Mask */</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga99ff48346c662edaacb98c754dbe8ce1">   57</a></span><span class="preprocessor">#define PCR_PBKEN_SET              ((uint32_t)0x00000004)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga3c5233208c7403c4ab1751912519fb2b">   58</a></span><span class="preprocessor">#define PCR_PBKEN_RESET            ((uint32_t)0x000FFFFB)</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga77fb3dbb94b45bf205281a3b8c7c57db">   59</a></span><span class="preprocessor">#define PCR_ECCEN_SET              ((uint32_t)0x00000040)</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga5d750aba62d7faea82ce2b133f3ba84e">   60</a></span><span class="preprocessor">#define PCR_ECCEN_RESET            ((uint32_t)0x000FFFBF)</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gaf02a07b484782f398b0684f0f0372f2f">   61</a></span><span class="preprocessor">#define PCR_MEMORYTYPE_NAND        ((uint32_t)0x00000008)</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno">   63</span><span class="comment">/* FMC SDCRx write protection Mask*/</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga91932b7d3914371044af3f0067953649">   64</a></span><span class="preprocessor">#define SDCR_WriteProtection_RESET ((uint32_t)0x00007DFF) </span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span> </div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span><span class="comment">/* FMC SDCMR Mask*/</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga51ccbf7cf830dfeebc748d0dfc63d8e1">   67</a></span><span class="preprocessor">#define SDCMR_CTB1_RESET           ((uint32_t)0x003FFFEF)</span></div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga7583cc202359cad0c9a991b6500f4891">   68</a></span><span class="preprocessor">#define SDCMR_CTB2_RESET           ((uint32_t)0x003FFFF7)</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga97be79e962aeae9aef7adeb26b7c1663">   69</a></span><span class="preprocessor">#define SDCMR_CTB1_2_RESET         ((uint32_t)0x003FFFE7)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span> </div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment">/* Private macro -------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment">/* Private variables ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment">/* Private function prototypes -----------------------------------------------*/</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno">   74</span><span class="comment">/* Private functions ---------------------------------------------------------*/</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno">   75</span> </div>
<div class="foldopen" id="foldopen00129" data-start="{" data-end="}">
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga749f92c3e2da92108640a24219bcbdb2">  129</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group1.html#ga749f92c3e2da92108640a24219bcbdb2">FMC_NORSRAMDeInit</a>(uint32_t FMC_Bank)</div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span>{</div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span>  <span class="comment">/* Check the parameter */</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga511792904b72197bcea6e10c8b5f0508">IS_FMC_NORSRAM_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span>  </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span>  <span class="comment">/* FMC_Bank1_NORSRAM1 */</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span>  <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga517ad747070bd1bf90dbd3cda54ea90e">FMC_Bank1_NORSRAM1</a>)</div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span>  {</div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span>    FMC_Bank1-&gt;BTCR[FMC_Bank] = 0x000030DB;    </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span>  }</div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span>  <span class="comment">/* FMC_Bank1_NORSRAM2,  FMC_Bank1_NORSRAM3 or FMC_Bank1_NORSRAM4 */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span>  {   </div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span>    FMC_Bank1-&gt;BTCR[FMC_Bank] = 0x000030D2; </div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span>  }</div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span>  FMC_Bank1-&gt;BTCR[FMC_Bank + 1] = 0x0FFFFFFF;</div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span>  FMC_Bank1E-&gt;BWTR[FMC_Bank] = 0x0FFFFFFF;  </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span>}</div>
</div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span> </div>
<div class="foldopen" id="foldopen00156" data-start="{" data-end="}">
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gae40ccb4f667c0242c737140103cc7ad0">  156</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group1.html#gae40ccb4f667c0242c737140103cc7ad0">FMC_NORSRAMInit</a>(<a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html">FMC_NORSRAMInitTypeDef</a>* FMC_NORSRAMInitStruct)</div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span>{</div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span>  uint32_t tmpr = 0, tmpbcr = 0, tmpbwr = 0;</div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span>  </div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga511792904b72197bcea6e10c8b5f0508">IS_FMC_NORSRAM_BANK</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a>));</div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno">  162</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___data___address___bus___multiplexing.html#ga2b0a4928e29e10a1589f60b1ad4ed7ec">IS_FMC_MUX</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#ad488398f1831b1aa0de850a7c2756ec9">FMC_DataAddressMux</a>));</div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___memory___type.html#ga13b079092bcf65c20bfd0030e0cfea8e">IS_FMC_MEMORY</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a214a6a37761a09866c3656b0f1d76251">FMC_MemoryType</a>));</div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___data___width.html#ga2c8e84cb99d5ade5dd971f7562364273">IS_FMC_NORSRAM_MEMORY_WIDTH</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a0cf479c4c09b5fbc077718748188a75f">FMC_MemoryDataWidth</a>));</div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___burst___access___mode.html#ga0892dc77328587b787d825e95fc9c3e4">IS_FMC_BURSTMODE</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aca063e309c8aebfc2787440059b90e79">FMC_BurstAccessMode</a>));</div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait___signal___polarity.html#gaac13dd3e880cf12096175953267ea133">IS_FMC_WAIT_POLARITY</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a45c1f37ff48e363bb6d5c2578613618c">FMC_WaitSignalPolarity</a>));</div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wrap___mode.html#gae68e545ea1a0054c804d89118808272c">IS_FMC_WRAP_MODE</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#ad0b7c9349b8f05e44e81080a110b3f5c">FMC_WrapMode</a>));</div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait___timing.html#ga6cbe01a424a09a5553123efc9bfdf1c8">IS_FMC_WAIT_SIGNAL_ACTIVE</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a727579adcb2cc62aa204b9e16ed8aa50">FMC_WaitSignalActive</a>));</div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___write___operation.html#ga9ff9c85ca0cc7e10aff00562144042f6">IS_FMC_WRITE_OPERATION</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aaaa6c76e103e6ebc636fb59fb52d2af2">FMC_WriteOperation</a>));</div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait___signal.html#ga303f69eee0696fc6cd356aeefd70b129">IS_FMC_WAITE_SIGNAL</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a2b5419722b42f9a4132d37b0c4c73e41">FMC_WaitSignal</a>));</div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___extended___mode.html#gad1017e00ef385503f521d18adbcc8a1b">IS_FMC_EXTENDED_MODE</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a8062afb3f31831e10e66410a19b4fbc9">FMC_ExtendedMode</a>));</div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___asynchronous_wait.html#gaa17de7979f4069d9a6d79a09d7d1f94f">IS_FMC_ASYNWAIT</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a201035bb313d5fbbdc8c90cabf51ebee">FMC_AsynchronousWait</a>));</div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___write___burst.html#gae5a878db67d6e5e6b9a9ecbb13c4a5e0">IS_FMC_WRITE_BURST</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a91b2774d2e781aa31ab43bf156ef758c">FMC_WriteBurst</a>));</div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___continous___clock.html#ga3171277af9c6cae158714b5e9d03df6a">IS_FMC_CONTINOUS_CLOCK</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a9ad3be856f07e54e621360b1fa86d985">FMC_ContinousClock</a>));  </div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___address___setup___time.html#gaa72ca969f22ed547020aab2f884a352b">IS_FMC_ADDRESS_SETUP_TIME</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abfaa0e00738b8ce763af033c647735ce">FMC_AddressSetupTime</a>));</div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno">  176</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___address___hold___time.html#ga002b3954d17bfb849c9df898af8eb386">IS_FMC_ADDRESS_HOLD_TIME</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a23003bc6be4197df9affb549399735f5">FMC_AddressHoldTime</a>));</div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno">  177</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___data___setup___time.html#ga26aec4fbc8d24ef9e42adcb2f0117233">IS_FMC_DATASETUP_TIME</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ae14bbbc70ca64c0657a22ec50fcb309b">FMC_DataSetupTime</a>));</div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___bus___turn__around___duration.html#ga1aa55e3a0bbd7a31a1e28017d7f527ba">IS_FMC_TURNAROUND_TIME</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aa5e6d87c6ad2ba8c8e19a4ed7270fe8f">FMC_BusTurnAroundDuration</a>));</div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno">  179</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___c_l_k___division.html#gad61a20de71250a74f5e73ba9293e55ab">IS_FMC_CLK_DIV</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a7cd221988f09666695916d099fa2615a">FMC_CLKDivision</a>));</div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___data___latency.html#ga18f9f260d2be1a02be2747c7627ebe13">IS_FMC_DATA_LATENCY</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ad0f9c6a8ad6323ec95982a86ce6153c3">FMC_DataLatency</a>));</div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___access___mode.html#ga58b866678b9c955f09a09ba788ddb19c">IS_FMC_ACCESS_MODE</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a72798cbf265bfd85d133ca47e672a6d7">FMC_AccessMode</a>)); </div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span>  </div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span>  <span class="comment">/* Get the BTCR register value */</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span>  tmpbcr = FMC_Bank1-&gt;BTCR[FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a>];</div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span> </div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span>  <span class="comment">/* Clear MBKEN, MUXEN, MTYP, MWID, FACCEN, BURSTEN, WAITPOL, WRAPMOD, WAITCFG, WREN,</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="comment">           WAITEN, EXTMOD, ASYNCWAIT, CBURSTRW and CCLKEN bits */</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span>  tmpbcr &amp;= ((uint32_t)~(FMC_BCR1_MBKEN   | FMC_BCR1_MUXEN    | FMC_BCR1_MTYP     | \</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span>                         FMC_BCR1_MWID     | FMC_BCR1_FACCEN   | FMC_BCR1_BURSTEN  | \</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span>                         FMC_BCR1_WAITPOL  | FMC_BCR1_WRAPMOD  | FMC_BCR1_WAITCFG  | \</div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span>                         FMC_BCR1_WREN     | FMC_BCR1_WAITEN   | FMC_BCR1_EXTMOD   | \</div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span>                         FMC_BCR1_ASYNCWAIT| FMC_BCR1_CBURSTRW | FMC_BCR1_CCLKEN));</div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span> </div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span>  <span class="comment">/* NOR/SRAM Bank control register configuration */</span> </div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span>  tmpbcr |=  (uint32_t)FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#ad488398f1831b1aa0de850a7c2756ec9">FMC_DataAddressMux</a> |</div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno">  196</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a214a6a37761a09866c3656b0f1d76251">FMC_MemoryType</a> |</div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno">  197</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a0cf479c4c09b5fbc077718748188a75f">FMC_MemoryDataWidth</a> |</div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno">  198</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aca063e309c8aebfc2787440059b90e79">FMC_BurstAccessMode</a> |</div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno">  199</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a45c1f37ff48e363bb6d5c2578613618c">FMC_WaitSignalPolarity</a> |</div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#ad0b7c9349b8f05e44e81080a110b3f5c">FMC_WrapMode</a> |</div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a727579adcb2cc62aa204b9e16ed8aa50">FMC_WaitSignalActive</a> |</div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aaaa6c76e103e6ebc636fb59fb52d2af2">FMC_WriteOperation</a> |</div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a2b5419722b42f9a4132d37b0c4c73e41">FMC_WaitSignal</a> |</div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a8062afb3f31831e10e66410a19b4fbc9">FMC_ExtendedMode</a> |</div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a201035bb313d5fbbdc8c90cabf51ebee">FMC_AsynchronousWait</a> |</div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a91b2774d2e781aa31ab43bf156ef758c">FMC_WriteBurst</a> |</div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span>                       FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a9ad3be856f07e54e621360b1fa86d985">FMC_ContinousClock</a>;</div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span> </div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno">  209</span>  FMC_Bank1-&gt;BTCR[FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a>] = tmpbcr;</div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span>  <span class="keywordflow">if</span>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a214a6a37761a09866c3656b0f1d76251">FMC_MemoryType</a> == <a class="code hl_define" href="group___f_m_c___memory___type.html#gad7705a5ac4ab0adea2f5f40af8d05670">FMC_MemoryType_NOR</a>)</div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span>  {</div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span>    FMC_Bank1-&gt;BTCR[FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a>] |= (uint32_t)<a class="code hl_define" href="group___f_m_c.html#ga298d32354d8909737fa2db42cec1d343">BCR_FACCEN_SET</a>;</div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span>  }</div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span> </div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span>  <span class="comment">/* Configure Continuous clock feature when bank2..4 is used */</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span>  <span class="keywordflow">if</span>((FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a9ad3be856f07e54e621360b1fa86d985">FMC_ContinousClock</a> == <a class="code hl_define" href="group___f_m_c___continous___clock.html#ga70becc933104a586cb507435a544d0aa">FMC_CClock_SyncAsync</a>) &amp;&amp; (FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a> != <a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga517ad747070bd1bf90dbd3cda54ea90e">FMC_Bank1_NORSRAM1</a>))</div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span>  {</div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span>    tmpr = (uint32_t)((FMC_Bank1-&gt;BTCR[<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga517ad747070bd1bf90dbd3cda54ea90e">FMC_Bank1_NORSRAM1</a>+1]) &amp; ~(((uint32_t)0x0F) &lt;&lt; 20));    </div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span>    </div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span>    FMC_Bank1-&gt;BTCR[<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga517ad747070bd1bf90dbd3cda54ea90e">FMC_Bank1_NORSRAM1</a>]  |= FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a9ad3be856f07e54e621360b1fa86d985">FMC_ContinousClock</a>;</div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno">  222</span>    FMC_Bank1-&gt;BTCR[<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga517ad747070bd1bf90dbd3cda54ea90e">FMC_Bank1_NORSRAM1</a>]  |= <a class="code hl_define" href="group___f_m_c___burst___access___mode.html#gaeb3ecdfe98d72765a424062d5a40a029">FMC_BurstAccessMode_Enable</a>;</div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span>    FMC_Bank1-&gt;BTCR[<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga517ad747070bd1bf90dbd3cda54ea90e">FMC_Bank1_NORSRAM1</a>+1] = (uint32_t)(tmpr | (((FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a7cd221988f09666695916d099fa2615a">FMC_CLKDivision</a>)-1) &lt;&lt; 20));</div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span>  }</div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span>  </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span>  <span class="comment">/* NOR/SRAM Bank timing register configuration */</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span>  FMC_Bank1-&gt;BTCR[FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a>+1] =   </div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span>            (uint32_t)FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abfaa0e00738b8ce763af033c647735ce">FMC_AddressSetupTime</a> |</div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span>                      (FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a23003bc6be4197df9affb549399735f5">FMC_AddressHoldTime</a> &lt;&lt; 4) |</div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span>                      (FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ae14bbbc70ca64c0657a22ec50fcb309b">FMC_DataSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span>                      (FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aa5e6d87c6ad2ba8c8e19a4ed7270fe8f">FMC_BusTurnAroundDuration</a> &lt;&lt; 16) |</div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span>                      (FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a7cd221988f09666695916d099fa2615a">FMC_CLKDivision</a> &lt;&lt; 20) |</div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span>                      (FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ad0f9c6a8ad6323ec95982a86ce6153c3">FMC_DataLatency</a> &lt;&lt; 24) |</div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno">  234</span>                      FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a72798cbf265bfd85d133ca47e672a6d7">FMC_AccessMode</a>;</div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno">  235</span>     </div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span>  <span class="comment">/* NOR/SRAM Bank timing register for write configuration, if extended mode is used */</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span>  <span class="keywordflow">if</span>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a8062afb3f31831e10e66410a19b4fbc9">FMC_ExtendedMode</a> == <a class="code hl_define" href="group___f_m_c___extended___mode.html#ga206981f0e327db623767968ddf04f3c5">FMC_ExtendedMode_Enable</a>)</div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span>  {</div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___address___setup___time.html#gaa72ca969f22ed547020aab2f884a352b">IS_FMC_ADDRESS_SETUP_TIME</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abfaa0e00738b8ce763af033c647735ce">FMC_AddressSetupTime</a>));</div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___address___hold___time.html#ga002b3954d17bfb849c9df898af8eb386">IS_FMC_ADDRESS_HOLD_TIME</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a23003bc6be4197df9affb549399735f5">FMC_AddressHoldTime</a>));</div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___data___setup___time.html#ga26aec4fbc8d24ef9e42adcb2f0117233">IS_FMC_DATASETUP_TIME</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ae14bbbc70ca64c0657a22ec50fcb309b">FMC_DataSetupTime</a>));</div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___bus___turn__around___duration.html#ga1aa55e3a0bbd7a31a1e28017d7f527ba">IS_FMC_TURNAROUND_TIME</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aa5e6d87c6ad2ba8c8e19a4ed7270fe8f">FMC_BusTurnAroundDuration</a>));</div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span>    <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___access___mode.html#ga58b866678b9c955f09a09ba788ddb19c">IS_FMC_ACCESS_MODE</a>(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a72798cbf265bfd85d133ca47e672a6d7">FMC_AccessMode</a>));</div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span>    </div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span>    <span class="comment">/* Get the BWTR register value */</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno">  246</span>    tmpbwr = FMC_Bank1E-&gt;BWTR[FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a>];</div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span>    <span class="comment">/* Clear ADDSET, ADDHLD, DATAST, BUSTURN and ACCMOD bits */</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span>    tmpbwr &amp;= ((uint32_t)~(FMC_BWTR1_ADDSET  | FMC_BWTR1_ADDHLD | FMC_BWTR1_DATAST | \</div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span>                           FMC_BWTR1_BUSTURN | FMC_BWTR1_ACCMOD));</div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span>    </div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span>    tmpbwr |= (uint32_t)(FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abfaa0e00738b8ce763af033c647735ce">FMC_AddressSetupTime</a> |</div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span>                        (FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a23003bc6be4197df9affb549399735f5">FMC_AddressHoldTime</a> &lt;&lt; 4)|</div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span>                        (FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ae14bbbc70ca64c0657a22ec50fcb309b">FMC_DataSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span>                        (FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aa5e6d87c6ad2ba8c8e19a4ed7270fe8f">FMC_BusTurnAroundDuration</a> &lt;&lt; 16) |</div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno">  256</span>                         FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a72798cbf265bfd85d133ca47e672a6d7">FMC_AccessMode</a>);</div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno">  257</span> </div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span>    FMC_Bank1E-&gt;BWTR[FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a>] = tmpbwr;</div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span>  }</div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span>  {</div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span>    FMC_Bank1E-&gt;BWTR[FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a>] = 0x0FFFFFFF;</div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span>  }</div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span>  </div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span>}</div>
</div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span> </div>
<div class="foldopen" id="foldopen00273" data-start="{" data-end="}">
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gad2795ba520c62d1232741e7f9c5db987">  273</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group1.html#gad2795ba520c62d1232741e7f9c5db987">FMC_NORSRAMStructInit</a>(<a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html">FMC_NORSRAMInitTypeDef</a>* FMC_NORSRAMInitStruct)</div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span>{  </div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span>  <span class="comment">/* Reset NOR/SRAM Init structure parameters values */</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_Bank</a> = <a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga517ad747070bd1bf90dbd3cda54ea90e">FMC_Bank1_NORSRAM1</a>;</div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#ad488398f1831b1aa0de850a7c2756ec9">FMC_DataAddressMux</a> = <a class="code hl_define" href="group___f_m_c___data___address___bus___multiplexing.html#ga0c2165ff50f78bb8cdd3d1bc90677486">FMC_DataAddressMux_Enable</a>;</div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a214a6a37761a09866c3656b0f1d76251">FMC_MemoryType</a> = <a class="code hl_define" href="group___f_m_c___memory___type.html#gaa4a6f0d5833f9ab1924c31aa0116f5e7">FMC_MemoryType_SRAM</a>;</div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a0cf479c4c09b5fbc077718748188a75f">FMC_MemoryDataWidth</a> = <a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___data___width.html#gadf5bcb8480670758f425e05188419aa2">FMC_NORSRAM_MemoryDataWidth_16b</a>;</div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aca063e309c8aebfc2787440059b90e79">FMC_BurstAccessMode</a> = <a class="code hl_define" href="group___f_m_c___burst___access___mode.html#gafcf9945b6da5241eef1677bac9e7c2a7">FMC_BurstAccessMode_Disable</a>;</div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a201035bb313d5fbbdc8c90cabf51ebee">FMC_AsynchronousWait</a> = <a class="code hl_define" href="group___f_m_c___asynchronous_wait.html#gadf40ce51c6c6f09b640519db00f18a09">FMC_AsynchronousWait_Disable</a>;</div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a45c1f37ff48e363bb6d5c2578613618c">FMC_WaitSignalPolarity</a> = <a class="code hl_define" href="group___f_m_c___wait___signal___polarity.html#ga8db57c93cf57dbb75b971cf213d826dc">FMC_WaitSignalPolarity_Low</a>;</div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#ad0b7c9349b8f05e44e81080a110b3f5c">FMC_WrapMode</a> = <a class="code hl_define" href="group___f_m_c___wrap___mode.html#ga17495cc6198b8f11b127144bc2907e10">FMC_WrapMode_Disable</a>;</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a727579adcb2cc62aa204b9e16ed8aa50">FMC_WaitSignalActive</a> = <a class="code hl_define" href="group___f_m_c___wait___timing.html#gabea47ec0010b63eef2cd44456a722485">FMC_WaitSignalActive_BeforeWaitState</a>;</div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aaaa6c76e103e6ebc636fb59fb52d2af2">FMC_WriteOperation</a> = <a class="code hl_define" href="group___f_m_c___write___operation.html#ga2a7214389fa59fefe19b2ee6c5db8ac7">FMC_WriteOperation_Enable</a>;</div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a2b5419722b42f9a4132d37b0c4c73e41">FMC_WaitSignal</a> = <a class="code hl_define" href="group___f_m_c___wait___signal.html#ga515c4513d42bf53b00aa264c6d3ff64d">FMC_WaitSignal_Enable</a>;</div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a8062afb3f31831e10e66410a19b4fbc9">FMC_ExtendedMode</a> = <a class="code hl_define" href="group___f_m_c___extended___mode.html#gab2c6ec0443d789cbb8ee1c0a282acd5b">FMC_ExtendedMode_Disable</a>;</div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a91b2774d2e781aa31ab43bf156ef758c">FMC_WriteBurst</a> = <a class="code hl_define" href="group___f_m_c___write___burst.html#ga9cc94c2a9e248e4dce52b4a3c3d5755f">FMC_WriteBurst_Disable</a>;</div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a9ad3be856f07e54e621360b1fa86d985">FMC_ContinousClock</a> = <a class="code hl_define" href="group___f_m_c___continous___clock.html#gaf01044f6613141f4038f85eb43808261">FMC_CClock_SyncOnly</a>;</div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span>  </div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_ReadWriteTimingStruct</a> = (<a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FMC_NORSRAMTimingInitTypeDef</a>*)((uint32_t)&amp;<a class="code hl_variable" href="group___f_m_c.html#gafa4dd9d47180b9e335dbd403664925e0">FMC_DefaultTimingStruct</a>);</div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>  FMC_NORSRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_WriteTimingStruct</a> = (<a class="code hl_struct" href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FMC_NORSRAMTimingInitTypeDef</a>*)((uint32_t)&amp;<a class="code hl_variable" href="group___f_m_c.html#gafa4dd9d47180b9e335dbd403664925e0">FMC_DefaultTimingStruct</a>);</div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span>}</div>
</div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span> </div>
<div class="foldopen" id="foldopen00306" data-start="{" data-end="}">
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga8f54c7882b41fa5ac2f43caf3a4f2f1a">  306</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group1.html#ga8f54c7882b41fa5ac2f43caf3a4f2f1a">FMC_NORSRAMCmd</a>(uint32_t FMC_Bank, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>{</div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga511792904b72197bcea6e10c8b5f0508">IS_FMC_NORSRAM_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span>  </div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span>  {</div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>    <span class="comment">/* Enable the selected NOR/SRAM Bank by setting the PBKEN bit in the BCRx register */</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>    FMC_Bank1-&gt;BTCR[FMC_Bank] |= <a class="code hl_define" href="group___f_m_c.html#ga74722cb031b5a30c066e627474507e1e">BCR_MBKEN_SET</a>;</div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  }</div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span>  {</div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span>    <span class="comment">/* Disable the selected NOR/SRAM Bank by clearing the PBKEN bit in the BCRx register */</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span>    FMC_Bank1-&gt;BTCR[FMC_Bank] &amp;= <a class="code hl_define" href="group___f_m_c.html#ga6190926e03187065960cdbe9353632be">BCR_MBKEN_RESET</a>;</div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span>  }</div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>}</div>
</div>
<div class="foldopen" id="foldopen00379" data-start="{" data-end="}">
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gac5b4f01f97763142aa3b30109644b080">  379</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group2.html#gac5b4f01f97763142aa3b30109644b080">FMC_NANDDeInit</a>(uint32_t FMC_Bank)</div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span>{</div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span>  <span class="comment">/* Check the parameter */</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gadae9879205f31bbb0bf2f921243602fc">IS_FMC_NAND_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span>  </div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span>  <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno">  385</span>  {</div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno">  386</span>    <span class="comment">/* Set the FMC_Bank2 registers to their reset values */</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno">  387</span>    FMC_Bank2-&gt;PCR2 = 0x00000018;</div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno">  388</span>    FMC_Bank2-&gt;SR2 = 0x00000040;</div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span>    FMC_Bank2-&gt;PMEM2 = 0xFCFCFCFC;</div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span>    FMC_Bank2-&gt;PATT2 = 0xFCFCFCFC;  </div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span>  }</div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span>  <span class="comment">/* FMC_Bank3_NAND */</span>  </div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span>  {</div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno">  395</span>    <span class="comment">/* Set the FMC_Bank3 registers to their reset values */</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno">  396</span>    FMC_Bank3-&gt;PCR3 = 0x00000018;</div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno">  397</span>    FMC_Bank3-&gt;SR3 = 0x00000040;</div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno">  398</span>    FMC_Bank3-&gt;PMEM3 = 0xFCFCFCFC;</div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span>    FMC_Bank3-&gt;PATT3 = 0xFCFCFCFC; </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span>  }  </div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span>}</div>
</div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span> </div>
<div class="foldopen" id="foldopen00410" data-start="{" data-end="}">
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga9c29c9aa941b287029d82677fa3dfa17">  410</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group2.html#ga9c29c9aa941b287029d82677fa3dfa17">FMC_NANDInit</a>(<a class="code hl_struct" href="struct_f_m_c___n_a_n_d_init_type_def.html">FMC_NANDInitTypeDef</a>* FMC_NANDInitStruct)</div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span>{</div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span>  uint32_t tmppcr = 0x00000000, tmppmem = 0x00000000, tmppatt = 0x00000000; </div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span>    </div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno">  415</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gadae9879205f31bbb0bf2f921243602fc">IS_FMC_NAND_BANK</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#aca0a54e2e3f04d6c880217eb3ffb77d8">FMC_Bank</a>));</div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno">  416</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait__feature.html#gaad556bf07b9677e683abd6a94f9ee9f8">IS_FMC_WAIT_FEATURE</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#ad193a7c04e697eac7bc6516af4a67b4b">FMC_Waitfeature</a>));</div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno">  417</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___n_a_n_d___data___width.html#ga9bbe19f314b2148cb573c9486f45a1b3">IS_FMC_NAND_MEMORY_WIDTH</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#ade18c2af266211d1588ba91acc499521">FMC_MemoryDataWidth</a>));</div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno">  418</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___e_c_c.html#ga97410a9034aa259fa87db6fe3c2f994d">IS_FMC_ECC_STATE</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#abe4deb4174ad72bee987add6901e03a4">FMC_ECC</a>));</div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___e_c_c___page___size.html#ga932ac250f7d285ffba183da9de6651a0">IS_FMC_ECCPAGE_SIZE</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#afe68a089311df869d4c0d8fcc85ec702">FMC_ECCPageSize</a>));</div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___t_c_l_r___setup___time.html#ga8a84c334fc3ec89633c7af9894288bd5">IS_FMC_TCLR_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#adbb787fe7e3ac05e93dc2b8dc0ec5c68">FMC_TCLRSetupTime</a>));</div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___t_a_r___setup___time.html#ga5be8596326765d66d164f6d66694ed6a">IS_FMC_TAR_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a39d5a527630fdb500eacafff862b7c4b">FMC_TARSetupTime</a>));</div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___setup___time.html#gae92dd426b69bdff01082535263b1f327">IS_FMC_SETUP_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a>));</div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait___setup___time.html#gac17d5f6befbefde0d0fbf2fa8652db9b">IS_FMC_WAIT_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a>));</div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hold___setup___time.html#ga442df085b01885dec50cd82ffeaf03b4">IS_FMC_HOLD_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a>));</div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno">  425</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hi_z___setup___time.html#ga429934fc9167ecda68c704a86c35a31f">IS_FMC_HIZ_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a>));</div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno">  426</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___setup___time.html#gae92dd426b69bdff01082535263b1f327">IS_FMC_SETUP_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a>));</div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno">  427</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait___setup___time.html#gac17d5f6befbefde0d0fbf2fa8652db9b">IS_FMC_WAIT_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a>));</div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno">  428</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hold___setup___time.html#ga442df085b01885dec50cd82ffeaf03b4">IS_FMC_HOLD_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a>));</div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hi_z___setup___time.html#ga429934fc9167ecda68c704a86c35a31f">IS_FMC_HIZ_TIME</a>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a>));</div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span> </div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span>  <span class="keywordflow">if</span>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#aca0a54e2e3f04d6c880217eb3ffb77d8">FMC_Bank</a> == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span>  {</div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span>    <span class="comment">/* Get the NAND bank 2 register value */</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span>    tmppcr = FMC_Bank2-&gt;PCR2;</div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno">  435</span>  }</div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno">  436</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno">  437</span>  {</div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno">  438</span>    <span class="comment">/* Get the NAND bank 3 register value */</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span>    tmppcr = FMC_Bank3-&gt;PCR3;</div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span>  }</div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span>  </div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span>  <span class="comment">/* Clear PWAITEN, PBKEN, PTYP, PWID, ECCEN, TCLR, TAR and ECCPS bits */</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span>  tmppcr &amp;= ((uint32_t)~(FMC_PCR2_PWAITEN  | FMC_PCR2_PBKEN | FMC_PCR2_PTYP | \</div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span>                       FMC_PCR2_PWID | FMC_PCR2_ECCEN | FMC_PCR2_TCLR | \</div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno">  445</span>                       FMC_PCR2_TAR | FMC_PCR2_ECCPS)); </div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno">  446</span> </div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno">  447</span>  <span class="comment">/* Set the tmppcr value according to FMC_NANDInitStruct parameters */</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno">  448</span>  tmppcr |= (uint32_t)FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#ad193a7c04e697eac7bc6516af4a67b4b">FMC_Waitfeature</a> |</div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span>                      <a class="code hl_define" href="group___f_m_c.html#gaf02a07b484782f398b0684f0f0372f2f">PCR_MEMORYTYPE_NAND</a> |</div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span>                      FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#ade18c2af266211d1588ba91acc499521">FMC_MemoryDataWidth</a> |</div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span>                      FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#abe4deb4174ad72bee987add6901e03a4">FMC_ECC</a> |</div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span>                      FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#afe68a089311df869d4c0d8fcc85ec702">FMC_ECCPageSize</a> |</div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span>                      (FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#adbb787fe7e3ac05e93dc2b8dc0ec5c68">FMC_TCLRSetupTime</a> &lt;&lt; 9 )|</div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span>                      (FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a39d5a527630fdb500eacafff862b7c4b">FMC_TARSetupTime</a> &lt;&lt; 13);</div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno">  455</span>    </div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno">  456</span>  <span class="keywordflow">if</span>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#aca0a54e2e3f04d6c880217eb3ffb77d8">FMC_Bank</a> == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno">  457</span>  {</div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno">  458</span>    <span class="comment">/* Get the NAND bank 2 register value */</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span>    tmppmem = FMC_Bank2-&gt;PMEM2;</div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span>  }</div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span>  {</div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span>    <span class="comment">/* Get the NAND bank 3 register value */</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span>    tmppmem = FMC_Bank3-&gt;PMEM3;</div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno">  465</span>  } </div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno">  466</span>  </div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno">  467</span>  <span class="comment">/* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno">  468</span>  tmppmem &amp;= ((uint32_t)~(FMC_PMEM2_MEMSET2  | FMC_PMEM2_MEMWAIT2 | FMC_PMEM2_MEMHOLD2 | \</div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span>                          FMC_PMEM2_MEMHIZ2)); </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span> </div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span>  <span class="comment">/* Set tmppmem value according to FMC_CommonSpaceTimingStructure parameters */</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span>  tmppmem |= (uint32_t)FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> |</div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span>                       (FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span>                       (FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> &lt;&lt; 16)|</div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span>                       (FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> &lt;&lt; 24); </div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno">  476</span> </div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno">  477</span>  <span class="keywordflow">if</span>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#aca0a54e2e3f04d6c880217eb3ffb77d8">FMC_Bank</a> == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno">  478</span>  {</div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno">  479</span>    <span class="comment">/* Get the NAND bank 2 register value */</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span>    tmppatt = FMC_Bank2-&gt;PATT2;</div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span>  }</div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span>  {</div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span>    <span class="comment">/* Get the NAND bank 3 register value */</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span>    tmppatt = FMC_Bank3-&gt;PATT3;</div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno">  486</span>  } </div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno">  487</span>  </div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno">  488</span>  <span class="comment">/* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno">  489</span>  tmppatt &amp;= ((uint32_t)~(FMC_PATT2_ATTSET2  | FMC_PATT2_ATTWAIT2 | FMC_PATT2_ATTHOLD2 | \</div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span>                       FMC_PATT2_ATTHIZ2)); </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span> </div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span>  <span class="comment">/* Set tmppatt value according to FMC_AttributeSpaceTimingStructure parameters */</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span>  tmppatt |= (uint32_t)FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> |</div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span>                      (FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span>                      (FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> &lt;&lt; 16)|</div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno">  496</span>                      (FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> &lt;&lt; 24);</div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno">  497</span> </div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno">  498</span>  <span class="keywordflow">if</span>(FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#aca0a54e2e3f04d6c880217eb3ffb77d8">FMC_Bank</a> == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno">  499</span>  {</div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span>    <span class="comment">/* FMC_Bank2_NAND registers configuration */</span></div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span>    FMC_Bank2-&gt;PCR2 = tmppcr;</div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span>    FMC_Bank2-&gt;PMEM2 = tmppmem;</div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span>    FMC_Bank2-&gt;PATT2 = tmppatt;</div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span>  }</div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno">  506</span>  {</div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno">  507</span>    <span class="comment">/* FMC_Bank3_NAND registers configuration */</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno">  508</span>    FMC_Bank3-&gt;PCR3 = tmppcr;</div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno">  509</span>    FMC_Bank3-&gt;PMEM3 = tmppmem;</div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span>    FMC_Bank3-&gt;PATT3 = tmppatt;</div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span>  }</div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span>}</div>
</div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span> </div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span> </div>
<div class="foldopen" id="foldopen00521" data-start="{" data-end="}">
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga86378cc9a399d98341947de31de6ca38">  521</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group2.html#ga86378cc9a399d98341947de31de6ca38">FMC_NANDStructInit</a>(<a class="code hl_struct" href="struct_f_m_c___n_a_n_d_init_type_def.html">FMC_NANDInitTypeDef</a>* FMC_NANDInitStruct)</div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span>{ </div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span>  <span class="comment">/* Reset NAND Init structure parameters values */</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#aca0a54e2e3f04d6c880217eb3ffb77d8">FMC_Bank</a> = <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>;</div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#ad193a7c04e697eac7bc6516af4a67b4b">FMC_Waitfeature</a> = <a class="code hl_define" href="group___f_m_c___wait__feature.html#ga938f2df521b14c26555c4415ef3a48f4">FMC_Waitfeature_Disable</a>;</div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno">  526</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#ade18c2af266211d1588ba91acc499521">FMC_MemoryDataWidth</a> = <a class="code hl_define" href="group___f_m_c___n_a_n_d___data___width.html#ga4e84070cb9921e61205fed9283267c62">FMC_NAND_MemoryDataWidth_16b</a>;</div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno">  527</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#abe4deb4174ad72bee987add6901e03a4">FMC_ECC</a> = <a class="code hl_define" href="group___f_m_c___e_c_c.html#ga2301647e0c5131f641a30f61fda4a761">FMC_ECC_Disable</a>;</div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno">  528</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#afe68a089311df869d4c0d8fcc85ec702">FMC_ECCPageSize</a> = <a class="code hl_define" href="group___f_m_c___e_c_c___page___size.html#gaa4b0a50a37f67c4d4d6d6c1d25837daf">FMC_ECCPageSize_256Bytes</a>;</div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno">  529</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#adbb787fe7e3ac05e93dc2b8dc0ec5c68">FMC_TCLRSetupTime</a> = 0x0;</div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a39d5a527630fdb500eacafff862b7c4b">FMC_TARSetupTime</a> = 0x0;</div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> = 252;</div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> = 252;</div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> = 252;</div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> = 252;</div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> = 252;</div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno">  536</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> = 252;</div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno">  537</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> = 252;</div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno">  538</span>  FMC_NANDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> = 252;     </div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno">  539</span>}</div>
</div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="foldopen" id="foldopen00550" data-start="{" data-end="}">
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga46cbc8fb470c9b0e3ef92b3d22fd929d">  550</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group2.html#ga46cbc8fb470c9b0e3ef92b3d22fd929d">FMC_NANDCmd</a>(uint32_t FMC_Bank, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span>{</div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gadae9879205f31bbb0bf2f921243602fc">IS_FMC_NAND_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span>  </div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno">  556</span>  {</div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno">  557</span>    <span class="comment">/* Enable the selected NAND Bank by setting the PBKEN bit in the PCRx register */</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno">  558</span>    <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno">  559</span>    {</div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span>      FMC_Bank2-&gt;PCR2 |= <a class="code hl_define" href="group___f_m_c.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a>;</div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span>    }</div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span>    {</div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span>      FMC_Bank3-&gt;PCR3 |= <a class="code hl_define" href="group___f_m_c.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a>;</div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span>    }</div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno">  566</span>  }</div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno">  567</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno">  568</span>  {</div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno">  569</span>    <span class="comment">/* Disable the selected NAND Bank by clearing the PBKEN bit in the PCRx register */</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span>    <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span>    {</div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span>      FMC_Bank2-&gt;PCR2 &amp;= <a class="code hl_define" href="group___f_m_c.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a>;</div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span>    }</div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span>    {</div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno">  576</span>      FMC_Bank3-&gt;PCR3 &amp;= <a class="code hl_define" href="group___f_m_c.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a>;</div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno">  577</span>    }</div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno">  578</span>  }</div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno">  579</span>}</div>
</div>
<div class="foldopen" id="foldopen00590" data-start="{" data-end="}">
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gaff3cd9fd6ad0ba655f3edc9af9d2960a">  590</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group2.html#gaff3cd9fd6ad0ba655f3edc9af9d2960a">FMC_NANDECCCmd</a>(uint32_t FMC_Bank, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span>{</div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gadae9879205f31bbb0bf2f921243602fc">IS_FMC_NAND_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span>  </div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno">  596</span>  {</div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno">  597</span>    <span class="comment">/* Enable the selected NAND Bank ECC function by setting the ECCEN bit in the PCRx register */</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno">  598</span>    <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno">  599</span>    {</div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span>      FMC_Bank2-&gt;PCR2 |= <a class="code hl_define" href="group___f_m_c.html#ga77fb3dbb94b45bf205281a3b8c7c57db">PCR_ECCEN_SET</a>;</div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span>    }</div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span>    {</div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span>      FMC_Bank3-&gt;PCR3 |= <a class="code hl_define" href="group___f_m_c.html#ga77fb3dbb94b45bf205281a3b8c7c57db">PCR_ECCEN_SET</a>;</div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span>    }</div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno">  606</span>  }</div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno">  607</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno">  608</span>  {</div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno">  609</span>    <span class="comment">/* Disable the selected NAND Bank ECC function by clearing the ECCEN bit in the PCRx register */</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span>    <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span>    {</div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span>      FMC_Bank2-&gt;PCR2 &amp;= <a class="code hl_define" href="group___f_m_c.html#ga5d750aba62d7faea82ce2b133f3ba84e">PCR_ECCEN_RESET</a>;</div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span>    }</div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span>    {</div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno">  616</span>      FMC_Bank3-&gt;PCR3 &amp;= <a class="code hl_define" href="group___f_m_c.html#ga5d750aba62d7faea82ce2b133f3ba84e">PCR_ECCEN_RESET</a>;</div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno">  617</span>    }</div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno">  618</span>  }</div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno">  619</span>}</div>
</div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="foldopen" id="foldopen00629" data-start="{" data-end="}">
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga8d5d23606ce3bea136597a77f8f2e90f">  629</a></span>uint32_t <a class="code hl_function" href="group___f_m_c___group2.html#ga8d5d23606ce3bea136597a77f8f2e90f">FMC_GetECC</a>(uint32_t FMC_Bank)</div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span>{</div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span>  uint32_t eccval = 0x00000000;</div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span>  </div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span>  <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span>  {</div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span>    <span class="comment">/* Get the ECCR2 register value */</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span>    eccval = FMC_Bank2-&gt;ECCR2;</div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno">  637</span>  }</div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno">  638</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno">  639</span>  {</div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno">  640</span>    <span class="comment">/* Get the ECCR3 register value */</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span>    eccval = FMC_Bank3-&gt;ECCR3;</div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span>  }</div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span>  <span class="comment">/* Return the error correction code value */</span></div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span>  <span class="keywordflow">return</span>(eccval);</div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno">  645</span>}</div>
</div>
<div class="foldopen" id="foldopen00693" data-start="{" data-end="}">
<div class="line"><a id="l00693" name="l00693"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gac2baadf965a2ce6593809f47e8251f80">  693</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group3.html#gac2baadf965a2ce6593809f47e8251f80">FMC_PCCARDDeInit</a>(<span class="keywordtype">void</span>)</div>
<div class="line"><a id="l00694" name="l00694"></a><span class="lineno">  694</span>{</div>
<div class="line"><a id="l00695" name="l00695"></a><span class="lineno">  695</span>  <span class="comment">/* Set the FMC_Bank4 registers to their reset values */</span></div>
<div class="line"><a id="l00696" name="l00696"></a><span class="lineno">  696</span>  FMC_Bank4-&gt;PCR4 = 0x00000018; </div>
<div class="line"><a id="l00697" name="l00697"></a><span class="lineno">  697</span>  FMC_Bank4-&gt;SR4 = 0x00000000;  </div>
<div class="line"><a id="l00698" name="l00698"></a><span class="lineno">  698</span>  FMC_Bank4-&gt;PMEM4 = 0xFCFCFCFC;</div>
<div class="line"><a id="l00699" name="l00699"></a><span class="lineno">  699</span>  FMC_Bank4-&gt;PATT4 = 0xFCFCFCFC;</div>
<div class="line"><a id="l00700" name="l00700"></a><span class="lineno">  700</span>  FMC_Bank4-&gt;PIO4 = 0xFCFCFCFC;</div>
<div class="line"><a id="l00701" name="l00701"></a><span class="lineno">  701</span>}</div>
</div>
<div class="line"><a id="l00702" name="l00702"></a><span class="lineno">  702</span> </div>
<div class="foldopen" id="foldopen00710" data-start="{" data-end="}">
<div class="line"><a id="l00710" name="l00710"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gab059d9104d57a7778fa09582ff39ced5">  710</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group3.html#gab059d9104d57a7778fa09582ff39ced5">FMC_PCCARDInit</a>(<a class="code hl_struct" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html">FMC_PCCARDInitTypeDef</a>* FMC_PCCARDInitStruct)</div>
<div class="line"><a id="l00711" name="l00711"></a><span class="lineno">  711</span>{</div>
<div class="line"><a id="l00712" name="l00712"></a><span class="lineno">  712</span>  <span class="comment">/* temporary registers */</span></div>
<div class="line"><a id="l00713" name="l00713"></a><span class="lineno">  713</span>  uint32_t tmppcr = 0, tmpmem = 0, tmppatt = 0, tmppio = 0;</div>
<div class="line"><a id="l00714" name="l00714"></a><span class="lineno">  714</span>  </div>
<div class="line"><a id="l00715" name="l00715"></a><span class="lineno">  715</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00716" name="l00716"></a><span class="lineno">  716</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait__feature.html#gaad556bf07b9677e683abd6a94f9ee9f8">IS_FMC_WAIT_FEATURE</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a8ade2c6f37e11f167b9aeb0c20de3436">FMC_Waitfeature</a>));</div>
<div class="line"><a id="l00717" name="l00717"></a><span class="lineno">  717</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___t_c_l_r___setup___time.html#ga8a84c334fc3ec89633c7af9894288bd5">IS_FMC_TCLR_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6aba7996747baf97a6064736dca32662">FMC_TCLRSetupTime</a>));</div>
<div class="line"><a id="l00718" name="l00718"></a><span class="lineno">  718</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___t_a_r___setup___time.html#ga5be8596326765d66d164f6d66694ed6a">IS_FMC_TAR_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab508d6f7c1018b824f5ed5b6946c6279">FMC_TARSetupTime</a>));</div>
<div class="line"><a id="l00719" name="l00719"></a><span class="lineno">  719</span> </div>
<div class="line"><a id="l00720" name="l00720"></a><span class="lineno">  720</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___setup___time.html#gae92dd426b69bdff01082535263b1f327">IS_FMC_SETUP_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a>));</div>
<div class="line"><a id="l00721" name="l00721"></a><span class="lineno">  721</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait___setup___time.html#gac17d5f6befbefde0d0fbf2fa8652db9b">IS_FMC_WAIT_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a>));</div>
<div class="line"><a id="l00722" name="l00722"></a><span class="lineno">  722</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hold___setup___time.html#ga442df085b01885dec50cd82ffeaf03b4">IS_FMC_HOLD_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a>));</div>
<div class="line"><a id="l00723" name="l00723"></a><span class="lineno">  723</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hi_z___setup___time.html#ga429934fc9167ecda68c704a86c35a31f">IS_FMC_HIZ_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a>));</div>
<div class="line"><a id="l00724" name="l00724"></a><span class="lineno">  724</span>  </div>
<div class="line"><a id="l00725" name="l00725"></a><span class="lineno">  725</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___setup___time.html#gae92dd426b69bdff01082535263b1f327">IS_FMC_SETUP_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a>));</div>
<div class="line"><a id="l00726" name="l00726"></a><span class="lineno">  726</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait___setup___time.html#gac17d5f6befbefde0d0fbf2fa8652db9b">IS_FMC_WAIT_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a>));</div>
<div class="line"><a id="l00727" name="l00727"></a><span class="lineno">  727</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hold___setup___time.html#ga442df085b01885dec50cd82ffeaf03b4">IS_FMC_HOLD_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a>));</div>
<div class="line"><a id="l00728" name="l00728"></a><span class="lineno">  728</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hi_z___setup___time.html#ga429934fc9167ecda68c704a86c35a31f">IS_FMC_HIZ_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a>));</div>
<div class="line"><a id="l00729" name="l00729"></a><span class="lineno">  729</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___setup___time.html#gae92dd426b69bdff01082535263b1f327">IS_FMC_SETUP_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a>));</div>
<div class="line"><a id="l00730" name="l00730"></a><span class="lineno">  730</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___wait___setup___time.html#gac17d5f6befbefde0d0fbf2fa8652db9b">IS_FMC_WAIT_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a>));</div>
<div class="line"><a id="l00731" name="l00731"></a><span class="lineno">  731</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hold___setup___time.html#ga442df085b01885dec50cd82ffeaf03b4">IS_FMC_HOLD_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a>));</div>
<div class="line"><a id="l00732" name="l00732"></a><span class="lineno">  732</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___hi_z___setup___time.html#ga429934fc9167ecda68c704a86c35a31f">IS_FMC_HIZ_TIME</a>(FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a>));</div>
<div class="line"><a id="l00733" name="l00733"></a><span class="lineno">  733</span>  </div>
<div class="line"><a id="l00734" name="l00734"></a><span class="lineno">  734</span>  <span class="comment">/* Get PCCARD control register value */</span></div>
<div class="line"><a id="l00735" name="l00735"></a><span class="lineno">  735</span>  tmppcr = FMC_Bank4-&gt;PCR4;</div>
<div class="line"><a id="l00736" name="l00736"></a><span class="lineno">  736</span>  </div>
<div class="line"><a id="l00737" name="l00737"></a><span class="lineno">  737</span>  <span class="comment">/* Clear TAR, TCLR, PWAITEN and PWID bits */</span></div>
<div class="line"><a id="l00738" name="l00738"></a><span class="lineno">  738</span>  tmppcr &amp;= ((uint32_t)~(FMC_PCR4_TAR  | FMC_PCR4_TCLR | FMC_PCR4_PWAITEN | \</div>
<div class="line"><a id="l00739" name="l00739"></a><span class="lineno">  739</span>                         FMC_PCR4_PWID));</div>
<div class="line"><a id="l00740" name="l00740"></a><span class="lineno">  740</span> </div>
<div class="line"><a id="l00741" name="l00741"></a><span class="lineno">  741</span>  <span class="comment">/* Set the PCR4 register value according to FMC_PCCARDInitStruct parameters */</span></div>
<div class="line"><a id="l00742" name="l00742"></a><span class="lineno">  742</span>  tmppcr |= (uint32_t)FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a8ade2c6f37e11f167b9aeb0c20de3436">FMC_Waitfeature</a> |</div>
<div class="line"><a id="l00743" name="l00743"></a><span class="lineno">  743</span>                      <a class="code hl_define" href="group___f_m_c___n_a_n_d___data___width.html#ga4e84070cb9921e61205fed9283267c62">FMC_NAND_MemoryDataWidth_16b</a> |  </div>
<div class="line"><a id="l00744" name="l00744"></a><span class="lineno">  744</span>                      (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6aba7996747baf97a6064736dca32662">FMC_TCLRSetupTime</a> &lt;&lt; 9) |</div>
<div class="line"><a id="l00745" name="l00745"></a><span class="lineno">  745</span>                      (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab508d6f7c1018b824f5ed5b6946c6279">FMC_TARSetupTime</a> &lt;&lt; 13);</div>
<div class="line"><a id="l00746" name="l00746"></a><span class="lineno">  746</span> </div>
<div class="line"><a id="l00747" name="l00747"></a><span class="lineno">  747</span>  FMC_Bank4-&gt;PCR4 = tmppcr;</div>
<div class="line"><a id="l00748" name="l00748"></a><span class="lineno">  748</span> </div>
<div class="line"><a id="l00749" name="l00749"></a><span class="lineno">  749</span>  <span class="comment">/* Get PCCARD common space timing register value */</span></div>
<div class="line"><a id="l00750" name="l00750"></a><span class="lineno">  750</span>  tmpmem = FMC_Bank4-&gt;PMEM4;</div>
<div class="line"><a id="l00751" name="l00751"></a><span class="lineno">  751</span>  </div>
<div class="line"><a id="l00752" name="l00752"></a><span class="lineno">  752</span>  <span class="comment">/* Clear MEMSETx, MEMWAITx, MEMHOLDx and MEMHIZx bits */</span></div>
<div class="line"><a id="l00753" name="l00753"></a><span class="lineno">  753</span>  tmpmem &amp;= ((uint32_t)~(FMC_PMEM4_MEMSET4  | FMC_PMEM4_MEMWAIT4 | FMC_PMEM4_MEMHOLD4 | \</div>
<div class="line"><a id="l00754" name="l00754"></a><span class="lineno">  754</span>                         FMC_PMEM4_MEMHIZ4));</div>
<div class="line"><a id="l00755" name="l00755"></a><span class="lineno">  755</span> </div>
<div class="line"><a id="l00756" name="l00756"></a><span class="lineno">  756</span>  <span class="comment">/* Set PMEM4 register value according to FMC_CommonSpaceTimingStructure parameters */</span></div>
<div class="line"><a id="l00757" name="l00757"></a><span class="lineno">  757</span>  tmpmem |= (uint32_t)FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> |</div>
<div class="line"><a id="l00758" name="l00758"></a><span class="lineno">  758</span>                      (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00759" name="l00759"></a><span class="lineno">  759</span>                      (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> &lt;&lt; 16)|</div>
<div class="line"><a id="l00760" name="l00760"></a><span class="lineno">  760</span>                      (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> &lt;&lt; 24); </div>
<div class="line"><a id="l00761" name="l00761"></a><span class="lineno">  761</span> </div>
<div class="line"><a id="l00762" name="l00762"></a><span class="lineno">  762</span>  FMC_Bank4-&gt;PMEM4 = tmpmem; </div>
<div class="line"><a id="l00763" name="l00763"></a><span class="lineno">  763</span> </div>
<div class="line"><a id="l00764" name="l00764"></a><span class="lineno">  764</span>  <span class="comment">/* Get PCCARD timing parameters */</span></div>
<div class="line"><a id="l00765" name="l00765"></a><span class="lineno">  765</span>  tmppatt = FMC_Bank4-&gt;PATT4;</div>
<div class="line"><a id="l00766" name="l00766"></a><span class="lineno">  766</span>  </div>
<div class="line"><a id="l00767" name="l00767"></a><span class="lineno">  767</span>  <span class="comment">/* Clear ATTSETx, ATTWAITx, ATTHOLDx and ATTHIZx bits */</span></div>
<div class="line"><a id="l00768" name="l00768"></a><span class="lineno">  768</span>  tmppatt &amp;= ((uint32_t)~(FMC_PATT4_ATTSET4  | FMC_PATT4_ATTWAIT4 | FMC_PATT4_ATTHOLD4 | \</div>
<div class="line"><a id="l00769" name="l00769"></a><span class="lineno">  769</span>                          FMC_PATT4_ATTHIZ4));</div>
<div class="line"><a id="l00770" name="l00770"></a><span class="lineno">  770</span> </div>
<div class="line"><a id="l00771" name="l00771"></a><span class="lineno">  771</span>  <span class="comment">/* Set PATT4 register value according to FMC_AttributeSpaceTimingStructure parameters */</span></div>
<div class="line"><a id="l00772" name="l00772"></a><span class="lineno">  772</span>  tmppatt |= (uint32_t)FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> |</div>
<div class="line"><a id="l00773" name="l00773"></a><span class="lineno">  773</span>                       (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00774" name="l00774"></a><span class="lineno">  774</span>                       (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> &lt;&lt; 16)|</div>
<div class="line"><a id="l00775" name="l00775"></a><span class="lineno">  775</span>                       (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> &lt;&lt; 24);  </div>
<div class="line"><a id="l00776" name="l00776"></a><span class="lineno">  776</span> </div>
<div class="line"><a id="l00777" name="l00777"></a><span class="lineno">  777</span>  FMC_Bank4-&gt;PATT4 = tmppatt;</div>
<div class="line"><a id="l00778" name="l00778"></a><span class="lineno">  778</span> </div>
<div class="line"><a id="l00779" name="l00779"></a><span class="lineno">  779</span>  <span class="comment">/* Get FMC_PCCARD device timing parameters */</span></div>
<div class="line"><a id="l00780" name="l00780"></a><span class="lineno">  780</span>  tmppio = FMC_Bank4-&gt;PIO4;</div>
<div class="line"><a id="l00781" name="l00781"></a><span class="lineno">  781</span> </div>
<div class="line"><a id="l00782" name="l00782"></a><span class="lineno">  782</span>  <span class="comment">/* Clear IOSET4, IOWAIT4, IOHOLD4 and IOHIZ4 bits */</span></div>
<div class="line"><a id="l00783" name="l00783"></a><span class="lineno">  783</span>  tmppio &amp;= ((uint32_t)~(FMC_PIO4_IOSET4  | FMC_PIO4_IOWAIT4 | FMC_PIO4_IOHOLD4 | \</div>
<div class="line"><a id="l00784" name="l00784"></a><span class="lineno">  784</span>                         FMC_PIO4_IOHIZ4));</div>
<div class="line"><a id="l00785" name="l00785"></a><span class="lineno">  785</span> </div>
<div class="line"><a id="l00786" name="l00786"></a><span class="lineno">  786</span>  <span class="comment">/* Set PIO4 register value according to FMC_IOSpaceTimingStructure parameters */</span></div>
<div class="line"><a id="l00787" name="l00787"></a><span class="lineno">  787</span>  tmppio |= (uint32_t)FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> |</div>
<div class="line"><a id="l00788" name="l00788"></a><span class="lineno">  788</span>                      (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> &lt;&lt; 8) |</div>
<div class="line"><a id="l00789" name="l00789"></a><span class="lineno">  789</span>                      (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> &lt;&lt; 16)|</div>
<div class="line"><a id="l00790" name="l00790"></a><span class="lineno">  790</span>                      (FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> &lt;&lt; 24);             </div>
<div class="line"><a id="l00791" name="l00791"></a><span class="lineno">  791</span>  </div>
<div class="line"><a id="l00792" name="l00792"></a><span class="lineno">  792</span>  FMC_Bank4-&gt;PIO4 = tmppio;</div>
<div class="line"><a id="l00793" name="l00793"></a><span class="lineno">  793</span>}</div>
</div>
<div class="line"><a id="l00794" name="l00794"></a><span class="lineno">  794</span> </div>
<div class="foldopen" id="foldopen00801" data-start="{" data-end="}">
<div class="line"><a id="l00801" name="l00801"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga66b705a5d9641b7e11eb04a55f71aa15">  801</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group3.html#ga66b705a5d9641b7e11eb04a55f71aa15">FMC_PCCARDStructInit</a>(<a class="code hl_struct" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html">FMC_PCCARDInitTypeDef</a>* FMC_PCCARDInitStruct)</div>
<div class="line"><a id="l00802" name="l00802"></a><span class="lineno">  802</span>{</div>
<div class="line"><a id="l00803" name="l00803"></a><span class="lineno">  803</span>  <span class="comment">/* Reset PCCARD Init structure parameters values */</span></div>
<div class="line"><a id="l00804" name="l00804"></a><span class="lineno">  804</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a8ade2c6f37e11f167b9aeb0c20de3436">FMC_Waitfeature</a> = <a class="code hl_define" href="group___f_m_c___wait__feature.html#ga938f2df521b14c26555c4415ef3a48f4">FMC_Waitfeature_Disable</a>;</div>
<div class="line"><a id="l00805" name="l00805"></a><span class="lineno">  805</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6aba7996747baf97a6064736dca32662">FMC_TCLRSetupTime</a> = 0;</div>
<div class="line"><a id="l00806" name="l00806"></a><span class="lineno">  806</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab508d6f7c1018b824f5ed5b6946c6279">FMC_TARSetupTime</a> = 0;</div>
<div class="line"><a id="l00807" name="l00807"></a><span class="lineno">  807</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> = 252;</div>
<div class="line"><a id="l00808" name="l00808"></a><span class="lineno">  808</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> = 252;</div>
<div class="line"><a id="l00809" name="l00809"></a><span class="lineno">  809</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> = 252;</div>
<div class="line"><a id="l00810" name="l00810"></a><span class="lineno">  810</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_CommonSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> = 252;</div>
<div class="line"><a id="l00811" name="l00811"></a><span class="lineno">  811</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> = 252;</div>
<div class="line"><a id="l00812" name="l00812"></a><span class="lineno">  812</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> = 252;</div>
<div class="line"><a id="l00813" name="l00813"></a><span class="lineno">  813</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> = 252;</div>
<div class="line"><a id="l00814" name="l00814"></a><span class="lineno">  814</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_AttributeSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> = 252; </div>
<div class="line"><a id="l00815" name="l00815"></a><span class="lineno">  815</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_SetupTime</a> = 252;</div>
<div class="line"><a id="l00816" name="l00816"></a><span class="lineno">  816</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_WaitSetupTime</a> = 252;</div>
<div class="line"><a id="l00817" name="l00817"></a><span class="lineno">  817</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_HoldSetupTime</a> = 252;</div>
<div class="line"><a id="l00818" name="l00818"></a><span class="lineno">  818</span>  FMC_PCCARDInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_IOSpaceTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_HiZSetupTime</a> = 252;</div>
<div class="line"><a id="l00819" name="l00819"></a><span class="lineno">  819</span>}</div>
</div>
<div class="line"><a id="l00820" name="l00820"></a><span class="lineno">  820</span> </div>
<div class="foldopen" id="foldopen00827" data-start="{" data-end="}">
<div class="line"><a id="l00827" name="l00827"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gacc7822ea3bec955244830a11107dca56">  827</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group3.html#gacc7822ea3bec955244830a11107dca56">FMC_PCCARDCmd</a>(<a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l00828" name="l00828"></a><span class="lineno">  828</span>{</div>
<div class="line"><a id="l00829" name="l00829"></a><span class="lineno">  829</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l00830" name="l00830"></a><span class="lineno">  830</span>  </div>
<div class="line"><a id="l00831" name="l00831"></a><span class="lineno">  831</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l00832" name="l00832"></a><span class="lineno">  832</span>  {</div>
<div class="line"><a id="l00833" name="l00833"></a><span class="lineno">  833</span>    <span class="comment">/* Enable the PCCARD Bank by setting the PBKEN bit in the PCR4 register */</span></div>
<div class="line"><a id="l00834" name="l00834"></a><span class="lineno">  834</span>    FMC_Bank4-&gt;PCR4 |= <a class="code hl_define" href="group___f_m_c.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a>;</div>
<div class="line"><a id="l00835" name="l00835"></a><span class="lineno">  835</span>  }</div>
<div class="line"><a id="l00836" name="l00836"></a><span class="lineno">  836</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l00837" name="l00837"></a><span class="lineno">  837</span>  {</div>
<div class="line"><a id="l00838" name="l00838"></a><span class="lineno">  838</span>    <span class="comment">/* Disable the PCCARD Bank by clearing the PBKEN bit in the PCR4 register */</span></div>
<div class="line"><a id="l00839" name="l00839"></a><span class="lineno">  839</span>    FMC_Bank4-&gt;PCR4 &amp;= <a class="code hl_define" href="group___f_m_c.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a>;</div>
<div class="line"><a id="l00840" name="l00840"></a><span class="lineno">  840</span>  }</div>
<div class="line"><a id="l00841" name="l00841"></a><span class="lineno">  841</span>}</div>
</div>
<div class="line"><a id="l00842" name="l00842"></a><span class="lineno">  842</span> </div>
<div class="foldopen" id="foldopen00899" data-start="{" data-end="}">
<div class="line"><a id="l00899" name="l00899"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gaddde08b12c908eb9681641b1eeb455bb">  899</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group4.html#gaddde08b12c908eb9681641b1eeb455bb">FMC_SDRAMDeInit</a>(uint32_t FMC_Bank)</div>
<div class="line"><a id="l00900" name="l00900"></a><span class="lineno">  900</span>{</div>
<div class="line"><a id="l00901" name="l00901"></a><span class="lineno">  901</span>  <span class="comment">/* Check the parameter */</span></div>
<div class="line"><a id="l00902" name="l00902"></a><span class="lineno">  902</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga6e6ad53e86e94a04771139e4f27e6405">IS_FMC_SDRAM_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l00903" name="l00903"></a><span class="lineno">  903</span>  </div>
<div class="line"><a id="l00904" name="l00904"></a><span class="lineno">  904</span>  FMC_Bank5_6-&gt;SDCR[FMC_Bank] = 0x000002D0;</div>
<div class="line"><a id="l00905" name="l00905"></a><span class="lineno">  905</span>  FMC_Bank5_6-&gt;SDTR[FMC_Bank] = 0x0FFFFFFF;    </div>
<div class="line"><a id="l00906" name="l00906"></a><span class="lineno">  906</span>  FMC_Bank5_6-&gt;SDCMR = 0x00000000;</div>
<div class="line"><a id="l00907" name="l00907"></a><span class="lineno">  907</span>  FMC_Bank5_6-&gt;SDRTR = 0x00000000;</div>
<div class="line"><a id="l00908" name="l00908"></a><span class="lineno">  908</span>  FMC_Bank5_6-&gt;SDSR = 0x00000000; </div>
<div class="line"><a id="l00909" name="l00909"></a><span class="lineno">  909</span>}  </div>
</div>
<div class="line"><a id="l00910" name="l00910"></a><span class="lineno">  910</span> </div>
<div class="foldopen" id="foldopen00919" data-start="{" data-end="}">
<div class="line"><a id="l00919" name="l00919"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gaa8f4c1da761fa108136e65024516b4f9">  919</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group4.html#gaa8f4c1da761fa108136e65024516b4f9">FMC_SDRAMInit</a>(<a class="code hl_struct" href="struct_f_m_c___s_d_r_a_m_init_type_def.html">FMC_SDRAMInitTypeDef</a>* FMC_SDRAMInitStruct)</div>
<div class="line"><a id="l00920" name="l00920"></a><span class="lineno">  920</span>{ </div>
<div class="line"><a id="l00921" name="l00921"></a><span class="lineno">  921</span>  <span class="comment">/* temporary registers */</span></div>
<div class="line"><a id="l00922" name="l00922"></a><span class="lineno">  922</span>  uint32_t tmpr1 = 0, tmpr2 = 0, tmpr3 = 0, tmpr4 = 0;</div>
<div class="line"><a id="l00923" name="l00923"></a><span class="lineno">  923</span>  </div>
<div class="line"><a id="l00924" name="l00924"></a><span class="lineno">  924</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l00925" name="l00925"></a><span class="lineno">  925</span>  </div>
<div class="line"><a id="l00926" name="l00926"></a><span class="lineno">  926</span>  <span class="comment">/* Control parameters */</span></div>
<div class="line"><a id="l00927" name="l00927"></a><span class="lineno">  927</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga6e6ad53e86e94a04771139e4f27e6405">IS_FMC_SDRAM_BANK</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a>));</div>
<div class="line"><a id="l00928" name="l00928"></a><span class="lineno">  928</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___column_bits___number.html#ga797129e2dfa1611b0692eb4ae7563183">IS_FMC_COLUMNBITS_NUMBER</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#adcf110c841cba601b0f773c779e2c6c3">FMC_ColumnBitsNumber</a>)); </div>
<div class="line"><a id="l00929" name="l00929"></a><span class="lineno">  929</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___row_bits___number.html#ga1f3069d81dea6851e662f12b3c1ef48f">IS_FMC_ROWBITS_NUMBER</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a45b14fb38e334b0a695b92809e659976">FMC_RowBitsNumber</a>));</div>
<div class="line"><a id="l00930" name="l00930"></a><span class="lineno">  930</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___s_d_memory___data___width.html#ga3b96d13ed33305aeebdc876c6579f84f">IS_FMC_SDMEMORY_WIDTH</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ae053bcd489ccf452d0696a389b22f82b">FMC_SDMemoryDataWidth</a>));</div>
<div class="line"><a id="l00931" name="l00931"></a><span class="lineno">  931</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___internal_bank___number.html#ga070e68d7057db44c058b3a999dec5b15">IS_FMC_INTERNALBANK_NUMBER</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a522a0a86e4c35baabdd8bcacdf888484">FMC_InternalBankNumber</a>)); </div>
<div class="line"><a id="l00932" name="l00932"></a><span class="lineno">  932</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___c_a_s___latency.html#ga451b1f92c5d11737046e5c5a43b0e514">IS_FMC_CAS_LATENCY</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#adca851f4bc8335012d5c64376663af20">FMC_CASLatency</a>));</div>
<div class="line"><a id="l00933" name="l00933"></a><span class="lineno">  933</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___write___protection.html#ga247a67aa5ceed9caa6cebea9707eaa0e">IS_FMC_WRITE_PROTECTION</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a9c331280d1faededabff1967b67b271f">FMC_WriteProtection</a>));</div>
<div class="line"><a id="l00934" name="l00934"></a><span class="lineno">  934</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___s_d_clock___period.html#ga744ee136df345141e70e3df3d32d0a44">IS_FMC_SDCLOCK_PERIOD</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a98375401705b5b62ee2319dbf0f5fd6b">FMC_SDClockPeriod</a>));</div>
<div class="line"><a id="l00935" name="l00935"></a><span class="lineno">  935</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___read___burst.html#ga94b0be26e35978409892a5a7c7ec9838">IS_FMC_READ_BURST</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a717df3e26afebd4131a19ee39751fa54">FMC_ReadBurst</a>));</div>
<div class="line"><a id="l00936" name="l00936"></a><span class="lineno">  936</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___read_pipe___delay.html#ga8e6517ab791f9ecf24dbef12b3426535">IS_FMC_READPIPE_DELAY</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a0b62c97660b32af68c3c5f58088dc827">FMC_ReadPipeDelay</a>));   </div>
<div class="line"><a id="l00937" name="l00937"></a><span class="lineno">  937</span>  </div>
<div class="line"><a id="l00938" name="l00938"></a><span class="lineno">  938</span>  <span class="comment">/* Timing parameters */</span></div>
<div class="line"><a id="l00939" name="l00939"></a><span class="lineno">  939</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___load_to_active___delay.html#gaeb3384ec9e4bceb4914417d83bea3e2a">IS_FMC_LOADTOACTIVE_DELAY</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a630a67543d1edd9b80df53a0fd475329">FMC_LoadToActiveDelay</a>)); </div>
<div class="line"><a id="l00940" name="l00940"></a><span class="lineno">  940</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___exit_self_refresh___delay.html#gabd63be41b834225be30ba0b28ee6330b">IS_FMC_EXITSELFREFRESH_DELAY</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a1c2e179d483871f51a4b767402cb4443">FMC_ExitSelfRefreshDelay</a>));</div>
<div class="line"><a id="l00941" name="l00941"></a><span class="lineno">  941</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___self_refresh___time.html#ga0b7cd3a76d4c2b4811ddec857f4da0ab">IS_FMC_SELFREFRESH_TIME</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a0f6b2289221094d3f91fc18414c7386c">FMC_SelfRefreshTime</a>));</div>
<div class="line"><a id="l00942" name="l00942"></a><span class="lineno">  942</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___row_cycle___delay.html#ga83dcdec0f7eaf3a4517faf246f941d52">IS_FMC_ROWCYCLE_DELAY</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a7f457a5412cf7a69c7874652cbea8bab">FMC_RowCycleDelay</a>));</div>
<div class="line"><a id="l00943" name="l00943"></a><span class="lineno">  943</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___write___recovery___time.html#ga70d65ba89ee9795cd90e85c7c21b56b3">IS_FMC_WRITE_RECOVERY_TIME</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#aad40f6686d7442fac8e19e7bae60de1d">FMC_WriteRecoveryTime</a>)); </div>
<div class="line"><a id="l00944" name="l00944"></a><span class="lineno">  944</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___r_p___delay.html#ga9461d4612907351a23d9d01562b003ae">IS_FMC_RP_DELAY</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#adaf9cc495484c76ec5ddbef73dea0c70">FMC_RPDelay</a>)); </div>
<div class="line"><a id="l00945" name="l00945"></a><span class="lineno">  945</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___r_c_d___delay.html#gaf98e456f020bf92f1f61795204342872">IS_FMC_RCD_DELAY</a>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a5e9c7f29393e72a5c351d4356dd39f74">FMC_RCDDelay</a>));    </div>
<div class="line"><a id="l00946" name="l00946"></a><span class="lineno">  946</span>  </div>
<div class="line"><a id="l00947" name="l00947"></a><span class="lineno">  947</span>  <span class="comment">/* Get SDRAM register value */</span></div>
<div class="line"><a id="l00948" name="l00948"></a><span class="lineno">  948</span>  tmpr1 = FMC_Bank5_6-&gt;SDCR[FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a>];</div>
<div class="line"><a id="l00949" name="l00949"></a><span class="lineno">  949</span> </div>
<div class="line"><a id="l00950" name="l00950"></a><span class="lineno">  950</span>  <span class="comment">/* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */</span></div>
<div class="line"><a id="l00951" name="l00951"></a><span class="lineno">  951</span>  tmpr1 &amp;= ((uint32_t)~(FMC_SDCR1_NC | FMC_SDCR1_NR | FMC_SDCR1_MWID | \</div>
<div class="line"><a id="l00952" name="l00952"></a><span class="lineno">  952</span>                        FMC_SDCR1_NB | FMC_SDCR1_CAS | FMC_SDCR1_WP | \</div>
<div class="line"><a id="l00953" name="l00953"></a><span class="lineno">  953</span>                        FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));</div>
<div class="line"><a id="l00954" name="l00954"></a><span class="lineno">  954</span> </div>
<div class="line"><a id="l00955" name="l00955"></a><span class="lineno">  955</span>  <span class="comment">/* SDRAM bank control register configuration */</span> </div>
<div class="line"><a id="l00956" name="l00956"></a><span class="lineno">  956</span>  tmpr1 |=   (uint32_t)FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#adcf110c841cba601b0f773c779e2c6c3">FMC_ColumnBitsNumber</a> |</div>
<div class="line"><a id="l00957" name="l00957"></a><span class="lineno">  957</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a45b14fb38e334b0a695b92809e659976">FMC_RowBitsNumber</a> |</div>
<div class="line"><a id="l00958" name="l00958"></a><span class="lineno">  958</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ae053bcd489ccf452d0696a389b22f82b">FMC_SDMemoryDataWidth</a> |</div>
<div class="line"><a id="l00959" name="l00959"></a><span class="lineno">  959</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a522a0a86e4c35baabdd8bcacdf888484">FMC_InternalBankNumber</a> |           </div>
<div class="line"><a id="l00960" name="l00960"></a><span class="lineno">  960</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#adca851f4bc8335012d5c64376663af20">FMC_CASLatency</a> |</div>
<div class="line"><a id="l00961" name="l00961"></a><span class="lineno">  961</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a9c331280d1faededabff1967b67b271f">FMC_WriteProtection</a> |</div>
<div class="line"><a id="l00962" name="l00962"></a><span class="lineno">  962</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a98375401705b5b62ee2319dbf0f5fd6b">FMC_SDClockPeriod</a> |</div>
<div class="line"><a id="l00963" name="l00963"></a><span class="lineno">  963</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a717df3e26afebd4131a19ee39751fa54">FMC_ReadBurst</a> | </div>
<div class="line"><a id="l00964" name="l00964"></a><span class="lineno">  964</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a0b62c97660b32af68c3c5f58088dc827">FMC_ReadPipeDelay</a>;</div>
<div class="line"><a id="l00965" name="l00965"></a><span class="lineno">  965</span>            </div>
<div class="line"><a id="l00966" name="l00966"></a><span class="lineno">  966</span>  <span class="keywordflow">if</span>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a> == <a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a> )</div>
<div class="line"><a id="l00967" name="l00967"></a><span class="lineno">  967</span>  {</div>
<div class="line"><a id="l00968" name="l00968"></a><span class="lineno">  968</span>    FMC_Bank5_6-&gt;SDCR[FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a>] = tmpr1;</div>
<div class="line"><a id="l00969" name="l00969"></a><span class="lineno">  969</span>  }</div>
<div class="line"><a id="l00970" name="l00970"></a><span class="lineno">  970</span>  <span class="keywordflow">else</span>   <span class="comment">/* SDCR2 &quot;don&#39;t care&quot; bits configuration */</span></div>
<div class="line"><a id="l00971" name="l00971"></a><span class="lineno">  971</span>  {</div>
<div class="line"><a id="l00972" name="l00972"></a><span class="lineno">  972</span>    <span class="comment">/* Get SDCR register value */</span></div>
<div class="line"><a id="l00973" name="l00973"></a><span class="lineno">  973</span>    tmpr3 = FMC_Bank5_6-&gt;SDCR[<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a>];</div>
<div class="line"><a id="l00974" name="l00974"></a><span class="lineno">  974</span> </div>
<div class="line"><a id="l00975" name="l00975"></a><span class="lineno">  975</span>    <span class="comment">/* Clear NC, NR, MWID, NB, CAS, WP, SDCLK, RBURST, and RPIPE bits */</span></div>
<div class="line"><a id="l00976" name="l00976"></a><span class="lineno">  976</span>    tmpr3 &amp;= ((uint32_t)~(FMC_SDCR1_NC  | FMC_SDCR1_NR | FMC_SDCR1_MWID | \</div>
<div class="line"><a id="l00977" name="l00977"></a><span class="lineno">  977</span>                          FMC_SDCR1_NB  | FMC_SDCR1_CAS | FMC_SDCR1_WP | \</div>
<div class="line"><a id="l00978" name="l00978"></a><span class="lineno">  978</span>                          FMC_SDCR1_SDCLK | FMC_SDCR1_RBURST | FMC_SDCR1_RPIPE));</div>
<div class="line"><a id="l00979" name="l00979"></a><span class="lineno">  979</span> </div>
<div class="line"><a id="l00980" name="l00980"></a><span class="lineno">  980</span>    tmpr3 |= (uint32_t)FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a98375401705b5b62ee2319dbf0f5fd6b">FMC_SDClockPeriod</a> |</div>
<div class="line"><a id="l00981" name="l00981"></a><span class="lineno">  981</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a717df3e26afebd4131a19ee39751fa54">FMC_ReadBurst</a> | </div>
<div class="line"><a id="l00982" name="l00982"></a><span class="lineno">  982</span>                       FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a0b62c97660b32af68c3c5f58088dc827">FMC_ReadPipeDelay</a>;</div>
<div class="line"><a id="l00983" name="l00983"></a><span class="lineno">  983</span>    </div>
<div class="line"><a id="l00984" name="l00984"></a><span class="lineno">  984</span>    FMC_Bank5_6-&gt;SDCR[<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a>] = tmpr3;</div>
<div class="line"><a id="l00985" name="l00985"></a><span class="lineno">  985</span>    FMC_Bank5_6-&gt;SDCR[FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a>] = tmpr1;</div>
<div class="line"><a id="l00986" name="l00986"></a><span class="lineno">  986</span>  }</div>
<div class="line"><a id="l00987" name="l00987"></a><span class="lineno">  987</span>  <span class="comment">/* SDRAM bank timing register configuration */</span></div>
<div class="line"><a id="l00988" name="l00988"></a><span class="lineno">  988</span>  <span class="keywordflow">if</span>(FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a> == <a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a> )</div>
<div class="line"><a id="l00989" name="l00989"></a><span class="lineno">  989</span>  {</div>
<div class="line"><a id="l00990" name="l00990"></a><span class="lineno">  990</span>    <span class="comment">/* Get SDTR register value */</span></div>
<div class="line"><a id="l00991" name="l00991"></a><span class="lineno">  991</span>    tmpr2 = FMC_Bank5_6-&gt;SDTR[FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a>];</div>
<div class="line"><a id="l00992" name="l00992"></a><span class="lineno">  992</span> </div>
<div class="line"><a id="l00993" name="l00993"></a><span class="lineno">  993</span>    <span class="comment">/* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */</span></div>
<div class="line"><a id="l00994" name="l00994"></a><span class="lineno">  994</span>    tmpr2 &amp;= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \</div>
<div class="line"><a id="l00995" name="l00995"></a><span class="lineno">  995</span>                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \</div>
<div class="line"><a id="l00996" name="l00996"></a><span class="lineno">  996</span>                          FMC_SDTR1_TRCD));</div>
<div class="line"><a id="l00997" name="l00997"></a><span class="lineno">  997</span> </div>
<div class="line"><a id="l00998" name="l00998"></a><span class="lineno">  998</span>    tmpr2 |=   (uint32_t)((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a630a67543d1edd9b80df53a0fd475329">FMC_LoadToActiveDelay</a>)-1) |</div>
<div class="line"><a id="l00999" name="l00999"></a><span class="lineno">  999</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a1c2e179d483871f51a4b767402cb4443">FMC_ExitSelfRefreshDelay</a>)-1) &lt;&lt; 4) |</div>
<div class="line"><a id="l01000" name="l01000"></a><span class="lineno"> 1000</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a0f6b2289221094d3f91fc18414c7386c">FMC_SelfRefreshTime</a>)-1) &lt;&lt; 8) |</div>
<div class="line"><a id="l01001" name="l01001"></a><span class="lineno"> 1001</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a7f457a5412cf7a69c7874652cbea8bab">FMC_RowCycleDelay</a>)-1) &lt;&lt; 12) |</div>
<div class="line"><a id="l01002" name="l01002"></a><span class="lineno"> 1002</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#aad40f6686d7442fac8e19e7bae60de1d">FMC_WriteRecoveryTime</a>)-1) &lt;&lt; 16) |</div>
<div class="line"><a id="l01003" name="l01003"></a><span class="lineno"> 1003</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#adaf9cc495484c76ec5ddbef73dea0c70">FMC_RPDelay</a>)-1) &lt;&lt; 20) |</div>
<div class="line"><a id="l01004" name="l01004"></a><span class="lineno"> 1004</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a5e9c7f29393e72a5c351d4356dd39f74">FMC_RCDDelay</a>)-1) &lt;&lt; 24);</div>
<div class="line"><a id="l01005" name="l01005"></a><span class="lineno"> 1005</span>            </div>
<div class="line"><a id="l01006" name="l01006"></a><span class="lineno"> 1006</span>            FMC_Bank5_6-&gt;SDTR[FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a>] = tmpr2;</div>
<div class="line"><a id="l01007" name="l01007"></a><span class="lineno"> 1007</span>  }</div>
<div class="line"><a id="l01008" name="l01008"></a><span class="lineno"> 1008</span>  <span class="keywordflow">else</span>   <span class="comment">/* SDTR &quot;don&#39;t care bits configuration */</span></div>
<div class="line"><a id="l01009" name="l01009"></a><span class="lineno"> 1009</span>  {</div>
<div class="line"><a id="l01010" name="l01010"></a><span class="lineno"> 1010</span>    <span class="comment">/* Get SDTR register value */</span></div>
<div class="line"><a id="l01011" name="l01011"></a><span class="lineno"> 1011</span>    tmpr2 = FMC_Bank5_6-&gt;SDTR[FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a>];</div>
<div class="line"><a id="l01012" name="l01012"></a><span class="lineno"> 1012</span> </div>
<div class="line"><a id="l01013" name="l01013"></a><span class="lineno"> 1013</span>    <span class="comment">/* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */</span></div>
<div class="line"><a id="l01014" name="l01014"></a><span class="lineno"> 1014</span>    tmpr2 &amp;= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \</div>
<div class="line"><a id="l01015" name="l01015"></a><span class="lineno"> 1015</span>                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \</div>
<div class="line"><a id="l01016" name="l01016"></a><span class="lineno"> 1016</span>                          FMC_SDTR1_TRCD));</div>
<div class="line"><a id="l01017" name="l01017"></a><span class="lineno"> 1017</span> </div>
<div class="line"><a id="l01018" name="l01018"></a><span class="lineno"> 1018</span>    tmpr2 |=   (uint32_t)((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a630a67543d1edd9b80df53a0fd475329">FMC_LoadToActiveDelay</a>)-1) |</div>
<div class="line"><a id="l01019" name="l01019"></a><span class="lineno"> 1019</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a1c2e179d483871f51a4b767402cb4443">FMC_ExitSelfRefreshDelay</a>)-1) &lt;&lt; 4) |</div>
<div class="line"><a id="l01020" name="l01020"></a><span class="lineno"> 1020</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a0f6b2289221094d3f91fc18414c7386c">FMC_SelfRefreshTime</a>)-1) &lt;&lt; 8) |</div>
<div class="line"><a id="l01021" name="l01021"></a><span class="lineno"> 1021</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#aad40f6686d7442fac8e19e7bae60de1d">FMC_WriteRecoveryTime</a>)-1) &lt;&lt; 16);</div>
<div class="line"><a id="l01022" name="l01022"></a><span class="lineno"> 1022</span>    </div>
<div class="line"><a id="l01023" name="l01023"></a><span class="lineno"> 1023</span>    <span class="comment">/* Get SDTR register value */</span></div>
<div class="line"><a id="l01024" name="l01024"></a><span class="lineno"> 1024</span>    tmpr4 = FMC_Bank5_6-&gt;SDTR[<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a>];</div>
<div class="line"><a id="l01025" name="l01025"></a><span class="lineno"> 1025</span> </div>
<div class="line"><a id="l01026" name="l01026"></a><span class="lineno"> 1026</span>    <span class="comment">/* Clear TMRD, TXSR, TRAS, TRC, TWR, TRP and TRCD bits */</span></div>
<div class="line"><a id="l01027" name="l01027"></a><span class="lineno"> 1027</span>    tmpr4 &amp;= ((uint32_t)~(FMC_SDTR1_TMRD  | FMC_SDTR1_TXSR | FMC_SDTR1_TRAS | \</div>
<div class="line"><a id="l01028" name="l01028"></a><span class="lineno"> 1028</span>                          FMC_SDTR1_TRC  | FMC_SDTR1_TWR | FMC_SDTR1_TRP | \</div>
<div class="line"><a id="l01029" name="l01029"></a><span class="lineno"> 1029</span>                          FMC_SDTR1_TRCD));</div>
<div class="line"><a id="l01030" name="l01030"></a><span class="lineno"> 1030</span> </div>
<div class="line"><a id="l01031" name="l01031"></a><span class="lineno"> 1031</span>    tmpr4 |=   (uint32_t)(((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a7f457a5412cf7a69c7874652cbea8bab">FMC_RowCycleDelay</a>)-1) &lt;&lt; 12) |</div>
<div class="line"><a id="l01032" name="l01032"></a><span class="lineno"> 1032</span>                          (((FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#adaf9cc495484c76ec5ddbef73dea0c70">FMC_RPDelay</a>)-1) &lt;&lt; 20);</div>
<div class="line"><a id="l01033" name="l01033"></a><span class="lineno"> 1033</span>            </div>
<div class="line"><a id="l01034" name="l01034"></a><span class="lineno"> 1034</span>            FMC_Bank5_6-&gt;SDTR[<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a>] = tmpr4;</div>
<div class="line"><a id="l01035" name="l01035"></a><span class="lineno"> 1035</span>            FMC_Bank5_6-&gt;SDTR[FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a>] = tmpr2;</div>
<div class="line"><a id="l01036" name="l01036"></a><span class="lineno"> 1036</span>  }</div>
<div class="line"><a id="l01037" name="l01037"></a><span class="lineno"> 1037</span>  </div>
<div class="line"><a id="l01038" name="l01038"></a><span class="lineno"> 1038</span>}</div>
</div>
<div class="line"><a id="l01039" name="l01039"></a><span class="lineno"> 1039</span> </div>
<div class="foldopen" id="foldopen01046" data-start="{" data-end="}">
<div class="line"><a id="l01046" name="l01046"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga10525c1aa09c3987c090475d12eacec3"> 1046</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group4.html#ga10525c1aa09c3987c090475d12eacec3">FMC_SDRAMStructInit</a>(<a class="code hl_struct" href="struct_f_m_c___s_d_r_a_m_init_type_def.html">FMC_SDRAMInitTypeDef</a>* FMC_SDRAMInitStruct)  </div>
<div class="line"><a id="l01047" name="l01047"></a><span class="lineno"> 1047</span>{  </div>
<div class="line"><a id="l01048" name="l01048"></a><span class="lineno"> 1048</span>  <span class="comment">/* Reset SDRAM Init structure parameters values */</span></div>
<div class="line"><a id="l01049" name="l01049"></a><span class="lineno"> 1049</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_Bank</a> = <a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a>;</div>
<div class="line"><a id="l01050" name="l01050"></a><span class="lineno"> 1050</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#adcf110c841cba601b0f773c779e2c6c3">FMC_ColumnBitsNumber</a> = <a class="code hl_define" href="group___f_m_c___column_bits___number.html#ga2a46afafd4eb6f00216ed2f7b851749a">FMC_ColumnBits_Number_8b</a>;</div>
<div class="line"><a id="l01051" name="l01051"></a><span class="lineno"> 1051</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a45b14fb38e334b0a695b92809e659976">FMC_RowBitsNumber</a> = <a class="code hl_define" href="group___f_m_c___row_bits___number.html#gac3f7afe42736c3de0de6af7251054c41">FMC_RowBits_Number_11b</a>; </div>
<div class="line"><a id="l01052" name="l01052"></a><span class="lineno"> 1052</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ae053bcd489ccf452d0696a389b22f82b">FMC_SDMemoryDataWidth</a> = <a class="code hl_define" href="group___f_m_c___s_d_memory___data___width.html#gacb2925f27ea6b1c82a5189baca7113dd">FMC_SDMemory_Width_16b</a>;</div>
<div class="line"><a id="l01053" name="l01053"></a><span class="lineno"> 1053</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a522a0a86e4c35baabdd8bcacdf888484">FMC_InternalBankNumber</a> = <a class="code hl_define" href="group___f_m_c___internal_bank___number.html#gaf67f1a28a9067a6cf00ab7d070200d9c">FMC_InternalBank_Number_4</a>; </div>
<div class="line"><a id="l01054" name="l01054"></a><span class="lineno"> 1054</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#adca851f4bc8335012d5c64376663af20">FMC_CASLatency</a> = <a class="code hl_define" href="group___f_m_c___c_a_s___latency.html#gae5ea7c858b9da07664d5821dc0c4fc0d">FMC_CAS_Latency_1</a>;  </div>
<div class="line"><a id="l01055" name="l01055"></a><span class="lineno"> 1055</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a9c331280d1faededabff1967b67b271f">FMC_WriteProtection</a> = <a class="code hl_define" href="group___f_m_c___write___protection.html#ga9ccc2039b1747ab886755a35fb6b6880">FMC_Write_Protection_Enable</a>;</div>
<div class="line"><a id="l01056" name="l01056"></a><span class="lineno"> 1056</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a98375401705b5b62ee2319dbf0f5fd6b">FMC_SDClockPeriod</a> = <a class="code hl_define" href="group___f_m_c___s_d_clock___period.html#gae481f0a1c859d231072cd12fd8440e9b">FMC_SDClock_Disable</a>;</div>
<div class="line"><a id="l01057" name="l01057"></a><span class="lineno"> 1057</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a717df3e26afebd4131a19ee39751fa54">FMC_ReadBurst</a> = <a class="code hl_define" href="group___f_m_c___read___burst.html#gad75bbeaf16635cf0ecfc226eccf754f9">FMC_Read_Burst_Disable</a>;</div>
<div class="line"><a id="l01058" name="l01058"></a><span class="lineno"> 1058</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a0b62c97660b32af68c3c5f58088dc827">FMC_ReadPipeDelay</a> = <a class="code hl_define" href="group___f_m_c___read_pipe___delay.html#ga01fe88fe2bde099e577ff67de3536df9">FMC_ReadPipe_Delay_0</a>; </div>
<div class="line"><a id="l01059" name="l01059"></a><span class="lineno"> 1059</span>   </div>
<div class="line"><a id="l01060" name="l01060"></a><span class="lineno"> 1060</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a630a67543d1edd9b80df53a0fd475329">FMC_LoadToActiveDelay</a> = 16;</div>
<div class="line"><a id="l01061" name="l01061"></a><span class="lineno"> 1061</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a1c2e179d483871f51a4b767402cb4443">FMC_ExitSelfRefreshDelay</a> = 16;</div>
<div class="line"><a id="l01062" name="l01062"></a><span class="lineno"> 1062</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a0f6b2289221094d3f91fc18414c7386c">FMC_SelfRefreshTime</a> = 16;</div>
<div class="line"><a id="l01063" name="l01063"></a><span class="lineno"> 1063</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a7f457a5412cf7a69c7874652cbea8bab">FMC_RowCycleDelay</a> = 16;</div>
<div class="line"><a id="l01064" name="l01064"></a><span class="lineno"> 1064</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#aad40f6686d7442fac8e19e7bae60de1d">FMC_WriteRecoveryTime</a> = 16;</div>
<div class="line"><a id="l01065" name="l01065"></a><span class="lineno"> 1065</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#adaf9cc495484c76ec5ddbef73dea0c70">FMC_RPDelay</a> = 16;</div>
<div class="line"><a id="l01066" name="l01066"></a><span class="lineno"> 1066</span>  FMC_SDRAMInitStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMTimingStruct</a>-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a5e9c7f29393e72a5c351d4356dd39f74">FMC_RCDDelay</a> = 16;</div>
<div class="line"><a id="l01067" name="l01067"></a><span class="lineno"> 1067</span>  </div>
<div class="line"><a id="l01068" name="l01068"></a><span class="lineno"> 1068</span>}</div>
</div>
<div class="line"><a id="l01069" name="l01069"></a><span class="lineno"> 1069</span> </div>
<div class="foldopen" id="foldopen01076" data-start="{" data-end="}">
<div class="line"><a id="l01076" name="l01076"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga6763066f38f41c43808431fe31d84bd0"> 1076</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group4.html#ga6763066f38f41c43808431fe31d84bd0">FMC_SDRAMCmdConfig</a>(<a class="code hl_struct" href="struct_f_m_c___s_d_r_a_m_command_type_def.html">FMC_SDRAMCommandTypeDef</a>* FMC_SDRAMCommandStruct)</div>
<div class="line"><a id="l01077" name="l01077"></a><span class="lineno"> 1077</span>{</div>
<div class="line"><a id="l01078" name="l01078"></a><span class="lineno"> 1078</span>  uint32_t tmpr = 0x0;</div>
<div class="line"><a id="l01079" name="l01079"></a><span class="lineno"> 1079</span>    </div>
<div class="line"><a id="l01080" name="l01080"></a><span class="lineno"> 1080</span>  <span class="comment">/* check parameters */</span></div>
<div class="line"><a id="l01081" name="l01081"></a><span class="lineno"> 1081</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___command___mode.html#ga0113b30fe2bb075047c3d1533c9dd23f">IS_FMC_COMMAND_MODE</a>(FMC_SDRAMCommandStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_command_type_def.html#adb3bc5fdd2c923dadc88ac216b25abf8">FMC_CommandMode</a>));</div>
<div class="line"><a id="l01082" name="l01082"></a><span class="lineno"> 1082</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___command___target.html#gae6007a41baa63f7de30ff0f7c80df729">IS_FMC_COMMAND_TARGET</a>(FMC_SDRAMCommandStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_command_type_def.html#adc4b9d7dd7727840ddf1b2141c3ce396">FMC_CommandTarget</a>));</div>
<div class="line"><a id="l01083" name="l01083"></a><span class="lineno"> 1083</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___auto_refresh___number.html#ga47174e153ca3f9d05f26df7feaf94b29">IS_FMC_AUTOREFRESH_NUMBER</a>(FMC_SDRAMCommandStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_command_type_def.html#a5d5f0aa442350be09070e1b08ff793fc">FMC_AutoRefreshNumber</a>));</div>
<div class="line"><a id="l01084" name="l01084"></a><span class="lineno"> 1084</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___mode_register___definition.html#ga498ccad88f462a069b4e330fb63ff54e">IS_FMC_MODE_REGISTER</a>(FMC_SDRAMCommandStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_command_type_def.html#a37ce72102bbf147e391ab8ed9f6f1d5c">FMC_ModeRegisterDefinition</a>));</div>
<div class="line"><a id="l01085" name="l01085"></a><span class="lineno"> 1085</span>  </div>
<div class="line"><a id="l01086" name="l01086"></a><span class="lineno"> 1086</span>  tmpr =   (uint32_t)(FMC_SDRAMCommandStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_command_type_def.html#adb3bc5fdd2c923dadc88ac216b25abf8">FMC_CommandMode</a> |</div>
<div class="line"><a id="l01087" name="l01087"></a><span class="lineno"> 1087</span>                      FMC_SDRAMCommandStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_command_type_def.html#adc4b9d7dd7727840ddf1b2141c3ce396">FMC_CommandTarget</a> |</div>
<div class="line"><a id="l01088" name="l01088"></a><span class="lineno"> 1088</span>                     (((FMC_SDRAMCommandStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_command_type_def.html#a5d5f0aa442350be09070e1b08ff793fc">FMC_AutoRefreshNumber</a>)-1)&lt;&lt;5) |</div>
<div class="line"><a id="l01089" name="l01089"></a><span class="lineno"> 1089</span>                     ((FMC_SDRAMCommandStruct-&gt;<a class="code hl_variable" href="struct_f_m_c___s_d_r_a_m_command_type_def.html#a37ce72102bbf147e391ab8ed9f6f1d5c">FMC_ModeRegisterDefinition</a>)&lt;&lt;9));</div>
<div class="line"><a id="l01090" name="l01090"></a><span class="lineno"> 1090</span>  </div>
<div class="line"><a id="l01091" name="l01091"></a><span class="lineno"> 1091</span>  FMC_Bank5_6-&gt;SDCMR = tmpr;</div>
<div class="line"><a id="l01092" name="l01092"></a><span class="lineno"> 1092</span> </div>
<div class="line"><a id="l01093" name="l01093"></a><span class="lineno"> 1093</span>}</div>
</div>
<div class="line"><a id="l01094" name="l01094"></a><span class="lineno"> 1094</span> </div>
<div class="line"><a id="l01095" name="l01095"></a><span class="lineno"> 1095</span> </div>
<div class="foldopen" id="foldopen01102" data-start="{" data-end="}">
<div class="line"><a id="l01102" name="l01102"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga8665f3d9cbf8724fb4670eb058ec088b"> 1102</a></span>uint32_t <a class="code hl_function" href="group___f_m_c___group4.html#ga8665f3d9cbf8724fb4670eb058ec088b">FMC_GetModeStatus</a>(uint32_t SDRAM_Bank)</div>
<div class="line"><a id="l01103" name="l01103"></a><span class="lineno"> 1103</span>{</div>
<div class="line"><a id="l01104" name="l01104"></a><span class="lineno"> 1104</span>  uint32_t tmpreg = 0;</div>
<div class="line"><a id="l01105" name="l01105"></a><span class="lineno"> 1105</span>  </div>
<div class="line"><a id="l01106" name="l01106"></a><span class="lineno"> 1106</span>  <span class="comment">/* Check the parameter */</span></div>
<div class="line"><a id="l01107" name="l01107"></a><span class="lineno"> 1107</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga6e6ad53e86e94a04771139e4f27e6405">IS_FMC_SDRAM_BANK</a>(SDRAM_Bank));</div>
<div class="line"><a id="l01108" name="l01108"></a><span class="lineno"> 1108</span> </div>
<div class="line"><a id="l01109" name="l01109"></a><span class="lineno"> 1109</span>  <span class="comment">/* Get the busy flag status */</span></div>
<div class="line"><a id="l01110" name="l01110"></a><span class="lineno"> 1110</span>  <span class="keywordflow">if</span>(SDRAM_Bank == <a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a>)</div>
<div class="line"><a id="l01111" name="l01111"></a><span class="lineno"> 1111</span>  {</div>
<div class="line"><a id="l01112" name="l01112"></a><span class="lineno"> 1112</span>    tmpreg = (uint32_t)(FMC_Bank5_6-&gt;SDSR &amp; FMC_SDSR_MODES1); </div>
<div class="line"><a id="l01113" name="l01113"></a><span class="lineno"> 1113</span>  }</div>
<div class="line"><a id="l01114" name="l01114"></a><span class="lineno"> 1114</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01115" name="l01115"></a><span class="lineno"> 1115</span>  {</div>
<div class="line"><a id="l01116" name="l01116"></a><span class="lineno"> 1116</span>    tmpreg = ((uint32_t)(FMC_Bank5_6-&gt;SDSR &amp; FMC_SDSR_MODES2) &gt;&gt; 2);</div>
<div class="line"><a id="l01117" name="l01117"></a><span class="lineno"> 1117</span>  }</div>
<div class="line"><a id="l01118" name="l01118"></a><span class="lineno"> 1118</span>  </div>
<div class="line"><a id="l01119" name="l01119"></a><span class="lineno"> 1119</span>  <span class="comment">/* Return the mode status */</span></div>
<div class="line"><a id="l01120" name="l01120"></a><span class="lineno"> 1120</span>  <span class="keywordflow">return</span> tmpreg;</div>
<div class="line"><a id="l01121" name="l01121"></a><span class="lineno"> 1121</span>}</div>
</div>
<div class="line"><a id="l01122" name="l01122"></a><span class="lineno"> 1122</span> </div>
<div class="foldopen" id="foldopen01128" data-start="{" data-end="}">
<div class="line"><a id="l01128" name="l01128"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga2afbfa0f4b21360afaa5072958cb32de"> 1128</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group4.html#ga2afbfa0f4b21360afaa5072958cb32de">FMC_SetRefreshCount</a>(uint32_t FMC_Count)</div>
<div class="line"><a id="l01129" name="l01129"></a><span class="lineno"> 1129</span>{</div>
<div class="line"><a id="l01130" name="l01130"></a><span class="lineno"> 1130</span>  <span class="comment">/* check the parameters */</span></div>
<div class="line"><a id="l01131" name="l01131"></a><span class="lineno"> 1131</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___refresh__count.html#ga1ea0e2693bb486253fd39a9ab6345168">IS_FMC_REFRESH_COUNT</a>(FMC_Count));</div>
<div class="line"><a id="l01132" name="l01132"></a><span class="lineno"> 1132</span>  </div>
<div class="line"><a id="l01133" name="l01133"></a><span class="lineno"> 1133</span>  FMC_Bank5_6-&gt;SDRTR |= (FMC_Count&lt;&lt;1);</div>
<div class="line"><a id="l01134" name="l01134"></a><span class="lineno"> 1134</span>   </div>
<div class="line"><a id="l01135" name="l01135"></a><span class="lineno"> 1135</span>}</div>
</div>
<div class="line"><a id="l01136" name="l01136"></a><span class="lineno"> 1136</span> </div>
<div class="foldopen" id="foldopen01142" data-start="{" data-end="}">
<div class="line"><a id="l01142" name="l01142"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga3ef0eefbb2011425035486b212fdb414"> 1142</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group4.html#ga3ef0eefbb2011425035486b212fdb414">FMC_SetAutoRefresh_Number</a>(uint32_t FMC_Number)</div>
<div class="line"><a id="l01143" name="l01143"></a><span class="lineno"> 1143</span>{</div>
<div class="line"><a id="l01144" name="l01144"></a><span class="lineno"> 1144</span>  <span class="comment">/* check the parameters */</span></div>
<div class="line"><a id="l01145" name="l01145"></a><span class="lineno"> 1145</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___auto_refresh___number.html#ga47174e153ca3f9d05f26df7feaf94b29">IS_FMC_AUTOREFRESH_NUMBER</a>(FMC_Number));</div>
<div class="line"><a id="l01146" name="l01146"></a><span class="lineno"> 1146</span>  </div>
<div class="line"><a id="l01147" name="l01147"></a><span class="lineno"> 1147</span>  FMC_Bank5_6-&gt;SDCMR |= (FMC_Number &lt;&lt; 5);   </div>
<div class="line"><a id="l01148" name="l01148"></a><span class="lineno"> 1148</span>}</div>
</div>
<div class="line"><a id="l01149" name="l01149"></a><span class="lineno"> 1149</span> </div>
<div class="foldopen" id="foldopen01158" data-start="{" data-end="}">
<div class="line"><a id="l01158" name="l01158"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga2060ee97746dfc44c6b3e6cde2dab920"> 1158</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group4.html#ga2060ee97746dfc44c6b3e6cde2dab920">FMC_SDRAMWriteProtectionConfig</a>(uint32_t SDRAM_Bank, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l01159" name="l01159"></a><span class="lineno"> 1159</span>{</div>
<div class="line"><a id="l01160" name="l01160"></a><span class="lineno"> 1160</span>  <span class="comment">/* Check the parameter */</span></div>
<div class="line"><a id="l01161" name="l01161"></a><span class="lineno"> 1161</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l01162" name="l01162"></a><span class="lineno"> 1162</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga6e6ad53e86e94a04771139e4f27e6405">IS_FMC_SDRAM_BANK</a>(SDRAM_Bank));</div>
<div class="line"><a id="l01163" name="l01163"></a><span class="lineno"> 1163</span>  </div>
<div class="line"><a id="l01164" name="l01164"></a><span class="lineno"> 1164</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l01165" name="l01165"></a><span class="lineno"> 1165</span>  {</div>
<div class="line"><a id="l01166" name="l01166"></a><span class="lineno"> 1166</span>    FMC_Bank5_6-&gt;SDCR[SDRAM_Bank] |= <a class="code hl_define" href="group___f_m_c___write___protection.html#ga9ccc2039b1747ab886755a35fb6b6880">FMC_Write_Protection_Enable</a>;    </div>
<div class="line"><a id="l01167" name="l01167"></a><span class="lineno"> 1167</span>  }</div>
<div class="line"><a id="l01168" name="l01168"></a><span class="lineno"> 1168</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01169" name="l01169"></a><span class="lineno"> 1169</span>  {</div>
<div class="line"><a id="l01170" name="l01170"></a><span class="lineno"> 1170</span>    FMC_Bank5_6-&gt;SDCR[SDRAM_Bank] &amp;= <a class="code hl_define" href="group___f_m_c.html#ga91932b7d3914371044af3f0067953649">SDCR_WriteProtection_RESET</a>;</div>
<div class="line"><a id="l01171" name="l01171"></a><span class="lineno"> 1171</span>  } </div>
<div class="line"><a id="l01172" name="l01172"></a><span class="lineno"> 1172</span>  </div>
<div class="line"><a id="l01173" name="l01173"></a><span class="lineno"> 1173</span>}</div>
</div>
<div class="line"><a id="l01174" name="l01174"></a><span class="lineno"> 1174</span> </div>
<div class="foldopen" id="foldopen01210" data-start="{" data-end="}">
<div class="line"><a id="l01210" name="l01210"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga2fdade651b5ee2e81b249d9ce4036671"> 1210</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group5.html#ga2fdade651b5ee2e81b249d9ce4036671">FMC_ITConfig</a>(uint32_t FMC_Bank, uint32_t FMC_IT, <a class="code hl_enumeration" href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a> NewState)</div>
<div class="line"><a id="l01211" name="l01211"></a><span class="lineno"> 1211</span>{</div>
<div class="line"><a id="l01212" name="l01212"></a><span class="lineno"> 1212</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___interrupt__sources.html#ga1d6f1e2668e7412a22d15b7573fa0891">IS_FMC_IT_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l01213" name="l01213"></a><span class="lineno"> 1213</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___interrupt__sources.html#ga9ab5334b33b6678924f3a1b840d6988d">IS_FMC_IT</a>(FMC_IT));  </div>
<div class="line"><a id="l01214" name="l01214"></a><span class="lineno"> 1214</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a>(NewState));</div>
<div class="line"><a id="l01215" name="l01215"></a><span class="lineno"> 1215</span>  </div>
<div class="line"><a id="l01216" name="l01216"></a><span class="lineno"> 1216</span>  <span class="keywordflow">if</span> (NewState != <a class="code hl_enumvalue" href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a>)</div>
<div class="line"><a id="l01217" name="l01217"></a><span class="lineno"> 1217</span>  {</div>
<div class="line"><a id="l01218" name="l01218"></a><span class="lineno"> 1218</span>    <span class="comment">/* Enable the selected FMC_Bank2 interrupts */</span></div>
<div class="line"><a id="l01219" name="l01219"></a><span class="lineno"> 1219</span>    <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l01220" name="l01220"></a><span class="lineno"> 1220</span>    {</div>
<div class="line"><a id="l01221" name="l01221"></a><span class="lineno"> 1221</span>      FMC_Bank2-&gt;SR2 |= FMC_IT;</div>
<div class="line"><a id="l01222" name="l01222"></a><span class="lineno"> 1222</span>    }</div>
<div class="line"><a id="l01223" name="l01223"></a><span class="lineno"> 1223</span>    <span class="comment">/* Enable the selected FMC_Bank3 interrupts */</span></div>
<div class="line"><a id="l01224" name="l01224"></a><span class="lineno"> 1224</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gab275c5e965c9651b10ce4008ad31eed2">FMC_Bank3_NAND</a>)</div>
<div class="line"><a id="l01225" name="l01225"></a><span class="lineno"> 1225</span>    {</div>
<div class="line"><a id="l01226" name="l01226"></a><span class="lineno"> 1226</span>      FMC_Bank3-&gt;SR3 |= FMC_IT;</div>
<div class="line"><a id="l01227" name="l01227"></a><span class="lineno"> 1227</span>    }</div>
<div class="line"><a id="l01228" name="l01228"></a><span class="lineno"> 1228</span>    <span class="comment">/* Enable the selected FMC_Bank4 interrupts */</span></div>
<div class="line"><a id="l01229" name="l01229"></a><span class="lineno"> 1229</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FMC_Bank == <a class="code hl_define" href="group___f_m_c___p_c_c_a_r_d___bank.html#gac4637539a610ddad35bf6f6b394af8cf">FMC_Bank4_PCCARD</a>)</div>
<div class="line"><a id="l01230" name="l01230"></a><span class="lineno"> 1230</span>    {</div>
<div class="line"><a id="l01231" name="l01231"></a><span class="lineno"> 1231</span>      FMC_Bank4-&gt;SR4 |= FMC_IT;    </div>
<div class="line"><a id="l01232" name="l01232"></a><span class="lineno"> 1232</span>    }</div>
<div class="line"><a id="l01233" name="l01233"></a><span class="lineno"> 1233</span>    <span class="comment">/* Enable the selected FMC_Bank5_6 interrupt */</span></div>
<div class="line"><a id="l01234" name="l01234"></a><span class="lineno"> 1234</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01235" name="l01235"></a><span class="lineno"> 1235</span>    {</div>
<div class="line"><a id="l01236" name="l01236"></a><span class="lineno"> 1236</span>      <span class="comment">/* Enables the interrupt if the refresh error flag is set */</span></div>
<div class="line"><a id="l01237" name="l01237"></a><span class="lineno"> 1237</span>      FMC_Bank5_6-&gt;SDRTR |= FMC_IT; </div>
<div class="line"><a id="l01238" name="l01238"></a><span class="lineno"> 1238</span>    }</div>
<div class="line"><a id="l01239" name="l01239"></a><span class="lineno"> 1239</span>  }</div>
<div class="line"><a id="l01240" name="l01240"></a><span class="lineno"> 1240</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01241" name="l01241"></a><span class="lineno"> 1241</span>  {</div>
<div class="line"><a id="l01242" name="l01242"></a><span class="lineno"> 1242</span>    <span class="comment">/* Disable the selected FMC_Bank2 interrupts */</span></div>
<div class="line"><a id="l01243" name="l01243"></a><span class="lineno"> 1243</span>    <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l01244" name="l01244"></a><span class="lineno"> 1244</span>    {</div>
<div class="line"><a id="l01245" name="l01245"></a><span class="lineno"> 1245</span>      </div>
<div class="line"><a id="l01246" name="l01246"></a><span class="lineno"> 1246</span>      FMC_Bank2-&gt;SR2 &amp;= (uint32_t)~FMC_IT;</div>
<div class="line"><a id="l01247" name="l01247"></a><span class="lineno"> 1247</span>    }</div>
<div class="line"><a id="l01248" name="l01248"></a><span class="lineno"> 1248</span>    <span class="comment">/* Disable the selected FMC_Bank3 interrupts */</span></div>
<div class="line"><a id="l01249" name="l01249"></a><span class="lineno"> 1249</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span> (FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gab275c5e965c9651b10ce4008ad31eed2">FMC_Bank3_NAND</a>)</div>
<div class="line"><a id="l01250" name="l01250"></a><span class="lineno"> 1250</span>    {</div>
<div class="line"><a id="l01251" name="l01251"></a><span class="lineno"> 1251</span>      FMC_Bank3-&gt;SR3 &amp;= (uint32_t)~FMC_IT;</div>
<div class="line"><a id="l01252" name="l01252"></a><span class="lineno"> 1252</span>    }</div>
<div class="line"><a id="l01253" name="l01253"></a><span class="lineno"> 1253</span>    <span class="comment">/* Disable the selected FMC_Bank4 interrupts */</span></div>
<div class="line"><a id="l01254" name="l01254"></a><span class="lineno"> 1254</span>    <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___p_c_c_a_r_d___bank.html#gac4637539a610ddad35bf6f6b394af8cf">FMC_Bank4_PCCARD</a>)</div>
<div class="line"><a id="l01255" name="l01255"></a><span class="lineno"> 1255</span>    {</div>
<div class="line"><a id="l01256" name="l01256"></a><span class="lineno"> 1256</span>      FMC_Bank4-&gt;SR4 &amp;= (uint32_t)~FMC_IT;    </div>
<div class="line"><a id="l01257" name="l01257"></a><span class="lineno"> 1257</span>    }</div>
<div class="line"><a id="l01258" name="l01258"></a><span class="lineno"> 1258</span>    <span class="comment">/* Disable the selected FMC_Bank5_6 interrupt */</span></div>
<div class="line"><a id="l01259" name="l01259"></a><span class="lineno"> 1259</span>    <span class="keywordflow">else</span></div>
<div class="line"><a id="l01260" name="l01260"></a><span class="lineno"> 1260</span>    {</div>
<div class="line"><a id="l01261" name="l01261"></a><span class="lineno"> 1261</span>      <span class="comment">/* Disables the interrupt if the refresh error flag is not set */</span></div>
<div class="line"><a id="l01262" name="l01262"></a><span class="lineno"> 1262</span>      FMC_Bank5_6-&gt;SDRTR &amp;= (uint32_t)~FMC_IT; </div>
<div class="line"><a id="l01263" name="l01263"></a><span class="lineno"> 1263</span>    }</div>
<div class="line"><a id="l01264" name="l01264"></a><span class="lineno"> 1264</span>  }</div>
<div class="line"><a id="l01265" name="l01265"></a><span class="lineno"> 1265</span>}</div>
</div>
<div class="line"><a id="l01266" name="l01266"></a><span class="lineno"> 1266</span> </div>
<div class="foldopen" id="foldopen01287" data-start="{" data-end="}">
<div class="line"><a id="l01287" name="l01287"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga96c4bf0f4ed790f8e6b25e6ea8fc5706"> 1287</a></span><a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> <a class="code hl_function" href="group___f_m_c___group5.html#ga96c4bf0f4ed790f8e6b25e6ea8fc5706">FMC_GetFlagStatus</a>(uint32_t FMC_Bank, uint32_t FMC_FLAG)</div>
<div class="line"><a id="l01288" name="l01288"></a><span class="lineno"> 1288</span>{</div>
<div class="line"><a id="l01289" name="l01289"></a><span class="lineno"> 1289</span>  <a class="code hl_enumeration" href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01290" name="l01290"></a><span class="lineno"> 1290</span>  uint32_t tmpsr = 0x00000000;</div>
<div class="line"><a id="l01291" name="l01291"></a><span class="lineno"> 1291</span>  </div>
<div class="line"><a id="l01292" name="l01292"></a><span class="lineno"> 1292</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01293" name="l01293"></a><span class="lineno"> 1293</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___flags.html#gaa70c363e0552a993630a916f504380c8">IS_FMC_GETFLAG_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l01294" name="l01294"></a><span class="lineno"> 1294</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___flags.html#gab0718f4132a9a59fd12e1fd61c87975b">IS_FMC_GET_FLAG</a>(FMC_FLAG));</div>
<div class="line"><a id="l01295" name="l01295"></a><span class="lineno"> 1295</span>  </div>
<div class="line"><a id="l01296" name="l01296"></a><span class="lineno"> 1296</span>  <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l01297" name="l01297"></a><span class="lineno"> 1297</span>  {</div>
<div class="line"><a id="l01298" name="l01298"></a><span class="lineno"> 1298</span>    tmpsr = FMC_Bank2-&gt;SR2;</div>
<div class="line"><a id="l01299" name="l01299"></a><span class="lineno"> 1299</span>  }  </div>
<div class="line"><a id="l01300" name="l01300"></a><span class="lineno"> 1300</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gab275c5e965c9651b10ce4008ad31eed2">FMC_Bank3_NAND</a>)</div>
<div class="line"><a id="l01301" name="l01301"></a><span class="lineno"> 1301</span>  {</div>
<div class="line"><a id="l01302" name="l01302"></a><span class="lineno"> 1302</span>    tmpsr = FMC_Bank3-&gt;SR3;</div>
<div class="line"><a id="l01303" name="l01303"></a><span class="lineno"> 1303</span>  }</div>
<div class="line"><a id="l01304" name="l01304"></a><span class="lineno"> 1304</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___p_c_c_a_r_d___bank.html#gac4637539a610ddad35bf6f6b394af8cf">FMC_Bank4_PCCARD</a>)</div>
<div class="line"><a id="l01305" name="l01305"></a><span class="lineno"> 1305</span>  {</div>
<div class="line"><a id="l01306" name="l01306"></a><span class="lineno"> 1306</span>    tmpsr = FMC_Bank4-&gt;SR4;</div>
<div class="line"><a id="l01307" name="l01307"></a><span class="lineno"> 1307</span>  }</div>
<div class="line"><a id="l01308" name="l01308"></a><span class="lineno"> 1308</span>  <span class="keywordflow">else</span> </div>
<div class="line"><a id="l01309" name="l01309"></a><span class="lineno"> 1309</span>  {</div>
<div class="line"><a id="l01310" name="l01310"></a><span class="lineno"> 1310</span>    tmpsr = FMC_Bank5_6-&gt;SDSR;</div>
<div class="line"><a id="l01311" name="l01311"></a><span class="lineno"> 1311</span>  }</div>
<div class="line"><a id="l01312" name="l01312"></a><span class="lineno"> 1312</span>  </div>
<div class="line"><a id="l01313" name="l01313"></a><span class="lineno"> 1313</span>  <span class="comment">/* Get the flag status */</span></div>
<div class="line"><a id="l01314" name="l01314"></a><span class="lineno"> 1314</span>  <span class="keywordflow">if</span> ((tmpsr &amp; FMC_FLAG) != FMC_FLAG )</div>
<div class="line"><a id="l01315" name="l01315"></a><span class="lineno"> 1315</span>  {</div>
<div class="line"><a id="l01316" name="l01316"></a><span class="lineno"> 1316</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01317" name="l01317"></a><span class="lineno"> 1317</span>  }</div>
<div class="line"><a id="l01318" name="l01318"></a><span class="lineno"> 1318</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01319" name="l01319"></a><span class="lineno"> 1319</span>  {</div>
<div class="line"><a id="l01320" name="l01320"></a><span class="lineno"> 1320</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l01321" name="l01321"></a><span class="lineno"> 1321</span>  }</div>
<div class="line"><a id="l01322" name="l01322"></a><span class="lineno"> 1322</span>  <span class="comment">/* Return the flag status */</span></div>
<div class="line"><a id="l01323" name="l01323"></a><span class="lineno"> 1323</span>  <span class="keywordflow">return</span> bitstatus;</div>
<div class="line"><a id="l01324" name="l01324"></a><span class="lineno"> 1324</span>}</div>
</div>
<div class="line"><a id="l01325" name="l01325"></a><span class="lineno"> 1325</span> </div>
<div class="foldopen" id="foldopen01343" data-start="{" data-end="}">
<div class="line"><a id="l01343" name="l01343"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga958e634cf6a19d5094b503ca3ec5a969"> 1343</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group5.html#ga958e634cf6a19d5094b503ca3ec5a969">FMC_ClearFlag</a>(uint32_t FMC_Bank, uint32_t FMC_FLAG)</div>
<div class="line"><a id="l01344" name="l01344"></a><span class="lineno"> 1344</span>{</div>
<div class="line"><a id="l01345" name="l01345"></a><span class="lineno"> 1345</span> <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01346" name="l01346"></a><span class="lineno"> 1346</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___flags.html#gaa70c363e0552a993630a916f504380c8">IS_FMC_GETFLAG_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l01347" name="l01347"></a><span class="lineno"> 1347</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___flags.html#gae0e233bbd341b512444fb1f6bb12b4d5">IS_FMC_CLEAR_FLAG</a>(FMC_FLAG)) ;</div>
<div class="line"><a id="l01348" name="l01348"></a><span class="lineno"> 1348</span>    </div>
<div class="line"><a id="l01349" name="l01349"></a><span class="lineno"> 1349</span>  <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l01350" name="l01350"></a><span class="lineno"> 1350</span>  {</div>
<div class="line"><a id="l01351" name="l01351"></a><span class="lineno"> 1351</span>    FMC_Bank2-&gt;SR2 &amp;= (~FMC_FLAG); </div>
<div class="line"><a id="l01352" name="l01352"></a><span class="lineno"> 1352</span>  }  </div>
<div class="line"><a id="l01353" name="l01353"></a><span class="lineno"> 1353</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gab275c5e965c9651b10ce4008ad31eed2">FMC_Bank3_NAND</a>)</div>
<div class="line"><a id="l01354" name="l01354"></a><span class="lineno"> 1354</span>  {</div>
<div class="line"><a id="l01355" name="l01355"></a><span class="lineno"> 1355</span>    FMC_Bank3-&gt;SR3 &amp;= (~FMC_FLAG);</div>
<div class="line"><a id="l01356" name="l01356"></a><span class="lineno"> 1356</span>  }</div>
<div class="line"><a id="l01357" name="l01357"></a><span class="lineno"> 1357</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___p_c_c_a_r_d___bank.html#gac4637539a610ddad35bf6f6b394af8cf">FMC_Bank4_PCCARD</a>)</div>
<div class="line"><a id="l01358" name="l01358"></a><span class="lineno"> 1358</span>  {</div>
<div class="line"><a id="l01359" name="l01359"></a><span class="lineno"> 1359</span>    FMC_Bank4-&gt;SR4 &amp;= (~FMC_FLAG);</div>
<div class="line"><a id="l01360" name="l01360"></a><span class="lineno"> 1360</span>  }</div>
<div class="line"><a id="l01361" name="l01361"></a><span class="lineno"> 1361</span>  <span class="comment">/* FMC_Bank5_6 SDRAM*/</span></div>
<div class="line"><a id="l01362" name="l01362"></a><span class="lineno"> 1362</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01363" name="l01363"></a><span class="lineno"> 1363</span>  {</div>
<div class="line"><a id="l01364" name="l01364"></a><span class="lineno"> 1364</span>    FMC_Bank5_6-&gt;SDRTR &amp;= (~FMC_FLAG);</div>
<div class="line"><a id="l01365" name="l01365"></a><span class="lineno"> 1365</span>  }</div>
<div class="line"><a id="l01366" name="l01366"></a><span class="lineno"> 1366</span>  </div>
<div class="line"><a id="l01367" name="l01367"></a><span class="lineno"> 1367</span>}</div>
</div>
<div class="line"><a id="l01368" name="l01368"></a><span class="lineno"> 1368</span> </div>
<div class="foldopen" id="foldopen01386" data-start="{" data-end="}">
<div class="line"><a id="l01386" name="l01386"></a><span class="lineno"><a class="line" href="group___f_m_c.html#gab3bd44a2bde613ed9bc46e6de1c2a29a"> 1386</a></span><a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> <a class="code hl_function" href="group___f_m_c___group5.html#gab3bd44a2bde613ed9bc46e6de1c2a29a">FMC_GetITStatus</a>(uint32_t FMC_Bank, uint32_t FMC_IT)</div>
<div class="line"><a id="l01387" name="l01387"></a><span class="lineno"> 1387</span>{</div>
<div class="line"><a id="l01388" name="l01388"></a><span class="lineno"> 1388</span>  <a class="code hl_typedef" href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a> bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01389" name="l01389"></a><span class="lineno"> 1389</span>  uint32_t tmpsr = 0x0;</div>
<div class="line"><a id="l01390" name="l01390"></a><span class="lineno"> 1390</span>  uint32_t tmpsr2 = 0x0;</div>
<div class="line"><a id="l01391" name="l01391"></a><span class="lineno"> 1391</span>  uint32_t itstatus = 0x0;</div>
<div class="line"><a id="l01392" name="l01392"></a><span class="lineno"> 1392</span>  uint32_t itenable = 0x0; </div>
<div class="line"><a id="l01393" name="l01393"></a><span class="lineno"> 1393</span>  </div>
<div class="line"><a id="l01394" name="l01394"></a><span class="lineno"> 1394</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01395" name="l01395"></a><span class="lineno"> 1395</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___interrupt__sources.html#ga1d6f1e2668e7412a22d15b7573fa0891">IS_FMC_IT_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l01396" name="l01396"></a><span class="lineno"> 1396</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___interrupt__sources.html#ga6f7224daa364e14af0c3effecc24966a">IS_FMC_GET_IT</a>(FMC_IT));</div>
<div class="line"><a id="l01397" name="l01397"></a><span class="lineno"> 1397</span>  </div>
<div class="line"><a id="l01398" name="l01398"></a><span class="lineno"> 1398</span>  <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l01399" name="l01399"></a><span class="lineno"> 1399</span>  {</div>
<div class="line"><a id="l01400" name="l01400"></a><span class="lineno"> 1400</span>    tmpsr = FMC_Bank2-&gt;SR2;</div>
<div class="line"><a id="l01401" name="l01401"></a><span class="lineno"> 1401</span>  }  </div>
<div class="line"><a id="l01402" name="l01402"></a><span class="lineno"> 1402</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gab275c5e965c9651b10ce4008ad31eed2">FMC_Bank3_NAND</a>)</div>
<div class="line"><a id="l01403" name="l01403"></a><span class="lineno"> 1403</span>  {</div>
<div class="line"><a id="l01404" name="l01404"></a><span class="lineno"> 1404</span>    tmpsr = FMC_Bank3-&gt;SR3;</div>
<div class="line"><a id="l01405" name="l01405"></a><span class="lineno"> 1405</span>  }</div>
<div class="line"><a id="l01406" name="l01406"></a><span class="lineno"> 1406</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___p_c_c_a_r_d___bank.html#gac4637539a610ddad35bf6f6b394af8cf">FMC_Bank4_PCCARD</a>)</div>
<div class="line"><a id="l01407" name="l01407"></a><span class="lineno"> 1407</span>  {</div>
<div class="line"><a id="l01408" name="l01408"></a><span class="lineno"> 1408</span>    tmpsr = FMC_Bank4-&gt;SR4;</div>
<div class="line"><a id="l01409" name="l01409"></a><span class="lineno"> 1409</span>  }</div>
<div class="line"><a id="l01410" name="l01410"></a><span class="lineno"> 1410</span>  <span class="comment">/* FMC_Bank5_6 SDRAM*/</span></div>
<div class="line"><a id="l01411" name="l01411"></a><span class="lineno"> 1411</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01412" name="l01412"></a><span class="lineno"> 1412</span>  {</div>
<div class="line"><a id="l01413" name="l01413"></a><span class="lineno"> 1413</span>    tmpsr = FMC_Bank5_6-&gt;SDRTR;</div>
<div class="line"><a id="l01414" name="l01414"></a><span class="lineno"> 1414</span>    tmpsr2 = FMC_Bank5_6-&gt;SDSR;</div>
<div class="line"><a id="l01415" name="l01415"></a><span class="lineno"> 1415</span>  } </div>
<div class="line"><a id="l01416" name="l01416"></a><span class="lineno"> 1416</span>  </div>
<div class="line"><a id="l01417" name="l01417"></a><span class="lineno"> 1417</span>  <span class="comment">/* get the IT enable bit status*/</span></div>
<div class="line"><a id="l01418" name="l01418"></a><span class="lineno"> 1418</span>  itenable = tmpsr &amp; FMC_IT;</div>
<div class="line"><a id="l01419" name="l01419"></a><span class="lineno"> 1419</span>  </div>
<div class="line"><a id="l01420" name="l01420"></a><span class="lineno"> 1420</span>  <span class="comment">/* get the corresponding IT Flag status*/</span></div>
<div class="line"><a id="l01421" name="l01421"></a><span class="lineno"> 1421</span>  <span class="keywordflow">if</span>((FMC_Bank == <a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a>) || (FMC_Bank == <a class="code hl_define" href="group___f_m_c___s_d_r_a_m___bank.html#ga9de10d877ef03d0e8299eae0ac9cb40f">FMC_Bank2_SDRAM</a>))</div>
<div class="line"><a id="l01422" name="l01422"></a><span class="lineno"> 1422</span>  {</div>
<div class="line"><a id="l01423" name="l01423"></a><span class="lineno"> 1423</span>    itstatus = tmpsr2 &amp; FMC_SDSR_RE;  </div>
<div class="line"><a id="l01424" name="l01424"></a><span class="lineno"> 1424</span>  }           </div>
<div class="line"><a id="l01425" name="l01425"></a><span class="lineno"> 1425</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01426" name="l01426"></a><span class="lineno"> 1426</span>  {</div>
<div class="line"><a id="l01427" name="l01427"></a><span class="lineno"> 1427</span>    itstatus = tmpsr &amp; (FMC_IT &gt;&gt; 3);  </div>
<div class="line"><a id="l01428" name="l01428"></a><span class="lineno"> 1428</span>  }  </div>
<div class="line"><a id="l01429" name="l01429"></a><span class="lineno"> 1429</span>  </div>
<div class="line"><a id="l01430" name="l01430"></a><span class="lineno"> 1430</span>  <span class="keywordflow">if</span> ((itstatus != (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>)  &amp;&amp; (itenable != (uint32_t)<a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>))</div>
<div class="line"><a id="l01431" name="l01431"></a><span class="lineno"> 1431</span>  {</div>
<div class="line"><a id="l01432" name="l01432"></a><span class="lineno"> 1432</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a>;</div>
<div class="line"><a id="l01433" name="l01433"></a><span class="lineno"> 1433</span>  }</div>
<div class="line"><a id="l01434" name="l01434"></a><span class="lineno"> 1434</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01435" name="l01435"></a><span class="lineno"> 1435</span>  {</div>
<div class="line"><a id="l01436" name="l01436"></a><span class="lineno"> 1436</span>    bitstatus = <a class="code hl_enumvalue" href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a>;</div>
<div class="line"><a id="l01437" name="l01437"></a><span class="lineno"> 1437</span>  }</div>
<div class="line"><a id="l01438" name="l01438"></a><span class="lineno"> 1438</span>  <span class="keywordflow">return</span> bitstatus; </div>
<div class="line"><a id="l01439" name="l01439"></a><span class="lineno"> 1439</span>}</div>
</div>
<div class="line"><a id="l01440" name="l01440"></a><span class="lineno"> 1440</span> </div>
<div class="foldopen" id="foldopen01458" data-start="{" data-end="}">
<div class="line"><a id="l01458" name="l01458"></a><span class="lineno"><a class="line" href="group___f_m_c.html#ga0ba5c3140b7fac12ddab1cf65522ca4c"> 1458</a></span><span class="keywordtype">void</span> <a class="code hl_function" href="group___f_m_c___group5.html#ga0ba5c3140b7fac12ddab1cf65522ca4c">FMC_ClearITPendingBit</a>(uint32_t FMC_Bank, uint32_t FMC_IT)</div>
<div class="line"><a id="l01459" name="l01459"></a><span class="lineno"> 1459</span>{</div>
<div class="line"><a id="l01460" name="l01460"></a><span class="lineno"> 1460</span>  <span class="comment">/* Check the parameters */</span></div>
<div class="line"><a id="l01461" name="l01461"></a><span class="lineno"> 1461</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___interrupt__sources.html#ga1d6f1e2668e7412a22d15b7573fa0891">IS_FMC_IT_BANK</a>(FMC_Bank));</div>
<div class="line"><a id="l01462" name="l01462"></a><span class="lineno"> 1462</span>  <a class="code hl_define" href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a>(<a class="code hl_define" href="group___f_m_c___interrupt__sources.html#ga9ab5334b33b6678924f3a1b840d6988d">IS_FMC_IT</a>(FMC_IT));</div>
<div class="line"><a id="l01463" name="l01463"></a><span class="lineno"> 1463</span>    </div>
<div class="line"><a id="l01464" name="l01464"></a><span class="lineno"> 1464</span>  <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a>)</div>
<div class="line"><a id="l01465" name="l01465"></a><span class="lineno"> 1465</span>  {</div>
<div class="line"><a id="l01466" name="l01466"></a><span class="lineno"> 1466</span>    FMC_Bank2-&gt;SR2 &amp;= ~(FMC_IT &gt;&gt; 3); </div>
<div class="line"><a id="l01467" name="l01467"></a><span class="lineno"> 1467</span>  }  </div>
<div class="line"><a id="l01468" name="l01468"></a><span class="lineno"> 1468</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___n_a_n_d___bank.html#gab275c5e965c9651b10ce4008ad31eed2">FMC_Bank3_NAND</a>)</div>
<div class="line"><a id="l01469" name="l01469"></a><span class="lineno"> 1469</span>  {</div>
<div class="line"><a id="l01470" name="l01470"></a><span class="lineno"> 1470</span>    FMC_Bank3-&gt;SR3 &amp;= ~(FMC_IT &gt;&gt; 3);</div>
<div class="line"><a id="l01471" name="l01471"></a><span class="lineno"> 1471</span>  }</div>
<div class="line"><a id="l01472" name="l01472"></a><span class="lineno"> 1472</span>  <span class="keywordflow">else</span> <span class="keywordflow">if</span>(FMC_Bank == <a class="code hl_define" href="group___f_m_c___p_c_c_a_r_d___bank.html#gac4637539a610ddad35bf6f6b394af8cf">FMC_Bank4_PCCARD</a>)</div>
<div class="line"><a id="l01473" name="l01473"></a><span class="lineno"> 1473</span>  {</div>
<div class="line"><a id="l01474" name="l01474"></a><span class="lineno"> 1474</span>    FMC_Bank4-&gt;SR4 &amp;= ~(FMC_IT &gt;&gt; 3);</div>
<div class="line"><a id="l01475" name="l01475"></a><span class="lineno"> 1475</span>  }</div>
<div class="line"><a id="l01476" name="l01476"></a><span class="lineno"> 1476</span>  <span class="comment">/* FMC_Bank5_6 SDRAM*/</span></div>
<div class="line"><a id="l01477" name="l01477"></a><span class="lineno"> 1477</span>  <span class="keywordflow">else</span></div>
<div class="line"><a id="l01478" name="l01478"></a><span class="lineno"> 1478</span>  {</div>
<div class="line"><a id="l01479" name="l01479"></a><span class="lineno"> 1479</span>    FMC_Bank5_6-&gt;SDRTR |= FMC_SDRTR_CRE;</div>
<div class="line"><a id="l01480" name="l01480"></a><span class="lineno"> 1480</span>  }</div>
<div class="line"><a id="l01481" name="l01481"></a><span class="lineno"> 1481</span>}</div>
</div>
<div class="line"><a id="l01482" name="l01482"></a><span class="lineno"> 1482</span> </div>
<div class="ttc" id="agroup___exported__types_html_ga39d4411201fb731279ad5a409b2b80d7"><div class="ttname"><a href="group___exported__types.html#ga39d4411201fb731279ad5a409b2b80d7">ITStatus</a></div><div class="ttdeci">enum FlagStatus ITStatus</div></div>
<div class="ttc" id="agroup___exported__types_html_ga89136caac2e14c55151f527ac02daaff"><div class="ttname"><a href="group___exported__types.html#ga89136caac2e14c55151f527ac02daaff">FlagStatus</a></div><div class="ttdeci">FlagStatus</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00851">stm32f4xx.h:851</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gac9a7e9a35d2513ec15c3b537aaa4fba1"><div class="ttname"><a href="group___exported__types.html#gac9a7e9a35d2513ec15c3b537aaa4fba1">FunctionalState</a></div><div class="ttdeci">FunctionalState</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00853">stm32f4xx.h:853</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gaffaf7c3f537d7a3370b1bbdda67a2bf6"><div class="ttname"><a href="group___exported__types.html#gaffaf7c3f537d7a3370b1bbdda67a2bf6">IS_FUNCTIONAL_STATE</a></div><div class="ttdeci">#define IS_FUNCTIONAL_STATE(STATE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00854">stm32f4xx.h:854</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffa589b7d94a3d91d145720e2fed0eb3a05">RESET</a></div><div class="ttdeci">@ RESET</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00851">stm32f4xx.h:851</a></div></div>
<div class="ttc" id="agroup___exported__types_html_gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792"><div class="ttname"><a href="group___exported__types.html#gga89136caac2e14c55151f527ac02daaffab44c8101cc294c074709ec1b14211792">SET</a></div><div class="ttdeci">@ SET</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00851">stm32f4xx.h:851</a></div></div>
<div class="ttc" id="agroup___exported__types_html_ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d"><div class="ttname"><a href="group___exported__types.html#ggac9a7e9a35d2513ec15c3b537aaa4fba1ad3a9df141be0ccf10389b640f492b26d">DISABLE</a></div><div class="ttdeci">@ DISABLE</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx_8h_source.html#l00853">stm32f4xx.h:853</a></div></div>
<div class="ttc" id="agroup___f_m_c___access___mode_html_ga58b866678b9c955f09a09ba788ddb19c"><div class="ttname"><a href="group___f_m_c___access___mode.html#ga58b866678b9c955f09a09ba788ddb19c">IS_FMC_ACCESS_MODE</a></div><div class="ttdeci">#define IS_FMC_ACCESS_MODE(MODE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00619">stm32f4xx_fmc.h:619</a></div></div>
<div class="ttc" id="agroup___f_m_c___access___mode_html_ga8eb0afb97ccf5090851a43547bba0599"><div class="ttname"><a href="group___f_m_c___access___mode.html#ga8eb0afb97ccf5090851a43547bba0599">FMC_AccessMode_A</a></div><div class="ttdeci">#define FMC_AccessMode_A</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00614">stm32f4xx_fmc.h:614</a></div></div>
<div class="ttc" id="agroup___f_m_c___address___hold___time_html_ga002b3954d17bfb849c9df898af8eb386"><div class="ttname"><a href="group___f_m_c___address___hold___time.html#ga002b3954d17bfb849c9df898af8eb386">IS_FMC_ADDRESS_HOLD_TIME</a></div><div class="ttdeci">#define IS_FMC_ADDRESS_HOLD_TIME(TIME)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00574">stm32f4xx_fmc.h:574</a></div></div>
<div class="ttc" id="agroup___f_m_c___address___setup___time_html_gaa72ca969f22ed547020aab2f884a352b"><div class="ttname"><a href="group___f_m_c___address___setup___time.html#gaa72ca969f22ed547020aab2f884a352b">IS_FMC_ADDRESS_SETUP_TIME</a></div><div class="ttdeci">#define IS_FMC_ADDRESS_SETUP_TIME(TIME)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00566">stm32f4xx_fmc.h:566</a></div></div>
<div class="ttc" id="agroup___f_m_c___asynchronous_wait_html_gaa17de7979f4069d9a6d79a09d7d1f94f"><div class="ttname"><a href="group___f_m_c___asynchronous_wait.html#gaa17de7979f4069d9a6d79a09d7d1f94f">IS_FMC_ASYNWAIT</a></div><div class="ttdeci">#define IS_FMC_ASYNWAIT(STATE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00459">stm32f4xx_fmc.h:459</a></div></div>
<div class="ttc" id="agroup___f_m_c___asynchronous_wait_html_gadf40ce51c6c6f09b640519db00f18a09"><div class="ttname"><a href="group___f_m_c___asynchronous_wait.html#gadf40ce51c6c6f09b640519db00f18a09">FMC_AsynchronousWait_Disable</a></div><div class="ttdeci">#define FMC_AsynchronousWait_Disable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00456">stm32f4xx_fmc.h:456</a></div></div>
<div class="ttc" id="agroup___f_m_c___auto_refresh___number_html_ga47174e153ca3f9d05f26df7feaf94b29"><div class="ttname"><a href="group___f_m_c___auto_refresh___number.html#ga47174e153ca3f9d05f26df7feaf94b29">IS_FMC_AUTOREFRESH_NUMBER</a></div><div class="ttdeci">#define IS_FMC_AUTOREFRESH_NUMBER(NUMBER)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00979">stm32f4xx_fmc.h:979</a></div></div>
<div class="ttc" id="agroup___f_m_c___burst___access___mode_html_ga0892dc77328587b787d825e95fc9c3e4"><div class="ttname"><a href="group___f_m_c___burst___access___mode.html#ga0892dc77328587b787d825e95fc9c3e4">IS_FMC_BURSTMODE</a></div><div class="ttdeci">#define IS_FMC_BURSTMODE(STATE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00447">stm32f4xx_fmc.h:447</a></div></div>
<div class="ttc" id="agroup___f_m_c___burst___access___mode_html_gaeb3ecdfe98d72765a424062d5a40a029"><div class="ttname"><a href="group___f_m_c___burst___access___mode.html#gaeb3ecdfe98d72765a424062d5a40a029">FMC_BurstAccessMode_Enable</a></div><div class="ttdeci">#define FMC_BurstAccessMode_Enable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00445">stm32f4xx_fmc.h:445</a></div></div>
<div class="ttc" id="agroup___f_m_c___burst___access___mode_html_gafcf9945b6da5241eef1677bac9e7c2a7"><div class="ttname"><a href="group___f_m_c___burst___access___mode.html#gafcf9945b6da5241eef1677bac9e7c2a7">FMC_BurstAccessMode_Disable</a></div><div class="ttdeci">#define FMC_BurstAccessMode_Disable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00444">stm32f4xx_fmc.h:444</a></div></div>
<div class="ttc" id="agroup___f_m_c___bus___turn__around___duration_html_ga1aa55e3a0bbd7a31a1e28017d7f527ba"><div class="ttname"><a href="group___f_m_c___bus___turn__around___duration.html#ga1aa55e3a0bbd7a31a1e28017d7f527ba">IS_FMC_TURNAROUND_TIME</a></div><div class="ttdeci">#define IS_FMC_TURNAROUND_TIME(TIME)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00590">stm32f4xx_fmc.h:590</a></div></div>
<div class="ttc" id="agroup___f_m_c___c_a_s___latency_html_ga451b1f92c5d11737046e5c5a43b0e514"><div class="ttname"><a href="group___f_m_c___c_a_s___latency.html#ga451b1f92c5d11737046e5c5a43b0e514">IS_FMC_CAS_LATENCY</a></div><div class="ttdeci">#define IS_FMC_CAS_LATENCY(LATENCY)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00816">stm32f4xx_fmc.h:816</a></div></div>
<div class="ttc" id="agroup___f_m_c___c_a_s___latency_html_gae5ea7c858b9da07664d5821dc0c4fc0d"><div class="ttname"><a href="group___f_m_c___c_a_s___latency.html#gae5ea7c858b9da07664d5821dc0c4fc0d">FMC_CAS_Latency_1</a></div><div class="ttdeci">#define FMC_CAS_Latency_1</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00812">stm32f4xx_fmc.h:812</a></div></div>
<div class="ttc" id="agroup___f_m_c___c_l_k___division_html_gad61a20de71250a74f5e73ba9293e55ab"><div class="ttname"><a href="group___f_m_c___c_l_k___division.html#gad61a20de71250a74f5e73ba9293e55ab">IS_FMC_CLK_DIV</a></div><div class="ttdeci">#define IS_FMC_CLK_DIV(DIV)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00598">stm32f4xx_fmc.h:598</a></div></div>
<div class="ttc" id="agroup___f_m_c___column_bits___number_html_ga2a46afafd4eb6f00216ed2f7b851749a"><div class="ttname"><a href="group___f_m_c___column_bits___number.html#ga2a46afafd4eb6f00216ed2f7b851749a">FMC_ColumnBits_Number_8b</a></div><div class="ttdeci">#define FMC_ColumnBits_Number_8b</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00751">stm32f4xx_fmc.h:751</a></div></div>
<div class="ttc" id="agroup___f_m_c___column_bits___number_html_ga797129e2dfa1611b0692eb4ae7563183"><div class="ttname"><a href="group___f_m_c___column_bits___number.html#ga797129e2dfa1611b0692eb4ae7563183">IS_FMC_COLUMNBITS_NUMBER</a></div><div class="ttdeci">#define IS_FMC_COLUMNBITS_NUMBER(COLUMN)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00756">stm32f4xx_fmc.h:756</a></div></div>
<div class="ttc" id="agroup___f_m_c___command___mode_html_ga0113b30fe2bb075047c3d1533c9dd23f"><div class="ttname"><a href="group___f_m_c___command___mode.html#ga0113b30fe2bb075047c3d1533c9dd23f">IS_FMC_COMMAND_MODE</a></div><div class="ttdeci">#define IS_FMC_COMMAND_MODE(COMMAND)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00949">stm32f4xx_fmc.h:949</a></div></div>
<div class="ttc" id="agroup___f_m_c___command___target_html_gae6007a41baa63f7de30ff0f7c80df729"><div class="ttname"><a href="group___f_m_c___command___target.html#gae6007a41baa63f7de30ff0f7c80df729">IS_FMC_COMMAND_TARGET</a></div><div class="ttdeci">#define IS_FMC_COMMAND_TARGET(TARGET)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00968">stm32f4xx_fmc.h:968</a></div></div>
<div class="ttc" id="agroup___f_m_c___continous___clock_html_ga3171277af9c6cae158714b5e9d03df6a"><div class="ttname"><a href="group___f_m_c___continous___clock.html#ga3171277af9c6cae158714b5e9d03df6a">IS_FMC_CONTINOUS_CLOCK</a></div><div class="ttdeci">#define IS_FMC_CONTINOUS_CLOCK(CCLOCK)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00557">stm32f4xx_fmc.h:557</a></div></div>
<div class="ttc" id="agroup___f_m_c___continous___clock_html_ga70becc933104a586cb507435a544d0aa"><div class="ttname"><a href="group___f_m_c___continous___clock.html#ga70becc933104a586cb507435a544d0aa">FMC_CClock_SyncAsync</a></div><div class="ttdeci">#define FMC_CClock_SyncAsync</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00555">stm32f4xx_fmc.h:555</a></div></div>
<div class="ttc" id="agroup___f_m_c___continous___clock_html_gaf01044f6613141f4038f85eb43808261"><div class="ttname"><a href="group___f_m_c___continous___clock.html#gaf01044f6613141f4038f85eb43808261">FMC_CClock_SyncOnly</a></div><div class="ttdeci">#define FMC_CClock_SyncOnly</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00554">stm32f4xx_fmc.h:554</a></div></div>
<div class="ttc" id="agroup___f_m_c___data___address___bus___multiplexing_html_ga0c2165ff50f78bb8cdd3d1bc90677486"><div class="ttname"><a href="group___f_m_c___data___address___bus___multiplexing.html#ga0c2165ff50f78bb8cdd3d1bc90677486">FMC_DataAddressMux_Enable</a></div><div class="ttdeci">#define FMC_DataAddressMux_Enable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00402">stm32f4xx_fmc.h:402</a></div></div>
<div class="ttc" id="agroup___f_m_c___data___address___bus___multiplexing_html_ga2b0a4928e29e10a1589f60b1ad4ed7ec"><div class="ttname"><a href="group___f_m_c___data___address___bus___multiplexing.html#ga2b0a4928e29e10a1589f60b1ad4ed7ec">IS_FMC_MUX</a></div><div class="ttdeci">#define IS_FMC_MUX(MUX)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00404">stm32f4xx_fmc.h:404</a></div></div>
<div class="ttc" id="agroup___f_m_c___data___latency_html_ga18f9f260d2be1a02be2747c7627ebe13"><div class="ttname"><a href="group___f_m_c___data___latency.html#ga18f9f260d2be1a02be2747c7627ebe13">IS_FMC_DATA_LATENCY</a></div><div class="ttdeci">#define IS_FMC_DATA_LATENCY(LATENCY)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00606">stm32f4xx_fmc.h:606</a></div></div>
<div class="ttc" id="agroup___f_m_c___data___setup___time_html_ga26aec4fbc8d24ef9e42adcb2f0117233"><div class="ttname"><a href="group___f_m_c___data___setup___time.html#ga26aec4fbc8d24ef9e42adcb2f0117233">IS_FMC_DATASETUP_TIME</a></div><div class="ttdeci">#define IS_FMC_DATASETUP_TIME(TIME)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00582">stm32f4xx_fmc.h:582</a></div></div>
<div class="ttc" id="agroup___f_m_c___e_c_c___page___size_html_ga932ac250f7d285ffba183da9de6651a0"><div class="ttname"><a href="group___f_m_c___e_c_c___page___size.html#ga932ac250f7d285ffba183da9de6651a0">IS_FMC_ECCPAGE_SIZE</a></div><div class="ttdeci">#define IS_FMC_ECCPAGE_SIZE(SIZE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00681">stm32f4xx_fmc.h:681</a></div></div>
<div class="ttc" id="agroup___f_m_c___e_c_c___page___size_html_gaa4b0a50a37f67c4d4d6d6c1d25837daf"><div class="ttname"><a href="group___f_m_c___e_c_c___page___size.html#gaa4b0a50a37f67c4d4d6d6c1d25837daf">FMC_ECCPageSize_256Bytes</a></div><div class="ttdeci">#define FMC_ECCPageSize_256Bytes</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00674">stm32f4xx_fmc.h:674</a></div></div>
<div class="ttc" id="agroup___f_m_c___e_c_c_html_ga2301647e0c5131f641a30f61fda4a761"><div class="ttname"><a href="group___f_m_c___e_c_c.html#ga2301647e0c5131f641a30f61fda4a761">FMC_ECC_Disable</a></div><div class="ttdeci">#define FMC_ECC_Disable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00662">stm32f4xx_fmc.h:662</a></div></div>
<div class="ttc" id="agroup___f_m_c___e_c_c_html_ga97410a9034aa259fa87db6fe3c2f994d"><div class="ttname"><a href="group___f_m_c___e_c_c.html#ga97410a9034aa259fa87db6fe3c2f994d">IS_FMC_ECC_STATE</a></div><div class="ttdeci">#define IS_FMC_ECC_STATE(STATE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00665">stm32f4xx_fmc.h:665</a></div></div>
<div class="ttc" id="agroup___f_m_c___exit_self_refresh___delay_html_gabd63be41b834225be30ba0b28ee6330b"><div class="ttname"><a href="group___f_m_c___exit_self_refresh___delay.html#gabd63be41b834225be30ba0b28ee6330b">IS_FMC_EXITSELFREFRESH_DELAY</a></div><div class="ttdeci">#define IS_FMC_EXITSELFREFRESH_DELAY(DELAY)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00892">stm32f4xx_fmc.h:892</a></div></div>
<div class="ttc" id="agroup___f_m_c___extended___mode_html_ga206981f0e327db623767968ddf04f3c5"><div class="ttname"><a href="group___f_m_c___extended___mode.html#ga206981f0e327db623767968ddf04f3c5">FMC_ExtendedMode_Enable</a></div><div class="ttdeci">#define FMC_ExtendedMode_Enable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00529">stm32f4xx_fmc.h:529</a></div></div>
<div class="ttc" id="agroup___f_m_c___extended___mode_html_gab2c6ec0443d789cbb8ee1c0a282acd5b"><div class="ttname"><a href="group___f_m_c___extended___mode.html#gab2c6ec0443d789cbb8ee1c0a282acd5b">FMC_ExtendedMode_Disable</a></div><div class="ttdeci">#define FMC_ExtendedMode_Disable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00528">stm32f4xx_fmc.h:528</a></div></div>
<div class="ttc" id="agroup___f_m_c___extended___mode_html_gad1017e00ef385503f521d18adbcc8a1b"><div class="ttname"><a href="group___f_m_c___extended___mode.html#gad1017e00ef385503f521d18adbcc8a1b">IS_FMC_EXTENDED_MODE</a></div><div class="ttdeci">#define IS_FMC_EXTENDED_MODE(MODE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00531">stm32f4xx_fmc.h:531</a></div></div>
<div class="ttc" id="agroup___f_m_c___flags_html_gaa70c363e0552a993630a916f504380c8"><div class="ttname"><a href="group___f_m_c___flags.html#gaa70c363e0552a993630a916f504380c8">IS_FMC_GETFLAG_BANK</a></div><div class="ttdeci">#define IS_FMC_GETFLAG_BANK(BANK)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l01055">stm32f4xx_fmc.h:1055</a></div></div>
<div class="ttc" id="agroup___f_m_c___flags_html_gab0718f4132a9a59fd12e1fd61c87975b"><div class="ttname"><a href="group___f_m_c___flags.html#gab0718f4132a9a59fd12e1fd61c87975b">IS_FMC_GET_FLAG</a></div><div class="ttdeci">#define IS_FMC_GET_FLAG(FLAG)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l01048">stm32f4xx_fmc.h:1048</a></div></div>
<div class="ttc" id="agroup___f_m_c___flags_html_gae0e233bbd341b512444fb1f6bb12b4d5"><div class="ttname"><a href="group___f_m_c___flags.html#gae0e233bbd341b512444fb1f6bb12b4d5">IS_FMC_CLEAR_FLAG</a></div><div class="ttdeci">#define IS_FMC_CLEAR_FLAG(FLAG)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l01062">stm32f4xx_fmc.h:1062</a></div></div>
<div class="ttc" id="agroup___f_m_c___group1_html_ga749f92c3e2da92108640a24219bcbdb2"><div class="ttname"><a href="group___f_m_c___group1.html#ga749f92c3e2da92108640a24219bcbdb2">FMC_NORSRAMDeInit</a></div><div class="ttdeci">void FMC_NORSRAMDeInit(uint32_t FMC_Bank)</div><div class="ttdoc">De-initializes the FMC NOR/SRAM Banks registers to their default reset values.</div><div class="ttdef"><b>Definition</b> <a href="#l00129">stm32f4xx_fmc.c:129</a></div></div>
<div class="ttc" id="agroup___f_m_c___group1_html_ga8f54c7882b41fa5ac2f43caf3a4f2f1a"><div class="ttname"><a href="group___f_m_c___group1.html#ga8f54c7882b41fa5ac2f43caf3a4f2f1a">FMC_NORSRAMCmd</a></div><div class="ttdeci">void FMC_NORSRAMCmd(uint32_t FMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified NOR/SRAM Memory Bank.</div><div class="ttdef"><b>Definition</b> <a href="#l00306">stm32f4xx_fmc.c:306</a></div></div>
<div class="ttc" id="agroup___f_m_c___group1_html_gad2795ba520c62d1232741e7f9c5db987"><div class="ttname"><a href="group___f_m_c___group1.html#gad2795ba520c62d1232741e7f9c5db987">FMC_NORSRAMStructInit</a></div><div class="ttdeci">void FMC_NORSRAMStructInit(FMC_NORSRAMInitTypeDef *FMC_NORSRAMInitStruct)</div><div class="ttdoc">Fills each FMC_NORSRAMInitStruct member with its default value.</div><div class="ttdef"><b>Definition</b> <a href="#l00273">stm32f4xx_fmc.c:273</a></div></div>
<div class="ttc" id="agroup___f_m_c___group1_html_gae40ccb4f667c0242c737140103cc7ad0"><div class="ttname"><a href="group___f_m_c___group1.html#gae40ccb4f667c0242c737140103cc7ad0">FMC_NORSRAMInit</a></div><div class="ttdeci">void FMC_NORSRAMInit(FMC_NORSRAMInitTypeDef *FMC_NORSRAMInitStruct)</div><div class="ttdoc">Initializes the FMC NOR/SRAM Banks according to the specified parameters in the FMC_NORSRAMInitStruct...</div><div class="ttdef"><b>Definition</b> <a href="#l00156">stm32f4xx_fmc.c:156</a></div></div>
<div class="ttc" id="agroup___f_m_c___group2_html_ga46cbc8fb470c9b0e3ef92b3d22fd929d"><div class="ttname"><a href="group___f_m_c___group2.html#ga46cbc8fb470c9b0e3ef92b3d22fd929d">FMC_NANDCmd</a></div><div class="ttdeci">void FMC_NANDCmd(uint32_t FMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified NAND Memory Bank.</div><div class="ttdef"><b>Definition</b> <a href="#l00550">stm32f4xx_fmc.c:550</a></div></div>
<div class="ttc" id="agroup___f_m_c___group2_html_ga86378cc9a399d98341947de31de6ca38"><div class="ttname"><a href="group___f_m_c___group2.html#ga86378cc9a399d98341947de31de6ca38">FMC_NANDStructInit</a></div><div class="ttdeci">void FMC_NANDStructInit(FMC_NANDInitTypeDef *FMC_NANDInitStruct)</div><div class="ttdoc">Fills each FMC_NANDInitStruct member with its default value.</div><div class="ttdef"><b>Definition</b> <a href="#l00521">stm32f4xx_fmc.c:521</a></div></div>
<div class="ttc" id="agroup___f_m_c___group2_html_ga8d5d23606ce3bea136597a77f8f2e90f"><div class="ttname"><a href="group___f_m_c___group2.html#ga8d5d23606ce3bea136597a77f8f2e90f">FMC_GetECC</a></div><div class="ttdeci">uint32_t FMC_GetECC(uint32_t FMC_Bank)</div><div class="ttdoc">Returns the error correction code register value.</div><div class="ttdef"><b>Definition</b> <a href="#l00629">stm32f4xx_fmc.c:629</a></div></div>
<div class="ttc" id="agroup___f_m_c___group2_html_ga9c29c9aa941b287029d82677fa3dfa17"><div class="ttname"><a href="group___f_m_c___group2.html#ga9c29c9aa941b287029d82677fa3dfa17">FMC_NANDInit</a></div><div class="ttdeci">void FMC_NANDInit(FMC_NANDInitTypeDef *FMC_NANDInitStruct)</div><div class="ttdoc">Initializes the FMC NAND Banks according to the specified parameters in the FMC_NANDInitStruct.</div><div class="ttdef"><b>Definition</b> <a href="#l00410">stm32f4xx_fmc.c:410</a></div></div>
<div class="ttc" id="agroup___f_m_c___group2_html_gac5b4f01f97763142aa3b30109644b080"><div class="ttname"><a href="group___f_m_c___group2.html#gac5b4f01f97763142aa3b30109644b080">FMC_NANDDeInit</a></div><div class="ttdeci">void FMC_NANDDeInit(uint32_t FMC_Bank)</div><div class="ttdoc">De-initializes the FMC NAND Banks registers to their default reset values.</div><div class="ttdef"><b>Definition</b> <a href="#l00379">stm32f4xx_fmc.c:379</a></div></div>
<div class="ttc" id="agroup___f_m_c___group2_html_gaff3cd9fd6ad0ba655f3edc9af9d2960a"><div class="ttname"><a href="group___f_m_c___group2.html#gaff3cd9fd6ad0ba655f3edc9af9d2960a">FMC_NANDECCCmd</a></div><div class="ttdeci">void FMC_NANDECCCmd(uint32_t FMC_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the FMC NAND ECC feature.</div><div class="ttdef"><b>Definition</b> <a href="#l00590">stm32f4xx_fmc.c:590</a></div></div>
<div class="ttc" id="agroup___f_m_c___group3_html_ga66b705a5d9641b7e11eb04a55f71aa15"><div class="ttname"><a href="group___f_m_c___group3.html#ga66b705a5d9641b7e11eb04a55f71aa15">FMC_PCCARDStructInit</a></div><div class="ttdeci">void FMC_PCCARDStructInit(FMC_PCCARDInitTypeDef *FMC_PCCARDInitStruct)</div><div class="ttdoc">Fills each FMC_PCCARDInitStruct member with its default value.</div><div class="ttdef"><b>Definition</b> <a href="#l00801">stm32f4xx_fmc.c:801</a></div></div>
<div class="ttc" id="agroup___f_m_c___group3_html_gab059d9104d57a7778fa09582ff39ced5"><div class="ttname"><a href="group___f_m_c___group3.html#gab059d9104d57a7778fa09582ff39ced5">FMC_PCCARDInit</a></div><div class="ttdeci">void FMC_PCCARDInit(FMC_PCCARDInitTypeDef *FMC_PCCARDInitStruct)</div><div class="ttdoc">Initializes the FMC PCCARD Bank according to the specified parameters in the FMC_PCCARDInitStruct.</div><div class="ttdef"><b>Definition</b> <a href="#l00710">stm32f4xx_fmc.c:710</a></div></div>
<div class="ttc" id="agroup___f_m_c___group3_html_gac2baadf965a2ce6593809f47e8251f80"><div class="ttname"><a href="group___f_m_c___group3.html#gac2baadf965a2ce6593809f47e8251f80">FMC_PCCARDDeInit</a></div><div class="ttdeci">void FMC_PCCARDDeInit(void)</div><div class="ttdoc">De-initializes the FMC PCCARD Bank registers to their default reset values.</div><div class="ttdef"><b>Definition</b> <a href="#l00693">stm32f4xx_fmc.c:693</a></div></div>
<div class="ttc" id="agroup___f_m_c___group3_html_gacc7822ea3bec955244830a11107dca56"><div class="ttname"><a href="group___f_m_c___group3.html#gacc7822ea3bec955244830a11107dca56">FMC_PCCARDCmd</a></div><div class="ttdeci">void FMC_PCCARDCmd(FunctionalState NewState)</div><div class="ttdoc">Enables or disables the PCCARD Memory Bank.</div><div class="ttdef"><b>Definition</b> <a href="#l00827">stm32f4xx_fmc.c:827</a></div></div>
<div class="ttc" id="agroup___f_m_c___group4_html_ga10525c1aa09c3987c090475d12eacec3"><div class="ttname"><a href="group___f_m_c___group4.html#ga10525c1aa09c3987c090475d12eacec3">FMC_SDRAMStructInit</a></div><div class="ttdeci">void FMC_SDRAMStructInit(FMC_SDRAMInitTypeDef *FMC_SDRAMInitStruct)</div><div class="ttdoc">Fills each FMC_SDRAMInitStruct member with its default value.</div><div class="ttdef"><b>Definition</b> <a href="#l01046">stm32f4xx_fmc.c:1046</a></div></div>
<div class="ttc" id="agroup___f_m_c___group4_html_ga2060ee97746dfc44c6b3e6cde2dab920"><div class="ttname"><a href="group___f_m_c___group4.html#ga2060ee97746dfc44c6b3e6cde2dab920">FMC_SDRAMWriteProtectionConfig</a></div><div class="ttdeci">void FMC_SDRAMWriteProtectionConfig(uint32_t SDRAM_Bank, FunctionalState NewState)</div><div class="ttdoc">Enables or disables write protection to the specified FMC SDRAM Bank.</div><div class="ttdef"><b>Definition</b> <a href="#l01158">stm32f4xx_fmc.c:1158</a></div></div>
<div class="ttc" id="agroup___f_m_c___group4_html_ga2afbfa0f4b21360afaa5072958cb32de"><div class="ttname"><a href="group___f_m_c___group4.html#ga2afbfa0f4b21360afaa5072958cb32de">FMC_SetRefreshCount</a></div><div class="ttdeci">void FMC_SetRefreshCount(uint32_t FMC_Count)</div><div class="ttdoc">defines the SDRAM Memory Refresh rate.</div><div class="ttdef"><b>Definition</b> <a href="#l01128">stm32f4xx_fmc.c:1128</a></div></div>
<div class="ttc" id="agroup___f_m_c___group4_html_ga3ef0eefbb2011425035486b212fdb414"><div class="ttname"><a href="group___f_m_c___group4.html#ga3ef0eefbb2011425035486b212fdb414">FMC_SetAutoRefresh_Number</a></div><div class="ttdeci">void FMC_SetAutoRefresh_Number(uint32_t FMC_Number)</div><div class="ttdoc">Sets the Number of consecutive SDRAM Memory auto Refresh commands.</div><div class="ttdef"><b>Definition</b> <a href="#l01142">stm32f4xx_fmc.c:1142</a></div></div>
<div class="ttc" id="agroup___f_m_c___group4_html_ga6763066f38f41c43808431fe31d84bd0"><div class="ttname"><a href="group___f_m_c___group4.html#ga6763066f38f41c43808431fe31d84bd0">FMC_SDRAMCmdConfig</a></div><div class="ttdeci">void FMC_SDRAMCmdConfig(FMC_SDRAMCommandTypeDef *FMC_SDRAMCommandStruct)</div><div class="ttdoc">Configures the SDRAM memory command issued when the device is accessed.</div><div class="ttdef"><b>Definition</b> <a href="#l01076">stm32f4xx_fmc.c:1076</a></div></div>
<div class="ttc" id="agroup___f_m_c___group4_html_ga8665f3d9cbf8724fb4670eb058ec088b"><div class="ttname"><a href="group___f_m_c___group4.html#ga8665f3d9cbf8724fb4670eb058ec088b">FMC_GetModeStatus</a></div><div class="ttdeci">uint32_t FMC_GetModeStatus(uint32_t SDRAM_Bank)</div><div class="ttdoc">Returns the indicated FMC SDRAM bank mode status.</div><div class="ttdef"><b>Definition</b> <a href="#l01102">stm32f4xx_fmc.c:1102</a></div></div>
<div class="ttc" id="agroup___f_m_c___group4_html_gaa8f4c1da761fa108136e65024516b4f9"><div class="ttname"><a href="group___f_m_c___group4.html#gaa8f4c1da761fa108136e65024516b4f9">FMC_SDRAMInit</a></div><div class="ttdeci">void FMC_SDRAMInit(FMC_SDRAMInitTypeDef *FMC_SDRAMInitStruct)</div><div class="ttdoc">Initializes the FMC SDRAM Banks according to the specified parameters in the FMC_SDRAMInitStruct.</div><div class="ttdef"><b>Definition</b> <a href="#l00919">stm32f4xx_fmc.c:919</a></div></div>
<div class="ttc" id="agroup___f_m_c___group4_html_gaddde08b12c908eb9681641b1eeb455bb"><div class="ttname"><a href="group___f_m_c___group4.html#gaddde08b12c908eb9681641b1eeb455bb">FMC_SDRAMDeInit</a></div><div class="ttdeci">void FMC_SDRAMDeInit(uint32_t FMC_Bank)</div><div class="ttdoc">De-initializes the FMC SDRAM Banks registers to their default reset values.</div><div class="ttdef"><b>Definition</b> <a href="#l00899">stm32f4xx_fmc.c:899</a></div></div>
<div class="ttc" id="agroup___f_m_c___group5_html_ga0ba5c3140b7fac12ddab1cf65522ca4c"><div class="ttname"><a href="group___f_m_c___group5.html#ga0ba5c3140b7fac12ddab1cf65522ca4c">FMC_ClearITPendingBit</a></div><div class="ttdeci">void FMC_ClearITPendingBit(uint32_t FMC_Bank, uint32_t FMC_IT)</div><div class="ttdoc">Clears the FMC's interrupt pending bits.</div><div class="ttdef"><b>Definition</b> <a href="#l01458">stm32f4xx_fmc.c:1458</a></div></div>
<div class="ttc" id="agroup___f_m_c___group5_html_ga2fdade651b5ee2e81b249d9ce4036671"><div class="ttname"><a href="group___f_m_c___group5.html#ga2fdade651b5ee2e81b249d9ce4036671">FMC_ITConfig</a></div><div class="ttdeci">void FMC_ITConfig(uint32_t FMC_Bank, uint32_t FMC_IT, FunctionalState NewState)</div><div class="ttdoc">Enables or disables the specified FMC interrupts.</div><div class="ttdef"><b>Definition</b> <a href="#l01210">stm32f4xx_fmc.c:1210</a></div></div>
<div class="ttc" id="agroup___f_m_c___group5_html_ga958e634cf6a19d5094b503ca3ec5a969"><div class="ttname"><a href="group___f_m_c___group5.html#ga958e634cf6a19d5094b503ca3ec5a969">FMC_ClearFlag</a></div><div class="ttdeci">void FMC_ClearFlag(uint32_t FMC_Bank, uint32_t FMC_FLAG)</div><div class="ttdoc">Clears the FMC's pending flags.</div><div class="ttdef"><b>Definition</b> <a href="#l01343">stm32f4xx_fmc.c:1343</a></div></div>
<div class="ttc" id="agroup___f_m_c___group5_html_ga96c4bf0f4ed790f8e6b25e6ea8fc5706"><div class="ttname"><a href="group___f_m_c___group5.html#ga96c4bf0f4ed790f8e6b25e6ea8fc5706">FMC_GetFlagStatus</a></div><div class="ttdeci">FlagStatus FMC_GetFlagStatus(uint32_t FMC_Bank, uint32_t FMC_FLAG)</div><div class="ttdoc">Checks whether the specified FMC flag is set or not.</div><div class="ttdef"><b>Definition</b> <a href="#l01287">stm32f4xx_fmc.c:1287</a></div></div>
<div class="ttc" id="agroup___f_m_c___group5_html_gab3bd44a2bde613ed9bc46e6de1c2a29a"><div class="ttname"><a href="group___f_m_c___group5.html#gab3bd44a2bde613ed9bc46e6de1c2a29a">FMC_GetITStatus</a></div><div class="ttdeci">ITStatus FMC_GetITStatus(uint32_t FMC_Bank, uint32_t FMC_IT)</div><div class="ttdoc">Checks whether the specified FMC interrupt has occurred or not.</div><div class="ttdef"><b>Definition</b> <a href="#l01386">stm32f4xx_fmc.c:1386</a></div></div>
<div class="ttc" id="agroup___f_m_c___hi_z___setup___time_html_ga429934fc9167ecda68c704a86c35a31f"><div class="ttname"><a href="group___f_m_c___hi_z___setup___time.html#ga429934fc9167ecda68c704a86c35a31f">IS_FMC_HIZ_TIME</a></div><div class="ttdeci">#define IS_FMC_HIZ_TIME(TIME)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00734">stm32f4xx_fmc.h:734</a></div></div>
<div class="ttc" id="agroup___f_m_c___hold___setup___time_html_ga442df085b01885dec50cd82ffeaf03b4"><div class="ttname"><a href="group___f_m_c___hold___setup___time.html#ga442df085b01885dec50cd82ffeaf03b4">IS_FMC_HOLD_TIME</a></div><div class="ttdeci">#define IS_FMC_HOLD_TIME(TIME)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00726">stm32f4xx_fmc.h:726</a></div></div>
<div class="ttc" id="agroup___f_m_c___internal_bank___number_html_ga070e68d7057db44c058b3a999dec5b15"><div class="ttname"><a href="group___f_m_c___internal_bank___number.html#ga070e68d7057db44c058b3a999dec5b15">IS_FMC_INTERNALBANK_NUMBER</a></div><div class="ttdeci">#define IS_FMC_INTERNALBANK_NUMBER(NUMBER)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00801">stm32f4xx_fmc.h:801</a></div></div>
<div class="ttc" id="agroup___f_m_c___internal_bank___number_html_gaf67f1a28a9067a6cf00ab7d070200d9c"><div class="ttname"><a href="group___f_m_c___internal_bank___number.html#gaf67f1a28a9067a6cf00ab7d070200d9c">FMC_InternalBank_Number_4</a></div><div class="ttdeci">#define FMC_InternalBank_Number_4</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00799">stm32f4xx_fmc.h:799</a></div></div>
<div class="ttc" id="agroup___f_m_c___interrupt__sources_html_ga1d6f1e2668e7412a22d15b7573fa0891"><div class="ttname"><a href="group___f_m_c___interrupt__sources.html#ga1d6f1e2668e7412a22d15b7573fa0891">IS_FMC_IT_BANK</a></div><div class="ttdeci">#define IS_FMC_IT_BANK(BANK)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l01029">stm32f4xx_fmc.h:1029</a></div></div>
<div class="ttc" id="agroup___f_m_c___interrupt__sources_html_ga6f7224daa364e14af0c3effecc24966a"><div class="ttname"><a href="group___f_m_c___interrupt__sources.html#ga6f7224daa364e14af0c3effecc24966a">IS_FMC_GET_IT</a></div><div class="ttdeci">#define IS_FMC_GET_IT(IT)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l01024">stm32f4xx_fmc.h:1024</a></div></div>
<div class="ttc" id="agroup___f_m_c___interrupt__sources_html_ga9ab5334b33b6678924f3a1b840d6988d"><div class="ttname"><a href="group___f_m_c___interrupt__sources.html#ga9ab5334b33b6678924f3a1b840d6988d">IS_FMC_IT</a></div><div class="ttdeci">#define IS_FMC_IT(IT)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l01023">stm32f4xx_fmc.h:1023</a></div></div>
<div class="ttc" id="agroup___f_m_c___load_to_active___delay_html_gaeb3384ec9e4bceb4914417d83bea3e2a"><div class="ttname"><a href="group___f_m_c___load_to_active___delay.html#gaeb3384ec9e4bceb4914417d83bea3e2a">IS_FMC_LOADTOACTIVE_DELAY</a></div><div class="ttdeci">#define IS_FMC_LOADTOACTIVE_DELAY(DELAY)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00884">stm32f4xx_fmc.h:884</a></div></div>
<div class="ttc" id="agroup___f_m_c___memory___type_html_ga13b079092bcf65c20bfd0030e0cfea8e"><div class="ttname"><a href="group___f_m_c___memory___type.html#ga13b079092bcf65c20bfd0030e0cfea8e">IS_FMC_MEMORY</a></div><div class="ttdeci">#define IS_FMC_MEMORY(MEMORY)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00418">stm32f4xx_fmc.h:418</a></div></div>
<div class="ttc" id="agroup___f_m_c___memory___type_html_gaa4a6f0d5833f9ab1924c31aa0116f5e7"><div class="ttname"><a href="group___f_m_c___memory___type.html#gaa4a6f0d5833f9ab1924c31aa0116f5e7">FMC_MemoryType_SRAM</a></div><div class="ttdeci">#define FMC_MemoryType_SRAM</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00414">stm32f4xx_fmc.h:414</a></div></div>
<div class="ttc" id="agroup___f_m_c___memory___type_html_gad7705a5ac4ab0adea2f5f40af8d05670"><div class="ttname"><a href="group___f_m_c___memory___type.html#gad7705a5ac4ab0adea2f5f40af8d05670">FMC_MemoryType_NOR</a></div><div class="ttdeci">#define FMC_MemoryType_NOR</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00416">stm32f4xx_fmc.h:416</a></div></div>
<div class="ttc" id="agroup___f_m_c___mode_register___definition_html_ga498ccad88f462a069b4e330fb63ff54e"><div class="ttname"><a href="group___f_m_c___mode_register___definition.html#ga498ccad88f462a069b4e330fb63ff54e">IS_FMC_MODE_REGISTER</a></div><div class="ttdeci">#define IS_FMC_MODE_REGISTER(CONTENT)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00988">stm32f4xx_fmc.h:988</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_a_n_d___bank_html_gab275c5e965c9651b10ce4008ad31eed2"><div class="ttname"><a href="group___f_m_c___n_a_n_d___bank.html#gab275c5e965c9651b10ce4008ad31eed2">FMC_Bank3_NAND</a></div><div class="ttdeci">#define FMC_Bank3_NAND</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00363">stm32f4xx_fmc.h:363</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_a_n_d___bank_html_gadae9879205f31bbb0bf2f921243602fc"><div class="ttname"><a href="group___f_m_c___n_a_n_d___bank.html#gadae9879205f31bbb0bf2f921243602fc">IS_FMC_NAND_BANK</a></div><div class="ttdeci">#define IS_FMC_NAND_BANK(BANK)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00365">stm32f4xx_fmc.h:365</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_a_n_d___bank_html_gafa02523479f3631d911c3420d4a9b5c5"><div class="ttname"><a href="group___f_m_c___n_a_n_d___bank.html#gafa02523479f3631d911c3420d4a9b5c5">FMC_Bank2_NAND</a></div><div class="ttdeci">#define FMC_Bank2_NAND</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00362">stm32f4xx_fmc.h:362</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_a_n_d___data___width_html_ga4e84070cb9921e61205fed9283267c62"><div class="ttname"><a href="group___f_m_c___n_a_n_d___data___width.html#ga4e84070cb9921e61205fed9283267c62">FMC_NAND_MemoryDataWidth_16b</a></div><div class="ttdeci">#define FMC_NAND_MemoryDataWidth_16b</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00651">stm32f4xx_fmc.h:651</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_a_n_d___data___width_html_ga9bbe19f314b2148cb573c9486f45a1b3"><div class="ttname"><a href="group___f_m_c___n_a_n_d___data___width.html#ga9bbe19f314b2148cb573c9486f45a1b3">IS_FMC_NAND_MEMORY_WIDTH</a></div><div class="ttdeci">#define IS_FMC_NAND_MEMORY_WIDTH(WIDTH)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00653">stm32f4xx_fmc.h:653</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_o_r_s_r_a_m___bank_html_ga511792904b72197bcea6e10c8b5f0508"><div class="ttname"><a href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga511792904b72197bcea6e10c8b5f0508">IS_FMC_NORSRAM_BANK</a></div><div class="ttdeci">#define IS_FMC_NORSRAM_BANK(BANK)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00351">stm32f4xx_fmc.h:351</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_o_r_s_r_a_m___bank_html_ga517ad747070bd1bf90dbd3cda54ea90e"><div class="ttname"><a href="group___f_m_c___n_o_r_s_r_a_m___bank.html#ga517ad747070bd1bf90dbd3cda54ea90e">FMC_Bank1_NORSRAM1</a></div><div class="ttdeci">#define FMC_Bank1_NORSRAM1</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00346">stm32f4xx_fmc.h:346</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_o_r_s_r_a_m___data___width_html_ga2c8e84cb99d5ade5dd971f7562364273"><div class="ttname"><a href="group___f_m_c___n_o_r_s_r_a_m___data___width.html#ga2c8e84cb99d5ade5dd971f7562364273">IS_FMC_NORSRAM_MEMORY_WIDTH</a></div><div class="ttdeci">#define IS_FMC_NORSRAM_MEMORY_WIDTH(WIDTH)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00433">stm32f4xx_fmc.h:433</a></div></div>
<div class="ttc" id="agroup___f_m_c___n_o_r_s_r_a_m___data___width_html_gadf5bcb8480670758f425e05188419aa2"><div class="ttname"><a href="group___f_m_c___n_o_r_s_r_a_m___data___width.html#gadf5bcb8480670758f425e05188419aa2">FMC_NORSRAM_MemoryDataWidth_16b</a></div><div class="ttdeci">#define FMC_NORSRAM_MemoryDataWidth_16b</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00430">stm32f4xx_fmc.h:430</a></div></div>
<div class="ttc" id="agroup___f_m_c___p_c_c_a_r_d___bank_html_gac4637539a610ddad35bf6f6b394af8cf"><div class="ttname"><a href="group___f_m_c___p_c_c_a_r_d___bank.html#gac4637539a610ddad35bf6f6b394af8cf">FMC_Bank4_PCCARD</a></div><div class="ttdeci">#define FMC_Bank4_PCCARD</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00374">stm32f4xx_fmc.h:374</a></div></div>
<div class="ttc" id="agroup___f_m_c___r_c_d___delay_html_gaf98e456f020bf92f1f61795204342872"><div class="ttname"><a href="group___f_m_c___r_c_d___delay.html#gaf98e456f020bf92f1f61795204342872">IS_FMC_RCD_DELAY</a></div><div class="ttdeci">#define IS_FMC_RCD_DELAY(DELAY)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00932">stm32f4xx_fmc.h:932</a></div></div>
<div class="ttc" id="agroup___f_m_c___r_p___delay_html_ga9461d4612907351a23d9d01562b003ae"><div class="ttname"><a href="group___f_m_c___r_p___delay.html#ga9461d4612907351a23d9d01562b003ae">IS_FMC_RP_DELAY</a></div><div class="ttdeci">#define IS_FMC_RP_DELAY(DELAY)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00924">stm32f4xx_fmc.h:924</a></div></div>
<div class="ttc" id="agroup___f_m_c___read___burst_html_ga94b0be26e35978409892a5a7c7ec9838"><div class="ttname"><a href="group___f_m_c___read___burst.html#ga94b0be26e35978409892a5a7c7ec9838">IS_FMC_READ_BURST</a></div><div class="ttdeci">#define IS_FMC_READ_BURST(RBURST)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00859">stm32f4xx_fmc.h:859</a></div></div>
<div class="ttc" id="agroup___f_m_c___read___burst_html_gad75bbeaf16635cf0ecfc226eccf754f9"><div class="ttname"><a href="group___f_m_c___read___burst.html#gad75bbeaf16635cf0ecfc226eccf754f9">FMC_Read_Burst_Disable</a></div><div class="ttdeci">#define FMC_Read_Burst_Disable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00856">stm32f4xx_fmc.h:856</a></div></div>
<div class="ttc" id="agroup___f_m_c___read_pipe___delay_html_ga01fe88fe2bde099e577ff67de3536df9"><div class="ttname"><a href="group___f_m_c___read_pipe___delay.html#ga01fe88fe2bde099e577ff67de3536df9">FMC_ReadPipe_Delay_0</a></div><div class="ttdeci">#define FMC_ReadPipe_Delay_0</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00869">stm32f4xx_fmc.h:869</a></div></div>
<div class="ttc" id="agroup___f_m_c___read_pipe___delay_html_ga8e6517ab791f9ecf24dbef12b3426535"><div class="ttname"><a href="group___f_m_c___read_pipe___delay.html#ga8e6517ab791f9ecf24dbef12b3426535">IS_FMC_READPIPE_DELAY</a></div><div class="ttdeci">#define IS_FMC_READPIPE_DELAY(DELAY)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00873">stm32f4xx_fmc.h:873</a></div></div>
<div class="ttc" id="agroup___f_m_c___refresh__count_html_ga1ea0e2693bb486253fd39a9ab6345168"><div class="ttname"><a href="group___f_m_c___refresh__count.html#ga1ea0e2693bb486253fd39a9ab6345168">IS_FMC_REFRESH_COUNT</a></div><div class="ttdeci">#define IS_FMC_REFRESH_COUNT(COUNT)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l01072">stm32f4xx_fmc.h:1072</a></div></div>
<div class="ttc" id="agroup___f_m_c___row_bits___number_html_ga1f3069d81dea6851e662f12b3c1ef48f"><div class="ttname"><a href="group___f_m_c___row_bits___number.html#ga1f3069d81dea6851e662f12b3c1ef48f">IS_FMC_ROWBITS_NUMBER</a></div><div class="ttdeci">#define IS_FMC_ROWBITS_NUMBER(ROW)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00772">stm32f4xx_fmc.h:772</a></div></div>
<div class="ttc" id="agroup___f_m_c___row_bits___number_html_gac3f7afe42736c3de0de6af7251054c41"><div class="ttname"><a href="group___f_m_c___row_bits___number.html#gac3f7afe42736c3de0de6af7251054c41">FMC_RowBits_Number_11b</a></div><div class="ttdeci">#define FMC_RowBits_Number_11b</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00768">stm32f4xx_fmc.h:768</a></div></div>
<div class="ttc" id="agroup___f_m_c___row_cycle___delay_html_ga83dcdec0f7eaf3a4517faf246f941d52"><div class="ttname"><a href="group___f_m_c___row_cycle___delay.html#ga83dcdec0f7eaf3a4517faf246f941d52">IS_FMC_ROWCYCLE_DELAY</a></div><div class="ttdeci">#define IS_FMC_ROWCYCLE_DELAY(DELAY)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00908">stm32f4xx_fmc.h:908</a></div></div>
<div class="ttc" id="agroup___f_m_c___s_d_clock___period_html_ga744ee136df345141e70e3df3d32d0a44"><div class="ttname"><a href="group___f_m_c___s_d_clock___period.html#ga744ee136df345141e70e3df3d32d0a44">IS_FMC_SDCLOCK_PERIOD</a></div><div class="ttdeci">#define IS_FMC_SDCLOCK_PERIOD(PERIOD)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00845">stm32f4xx_fmc.h:845</a></div></div>
<div class="ttc" id="agroup___f_m_c___s_d_clock___period_html_gae481f0a1c859d231072cd12fd8440e9b"><div class="ttname"><a href="group___f_m_c___s_d_clock___period.html#gae481f0a1c859d231072cd12fd8440e9b">FMC_SDClock_Disable</a></div><div class="ttdeci">#define FMC_SDClock_Disable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00841">stm32f4xx_fmc.h:841</a></div></div>
<div class="ttc" id="agroup___f_m_c___s_d_memory___data___width_html_ga3b96d13ed33305aeebdc876c6579f84f"><div class="ttname"><a href="group___f_m_c___s_d_memory___data___width.html#ga3b96d13ed33305aeebdc876c6579f84f">IS_FMC_SDMEMORY_WIDTH</a></div><div class="ttdeci">#define IS_FMC_SDMEMORY_WIDTH(WIDTH)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00787">stm32f4xx_fmc.h:787</a></div></div>
<div class="ttc" id="agroup___f_m_c___s_d_memory___data___width_html_gacb2925f27ea6b1c82a5189baca7113dd"><div class="ttname"><a href="group___f_m_c___s_d_memory___data___width.html#gacb2925f27ea6b1c82a5189baca7113dd">FMC_SDMemory_Width_16b</a></div><div class="ttdeci">#define FMC_SDMemory_Width_16b</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00784">stm32f4xx_fmc.h:784</a></div></div>
<div class="ttc" id="agroup___f_m_c___s_d_r_a_m___bank_html_ga6e6ad53e86e94a04771139e4f27e6405"><div class="ttname"><a href="group___f_m_c___s_d_r_a_m___bank.html#ga6e6ad53e86e94a04771139e4f27e6405">IS_FMC_SDRAM_BANK</a></div><div class="ttdeci">#define IS_FMC_SDRAM_BANK(BANK)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00385">stm32f4xx_fmc.h:385</a></div></div>
<div class="ttc" id="agroup___f_m_c___s_d_r_a_m___bank_html_ga9de10d877ef03d0e8299eae0ac9cb40f"><div class="ttname"><a href="group___f_m_c___s_d_r_a_m___bank.html#ga9de10d877ef03d0e8299eae0ac9cb40f">FMC_Bank2_SDRAM</a></div><div class="ttdeci">#define FMC_Bank2_SDRAM</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00383">stm32f4xx_fmc.h:383</a></div></div>
<div class="ttc" id="agroup___f_m_c___s_d_r_a_m___bank_html_gab2609493f86c68bb21eb25ed8ab9474e"><div class="ttname"><a href="group___f_m_c___s_d_r_a_m___bank.html#gab2609493f86c68bb21eb25ed8ab9474e">FMC_Bank1_SDRAM</a></div><div class="ttdeci">#define FMC_Bank1_SDRAM</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00382">stm32f4xx_fmc.h:382</a></div></div>
<div class="ttc" id="agroup___f_m_c___self_refresh___time_html_ga0b7cd3a76d4c2b4811ddec857f4da0ab"><div class="ttname"><a href="group___f_m_c___self_refresh___time.html#ga0b7cd3a76d4c2b4811ddec857f4da0ab">IS_FMC_SELFREFRESH_TIME</a></div><div class="ttdeci">#define IS_FMC_SELFREFRESH_TIME(TIME)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00900">stm32f4xx_fmc.h:900</a></div></div>
<div class="ttc" id="agroup___f_m_c___setup___time_html_gae92dd426b69bdff01082535263b1f327"><div class="ttname"><a href="group___f_m_c___setup___time.html#gae92dd426b69bdff01082535263b1f327">IS_FMC_SETUP_TIME</a></div><div class="ttdeci">#define IS_FMC_SETUP_TIME(TIME)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00710">stm32f4xx_fmc.h:710</a></div></div>
<div class="ttc" id="agroup___f_m_c___t_a_r___setup___time_html_ga5be8596326765d66d164f6d66694ed6a"><div class="ttname"><a href="group___f_m_c___t_a_r___setup___time.html#ga5be8596326765d66d164f6d66694ed6a">IS_FMC_TAR_TIME</a></div><div class="ttdeci">#define IS_FMC_TAR_TIME(TIME)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00702">stm32f4xx_fmc.h:702</a></div></div>
<div class="ttc" id="agroup___f_m_c___t_c_l_r___setup___time_html_ga8a84c334fc3ec89633c7af9894288bd5"><div class="ttname"><a href="group___f_m_c___t_c_l_r___setup___time.html#ga8a84c334fc3ec89633c7af9894288bd5">IS_FMC_TCLR_TIME</a></div><div class="ttdeci">#define IS_FMC_TCLR_TIME(TIME)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00694">stm32f4xx_fmc.h:694</a></div></div>
<div class="ttc" id="agroup___f_m_c___wait___setup___time_html_gac17d5f6befbefde0d0fbf2fa8652db9b"><div class="ttname"><a href="group___f_m_c___wait___setup___time.html#gac17d5f6befbefde0d0fbf2fa8652db9b">IS_FMC_WAIT_TIME</a></div><div class="ttdeci">#define IS_FMC_WAIT_TIME(TIME)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00718">stm32f4xx_fmc.h:718</a></div></div>
<div class="ttc" id="agroup___f_m_c___wait___signal___polarity_html_ga8db57c93cf57dbb75b971cf213d826dc"><div class="ttname"><a href="group___f_m_c___wait___signal___polarity.html#ga8db57c93cf57dbb75b971cf213d826dc">FMC_WaitSignalPolarity_Low</a></div><div class="ttdeci">#define FMC_WaitSignalPolarity_Low</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00468">stm32f4xx_fmc.h:468</a></div></div>
<div class="ttc" id="agroup___f_m_c___wait___signal___polarity_html_gaac13dd3e880cf12096175953267ea133"><div class="ttname"><a href="group___f_m_c___wait___signal___polarity.html#gaac13dd3e880cf12096175953267ea133">IS_FMC_WAIT_POLARITY</a></div><div class="ttdeci">#define IS_FMC_WAIT_POLARITY(POLARITY)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00471">stm32f4xx_fmc.h:471</a></div></div>
<div class="ttc" id="agroup___f_m_c___wait___signal_html_ga303f69eee0696fc6cd356aeefd70b129"><div class="ttname"><a href="group___f_m_c___wait___signal.html#ga303f69eee0696fc6cd356aeefd70b129">IS_FMC_WAITE_SIGNAL</a></div><div class="ttdeci">#define IS_FMC_WAITE_SIGNAL(SIGNAL)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00519">stm32f4xx_fmc.h:519</a></div></div>
<div class="ttc" id="agroup___f_m_c___wait___signal_html_ga515c4513d42bf53b00aa264c6d3ff64d"><div class="ttname"><a href="group___f_m_c___wait___signal.html#ga515c4513d42bf53b00aa264c6d3ff64d">FMC_WaitSignal_Enable</a></div><div class="ttdeci">#define FMC_WaitSignal_Enable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00517">stm32f4xx_fmc.h:517</a></div></div>
<div class="ttc" id="agroup___f_m_c___wait___timing_html_ga6cbe01a424a09a5553123efc9bfdf1c8"><div class="ttname"><a href="group___f_m_c___wait___timing.html#ga6cbe01a424a09a5553123efc9bfdf1c8">IS_FMC_WAIT_SIGNAL_ACTIVE</a></div><div class="ttdeci">#define IS_FMC_WAIT_SIGNAL_ACTIVE(ACTIVE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00495">stm32f4xx_fmc.h:495</a></div></div>
<div class="ttc" id="agroup___f_m_c___wait___timing_html_gabea47ec0010b63eef2cd44456a722485"><div class="ttname"><a href="group___f_m_c___wait___timing.html#gabea47ec0010b63eef2cd44456a722485">FMC_WaitSignalActive_BeforeWaitState</a></div><div class="ttdeci">#define FMC_WaitSignalActive_BeforeWaitState</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00492">stm32f4xx_fmc.h:492</a></div></div>
<div class="ttc" id="agroup___f_m_c___wait__feature_html_ga938f2df521b14c26555c4415ef3a48f4"><div class="ttname"><a href="group___f_m_c___wait__feature.html#ga938f2df521b14c26555c4415ef3a48f4">FMC_Waitfeature_Disable</a></div><div class="ttdeci">#define FMC_Waitfeature_Disable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00638">stm32f4xx_fmc.h:638</a></div></div>
<div class="ttc" id="agroup___f_m_c___wait__feature_html_gaad556bf07b9677e683abd6a94f9ee9f8"><div class="ttname"><a href="group___f_m_c___wait__feature.html#gaad556bf07b9677e683abd6a94f9ee9f8">IS_FMC_WAIT_FEATURE</a></div><div class="ttdeci">#define IS_FMC_WAIT_FEATURE(FEATURE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00641">stm32f4xx_fmc.h:641</a></div></div>
<div class="ttc" id="agroup___f_m_c___wrap___mode_html_ga17495cc6198b8f11b127144bc2907e10"><div class="ttname"><a href="group___f_m_c___wrap___mode.html#ga17495cc6198b8f11b127144bc2907e10">FMC_WrapMode_Disable</a></div><div class="ttdeci">#define FMC_WrapMode_Disable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00480">stm32f4xx_fmc.h:480</a></div></div>
<div class="ttc" id="agroup___f_m_c___wrap___mode_html_gae68e545ea1a0054c804d89118808272c"><div class="ttname"><a href="group___f_m_c___wrap___mode.html#gae68e545ea1a0054c804d89118808272c">IS_FMC_WRAP_MODE</a></div><div class="ttdeci">#define IS_FMC_WRAP_MODE(MODE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00483">stm32f4xx_fmc.h:483</a></div></div>
<div class="ttc" id="agroup___f_m_c___write___burst_html_ga9cc94c2a9e248e4dce52b4a3c3d5755f"><div class="ttname"><a href="group___f_m_c___write___burst.html#ga9cc94c2a9e248e4dce52b4a3c3d5755f">FMC_WriteBurst_Disable</a></div><div class="ttdeci">#define FMC_WriteBurst_Disable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00541">stm32f4xx_fmc.h:541</a></div></div>
<div class="ttc" id="agroup___f_m_c___write___burst_html_gae5a878db67d6e5e6b9a9ecbb13c4a5e0"><div class="ttname"><a href="group___f_m_c___write___burst.html#gae5a878db67d6e5e6b9a9ecbb13c4a5e0">IS_FMC_WRITE_BURST</a></div><div class="ttdeci">#define IS_FMC_WRITE_BURST(BURST)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00544">stm32f4xx_fmc.h:544</a></div></div>
<div class="ttc" id="agroup___f_m_c___write___operation_html_ga2a7214389fa59fefe19b2ee6c5db8ac7"><div class="ttname"><a href="group___f_m_c___write___operation.html#ga2a7214389fa59fefe19b2ee6c5db8ac7">FMC_WriteOperation_Enable</a></div><div class="ttdeci">#define FMC_WriteOperation_Enable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00505">stm32f4xx_fmc.h:505</a></div></div>
<div class="ttc" id="agroup___f_m_c___write___operation_html_ga9ff9c85ca0cc7e10aff00562144042f6"><div class="ttname"><a href="group___f_m_c___write___operation.html#ga9ff9c85ca0cc7e10aff00562144042f6">IS_FMC_WRITE_OPERATION</a></div><div class="ttdeci">#define IS_FMC_WRITE_OPERATION(OPERATION)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00507">stm32f4xx_fmc.h:507</a></div></div>
<div class="ttc" id="agroup___f_m_c___write___protection_html_ga247a67aa5ceed9caa6cebea9707eaa0e"><div class="ttname"><a href="group___f_m_c___write___protection.html#ga247a67aa5ceed9caa6cebea9707eaa0e">IS_FMC_WRITE_PROTECTION</a></div><div class="ttdeci">#define IS_FMC_WRITE_PROTECTION(WRITE)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00830">stm32f4xx_fmc.h:830</a></div></div>
<div class="ttc" id="agroup___f_m_c___write___protection_html_ga9ccc2039b1747ab886755a35fb6b6880"><div class="ttname"><a href="group___f_m_c___write___protection.html#ga9ccc2039b1747ab886755a35fb6b6880">FMC_Write_Protection_Enable</a></div><div class="ttdeci">#define FMC_Write_Protection_Enable</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00828">stm32f4xx_fmc.h:828</a></div></div>
<div class="ttc" id="agroup___f_m_c___write___recovery___time_html_ga70d65ba89ee9795cd90e85c7c21b56b3"><div class="ttname"><a href="group___f_m_c___write___recovery___time.html#ga70d65ba89ee9795cd90e85c7c21b56b3">IS_FMC_WRITE_RECOVERY_TIME</a></div><div class="ttdeci">#define IS_FMC_WRITE_RECOVERY_TIME(TIME)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00916">stm32f4xx_fmc.h:916</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_ga298d32354d8909737fa2db42cec1d343"><div class="ttname"><a href="group___f_m_c.html#ga298d32354d8909737fa2db42cec1d343">BCR_FACCEN_SET</a></div><div class="ttdeci">#define BCR_FACCEN_SET</div><div class="ttdef"><b>Definition</b> <a href="#l00054">stm32f4xx_fmc.c:54</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_ga3c5233208c7403c4ab1751912519fb2b"><div class="ttname"><a href="group___f_m_c.html#ga3c5233208c7403c4ab1751912519fb2b">PCR_PBKEN_RESET</a></div><div class="ttdeci">#define PCR_PBKEN_RESET</div><div class="ttdef"><b>Definition</b> <a href="#l00058">stm32f4xx_fmc.c:58</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_ga5d750aba62d7faea82ce2b133f3ba84e"><div class="ttname"><a href="group___f_m_c.html#ga5d750aba62d7faea82ce2b133f3ba84e">PCR_ECCEN_RESET</a></div><div class="ttdeci">#define PCR_ECCEN_RESET</div><div class="ttdef"><b>Definition</b> <a href="#l00060">stm32f4xx_fmc.c:60</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_ga6190926e03187065960cdbe9353632be"><div class="ttname"><a href="group___f_m_c.html#ga6190926e03187065960cdbe9353632be">BCR_MBKEN_RESET</a></div><div class="ttdeci">#define BCR_MBKEN_RESET</div><div class="ttdef"><b>Definition</b> <a href="#l00053">stm32f4xx_fmc.c:53</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_ga74722cb031b5a30c066e627474507e1e"><div class="ttname"><a href="group___f_m_c.html#ga74722cb031b5a30c066e627474507e1e">BCR_MBKEN_SET</a></div><div class="ttdeci">#define BCR_MBKEN_SET</div><div class="ttdef"><b>Definition</b> <a href="#l00052">stm32f4xx_fmc.c:52</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_ga77fb3dbb94b45bf205281a3b8c7c57db"><div class="ttname"><a href="group___f_m_c.html#ga77fb3dbb94b45bf205281a3b8c7c57db">PCR_ECCEN_SET</a></div><div class="ttdeci">#define PCR_ECCEN_SET</div><div class="ttdef"><b>Definition</b> <a href="#l00059">stm32f4xx_fmc.c:59</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_ga91932b7d3914371044af3f0067953649"><div class="ttname"><a href="group___f_m_c.html#ga91932b7d3914371044af3f0067953649">SDCR_WriteProtection_RESET</a></div><div class="ttdeci">#define SDCR_WriteProtection_RESET</div><div class="ttdef"><b>Definition</b> <a href="#l00064">stm32f4xx_fmc.c:64</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_ga99ff48346c662edaacb98c754dbe8ce1"><div class="ttname"><a href="group___f_m_c.html#ga99ff48346c662edaacb98c754dbe8ce1">PCR_PBKEN_SET</a></div><div class="ttdeci">#define PCR_PBKEN_SET</div><div class="ttdef"><b>Definition</b> <a href="#l00057">stm32f4xx_fmc.c:57</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_gaf02a07b484782f398b0684f0f0372f2f"><div class="ttname"><a href="group___f_m_c.html#gaf02a07b484782f398b0684f0f0372f2f">PCR_MEMORYTYPE_NAND</a></div><div class="ttdeci">#define PCR_MEMORYTYPE_NAND</div><div class="ttdef"><b>Definition</b> <a href="#l00061">stm32f4xx_fmc.c:61</a></div></div>
<div class="ttc" id="agroup___f_m_c_html_gafa4dd9d47180b9e335dbd403664925e0"><div class="ttname"><a href="group___f_m_c.html#gafa4dd9d47180b9e335dbd403664925e0">FMC_DefaultTimingStruct</a></div><div class="ttdeci">const FMC_NORSRAMTimingInitTypeDef FMC_DefaultTimingStruct</div><div class="ttdef"><b>Definition</b> <a href="#l00042">stm32f4xx_fmc.c:42</a></div></div>
<div class="ttc" id="astm32f4xx__conf_8h_html_a631dea7b230e600555f979c62af1de21"><div class="ttname"><a href="stm32f4xx__conf_8h.html#a631dea7b230e600555f979c62af1de21">assert_param</a></div><div class="ttdeci">#define assert_param(expr)</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__conf_8h_source.html#l00160">stm32f4xx_conf.h:160</a></div></div>
<div class="ttc" id="astm32f4xx__fmc_8h_html"><div class="ttname"><a href="stm32f4xx__fmc_8h.html">stm32f4xx_fmc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the FMC firmware library.</div></div>
<div class="ttc" id="astm32f4xx__rcc_8h_html"><div class="ttname"><a href="stm32f4xx__rcc_8h.html">stm32f4xx_rcc.h</a></div><div class="ttdoc">This file contains all the functions prototypes for the RCC firmware library.</div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_a238c5cba07bec60aa6f896e97121c577"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#a238c5cba07bec60aa6f896e97121c577">FMC_NAND_PCCARDTimingInitTypeDef::FMC_SetupTime</a></div><div class="ttdeci">uint32_t FMC_SetupTime</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00153">stm32f4xx_fmc.h:153</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_aa1922668747ab9159ec0b8a8eab9ad8f"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#aa1922668747ab9159ec0b8a8eab9ad8f">FMC_NAND_PCCARDTimingInitTypeDef::FMC_HoldSetupTime</a></div><div class="ttdeci">uint32_t FMC_HoldSetupTime</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00165">stm32f4xx_fmc.h:165</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_ac6899a4641ca35a9f5b63d125304e596"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ac6899a4641ca35a9f5b63d125304e596">FMC_NAND_PCCARDTimingInitTypeDef::FMC_WaitSetupTime</a></div><div class="ttdeci">uint32_t FMC_WaitSetupTime</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00159">stm32f4xx_fmc.h:159</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def_html_ae7f2ecb58e7eef3d587860f90a3ce23c"><div class="ttname"><a href="struct_f_m_c___n_a_n_d___p_c_c_a_r_d_timing_init_type_def.html#ae7f2ecb58e7eef3d587860f90a3ce23c">FMC_NAND_PCCARDTimingInitTypeDef::FMC_HiZSetupTime</a></div><div class="ttdeci">uint32_t FMC_HiZSetupTime</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00172">stm32f4xx_fmc.h:172</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html">FMC_NANDInitTypeDef</a></div><div class="ttdoc">FMC NAND Init structure definition.</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00182">stm32f4xx_fmc.h:183</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html_a06e93231f33ca71f65ee42cb7d2e3f6f"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html#a06e93231f33ca71f65ee42cb7d2e3f6f">FMC_NANDInitTypeDef::FMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FMC_NAND_PCCARDTimingInitTypeDef * FMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00207">stm32f4xx_fmc.h:207</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html_a39d5a527630fdb500eacafff862b7c4b"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html#a39d5a527630fdb500eacafff862b7c4b">FMC_NANDInitTypeDef::FMC_TARSetupTime</a></div><div class="ttdeci">uint32_t FMC_TARSetupTime</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00203">stm32f4xx_fmc.h:203</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html_a77c486de0cc95b041b38e1ca720287de"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html#a77c486de0cc95b041b38e1ca720287de">FMC_NANDInitTypeDef::FMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FMC_NAND_PCCARDTimingInitTypeDef * FMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00209">stm32f4xx_fmc.h:209</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html_abe4deb4174ad72bee987add6901e03a4"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html#abe4deb4174ad72bee987add6901e03a4">FMC_NANDInitTypeDef::FMC_ECC</a></div><div class="ttdeci">uint32_t FMC_ECC</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00193">stm32f4xx_fmc.h:193</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html_aca0a54e2e3f04d6c880217eb3ffb77d8"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html#aca0a54e2e3f04d6c880217eb3ffb77d8">FMC_NANDInitTypeDef::FMC_Bank</a></div><div class="ttdeci">uint32_t FMC_Bank</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00184">stm32f4xx_fmc.h:184</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html_ad193a7c04e697eac7bc6516af4a67b4b"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html#ad193a7c04e697eac7bc6516af4a67b4b">FMC_NANDInitTypeDef::FMC_Waitfeature</a></div><div class="ttdeci">uint32_t FMC_Waitfeature</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00187">stm32f4xx_fmc.h:187</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html_adbb787fe7e3ac05e93dc2b8dc0ec5c68"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html#adbb787fe7e3ac05e93dc2b8dc0ec5c68">FMC_NANDInitTypeDef::FMC_TCLRSetupTime</a></div><div class="ttdeci">uint32_t FMC_TCLRSetupTime</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00199">stm32f4xx_fmc.h:199</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html_ade18c2af266211d1588ba91acc499521"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html#ade18c2af266211d1588ba91acc499521">FMC_NANDInitTypeDef::FMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FMC_MemoryDataWidth</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00190">stm32f4xx_fmc.h:190</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_a_n_d_init_type_def_html_afe68a089311df869d4c0d8fcc85ec702"><div class="ttname"><a href="struct_f_m_c___n_a_n_d_init_type_def.html#afe68a089311df869d4c0d8fcc85ec702">FMC_NANDInitTypeDef::FMC_ECCPageSize</a></div><div class="ttdeci">uint32_t FMC_ECCPageSize</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00196">stm32f4xx_fmc.h:196</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html">FMC_NORSRAMInitTypeDef</a></div><div class="ttdoc">FMC NOR/SRAM Init structure definition.</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00087">stm32f4xx_fmc.h:88</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a0cf479c4c09b5fbc077718748188a75f"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a0cf479c4c09b5fbc077718748188a75f">FMC_NORSRAMInitTypeDef::FMC_MemoryDataWidth</a></div><div class="ttdeci">uint32_t FMC_MemoryDataWidth</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00100">stm32f4xx_fmc.h:100</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a201035bb313d5fbbdc8c90cabf51ebee"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a201035bb313d5fbbdc8c90cabf51ebee">FMC_NORSRAMInitTypeDef::FMC_AsynchronousWait</a></div><div class="ttdeci">uint32_t FMC_AsynchronousWait</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00130">stm32f4xx_fmc.h:130</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a207fc9886fef886fa5bfe55db7d4656d"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a207fc9886fef886fa5bfe55db7d4656d">FMC_NORSRAMInitTypeDef::FMC_WriteTimingStruct</a></div><div class="ttdeci">FMC_NORSRAMTimingInitTypeDef * FMC_WriteTimingStruct</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00145">stm32f4xx_fmc.h:145</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a214a6a37761a09866c3656b0f1d76251"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a214a6a37761a09866c3656b0f1d76251">FMC_NORSRAMInitTypeDef::FMC_MemoryType</a></div><div class="ttdeci">uint32_t FMC_MemoryType</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00096">stm32f4xx_fmc.h:96</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a29d4ecf81cb92674f19fb9c0641ca782"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a29d4ecf81cb92674f19fb9c0641ca782">FMC_NORSRAMInitTypeDef::FMC_Bank</a></div><div class="ttdeci">uint32_t FMC_Bank</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00089">stm32f4xx_fmc.h:89</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a2b5419722b42f9a4132d37b0c4c73e41"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a2b5419722b42f9a4132d37b0c4c73e41">FMC_NORSRAMInitTypeDef::FMC_WaitSignal</a></div><div class="ttdeci">uint32_t FMC_WaitSignal</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00123">stm32f4xx_fmc.h:123</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a45c1f37ff48e363bb6d5c2578613618c"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a45c1f37ff48e363bb6d5c2578613618c">FMC_NORSRAMInitTypeDef::FMC_WaitSignalPolarity</a></div><div class="ttdeci">uint32_t FMC_WaitSignalPolarity</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00107">stm32f4xx_fmc.h:107</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a727579adcb2cc62aa204b9e16ed8aa50"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a727579adcb2cc62aa204b9e16ed8aa50">FMC_NORSRAMInitTypeDef::FMC_WaitSignalActive</a></div><div class="ttdeci">uint32_t FMC_WaitSignalActive</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00115">stm32f4xx_fmc.h:115</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a8062afb3f31831e10e66410a19b4fbc9"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a8062afb3f31831e10e66410a19b4fbc9">FMC_NORSRAMInitTypeDef::FMC_ExtendedMode</a></div><div class="ttdeci">uint32_t FMC_ExtendedMode</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00127">stm32f4xx_fmc.h:127</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a91b2774d2e781aa31ab43bf156ef758c"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a91b2774d2e781aa31ab43bf156ef758c">FMC_NORSRAMInitTypeDef::FMC_WriteBurst</a></div><div class="ttdeci">uint32_t FMC_WriteBurst</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00134">stm32f4xx_fmc.h:134</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_a9ad3be856f07e54e621360b1fa86d985"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#a9ad3be856f07e54e621360b1fa86d985">FMC_NORSRAMInitTypeDef::FMC_ContinousClock</a></div><div class="ttdeci">uint32_t FMC_ContinousClock</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00137">stm32f4xx_fmc.h:137</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_aaaa6c76e103e6ebc636fb59fb52d2af2"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aaaa6c76e103e6ebc636fb59fb52d2af2">FMC_NORSRAMInitTypeDef::FMC_WriteOperation</a></div><div class="ttdeci">uint32_t FMC_WriteOperation</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00120">stm32f4xx_fmc.h:120</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_aca063e309c8aebfc2787440059b90e79"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aca063e309c8aebfc2787440059b90e79">FMC_NORSRAMInitTypeDef::FMC_BurstAccessMode</a></div><div class="ttdeci">uint32_t FMC_BurstAccessMode</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00103">stm32f4xx_fmc.h:103</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_aced9fcf9da7d6dd32dc555474a6d7adb"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#aced9fcf9da7d6dd32dc555474a6d7adb">FMC_NORSRAMInitTypeDef::FMC_ReadWriteTimingStruct</a></div><div class="ttdeci">FMC_NORSRAMTimingInitTypeDef * FMC_ReadWriteTimingStruct</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00143">stm32f4xx_fmc.h:143</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_ad0b7c9349b8f05e44e81080a110b3f5c"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#ad0b7c9349b8f05e44e81080a110b3f5c">FMC_NORSRAMInitTypeDef::FMC_WrapMode</a></div><div class="ttdeci">uint32_t FMC_WrapMode</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00111">stm32f4xx_fmc.h:111</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_init_type_def_html_ad488398f1831b1aa0de850a7c2756ec9"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_init_type_def.html#ad488398f1831b1aa0de850a7c2756ec9">FMC_NORSRAMInitTypeDef::FMC_DataAddressMux</a></div><div class="ttdeci">uint32_t FMC_DataAddressMux</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00092">stm32f4xx_fmc.h:92</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def_html"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html">FMC_NORSRAMTimingInitTypeDef</a></div><div class="ttdoc">Timing parameters For NOR/SRAM Banks</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00046">stm32f4xx_fmc.h:47</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a23003bc6be4197df9affb549399735f5"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a23003bc6be4197df9affb549399735f5">FMC_NORSRAMTimingInitTypeDef::FMC_AddressHoldTime</a></div><div class="ttdeci">uint32_t FMC_AddressHoldTime</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00053">stm32f4xx_fmc.h:53</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a72798cbf265bfd85d133ca47e672a6d7"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a72798cbf265bfd85d133ca47e672a6d7">FMC_NORSRAMTimingInitTypeDef::FMC_AccessMode</a></div><div class="ttdeci">uint32_t FMC_AccessMode</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00080">stm32f4xx_fmc.h:80</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_a7cd221988f09666695916d099fa2615a"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#a7cd221988f09666695916d099fa2615a">FMC_NORSRAMTimingInitTypeDef::FMC_CLKDivision</a></div><div class="ttdeci">uint32_t FMC_CLKDivision</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00068">stm32f4xx_fmc.h:68</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_aa5e6d87c6ad2ba8c8e19a4ed7270fe8f"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#aa5e6d87c6ad2ba8c8e19a4ed7270fe8f">FMC_NORSRAMTimingInitTypeDef::FMC_BusTurnAroundDuration</a></div><div class="ttdeci">uint32_t FMC_BusTurnAroundDuration</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00063">stm32f4xx_fmc.h:63</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_abfaa0e00738b8ce763af033c647735ce"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#abfaa0e00738b8ce763af033c647735ce">FMC_NORSRAMTimingInitTypeDef::FMC_AddressSetupTime</a></div><div class="ttdeci">uint32_t FMC_AddressSetupTime</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00048">stm32f4xx_fmc.h:48</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_ad0f9c6a8ad6323ec95982a86ce6153c3"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ad0f9c6a8ad6323ec95982a86ce6153c3">FMC_NORSRAMTimingInitTypeDef::FMC_DataLatency</a></div><div class="ttdeci">uint32_t FMC_DataLatency</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00072">stm32f4xx_fmc.h:72</a></div></div>
<div class="ttc" id="astruct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def_html_ae14bbbc70ca64c0657a22ec50fcb309b"><div class="ttname"><a href="struct_f_m_c___n_o_r_s_r_a_m_timing_init_type_def.html#ae14bbbc70ca64c0657a22ec50fcb309b">FMC_NORSRAMTimingInitTypeDef::FMC_DataSetupTime</a></div><div class="ttdeci">uint32_t FMC_DataSetupTime</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00058">stm32f4xx_fmc.h:58</a></div></div>
<div class="ttc" id="astruct_f_m_c___p_c_c_a_r_d_init_type_def_html"><div class="ttname"><a href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html">FMC_PCCARDInitTypeDef</a></div><div class="ttdoc">FMC PCCARD Init structure definition.</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00216">stm32f4xx_fmc.h:217</a></div></div>
<div class="ttc" id="astruct_f_m_c___p_c_c_a_r_d_init_type_def_html_a3a0ee6ab30476ca8e0006752a9609260"><div class="ttname"><a href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a3a0ee6ab30476ca8e0006752a9609260">FMC_PCCARDInitTypeDef::FMC_CommonSpaceTimingStruct</a></div><div class="ttdeci">FMC_NAND_PCCARDTimingInitTypeDef * FMC_CommonSpaceTimingStruct</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00230">stm32f4xx_fmc.h:230</a></div></div>
<div class="ttc" id="astruct_f_m_c___p_c_c_a_r_d_init_type_def_html_a6aba7996747baf97a6064736dca32662"><div class="ttname"><a href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6aba7996747baf97a6064736dca32662">FMC_PCCARDInitTypeDef::FMC_TCLRSetupTime</a></div><div class="ttdeci">uint32_t FMC_TCLRSetupTime</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00221">stm32f4xx_fmc.h:221</a></div></div>
<div class="ttc" id="astruct_f_m_c___p_c_c_a_r_d_init_type_def_html_a6edb6215f8a83529c25878fcc49e748b"><div class="ttname"><a href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a6edb6215f8a83529c25878fcc49e748b">FMC_PCCARDInitTypeDef::FMC_AttributeSpaceTimingStruct</a></div><div class="ttdeci">FMC_NAND_PCCARDTimingInitTypeDef * FMC_AttributeSpaceTimingStruct</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00232">stm32f4xx_fmc.h:232</a></div></div>
<div class="ttc" id="astruct_f_m_c___p_c_c_a_r_d_init_type_def_html_a8ade2c6f37e11f167b9aeb0c20de3436"><div class="ttname"><a href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#a8ade2c6f37e11f167b9aeb0c20de3436">FMC_PCCARDInitTypeDef::FMC_Waitfeature</a></div><div class="ttdeci">uint32_t FMC_Waitfeature</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00218">stm32f4xx_fmc.h:218</a></div></div>
<div class="ttc" id="astruct_f_m_c___p_c_c_a_r_d_init_type_def_html_ab508d6f7c1018b824f5ed5b6946c6279"><div class="ttname"><a href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab508d6f7c1018b824f5ed5b6946c6279">FMC_PCCARDInitTypeDef::FMC_TARSetupTime</a></div><div class="ttdeci">uint32_t FMC_TARSetupTime</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00225">stm32f4xx_fmc.h:225</a></div></div>
<div class="ttc" id="astruct_f_m_c___p_c_c_a_r_d_init_type_def_html_ab78b2ccfa25555d553c21e5a3f9887c0"><div class="ttname"><a href="struct_f_m_c___p_c_c_a_r_d_init_type_def.html#ab78b2ccfa25555d553c21e5a3f9887c0">FMC_PCCARDInitTypeDef::FMC_IOSpaceTimingStruct</a></div><div class="ttdeci">FMC_NAND_PCCARDTimingInitTypeDef * FMC_IOSpaceTimingStruct</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00234">stm32f4xx_fmc.h:234</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_command_type_def_html"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_command_type_def.html">FMC_SDRAMCommandTypeDef</a></div><div class="ttdoc">Command parameters for FMC SDRAM Banks.</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00278">stm32f4xx_fmc.h:279</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_command_type_def_html_a37ce72102bbf147e391ab8ed9f6f1d5c"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_command_type_def.html#a37ce72102bbf147e391ab8ed9f6f1d5c">FMC_SDRAMCommandTypeDef::FMC_ModeRegisterDefinition</a></div><div class="ttdeci">uint32_t FMC_ModeRegisterDefinition</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00290">stm32f4xx_fmc.h:290</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_command_type_def_html_a5d5f0aa442350be09070e1b08ff793fc"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_command_type_def.html#a5d5f0aa442350be09070e1b08ff793fc">FMC_SDRAMCommandTypeDef::FMC_AutoRefreshNumber</a></div><div class="ttdeci">uint32_t FMC_AutoRefreshNumber</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00286">stm32f4xx_fmc.h:286</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_command_type_def_html_adb3bc5fdd2c923dadc88ac216b25abf8"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_command_type_def.html#adb3bc5fdd2c923dadc88ac216b25abf8">FMC_SDRAMCommandTypeDef::FMC_CommandMode</a></div><div class="ttdeci">uint32_t FMC_CommandMode</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00280">stm32f4xx_fmc.h:280</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_command_type_def_html_adc4b9d7dd7727840ddf1b2141c3ce396"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_command_type_def.html#adc4b9d7dd7727840ddf1b2141c3ce396">FMC_SDRAMCommandTypeDef::FMC_CommandTarget</a></div><div class="ttdeci">uint32_t FMC_CommandTarget</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00283">stm32f4xx_fmc.h:283</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html">FMC_SDRAMInitTypeDef</a></div><div class="ttdoc">FMC SDRAM Init structure definition.</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00298">stm32f4xx_fmc.h:299</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_a0b62c97660b32af68c3c5f58088dc827"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a0b62c97660b32af68c3c5f58088dc827">FMC_SDRAMInitTypeDef::FMC_ReadPipeDelay</a></div><div class="ttdeci">uint32_t FMC_ReadPipeDelay</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00329">stm32f4xx_fmc.h:329</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_a192457f5edbf6671ec8401ed375061b9"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a192457f5edbf6671ec8401ed375061b9">FMC_SDRAMInitTypeDef::FMC_Bank</a></div><div class="ttdeci">uint32_t FMC_Bank</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00300">stm32f4xx_fmc.h:300</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_a45b14fb38e334b0a695b92809e659976"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a45b14fb38e334b0a695b92809e659976">FMC_SDRAMInitTypeDef::FMC_RowBitsNumber</a></div><div class="ttdeci">uint32_t FMC_RowBitsNumber</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00306">stm32f4xx_fmc.h:306</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_a522a0a86e4c35baabdd8bcacdf888484"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a522a0a86e4c35baabdd8bcacdf888484">FMC_SDRAMInitTypeDef::FMC_InternalBankNumber</a></div><div class="ttdeci">uint32_t FMC_InternalBankNumber</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00312">stm32f4xx_fmc.h:312</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_a717df3e26afebd4131a19ee39751fa54"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a717df3e26afebd4131a19ee39751fa54">FMC_SDRAMInitTypeDef::FMC_ReadBurst</a></div><div class="ttdeci">uint32_t FMC_ReadBurst</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00325">stm32f4xx_fmc.h:325</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_a98375401705b5b62ee2319dbf0f5fd6b"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a98375401705b5b62ee2319dbf0f5fd6b">FMC_SDRAMInitTypeDef::FMC_SDClockPeriod</a></div><div class="ttdeci">uint32_t FMC_SDClockPeriod</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00321">stm32f4xx_fmc.h:321</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_a9c331280d1faededabff1967b67b271f"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#a9c331280d1faededabff1967b67b271f">FMC_SDRAMInitTypeDef::FMC_WriteProtection</a></div><div class="ttdeci">uint32_t FMC_WriteProtection</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00318">stm32f4xx_fmc.h:318</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_ad5895627f6cf90a1ddaa3edf00ecb6a1"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ad5895627f6cf90a1ddaa3edf00ecb6a1">FMC_SDRAMInitTypeDef::FMC_SDRAMTimingStruct</a></div><div class="ttdeci">FMC_SDRAMTimingInitTypeDef * FMC_SDRAMTimingStruct</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00332">stm32f4xx_fmc.h:332</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_adca851f4bc8335012d5c64376663af20"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#adca851f4bc8335012d5c64376663af20">FMC_SDRAMInitTypeDef::FMC_CASLatency</a></div><div class="ttdeci">uint32_t FMC_CASLatency</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00315">stm32f4xx_fmc.h:315</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_adcf110c841cba601b0f773c779e2c6c3"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#adcf110c841cba601b0f773c779e2c6c3">FMC_SDRAMInitTypeDef::FMC_ColumnBitsNumber</a></div><div class="ttdeci">uint32_t FMC_ColumnBitsNumber</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00303">stm32f4xx_fmc.h:303</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_init_type_def_html_ae053bcd489ccf452d0696a389b22f82b"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_init_type_def.html#ae053bcd489ccf452d0696a389b22f82b">FMC_SDRAMInitTypeDef::FMC_SDMemoryDataWidth</a></div><div class="ttdeci">uint32_t FMC_SDMemoryDataWidth</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00309">stm32f4xx_fmc.h:309</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_timing_init_type_def_html_a0f6b2289221094d3f91fc18414c7386c"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a0f6b2289221094d3f91fc18414c7386c">FMC_SDRAMTimingInitTypeDef::FMC_SelfRefreshTime</a></div><div class="ttdeci">uint32_t FMC_SelfRefreshTime</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00251">stm32f4xx_fmc.h:251</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_timing_init_type_def_html_a1c2e179d483871f51a4b767402cb4443"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a1c2e179d483871f51a4b767402cb4443">FMC_SDRAMTimingInitTypeDef::FMC_ExitSelfRefreshDelay</a></div><div class="ttdeci">uint32_t FMC_ExitSelfRefreshDelay</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00247">stm32f4xx_fmc.h:247</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_timing_init_type_def_html_a5e9c7f29393e72a5c351d4356dd39f74"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a5e9c7f29393e72a5c351d4356dd39f74">FMC_SDRAMTimingInitTypeDef::FMC_RCDDelay</a></div><div class="ttdeci">uint32_t FMC_RCDDelay</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00267">stm32f4xx_fmc.h:267</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_timing_init_type_def_html_a630a67543d1edd9b80df53a0fd475329"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a630a67543d1edd9b80df53a0fd475329">FMC_SDRAMTimingInitTypeDef::FMC_LoadToActiveDelay</a></div><div class="ttdeci">uint32_t FMC_LoadToActiveDelay</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00243">stm32f4xx_fmc.h:243</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_timing_init_type_def_html_a7f457a5412cf7a69c7874652cbea8bab"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#a7f457a5412cf7a69c7874652cbea8bab">FMC_SDRAMTimingInitTypeDef::FMC_RowCycleDelay</a></div><div class="ttdeci">uint32_t FMC_RowCycleDelay</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00255">stm32f4xx_fmc.h:255</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_timing_init_type_def_html_aad40f6686d7442fac8e19e7bae60de1d"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#aad40f6686d7442fac8e19e7bae60de1d">FMC_SDRAMTimingInitTypeDef::FMC_WriteRecoveryTime</a></div><div class="ttdeci">uint32_t FMC_WriteRecoveryTime</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00260">stm32f4xx_fmc.h:260</a></div></div>
<div class="ttc" id="astruct_f_m_c___s_d_r_a_m_timing_init_type_def_html_adaf9cc495484c76ec5ddbef73dea0c70"><div class="ttname"><a href="struct_f_m_c___s_d_r_a_m_timing_init_type_def.html#adaf9cc495484c76ec5ddbef73dea0c70">FMC_SDRAMTimingInitTypeDef::FMC_RPDelay</a></div><div class="ttdeci">uint32_t FMC_RPDelay</div><div class="ttdef"><b>Definition</b> <a href="stm32f4xx__fmc_8h_source.html#l00263">stm32f4xx_fmc.h:263</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0
</small></address>
</div><!-- doc-content -->
</body>
</html>
