Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm.qsys --block-symbol-file --output-directory=/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Alarm/alarm.qsys
Progress: Reading input file
Progress: Adding BUTTONS [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTONS
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module GPIO
Progress: Adding HOURS [altera_avalon_pio 18.1]
Progress: Parameterizing module HOURS
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding MINUTES [altera_avalon_pio 18.1]
Progress: Parameterizing module MINUTES
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding ROM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ROM
Progress: Adding SECONDS [altera_avalon_pio 18.1]
Progress: Parameterizing module SECONDS
Progress: Adding SWITCHES [altera_avalon_pio 18.1]
Progress: Parameterizing module SWITCHES
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding TimerCore [altera_avalon_timer 18.1]
Progress: Parameterizing module TimerCore
Progress: Adding UART [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: alarm.BUTTONS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: alarm.SWITCHES: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: alarm.SysID: Time stamp will be automatically updated when this component is generated.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm.qsys --synthesis=VERILOG --output-directory=/home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading Alarm/alarm.qsys
Progress: Reading input file
Progress: Adding BUTTONS [altera_avalon_pio 18.1]
Progress: Parameterizing module BUTTONS
Progress: Adding CLK [clock_source 18.1]
Progress: Parameterizing module CLK
Progress: Adding CPU [altera_nios2_gen2 18.1]
Progress: Parameterizing module CPU
Progress: Adding GPIO [altera_avalon_pio 18.1]
Progress: Parameterizing module GPIO
Progress: Adding HOURS [altera_avalon_pio 18.1]
Progress: Parameterizing module HOURS
Progress: Adding JTAG [altera_avalon_jtag_uart 18.1]
Progress: Parameterizing module JTAG
Progress: Adding LEDs [altera_avalon_pio 18.1]
Progress: Parameterizing module LEDs
Progress: Adding MINUTES [altera_avalon_pio 18.1]
Progress: Parameterizing module MINUTES
Progress: Adding RAM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module RAM
Progress: Adding ROM [altera_avalon_onchip_memory2 18.1]
Progress: Parameterizing module ROM
Progress: Adding SECONDS [altera_avalon_pio 18.1]
Progress: Parameterizing module SECONDS
Progress: Adding SWITCHES [altera_avalon_pio 18.1]
Progress: Parameterizing module SWITCHES
Progress: Adding SysID [altera_avalon_sysid_qsys 18.1]
Progress: Parameterizing module SysID
Progress: Adding TimerCore [altera_avalon_timer 18.1]
Progress: Parameterizing module TimerCore
Progress: Adding UART [altera_up_avalon_rs232 17.1]
Progress: Parameterizing module UART
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: alarm.BUTTONS: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm.JTAG: JTAG UART IP input clock need to be at least double (2x) the operating frequency of JTAG TCK on board
Info: alarm.SWITCHES: PIO inputs are not hardwired in test bench. Undefined values will be read from PIO inputs during simulation.
Info: alarm.SysID: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: alarm.SysID: Time stamp will be automatically updated when this component is generated.
Info: alarm: Generating alarm "alarm" for QUARTUS_SYNTH
Info: BUTTONS: Starting RTL generation for module 'alarm_BUTTONS'
Info: BUTTONS:   Generation command is [exec /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=alarm_BUTTONS --dir=/tmp/alt8186_4189436452206163177.dir/0002_BUTTONS_gen/ --quartus_dir=/home/chris/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8186_4189436452206163177.dir/0002_BUTTONS_gen//alarm_BUTTONS_component_configuration.pl  --do_build_sim=0  ]
Info: BUTTONS: Done RTL generation for module 'alarm_BUTTONS'
Info: BUTTONS: "alarm" instantiated altera_avalon_pio "BUTTONS"
Info: CPU: "alarm" instantiated altera_nios2_gen2 "CPU"
Info: GPIO: Starting RTL generation for module 'alarm_GPIO'
Info: GPIO:   Generation command is [exec /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=alarm_GPIO --dir=/tmp/alt8186_4189436452206163177.dir/0003_GPIO_gen/ --quartus_dir=/home/chris/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8186_4189436452206163177.dir/0003_GPIO_gen//alarm_GPIO_component_configuration.pl  --do_build_sim=0  ]
Info: GPIO: Done RTL generation for module 'alarm_GPIO'
Info: GPIO: "alarm" instantiated altera_avalon_pio "GPIO"
Info: HOURS: Starting RTL generation for module 'alarm_HOURS'
Info: HOURS:   Generation command is [exec /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=alarm_HOURS --dir=/tmp/alt8186_4189436452206163177.dir/0004_HOURS_gen/ --quartus_dir=/home/chris/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8186_4189436452206163177.dir/0004_HOURS_gen//alarm_HOURS_component_configuration.pl  --do_build_sim=0  ]
Info: HOURS: Done RTL generation for module 'alarm_HOURS'
Info: HOURS: "alarm" instantiated altera_avalon_pio "HOURS"
Info: JTAG: Starting RTL generation for module 'alarm_JTAG'
Info: JTAG:   Generation command is [exec /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=alarm_JTAG --dir=/tmp/alt8186_4189436452206163177.dir/0005_JTAG_gen/ --quartus_dir=/home/chris/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8186_4189436452206163177.dir/0005_JTAG_gen//alarm_JTAG_component_configuration.pl  --do_build_sim=0  ]
Info: JTAG: Done RTL generation for module 'alarm_JTAG'
Info: JTAG: "alarm" instantiated altera_avalon_jtag_uart "JTAG"
Info: LEDs: Starting RTL generation for module 'alarm_LEDs'
Info: LEDs:   Generation command is [exec /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=alarm_LEDs --dir=/tmp/alt8186_4189436452206163177.dir/0006_LEDs_gen/ --quartus_dir=/home/chris/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8186_4189436452206163177.dir/0006_LEDs_gen//alarm_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'alarm_LEDs'
Info: LEDs: "alarm" instantiated altera_avalon_pio "LEDs"
Info: RAM: Starting RTL generation for module 'alarm_RAM'
Info: RAM:   Generation command is [exec /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=alarm_RAM --dir=/tmp/alt8186_4189436452206163177.dir/0007_RAM_gen/ --quartus_dir=/home/chris/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8186_4189436452206163177.dir/0007_RAM_gen//alarm_RAM_component_configuration.pl  --do_build_sim=0  ]
Info: RAM: Done RTL generation for module 'alarm_RAM'
Info: RAM: "alarm" instantiated altera_avalon_onchip_memory2 "RAM"
Info: ROM: Starting RTL generation for module 'alarm_ROM'
Info: ROM:   Generation command is [exec /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=alarm_ROM --dir=/tmp/alt8186_4189436452206163177.dir/0008_ROM_gen/ --quartus_dir=/home/chris/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8186_4189436452206163177.dir/0008_ROM_gen//alarm_ROM_component_configuration.pl  --do_build_sim=0  ]
Info: ROM: Done RTL generation for module 'alarm_ROM'
Info: ROM: "alarm" instantiated altera_avalon_onchip_memory2 "ROM"
Info: SWITCHES: Starting RTL generation for module 'alarm_SWITCHES'
Info: SWITCHES:   Generation command is [exec /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/bin/perl -I /home/chris/intelFPGA_lite/18.1/quartus/linux64/perl/lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=alarm_SWITCHES --dir=/tmp/alt8186_4189436452206163177.dir/0009_SWITCHES_gen/ --quartus_dir=/home/chris/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8186_4189436452206163177.dir/0009_SWITCHES_gen//alarm_SWITCHES_component_configuration.pl  --do_build_sim=0  ]
Info: SWITCHES: Done RTL generation for module 'alarm_SWITCHES'
Info: SWITCHES: "alarm" instantiated altera_avalon_pio "SWITCHES"
Info: SysID: "alarm" instantiated altera_avalon_sysid_qsys "SysID"
Info: TimerCore: Starting RTL generation for module 'alarm_TimerCore'
Info: TimerCore:   Generation command is [exec /home/chris/intelFPGA_lite/18.1/quartus/linux64//perl/bin/perl -I /home/chris/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/common -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer -- /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_timer/generate_rtl.pl --name=alarm_TimerCore --dir=/tmp/alt8186_4189436452206163177.dir/0011_TimerCore_gen/ --quartus_dir=/home/chris/intelFPGA_lite/18.1/quartus --verilog --config=/tmp/alt8186_4189436452206163177.dir/0011_TimerCore_gen//alarm_TimerCore_component_configuration.pl  --do_build_sim=0  ]
Info: TimerCore: Done RTL generation for module 'alarm_TimerCore'
Info: TimerCore: "alarm" instantiated altera_avalon_timer "TimerCore"
Info: UART: Starting Generation of RS232 UART
Info: UART: "alarm" instantiated altera_up_avalon_rs232 "UART"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_006: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_007: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_008: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_009: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_010: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_011: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_012: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_013: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "alarm" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "alarm" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "alarm" instantiated altera_reset_controller "rst_controller"
Info: cpu: Starting RTL generation for module 'alarm_CPU_cpu'
Info: cpu:   Generation command is [exec /home/chris/intelFPGA_lite/18.1/quartus/linux64//eperlcmd -I /home/chris/intelFPGA_lite/18.1/quartus/linux64//perl/lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/europa -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin/perl_lib -I /home/chris/intelFPGA_lite/18.1/quartus/sopc_builder/bin -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/cpu_lib -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/nios_lib -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -I /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2 -- /home/chris/intelFPGA_lite/18.1/quartus/../ip/altera/nios2_ip/altera_nios2_gen2/generate_rtl.epl --name=alarm_CPU_cpu --dir=/tmp/alt8186_4189436452206163177.dir/0015_cpu_gen/ --quartus_bindir=/home/chris/intelFPGA_lite/18.1/quartus/linux64/ --verilog --config=/tmp/alt8186_4189436452206163177.dir/0015_cpu_gen//alarm_CPU_cpu_processor_configuration.pl  --do_build_sim=0  ]
Info: cpu: # 2019.10.17 04:08:03 (*) Starting Nios II generation
Info: cpu: # 2019.10.17 04:08:03 (*)   Checking for plaintext license.
Info: cpu: # 2019.10.17 04:08:04 (*)   Couldn't query license setup in Quartus directory /home/chris/intelFPGA_lite/18.1/quartus/linux64/
Info: cpu: # 2019.10.17 04:08:04 (*)   Defaulting to contents of LM_LICENSE_FILE environment variable
Info: cpu: # 2019.10.17 04:08:04 (*)   LM_LICENSE_FILE environment variable is empty
Info: cpu: # 2019.10.17 04:08:04 (*)   Plaintext license not found.
Info: cpu: # 2019.10.17 04:08:04 (*)   No license required to generate encrypted Nios II/e.
Info: cpu: # 2019.10.17 04:08:04 (*)   Elaborating CPU configuration settings
Info: cpu: # 2019.10.17 04:08:04 (*)   Creating all objects for CPU
Info: cpu: # 2019.10.17 04:08:06 (*)   Generating RTL from CPU objects
Info: cpu: # 2019.10.17 04:08:06 (*)   Creating plain-text RTL
Info: cpu: # 2019.10.17 04:08:07 (*) Done Nios II generation
Info: cpu: Done RTL generation for module 'alarm_CPU_cpu'
Info: cpu: "CPU" instantiated altera_nios2_gen2_unit "cpu"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: JTAG_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "JTAG_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: JTAG_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "JTAG_avalon_jtag_slave_agent"
Info: JTAG_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "JTAG_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file /home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/chris/Documents/Embebidos/Disenho-de-SoC-para-reloj-despertador/Alarm/alarm/synthesis/submodules/altera_merlin_arbitrator.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: alarm: Done "alarm" with 36 modules, 54 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
