verilog xil_defaultlib --include "../../../../bram_comm_2.srcs/sources_1/bd/soc/ipshared/ec67/hdl" --include "../../../../bram_comm_2.srcs/sources_1/bd/soc/ipshared/d5d3/hdl/verilog" --include "../../../../bram_comm_2.srcs/sources_1/bd/soc/ipshared/e0a2/hdl" --include "../../../../bram_comm_2.srcs/sources_1/bd/soc/ipshared/571c/hdl/verilog" --include "../../../../bram_comm_2.srcs/sources_1/bd/soc/ipshared/5123" \
"../../../bd/soc/ip/soc_processing_system7_0_0/sim/soc_processing_system7_0_0.v" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/sim/bd_776a.v" \

sv xil_defaultlib --include "../../../../bram_comm_2.srcs/sources_1/bd/soc/ipshared/ec67/hdl" --include "../../../../bram_comm_2.srcs/sources_1/bd/soc/ipshared/d5d3/hdl/verilog" --include "../../../../bram_comm_2.srcs/sources_1/bd/soc/ipshared/e0a2/hdl" --include "../../../../bram_comm_2.srcs/sources_1/bd/soc/ipshared/571c/hdl/verilog" --include "../../../../bram_comm_2.srcs/sources_1/bd/soc/ipshared/5123" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_10/sim/bd_776a_s00a2s_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_16/sim/bd_776a_m00s2a_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_23/sim/bd_776a_m01s2a_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_30/sim/bd_776a_m02s2a_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_37/sim/bd_776a_m03s2a_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_44/sim/bd_776a_m04s2a_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_51/sim/bd_776a_m05s2a_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_57/sim/bd_776a_m05e_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_52/sim/bd_776a_m05arn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_53/sim/bd_776a_m05rn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_54/sim/bd_776a_m05awn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_55/sim/bd_776a_m05wn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_56/sim/bd_776a_m05bn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_50/sim/bd_776a_m04e_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_45/sim/bd_776a_m04arn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_46/sim/bd_776a_m04rn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_47/sim/bd_776a_m04awn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_48/sim/bd_776a_m04wn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_49/sim/bd_776a_m04bn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_43/sim/bd_776a_m03e_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_38/sim/bd_776a_m03arn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_39/sim/bd_776a_m03rn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_40/sim/bd_776a_m03awn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_41/sim/bd_776a_m03wn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_42/sim/bd_776a_m03bn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_36/sim/bd_776a_m02e_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_31/sim/bd_776a_m02arn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_32/sim/bd_776a_m02rn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_33/sim/bd_776a_m02awn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_34/sim/bd_776a_m02wn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_35/sim/bd_776a_m02bn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_29/sim/bd_776a_m01e_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_24/sim/bd_776a_m01arn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_25/sim/bd_776a_m01rn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_26/sim/bd_776a_m01awn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_27/sim/bd_776a_m01wn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_28/sim/bd_776a_m01bn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_22/sim/bd_776a_m00e_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_17/sim/bd_776a_m00arn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_18/sim/bd_776a_m00rn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_19/sim/bd_776a_m00awn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_20/sim/bd_776a_m00wn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_21/sim/bd_776a_m00bn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_11/sim/bd_776a_sarn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_12/sim/bd_776a_srn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_13/sim/bd_776a_sawn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_14/sim/bd_776a_swn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_15/sim/bd_776a_sbn_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_7/sim/bd_776a_s00mmu_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_8/sim/bd_776a_s00tr_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_9/sim/bd_776a_s00sic_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_2/sim/bd_776a_arsw_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_3/sim/bd_776a_rsw_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_4/sim/bd_776a_awsw_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_5/sim/bd_776a_wsw_0.sv" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_6/sim/bd_776a_bsw_0.sv" \

verilog xil_defaultlib --include "../../../../bram_comm_2.srcs/sources_1/bd/soc/ipshared/ec67/hdl" --include "../../../../bram_comm_2.srcs/sources_1/bd/soc/ipshared/d5d3/hdl/verilog" --include "../../../../bram_comm_2.srcs/sources_1/bd/soc/ipshared/e0a2/hdl" --include "../../../../bram_comm_2.srcs/sources_1/bd/soc/ipshared/571c/hdl/verilog" --include "../../../../bram_comm_2.srcs/sources_1/bd/soc/ipshared/5123" \
"../../../bd/soc/ip/soc_axi_smc_0/bd_0/ip/ip_0/sim/bd_776a_one_0.v" \
"../../../bd/soc/ip/soc_axi_bram_ctrl_0_bram_0/sim/soc_axi_bram_ctrl_0_bram_0.v" \
"../../../bd/soc/ip/soc_xlconstant_0_0/sim/soc_xlconstant_0_0.v" \
"../../../bd/soc/ip/soc_util_reduced_logic_0_0/sim/soc_util_reduced_logic_0_0.v" \
"../../../bd/soc/ip/soc_util_vector_logic_0_0/sim/soc_util_vector_logic_0_0.v" \
"../../../bd/soc/ip/soc_util_reduced_logic_0_1/sim/soc_util_reduced_logic_0_1.v" \
"../../../bd/soc/ip/soc_util_vector_logic_0_1/sim/soc_util_vector_logic_0_1.v" \
"../../../bd/soc/ip/soc_xlslice_0_0/sim/soc_xlslice_0_0.v" \
"../../../bd/soc/ip/soc_util_vector_logic_0_2/sim/soc_util_vector_logic_0_2.v" \
"../../../bd/soc/ip/soc_xlslice_0_1/sim/soc_xlslice_0_1.v" \
"../../../bd/soc/ip/soc_xlslice_0_2/sim/soc_xlslice_0_2.v" \
"../../../bd/soc/ip/soc_xlslice_1_0/sim/soc_xlslice_1_0.v" \
"../../../bd/soc/ip/soc_xlslice_1_1/sim/soc_xlslice_1_1.v" \
"../../../bd/soc/ip/soc_util_vector_logic_0_3/sim/soc_util_vector_logic_0_3.v" \
"../../../bd/soc/ip/soc_n_x_0_0/sim/soc_n_x_0_0.v" \
"../../../bd/soc/ip/soc_n_x_0_1/sim/soc_n_x_0_1.v" \
"../../../bd/soc/ip/soc_n_x_0_2/sim/soc_n_x_0_2.v" \
"../../../bd/soc/ip/soc_xlconcat_0_0/sim/soc_xlconcat_0_0.v" \
"../../../bd/soc/ip/soc_util_reduced_logic_0_2/sim/soc_util_reduced_logic_0_2.v" \
"../../../bd/soc/ip/soc_c_0_0/sim/soc_c_0_0.v" \
"../../../bd/soc/ip/soc_s_0_0/sim/soc_s_0_0.v" \
"../../../bd/soc/ip/soc_c_1_1/sim/soc_c_1_1.v" \
"../../../bd/soc/ip/soc_s_1_1/sim/soc_s_1_1.v" \
"../../../bd/soc/ip/soc_c_2_0/sim/soc_c_2_0.v" \
"../../../bd/soc/ip/soc_s_2_0/sim/soc_s_2_0.v" \
"../../../bd/soc/ip/soc_c_3_0/sim/soc_c_3_0.v" \
"../../../bd/soc/ip/soc_s_3_0/sim/soc_s_3_0.v" \
"../../../bd/soc/ip/soc_c_4_0/sim/soc_c_4_0.v" \
"../../../bd/soc/ip/soc_s_4_0/sim/soc_s_4_0.v" \
"../../../bd/soc/ip/soc_c_5_0/sim/soc_c_5_0.v" \
"../../../bd/soc/ip/soc_s_5_0/sim/soc_s_5_0.v" \
"../../../bd/soc/ip/soc_c_6_0/sim/soc_c_6_0.v" \
"../../../bd/soc/ip/soc_s_6_0/sim/soc_s_6_0.v" \
"../../../bd/soc/ip/soc_c_7_0/sim/soc_c_7_0.v" \
"../../../bd/soc/ip/soc_s_4_1/sim/soc_s_4_1.v" \
"../../../bd/soc/ip/soc_xlconcat_0_2/sim/soc_xlconcat_0_2.v" \
"../../../bd/soc/ip/soc_util_reduced_logic_0_3/sim/soc_util_reduced_logic_0_3.v" \
"../../../bd/soc/ip/soc_util_vector_logic_0_4/sim/soc_util_vector_logic_0_4.v" \
"../../../bd/soc/ip/soc_util_vector_logic_0_5/sim/soc_util_vector_logic_0_5.v" \
"../../../bd/soc/ip/soc_util_vector_logic_1_0/sim/soc_util_vector_logic_1_0.v" \
"../../../bd/soc/ip/soc_util_vector_logic_2_0/sim/soc_util_vector_logic_2_0.v" \
"../../../bd/soc/ip/soc_util_vector_logic_3_0/sim/soc_util_vector_logic_3_0.v" \
"../../../bd/soc/ip/soc_xlslice_0_3/sim/soc_xlslice_0_3.v" \
"../../../bd/soc/ip/soc_xlslice_0_4/sim/soc_xlslice_0_4.v" \
"../../../bd/soc/ip/soc_x_0_0/sim/soc_x_0_0.v" \
"../../../bd/soc/ip/soc_util_vector_logic_0_7/sim/soc_util_vector_logic_0_7.v" \
"../../../bd/soc/ip/soc_n_x_0_3/sim/soc_n_x_0_3.v" \
"../../../bd/soc/ip/soc_util_vector_logic_0_8/sim/soc_util_vector_logic_0_8.v" \
"../../../bd/soc/ip/soc_s_0_1/sim/soc_s_0_1.v" \
"../../../bd/soc/ip/soc_s_0_2/sim/soc_s_0_2.v" \
"../../../bd/soc/ip/soc_s_0_3/sim/soc_s_0_3.v" \
"../../../bd/soc/ip/soc_xlconcat_0_4/sim/soc_xlconcat_0_4.v" \
"../../../bd/soc/ip/soc_util_reduced_logic_0_5/sim/soc_util_reduced_logic_0_5.v" \
"../../../bd/soc/ip/soc_s_3_1/sim/soc_s_3_1.v" \
"../../../bd/soc/ip/soc_xlslice_1_2/sim/soc_xlslice_1_2.v" \
"../../../bd/soc/ip/soc_xlslice_2_0/sim/soc_xlslice_2_0.v" \
"../../../bd/soc/ip/soc_xlconcat_1_1/sim/soc_xlconcat_1_1.v" \
"../../../bd/soc/ip/soc_b_0_0/sim/soc_b_0_0.v" \
"../../../bd/soc/ip/soc_xlconcat_1_2/sim/soc_xlconcat_1_2.v" \
"../../../bd/soc/ip/soc_b_1_0/sim/soc_b_1_0.v" \
"../../../bd/soc/ip/soc_xlconcat_2_0/sim/soc_xlconcat_2_0.v" \
"../../../bd/soc/ip/soc_b_2_0/sim/soc_b_2_0.v" \
"../../../bd/soc/ip/soc_xlconcat_3_0/sim/soc_xlconcat_3_0.v" \
"../../../bd/soc/ip/soc_xlslice_3_0/sim/soc_xlslice_3_0.v" \
"../../../bd/soc/ip/soc_util_reduced_logic_0_4/sim/soc_util_reduced_logic_0_4.v" \
"../../../bd/soc/ip/soc_util_vector_logic_0_6/sim/soc_util_vector_logic_0_6.v" \
"../../../bd/soc/ip/soc_util_vector_logic_1_1/sim/soc_util_vector_logic_1_1.v" \
"../../../bd/soc/ip/soc_xlconcat_0_1/sim/soc_xlconcat_0_1.v" \
"../../../bd/soc/ip/soc_util_vector_logic_3_1/sim/soc_util_vector_logic_3_1.v" \
"../../../bd/soc/ip/soc_xlslice_0_7/sim/soc_xlslice_0_7.v" \
"../../../bd/soc/ip/soc_xlconstant_0_5/sim/soc_xlconstant_0_5.v" \
"../../../bd/soc/ip/soc_b_0_1/sim/soc_b_0_1.v" \
"../../../bd/soc/ip/soc_xlconcat_1_0/sim/soc_xlconcat_1_0.v" \
"../../../bd/soc/ip/soc_xlconstant_2_1/sim/soc_xlconstant_2_1.v" \
"../../../bd/soc/ip/soc_b_1_1/sim/soc_b_1_1.v" \
"../../../bd/soc/ip/soc_xlconcat_2_1/sim/soc_xlconcat_2_1.v" \
"../../../bd/soc/ip/soc_b_2_1/sim/soc_b_2_1.v" \
"../../../bd/soc/ip/soc_xlconcat_3_1/sim/soc_xlconcat_3_1.v" \
"../../../bd/soc/ip/soc_b_3_0/sim/soc_b_3_0.v" \
"../../../bd/soc/ip/soc_xlconcat_4_0/sim/soc_xlconcat_4_0.v" \
"../../../bd/soc/ip/soc_axi_bram_ctrl_0_bram_1/sim/soc_axi_bram_ctrl_0_bram_1.v" \
"../../../bd/soc/ip/soc_clk_wiz_0_0/soc_clk_wiz_0_0_clk_wiz.v" \
"../../../bd/soc/ip/soc_clk_wiz_0_0/soc_clk_wiz_0_0.v" \
"../../../bd/soc/ip/soc_util_vector_logic_0_11/sim/soc_util_vector_logic_0_11.v" \
"../../../bd/soc/ip/soc_util_vector_logic_0_12/sim/soc_util_vector_logic_0_12.v" \
"../../../bd/soc/ip/soc_xlslice_0_10/sim/soc_xlslice_0_10.v" \
"../../../bd/soc/ip/soc_xlslice_0_11/sim/soc_xlslice_0_11.v" \
"../../../bd/soc/ip/soc_xlconcat_0_3/sim/soc_xlconcat_0_3.v" \
"../../../bd/soc/ip/soc_xlconstant_0_7/sim/soc_xlconstant_0_7.v" \
"../../../bd/soc/ip/soc_xlslice_0_12/sim/soc_xlslice_0_12.v" \
"../../../bd/soc/ip/soc_util_vector_logic_5_0/sim/soc_util_vector_logic_5_0.v" \
"../../../bd/soc/ip/soc_xlslice_0_5/sim/soc_xlslice_0_5.v" \
"../../../bd/soc/ip/soc_xlconcat_0_5/sim/soc_xlconcat_0_5.v" \
"../../../bd/soc/ip/soc_xlconstant_0_1/sim/soc_xlconstant_0_1.v" \
"../../../bd/soc/ip/soc_xlconcat_0_6/sim/soc_xlconcat_0_6.v" \
"../../../bd/soc/ip/soc_xlslice_0_6/sim/soc_xlslice_0_6.v" \
"../../../bd/soc/ip/soc_xlconstant_0_2/sim/soc_xlconstant_0_2.v" \
"../../../bd/soc/ip/soc_xlconcat_0_7/sim/soc_xlconcat_0_7.v" \
"../../../bd/soc/ip/soc_util_reduced_logic_1_0/sim/soc_util_reduced_logic_1_0.v" \
"../../../bd/soc/ip/soc_util_vector_logic_1_2/sim/soc_util_vector_logic_1_2.v" \
"../../../bd/soc/ip/soc_xlslice_7_0/sim/soc_xlslice_7_0.v" \
"../../../bd/soc/ip/soc_util_vector_logic_1_3/sim/soc_util_vector_logic_1_3.v" \
"../../../bd/soc/ip/soc_xlconstant_0_3/sim/soc_xlconstant_0_3.v" \
"../../../bd/soc/ip/soc_axi_bram_ctrl_2_bram_0/sim/soc_axi_bram_ctrl_2_bram_0.v" \
"../../../bd/soc/ip/soc_xlconcat_0_8/sim/soc_xlconcat_0_8.v" \
"../../../bd/soc/ip/soc_util_vector_logic_1_4/sim/soc_util_vector_logic_1_4.v" \
"../../../bd/soc/ip/soc_util_vector_logic_0_9/sim/soc_util_vector_logic_0_9.v" \

verilog xil_defaultlib "glbl.v"

nosort
