|verilog
SW[17] => Decoder0.IN3
SW[16] => Decoder0.IN2
SW[15] => Decoder0.IN1
SW[14] => Decoder0.IN0
HEX4[6] << WideOr6.DB_MAX_OUTPUT_PORT_TYPE
HEX4[5] << WideOr5.DB_MAX_OUTPUT_PORT_TYPE
HEX4[4] << WideOr4.DB_MAX_OUTPUT_PORT_TYPE
HEX4[3] << WideOr3.DB_MAX_OUTPUT_PORT_TYPE
HEX4[2] << WideOr2.DB_MAX_OUTPUT_PORT_TYPE
HEX4[1] << WideOr1.DB_MAX_OUTPUT_PORT_TYPE
HEX4[0] << WideOr0.DB_MAX_OUTPUT_PORT_TYPE


