// Seed: 434025678
module module_0 (
    id_1,
    id_2
);
  inout tri id_2;
  output wire id_1;
  for (id_3 = id_3; id_3; id_3 = -1'd0) begin : LABEL_0
    assign id_2 = id_3 && -1;
  end
endmodule
module module_1 #(
    parameter id_2 = 32'd50
) (
    id_1,
    _id_2
);
  inout wire _id_2;
  input wire id_1;
  parameter id_3 = 1 - 1;
  wire [1  -  id_2 : 1] id_4, id_5, id_6, id_7, id_8, id_9, id_10, id_11, id_12, id_13;
  logic [1 : 1] id_14;
  ;
  module_0 modCall_1 (
      id_12,
      id_5
  );
endmodule
