|top
clk => clk.IN1
reset => reset.IN1
start => start.IN1
finish <= main:main_inst.finish
waitrequest => ~NO_FANOUT~
return_val[0] <= main:main_inst.return_val
return_val[1] <= main:main_inst.return_val
return_val[2] <= main:main_inst.return_val
return_val[3] <= main:main_inst.return_val
return_val[4] <= main:main_inst.return_val
return_val[5] <= main:main_inst.return_val
return_val[6] <= main:main_inst.return_val
return_val[7] <= main:main_inst.return_val
return_val[8] <= main:main_inst.return_val
return_val[9] <= main:main_inst.return_val
return_val[10] <= main:main_inst.return_val
return_val[11] <= main:main_inst.return_val
return_val[12] <= main:main_inst.return_val
return_val[13] <= main:main_inst.return_val
return_val[14] <= main:main_inst.return_val
return_val[15] <= main:main_inst.return_val
return_val[16] <= main:main_inst.return_val
return_val[17] <= main:main_inst.return_val
return_val[18] <= main:main_inst.return_val
return_val[19] <= main:main_inst.return_val
return_val[20] <= main:main_inst.return_val
return_val[21] <= main:main_inst.return_val
return_val[22] <= main:main_inst.return_val
return_val[23] <= main:main_inst.return_val
return_val[24] <= main:main_inst.return_val
return_val[25] <= main:main_inst.return_val
return_val[26] <= main:main_inst.return_val
return_val[27] <= main:main_inst.return_val
return_val[28] <= main:main_inst.return_val
return_val[29] <= main:main_inst.return_val
return_val[30] <= main:main_inst.return_val
return_val[31] <= main:main_inst.return_val


|top|main:main_inst
clk => clk.IN12
clk2x => ~NO_FANOUT~
clk1x_follower => ~NO_FANOUT~
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => cur_state.OUTPUTSELECT
reset => loop0_1_started.OUTPUTSELECT
reset => loop0_1_ii_state.OUTPUTSELECT
reset => loop0_1_epilogue.OUTPUTSELECT
reset => loop0_1_valid_bit_0.OUTPUTSELECT
reset => loop0_1_valid_bit_1.OUTPUTSELECT
reset => loop0_1_valid_bit_2.OUTPUTSELECT
reset => loop0_1_valid_bit_3.OUTPUTSELECT
reset => loop0_1_valid_bit_4.OUTPUTSELECT
reset => loop0_1_valid_bit_5.OUTPUTSELECT
reset => loop0_1_valid_bit_6.OUTPUTSELECT
reset => loop0_1_valid_bit_7.OUTPUTSELECT
reset => loop0_1_valid_bit_8.OUTPUTSELECT
reset => loop0_1_valid_bit_9.OUTPUTSELECT
reset => loop0_1_valid_bit_10.OUTPUTSELECT
reset => loop0_1_valid_bit_11.OUTPUTSELECT
reset => loop0_1_valid_bit_12.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
reset => loop0_1_i_stage0.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => next_state.OUTPUTSELECT
start => always4.IN1
finish <= finish~reg0.DB_MAX_OUTPUT_PORT_TYPE
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => cur_state.OUTPUTSELECT
memory_controller_waitrequest => loop0_1_valid_bit_0.OUTPUTSELECT
memory_controller_waitrequest => loop0_1_valid_bit_1.OUTPUTSELECT
memory_controller_waitrequest => loop0_1_valid_bit_2.OUTPUTSELECT
memory_controller_waitrequest => loop0_1_valid_bit_3.OUTPUTSELECT
memory_controller_waitrequest => loop0_1_valid_bit_4.OUTPUTSELECT
memory_controller_waitrequest => loop0_1_valid_bit_5.OUTPUTSELECT
memory_controller_waitrequest => loop0_1_valid_bit_6.OUTPUTSELECT
memory_controller_waitrequest => loop0_1_valid_bit_7.OUTPUTSELECT
memory_controller_waitrequest => loop0_1_valid_bit_8.OUTPUTSELECT
memory_controller_waitrequest => loop0_1_valid_bit_9.OUTPUTSELECT
memory_controller_waitrequest => loop0_1_valid_bit_10.OUTPUTSELECT
memory_controller_waitrequest => loop0_1_valid_bit_11.OUTPUTSELECT
memory_controller_waitrequest => loop0_1_valid_bit_12.OUTPUTSELECT
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => _.IN1
memory_controller_waitrequest => always140.IN1
memory_controller_waitrequest => always142.IN1
memory_controller_waitrequest => always145.IN1
memory_controller_waitrequest => always149.IN1
memory_controller_waitrequest => finish.DATAB
memory_controller_waitrequest => always151.IN1
memory_controller_waitrequest => loop0_1_pipeline_finish.IN1
memory_controller_waitrequest => always152.IN1
memory_controller_waitrequest => always153.IN1
memory_controller_waitrequest => always154.IN1
memory_controller_waitrequest => always155.IN1
memory_controller_waitrequest => always160.IN1
memory_controller_waitrequest => always167.IN1
memory_controller_waitrequest => always175.IN1
memory_controller_waitrequest => always184.IN1
memory_controller_waitrequest => always3.IN1
memory_controller_waitrequest => always4.IN0
memory_controller_waitrequest => always110.IN1
memory_controller_waitrequest => always111.IN1
memory_controller_waitrequest => always112.IN1
memory_controller_waitrequest => always113.IN1
memory_controller_waitrequest => always194.IN1
memory_controller_waitrequest => main_1_4_stage0_reg[31].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[30].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[29].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[28].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[27].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[26].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[25].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[24].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[23].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[22].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[21].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[20].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[19].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[18].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[17].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[16].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[15].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[14].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[13].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[12].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[11].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[10].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[9].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[8].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[7].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[6].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[5].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[4].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[3].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[2].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[1].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[31].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[30].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[29].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[28].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[27].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[26].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[25].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[24].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[23].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[22].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[21].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[20].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[19].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[18].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[17].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[16].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[15].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[14].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[13].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[12].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[11].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[10].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[9].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[8].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[7].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[6].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[5].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[4].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[3].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[2].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[1].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[31].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[30].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[29].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[28].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[27].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[26].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[25].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[24].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[23].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[22].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[21].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[20].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[19].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[18].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[17].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[16].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[15].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[14].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[13].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[12].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[11].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[10].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[9].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[8].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[7].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[6].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[5].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[4].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[3].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[2].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[1].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[31].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[30].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[29].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[28].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[27].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[26].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[25].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[24].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[23].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[22].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[21].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[20].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[19].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[18].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[17].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[16].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[15].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[14].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[13].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[12].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[11].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[10].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[9].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[8].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[7].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[6].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[5].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[4].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[3].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[2].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[1].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[31].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[30].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[29].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[28].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[27].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[26].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[25].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[24].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[23].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[22].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[21].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[20].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[19].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[18].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[17].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[16].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[15].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[14].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[13].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[12].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[11].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[10].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[9].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[8].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[7].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[6].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[5].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[4].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[3].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[2].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[1].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[31].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[30].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[29].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[28].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[27].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[26].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[25].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[24].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[23].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[22].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[21].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[20].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[19].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[18].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[17].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[16].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[15].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[14].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[13].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[12].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[11].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[10].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[9].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[8].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[7].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[6].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[5].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[4].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[3].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[2].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[1].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[31].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[30].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[29].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[28].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[27].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[26].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[25].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[24].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[23].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[22].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[21].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[20].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[19].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[18].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[17].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[16].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[15].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[14].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[13].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[12].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[11].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[10].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[9].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[8].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[7].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[6].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[5].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[4].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[3].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[2].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[1].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[31].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[30].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[29].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[28].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[27].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[26].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[25].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[24].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[23].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[22].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[21].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[20].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[19].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[18].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[17].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[16].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[15].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[14].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[13].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[12].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[11].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[10].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[9].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[8].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[7].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[6].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[5].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[4].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[3].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[2].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[1].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[31].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[30].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[29].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[28].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[27].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[26].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[25].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[24].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[23].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[22].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[21].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[20].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[19].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[18].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[17].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[16].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[15].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[14].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[13].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[12].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[11].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[10].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[9].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[8].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[7].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[6].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[5].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[4].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[3].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[2].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[1].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[31].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[30].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[29].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[28].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[27].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[26].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[25].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[24].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[23].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[22].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[21].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[20].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[19].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[18].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[17].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[16].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[15].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[14].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[13].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[12].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[11].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[10].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[9].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[8].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[7].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[6].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[5].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[4].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[3].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[2].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[1].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[31].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[30].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[29].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[28].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[27].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[26].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[25].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[24].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[23].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[22].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[21].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[20].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[19].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[18].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[17].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[16].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[15].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[14].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[13].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[12].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[11].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[10].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[9].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[8].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[7].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[6].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[5].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[4].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[3].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[2].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[1].ENA
memory_controller_waitrequest => main_1_4_stage0_reg[0].ENA
memory_controller_waitrequest => main_1_6_stage0_reg[0].ENA
memory_controller_waitrequest => main_1_8_stage0_reg[0].ENA
memory_controller_waitrequest => main_1_10_stage0_reg[0].ENA
memory_controller_waitrequest => main_1_12_stage0_reg[0].ENA
memory_controller_waitrequest => main_1_14_stage0_reg[0].ENA
memory_controller_waitrequest => main_1_16_stage0_reg[0].ENA
memory_controller_waitrequest => main_1_18_stage0_reg[0].ENA
memory_controller_waitrequest => main_1_20_stage0_reg[0].ENA
memory_controller_waitrequest => main_1_22_stage0_reg[0].ENA
memory_controller_waitrequest => main_1_24_stage0_reg[0].ENA
return_val[0] <= return_val[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[1] <= return_val[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[2] <= return_val[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[3] <= return_val[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[4] <= return_val[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[5] <= return_val[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[6] <= return_val[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[7] <= return_val[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[8] <= return_val[8]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[9] <= return_val[9]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[10] <= return_val[10]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[11] <= return_val[11]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[12] <= return_val[12]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[13] <= return_val[13]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[14] <= return_val[14]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[15] <= return_val[15]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[16] <= return_val[16]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[17] <= return_val[17]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[18] <= return_val[18]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[19] <= return_val[19]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[20] <= return_val[20]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[21] <= return_val[21]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[22] <= return_val[22]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[23] <= return_val[23]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[24] <= return_val[24]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[25] <= return_val[25]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[26] <= return_val[26]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[27] <= return_val[27]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[28] <= return_val[28]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[29] <= return_val[29]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[30] <= return_val[30]~reg0.DB_MAX_OUTPUT_PORT_TYPE
return_val[31] <= return_val[31]~reg0.DB_MAX_OUTPUT_PORT_TYPE


|top|main:main_inst|ram_dual_port:a
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|main:main_inst|ram_dual_port:b
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|main:main_inst|ram_dual_port:c
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|main:main_inst|ram_dual_port:d
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|main:main_inst|ram_dual_port:e
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|main:main_inst|ram_dual_port:f
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|main:main_inst|ram_dual_port:a2
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|main:main_inst|ram_dual_port:b2
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|main:main_inst|ram_dual_port:c2
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|main:main_inst|ram_dual_port:d2
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|main:main_inst|ram_dual_port:e2
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


|top|main:main_inst|ram_dual_port:f2
clk => ram.we_a.CLK
clk => ram.waddr_a[6].CLK
clk => ram.waddr_a[5].CLK
clk => ram.waddr_a[4].CLK
clk => ram.waddr_a[3].CLK
clk => ram.waddr_a[2].CLK
clk => ram.waddr_a[1].CLK
clk => ram.waddr_a[0].CLK
clk => ram.data_a[31].CLK
clk => ram.data_a[30].CLK
clk => ram.data_a[29].CLK
clk => ram.data_a[28].CLK
clk => ram.data_a[27].CLK
clk => ram.data_a[26].CLK
clk => ram.data_a[25].CLK
clk => ram.data_a[24].CLK
clk => ram.data_a[23].CLK
clk => ram.data_a[22].CLK
clk => ram.data_a[21].CLK
clk => ram.data_a[20].CLK
clk => ram.data_a[19].CLK
clk => ram.data_a[18].CLK
clk => ram.data_a[17].CLK
clk => ram.data_a[16].CLK
clk => ram.data_a[15].CLK
clk => ram.data_a[14].CLK
clk => ram.data_a[13].CLK
clk => ram.data_a[12].CLK
clk => ram.data_a[11].CLK
clk => ram.data_a[10].CLK
clk => ram.data_a[9].CLK
clk => ram.data_a[8].CLK
clk => ram.data_a[7].CLK
clk => ram.data_a[6].CLK
clk => ram.data_a[5].CLK
clk => ram.data_a[4].CLK
clk => ram.data_a[3].CLK
clk => ram.data_a[2].CLK
clk => ram.data_a[1].CLK
clk => ram.data_a[0].CLK
clk => ram.we_b.CLK
clk => ram.waddr_b[6].CLK
clk => ram.waddr_b[5].CLK
clk => ram.waddr_b[4].CLK
clk => ram.waddr_b[3].CLK
clk => ram.waddr_b[2].CLK
clk => ram.waddr_b[1].CLK
clk => ram.waddr_b[0].CLK
clk => ram.data_b[31].CLK
clk => ram.data_b[30].CLK
clk => ram.data_b[29].CLK
clk => ram.data_b[28].CLK
clk => ram.data_b[27].CLK
clk => ram.data_b[26].CLK
clk => ram.data_b[25].CLK
clk => ram.data_b[24].CLK
clk => ram.data_b[23].CLK
clk => ram.data_b[22].CLK
clk => ram.data_b[21].CLK
clk => ram.data_b[20].CLK
clk => ram.data_b[19].CLK
clk => ram.data_b[18].CLK
clk => ram.data_b[17].CLK
clk => ram.data_b[16].CLK
clk => ram.data_b[15].CLK
clk => ram.data_b[14].CLK
clk => ram.data_b[13].CLK
clk => ram.data_b[12].CLK
clk => ram.data_b[11].CLK
clk => ram.data_b[10].CLK
clk => ram.data_b[9].CLK
clk => ram.data_b[8].CLK
clk => ram.data_b[7].CLK
clk => ram.data_b[6].CLK
clk => ram.data_b[5].CLK
clk => ram.data_b[4].CLK
clk => ram.data_b[3].CLK
clk => ram.data_b[2].CLK
clk => ram.data_b[1].CLK
clk => ram.data_b[0].CLK
clk => q_b_wire[0].CLK
clk => q_b_wire[1].CLK
clk => q_b_wire[2].CLK
clk => q_b_wire[3].CLK
clk => q_b_wire[4].CLK
clk => q_b_wire[5].CLK
clk => q_b_wire[6].CLK
clk => q_b_wire[7].CLK
clk => q_b_wire[8].CLK
clk => q_b_wire[9].CLK
clk => q_b_wire[10].CLK
clk => q_b_wire[11].CLK
clk => q_b_wire[12].CLK
clk => q_b_wire[13].CLK
clk => q_b_wire[14].CLK
clk => q_b_wire[15].CLK
clk => q_b_wire[16].CLK
clk => q_b_wire[17].CLK
clk => q_b_wire[18].CLK
clk => q_b_wire[19].CLK
clk => q_b_wire[20].CLK
clk => q_b_wire[21].CLK
clk => q_b_wire[22].CLK
clk => q_b_wire[23].CLK
clk => q_b_wire[24].CLK
clk => q_b_wire[25].CLK
clk => q_b_wire[26].CLK
clk => q_b_wire[27].CLK
clk => q_b_wire[28].CLK
clk => q_b_wire[29].CLK
clk => q_b_wire[30].CLK
clk => q_b_wire[31].CLK
clk => q_a_wire[0].CLK
clk => q_a_wire[1].CLK
clk => q_a_wire[2].CLK
clk => q_a_wire[3].CLK
clk => q_a_wire[4].CLK
clk => q_a_wire[5].CLK
clk => q_a_wire[6].CLK
clk => q_a_wire[7].CLK
clk => q_a_wire[8].CLK
clk => q_a_wire[9].CLK
clk => q_a_wire[10].CLK
clk => q_a_wire[11].CLK
clk => q_a_wire[12].CLK
clk => q_a_wire[13].CLK
clk => q_a_wire[14].CLK
clk => q_a_wire[15].CLK
clk => q_a_wire[16].CLK
clk => q_a_wire[17].CLK
clk => q_a_wire[18].CLK
clk => q_a_wire[19].CLK
clk => q_a_wire[20].CLK
clk => q_a_wire[21].CLK
clk => q_a_wire[22].CLK
clk => q_a_wire[23].CLK
clk => q_a_wire[24].CLK
clk => q_a_wire[25].CLK
clk => q_a_wire[26].CLK
clk => q_a_wire[27].CLK
clk => q_a_wire[28].CLK
clk => q_a_wire[29].CLK
clk => q_a_wire[30].CLK
clk => q_a_wire[31].CLK
clk => ram.CLK0
clk => ram.PORTBCLK0
clken => ram.OUTPUTSELECT
clken => ram.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_a.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_b.OUTPUTSELECT
clken => q_a_wire[0].ENA
clken => q_b_wire[31].ENA
clken => q_b_wire[30].ENA
clken => q_b_wire[29].ENA
clken => q_b_wire[28].ENA
clken => q_b_wire[27].ENA
clken => q_b_wire[26].ENA
clken => q_b_wire[25].ENA
clken => q_b_wire[24].ENA
clken => q_b_wire[23].ENA
clken => q_b_wire[22].ENA
clken => q_b_wire[21].ENA
clken => q_b_wire[20].ENA
clken => q_b_wire[19].ENA
clken => q_b_wire[18].ENA
clken => q_b_wire[17].ENA
clken => q_b_wire[16].ENA
clken => q_b_wire[15].ENA
clken => q_b_wire[14].ENA
clken => q_b_wire[13].ENA
clken => q_b_wire[12].ENA
clken => q_b_wire[11].ENA
clken => q_b_wire[10].ENA
clken => q_b_wire[9].ENA
clken => q_b_wire[8].ENA
clken => q_b_wire[7].ENA
clken => q_b_wire[6].ENA
clken => q_b_wire[5].ENA
clken => q_b_wire[4].ENA
clken => q_b_wire[3].ENA
clken => q_b_wire[2].ENA
clken => q_b_wire[1].ENA
clken => q_b_wire[0].ENA
clken => q_a_wire[1].ENA
clken => q_a_wire[2].ENA
clken => q_a_wire[3].ENA
clken => q_a_wire[4].ENA
clken => q_a_wire[5].ENA
clken => q_a_wire[6].ENA
clken => q_a_wire[7].ENA
clken => q_a_wire[8].ENA
clken => q_a_wire[9].ENA
clken => q_a_wire[10].ENA
clken => q_a_wire[11].ENA
clken => q_a_wire[12].ENA
clken => q_a_wire[13].ENA
clken => q_a_wire[14].ENA
clken => q_a_wire[15].ENA
clken => q_a_wire[16].ENA
clken => q_a_wire[17].ENA
clken => q_a_wire[18].ENA
clken => q_a_wire[19].ENA
clken => q_a_wire[20].ENA
clken => q_a_wire[21].ENA
clken => q_a_wire[22].ENA
clken => q_a_wire[23].ENA
clken => q_a_wire[24].ENA
clken => q_a_wire[25].ENA
clken => q_a_wire[26].ENA
clken => q_a_wire[27].ENA
clken => q_a_wire[28].ENA
clken => q_a_wire[29].ENA
clken => q_a_wire[30].ENA
clken => q_a_wire[31].ENA
address_a[0] => ram.waddr_a[0].DATAIN
address_a[0] => ram.WADDR
address_a[0] => ram.RADDR
address_a[1] => ram.waddr_a[1].DATAIN
address_a[1] => ram.WADDR1
address_a[1] => ram.RADDR1
address_a[2] => ram.waddr_a[2].DATAIN
address_a[2] => ram.WADDR2
address_a[2] => ram.RADDR2
address_a[3] => ram.waddr_a[3].DATAIN
address_a[3] => ram.WADDR3
address_a[3] => ram.RADDR3
address_a[4] => ram.waddr_a[4].DATAIN
address_a[4] => ram.WADDR4
address_a[4] => ram.RADDR4
address_a[5] => ram.waddr_a[5].DATAIN
address_a[5] => ram.WADDR5
address_a[5] => ram.RADDR5
address_a[6] => ram.waddr_a[6].DATAIN
address_a[6] => ram.WADDR6
address_a[6] => ram.RADDR6
address_b[0] => ram.waddr_b[0].DATAIN
address_b[0] => ram.PORTBWADDR
address_b[0] => ram.PORTBRADDR
address_b[1] => ram.waddr_b[1].DATAIN
address_b[1] => ram.PORTBWADDR1
address_b[1] => ram.PORTBRADDR1
address_b[2] => ram.waddr_b[2].DATAIN
address_b[2] => ram.PORTBWADDR2
address_b[2] => ram.PORTBRADDR2
address_b[3] => ram.waddr_b[3].DATAIN
address_b[3] => ram.PORTBWADDR3
address_b[3] => ram.PORTBRADDR3
address_b[4] => ram.waddr_b[4].DATAIN
address_b[4] => ram.PORTBWADDR4
address_b[4] => ram.PORTBRADDR4
address_b[5] => ram.waddr_b[5].DATAIN
address_b[5] => ram.PORTBWADDR5
address_b[5] => ram.PORTBRADDR5
address_b[6] => ram.waddr_b[6].DATAIN
address_b[6] => ram.PORTBWADDR6
address_b[6] => ram.PORTBRADDR6
wren_a => ram.DATAB
wren_b => ram.DATAB
data_a[0] => ram.data_a[0].DATAIN
data_a[0] => ram.DATAIN
data_a[1] => ram.data_a[1].DATAIN
data_a[1] => ram.DATAIN1
data_a[2] => ram.data_a[2].DATAIN
data_a[2] => ram.DATAIN2
data_a[3] => ram.data_a[3].DATAIN
data_a[3] => ram.DATAIN3
data_a[4] => ram.data_a[4].DATAIN
data_a[4] => ram.DATAIN4
data_a[5] => ram.data_a[5].DATAIN
data_a[5] => ram.DATAIN5
data_a[6] => ram.data_a[6].DATAIN
data_a[6] => ram.DATAIN6
data_a[7] => ram.data_a[7].DATAIN
data_a[7] => ram.DATAIN7
data_a[8] => ram.data_a[8].DATAIN
data_a[8] => ram.DATAIN8
data_a[9] => ram.data_a[9].DATAIN
data_a[9] => ram.DATAIN9
data_a[10] => ram.data_a[10].DATAIN
data_a[10] => ram.DATAIN10
data_a[11] => ram.data_a[11].DATAIN
data_a[11] => ram.DATAIN11
data_a[12] => ram.data_a[12].DATAIN
data_a[12] => ram.DATAIN12
data_a[13] => ram.data_a[13].DATAIN
data_a[13] => ram.DATAIN13
data_a[14] => ram.data_a[14].DATAIN
data_a[14] => ram.DATAIN14
data_a[15] => ram.data_a[15].DATAIN
data_a[15] => ram.DATAIN15
data_a[16] => ram.data_a[16].DATAIN
data_a[16] => ram.DATAIN16
data_a[17] => ram.data_a[17].DATAIN
data_a[17] => ram.DATAIN17
data_a[18] => ram.data_a[18].DATAIN
data_a[18] => ram.DATAIN18
data_a[19] => ram.data_a[19].DATAIN
data_a[19] => ram.DATAIN19
data_a[20] => ram.data_a[20].DATAIN
data_a[20] => ram.DATAIN20
data_a[21] => ram.data_a[21].DATAIN
data_a[21] => ram.DATAIN21
data_a[22] => ram.data_a[22].DATAIN
data_a[22] => ram.DATAIN22
data_a[23] => ram.data_a[23].DATAIN
data_a[23] => ram.DATAIN23
data_a[24] => ram.data_a[24].DATAIN
data_a[24] => ram.DATAIN24
data_a[25] => ram.data_a[25].DATAIN
data_a[25] => ram.DATAIN25
data_a[26] => ram.data_a[26].DATAIN
data_a[26] => ram.DATAIN26
data_a[27] => ram.data_a[27].DATAIN
data_a[27] => ram.DATAIN27
data_a[28] => ram.data_a[28].DATAIN
data_a[28] => ram.DATAIN28
data_a[29] => ram.data_a[29].DATAIN
data_a[29] => ram.DATAIN29
data_a[30] => ram.data_a[30].DATAIN
data_a[30] => ram.DATAIN30
data_a[31] => ram.data_a[31].DATAIN
data_a[31] => ram.DATAIN31
data_b[0] => ram.data_b[0].DATAIN
data_b[0] => ram.PORTBDATAIN
data_b[1] => ram.data_b[1].DATAIN
data_b[1] => ram.PORTBDATAIN1
data_b[2] => ram.data_b[2].DATAIN
data_b[2] => ram.PORTBDATAIN2
data_b[3] => ram.data_b[3].DATAIN
data_b[3] => ram.PORTBDATAIN3
data_b[4] => ram.data_b[4].DATAIN
data_b[4] => ram.PORTBDATAIN4
data_b[5] => ram.data_b[5].DATAIN
data_b[5] => ram.PORTBDATAIN5
data_b[6] => ram.data_b[6].DATAIN
data_b[6] => ram.PORTBDATAIN6
data_b[7] => ram.data_b[7].DATAIN
data_b[7] => ram.PORTBDATAIN7
data_b[8] => ram.data_b[8].DATAIN
data_b[8] => ram.PORTBDATAIN8
data_b[9] => ram.data_b[9].DATAIN
data_b[9] => ram.PORTBDATAIN9
data_b[10] => ram.data_b[10].DATAIN
data_b[10] => ram.PORTBDATAIN10
data_b[11] => ram.data_b[11].DATAIN
data_b[11] => ram.PORTBDATAIN11
data_b[12] => ram.data_b[12].DATAIN
data_b[12] => ram.PORTBDATAIN12
data_b[13] => ram.data_b[13].DATAIN
data_b[13] => ram.PORTBDATAIN13
data_b[14] => ram.data_b[14].DATAIN
data_b[14] => ram.PORTBDATAIN14
data_b[15] => ram.data_b[15].DATAIN
data_b[15] => ram.PORTBDATAIN15
data_b[16] => ram.data_b[16].DATAIN
data_b[16] => ram.PORTBDATAIN16
data_b[17] => ram.data_b[17].DATAIN
data_b[17] => ram.PORTBDATAIN17
data_b[18] => ram.data_b[18].DATAIN
data_b[18] => ram.PORTBDATAIN18
data_b[19] => ram.data_b[19].DATAIN
data_b[19] => ram.PORTBDATAIN19
data_b[20] => ram.data_b[20].DATAIN
data_b[20] => ram.PORTBDATAIN20
data_b[21] => ram.data_b[21].DATAIN
data_b[21] => ram.PORTBDATAIN21
data_b[22] => ram.data_b[22].DATAIN
data_b[22] => ram.PORTBDATAIN22
data_b[23] => ram.data_b[23].DATAIN
data_b[23] => ram.PORTBDATAIN23
data_b[24] => ram.data_b[24].DATAIN
data_b[24] => ram.PORTBDATAIN24
data_b[25] => ram.data_b[25].DATAIN
data_b[25] => ram.PORTBDATAIN25
data_b[26] => ram.data_b[26].DATAIN
data_b[26] => ram.PORTBDATAIN26
data_b[27] => ram.data_b[27].DATAIN
data_b[27] => ram.PORTBDATAIN27
data_b[28] => ram.data_b[28].DATAIN
data_b[28] => ram.PORTBDATAIN28
data_b[29] => ram.data_b[29].DATAIN
data_b[29] => ram.PORTBDATAIN29
data_b[30] => ram.data_b[30].DATAIN
data_b[30] => ram.PORTBDATAIN30
data_b[31] => ram.data_b[31].DATAIN
data_b[31] => ram.PORTBDATAIN31
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[1] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[2] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[3] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[4] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[5] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[6] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[7] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[8] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[9] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[10] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[11] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[12] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[13] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[14] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[15] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[16] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[17] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[18] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[19] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[20] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[21] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[22] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[23] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[24] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[25] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[26] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[27] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[28] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[29] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[30] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_a[31] <= q_a.DB_MAX_OUTPUT_PORT_TYPE
q_b[0] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[1] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[2] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[3] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[4] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[5] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[6] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[7] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[8] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[9] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[10] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[11] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[12] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[13] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[14] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[15] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[16] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[17] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[18] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[19] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[20] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[21] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[22] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[23] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[24] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[25] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[26] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[27] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[28] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[29] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[30] <= q_b.DB_MAX_OUTPUT_PORT_TYPE
q_b[31] <= q_b.DB_MAX_OUTPUT_PORT_TYPE


