// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE10F17C8 Package FBGA256
// 

//
// This file contains Slow Corner delays for the design using part EP4CE10F17C8,
// with speed grade 8, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim (SystemVerilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "square_mpt_test")
  (DATE "08/26/2020 05:48:21")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition")
  (DIVIDER .)
  (TIMESCALE 1 ns)

  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.473:1.473:1.473))
        (PORT ena (0.99:0.99:0.99) (0.959:0.959:0.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.474:1.474:1.474))
        (PORT ena (1.618:1.618:1.618) (1.46:1.46:1.46))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.473:1.473:1.473))
        (PORT ena (1.033:1.033:1.033) (1.005:1.005:1.005))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.473:1.473:1.473))
        (PORT ena (1.033:1.033:1.033) (1.005:1.005:1.005))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.484:1.484:1.484))
        (PORT ena (1.882:1.882:1.882) (1.682:1.682:1.682))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.484:1.484:1.484))
        (PORT ena (1.882:1.882:1.882) (1.682:1.682:1.682))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.485:1.485:1.485))
        (PORT ena (1.803:1.803:1.803) (1.583:1.583:1.583))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.485:1.485:1.485))
        (PORT ena (1.803:1.803:1.803) (1.583:1.583:1.583))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT ena (1.872:1.872:1.872) (1.663:1.663:1.663))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[5\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT ena (1.872:1.872:1.872) (1.663:1.663:1.663))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.471:1.471:1.471))
        (PORT ena (1.573:1.573:1.573) (1.406:1.406:1.406))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[6\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.471:1.471:1.471))
        (PORT ena (1.573:1.573:1.573) (1.406:1.406:1.406))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[7\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.56:1.56:1.56) (1.413:1.413:1.413))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[7\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.56:1.56:1.56) (1.413:1.413:1.413))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[8\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.487:1.487:1.487) (1.46:1.46:1.46))
        (PORT ena (1.552:1.552:1.552) (1.401:1.401:1.401))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[8\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.487:1.487:1.487) (1.46:1.46:1.46))
        (PORT ena (1.552:1.552:1.552) (1.401:1.401:1.401))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.474:1.474:1.474))
        (PORT ena (1.983:1.983:1.983) (1.78:1.78:1.78))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.898:0.898:0.898) (0.825:0.825:0.825))
        (PORT datac (1.018:1.018:1.018) (1.007:1.007:1.007))
        (PORT datad (1.651:1.651:1.651) (1.635:1.635:1.635))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.474:1.474:1.474))
        (PORT ena (1.983:1.983:1.983) (1.78:1.78:1.78))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.376:0.376:0.376))
        (PORT datac (0.973:0.973:0.973) (0.934:0.934:0.934))
        (PORT datad (2.125:2.125:2.125) (2.037:2.037:2.037))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.456:1.456:1.456) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.64:1.64:1.64) (1.471:1.471:1.471))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.592:0.592:0.592) (0.548:0.548:0.548))
        (PORT datac (1.018:1.018:1.018) (1.007:1.007:1.007))
        (PORT datad (1.651:1.651:1.651) (1.635:1.635:1.635))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.456:1.456:1.456) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.64:1.64:1.64) (1.471:1.471:1.471))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.545:0.545:0.545) (0.538:0.538:0.538))
        (PORT datab (1.735:1.735:1.735) (1.684:1.684:1.684))
        (PORT datac (1.017:1.017:1.017) (1.006:1.006:1.006))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.484:1.484:1.484))
        (PORT ena (1.938:1.938:1.938) (1.703:1.703:1.703))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.323:0.323:0.323) (0.378:0.378:0.378))
        (PORT datac (2.058:2.058:2.058) (1.862:1.862:1.862))
        (PORT datad (1.313:1.313:1.313) (1.234:1.234:1.234))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.484:1.484:1.484))
        (PORT ena (1.938:1.938:1.938) (1.703:1.703:1.703))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.382:0.382:0.382))
        (PORT datac (2.068:2.068:2.068) (1.874:1.874:1.874))
        (PORT datad (2.744:2.744:2.744) (2.486:2.486:2.486))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.485:1.485:1.485))
        (PORT ena (1.857:1.857:1.857) (1.598:1.598:1.598))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~39)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.32:0.32:0.32) (0.375:0.375:0.375))
        (PORT datac (1.649:1.649:1.649) (1.512:1.512:1.512))
        (PORT datad (1.686:1.686:1.686) (1.572:1.572:1.572))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.485:1.485:1.485))
        (PORT ena (1.857:1.857:1.857) (1.598:1.598:1.598))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.383:0.383:0.383))
        (PORT datac (1.644:1.644:1.644) (1.506:1.506:1.506))
        (PORT datad (2.025:2.025:2.025) (1.919:1.919:1.919))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[5\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT ena (2.107:2.107:2.107) (1.897:1.897:1.897))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.785:1.785:1.785) (1.641:1.641:1.641))
        (PORT datab (1.416:1.416:1.416) (1.318:1.318:1.318))
        (PORT datac (0.279:0.279:0.279) (0.342:0.342:0.342))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[5\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT ena (2.107:2.107:2.107) (1.897:1.897:1.897))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.416:1.416:1.416) (1.318:1.318:1.318))
        (PORT datac (0.277:0.277:0.277) (0.339:0.339:0.339))
        (PORT datad (2.089:2.089:2.089) (1.98:1.98:1.98))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[6\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.471:1.471:1.471))
        (PORT ena (2.058:2.058:2.058) (1.86:1.86:1.86))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~57)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.323:0.323:0.323) (0.378:0.378:0.378))
        (PORT datac (1.287:1.287:1.287) (1.197:1.197:1.197))
        (PORT datad (1.892:1.892:1.892) (1.887:1.887:1.887))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[6\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.471:1.471:1.471))
        (PORT ena (2.058:2.058:2.058) (1.86:1.86:1.86))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.324:0.324:0.324) (0.383:0.383:0.383))
        (PORT datac (2.067:2.067:2.067) (2.045:2.045:2.045))
        (PORT datad (1.274:1.274:1.274) (1.167:1.167:1.167))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[7\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.96:1.96:1.96) (1.765:1.765:1.765))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.052:1.052:1.052) (0.987:0.987:0.987))
        (PORT datab (0.32:0.32:0.32) (0.375:0.375:0.375))
        (PORT datad (1.273:1.273:1.273) (1.302:1.302:1.302))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[7\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.96:1.96:1.96) (1.765:1.765:1.765))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.382:0.382:0.382))
        (PORT datab (2.432:2.432:2.432) (2.327:2.327:2.327))
        (PORT datac (0.887:0.887:0.887) (0.836:0.836:0.836))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[8\]\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.487:1.487:1.487) (1.46:1.46:1.46))
        (PORT ena (1.62:1.62:1.62) (1.454:1.454:1.454))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.692:0.692:0.692) (0.678:0.678:0.678))
        (PORT datab (0.322:0.322:0.322) (0.377:0.377:0.377))
        (PORT datac (1.295:1.295:1.295) (1.309:1.309:1.309))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[8\]\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.487:1.487:1.487) (1.46:1.46:1.46))
        (PORT ena (1.62:1.62:1.62) (1.454:1.454:1.454))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.382:0.382:0.382))
        (PORT datac (0.63:0.63:0.63) (0.633:0.633:0.633))
        (PORT datad (1.323:1.323:1.323) (1.332:1.332:1.332))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.124:2.124:2.124) (1.922:1.922:1.922))
        (PORT datac (0.947:0.947:0.947) (0.869:0.869:0.869))
        (PORT datad (1.65:1.65:1.65) (1.626:1.626:1.626))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.325:0.325:0.325) (0.385:0.385:0.385))
        (PORT datab (2.124:2.124:2.124) (1.921:1.921:1.921))
        (PORT datad (2.123:2.123:2.123) (2.034:2.034:2.034))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.58:0.58:0.58) (0.527:0.527:0.527))
        (PORT datac (2.81:2.81:2.81) (2.48:2.48:2.48))
        (PORT datad (1.328:1.328:1.328) (1.347:1.347:1.347))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.869:2.869:2.869) (2.521:2.521:2.521))
        (PORT datac (2.012:2.012:2.012) (1.982:1.982:1.982))
        (PORT datad (0.491:0.491:0.491) (0.466:0.466:0.466))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.323:0.323:0.323) (0.378:0.378:0.378))
        (PORT datac (1.271:1.271:1.271) (1.158:1.158:1.158))
        (PORT datad (1.31:1.31:1.31) (1.232:1.232:1.232))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.322:0.322:0.322) (0.381:0.381:0.381))
        (PORT datac (1.27:1.27:1.27) (1.157:1.157:1.157))
        (PORT datad (2.743:2.743:2.743) (2.485:2.485:2.485))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.32:0.32:0.32) (0.374:0.374:0.374))
        (PORT datac (1.257:1.257:1.257) (1.137:1.137:1.137))
        (PORT datad (1.687:1.687:1.687) (1.572:1.572:1.572))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~37)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT datac (1.258:1.258:1.258) (1.137:1.137:1.137))
        (PORT datad (2.027:2.027:2.027) (1.92:1.92:1.92))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.749:1.749:1.749) (1.595:1.595:1.595))
        (PORT datac (1.731:1.731:1.731) (1.603:1.603:1.603))
        (PORT datad (0.279:0.279:0.279) (0.334:0.334:0.334))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~46)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.747:1.747:1.747) (1.592:1.592:1.592))
        (PORT datac (0.277:0.277:0.277) (0.34:0.34:0.34))
        (PORT datad (2.088:2.088:2.088) (1.979:1.979:1.979))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~54)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.372:1.372:1.372) (1.267:1.267:1.267))
        (PORT datac (0.28:0.28:0.28) (0.343:0.343:0.343))
        (PORT datad (1.888:1.888:1.888) (1.883:1.883:1.883))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.122:2.122:2.122) (2.083:2.083:2.083))
        (PORT datab (1.372:1.372:1.372) (1.267:1.267:1.267))
        (PORT datac (0.279:0.279:0.279) (0.342:0.342:0.342))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~63)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.32:0.32:0.32) (0.374:0.374:0.374))
        (PORT datac (2.041:2.041:2.041) (1.848:1.848:1.848))
        (PORT datad (1.274:1.274:1.274) (1.303:1.303:1.303))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.371:1.371:1.371) (1.342:1.342:1.342))
        (PORT datab (0.321:0.321:0.321) (0.375:0.375:0.375))
        (PORT datac (2.042:2.042:2.042) (1.849:1.849:1.849))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.115:2.115:2.115) (1.908:1.908:1.908))
        (PORT datab (0.322:0.322:0.322) (0.377:0.377:0.377))
        (PORT datac (1.294:1.294:1.294) (1.308:1.308:1.308))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.322:0.322:0.322) (0.381:0.381:0.381))
        (PORT datab (2.418:2.418:2.418) (2.121:2.121:2.121))
        (PORT datad (1.325:1.325:1.325) (1.334:1.334:1.334))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TX\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2.185:2.185:2.185) (2.327:2.327:2.327))
        (IOPATH i o (2.757:2.757:2.757) (2.793:2.793:2.793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE RX_debug\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3.518:3.518:3.518) (3.569:3.569:3.569))
        (IOPATH i o (3.945:3.945:3.945) (3.986:3.986:3.986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE TX_debug\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3.072:3.072:3.072) (3.491:3.491:3.491))
        (IOPATH i o (2.752:2.752:2.752) (2.79:2.79:2.79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg_dig_sel\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.446:0.446:0.446) (0.47:0.47:0.47))
        (IOPATH i o (2.782:2.782:2.782) (2.82:2.82:2.82))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg_dig_sel\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.446:0.446:0.446) (0.47:0.47:0.47))
        (IOPATH i o (2.782:2.782:2.782) (2.82:2.82:2.82))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg_dig_sel\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.446:0.446:0.446) (0.47:0.47:0.47))
        (IOPATH i o (2.782:2.782:2.782) (2.82:2.82:2.82))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg_dig_sel\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.446:0.446:0.446) (0.47:0.47:0.47))
        (IOPATH i o (2.696:2.696:2.696) (2.717:2.717:2.717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg_dig_sel\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.446:0.446:0.446) (0.47:0.47:0.47))
        (IOPATH i o (2.782:2.782:2.782) (2.82:2.82:2.82))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg_dig_sel\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.578:0.578:0.578) (0.675:0.675:0.675))
        (IOPATH i o (2.767:2.767:2.767) (2.803:2.803:2.803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg_led_sel\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.752:1.752:1.752) (1.531:1.531:1.531))
        (IOPATH i o (2.773:2.773:2.773) (2.737:2.737:2.737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg_led_sel\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2.102:2.102:2.102) (1.811:1.811:1.811))
        (IOPATH i o (2.773:2.773:2.773) (2.737:2.737:2.737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg_led_sel\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1.398:1.398:1.398) (1.218:1.218:1.218))
        (IOPATH i o (2.773:2.773:2.773) (2.737:2.737:2.737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg_led_sel\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2.078:2.078:2.078) (1.831:1.831:1.831))
        (IOPATH i o (2.677:2.677:2.677) (2.656:2.656:2.656))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg_led_sel\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2.118:2.118:2.118) (1.802:1.802:1.802))
        (IOPATH i o (2.763:2.763:2.763) (2.727:2.727:2.727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg_led_sel\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2.577:2.577:2.577) (2.327:2.327:2.327))
        (IOPATH i o (2.773:2.773:2.773) (2.737:2.737:2.737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg_led_sel\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2.132:2.132:2.132) (1.856:1.856:1.856))
        (IOPATH i o (4.043:4.043:4.043) (4.063:4.063:4.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE seg_led_sel\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (0.681:0.681:0.681) (0.579:0.579:0.579))
        (IOPATH i o (2.763:2.763:2.763) (2.727:2.727:2.727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE altera_reserved_tdo\~output)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (2.915:2.915:2.915) (3.502:3.502:3.502))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE but_rst_n\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.758:0.758:0.758) (0.783:0.783:0.783))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE but_rst_n\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (0.194:0.194:0.194) (0.19:0.19:0.19))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE osc_clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.748:0.748:0.748) (0.773:0.773:0.773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_pll")
    (INSTANCE myPLL\|altpll_component\|auto_generated\|pll1)
    (DELAY
      (ABSOLUTE
        (PORT areset (1.195:1.195:1.195) (1.195:1.195:1.195))
        (PORT inclk[0] (2.058:2.058:2.058) (2.058:2.058:2.058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE myPLL\|altpll_component\|auto_generated\|wire_pll1_clk\[0\]\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (2.046:2.046:2.046) (2.011:2.011:2.011))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|clk_cnt\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.338:0.338:0.338) (0.393:0.393:0.393))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myPLL\|altpll_component\|auto_generated\|pll_lock_sync)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.78:1.78:1.78) (2.008:2.008:2.008))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.522:1.522:1.522) (1.451:1.451:1.451))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE rst_n\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.687:0.687:0.687) (0.841:0.841:0.841))
        (PORT datac (1.127:1.127:1.127) (1.345:1.345:1.345))
        (PORT datad (0.277:0.277:0.277) (0.332:0.332:0.332))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE rst_n\~0clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1.105:1.105:1.105) (1.025:1.025:1.025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|tx_cnt\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.55:0.55:0.55) (0.528:0.528:0.528))
        (PORT datac (0.498:0.498:0.498) (0.489:0.489:0.489))
        (PORT datad (0.534:0.534:0.534) (0.503:0.503:0.503))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|tx_cnt\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.339:1.339:1.339) (1.196:1.196:1.196))
        (PORT datab (1.29:1.29:1.29) (1.149:1.149:1.149))
        (PORT datac (1.279:1.279:1.279) (1.14:1.14:1.14))
        (PORT datad (1.135:1.135:1.135) (1.071:1.071:1.071))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|tx_cnt\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.268:1.268:1.268) (1.151:1.151:1.151))
        (PORT datab (1.31:1.31:1.31) (1.164:1.164:1.164))
        (PORT datac (0.226:0.226:0.226) (0.241:0.241:0.241))
        (PORT datad (1.232:1.232:1.232) (1.111:1.111:1.111))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|tx_cnt\[3\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.18:1.18:1.18) (1.028:1.028:1.028))
        (PORT datab (0.267:0.267:0.267) (0.273:0.273:0.273))
        (PORT datac (1.225:1.225:1.225) (1.06:1.06:1.06))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|clk_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.503:1.503:1.503))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.47:1.47:1.47))
        (PORT sclr (1.862:1.862:1.862) (1.757:1.757:1.757))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|clk_cnt\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.338:0.338:0.338) (0.393:0.393:0.393))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|clk_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.503:1.503:1.503))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.47:1.47:1.47))
        (PORT sclr (1.862:1.862:1.862) (1.757:1.757:1.757))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|clk_cnt\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.393:0.393:0.393))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|clk_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.503:1.503:1.503))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.47:1.47:1.47))
        (PORT sclr (1.862:1.862:1.862) (1.757:1.757:1.757))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|clk_cnt\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.401:0.401:0.401))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|clk_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.503:1.503:1.503))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.47:1.47:1.47))
        (PORT sclr (1.862:1.862:1.862) (1.757:1.757:1.757))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|clk_cnt\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|clk_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.503:1.503:1.503))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.47:1.47:1.47))
        (PORT sclr (1.862:1.862:1.862) (1.757:1.757:1.757))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|clk_cnt\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|clk_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.503:1.503:1.503))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.47:1.47:1.47))
        (PORT sclr (1.862:1.862:1.862) (1.757:1.757:1.757))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|clk_cnt\[6\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|clk_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.503:1.503:1.503))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.47:1.47:1.47))
        (PORT sclr (1.862:1.862:1.862) (1.757:1.757:1.757))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|clk_cnt\[7\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|clk_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.503:1.503:1.503))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.47:1.47:1.47))
        (PORT sclr (1.862:1.862:1.862) (1.757:1.757:1.757))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|clk_cnt\[8\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|clk_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.503:1.503:1.503))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.47:1.47:1.47))
        (PORT sclr (1.862:1.862:1.862) (1.757:1.757:1.757))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|clk_cnt\[9\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|clk_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.503:1.503:1.503))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.47:1.47:1.47))
        (PORT sclr (1.862:1.862:1.862) (1.757:1.757:1.757))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|clk_cnt\[10\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|clk_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.503:1.503:1.503))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.47:1.47:1.47))
        (PORT sclr (1.862:1.862:1.862) (1.757:1.757:1.757))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|clk_cnt\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|clk_cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.503:1.503:1.503))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.47:1.47:1.47))
        (PORT sclr (1.862:1.862:1.862) (1.757:1.757:1.757))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|clk_cnt\[12\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|clk_cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.503:1.503:1.503))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.47:1.47:1.47))
        (PORT sclr (1.862:1.862:1.862) (1.757:1.757:1.757))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|clk_cnt\[13\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|clk_cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.503:1.503:1.503))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.47:1.47:1.47))
        (PORT sclr (1.862:1.862:1.862) (1.757:1.757:1.757))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|clk_cnt\[14\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|clk_cnt\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.503:1.503:1.503))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.47:1.47:1.47))
        (PORT sclr (1.862:1.862:1.862) (1.757:1.757:1.757))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|clk_cnt\[15\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.444:0.444:0.444))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|clk_cnt\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.503:1.503:1.503))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.47:1.47:1.47))
        (PORT sclr (1.862:1.862:1.862) (1.757:1.757:1.757))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|tx_cnt\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.953:0.953:0.953) (0.863:0.863:0.863))
        (PORT datab (0.943:0.943:0.943) (0.851:0.851:0.851))
        (PORT datac (0.845:0.845:0.845) (0.792:0.792:0.792))
        (PORT datad (0.889:0.889:0.889) (0.813:0.813:0.813))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|tx_cnt\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.968:0.968:0.968) (0.879:0.879:0.879))
        (PORT datab (0.986:0.986:0.986) (0.88:0.88:0.88))
        (PORT datac (0.873:0.873:0.873) (0.81:0.81:0.81))
        (PORT datad (0.226:0.226:0.226) (0.233:0.233:0.233))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.377:0.377:0.377))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|tx_cnt\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.274:1.274:1.274) (1.099:1.099:1.099))
        (PORT datad (0.341:0.341:0.341) (0.417:0.417:0.417))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|tx_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.467:1.467:1.467) (1.44:1.44:1.44))
        (PORT ena (1.033:1.033:1.033) (1.005:1.005:1.005))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|always2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.266:1.266:1.266) (1.149:1.149:1.149))
        (PORT datab (1.314:1.314:1.314) (1.169:1.169:1.169))
        (PORT datac (1.279:1.279:1.279) (1.14:1.14:1.14))
        (PORT datad (0.313:0.313:0.313) (0.375:0.375:0.375))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|tx_cnt\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.383:0.383:0.383) (0.46:0.46:0.46))
        (PORT datab (1.273:1.273:1.273) (1.098:1.098:1.098))
        (PORT datad (0.316:0.316:0.316) (0.379:0.379:0.379))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|tx_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.467:1.467:1.467) (1.44:1.44:1.44))
        (PORT ena (1.033:1.033:1.033) (1.005:1.005:1.005))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|always2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.362:0.362:0.362) (0.431:0.431:0.431))
        (PORT datab (1.29:1.29:1.29) (1.149:1.149:1.149))
        (PORT datac (1.295:1.295:1.295) (1.157:1.157:1.157))
        (PORT datad (0.341:0.341:0.341) (0.416:0.416:0.416))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|always2\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.196:1.196:1.196) (1.111:1.111:1.111))
        (PORT datac (0.224:0.224:0.224) (0.239:0.239:0.239))
        (PORT datad (0.314:0.314:0.314) (0.376:0.376:0.376))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|always2\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.184:1.184:1.184) (1.032:1.032:1.032))
        (PORT datab (1.29:1.29:1.29) (1.149:1.149:1.149))
        (PORT datac (0.224:0.224:0.224) (0.239:0.239:0.239))
        (PORT datad (0.226:0.226:0.226) (0.233:0.233:0.233))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE RX\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.717:0.717:0.717) (0.741:0.741:0.741))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|RX_d0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.508:1.508:1.508))
        (PORT asdata (4.906:4.906:4.906) (4.922:4.922:4.922))
        (PORT clrn (1.502:1.502:1.502) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|RX_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.508:1.508:1.508))
        (PORT asdata (0.701:0.701:0.701) (0.762:0.762:0.762))
        (PORT clrn (1.502:1.502:1.502) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|start_flag)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.328:0.328:0.328) (0.396:0.396:0.396))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|clk_cnt\[0\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.338:0.338:0.338) (0.393:0.393:0.393))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rx_cnt\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.955:0.955:0.955) (0.928:0.928:0.928))
        (PORT datab (0.618:0.618:0.618) (0.63:0.63:0.63))
        (PORT datac (0.583:0.583:0.583) (0.595:0.595:0.595))
        (PORT datad (0.607:0.607:0.607) (0.609:0.609:0.609))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rx_cnt\[3\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.689:0.689:0.689) (0.673:0.673:0.673))
        (PORT datab (1.034:1.034:1.034) (0.973:0.973:0.973))
        (PORT datac (0.227:0.227:0.227) (0.242:0.242:0.242))
        (PORT datad (0.579:0.579:0.579) (0.593:0.593:0.593))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|clk_cnt\[6\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|clk_cnt\[7\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|clk_cnt\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.505:1.505:1.505))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.472:1.472:1.472))
        (PORT sclr (1.153:1.153:1.153) (1.172:1.172:1.172))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|clk_cnt\[8\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|clk_cnt\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.505:1.505:1.505))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.472:1.472:1.472))
        (PORT sclr (1.153:1.153:1.153) (1.172:1.172:1.172))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|clk_cnt\[9\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|clk_cnt\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.505:1.505:1.505))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.472:1.472:1.472))
        (PORT sclr (1.153:1.153:1.153) (1.172:1.172:1.172))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|clk_cnt\[10\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|clk_cnt\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.505:1.505:1.505))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.472:1.472:1.472))
        (PORT sclr (1.153:1.153:1.153) (1.172:1.172:1.172))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|clk_cnt\[11\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|clk_cnt\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.505:1.505:1.505))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.472:1.472:1.472))
        (PORT sclr (1.153:1.153:1.153) (1.172:1.172:1.172))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|clk_cnt\[12\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|clk_cnt\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.505:1.505:1.505))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.472:1.472:1.472))
        (PORT sclr (1.153:1.153:1.153) (1.172:1.172:1.172))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|clk_cnt\[13\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|clk_cnt\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.505:1.505:1.505))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.472:1.472:1.472))
        (PORT sclr (1.153:1.153:1.153) (1.172:1.172:1.172))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|clk_cnt\[14\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|clk_cnt\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.505:1.505:1.505))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.472:1.472:1.472))
        (PORT sclr (1.153:1.153:1.153) (1.172:1.172:1.172))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|clk_cnt\[15\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.444:0.444:0.444))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|clk_cnt\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.505:1.505:1.505))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.472:1.472:1.472))
        (PORT sclr (1.153:1.153:1.153) (1.172:1.172:1.172))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.004:1.004:1.004) (0.946:0.946:0.946))
        (PORT datab (0.61:0.61:0.61) (0.621:0.621:0.621))
        (PORT datac (0.912:0.912:0.912) (0.869:0.869:0.869))
        (PORT datad (0.572:0.572:0.572) (0.585:0.585:0.585))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.018:1.018:1.018) (0.951:0.951:0.951))
        (PORT datab (0.607:0.607:0.607) (0.616:0.616:0.616))
        (PORT datac (0.616:0.616:0.616) (0.616:0.616:0.616))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.377:0.377:0.377))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rx_cnt\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.629:0.629:0.629) (0.633:0.633:0.633))
        (PORT datad (0.579:0.579:0.579) (0.597:0.597:0.597))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rx_cnt\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.272:0.272:0.272) (0.284:0.284:0.284))
        (PORT datab (0.501:0.501:0.501) (0.444:0.444:0.444))
        (PORT datac (1.241:1.241:1.241) (1.232:1.232:1.232))
        (PORT datad (0.229:0.229:0.229) (0.237:0.237:0.237))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|clk_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.505:1.505:1.505))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.472:1.472:1.472))
        (PORT sclr (1.153:1.153:1.153) (1.172:1.172:1.172))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|clk_cnt\[1\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.338:0.338:0.338) (0.393:0.393:0.393))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|clk_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.505:1.505:1.505))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.472:1.472:1.472))
        (PORT sclr (1.153:1.153:1.153) (1.172:1.172:1.172))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|clk_cnt\[2\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.393:0.393:0.393))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|clk_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.505:1.505:1.505))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.472:1.472:1.472))
        (PORT sclr (1.153:1.153:1.153) (1.172:1.172:1.172))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|clk_cnt\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.341:0.341:0.341) (0.401:0.401:0.401))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|clk_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.505:1.505:1.505))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.472:1.472:1.472))
        (PORT sclr (1.153:1.153:1.153) (1.172:1.172:1.172))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|clk_cnt\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|clk_cnt\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.505:1.505:1.505))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.472:1.472:1.472))
        (PORT sclr (1.153:1.153:1.153) (1.172:1.172:1.172))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|clk_cnt\[5\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|clk_cnt\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.505:1.505:1.505))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.472:1.472:1.472))
        (PORT sclr (1.153:1.153:1.153) (1.172:1.172:1.172))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|clk_cnt\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.505:1.505:1.505))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.472:1.472:1.472))
        (PORT sclr (1.153:1.153:1.153) (1.172:1.172:1.172))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.689:0.689:0.689) (0.673:0.673:0.673))
        (PORT datab (1.033:1.033:1.033) (0.972:0.972:0.972))
        (PORT datac (0.923:0.923:0.923) (0.887:0.887:0.887))
        (PORT datad (0.579:0.579:0.579) (0.593:0.593:0.593))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.96:0.96:0.96) (0.933:0.933:0.933))
        (PORT datab (0.622:0.622:0.622) (0.634:0.634:0.634))
        (PORT datac (0.586:0.586:0.586) (0.599:0.599:0.599))
        (PORT datad (0.611:0.611:0.611) (0.614:0.614:0.614))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.273:0.273:0.273) (0.286:0.286:0.286))
        (PORT datab (0.271:0.271:0.271) (0.278:0.278:0.278))
        (PORT datac (0.25:0.25:0.25) (0.266:0.266:0.266))
        (PORT datad (0.973:0.973:0.973) (0.915:0.915:0.915))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rx_flag\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.641:0.641:0.641) (0.617:0.617:0.617))
        (PORT datab (0.481:0.481:0.481) (0.415:0.415:0.415))
        (PORT datad (0.897:0.897:0.897) (0.775:0.775:0.775))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|rx_flag)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.502:1.502:1.502) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rx_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.634:0.634:0.634) (0.665:0.665:0.665))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|rx_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.479:1.479:1.479) (1.456:1.456:1.456))
        (PORT ena (1.603:1.603:1.603) (1.453:1.453:1.453))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rx_cnt\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.678:0.678:0.678) (0.71:0.71:0.71))
        (PORT datad (0.341:0.341:0.341) (0.423:0.423:0.423))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|rx_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.479:1.479:1.479) (1.456:1.456:1.456))
        (PORT ena (1.603:1.603:1.603) (1.453:1.453:1.453))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rx_cnt\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.678:0.678:0.678) (0.71:0.71:0.71))
        (PORT datab (0.38:0.38:0.38) (0.45:0.45:0.45))
        (PORT datad (0.341:0.341:0.341) (0.423:0.423:0.423))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|rx_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.479:1.479:1.479) (1.456:1.456:1.456))
        (PORT ena (1.603:1.603:1.603) (1.453:1.453:1.453))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.381:0.381:0.381) (0.467:0.467:0.467))
        (PORT datab (0.368:0.368:0.368) (0.432:0.432:0.432))
        (PORT datac (0.32:0.32:0.32) (0.396:0.396:0.396))
        (PORT datad (0.338:0.338:0.338) (0.411:0.411:0.411))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rx_cnt\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.679:0.679:0.679) (0.711:0.711:0.711))
        (PORT datad (0.229:0.229:0.229) (0.236:0.236:0.236))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|rx_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.479:1.479:1.479) (1.456:1.456:1.456))
        (PORT ena (1.603:1.603:1.603) (1.453:1.453:1.453))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.382:0.382:0.382) (0.468:0.468:0.468))
        (PORT datab (0.366:0.366:0.366) (0.429:0.429:0.429))
        (PORT datac (0.317:0.317:0.317) (0.393:0.393:0.393))
        (PORT datad (0.336:0.336:0.336) (0.409:0.409:0.409))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|uart_done)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT asdata (1.566:1.566:1.566) (1.382:1.382:1.382))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_rx_posedgeDect\|dff1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT asdata (0.703:0.703:0.703) (0.764:0.764:0.764))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|dff1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.493:1.493:1.493))
        (PORT asdata (0.723:0.723:0.723) (0.785:0.785:0.785))
        (PORT clrn (1.484:1.484:1.484) (1.46:1.46:1.46))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|Decoder0\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.367:0.367:0.367) (0.431:0.431:0.431))
        (PORT datad (0.338:0.338:0.338) (0.41:0.41:0.41))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rxdata\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.332:0.332:0.332) (0.407:0.407:0.407))
        (PORT datad (0.328:0.328:0.328) (0.396:0.396:0.396))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rxdata\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.33:0.33:0.33) (0.406:0.406:0.406))
        (PORT datad (0.286:0.286:0.286) (0.345:0.345:0.345))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|Decoder0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.894:0.894:0.894) (0.76:0.76:0.76))
        (PORT datac (0.319:0.319:0.319) (0.395:0.395:0.395))
        (PORT datad (0.337:0.337:0.337) (0.419:0.419:0.419))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rxdata\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.581:0.581:0.581) (0.556:0.556:0.556))
        (PORT datab (0.292:0.292:0.292) (0.3:0.3:0.3))
        (PORT datac (0.446:0.446:0.446) (0.383:0.383:0.383))
        (PORT datad (0.584:0.584:0.584) (0.552:0.552:0.552))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|rxdata\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.502:1.502:1.502) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|uart_data\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.596:0.596:0.596) (0.58:0.58:0.58))
        (PORT datad (0.288:0.288:0.288) (0.347:0.347:0.347))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|uart_data\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.502:1.502:1.502) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_width\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.902:0.902:0.902) (0.83:0.83:0.83))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|Decoder0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.648:0.648:0.648) (0.597:0.597:0.597))
        (PORT datab (0.651:0.651:0.651) (0.675:0.675:0.675))
        (PORT datad (0.636:0.636:0.636) (0.649:0.649:0.649))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rxdata\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.547:0.547:0.547) (0.517:0.517:0.517))
        (PORT datab (0.378:0.378:0.378) (0.445:0.445:0.445))
        (PORT datad (0.329:0.329:0.329) (0.398:0.398:0.398))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|rxdata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.502:1.502:1.502) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|uart_data\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.383:0.383:0.383))
        (PORT datac (0.594:0.594:0.594) (0.578:0.578:0.578))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|uart_data\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.502:1.502:1.502) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|Decoder0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.384:0.384:0.384) (0.471:0.471:0.471))
        (PORT datab (0.891:0.891:0.891) (0.756:0.756:0.756))
        (PORT datac (0.316:0.316:0.316) (0.392:0.392:0.392))
        (PORT datad (0.252:0.252:0.252) (0.261:0.261:0.261))
        (IOPATH dataa combout (0.373:0.373:0.373) (0.38:0.38:0.38))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rxdata\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.272:0.272:0.272) (0.284:0.284:0.284))
        (PORT datab (0.616:0.616:0.616) (0.627:0.627:0.627))
        (PORT datad (0.633:0.633:0.633) (0.664:0.664:0.664))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|rxdata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.479:1.479:1.479) (1.456:1.456:1.456))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|uart_data\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.323:0.323:0.323) (0.334:0.334:0.334))
        (PORT datac (0.279:0.279:0.279) (0.343:0.343:0.343))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|uart_data\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.479:1.479:1.479) (1.456:1.456:1.456))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|Decoder0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.383:0.383:0.383) (0.469:0.469:0.469))
        (PORT datab (0.891:0.891:0.891) (0.756:0.756:0.756))
        (PORT datac (0.315:0.315:0.315) (0.391:0.391:0.391))
        (PORT datad (0.335:0.335:0.335) (0.407:0.407:0.407))
        (IOPATH dataa combout (0.373:0.373:0.373) (0.38:0.38:0.38))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rxdata\~13)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.239:1.239:1.239) (1.229:1.229:1.229))
        (PORT datad (0.285:0.285:0.285) (0.343:0.343:0.343))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rxdata\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.32:1.32:1.32) (1.287:1.287:1.287))
        (PORT datab (0.816:0.816:0.816) (0.71:0.71:0.71))
        (PORT datac (1.204:1.204:1.204) (1.147:1.147:1.147))
        (PORT datad (0.227:0.227:0.227) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|rxdata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|uart_data\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.934:0.934:0.934) (0.803:0.803:0.803))
        (PORT datad (0.286:0.286:0.286) (0.345:0.345:0.345))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|uart_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rxdata\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.647:0.647:0.647) (0.596:0.596:0.596))
        (PORT datab (0.651:0.651:0.651) (0.675:0.675:0.675))
        (PORT datad (0.636:0.636:0.636) (0.649:0.649:0.649))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rxdata\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.545:0.545:0.545) (0.451:0.451:0.451))
        (PORT datab (0.376:0.376:0.376) (0.444:0.444:0.444))
        (PORT datad (0.33:0.33:0.33) (0.398:0.398:0.398))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|rxdata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.502:1.502:1.502) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|uart_data\~4)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.592:0.592:0.592) (0.575:0.575:0.575))
        (PORT datad (0.279:0.279:0.279) (0.335:0.335:0.335))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|uart_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.502:1.502:1.502) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.731:1.731:1.731) (1.592:1.592:1.592))
        (PORT datab (0.955:0.955:0.955) (0.875:0.875:0.875))
        (PORT datac (1.509:1.509:1.509) (1.285:1.285:1.285))
        (PORT datad (1.618:1.618:1.618) (1.446:1.446:1.446))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.377:0.377:0.377))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|Decoder0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.379:0.379:0.379) (0.465:0.465:0.465))
        (PORT datab (0.368:0.368:0.368) (0.432:0.432:0.432))
        (PORT datac (0.32:0.32:0.32) (0.396:0.396:0.396))
        (PORT datad (0.338:0.338:0.338) (0.411:0.411:0.411))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rxdata\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.678:0.678:0.678) (0.711:0.711:0.711))
        (PORT datac (0.285:0.285:0.285) (0.351:0.351:0.351))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rxdata\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.613:0.613:0.613) (0.55:0.55:0.55))
        (PORT datab (0.893:0.893:0.893) (0.759:0.759:0.759))
        (PORT datac (0.88:0.88:0.88) (0.801:0.801:0.801))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|rxdata\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.479:1.479:1.479) (1.456:1.456:1.456))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|uart_data\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.325:0.325:0.325) (0.336:0.336:0.336))
        (PORT datac (0.285:0.285:0.285) (0.352:0.352:0.352))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|uart_data\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.479:1.479:1.479) (1.456:1.456:1.456))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rxdata\~8)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.239:1.239:1.239) (1.23:1.23:1.23))
        (PORT datad (0.286:0.286:0.286) (0.345:0.345:0.345))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rxdata\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.323:1.323:1.323) (1.291:1.291:1.291))
        (PORT datab (0.817:0.817:0.817) (0.712:0.712:0.712))
        (PORT datac (1.207:1.207:1.207) (1.15:1.15:1.15))
        (PORT datad (0.228:0.228:0.228) (0.236:0.236:0.236))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|rxdata\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|uart_data\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.936:0.936:0.936) (0.805:0.805:0.805))
        (PORT datad (0.286:0.286:0.286) (0.345:0.345:0.345))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|uart_data\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|Decoder0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.65:0.65:0.65) (0.6:0.6:0.6))
        (PORT datab (0.65:0.65:0.65) (0.674:0.674:0.674))
        (PORT datad (0.635:0.635:0.635) (0.647:0.647:0.647))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|rxdata\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.482:0.482:0.482) (0.413:0.413:0.413))
        (PORT datab (0.376:0.376:0.376) (0.443:0.443:0.443))
        (PORT datad (0.33:0.33:0.33) (0.398:0.398:0.398))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|rxdata\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.502:1.502:1.502) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myRX\|uart_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.592:0.592:0.592) (0.576:0.576:0.576))
        (PORT datad (0.28:0.28:0.28) (0.335:0.335:0.335))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myRX\|uart_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.502:1.502:1.502) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.392:1.392:1.392) (1.253:1.253:1.253))
        (PORT datab (0.941:0.941:0.941) (0.868:0.868:0.868))
        (PORT datac (1.54:1.54:1.54) (1.356:1.356:1.356))
        (PORT datad (1.28:1.28:1.28) (1.153:1.153:1.153))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal3\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.267:0.267:0.267) (0.273:0.273:0.273))
        (PORT datad (0.228:0.228:0.228) (0.236:0.236:0.236))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE uart_rx_posedgeDect\|dff2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT asdata (0.772:0.772:0.772) (0.865:0.865:0.865))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE uart_rx_posedgeDect\|out)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.396:0.396:0.396) (0.486:0.486:0.486))
        (PORT datad (0.329:0.329:0.329) (0.406:0.406:0.406))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Selector0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.14:1.14:1.14) (0.947:0.947:0.947))
        (PORT datab (0.552:0.552:0.552) (0.532:0.532:0.532))
        (PORT datad (0.253:0.253:0.253) (0.273:0.273:0.273))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state\.IDLE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|nxt_state\.PHRASE\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.536:0.536:0.536) (0.522:0.522:0.522))
        (PORT datac (0.351:0.351:0.351) (0.446:0.446:0.446))
        (PORT datad (0.33:0.33:0.33) (0.408:0.408:0.408))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state\.PHRASE)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Selector1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.139:1.139:1.139) (0.946:0.946:0.946))
        (PORT datab (0.554:0.554:0.554) (0.533:0.533:0.533))
        (PORT datad (0.254:0.254:0.254) (0.274:0.274:0.274))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state\.CMD_MUL)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state\.STR_A_H)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT asdata (0.709:0.709:0.709) (0.774:0.774:0.774))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (PORT ena (1.042:1.042:1.042) (1.025:1.025:1.025))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_width_load\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.391:0.391:0.391) (0.481:0.481:0.481))
        (PORT datad (0.327:0.327:0.327) (0.405:0.405:0.405))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_width\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.484:1.484:1.484) (1.459:1.459:1.459))
        (PORT ena (1.848:1.848:1.848) (1.634:1.634:1.634))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_width_counter\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.338:0.338:0.338) (0.393:0.393:0.393))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|state_rcv1\.RCV1_RAM1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datad (1.18:1.18:1.18) (1.004:1.004:1.004))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state_rcv1\.RCV1_RAM1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.461:1.461:1.461) (1.502:1.502:1.502))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.495:1.495:1.495) (1.469:1.469:1.469))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|dff2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.493:1.493:1.493))
        (PORT asdata (0.958:0.958:0.958) (0.959:0.959:0.959))
        (PORT clrn (1.484:1.484:1.484) (1.46:1.46:1.46))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state\.STR_A_W)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT asdata (0.922:0.922:0.922) (0.91:0.91:0.91))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (PORT ena (1.042:1.042:1.042) (1.025:1.025:1.025))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state\.STR_W_H)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT asdata (0.725:0.725:0.725) (0.787:0.787:0.787))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (PORT ena (1.042:1.042:1.042) (1.025:1.025:1.025))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|nxt_state\.STR_W_W\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.542:0.542:0.542) (0.521:0.521:0.521))
        (PORT datac (0.346:0.346:0.346) (0.44:0.44:0.44))
        (PORT datad (0.328:0.328:0.328) (0.406:0.406:0.406))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|state\.STR_W_W\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.844:0.844:0.844) (0.722:0.722:0.722))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state\.STR_W_W)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Selector5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.579:0.579:0.579) (0.577:0.577:0.577))
        (PORT datab (0.921:0.921:0.921) (0.799:0.799:0.799))
        (PORT datad (0.315:0.315:0.315) (0.388:0.388:0.388))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state\.ACK1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.484:1.484:1.484) (1.46:1.46:1.46))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|nxt_state\.MATRIX_1_RCV_INIT\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.429:0.429:0.429))
        (PORT datac (0.535:0.535:0.535) (0.538:0.538:0.538))
        (PORT datad (0.285:0.285:0.285) (0.344:0.344:0.344))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state\.MATRIX_1_RCV_INIT)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.484:1.484:1.484) (1.46:1.46:1.46))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_seg_counter\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.338:0.338:0.338) (0.393:0.393:0.393))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Selector14\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.245:1.245:1.245) (1.07:1.07:1.07))
        (PORT datab (0.715:0.715:0.715) (0.71:0.71:0.71))
        (PORT datac (1.214:1.214:1.214) (1.161:1.161:1.161))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_seg_counter\[6\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.244:1.244:1.244) (1.069:1.069:1.069))
        (PORT datab (0.654:0.654:0.654) (0.669:0.669:0.669))
        (PORT datac (1.215:1.215:1.215) (1.162:1.162:1.162))
        (PORT datad (0.652:0.652:0.652) (0.669:0.669:0.669))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_seg_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.461:1.461:1.461) (1.502:1.502:1.502))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.495:1.495:1.495) (1.469:1.469:1.469))
        (PORT sclr (1.141:1.141:1.141) (1.156:1.156:1.156))
        (PORT ena (1.255:1.255:1.255) (1.184:1.184:1.184))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_seg_counter\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_seg_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.461:1.461:1.461) (1.502:1.502:1.502))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.495:1.495:1.495) (1.469:1.469:1.469))
        (PORT sclr (1.141:1.141:1.141) (1.156:1.156:1.156))
        (PORT ena (1.255:1.255:1.255) (1.184:1.184:1.184))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_height_load\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.395:0.395:0.395) (0.485:0.485:0.485))
        (PORT datab (0.325:0.325:0.325) (0.382:0.382:0.382))
        (PORT datad (0.328:0.328:0.328) (0.406:0.406:0.406))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_height\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.47:1.47:1.47) (1.51:1.51:1.51))
        (PORT asdata (2.099:2.099:2.099) (1.966:1.966:1.966))
        (PORT clrn (1.504:1.504:1.504) (1.477:1.477:1.477))
        (PORT ena (2.218:2.218:2.218) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_height\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.619:1.619:1.619) (1.427:1.427:1.427))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_height\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.47:1.47:1.47) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.477:1.477:1.477))
        (PORT ena (2.218:2.218:2.218) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.957:0.957:0.957) (0.864:0.864:0.864))
        (PORT datab (1.332:1.332:1.332) (1.295:1.295:1.295))
        (PORT datad (0.276:0.276:0.276) (0.331:0.331:0.331))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_seg_counter\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_seg_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.461:1.461:1.461) (1.502:1.502:1.502))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.495:1.495:1.495) (1.469:1.469:1.469))
        (PORT sclr (1.141:1.141:1.141) (1.156:1.156:1.156))
        (PORT ena (1.255:1.255:1.255) (1.184:1.184:1.184))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_seg_counter\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_seg_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.461:1.461:1.461) (1.502:1.502:1.502))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.495:1.495:1.495) (1.469:1.469:1.469))
        (PORT sclr (1.141:1.141:1.141) (1.156:1.156:1.156))
        (PORT ena (1.255:1.255:1.255) (1.184:1.184:1.184))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_seg_counter\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_seg_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.461:1.461:1.461) (1.502:1.502:1.502))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.495:1.495:1.495) (1.469:1.469:1.469))
        (PORT sclr (1.141:1.141:1.141) (1.156:1.156:1.156))
        (PORT ena (1.255:1.255:1.255) (1.184:1.184:1.184))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_seg_counter\[5\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_seg_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.461:1.461:1.461) (1.502:1.502:1.502))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.495:1.495:1.495) (1.469:1.469:1.469))
        (PORT sclr (1.141:1.141:1.141) (1.156:1.156:1.156))
        (PORT ena (1.255:1.255:1.255) (1.184:1.184:1.184))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_seg_counter\[6\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_seg_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.461:1.461:1.461) (1.502:1.502:1.502))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.495:1.495:1.495) (1.469:1.469:1.469))
        (PORT sclr (1.141:1.141:1.141) (1.156:1.156:1.156))
        (PORT ena (1.255:1.255:1.255) (1.184:1.184:1.184))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_seg_counter\[7\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.398:0.398:0.398))
        (IOPATH datab combout (0.437:0.437:0.437) (0.451:0.451:0.451))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_seg_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.461:1.461:1.461) (1.502:1.502:1.502))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.495:1.495:1.495) (1.469:1.469:1.469))
        (PORT sclr (1.141:1.141:1.141) (1.156:1.156:1.156))
        (PORT ena (1.255:1.255:1.255) (1.184:1.184:1.184))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_height\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.47:1.47:1.47) (1.51:1.51:1.51))
        (PORT asdata (2.115:2.115:2.115) (2.065:2.065:2.065))
        (PORT clrn (1.504:1.504:1.504) (1.477:1.477:1.477))
        (PORT ena (2.218:2.218:2.218) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal5\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.409:1.409:1.409) (1.323:1.323:1.323))
        (PORT datab (1.281:1.281:1.281) (1.276:1.276:1.276))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_height\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.47:1.47:1.47) (1.51:1.51:1.51))
        (PORT asdata (1.251:1.251:1.251) (1.177:1.177:1.177))
        (PORT clrn (1.504:1.504:1.504) (1.477:1.477:1.477))
        (PORT ena (2.218:2.218:2.218) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_height\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.307:1.307:1.307) (1.211:1.211:1.211))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_height\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.47:1.47:1.47) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.477:1.477:1.477))
        (PORT ena (2.218:2.218:2.218) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal5\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.312:1.312:1.312) (1.318:1.318:1.318))
        (PORT datab (0.918:0.918:0.918) (0.845:0.845:0.845))
        (PORT datad (0.277:0.277:0.277) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_height\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.275:1.275:1.275) (1.169:1.169:1.169))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_height\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.47:1.47:1.47) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.477:1.477:1.477))
        (PORT ena (2.218:2.218:2.218) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_height\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.47:1.47:1.47) (1.51:1.51:1.51))
        (PORT asdata (1.602:1.602:1.602) (1.48:1.48:1.48))
        (PORT clrn (1.504:1.504:1.504) (1.477:1.477:1.477))
        (PORT ena (2.218:2.218:2.218) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal5\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.902:0.902:0.902) (0.844:0.844:0.844))
        (PORT datab (0.316:0.316:0.316) (0.37:0.37:0.37))
        (PORT datad (0.862:0.862:0.862) (0.801:0.801:0.801))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal5\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.281:0.281:0.281))
        (PORT datab (0.267:0.267:0.267) (0.273:0.273:0.273))
        (PORT datac (0.227:0.227:0.227) (0.242:0.242:0.242))
        (PORT datad (0.226:0.226:0.226) (0.232:0.232:0.232))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Selector15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.244:1.244:1.244) (1.068:1.068:1.068))
        (PORT datab (0.654:0.654:0.654) (0.669:0.669:0.669))
        (PORT datac (1.216:1.216:1.216) (1.163:1.163:1.163))
        (PORT datad (0.651:0.651:0.651) (0.668:0.668:0.668))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Selector15\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.563:0.563:0.563) (0.545:0.545:0.545))
        (PORT datab (1.224:1.224:1.224) (1.086:1.086:1.086))
        (PORT datad (0.541:0.541:0.541) (0.496:0.496:0.496))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state_rcv1\.RCV1_RAM0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.461:1.461:1.461) (1.502:1.502:1.502))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.495:1.495:1.495) (1.469:1.469:1.469))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|four_byte_counter\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.296:0.296:0.296) (0.317:0.317:0.317))
        (PORT datab (0.909:0.909:0.909) (0.78:0.78:0.78))
        (PORT datad (0.316:0.316:0.316) (0.379:0.379:0.379))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|four_byte_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|four_byte_counter\[2\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.394:0.394:0.394) (0.484:0.484:0.484))
        (PORT datab (0.858:0.858:0.858) (0.765:0.765:0.765))
        (PORT datad (0.315:0.315:0.315) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.377:0.377:0.377))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|four_byte_counter\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.117:1.117:1.117) (0.969:0.969:0.969))
        (PORT datab (0.905:0.905:0.905) (0.776:0.776:0.776))
        (PORT datad (0.707:0.707:0.707) (0.576:0.576:0.576))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|four_byte_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|ram_a1_wren\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.441:1.441:1.441) (1.31:1.31:1.31))
        (PORT datab (0.653:0.653:0.653) (0.628:0.628:0.628))
        (PORT datac (0.584:0.584:0.584) (0.584:0.584:0.584))
        (PORT datad (0.553:0.553:0.553) (0.55:0.55:0.55))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.653:0.653:0.653) (0.628:0.628:0.628))
        (PORT datac (0.583:0.583:0.583) (0.583:0.583:0.583))
        (PORT datad (0.554:0.554:0.554) (0.551:0.551:0.551))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_width_counter\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.242:1.242:1.242) (1.031:1.031:1.031))
        (PORT datab (0.653:0.653:0.653) (0.668:0.668:0.668))
        (PORT datac (1.183:1.183:1.183) (1.025:1.025:1.025))
        (PORT datad (0.65:0.65:0.65) (0.667:0.667:0.667))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_width_counter\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.373:1.373:1.373) (1.273:1.273:1.273))
        (PORT datab (1.11:1.11:1.11) (0.939:0.939:0.939))
        (PORT datac (1.218:1.218:1.218) (1.165:1.165:1.165))
        (PORT datad (0.225:0.225:0.225) (0.232:0.232:0.232))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_width_counter\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.243:1.243:1.243) (1.067:1.067:1.067))
        (PORT datab (0.653:0.653:0.653) (0.669:0.669:0.669))
        (PORT datac (1.216:1.216:1.216) (1.163:1.163:1.163))
        (PORT datad (0.651:0.651:0.651) (0.667:0.667:0.667))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_height_load\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.391:0.391:0.391) (0.48:0.48:0.48))
        (PORT datad (0.328:0.328:0.328) (0.405:0.405:0.405))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_height\[1\]\~_Duplicate_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.492:1.492:1.492))
        (PORT asdata (1.934:1.934:1.934) (1.707:1.707:1.707))
        (PORT clrn (1.484:1.484:1.484) (1.459:1.459:1.459))
        (PORT ena (1.956:1.956:1.956) (1.739:1.739:1.739))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_height\[0\]\~_Duplicate_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT asdata (2.087:2.087:2.087) (1.9:1.9:1.9))
        (PORT clrn (1.481:1.481:1.481) (1.458:1.458:1.458))
        (PORT ena (1.967:1.967:1.967) (1.742:1.742:1.742))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.434:1.434:1.434) (1.312:1.312:1.312))
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (PORT datac (1.534:1.534:1.534) (1.35:1.35:1.35))
        (PORT datad (1.16:1.16:1.16) (1.025:1.025:1.025))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.45:0.45:0.45))
        (IOPATH datab combout (0.415:0.415:0.415) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_width_counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_width_counter\[5\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.366:0.366:0.366) (0.425:0.425:0.425))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_width_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.478:1.478:1.478) (1.455:1.455:1.455))
        (PORT sclr (1.122:1.122:1.122) (1.133:1.133:1.133))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_width_counter\[6\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_width_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.478:1.478:1.478) (1.455:1.455:1.455))
        (PORT sclr (1.122:1.122:1.122) (1.133:1.133:1.133))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_height\[6\]\~_Duplicate_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT asdata (1.68:1.68:1.68) (1.557:1.557:1.557))
        (PORT clrn (1.481:1.481:1.481) (1.458:1.458:1.458))
        (PORT ena (1.967:1.967:1.967) (1.742:1.742:1.742))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_height\[7\]\~_Duplicate_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT asdata (1.715:1.715:1.715) (1.611:1.611:1.611))
        (PORT clrn (1.481:1.481:1.481) (1.458:1.458:1.458))
        (PORT ena (1.967:1.967:1.967) (1.742:1.742:1.742))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_width_counter\[7\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.398:0.398:0.398))
        (IOPATH datab combout (0.437:0.437:0.437) (0.451:0.451:0.451))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_width_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.478:1.478:1.478) (1.455:1.455:1.455))
        (PORT sclr (1.122:1.122:1.122) (1.133:1.133:1.133))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.661:1.661:1.661) (1.596:1.596:1.596))
        (PORT datab (0.34:0.34:0.34) (0.396:0.396:0.396))
        (PORT datad (1.297:1.297:1.297) (1.275:1.275:1.275))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.45:0.45:0.45))
        (IOPATH datab combout (0.415:0.415:0.415) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_height\[5\]\~_Duplicate_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT asdata (1.618:1.618:1.618) (1.504:1.504:1.504))
        (PORT clrn (1.481:1.481:1.481) (1.458:1.458:1.458))
        (PORT ena (1.967:1.967:1.967) (1.742:1.742:1.742))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_height\[4\]\~_Duplicate_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT asdata (1.757:1.757:1.757) (1.616:1.616:1.616))
        (PORT clrn (1.481:1.481:1.481) (1.458:1.458:1.458))
        (PORT ena (1.967:1.967:1.967) (1.742:1.742:1.742))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.39:1.39:1.39) (1.302:1.302:1.302))
        (PORT datab (0.962:0.962:0.962) (0.875:0.875:0.875))
        (PORT datad (0.309:0.309:0.309) (0.368:0.368:0.368))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_height\[2\]\~_Duplicate_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT asdata (2.106:2.106:2.106) (1.967:1.967:1.967))
        (PORT clrn (1.481:1.481:1.481) (1.458:1.458:1.458))
        (PORT ena (1.967:1.967:1.967) (1.742:1.742:1.742))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_height\[3\]\~_Duplicate_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT asdata (1.686:1.686:1.686) (1.57:1.57:1.57))
        (PORT clrn (1.481:1.481:1.481) (1.458:1.458:1.458))
        (PORT ena (1.967:1.967:1.967) (1.742:1.742:1.742))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.981:0.981:0.981) (0.942:0.942:0.942))
        (PORT datab (1.333:1.333:1.333) (1.332:1.332:1.332))
        (PORT datad (0.908:0.908:0.908) (0.84:0.84:0.84))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.45:0.45:0.45))
        (IOPATH datab combout (0.415:0.415:0.415) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal0\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.283:0.283:0.283))
        (PORT datab (0.92:0.92:0.92) (0.827:0.827:0.827))
        (PORT datac (0.732:0.732:0.732) (0.592:0.592:0.592))
        (PORT datad (0.43:0.43:0.43) (0.364:0.364:0.364))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Selector14\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.286:1.286:1.286) (1.137:1.137:1.137))
        (PORT datad (0.524:0.524:0.524) (0.491:0.491:0.491))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state_rcv1\.IDLE_RCV1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.461:1.461:1.461) (1.502:1.502:1.502))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.495:1.495:1.495) (1.469:1.469:1.469))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_width_counter\[7\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.243:1.243:1.243) (1.031:1.031:1.031))
        (PORT datab (0.266:0.266:0.266) (0.273:0.273:0.273))
        (PORT datac (0.791:0.791:0.791) (0.695:0.695:0.695))
        (PORT datad (0.915:0.915:0.915) (0.828:0.828:0.828))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.377:0.377:0.377))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_width_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.478:1.478:1.478) (1.455:1.455:1.455))
        (PORT sclr (1.122:1.122:1.122) (1.133:1.133:1.133))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_width_counter\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_width_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.478:1.478:1.478) (1.455:1.455:1.455))
        (PORT sclr (1.122:1.122:1.122) (1.133:1.133:1.133))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_width_counter\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_width_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.478:1.478:1.478) (1.455:1.455:1.455))
        (PORT sclr (1.122:1.122:1.122) (1.133:1.133:1.133))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_width_counter\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_width_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.478:1.478:1.478) (1.455:1.455:1.455))
        (PORT sclr (1.122:1.122:1.122) (1.133:1.133:1.133))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_width_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.478:1.478:1.478) (1.455:1.455:1.455))
        (PORT sclr (1.122:1.122:1.122) (1.133:1.133:1.133))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_width\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.492:1.492:1.492))
        (PORT asdata (1.966:1.966:1.966) (1.78:1.78:1.78))
        (PORT clrn (1.484:1.484:1.484) (1.459:1.459:1.459))
        (PORT ena (1.848:1.848:1.848) (1.634:1.634:1.634))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal4\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.318:0.318:0.318) (0.377:0.377:0.377))
        (PORT datab (0.914:0.914:0.914) (0.842:0.842:0.842))
        (PORT datad (0.934:0.934:0.934) (0.852:0.852:0.852))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.45:0.45:0.45))
        (IOPATH datab combout (0.415:0.415:0.415) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_width\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.492:1.492:1.492))
        (PORT asdata (1.326:1.326:1.326) (1.259:1.259:1.259))
        (PORT clrn (1.484:1.484:1.484) (1.459:1.459:1.459))
        (PORT ena (1.848:1.848:1.848) (1.634:1.634:1.634))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_width\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.492:1.492:1.492))
        (PORT asdata (2.112:2.112:2.112) (1.976:1.976:1.976))
        (PORT clrn (1.484:1.484:1.484) (1.459:1.459:1.459))
        (PORT ena (1.848:1.848:1.848) (1.634:1.634:1.634))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal4\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.966:1.966:1.966) (1.874:1.874:1.874))
        (PORT datab (1.231:1.231:1.231) (1.084:1.084:1.084))
        (PORT datad (0.276:0.276:0.276) (0.331:0.331:0.331))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_width\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.492:1.492:1.492))
        (PORT asdata (1.92:1.92:1.92) (1.752:1.752:1.752))
        (PORT clrn (1.484:1.484:1.484) (1.459:1.459:1.459))
        (PORT ena (1.848:1.848:1.848) (1.634:1.634:1.634))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_width\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT asdata (1.72:1.72:1.72) (1.617:1.617:1.617))
        (PORT clrn (1.481:1.481:1.481) (1.458:1.458:1.458))
        (PORT ena (2.937:2.937:2.937) (2.628:2.628:2.628))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal4\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.337:1.337:1.337) (1.317:1.317:1.317))
        (PORT datab (0.586:0.586:0.586) (0.543:0.543:0.543))
        (PORT datad (1.617:1.617:1.617) (1.55:1.55:1.55))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_width\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.492:1.492:1.492))
        (PORT asdata (1.936:1.936:1.936) (1.71:1.71:1.71))
        (PORT clrn (1.484:1.484:1.484) (1.459:1.459:1.459))
        (PORT ena (1.848:1.848:1.848) (1.634:1.634:1.634))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|a_width\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.62:1.62:1.62) (1.447:1.447:1.447))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|a_width\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.484:1.484:1.484) (1.459:1.459:1.459))
        (PORT ena (1.848:1.848:1.848) (1.634:1.634:1.634))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.196:1.196:1.196) (1.063:1.063:1.063))
        (PORT datab (1.896:1.896:1.896) (1.706:1.706:1.706))
        (PORT datad (0.275:0.275:0.275) (0.329:0.329:0.329))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal4\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.799:0.799:0.799) (0.668:0.668:0.668))
        (PORT datab (0.267:0.267:0.267) (0.274:0.274:0.274))
        (PORT datac (1.939:1.939:1.939) (1.776:1.776:1.776))
        (PORT datad (0.229:0.229:0.229) (0.237:0.237:0.237))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Selector6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.287:1.287:1.287) (1.138:1.138:1.138))
        (PORT datad (0.524:0.524:0.524) (0.491:0.491:0.491))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state\.MATRIX_1_RCV)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.461:1.461:1.461) (1.502:1.502:1.502))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.495:1.495:1.495) (1.469:1.469:1.469))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|uart_tx_data_load_ack2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.245:1.245:1.245) (1.069:1.069:1.069))
        (PORT datab (0.932:0.932:0.932) (0.843:0.843:0.843))
        (PORT datac (1.214:1.214:1.214) (1.161:1.161:1.161))
        (PORT datad (0.651:0.651:0.651) (0.668:0.668:0.668))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Selector7\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.809:0.809:0.809) (0.667:0.667:0.667))
        (PORT datab (0.813:0.813:0.813) (0.726:0.726:0.726))
        (PORT datad (0.317:0.317:0.317) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state\.ACK2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.484:1.484:1.484) (1.46:1.46:1.46))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Selector13\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.575:0.575:0.575) (0.574:0.574:0.574))
        (PORT datab (0.324:0.324:0.324) (0.381:0.381:0.381))
        (PORT datad (0.282:0.282:0.282) (0.34:0.34:0.34))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|four_byte_counter\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.395:0.395:0.395) (0.485:0.485:0.485))
        (PORT datab (0.907:0.907:0.907) (0.778:0.778:0.778))
        (PORT datad (0.329:0.329:0.329) (0.407:0.407:0.407))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.419:0.419:0.419))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|four_byte_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Selector19\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.848:0.848:0.848) (0.769:0.769:0.769))
        (PORT datab (0.653:0.653:0.653) (0.629:0.629:0.629))
        (PORT datac (0.585:0.585:0.585) (0.586:0.586:0.586))
        (PORT datad (0.552:0.552:0.552) (0.549:0.549:0.549))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_seg_counter\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|nxt_state\.MATRIX_2_RCV_INIT\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.362:0.362:0.362) (0.431:0.431:0.431))
        (PORT datac (0.536:0.536:0.536) (0.539:0.539:0.539))
        (PORT datad (0.287:0.287:0.287) (0.346:0.346:0.346))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state\.MATRIX_2_RCV_INIT)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.484:1.484:1.484) (1.46:1.46:1.46))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Selector18\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.159:1.159:1.159) (0.987:0.987:0.987))
        (PORT datac (0.804:0.804:0.804) (0.699:0.699:0.699))
        (PORT datad (1.17:1.17:1.17) (1.02:1.02:1.02))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state_rcv2\.IDLE_RCV2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.484:1.484:1.484) (1.46:1.46:1.46))
        (PORT ena (1.529:1.529:1.529) (1.347:1.347:1.347))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|init_matrix_w_param\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.897:0.897:0.897) (0.839:0.839:0.839))
        (PORT datad (0.837:0.837:0.837) (0.759:0.759:0.759))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_width\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.452:1.452:1.452) (1.495:1.495:1.495))
        (PORT asdata (1.251:1.251:1.251) (1.179:1.179:1.179))
        (PORT clrn (1.486:1.486:1.486) (1.462:1.462:1.462))
        (PORT ena (1.56:1.56:1.56) (1.414:1.414:1.414))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_width\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.452:1.452:1.452) (1.495:1.495:1.495))
        (PORT asdata (1.639:1.639:1.639) (1.495:1.495:1.495))
        (PORT clrn (1.486:1.486:1.486) (1.462:1.462:1.462))
        (PORT ena (1.56:1.56:1.56) (1.414:1.414:1.414))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_width\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.452:1.452:1.452) (1.495:1.495:1.495))
        (PORT asdata (1.63:1.63:1.63) (1.492:1.492:1.492))
        (PORT clrn (1.486:1.486:1.486) (1.462:1.462:1.462))
        (PORT ena (1.56:1.56:1.56) (1.414:1.414:1.414))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_width\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.452:1.452:1.452) (1.495:1.495:1.495))
        (PORT asdata (1.559:1.559:1.559) (1.436:1.436:1.436))
        (PORT clrn (1.486:1.486:1.486) (1.462:1.462:1.462))
        (PORT ena (1.56:1.56:1.56) (1.414:1.414:1.414))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_width\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.452:1.452:1.452) (1.495:1.495:1.495))
        (PORT asdata (1.255:1.255:1.255) (1.182:1.182:1.182))
        (PORT clrn (1.486:1.486:1.486) (1.462:1.462:1.462))
        (PORT ena (1.56:1.56:1.56) (1.414:1.414:1.414))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_width\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.452:1.452:1.452) (1.495:1.495:1.495))
        (PORT asdata (1.47:1.47:1.47) (1.42:1.42:1.42))
        (PORT clrn (1.486:1.486:1.486) (1.462:1.462:1.462))
        (PORT ena (1.56:1.56:1.56) (1.414:1.414:1.414))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_width\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.452:1.452:1.452) (1.495:1.495:1.495))
        (PORT asdata (1.532:1.532:1.532) (1.405:1.405:1.405))
        (PORT clrn (1.486:1.486:1.486) (1.462:1.462:1.462))
        (PORT ena (1.56:1.56:1.56) (1.414:1.414:1.414))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.323:0.323:0.323) (0.38:0.38:0.38))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.318:0.318:0.318) (0.372:0.372:0.372))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add0\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.323:0.323:0.323) (0.38:0.38:0.38))
        (IOPATH datab combout (0.423:0.423:0.423) (0.398:0.398:0.398))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add0\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.321:0.321:0.321) (0.38:0.38:0.38))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add0\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.324:0.324:0.324) (0.381:0.381:0.381))
        (IOPATH datab combout (0.423:0.423:0.423) (0.398:0.398:0.398))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add0\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.318:0.318:0.318) (0.372:0.372:0.372))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add0\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.32:0.32:0.32) (0.379:0.379:0.379))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add0\~14)
    (DELAY
      (ABSOLUTE
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|mac_mult1.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[1] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[2] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[3] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[4] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[5] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[6] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[7] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[8] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[9] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[10] (1.101:1.101:1.101) (1.07:1.07:1.07))
        (PORT data[11] (1.318:1.318:1.318) (1.221:1.221:1.221))
        (PORT data[12] (1.193:1.193:1.193) (1.194:1.194:1.194))
        (PORT data[13] (1:1:1) (0.967:0.967:0.967))
        (PORT data[14] (1.138:1.138:1.138) (1.096:1.096:1.096))
        (PORT data[15] (1.381:1.381:1.381) (1.283:1.283:1.283))
        (PORT data[16] (1.077:1.077:1.077) (1.031:1.031:1.031))
        (PORT data[17] (1.047:1.047:1.047) (0.979:0.979:0.979))
        (PORT clk (1.317:1.317:1.317) (1.407:1.407:1.407))
        (PORT ena (1.527:1.527:1.527) (1.397:1.397:1.397))
        (PORT aclr (1.44:1.44:1.44) (1.521:1.521:1.521))
        (IOPATH (posedge aclr) dataout (0.246:0.246:0.246) (0.246:0.246:0.246))
        (IOPATH (posedge clk) dataout (0.318:0.318:0.318) (0.318:0.318:0.318))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (0.211:0.211:0.211))
      (SETUP ena (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|mac_mult1.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[0] (0.712:0.712:0.712) (0.571:0.571:0.571))
        (PORT dataa[1] (0.745:0.745:0.745) (0.597:0.597:0.597))
        (PORT dataa[2] (0.718:0.718:0.718) (0.58:0.58:0.58))
        (PORT dataa[3] (0.751:0.751:0.751) (0.625:0.625:0.625))
        (PORT dataa[4] (0.74:0.74:0.74) (0.609:0.609:0.609))
        (PORT dataa[5] (0.7:0.7:0.7) (0.57:0.57:0.57))
        (PORT dataa[6] (0.761:0.761:0.761) (0.619:0.619:0.619))
        (PORT dataa[7] (0.821:0.821:0.821) (0.716:0.716:0.716))
        (PORT dataa[8] (0.833:0.833:0.833) (0.697:0.697:0.697))
        (PORT dataa[9] (0.826:0.826:0.826) (0.725:0.725:0.725))
        (PORT dataa[10] (0.821:0.821:0.821) (0.716:0.716:0.716))
        (PORT dataa[11] (0.833:0.833:0.833) (0.697:0.697:0.697))
        (PORT dataa[12] (0.826:0.826:0.826) (0.725:0.725:0.725))
        (PORT dataa[13] (0.821:0.821:0.821) (0.716:0.716:0.716))
        (PORT dataa[14] (0.833:0.833:0.833) (0.697:0.697:0.697))
        (PORT dataa[15] (0.826:0.826:0.826) (0.725:0.725:0.725))
        (PORT dataa[16] (0.821:0.821:0.821) (0.716:0.716:0.716))
        (PORT dataa[17] (0.833:0.833:0.833) (0.697:0.697:0.697))
        (IOPATH dataa dataout (3.554:3.554:3.554) (3.554:3.554:3.554))
        (IOPATH datab dataout (3.222:3.222:3.222) (3.222:3.222:3.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|mac_out2)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (0.124:0.124:0.124) (0.132:0.132:0.132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_seg_counter_inc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.854:0.854:0.854) (0.678:0.678:0.678))
        (PORT datad (0.746:0.746:0.746) (0.608:0.608:0.608))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|ram_w0_addr\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.316:1.316:1.316) (1.189:1.189:1.189))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|ram_w0_addr\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.842:0.842:0.842) (0.764:0.764:0.764))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|ram_w0_addr\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.035:1.035:1.035) (0.976:0.976:0.976))
        (IOPATH datab combout (0.423:0.423:0.423) (0.398:0.398:0.398))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|ram_w0_addr\[3\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.307:1.307:1.307) (1.221:1.221:1.221))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|ram_w0_addr\[4\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.823:0.823:0.823) (0.752:0.752:0.752))
        (IOPATH datab combout (0.423:0.423:0.423) (0.398:0.398:0.398))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|ram_w0_addr\[5\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.023:1.023:1.023) (0.992:0.992:0.992))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|ram_w0_addr\[6\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.604:1.604:1.604) (1.398:1.398:1.398))
        (IOPATH datab combout (0.423:0.423:0.423) (0.398:0.398:0.398))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|ram_w0_addr\[7\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.48:1.48:1.48) (1.299:1.299:1.299))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_height_counter\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.338:0.338:0.338) (0.393:0.393:0.393))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|ram_w_update_ok_reg_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.483:0.483:0.483) (0.413:0.413:0.413))
        (PORT datab (0.657:0.657:0.657) (0.632:0.632:0.632))
        (PORT datac (0.585:0.585:0.585) (0.584:0.584:0.584))
        (PORT datad (0.559:0.559:0.559) (0.557:0.557:0.557))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|ram_w_update_ok_reg_1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.482:1.482:1.482) (1.458:1.458:1.458))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|ram_w_update_ok_reg_2)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.491:1.491:1.491))
        (PORT asdata (0.701:0.701:0.701) (0.762:0.762:0.762))
        (PORT clrn (1.482:1.482:1.482) (1.458:1.458:1.458))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_height_counter_rst\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.93:0.93:0.93) (0.782:0.782:0.782))
        (PORT datab (0.322:0.322:0.322) (0.377:0.377:0.377))
        (PORT datac (0.9:0.9:0.9) (0.842:0.842:0.842))
        (PORT datad (0.833:0.833:0.833) (0.754:0.754:0.754))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_height_counter_rst)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.482:1.482:1.482) (1.458:1.458:1.458))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_height_counter\[7\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.897:0.897:0.897) (0.798:0.798:0.798))
        (PORT datac (0.897:0.897:0.897) (0.839:0.839:0.839))
        (PORT datad (0.285:0.285:0.285) (0.344:0.344:0.344))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_height_counter\[7\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.819:0.819:0.819) (0.734:0.734:0.734))
        (PORT datab (0.821:0.821:0.821) (0.665:0.665:0.665))
        (PORT datac (0.898:0.898:0.898) (0.84:0.84:0.84))
        (PORT datad (0.285:0.285:0.285) (0.344:0.344:0.344))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_height_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.488:1.488:1.488) (1.465:1.465:1.465))
        (PORT sclr (1.668:1.668:1.668) (1.538:1.538:1.538))
        (PORT ena (1.826:1.826:1.826) (1.589:1.589:1.589))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_height_counter\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_height_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.488:1.488:1.488) (1.465:1.465:1.465))
        (PORT sclr (1.668:1.668:1.668) (1.538:1.538:1.538))
        (PORT ena (1.826:1.826:1.826) (1.589:1.589:1.589))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_height_counter\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_height_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.488:1.488:1.488) (1.465:1.465:1.465))
        (PORT sclr (1.668:1.668:1.668) (1.538:1.538:1.538))
        (PORT ena (1.826:1.826:1.826) (1.589:1.589:1.589))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_height_counter\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_height_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.488:1.488:1.488) (1.465:1.465:1.465))
        (PORT sclr (1.668:1.668:1.668) (1.538:1.538:1.538))
        (PORT ena (1.826:1.826:1.826) (1.589:1.589:1.589))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal2\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.855:0.855:0.855) (0.758:0.758:0.758))
        (PORT datab (0.327:0.327:0.327) (0.384:0.384:0.384))
        (PORT datad (0.807:0.807:0.807) (0.709:0.709:0.709))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_height_counter\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_height_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.488:1.488:1.488) (1.465:1.465:1.465))
        (PORT sclr (1.668:1.668:1.668) (1.538:1.538:1.538))
        (PORT ena (1.826:1.826:1.826) (1.589:1.589:1.589))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_height_counter\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_height_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.488:1.488:1.488) (1.465:1.465:1.465))
        (PORT sclr (1.668:1.668:1.668) (1.538:1.538:1.538))
        (PORT ena (1.826:1.826:1.826) (1.589:1.589:1.589))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal2\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.878:0.878:0.878) (0.761:0.761:0.761))
        (PORT datab (0.326:0.326:0.326) (0.384:0.384:0.384))
        (PORT datad (0.81:0.81:0.81) (0.715:0.715:0.715))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.873:0.873:0.873) (0.755:0.755:0.755))
        (PORT datab (0.326:0.326:0.326) (0.383:0.383:0.383))
        (PORT datad (0.815:0.815:0.815) (0.719:0.719:0.719))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_height_counter\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_height_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.488:1.488:1.488) (1.465:1.465:1.465))
        (PORT sclr (1.668:1.668:1.668) (1.538:1.538:1.538))
        (PORT ena (1.826:1.826:1.826) (1.589:1.589:1.589))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_height_counter\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.398:0.398:0.398))
        (IOPATH datab combout (0.437:0.437:0.437) (0.451:0.451:0.451))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_height_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.488:1.488:1.488) (1.465:1.465:1.465))
        (PORT sclr (1.668:1.668:1.668) (1.538:1.538:1.538))
        (PORT ena (1.826:1.826:1.826) (1.589:1.589:1.589))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal2\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.824:0.824:0.824) (0.743:0.743:0.743))
        (PORT datad (0.783:0.783:0.783) (0.692:0.692:0.692))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal2\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.734:0.734:0.734) (0.605:0.605:0.605))
        (PORT datab (0.479:0.479:0.479) (0.414:0.414:0.414))
        (PORT datac (0.438:0.438:0.438) (0.372:0.372:0.372))
        (PORT datad (1.078:1.078:1.078) (0.892:0.892:0.892))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_seg_counter\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_seg_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.482:1.482:1.482) (1.458:1.458:1.458))
        (PORT sclr (1.381:1.381:1.381) (1.299:1.299:1.299))
        (PORT ena (1.193:1.193:1.193) (1.089:1.089:1.089))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_seg_counter\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_seg_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.482:1.482:1.482) (1.458:1.458:1.458))
        (PORT sclr (1.381:1.381:1.381) (1.299:1.299:1.299))
        (PORT ena (1.193:1.193:1.193) (1.089:1.089:1.089))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_seg_counter\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.396:0.396:0.396))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_seg_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.482:1.482:1.482) (1.458:1.458:1.458))
        (PORT sclr (1.381:1.381:1.381) (1.299:1.299:1.299))
        (PORT ena (1.193:1.193:1.193) (1.089:1.089:1.089))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_seg_counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.341:0.341:0.341) (0.396:0.396:0.396))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_seg_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.482:1.482:1.482) (1.458:1.458:1.458))
        (PORT sclr (1.381:1.381:1.381) (1.299:1.299:1.299))
        (PORT ena (1.193:1.193:1.193) (1.089:1.089:1.089))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_seg_counter\[5\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.396:0.396:0.396))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_seg_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.482:1.482:1.482) (1.458:1.458:1.458))
        (PORT sclr (1.381:1.381:1.381) (1.299:1.299:1.299))
        (PORT ena (1.193:1.193:1.193) (1.089:1.089:1.089))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_seg_counter\[6\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.341:0.341:0.341) (0.396:0.396:0.396))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_seg_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.482:1.482:1.482) (1.458:1.458:1.458))
        (PORT sclr (1.381:1.381:1.381) (1.299:1.299:1.299))
        (PORT ena (1.193:1.193:1.193) (1.089:1.089:1.089))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_seg_counter\[7\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.444:0.444:0.444))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_seg_counter\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.482:1.482:1.482) (1.458:1.458:1.458))
        (PORT sclr (1.381:1.381:1.381) (1.299:1.299:1.299))
        (PORT ena (1.193:1.193:1.193) (1.089:1.089:1.089))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add12\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.379:1.379:1.379) (1.219:1.219:1.219))
        (PORT datab (1.046:1.046:1.046) (0.978:0.978:0.978))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add12\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.941:0.941:0.941) (0.87:0.87:0.87))
        (PORT datab (0.906:0.906:0.906) (0.827:0.827:0.827))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add12\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.256:1.256:1.256) (1.111:1.111:1.111))
        (PORT datab (0.339:0.339:0.339) (0.395:0.395:0.395))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.45:0.45:0.45))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.423:0.423:0.423) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add12\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.576:1.576:1.576) (1.449:1.449:1.449))
        (PORT datab (0.618:0.618:0.618) (0.637:0.637:0.637))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add12\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.278:1.278:1.278) (1.135:1.135:1.135))
        (PORT datab (0.346:0.346:0.346) (0.404:0.404:0.404))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.45:0.45:0.45))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.423:0.423:0.423) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add12\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.706:0.706:0.706) (0.7:0.7:0.7))
        (PORT datab (0.994:0.994:0.994) (0.894:0.894:0.894))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.45:0.45:0.45))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.423:0.423:0.423) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add12\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.557:0.557:0.557) (0.556:0.556:0.556))
        (PORT datab (1.324:1.324:1.324) (1.146:1.146:1.146))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add12\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.35:0.35:0.35) (0.414:0.414:0.414))
        (PORT datad (1.17:1.17:1.17) (1.039:1.039:1.039))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add15\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.88:0.88:0.88) (0.827:0.827:0.827))
        (PORT datab (1.734:1.734:1.734) (1.64:1.64:1.64))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add15\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.795:0.795:0.795) (0.658:0.658:0.658))
        (PORT datab (0.972:0.972:0.972) (0.845:0.845:0.845))
        (PORT datad (0.437:0.437:0.437) (0.373:0.373:0.373))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|ram_w0_addr\[5\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.949:0.949:0.949) (0.873:0.873:0.873))
        (PORT datad (0.837:0.837:0.837) (0.759:0.759:0.759))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|ram_w0_addr\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.651:0.651:0.651) (0.665:0.665:0.665))
        (PORT clrn (1.487:1.487:1.487) (1.463:1.463:1.463))
        (PORT sload (1.442:1.442:1.442) (1.613:1.613:1.613))
        (PORT ena (1.587:1.587:1.587) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add15\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.976:0.976:0.976) (0.871:0.871:0.871))
        (PORT datab (1.286:1.286:1.286) (1.112:1.112:1.112))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add15\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.994:0.994:0.994) (0.879:0.879:0.879))
        (PORT datab (0.98:0.98:0.98) (0.855:0.855:0.855))
        (PORT datad (0.84:0.84:0.84) (0.71:0.71:0.71))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|ram_w0_addr\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.651:0.651:0.651) (0.665:0.665:0.665))
        (PORT clrn (1.487:1.487:1.487) (1.463:1.463:1.463))
        (PORT sload (1.442:1.442:1.442) (1.613:1.613:1.613))
        (PORT ena (1.587:1.587:1.587) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add15\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.635:1.635:1.635) (1.583:1.583:1.583))
        (PORT datab (0.874:0.874:0.874) (0.802:0.802:0.802))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add15\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.98:0.98:0.98) (0.855:0.855:0.855))
        (PORT datac (0.9:0.9:0.9) (0.808:0.808:0.808))
        (PORT datad (0.763:0.763:0.763) (0.653:0.653:0.653))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|ram_w0_addr\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.166:1.166:1.166) (1.028:1.028:1.028))
        (PORT clrn (1.487:1.487:1.487) (1.463:1.463:1.463))
        (PORT sload (1.442:1.442:1.442) (1.613:1.613:1.613))
        (PORT ena (1.587:1.587:1.587) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add15\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.947:0.947:0.947) (0.855:0.855:0.855))
        (PORT datab (1.299:1.299:1.299) (1.172:1.172:1.172))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add15\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.979:0.979:0.979) (0.854:0.854:0.854))
        (PORT datac (0.903:0.903:0.903) (0.816:0.816:0.816))
        (PORT datad (0.801:0.801:0.801) (0.68:0.68:0.68))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|ram_w0_addr\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.652:0.652:0.652) (0.665:0.665:0.665))
        (PORT clrn (1.487:1.487:1.487) (1.463:1.463:1.463))
        (PORT sload (1.442:1.442:1.442) (1.613:1.613:1.613))
        (PORT ena (1.587:1.587:1.587) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add15\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.969:0.969:0.969) (0.871:0.871:0.871))
        (PORT datab (1.218:1.218:1.218) (1.071:1.071:1.071))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add15\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.979:0.979:0.979) (0.854:0.854:0.854))
        (PORT datac (0.945:0.945:0.945) (0.843:0.843:0.843))
        (PORT datad (0.773:0.773:0.773) (0.663:0.663:0.663))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|ram_w0_addr\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.869:0.869:0.869) (0.804:0.804:0.804))
        (PORT clrn (1.487:1.487:1.487) (1.463:1.463:1.463))
        (PORT sload (1.442:1.442:1.442) (1.613:1.613:1.613))
        (PORT ena (1.587:1.587:1.587) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add15\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.691:1.691:1.691) (1.62:1.62:1.62))
        (PORT datab (0.926:0.926:0.926) (0.839:0.839:0.839))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add15\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.909:0.909:0.909) (0.815:0.815:0.815))
        (PORT datab (0.977:0.977:0.977) (0.852:0.852:0.852))
        (PORT datac (0.812:0.812:0.812) (0.695:0.695:0.695))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|ram_w0_addr\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.172:1.172:1.172) (1.022:1.022:1.022))
        (PORT clrn (1.487:1.487:1.487) (1.463:1.463:1.463))
        (PORT sload (1.442:1.442:1.442) (1.613:1.613:1.613))
        (PORT ena (1.587:1.587:1.587) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add15\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.232:1.232:1.232) (1.085:1.085:1.085))
        (PORT datab (0.968:0.968:0.968) (0.862:0.862:0.862))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add15\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.461:1.461:1.461) (1.173:1.173:1.173))
        (PORT datab (0.978:0.978:0.978) (0.853:0.853:0.853))
        (PORT datad (0.775:0.775:0.775) (0.629:0.629:0.629))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|ram_w0_addr\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.871:0.871:0.871) (0.806:0.806:0.806))
        (PORT clrn (1.487:1.487:1.487) (1.463:1.463:1.463))
        (PORT sload (1.442:1.442:1.442) (1.613:1.613:1.613))
        (PORT ena (1.587:1.587:1.587) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add15\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.173:1.173:1.173) (1.049:1.049:1.049))
        (PORT datad (0.831:0.831:0.831) (0.77:0.77:0.77))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.444:0.444:0.444))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Add15\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.981:0.981:0.981) (0.856:0.856:0.856))
        (PORT datac (0.706:0.706:0.706) (0.584:0.584:0.584))
        (PORT datad (0.799:0.799:0.799) (0.68:0.68:0.68))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|ram_w0_addr\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.912:0.912:0.912) (0.833:0.833:0.833))
        (PORT clrn (1.487:1.487:1.487) (1.463:1.463:1.463))
        (PORT sload (1.442:1.442:1.442) (1.613:1.613:1.613))
        (PORT ena (1.587:1.587:1.587) (1.42:1.42:1.42))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|LessThan0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.878:0.878:0.878) (0.824:0.824:0.824))
        (PORT datab (0.422:0.422:0.422) (0.346:0.346:0.346))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|LessThan0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.487:0.487:0.487) (0.38:0.38:0.38))
        (PORT datab (1.614:1.614:1.614) (1.389:1.389:1.389))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|LessThan0\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.478:1.478:1.478) (1.212:1.212:1.212))
        (PORT datab (0.877:0.877:0.877) (0.804:0.804:0.804))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|LessThan0\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.943:0.943:0.943) (0.851:0.851:0.851))
        (PORT datab (0.422:0.422:0.422) (0.345:0.345:0.345))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|LessThan0\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.972:0.972:0.972) (0.874:0.874:0.874))
        (PORT datab (0.727:0.727:0.727) (0.558:0.558:0.558))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|LessThan0\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.882:0.882:0.882) (0.817:0.817:0.817))
        (PORT datab (0.418:0.418:0.418) (0.34:0.34:0.34))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|LessThan0\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.136:1.136:1.136) (0.891:0.891:0.891))
        (PORT datab (0.966:0.966:0.966) (0.86:0.86:0.86))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|LessThan0\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.731:0.731:0.731) (0.562:0.562:0.562))
        (PORT datad (0.834:0.834:0.834) (0.773:0.773:0.773))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_seg_counter_inc\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.79:0.79:0.79) (0.661:0.661:0.661))
        (PORT datab (1.883:1.883:1.883) (1.622:1.622:1.622))
        (PORT datac (0.755:0.755:0.755) (0.613:0.613:0.613))
        (PORT datad (0.803:0.803:0.803) (0.676:0.676:0.676))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_data_reg")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|mac_mult3.datab_reg)
    (DELAY
      (ABSOLUTE
        (PORT data[0] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[1] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[2] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[3] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[4] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[5] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[6] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[7] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[8] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[9] (0.229:0.229:0.229) (0.252:0.252:0.252))
        (PORT data[10] (1.447:1.447:1.447) (1.354:1.354:1.354))
        (PORT data[11] (1.018:1.018:1.018) (0.966:0.966:0.966))
        (PORT data[12] (1.572:1.572:1.572) (1.513:1.513:1.513))
        (PORT data[13] (1.349:1.349:1.349) (1.249:1.249:1.249))
        (PORT data[14] (1.475:1.475:1.475) (1.379:1.379:1.379))
        (PORT data[15] (0.991:0.991:0.991) (0.949:0.949:0.949))
        (PORT data[16] (1.751:1.751:1.751) (1.573:1.573:1.573))
        (PORT data[17] (1.347:1.347:1.347) (1.255:1.255:1.255))
        (PORT clk (1.314:1.314:1.314) (1.404:1.404:1.404))
        (PORT ena (1.142:1.142:1.142) (1.065:1.065:1.065))
        (PORT aclr (1.437:1.437:1.437) (1.518:1.518:1.518))
        (IOPATH (posedge aclr) dataout (0.246:0.246:0.246) (0.246:0.246:0.246))
        (IOPATH (posedge clk) dataout (0.318:0.318:0.318) (0.318:0.318:0.318))
      )
    )
    (TIMINGCHECK
      (SETUP data (posedge clk) (0.211:0.211:0.211))
      (SETUP ena (posedge clk) (0.211:0.211:0.211))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_mult_internal")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|mac_mult3.mac_multiply)
    (DELAY
      (ABSOLUTE
        (PORT dataa[4] (1.198:1.198:1.198) (1.019:1.019:1.019))
        (PORT dataa[5] (1.11:1.11:1.11) (0.946:0.946:0.946))
        (PORT dataa[6] (1.203:1.203:1.203) (1.029:1.029:1.029))
        (PORT dataa[7] (1.198:1.198:1.198) (1.019:1.019:1.019))
        (PORT dataa[8] (1.11:1.11:1.11) (0.946:0.946:0.946))
        (PORT dataa[9] (1.203:1.203:1.203) (1.029:1.029:1.029))
        (PORT dataa[10] (1.198:1.198:1.198) (1.019:1.019:1.019))
        (PORT dataa[11] (1.11:1.11:1.11) (0.946:0.946:0.946))
        (PORT dataa[12] (1.203:1.203:1.203) (1.029:1.029:1.029))
        (PORT dataa[13] (1.198:1.198:1.198) (1.019:1.019:1.019))
        (PORT dataa[14] (1.11:1.11:1.11) (0.946:0.946:0.946))
        (PORT dataa[15] (1.203:1.203:1.203) (1.029:1.029:1.029))
        (PORT dataa[16] (1.198:1.198:1.198) (1.019:1.019:1.019))
        (PORT dataa[17] (1.11:1.11:1.11) (0.946:0.946:0.946))
        (IOPATH dataa dataout (3.554:3.554:3.554) (3.554:3.554:3.554))
        (IOPATH datab dataout (3.222:3.222:3.222) (3.222:3.222:3.222))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_mac_out")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|mac_out4)
    (DELAY
      (ABSOLUTE
        (IOPATH dataa dataout (0.124:0.124:0.124) (0.132:0.132:0.132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|op_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.828:0.828:0.828) (0.686:0.686:0.686))
        (PORT datab (0.852:0.852:0.852) (0.676:0.676:0.676))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|op_1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.766:0.766:0.766) (0.63:0.63:0.63))
        (PORT datab (1.054:1.054:1.054) (0.865:0.865:0.865))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|op_1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.747:0.747:0.747) (0.612:0.612:0.612))
        (PORT datab (1.093:1.093:1.093) (0.91:0.91:0.91))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|op_1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.83:0.83:0.83) (0.689:0.689:0.689))
        (PORT datab (0.766:0.766:0.766) (0.622:0.622:0.622))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|op_1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.141:1.141:1.141) (0.953:0.953:0.953))
        (PORT datab (0.787:0.787:0.787) (0.648:0.648:0.648))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_seg_counter_inc\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.269:0.269:0.269) (0.281:0.281:0.281))
        (PORT datab (0.471:0.471:0.471) (0.406:0.406:0.406))
        (PORT datac (0.225:0.225:0.225) (0.239:0.239:0.239))
        (PORT datad (0.226:0.226:0.226) (0.233:0.233:0.233))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|op_1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.77:0.77:0.77) (0.665:0.665:0.665))
        (PORT datab (0.76:0.76:0.76) (0.618:0.618:0.618))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|op_1\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.796:0.796:0.796) (0.645:0.645:0.645))
        (PORT datab (1.136:1.136:1.136) (0.932:0.932:0.932))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|op_1\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.808:0.808:0.808) (0.647:0.647:0.647))
        (PORT datab (0.777:0.777:0.777) (0.665:0.665:0.665))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|op_1\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.807:0.807:0.807) (0.646:0.646:0.646))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|op_1\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.747:0.747:0.747) (0.616:0.616:0.616))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|op_1\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.807:0.807:0.807) (0.645:0.645:0.645))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|op_1\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.855:0.855:0.855) (0.685:0.685:0.685))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|op_1\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.493:0.493:0.493) (0.397:0.397:0.397))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Mult0\|auto_generated\|op_1\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.495:0.495:0.495) (0.399:0.399:0.399))
        (IOPATH datab combout (0.437:0.437:0.437) (0.451:0.451:0.451))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_seg_counter\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.852:0.852:0.852) (0.738:0.738:0.738))
        (PORT datab (1.119:1.119:1.119) (0.912:0.912:0.912))
        (PORT datac (0.763:0.763:0.763) (0.664:0.664:0.664))
        (PORT datad (0.847:0.847:0.847) (0.711:0.711:0.711))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_seg_counter_inc\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.865:0.865:0.865) (0.691:0.691:0.691))
        (PORT datab (0.495:0.495:0.495) (0.399:0.399:0.399))
        (PORT datac (0.764:0.764:0.764) (0.617:0.617:0.617))
        (PORT datad (0.436:0.436:0.436) (0.36:0.36:0.36))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_seg_counter_inc\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.769:0.769:0.769) (0.631:0.631:0.631))
        (PORT datac (0.702:0.702:0.702) (0.579:0.579:0.579))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_seg_counter\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.852:0.852:0.852) (0.681:0.681:0.681))
        (PORT datab (0.271:0.271:0.271) (0.278:0.278:0.278))
        (PORT datac (0.229:0.229:0.229) (0.245:0.245:0.245))
        (PORT datad (0.803:0.803:0.803) (0.683:0.683:0.683))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_seg_counter\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.122:1.122:1.122) (0.948:0.948:0.948))
        (PORT datab (0.915:0.915:0.915) (0.764:0.764:0.764))
        (PORT datac (0.227:0.227:0.227) (0.242:0.242:0.242))
        (PORT datad (0.226:0.226:0.226) (0.232:0.232:0.232))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_seg_counter_inc\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.484:0.484:0.484) (0.415:0.415:0.415))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datac (0.226:0.226:0.226) (0.241:0.241:0.241))
        (PORT datad (0.229:0.229:0.229) (0.236:0.236:0.236))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|w_seg_counter\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.543:0.543:0.543) (0.448:0.448:0.448))
        (PORT datab (0.835:0.835:0.835) (0.675:0.675:0.675))
        (PORT datac (0.224:0.224:0.224) (0.239:0.239:0.239))
        (PORT datad (0.443:0.443:0.443) (0.381:0.381:0.381))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|w_seg_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.482:1.482:1.482) (1.458:1.458:1.458))
        (PORT sclr (1.381:1.381:1.381) (1.299:1.299:1.299))
        (PORT ena (1.193:1.193:1.193) (1.089:1.089:1.089))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.378:1.378:1.378) (1.218:1.218:1.218))
        (PORT datab (0.908:0.908:0.908) (0.829:0.829:0.829))
        (PORT datad (0.904:0.904:0.904) (0.829:0.829:0.829))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal6\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.415:0.415:0.415))
        (PORT datab (1.325:1.325:1.325) (1.147:1.147:1.147))
        (PORT datad (1.172:1.172:1.172) (1.041:1.041:1.041))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal6\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.278:1.278:1.278) (1.135:1.135:1.135))
        (PORT datab (0.993:0.993:0.993) (0.893:0.893:0.893))
        (PORT datad (0.299:0.299:0.299) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.578:1.578:1.578) (1.451:1.451:1.451))
        (PORT datab (0.614:0.614:0.614) (0.632:0.632:0.632))
        (PORT datad (1.193:1.193:1.193) (1.065:1.065:1.065))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.45:0.45:0.45))
        (IOPATH datab combout (0.415:0.415:0.415) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Equal6\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.539:0.539:0.539) (0.443:0.443:0.443))
        (PORT datab (0.91:0.91:0.91) (0.822:0.822:0.822))
        (PORT datac (2.641:2.641:2.641) (2.373:2.373:2.373))
        (PORT datad (0.466:0.466:0.466) (0.389:0.389:0.389))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|state_rcv2\.RCV2_RAM1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.151:1.151:1.151) (0.966:0.966:0.966))
        (PORT datab (0.292:0.292:0.292) (0.3:0.3:0.3))
        (PORT datad (0.806:0.806:0.806) (0.725:0.725:0.725))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.377:0.377:0.377))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state_rcv2\.RCV2_RAM1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.482:1.482:1.482) (1.458:1.458:1.458))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|ram_w1_wren)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.614:0.614:0.614) (0.569:0.569:0.569))
        (PORT datab (0.353:0.353:0.353) (0.414:0.414:0.414))
        (PORT datac (0.815:0.815:0.815) (0.731:0.731:0.731))
        (PORT datad (0.297:0.297:0.297) (0.352:0.352:0.352))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Selector19\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.848:0.848:0.848) (0.769:0.769:0.769))
        (PORT datab (0.818:0.818:0.818) (0.662:0.662:0.662))
        (PORT datac (0.511:0.511:0.511) (0.51:0.51:0.51))
        (PORT datad (0.829:0.829:0.829) (0.749:0.749:0.749))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.377:0.377:0.377))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Selector19\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.282:0.282:0.282))
        (PORT datab (0.267:0.267:0.267) (0.274:0.274:0.274))
        (PORT datac (1.106:1.106:1.106) (0.926:0.926:0.926))
        (PORT datad (0.3:0.3:0.3) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state_rcv2\.RCV2_RAM0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.482:1.482:1.482) (1.458:1.458:1.458))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|data_load_done\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.237:1.237:1.237) (1.069:1.069:1.069))
        (PORT datad (1.117:1.117:1.117) (0.943:0.943:0.943))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state\.MATRIX_2_RCV)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.493:1.493:1.493))
        (PORT asdata (1.23:1.23:1.23) (1.123:1.123:1.123))
        (PORT clrn (1.484:1.484:1.484) (1.46:1.46:1.46))
        (PORT ena (1.529:1.529:1.529) (1.347:1.347:1.347))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|uart_tx_data\[6\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.478:0.478:0.478) (0.42:0.42:0.42))
        (PORT datab (0.923:0.923:0.923) (0.802:0.802:0.802))
        (PORT datac (0.767:0.767:0.767) (0.63:0.63:0.63))
        (PORT datad (0.306:0.306:0.306) (0.365:0.365:0.365))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|uart_en_d0)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.493:1.493:1.493))
        (PORT asdata (1.124:1.124:1.124) (0.997:0.997:0.997))
        (PORT clrn (1.484:1.484:1.484) (1.46:1.46:1.46))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|uart_en_d1\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.772:0.772:0.772) (0.69:0.69:0.69))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|uart_en_d1)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.484:1.484:1.484) (1.46:1.46:1.46))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|tx_flag\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.455:1.455:1.455) (1.245:1.245:1.245))
        (PORT datab (0.355:0.355:0.355) (0.415:0.415:0.415))
        (PORT datad (0.776:0.776:0.776) (0.695:0.695:0.695))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|tx_flag)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.484:1.484:1.484) (1.46:1.46:1.46))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|tx_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.272:1.272:1.272) (1.097:1.097:1.097))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|tx_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.467:1.467:1.467) (1.44:1.44:1.44))
        (PORT ena (1.033:1.033:1.033) (1.005:1.005:1.005))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.38:0.38:0.38) (0.457:0.457:0.457))
        (PORT datab (0.356:0.356:0.356) (0.417:0.417:0.417))
        (PORT datac (0.515:0.515:0.515) (0.511:0.511:0.511))
        (PORT datad (0.312:0.312:0.312) (0.374:0.374:0.374))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.398:0.398:0.398))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|tx_cnt\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.269:0.269:0.269) (0.275:0.275:0.275))
        (PORT datac (1.227:1.227:1.227) (1.062:1.062:1.062))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|tx_cnt\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.467:1.467:1.467) (1.44:1.44:1.44))
        (PORT ena (1.033:1.033:1.033) (1.005:1.005:1.005))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|uart_tx_data\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.804:0.804:0.804) (0.721:0.721:0.721))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|uart_tx_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.485:1.485:1.485) (1.461:1.461:1.461))
        (PORT ena (1.228:1.228:1.228) (1.121:1.121:1.121))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|tx_data\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.627:0.627:0.627) (0.583:0.583:0.583))
        (PORT datab (0.32:0.32:0.32) (0.375:0.375:0.375))
        (PORT datad (0.514:0.514:0.514) (0.503:0.503:0.503))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|tx_data\[6\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.454:1.454:1.454) (1.244:1.244:1.244))
        (PORT datab (0.352:0.352:0.352) (0.411:0.411:0.411))
        (PORT datad (0.774:0.774:0.774) (0.693:0.693:0.693))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|tx_data\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.485:1.485:1.485) (1.461:1.461:1.461))
        (PORT ena (1.171:1.171:1.171) (1.067:1.067:1.067))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|uart_tx_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.485:1.485:1.485) (1.461:1.461:1.461))
        (PORT ena (1.228:1.228:1.228) (1.121:1.121:1.121))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|tx_data\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.554:0.554:0.554) (0.545:0.545:0.545))
        (PORT datac (0.281:0.281:0.281) (0.344:0.344:0.344))
        (PORT datad (0.554:0.554:0.554) (0.527:0.527:0.527))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|tx_data\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.485:1.485:1.485) (1.461:1.461:1.461))
        (PORT ena (1.171:1.171:1.171) (1.067:1.067:1.067))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|Mux0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.252:1.252:1.252) (1.082:1.082:1.082))
        (PORT datab (0.557:0.557:0.557) (0.544:0.544:0.544))
        (PORT datac (1.157:1.157:1.157) (1.023:1.023:1.023))
        (PORT datad (0.339:0.339:0.339) (0.414:0.414:0.414))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|uart_tx_data\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.028:1.028:1.028) (0.817:0.817:0.817))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|uart_tx_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.485:1.485:1.485) (1.461:1.461:1.461))
        (PORT ena (1.228:1.228:1.228) (1.121:1.121:1.121))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|tx_data\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.554:0.554:0.554) (0.545:0.545:0.545))
        (PORT datac (0.496:0.496:0.496) (0.476:0.476:0.476))
        (PORT datad (0.555:0.555:0.555) (0.527:0.527:0.527))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|tx_data\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.485:1.485:1.485) (1.461:1.461:1.461))
        (PORT ena (1.171:1.171:1.171) (1.067:1.067:1.067))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|Mux0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.361:0.361:0.361) (0.43:0.43:0.43))
        (PORT datab (1.538:1.538:1.538) (1.313:1.313:1.313))
        (PORT datad (0.34:0.34:0.34) (0.415:0.415:0.415))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|Mux0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.627:0.627:0.627) (0.644:0.644:0.644))
        (PORT datab (0.549:0.549:0.549) (0.512:0.512:0.512))
        (PORT datac (0.508:0.508:0.508) (0.479:0.479:0.479))
        (PORT datad (0.618:0.618:0.618) (0.62:0.62:0.62))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|TX\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.361:0.361:0.361) (0.43:0.43:0.43))
        (PORT datab (0.341:0.341:0.341) (0.396:0.396:0.396))
        (PORT datac (0.588:0.588:0.588) (0.598:0.598:0.598))
        (PORT datad (0.507:0.507:0.507) (0.471:0.471:0.471))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.444:0.444:0.444))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE myUART\|myTX\|TX\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.547:0.547:0.547) (0.514:0.514:0.514))
        (PORT datab (0.268:0.268:0.268) (0.275:0.275:0.275))
        (PORT datac (1.226:1.226:1.226) (1.061:1.061:1.061))
        (PORT datad (0.313:0.313:0.313) (0.375:0.375:0.375))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE myUART\|myTX\|TX)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.445:1.445:1.445) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.467:1.467:1.467) (1.44:1.44:1.44))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE seg_display\|sel\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.474:1.474:1.474) (1.449:1.449:1.449))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE seg_display\|sel\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.474:1.474:1.474) (1.449:1.449:1.449))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE seg_display\|sel\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.452:1.452:1.452) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.474:1.474:1.474) (1.449:1.449:1.449))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE seg_display\|sel\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.451:1.451:1.451))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE seg_display\|sel\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.452:1.452:1.452) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.474:1.474:1.474) (1.449:1.449:1.449))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE seg_display\|sel\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.444:1.444:1.444) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.479:1.479:1.479) (1.455:1.455:1.455))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Selector9\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.36:0.36:0.36) (0.427:0.427:0.427))
        (PORT datad (0.315:0.315:0.315) (0.388:0.388:0.388))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|Selector9\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.162:1.162:1.162) (0.99:0.99:0.99))
        (PORT datab (0.27:0.27:0.27) (0.277:0.277:0.277))
        (PORT datac (1.174:1.174:1.174) (1.02:1.02:1.02))
        (PORT datad (0.308:0.308:0.308) (0.367:0.367:0.367))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state\.ACK3)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.484:1.484:1.484) (1.46:1.46:1.46))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|state\.CALC\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.431:0.431:0.431))
        (PORT datab (0.814:0.814:0.814) (0.727:0.727:0.727))
        (PORT datad (0.318:0.318:0.318) (0.39:0.39:0.39))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|state\.CALC)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.45:1.45:1.45) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.484:1.484:1.484) (1.46:1.46:1.46))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|state_val\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.884:0.884:0.884) (0.835:0.835:0.835))
        (PORT datab (0.945:0.945:0.945) (0.864:0.864:0.864))
        (PORT datac (0.547:0.547:0.547) (0.525:0.525:0.525))
        (PORT datad (0.557:0.557:0.557) (0.537:0.537:0.537))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|state_val\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.574:0.574:0.574) (0.56:0.56:0.56))
        (PORT datab (1.299:1.299:1.299) (1.171:1.171:1.171))
        (PORT datac (0.523:0.523:0.523) (0.516:0.516:0.516))
        (PORT datad (0.883:0.883:0.883) (0.813:0.813:0.813))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|state_val\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.218:1.218:1.218) (1.078:1.078:1.078))
        (PORT datab (0.267:0.267:0.267) (0.274:0.274:0.274))
        (PORT datac (0.89:0.89:0.89) (0.83:0.83:0.83))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|state_val\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.572:0.572:0.572) (0.558:0.558:0.558))
        (PORT datab (0.943:0.943:0.943) (0.863:0.863:0.863))
        (PORT datac (0.548:0.548:0.548) (0.526:0.526:0.526))
        (PORT datad (0.554:0.554:0.554) (0.534:0.534:0.534))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|state_val\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.299:1.299:1.299) (1.171:1.171:1.171))
        (PORT datac (0.892:0.892:0.892) (0.832:0.832:0.832))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|state_val\[3\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.217:1.217:1.217) (1.077:1.077:1.077))
        (PORT datab (0.944:0.944:0.944) (0.863:0.863:0.863))
        (PORT datac (0.523:0.523:0.523) (0.517:0.517:0.517))
        (PORT datad (0.299:0.299:0.299) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|state_val\[0\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.886:0.886:0.886) (0.837:0.837:0.837))
        (PORT datab (1.299:1.299:1.299) (1.171:1.171:1.171))
        (PORT datac (0.889:0.889:0.889) (0.828:0.828:0.828))
        (PORT datad (0.882:0.882:0.882) (0.812:0.812:0.812))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|state_val\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.283:0.283:0.283))
        (PORT datac (0.249:0.249:0.249) (0.265:0.265:0.265))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|state_val\[0\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.504:0.504:0.504) (0.438:0.438:0.438))
        (PORT datac (0.315:0.315:0.315) (0.387:0.387:0.387))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE seg_display\|WideOr6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.326:0.326:0.326) (0.365:0.365:0.365))
        (PORT datab (0.319:0.319:0.319) (0.344:0.344:0.344))
        (PORT datac (0.276:0.276:0.276) (0.309:0.309:0.309))
        (PORT datad (0.495:0.495:0.495) (0.443:0.443:0.443))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE seg_display\|seg_led\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE seg_display\|WideOr5\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.33:0.33:0.33) (0.37:0.37:0.37))
        (PORT datab (0.326:0.326:0.326) (0.351:0.351:0.351))
        (PORT datac (0.273:0.273:0.273) (0.306:0.306:0.306))
        (PORT datad (0.49:0.49:0.49) (0.438:0.438:0.438))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE seg_display\|seg_led\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE seg_display\|WideOr4\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.331:0.331:0.331) (0.37:0.37:0.37))
        (PORT datab (0.326:0.326:0.326) (0.352:0.352:0.352))
        (PORT datac (0.273:0.273:0.273) (0.305:0.305:0.305))
        (PORT datad (0.489:0.489:0.489) (0.437:0.437:0.437))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE seg_display\|seg_led\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE seg_display\|WideOr3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.331:0.331:0.331) (0.371:0.371:0.371))
        (PORT datab (0.327:0.327:0.327) (0.353:0.353:0.353))
        (PORT datac (0.273:0.273:0.273) (0.305:0.305:0.305))
        (PORT datad (0.489:0.489:0.489) (0.437:0.437:0.437))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE seg_display\|seg_led\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE seg_display\|WideOr2\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.367:0.367:0.367))
        (PORT datab (0.323:0.323:0.323) (0.348:0.348:0.348))
        (PORT datac (0.274:0.274:0.274) (0.307:0.307:0.307))
        (PORT datad (0.492:0.492:0.492) (0.441:0.441:0.441))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE seg_display\|seg_led\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE seg_display\|WideOr1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.325:0.325:0.325) (0.363:0.363:0.363))
        (PORT datab (0.317:0.317:0.317) (0.342:0.342:0.342))
        (PORT datac (0.276:0.276:0.276) (0.309:0.309:0.309))
        (PORT datad (0.496:0.496:0.496) (0.445:0.445:0.445))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE seg_display\|seg_led\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE seg_display\|WideOr0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.368:0.368:0.368))
        (PORT datab (0.324:0.324:0.324) (0.349:0.349:0.349))
        (PORT datac (0.274:0.274:0.274) (0.307:0.307:0.307))
        (PORT datad (0.491:0.491:0.491) (0.439:0.439:0.439))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE seg_display\|seg_led\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE seg_display\|seg_led\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.441:1.441:1.441) (1.482:1.482:1.482))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.475:1.475:1.475) (1.449:1.449:1.449))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tms\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.708:0.708:0.708) (0.733:0.733:0.733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tck\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.718:0.718:0.718) (0.743:0.743:0.743))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE altera_reserved_tdi\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (0.708:0.708:0.708) (0.733:0.733:0.733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE altera_internal_jtag\~TCKUTAPclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1.502:1.502:1.502) (1.878:1.878:1.878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.002:1.002:1.002) (1.113:1.113:1.113))
        (PORT datad (0.933:0.933:0.933) (0.849:0.849:0.849))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~9)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.991:0.991:0.991) (1.104:1.104:1.104))
        (PORT datad (0.286:0.286:0.286) (0.345:0.345:0.345))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.33:0.33:0.33) (0.388:0.388:0.388))
        (PORT datad (0.286:0.286:0.286) (0.344:0.344:0.344))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (1.623:1.623:1.623) (1.768:1.768:1.768))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.33:0.33:0.33) (0.388:0.388:0.388))
        (PORT datac (1.001:1.001:1.001) (1.112:1.112:1.112))
        (PORT datad (0.3:0.3:0.3) (0.356:0.356:0.356))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~12)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.504:0.504:0.504) (0.478:0.478:0.478))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (1.623:1.623:1.623) (1.768:1.768:1.768))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.322:0.322:0.322) (0.381:0.381:0.381))
        (PORT datac (1.008:1.008:1.008) (1.118:1.118:1.118))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_dr_scan_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.324:0.324:0.324) (0.381:0.381:0.381))
        (PORT datac (1.005:1.005:1.005) (1.116:1.116:1.116))
        (PORT datad (0.503:0.503:0.503) (0.476:0.476:0.476))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.839:0.839:0.839) (0.723:0.723:0.723))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.834:0.834:0.834) (1:1:1))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.287:0.287:0.287) (0.347:0.347:0.347))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (1.583:1.583:1.583) (1.47:1.47:1.47))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.33:0.33:0.33) (0.393:0.393:0.393))
        (PORT datad (0.278:0.278:0.278) (0.334:0.334:0.334))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.392:0.392:0.392))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|tms_cnt\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (1.583:1.583:1.583) (1.47:1.47:1.47))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.049:1.049:1.049) (1.175:1.175:1.175))
        (PORT datab (1.335:1.335:1.335) (1.191:1.191:1.191))
        (PORT datad (0.284:0.284:0.284) (0.343:0.343:0.343))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.34:0.34:0.34) (0.406:0.406:0.406))
        (PORT datad (0.522:0.522:0.522) (0.517:0.517:0.517))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (1.623:1.623:1.623) (1.768:1.768:1.768))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datac (0.996:0.996:0.996) (1.108:1.108:1.108))
        (PORT datad (0.307:0.307:0.307) (0.365:0.365:0.365))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~6)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.318:0.318:0.318) (0.381:0.381:0.381))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (1.623:1.623:1.623) (1.768:1.768:1.768))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.377:0.377:0.377))
        (PORT datac (0.995:0.995:0.995) (1.107:1.107:1.107))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.402:0.402:0.402))
        (PORT datab (0.355:0.355:0.355) (0.415:0.415:0.415))
        (PORT datac (0.996:0.996:0.996) (1.108:1.108:1.108))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.353:0.353:0.353) (0.42:0.42:0.42))
        (PORT datab (1.217:1.217:1.217) (1.07:1.07:1.07))
        (PORT datad (0.951:0.951:0.951) (0.918:0.918:0.918))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (1.554:1.554:1.554) (1.746:1.746:1.746))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.968:0.968:0.968) (1.144:1.144:1.144))
        (PORT datab (0.346:0.346:0.346) (0.402:0.402:0.402))
        (PORT datac (0.3:0.3:0.3) (0.372:0.372:0.372))
        (PORT datad (0.945:0.945:0.945) (0.911:0.911:0.911))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\~3)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.992:0.992:0.992) (1.105:1.105:1.105))
        (PORT datad (0.933:0.933:0.933) (0.849:0.849:0.849))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.889:1.889:1.889) (2.198:2.198:2.198))
        (PORT datab (2.303:2.303:2.303) (2.084:2.084:2.084))
        (PORT datac (0.557:0.557:0.557) (0.539:0.539:0.539))
        (PORT datad (1.663:1.663:1.663) (1.523:1.523:1.523))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal6\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.454:3.454:3.454) (2.974:2.974:2.974))
        (PORT datab (2.811:2.811:2.811) (2.448:2.448:2.448))
        (PORT datac (2.759:2.759:2.759) (2.414:2.414:2.414))
        (PORT datad (3.128:3.128:3.128) (2.735:2.735:2.735))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal6\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.455:3.455:3.455) (2.975:2.975:2.975))
        (PORT datab (2.809:2.809:2.809) (2.446:2.446:2.446))
        (PORT datac (2.757:2.757:2.757) (2.412:2.412:2.412))
        (PORT datad (3.13:3.13:3.13) (2.736:2.736:2.736))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.281:0.281:0.281))
        (PORT datab (0.273:0.273:0.273) (0.281:0.281:0.281))
        (PORT datac (2.247:2.247:2.247) (2.048:2.048:2.048))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT asdata (2.262:2.262:2.262) (2.563:2.563:2.563))
        (PORT clrn (1.185:1.185:1.185) (1.145:1.145:1.145))
        (PORT ena (1.591:1.591:1.591) (1.484:1.484:1.484))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.278:0.278:0.278) (0.333:0.333:0.333))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.185:1.185:1.185) (1.145:1.145:1.145))
        (PORT ena (1.591:1.591:1.591) (1.484:1.484:1.484))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT asdata (0.71:0.71:0.71) (0.775:0.775:0.775))
        (PORT clrn (1.185:1.185:1.185) (1.145:1.145:1.145))
        (PORT ena (1.591:1.591:1.591) (1.484:1.484:1.484))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.286:0.286:0.286) (0.344:0.344:0.344))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.185:1.185:1.185) (1.145:1.145:1.145))
        (PORT ena (1.591:1.591:1.591) (1.484:1.484:1.484))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT asdata (0.723:0.723:0.723) (0.785:0.785:0.785))
        (PORT clrn (1.185:1.185:1.185) (1.145:1.145:1.145))
        (PORT ena (1.591:1.591:1.591) (1.484:1.484:1.484))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT asdata (0.701:0.701:0.701) (0.762:0.762:0.762))
        (PORT clrn (1.185:1.185:1.185) (1.145:1.145:1.145))
        (PORT ena (1.591:1.591:1.591) (1.484:1.484:1.484))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.287:0.287:0.287) (0.345:0.345:0.345))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.185:1.185:1.185) (1.145:1.145:1.145))
        (PORT ena (1.591:1.591:1.591) (1.484:1.484:1.484))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.288:0.288:0.288) (0.348:0.348:0.348))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.185:1.185:1.185) (1.145:1.145:1.145))
        (PORT ena (1.591:1.591:1.591) (1.484:1.484:1.484))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.391:0.391:0.391))
        (PORT datab (0.324:0.324:0.324) (0.381:0.381:0.381))
        (PORT datad (0.284:0.284:0.284) (0.343:0.343:0.343))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.285:0.285:0.285) (0.344:0.344:0.344))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.185:1.185:1.185) (1.145:1.145:1.145))
        (PORT ena (1.591:1.591:1.591) (1.484:1.484:1.484))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.295:0.295:0.295) (0.358:0.358:0.358))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|jtag_ir_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.185:1.185:1.185) (1.145:1.145:1.145))
        (PORT ena (1.591:1.591:1.591) (1.484:1.484:1.484))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.39:0.39:0.39))
        (PORT datab (0.55:0.55:0.55) (0.534:0.534:0.534))
        (PORT datad (0.285:0.285:0.285) (0.343:0.343:0.343))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.756:0.756:0.756) (0.623:0.623:0.623))
        (PORT datab (0.338:0.338:0.338) (0.399:0.399:0.399))
        (PORT datac (0.286:0.286:0.286) (0.352:0.352:0.352))
        (PORT datad (0.744:0.744:0.744) (0.602:0.602:0.602))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.185:1.185:1.185) (1.145:1.145:1.145))
        (PORT ena (1.197:1.197:1.197) (1.099:1.099:1.099))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.035:1.035:1.035) (1.163:1.163:1.163))
        (PORT datab (0.355:0.355:0.355) (0.415:0.415:0.415))
        (PORT datac (0.293:0.293:0.293) (0.364:0.364:0.364))
        (PORT datad (1.536:1.536:1.536) (1.37:1.37:1.37))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|reset_ena_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.996:0.996:0.996) (0.945:0.945:0.945))
        (PORT datab (2.307:2.307:2.307) (2.087:2.087:2.087))
        (PORT datad (1.661:1.661:1.661) (1.521:1.521:1.521))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT asdata (1.371:1.371:1.371) (1.303:1.303:1.303))
        (PORT clrn (1.507:1.507:1.507) (1.483:1.483:1.483))
        (PORT ena (1.534:1.534:1.534) (1.395:1.395:1.395))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.464:1.464:1.464) (1.507:1.507:1.507))
        (PORT asdata (1.676:1.676:1.676) (1.589:1.589:1.589))
        (PORT clrn (1.506:1.506:1.506) (1.482:1.482:1.482))
        (PORT ena (1.61:1.61:1.61) (1.465:1.465:1.465))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal11\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.002:1.002:1.002) (0.976:0.976:0.976))
        (PORT datab (0.389:0.389:0.389) (0.462:0.462:0.462))
        (PORT datad (1.005:1.005:1.005) (0.959:0.959:0.959))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.4:0.4:0.4))
        (PORT datac (1.961:1.961:1.961) (1.737:1.737:1.737))
        (PORT datad (0.959:0.959:0.959) (0.907:0.907:0.907))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Decoder1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.405:0.405:0.405) (0.494:0.494:0.494))
        (PORT datab (0.39:0.39:0.39) (0.463:0.463:0.463))
        (PORT datac (0.953:0.953:0.953) (0.933:0.933:0.933))
        (PORT datad (1.003:1.003:1.003) (0.957:0.957:0.957))
        (IOPATH dataa combout (0.373:0.373:0.373) (0.38:0.38:0.38))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.01:1.01:1.01) (0.936:0.936:0.936))
        (PORT datad (1.942:1.942:1.942) (1.733:1.733:1.733))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[8\]\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.332:1.332:1.332) (1.183:1.183:1.183))
        (PORT datac (1.127:1.127:1.127) (0.947:0.947:0.947))
        (PORT datad (1.294:1.294:1.294) (1.185:1.185:1.185))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[0\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.724:1.724:1.724) (1.599:1.599:1.599))
        (PORT datab (0.49:0.49:0.49) (0.426:0.426:0.426))
        (PORT datac (0.913:0.913:0.913) (0.808:0.808:0.808))
        (PORT datad (0.276:0.276:0.276) (0.305:0.305:0.305))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.484:1.484:1.484))
        (PORT ena (1.938:1.938:1.938) (1.703:1.703:1.703))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.114:2.114:2.114) (1.897:1.897:1.897))
        (PORT datac (1.958:1.958:1.958) (1.735:1.735:1.735))
        (PORT datad (0.279:0.279:0.279) (0.334:0.334:0.334))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.331:1.331:1.331) (1.182:1.182:1.182))
        (PORT datac (1.126:1.126:1.126) (0.945:0.945:0.945))
        (PORT datad (1.678:1.678:1.678) (1.549:1.549:1.549))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.443:1.443:1.443) (1.314:1.314:1.314))
        (PORT datac (1.518:1.518:1.518) (1.314:1.314:1.314))
        (PORT datad (1.483:1.483:1.483) (1.43:1.43:1.43))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.414:0.414:0.414))
        (PORT datab (1.533:1.533:1.533) (1.464:1.464:1.464))
        (PORT datad (0.248:0.248:0.248) (0.256:0.256:0.256))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[0\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.895:0.895:0.895) (0.759:0.759:0.759))
        (PORT datab (0.971:0.971:0.971) (0.836:0.836:0.836))
        (PORT datac (1.015:1.015:1.015) (1.004:1.004:1.004))
        (PORT datad (0.85:0.85:0.85) (0.755:0.755:0.755))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.484:1.484:1.484))
        (PORT ena (1.882:1.882:1.882) (1.682:1.682:1.682))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.4:0.4:0.4))
        (PORT datac (1.263:1.263:1.263) (1.15:1.15:1.15))
        (PORT datad (1.335:1.335:1.335) (1.243:1.243:1.243))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.484:1.484:1.484))
        (PORT ena (1.938:1.938:1.938) (1.703:1.703:1.703))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT datac (2.063:2.063:2.063) (1.869:1.869:1.869))
        (PORT datad (1.336:1.336:1.336) (1.243:1.243:1.243))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.484:1.484:1.484))
        (PORT ena (1.882:1.882:1.882) (1.682:1.682:1.682))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.266:1.266:1.266) (1.161:1.161:1.161))
        (PORT datad (1.248:1.248:1.248) (1.155:1.155:1.155))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.515:1.515:1.515))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.505:1.505:1.505) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.912:0.912:0.912) (0.863:0.863:0.863))
        (PORT datab (2.124:2.124:2.124) (1.922:1.922:1.922))
        (PORT datad (1.438:1.438:1.438) (1.365:1.365:1.365))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Decoder1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.409:0.409:0.409) (0.498:0.498:0.498))
        (PORT datab (0.391:0.391:0.391) (0.464:0.464:0.464))
        (PORT datac (0.957:0.957:0.957) (0.937:0.937:0.937))
        (PORT datad (1.01:1.01:1.01) (0.964:0.964:0.964))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.719:1.719:1.719) (1.594:1.594:1.594))
        (PORT datab (0.794:0.794:0.794) (0.665:0.665:0.665))
        (PORT datac (0.916:0.916:0.916) (0.812:0.812:0.812))
        (PORT datad (0.283:0.283:0.283) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.474:1.474:1.474))
        (PORT ena (1.983:1.983:1.983) (1.78:1.78:1.78))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.881:0.881:0.881) (0.827:0.827:0.827))
        (PORT datac (1.017:1.017:1.017) (1.006:1.006:1.006))
        (PORT datad (1.303:1.303:1.303) (1.206:1.206:1.206))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.926:0.926:0.926) (0.772:0.772:0.772))
        (PORT datab (0.972:0.972:0.972) (0.838:0.838:0.838))
        (PORT datac (1.015:1.015:1.015) (1.004:1.004:1.004))
        (PORT datad (0.852:0.852:0.852) (0.758:0.758:0.758))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.499:1.499:1.499) (1.473:1.473:1.473))
        (PORT ena (0.99:0.99:0.99) (0.959:0.959:0.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.124:2.124:2.124) (1.922:1.922:1.922))
        (PORT datac (0.299:0.299:0.299) (0.363:0.363:0.363))
        (PORT datad (1.395:1.395:1.395) (1.293:1.293:1.293))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.474:1.474:1.474))
        (PORT ena (1.983:1.983:1.983) (1.78:1.78:1.78))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.322:0.322:0.322) (0.381:0.381:0.381))
        (PORT datac (0.974:0.974:0.974) (0.936:0.936:0.936))
        (PORT datad (1.393:1.393:1.393) (1.291:1.291:1.291))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.474:1.474:1.474))
        (PORT ena (1.618:1.618:1.618) (1.46:1.46:1.46))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.311:1.311:1.311) (1.175:1.175:1.175))
        (PORT datad (1.229:1.229:1.229) (1.124:1.124:1.124))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.441:1.441:1.441) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.483:1.483:1.483) (1.46:1.46:1.46))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.478:1.478:1.478) (1.408:1.408:1.408))
        (PORT datab (0.344:0.344:0.344) (0.4:0.4:0.4))
        (PORT datac (2.069:2.069:2.069) (1.868:1.868:1.868))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[8\]\[0\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.976:0.976:0.976) (0.855:0.855:0.855))
        (PORT datab (0.328:0.328:0.328) (0.356:0.356:0.356))
        (PORT datac (0.907:0.907:0.907) (0.862:0.862:0.862))
        (PORT datad (1.675:1.675:1.675) (1.546:1.546:1.546))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[8\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.487:1.487:1.487) (1.46:1.46:1.46))
        (PORT ena (1.62:1.62:1.62) (1.454:1.454:1.454))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.476:1.476:1.476) (1.406:1.406:1.406))
        (PORT datab (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT datac (0.634:0.634:0.634) (0.637:0.637:0.637))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[8\]\[0\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.93:0.93:0.93) (0.845:0.845:0.845))
        (PORT datab (1.07:1.07:1.07) (1.041:1.041:1.041))
        (PORT datac (1.287:1.287:1.287) (1.162:1.162:1.162))
        (PORT datad (0.847:0.847:0.847) (0.751:0.751:0.751))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[8\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.487:1.487:1.487) (1.46:1.46:1.46))
        (PORT ena (1.552:1.552:1.552) (1.401:1.401:1.401))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~70)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.4:0.4:0.4))
        (PORT datac (2.067:2.067:2.067) (1.865:1.865:1.865))
        (PORT datad (0.958:0.958:0.958) (0.896:0.896:0.896))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[8\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.487:1.487:1.487) (1.46:1.46:1.46))
        (PORT ena (1.62:1.62:1.62) (1.454:1.454:1.454))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~73)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.376:0.376:0.376))
        (PORT datac (0.637:0.637:0.637) (0.641:0.641:0.641))
        (PORT datad (0.958:0.958:0.958) (0.896:0.896:0.896))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[8\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.487:1.487:1.487) (1.46:1.46:1.46))
        (PORT ena (1.552:1.552:1.552) (1.401:1.401:1.401))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.374:1.374:1.374) (1.299:1.299:1.299))
        (PORT datad (1.297:1.297:1.297) (1.162:1.162:1.162))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.44:1.44:1.44) (1.483:1.483:1.483))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.481:1.481:1.481) (1.458:1.458:1.458))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.866:0.866:0.866) (0.81:0.81:0.81))
        (PORT datab (1.352:1.352:1.352) (1.187:1.187:1.187))
        (PORT datac (0.927:0.927:0.927) (0.825:0.825:0.825))
        (PORT datad (0.542:0.542:0.542) (0.514:0.514:0.514))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.869:2.869:2.869) (2.521:2.521:2.521))
        (PORT datab (1.017:1.017:1.017) (0.956:0.956:0.956))
        (PORT datad (0.299:0.299:0.299) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Decoder1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.948:0.948:0.948) (0.897:0.897:0.897))
        (PORT datab (0.626:0.626:0.626) (0.587:0.587:0.587))
        (PORT datac (1.311:1.311:1.311) (1.206:1.206:1.206))
        (PORT datad (0.526:0.526:0.526) (0.514:0.514:0.514))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.718:1.718:1.718) (1.593:1.593:1.593))
        (PORT datab (0.292:0.292:0.292) (0.3:0.3:0.3))
        (PORT datac (0.917:0.917:0.917) (0.812:0.812:0.812))
        (PORT datad (0.285:0.285:0.285) (0.315:0.315:0.315))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.456:1.456:1.456) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.64:1.64:1.64) (1.471:1.471:1.471))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.99:0.99:0.99) (0.961:0.961:0.961))
        (PORT datab (1.016:1.016:1.016) (0.955:0.955:0.955))
        (PORT datac (0.276:0.276:0.276) (0.339:0.339:0.339))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.846:0.846:0.846) (0.726:0.726:0.726))
        (PORT datab (1.069:1.069:1.069) (1.04:1.04:1.04))
        (PORT datac (0.889:0.889:0.889) (0.809:0.809:0.809))
        (PORT datad (0.852:0.852:0.852) (0.757:0.757:0.757))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.456:1.456:1.456) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.221:1.221:1.221) (1.116:1.116:1.116))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.869:2.869:2.869) (2.521:2.521:2.521))
        (PORT datab (1.433:1.433:1.433) (1.315:1.315:1.315))
        (PORT datac (0.3:0.3:0.3) (0.365:0.365:0.365))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.456:1.456:1.456) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.64:1.64:1.64) (1.471:1.471:1.471))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.99:0.99:0.99) (0.961:0.961:0.961))
        (PORT datab (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT datac (1.381:1.381:1.381) (1.282:1.282:1.282))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.456:1.456:1.456) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.221:1.221:1.221) (1.116:1.116:1.116))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.355:1.355:1.355) (1.219:1.219:1.219))
        (PORT datad (1.695:1.695:1.695) (1.636:1.636:1.636))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.444:1.444:1.444) (1.486:1.486:1.486))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.486:1.486:1.486) (1.461:1.461:1.461))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.032:2.032:2.032) (1.846:1.846:1.846))
        (PORT datab (0.583:0.583:0.583) (0.554:0.554:0.554))
        (PORT datac (0.224:0.224:0.224) (0.239:0.239:0.239))
        (PORT datad (0.526:0.526:0.526) (0.5:0.5:0.5))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.603:1.603:1.603) (1.446:1.446:1.446))
        (PORT datab (1.303:1.303:1.303) (1.171:1.171:1.171))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Decoder1\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.947:0.947:0.947) (0.895:0.895:0.895))
        (PORT datab (0.625:0.625:0.625) (0.586:0.586:0.586))
        (PORT datac (1.312:1.312:1.312) (1.206:1.206:1.206))
        (PORT datad (0.525:0.525:0.525) (0.512:0.512:0.512))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.377:0.377:0.377))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[0\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.719:1.719:1.719) (1.593:1.593:1.593))
        (PORT datab (0.292:0.292:0.292) (0.3:0.3:0.3))
        (PORT datac (0.916:0.916:0.916) (0.812:0.812:0.812))
        (PORT datad (0.284:0.284:0.284) (0.313:0.313:0.313))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.485:1.485:1.485))
        (PORT ena (1.857:1.857:1.857) (1.598:1.598:1.598))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.601:1.601:1.601) (1.445:1.445:1.445))
        (PORT datab (1.694:1.694:1.694) (1.535:1.535:1.535))
        (PORT datad (0.279:0.279:0.279) (0.334:0.334:0.334))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[0\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.933:0.933:0.933) (0.848:0.848:0.848))
        (PORT datab (0.824:0.824:0.824) (0.713:0.713:0.713))
        (PORT datac (1.015:1.015:1.015) (1.004:1.004:1.004))
        (PORT datad (0.851:0.851:0.851) (0.756:0.756:0.756))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.485:1.485:1.485))
        (PORT ena (1.803:1.803:1.803) (1.583:1.583:1.583))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.594:1.594:1.594) (1.364:1.364:1.364))
        (PORT datad (1.182:1.182:1.182) (1.068:1.068:1.068))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.51:1.51:1.51) (1.483:1.483:1.483))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.427:1.427:1.427) (1.301:1.301:1.301))
        (PORT datac (1.609:1.609:1.609) (1.44:1.44:1.44))
        (PORT datad (0.301:0.301:0.301) (0.356:0.356:0.356))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Decoder1\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.409:0.409:0.409) (0.498:0.498:0.498))
        (PORT datab (0.391:0.391:0.391) (0.464:0.464:0.464))
        (PORT datac (0.956:0.956:0.956) (0.936:0.936:0.936))
        (PORT datad (1.009:1.009:1.009) (0.963:0.963:0.963))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[6\]\[0\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.722:1.722:1.722) (1.597:1.597:1.597))
        (PORT datab (0.821:0.821:0.821) (0.687:0.687:0.687))
        (PORT datac (0.914:0.914:0.914) (0.81:0.81:0.81))
        (PORT datad (0.279:0.279:0.279) (0.308:0.308:0.308))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.471:1.471:1.471))
        (PORT ena (2.058:2.058:2.058) (1.86:1.86:1.86))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.33:1.33:1.33) (1.235:1.235:1.235))
        (PORT datab (0.32:0.32:0.32) (0.375:0.375:0.375))
        (PORT datad (1.367:1.367:1.367) (1.261:1.261:1.261))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[6\]\[0\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.873:0.873:0.873) (0.729:0.729:0.729))
        (PORT datab (1.07:1.07:1.07) (1.04:1.04:1.04))
        (PORT datac (0.886:0.886:0.886) (0.806:0.806:0.806))
        (PORT datad (0.848:0.848:0.848) (0.752:0.752:0.752))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[6\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.471:1.471:1.471))
        (PORT ena (1.573:1.573:1.573) (1.406:1.406:1.406))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.378:1.378:1.378) (1.273:1.273:1.273))
        (PORT datac (0.299:0.299:0.299) (0.363:0.363:0.363))
        (PORT datad (1.705:1.705:1.705) (1.55:1.55:1.55))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.471:1.471:1.471))
        (PORT ena (2.058:2.058:2.058) (1.86:1.86:1.86))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.32:0.32:0.32) (0.374:0.374:0.374))
        (PORT datac (1.286:1.286:1.286) (1.197:1.197:1.197))
        (PORT datad (1.705:1.705:1.705) (1.549:1.549:1.549))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[6\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.471:1.471:1.471))
        (PORT ena (1.573:1.573:1.573) (1.406:1.406:1.406))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.934:0.934:0.934) (0.866:0.866:0.866))
        (PORT datad (0.888:0.888:0.888) (0.818:0.818:0.818))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.505:1.505:1.505))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.48:1.48:1.48))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.024:1.024:1.024) (0.934:0.934:0.934))
        (PORT datab (0.855:0.855:0.855) (0.788:0.788:0.788))
        (PORT datac (0.93:0.93:0.93) (0.827:0.827:0.827))
        (PORT datad (1.546:1.546:1.546) (1.39:1.39:1.39))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.089:2.089:2.089) (1.89:1.89:1.89))
        (PORT datab (0.344:0.344:0.344) (0.4:0.4:0.4))
        (PORT datac (0.979:0.979:0.979) (0.919:0.919:0.919))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Decoder1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.95:0.95:0.95) (0.899:0.899:0.899))
        (PORT datab (0.627:0.627:0.627) (0.588:0.588:0.588))
        (PORT datac (1.309:1.309:1.309) (1.204:1.204:1.204))
        (PORT datad (0.527:0.527:0.527) (0.515:0.515:0.515))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[7\]\[0\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.72:1.72:1.72) (1.595:1.595:1.595))
        (PORT datab (0.324:0.324:0.324) (0.351:0.351:0.351))
        (PORT datac (0.915:0.915:0.915) (0.811:0.811:0.811))
        (PORT datad (0.249:0.249:0.249) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[7\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.96:1.96:1.96) (1.765:1.765:1.765))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.05:1.05:1.05) (0.985:0.985:0.985))
        (PORT datab (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT datac (0.975:0.975:0.975) (0.915:0.915:0.915))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[7\]\[0\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.82:0.82:0.82) (0.716:0.716:0.716))
        (PORT datab (1.07:1.07:1.07) (1.041:1.041:1.041))
        (PORT datac (0.885:0.885:0.885) (0.805:0.805:0.805))
        (PORT datad (0.847:0.847:0.847) (0.752:0.752:0.752))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[7\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.56:1.56:1.56) (1.413:1.413:1.413))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.4:0.4:0.4))
        (PORT datac (2.041:2.041:2.041) (1.847:1.847:1.847))
        (PORT datad (1.438:1.438:1.438) (1.366:1.366:1.366))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[7\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.96:1.96:1.96) (1.765:1.765:1.765))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.049:1.049:1.049) (0.984:0.984:0.984))
        (PORT datab (0.322:0.322:0.322) (0.376:0.376:0.376))
        (PORT datad (1.439:1.439:1.439) (1.367:1.367:1.367))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[7\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.56:1.56:1.56) (1.413:1.413:1.413))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.271:1.271:1.271) (1.168:1.168:1.168))
        (PORT datad (1.266:1.266:1.266) (1.153:1.153:1.153))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.473:1.473:1.473) (1.444:1.444:1.444))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.786:1.786:1.786) (1.602:1.602:1.602))
        (PORT datab (1.748:1.748:1.748) (1.593:1.593:1.593))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Decoder1\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.406:0.406:0.406) (0.494:0.494:0.494))
        (PORT datab (0.39:0.39:0.39) (0.463:0.463:0.463))
        (PORT datac (0.954:0.954:0.954) (0.934:0.934:0.934))
        (PORT datad (1.004:1.004:1.004) (0.958:0.958:0.958))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[5\]\[0\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.546:0.546:0.546) (0.453:0.453:0.453))
        (PORT datab (0.328:0.328:0.328) (0.355:0.355:0.355))
        (PORT datac (0.917:0.917:0.917) (0.813:0.813:0.813))
        (PORT datad (1.675:1.675:1.675) (1.546:1.546:1.546))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT ena (2.107:2.107:2.107) (1.897:1.897:1.897))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.785:1.785:1.785) (1.601:1.601:1.601))
        (PORT datab (1.421:1.421:1.421) (1.324:1.324:1.324))
        (PORT datad (0.279:0.279:0.279) (0.334:0.334:0.334))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[5\]\[0\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.816:0.816:0.816) (0.699:0.699:0.699))
        (PORT datab (1.069:1.069:1.069) (1.039:1.039:1.039))
        (PORT datac (0.887:0.887:0.887) (0.808:0.808:0.808))
        (PORT datad (0.85:0.85:0.85) (0.756:0.756:0.756))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[5\]\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT ena (1.872:1.872:1.872) (1.663:1.663:1.663))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.747:1.747:1.747) (1.593:1.593:1.593))
        (PORT datac (1.245:1.245:1.245) (1.14:1.14:1.14))
        (PORT datad (0.496:0.496:0.496) (0.482:0.482:0.482))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT ena (2.107:2.107:2.107) (1.897:1.897:1.897))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.419:1.419:1.419) (1.322:1.322:1.322))
        (PORT datac (1.247:1.247:1.247) (1.143:1.143:1.143))
        (PORT datad (0.279:0.279:0.279) (0.334:0.334:0.334))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[5\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT ena (1.872:1.872:1.872) (1.663:1.663:1.663))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.216:1.216:1.216) (1.068:1.068:1.068))
        (PORT datad (1.447:1.447:1.447) (1.251:1.251:1.251))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|is_in_use_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.441:1.441:1.441) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.283:0.283:0.283))
        (PORT datab (0.99:0.99:0.99) (0.89:0.89:0.89))
        (PORT datac (0.927:0.927:0.927) (0.825:0.825:0.825))
        (PORT datad (1.168:1.168:1.168) (1.04:1.04:1.04))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.281:0.281:0.281))
        (PORT datab (0.268:0.268:0.268) (0.275:0.275:0.275))
        (PORT datad (0.576:0.576:0.576) (0.552:0.552:0.552))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.538:1.538:1.538) (1.326:1.326:1.326))
        (PORT datad (1.179:1.179:1.179) (1.064:1.064:1.064))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.199:1.199:1.199) (1.083:1.083:1.083))
        (PORT datab (0.896:0.896:0.896) (0.797:0.797:0.797))
        (PORT datac (0.927:0.927:0.927) (1.085:1.085:1.085))
        (PORT datad (1.251:1.251:1.251) (1.124:1.124:1.124))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.885:0.885:0.885) (0.776:0.776:0.776))
        (PORT datab (0.267:0.267:0.267) (0.274:0.274:0.274))
        (PORT datac (2.266:2.266:2.266) (1.99:1.99:1.99))
        (PORT datad (1.6:1.6:1.6) (1.448:1.448:1.448))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.995:0.995:0.995) (1.107:1.107:1.107))
        (PORT datad (0.305:0.305:0.305) (0.364:0.364:0.364))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.959:0.959:0.959) (0.916:0.916:0.916))
        (PORT datab (1.059:1.059:1.059) (0.979:0.979:0.979))
        (PORT datac (0.591:0.591:0.591) (0.594:0.594:0.594))
        (PORT datad (0.824:0.824:0.824) (0.724:0.724:0.724))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.933:0.933:0.933) (1.116:1.116:1.116))
        (PORT datab (0.267:0.267:0.267) (0.274:0.274:0.274))
        (PORT datac (0.49:0.49:0.49) (0.417:0.417:0.417))
        (PORT datad (1.252:1.252:1.252) (1.125:1.125:1.125))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.756:0.756:0.756) (0.622:0.622:0.622))
        (PORT datab (0.338:0.338:0.338) (0.399:0.399:0.399))
        (PORT datac (0.286:0.286:0.286) (0.352:0.352:0.352))
        (PORT datad (0.744:0.744:0.744) (0.601:0.601:0.601))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_dr_scan_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.185:1.185:1.185) (1.145:1.145:1.145))
        (PORT ena (1.197:1.197:1.197) (1.099:1.099:1.099))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.107:1.107:1.107) (0.93:0.93:0.93))
        (PORT datab (1.676:1.676:1.676) (1.467:1.467:1.467))
        (PORT datac (0.3:0.3:0.3) (0.373:0.373:0.373))
        (PORT datad (0.843:0.843:0.843) (0.734:0.734:0.734))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.107:1.107:1.107) (0.93:0.93:0.93))
        (PORT datab (1.532:1.532:1.532) (1.379:1.379:1.379))
        (PORT datac (0.303:0.303:0.303) (0.376:0.376:0.376))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_3\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.507:1.507:1.507) (1.483:1.483:1.483))
        (PORT ena (1.033:1.033:1.033) (1.005:1.005:1.005))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.78:1.78:1.78) (1.655:1.655:1.655))
        (PORT datab (1.307:1.307:1.307) (1.175:1.175:1.175))
        (PORT datad (0.303:0.303:0.303) (0.359:0.359:0.359))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.485:1.485:1.485))
        (PORT ena (1.857:1.857:1.857) (1.598:1.598:1.598))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~36)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.696:1.696:1.696) (1.537:1.537:1.537))
        (PORT datac (0.279:0.279:0.279) (0.343:0.343:0.343))
        (PORT datad (1.735:1.735:1.735) (1.607:1.607:1.607))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.485:1.485:1.485))
        (PORT ena (1.803:1.803:1.803) (1.583:1.583:1.583))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.993:0.993:0.993) (0.915:0.915:0.915))
        (PORT datab (1.019:1.019:1.019) (0.952:0.952:0.952))
        (PORT datac (1.194:1.194:1.194) (1.073:1.073:1.073))
        (PORT datad (1.252:1.252:1.252) (1.15:1.15:1.15))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.509:1.509:1.509))
        (PORT asdata (1.595:1.595:1.595) (1.476:1.476:1.476))
        (PORT clrn (0.877:0.877:0.877) (0.834:0.834:0.834))
        (PORT ena (1.912:1.912:1.912) (1.642:1.642:1.642))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.366:1.366:1.366) (1.381:1.381:1.381))
        (PORT datab (1.373:1.373:1.373) (1.268:1.268:1.268))
        (PORT datad (0.302:0.302:0.302) (0.358:0.358:0.358))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.471:1.471:1.471))
        (PORT ena (2.058:2.058:2.058) (1.86:1.86:1.86))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.333:1.333:1.333) (1.238:1.238:1.238))
        (PORT datac (0.279:0.279:0.279) (0.342:0.342:0.342))
        (PORT datad (1.322:1.322:1.322) (1.334:1.334:1.334))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[6\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.471:1.471:1.471))
        (PORT ena (1.573:1.573:1.573) (1.406:1.406:1.406))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.2:1.2:1.2) (1.084:1.084:1.084))
        (PORT datab (0.893:0.893:0.893) (0.795:0.795:0.795))
        (PORT datac (0.931:0.931:0.931) (1.089:1.089:1.089))
        (PORT datad (1.599:1.599:1.599) (1.448:1.448:1.448))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.282:0.282:0.282))
        (PORT datab (1.317:1.317:1.317) (1.17:1.17:1.17))
        (PORT datac (2.263:2.263:2.263) (1.987:1.987:1.987))
        (PORT datad (0.841:0.841:0.841) (0.732:0.732:0.732))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.866:0.866:0.866) (0.769:0.769:0.769))
        (PORT datab (1.061:1.061:1.061) (0.982:0.982:0.982))
        (PORT datac (0.594:0.594:0.594) (0.599:0.599:0.599))
        (PORT datad (0.905:0.905:0.905) (0.865:0.865:0.865))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.642:1.642:1.642) (1.491:1.491:1.491))
        (PORT datab (2.069:2.069:2.069) (2.441:2.441:2.441))
        (PORT datac (0.753:0.753:0.753) (0.598:0.598:0.598))
        (PORT datad (0.477:0.477:0.477) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_5\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.507:1.507:1.507) (1.483:1.483:1.483))
        (PORT ena (1.033:1.033:1.033) (1.005:1.005:1.005))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.617:3.617:3.617) (3.205:3.205:3.205))
        (PORT datab (3.567:3.567:3.567) (3.165:3.165:3.165))
        (PORT datac (0.991:0.991:0.991) (0.95:0.95:0.95))
        (PORT datad (1.571:1.571:1.571) (1.402:1.402:1.402))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.009:1.009:1.009) (0.98:0.98:0.98))
        (PORT datab (1.376:1.376:1.376) (1.271:1.271:1.271))
        (PORT datad (1.34:1.34:1.34) (1.338:1.338:1.338))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.471:1.471:1.471))
        (PORT ena (2.058:2.058:2.058) (1.86:1.86:1.86))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.324:0.324:0.324) (0.383:0.383:0.383))
        (PORT datac (1.283:1.283:1.283) (1.194:1.194:1.194))
        (PORT datad (1.339:1.339:1.339) (1.336:1.336:1.336))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[6\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.471:1.471:1.471))
        (PORT ena (1.573:1.573:1.573) (1.406:1.406:1.406))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_incr_addr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.503:2.503:2.503) (2.393:2.393:2.393))
        (PORT datab (3.567:3.567:3.567) (3.165:3.165:3.165))
        (PORT datac (0.965:0.965:0.965) (0.924:0.924:0.924))
        (PORT datad (1.571:1.571:1.571) (1.402:1.402:1.402))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.349:0.349:0.349) (0.42:0.42:0.42))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.407:0.407:0.407))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~49)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.377:1.377:1.377) (1.272:1.272:1.272))
        (PORT datac (0.573:0.573:0.573) (0.604:0.604:0.604))
        (PORT datad (1.278:1.278:1.278) (1.272:1.272:1.272))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.471:1.471:1.471))
        (PORT ena (2.058:2.058:2.058) (1.86:1.86:1.86))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~52)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT datac (1.284:1.284:1.284) (1.194:1.194:1.194))
        (PORT datad (1.276:1.276:1.276) (1.271:1.271:1.271))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[6\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.471:1.471:1.471))
        (PORT ena (1.573:1.573:1.573) (1.406:1.406:1.406))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|process_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.667:0.667:0.667) (0.657:0.657:0.657))
        (PORT datad (0.572:0.572:0.572) (0.595:0.595:0.595))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.258:1.258:1.258) (1.169:1.169:1.169))
        (PORT datab (0.277:0.277:0.277) (0.287:0.287:0.287))
        (PORT datac (2.904:2.904:2.904) (2.595:2.595:2.595))
        (PORT datad (1.562:1.562:1.562) (1.399:1.399:1.399))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.334:0.334:0.334) (0.363:0.363:0.363))
        (PORT datab (0.27:0.27:0.27) (0.277:0.277:0.277))
        (PORT datad (1.255:1.255:1.255) (1.219:1.219:1.219))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.993:1.993:1.993) (1.955:1.955:1.955))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.384:0.384:0.384))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.273:0.273:0.273) (0.285:0.285:0.285))
        (PORT datab (1.319:1.319:1.319) (1.262:1.262:1.262))
        (PORT datad (0.291:0.291:0.291) (0.319:0.319:0.319))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.993:1.993:1.993) (1.955:1.955:1.955))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.383:0.383:0.383))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.486:0.486:0.486) (0.417:0.417:0.417))
        (PORT datab (1.315:1.315:1.315) (1.256:1.256:1.256))
        (PORT datad (0.292:0.292:0.292) (0.321:0.321:0.321))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.993:1.993:1.993) (1.955:1.955:1.955))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.397:0.397:0.397))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.273:0.273:0.273) (0.285:0.285:0.285))
        (PORT datab (1.318:1.318:1.318) (1.26:1.26:1.26))
        (PORT datad (0.291:0.291:0.291) (0.32:0.32:0.32))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.993:1.993:1.993) (1.955:1.955:1.955))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.288:0.288:0.288) (0.347:0.347:0.347))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.333:0.333:0.333) (0.362:0.362:0.362))
        (PORT datab (0.271:0.271:0.271) (0.279:0.279:0.279))
        (PORT datad (1.257:1.257:1.257) (1.221:1.221:1.221))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.993:1.993:1.993) (1.955:1.955:1.955))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.617:0.617:0.617) (0.637:0.637:0.637))
        (PORT datab (0.323:0.323:0.323) (0.38:0.38:0.38))
        (PORT datac (0.282:0.282:0.282) (0.348:0.348:0.348))
        (PORT datad (0.283:0.283:0.283) (0.342:0.342:0.342))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.417:0.417:0.417))
        (PORT datab (0.574:0.574:0.574) (0.55:0.55:0.55))
        (PORT datac (0.298:0.298:0.298) (0.37:0.37:0.37))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.334:0.334:0.334) (0.363:0.363:0.363))
        (PORT datab (0.27:0.27:0.27) (0.277:0.277:0.277))
        (PORT datad (1.254:1.254:1.254) (1.218:1.218:1.218))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.993:1.993:1.993) (1.955:1.955:1.955))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_incr_addr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.422:0.422:0.422))
        (PORT datab (0.346:0.346:0.346) (0.409:0.409:0.409))
        (PORT datac (1.219:1.219:1.219) (1.227:1.227:1.227))
        (PORT datad (0.251:0.251:0.251) (0.259:0.259:0.259))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.266:0.266:0.266) (0.273:0.273:0.273))
        (PORT datac (1.207:1.207:1.207) (1.027:1.027:1.027))
        (PORT datad (0.233:0.233:0.233) (0.243:0.243:0.243))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.437:1.437:1.437) (1.482:1.482:1.482))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.953:0.953:0.953) (0.934:0.934:0.934))
        (PORT clrn (1.607:1.607:1.607) (1.491:1.491:1.491))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.568:0.568:0.568) (0.543:0.543:0.543))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.437:1.437:1.437) (1.482:1.482:1.482))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.235:1.235:1.235) (1.135:1.135:1.135))
        (PORT clrn (1.607:1.607:1.607) (1.491:1.491:1.491))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.851:0.851:0.851) (0.745:0.745:0.745))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.349:0.349:0.349) (0.407:0.407:0.407))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.567:0.567:0.567) (0.55:0.55:0.55))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.861:0.861:0.861) (0.766:0.766:0.766))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.568:0.568:0.568) (0.551:0.551:0.551))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.414:0.414:0.414))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.557:0.557:0.557) (0.546:0.546:0.546))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.413:0.413:0.413))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.364:0.364:0.364) (0.419:0.419:0.419))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.437:1.437:1.437) (1.482:1.482:1.482))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (2.376:2.376:2.376) (2.632:2.632:2.632))
        (PORT clrn (1.607:1.607:1.607) (1.491:1.491:1.491))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.437:1.437:1.437) (1.482:1.482:1.482))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.97:0.97:0.97) (0.953:0.953:0.953))
        (PORT clrn (1.607:1.607:1.607) (1.491:1.491:1.491))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.437:1.437:1.437) (1.482:1.482:1.482))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.732:0.732:0.732) (0.798:0.798:0.798))
        (PORT clrn (1.607:1.607:1.607) (1.491:1.491:1.491))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.437:1.437:1.437) (1.482:1.482:1.482))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.94:0.94:0.94) (0.932:0.932:0.932))
        (PORT clrn (1.607:1.607:1.607) (1.491:1.491:1.491))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.437:1.437:1.437) (1.482:1.482:1.482))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.732:0.732:0.732) (0.799:0.799:0.799))
        (PORT clrn (1.607:1.607:1.607) (1.491:1.491:1.491))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.437:1.437:1.437) (1.482:1.482:1.482))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.951:0.951:0.951) (0.937:0.937:0.937))
        (PORT clrn (1.607:1.607:1.607) (1.491:1.491:1.491))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.437:1.437:1.437) (1.482:1.482:1.482))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.238:1.238:1.238) (1.157:1.157:1.157))
        (PORT clrn (1.607:1.607:1.607) (1.491:1.491:1.491))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.437:1.437:1.437) (1.482:1.482:1.482))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.95:0.95:0.95) (0.936:0.936:0.936))
        (PORT clrn (1.607:1.607:1.607) (1.491:1.491:1.491))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.437:1.437:1.437) (1.482:1.482:1.482))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.732:0.732:0.732) (0.797:0.797:0.797))
        (PORT clrn (1.607:1.607:1.607) (1.491:1.491:1.491))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.933:0.933:0.933) (0.865:0.865:0.865))
        (PORT datad (0.888:0.888:0.888) (0.817:0.817:0.817))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.527:2.527:2.527) (2.284:2.284:2.284))
        (PORT datab (2.333:2.333:2.333) (2.1:2.1:2.1))
        (PORT datac (2.036:2.036:2.036) (1.828:1.828:1.828))
        (PORT datad (1.633:1.633:1.633) (1.564:1.564:1.564))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.478:1.478:1.478))
        (PORT asdata (3.812:3.812:3.812) (3.367:3.367:3.367))
        (PORT clrn (1.805:1.805:1.805) (1.6:1.6:1.6))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.319:1.319:1.319) (1.176:1.176:1.176))
        (PORT datab (1.228:1.228:1.228) (1.119:1.119:1.119))
        (PORT datac (1.354:1.354:1.354) (1.244:1.244:1.244))
        (PORT datad (1.278:1.278:1.278) (1.261:1.261:1.261))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datab (1.748:1.748:1.748) (1.594:1.594:1.594))
        (PORT datac (0.94:0.94:0.94) (0.866:0.866:0.866))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT ena (2.107:2.107:2.107) (1.897:1.897:1.897))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~45)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.981:0.981:0.981) (0.898:0.898:0.898))
        (PORT datac (0.278:0.278:0.278) (0.341:0.341:0.341))
        (PORT datad (1.357:1.357:1.357) (1.283:1.283:1.283))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[5\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT ena (1.872:1.872:1.872) (1.663:1.663:1.663))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.307:2.307:2.307) (2.021:2.021:2.021))
        (PORT datac (0.932:0.932:0.932) (1.089:1.089:1.089))
        (PORT datad (0.3:0.3:0.3) (0.355:0.355:0.355))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.007:1.007:1.007) (0.982:0.982:0.982))
        (PORT datab (2.04:2.04:2.04) (2.406:2.406:2.406))
        (PORT datac (0.365:0.365:0.365) (0.46:0.46:0.46))
        (PORT datad (1.014:1.014:1.014) (0.968:0.968:0.968))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|ret\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.002:1.002:1.002) (0.976:0.976:0.976))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.408:0.408:0.408) (0.497:0.497:0.497))
        (PORT datab (0.933:0.933:0.933) (0.868:0.868:0.868))
        (PORT datac (0.45:0.45:0.45) (0.389:0.389:0.389))
        (PORT datad (0.845:0.845:0.845) (0.985:0.985:0.985))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.899:0.899:0.899) (0.763:0.763:0.763))
        (PORT datac (0.484:0.484:0.484) (0.407:0.407:0.407))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_4\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.464:1.464:1.464) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.506:1.506:1.506) (1.482:1.482:1.482))
        (PORT ena (1.57:1.57:1.57) (1.422:1.422:1.422))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.242:1.242:1.242) (1.103:1.103:1.103))
        (PORT datab (1.554:1.554:1.554) (1.378:1.378:1.378))
        (PORT datac (3.87:3.87:3.87) (3.393:3.393:3.393))
        (PORT datad (2.358:2.358:2.358) (2.105:2.105:2.105))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~41)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.749:1.749:1.749) (1.594:1.594:1.594))
        (PORT datac (1.339:1.339:1.339) (1.276:1.276:1.276))
        (PORT datad (0.497:0.497:0.497) (0.486:0.486:0.486))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT ena (2.107:2.107:2.107) (1.897:1.897:1.897))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.324:0.324:0.324) (0.384:0.384:0.384))
        (PORT datab (1.414:1.414:1.414) (1.316:1.316:1.316))
        (PORT datac (1.338:1.338:1.338) (1.275:1.275:1.275))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[5\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT ena (1.872:1.872:1.872) (1.663:1.663:1.663))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_incr_addr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.399:2.399:2.399) (2.148:2.148:2.148))
        (PORT datab (1.556:1.556:1.556) (1.38:1.38:1.38))
        (PORT datac (2.512:2.512:2.512) (2.391:2.391:2.391))
        (PORT datad (1.414:1.414:1.414) (1.222:1.222:1.222))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.42:0.42:0.42))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.406:0.406:0.406))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~40)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.749:1.749:1.749) (1.594:1.594:1.594))
        (PORT datac (0.924:0.924:0.924) (0.859:0.859:0.859))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT ena (2.107:2.107:2.107) (1.897:1.897:1.897))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.383:0.383:0.383))
        (PORT datab (1.417:1.417:1.417) (1.319:1.319:1.319))
        (PORT datac (0.924:0.924:0.924) (0.859:0.859:0.859))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[5\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT ena (1.872:1.872:1.872) (1.663:1.663:1.663))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|process_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.284:1.284:1.284) (1.121:1.121:1.121))
        (PORT datad (1.414:1.414:1.414) (1.223:1.223:1.223))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.398:2.398:2.398) (2.148:2.148:2.148))
        (PORT datab (1.555:1.555:1.555) (1.379:1.379:1.379))
        (PORT datac (3.87:3.87:3.87) (3.393:3.393:3.393))
        (PORT datad (0.233:0.233:0.233) (0.244:0.244:0.244))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.382:0.382:0.382))
        (PORT datab (0.27:0.27:0.27) (0.277:0.277:0.277))
        (PORT datad (1.149:1.149:1.149) (0.98:0.98:0.98))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.482:1.482:1.482))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.81:1.81:1.81) (1.63:1.63:1.63))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.341:0.341:0.341) (0.396:0.396:0.396))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.386:0.386:0.386))
        (PORT datab (0.271:0.271:0.271) (0.278:0.278:0.278))
        (PORT datad (1.149:1.149:1.149) (0.98:0.98:0.98))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.482:1.482:1.482))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.81:1.81:1.81) (1.63:1.63:1.63))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.331:0.331:0.331) (0.394:0.394:0.394))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.383:0.383:0.383))
        (PORT datab (0.477:0.477:0.477) (0.41:0.41:0.41))
        (PORT datad (1.149:1.149:1.149) (0.98:0.98:0.98))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.482:1.482:1.482))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.81:1.81:1.81) (1.63:1.63:1.63))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.391:0.391:0.391))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.379:0.379:0.379))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datad (1.149:1.149:1.149) (0.98:0.98:0.98))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.482:1.482:1.482))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.81:1.81:1.81) (1.63:1.63:1.63))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.288:0.288:0.288) (0.348:0.348:0.348))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.385:0.385:0.385))
        (PORT datab (0.482:0.482:0.482) (0.421:0.421:0.421))
        (PORT datad (1.149:1.149:1.149) (0.98:0.98:0.98))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.482:1.482:1.482))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.81:1.81:1.81) (1.63:1.63:1.63))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.331:0.331:0.331) (0.395:0.395:0.395))
        (PORT datab (0.327:0.327:0.327) (0.385:0.385:0.385))
        (PORT datac (0.557:0.557:0.557) (0.525:0.525:0.525))
        (PORT datad (0.287:0.287:0.287) (0.347:0.347:0.347))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.35:0.35:0.35) (0.421:0.421:0.421))
        (PORT datac (0.303:0.303:0.303) (0.375:0.375:0.375))
        (PORT datad (0.254:0.254:0.254) (0.265:0.265:0.265))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.38:0.38:0.38))
        (PORT datab (0.27:0.27:0.27) (0.277:0.277:0.277))
        (PORT datad (1.149:1.149:1.149) (0.98:0.98:0.98))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.438:1.438:1.438) (1.482:1.482:1.482))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.81:1.81:1.81) (1.63:1.63:1.63))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_incr_addr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.419:0.419:0.419))
        (PORT datab (0.343:0.343:0.343) (0.406:0.406:0.406))
        (PORT datac (1.159:1.159:1.159) (1.025:1.025:1.025))
        (PORT datad (0.257:0.257:0.257) (0.268:0.268:0.268))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.269:0.269:0.269) (0.275:0.275:0.275))
        (PORT datac (1.117:1.117:1.117) (0.921:0.921:0.921))
        (PORT datad (0.251:0.251:0.251) (0.259:0.259:0.259))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.951:0.951:0.951) (0.931:0.931:0.931))
        (PORT clrn (2.123:2.123:2.123) (1.885:1.885:1.885))
        (PORT sload (1.447:1.447:1.447) (1.373:1.373:1.373))
        (PORT ena (1.453:1.453:1.453) (1.287:1.287:1.287))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.566:0.566:0.566) (0.54:0.54:0.54))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.754:0.754:0.754) (0.819:0.819:0.819))
        (PORT clrn (2.123:2.123:2.123) (1.885:1.885:1.885))
        (PORT sload (1.447:1.447:1.447) (1.373:1.373:1.373))
        (PORT ena (1.453:1.453:1.453) (1.287:1.287:1.287))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.371:0.371:0.371) (0.429:0.429:0.429))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.567:0.567:0.567) (0.54:0.54:0.54))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.561:0.561:0.561) (0.551:0.551:0.551))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.372:0.372:0.372) (0.43:0.43:0.43))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.565:0.565:0.565) (0.547:0.547:0.547))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.551:0.551:0.551) (0.548:0.548:0.548))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.55:0.55:0.55) (0.537:0.537:0.537))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.414:0.414:0.414))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.365:0.365:0.365) (0.42:0.42:0.42))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (2.405:2.405:2.405) (2.641:2.641:2.641))
        (PORT clrn (2.123:2.123:2.123) (1.885:1.885:1.885))
        (PORT sload (1.447:1.447:1.447) (1.373:1.373:1.373))
        (PORT ena (1.453:1.453:1.453) (1.287:1.287:1.287))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.963:0.963:0.963) (0.943:0.943:0.943))
        (PORT clrn (2.123:2.123:2.123) (1.885:1.885:1.885))
        (PORT sload (1.447:1.447:1.447) (1.373:1.373:1.373))
        (PORT ena (1.453:1.453:1.453) (1.287:1.287:1.287))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.732:0.732:0.732) (0.799:0.799:0.799))
        (PORT clrn (2.123:2.123:2.123) (1.885:1.885:1.885))
        (PORT sload (1.447:1.447:1.447) (1.373:1.373:1.373))
        (PORT ena (1.453:1.453:1.453) (1.287:1.287:1.287))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.933:0.933:0.933) (0.923:0.923:0.923))
        (PORT clrn (2.123:2.123:2.123) (1.885:1.885:1.885))
        (PORT sload (1.447:1.447:1.447) (1.373:1.373:1.373))
        (PORT ena (1.453:1.453:1.453) (1.287:1.287:1.287))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.934:0.934:0.934) (0.934:0.934:0.934))
        (PORT clrn (2.123:2.123:2.123) (1.885:1.885:1.885))
        (PORT sload (1.447:1.447:1.447) (1.373:1.373:1.373))
        (PORT ena (1.453:1.453:1.453) (1.287:1.287:1.287))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.949:0.949:0.949) (0.933:0.933:0.933))
        (PORT clrn (2.123:2.123:2.123) (1.885:1.885:1.885))
        (PORT sload (1.447:1.447:1.447) (1.373:1.373:1.373))
        (PORT ena (1.453:1.453:1.453) (1.287:1.287:1.287))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.755:0.755:0.755) (0.82:0.82:0.82))
        (PORT clrn (2.123:2.123:2.123) (1.885:1.885:1.885))
        (PORT sload (1.447:1.447:1.447) (1.373:1.373:1.373))
        (PORT ena (1.453:1.453:1.453) (1.287:1.287:1.287))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.945:0.945:0.945) (0.942:0.942:0.942))
        (PORT clrn (2.123:2.123:2.123) (1.885:1.885:1.885))
        (PORT sload (1.447:1.447:1.447) (1.373:1.373:1.373))
        (PORT ena (1.453:1.453:1.453) (1.287:1.287:1.287))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.951:0.951:0.951) (0.931:0.931:0.931))
        (PORT clrn (2.123:2.123:2.123) (1.885:1.885:1.885))
        (PORT sload (1.447:1.447:1.447) (1.373:1.373:1.373))
        (PORT ena (1.453:1.453:1.453) (1.287:1.287:1.287))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.852:0.852:0.852) (0.755:0.755:0.755))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.216:1.216:1.216) (1.068:1.068:1.068))
        (PORT datad (1.449:1.449:1.449) (1.254:1.254:1.254))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.996:1.996:1.996) (1.741:1.741:1.741))
        (PORT datab (1.559:1.559:1.559) (1.383:1.383:1.383))
        (PORT datac (1.203:1.203:1.203) (1.07:1.07:1.07))
        (PORT datad (2.356:2.356:2.356) (2.103:2.103:2.103))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.44:1.44:1.44) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.155:1.155:1.155) (1.046:1.046:1.046))
        (PORT ena (1.245:1.245:1.245) (1.149:1.149:1.149))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.12:2.12:2.12) (2.493:2.493:2.493))
        (PORT datab (0.642:0.642:0.642) (0.626:0.626:0.626))
        (PORT datac (1.007:1.007:1.007) (0.946:0.946:0.946))
        (PORT datad (0.823:0.823:0.823) (0.724:0.724:0.724))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.312:0.312:0.312) (0.333:0.333:0.333))
        (PORT datab (1.315:1.315:1.315) (1.167:1.167:1.167))
        (PORT datac (0.443:0.443:0.443) (0.393:0.393:0.393))
        (PORT datad (1.601:1.601:1.601) (1.449:1.449:1.449))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_6\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.507:1.507:1.507) (1.483:1.483:1.483))
        (PORT ena (1.033:1.033:1.033) (1.005:1.005:1.005))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datab (1.086:1.086:1.086) (1.063:1.063:1.063))
        (PORT datac (2.04:2.04:2.04) (1.847:1.847:1.847))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[7\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.96:1.96:1.96) (1.765:1.765:1.765))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.051:1.051:1.051) (0.986:0.986:0.986))
        (PORT datab (1.084:1.084:1.084) (1.061:1.061:1.061))
        (PORT datac (0.277:0.277:0.277) (0.339:0.339:0.339))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[7\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.56:1.56:1.56) (1.413:1.413:1.413))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.432:2.432:2.432) (2.225:2.225:2.225))
        (PORT datab (2.054:2.054:2.054) (1.797:1.797:1.797))
        (PORT datac (2.064:2.064:2.064) (1.858:1.858:1.858))
        (PORT datad (1.661:1.661:1.661) (1.603:1.603:1.603))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~58)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.399:0.399:0.399))
        (PORT datac (2.041:2.041:2.041) (1.848:1.848:1.848))
        (PORT datad (0.611:0.611:0.611) (0.637:0.637:0.637))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[7\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.96:1.96:1.96) (1.765:1.765:1.765))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.049:1.049:1.049) (0.983:0.983:0.983))
        (PORT datab (0.322:0.322:0.322) (0.377:0.377:0.377))
        (PORT datad (0.611:0.611:0.611) (0.638:0.638:0.638))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[7\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.56:1.56:1.56) (1.413:1.413:1.413))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~59)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.398:0.398:0.398))
        (PORT datac (2.042:2.042:2.042) (1.848:1.848:1.848))
        (PORT datad (0.65:0.65:0.65) (0.673:0.673:0.673))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[7\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.96:1.96:1.96) (1.765:1.765:1.765))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.383:0.383:0.383))
        (PORT datab (0.711:0.711:0.711) (0.715:0.715:0.715))
        (PORT datad (0.981:0.981:0.981) (0.935:0.935:0.935))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[7\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.56:1.56:1.56) (1.413:1.413:1.413))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|process_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.339:1.339:1.339) (1.252:1.252:1.252))
        (PORT datac (1.371:1.371:1.371) (1.277:1.277:1.277))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.848:2.848:2.848) (2.509:2.509:2.509))
        (PORT datab (2.803:2.803:2.803) (2.497:2.497:2.497))
        (PORT datac (2.025:2.025:2.025) (1.795:1.795:1.795))
        (PORT datad (0.233:0.233:0.233) (0.243:0.243:0.243))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.334:0.334:0.334) (0.399:0.399:0.399))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.611:0.611:0.611) (0.522:0.522:0.522))
        (PORT datab (0.27:0.27:0.27) (0.277:0.277:0.277))
        (PORT datad (0.286:0.286:0.286) (0.31:0.31:0.31))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.383:2.383:2.383) (2.284:2.284:2.284))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.335:0.335:0.335) (0.395:0.395:0.395))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.61:0.61:0.61) (0.522:0.522:0.522))
        (PORT datab (0.27:0.27:0.27) (0.277:0.277:0.277))
        (PORT datad (0.286:0.286:0.286) (0.31:0.31:0.31))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.383:2.383:2.383) (2.284:2.284:2.284))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.333:0.333:0.333) (0.392:0.392:0.392))
        (PORT datac (0.247:0.247:0.247) (0.263:0.263:0.263))
        (PORT datad (0.291:0.291:0.291) (0.354:0.354:0.354))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.348:0.348:0.348) (0.406:0.406:0.406))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.513:0.513:0.513) (0.463:0.463:0.463))
        (PORT datab (0.289:0.289:0.289) (0.296:0.296:0.296))
        (PORT datac (0.562:0.562:0.562) (0.534:0.534:0.534))
        (PORT datad (0.477:0.477:0.477) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT asdata (0.863:0.863:0.863) (0.795:0.795:0.795))
        (PORT clrn (2.383:2.383:2.383) (2.284:2.284:2.284))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.383:0.383:0.383))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.612:0.612:0.612) (0.523:0.523:0.523))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datad (0.287:0.287:0.287) (0.311:0.311:0.311))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.383:2.383:2.383) (2.284:2.284:2.284))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.33:0.33:0.33) (0.393:0.393:0.393))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.272:0.272:0.272) (0.283:0.283:0.283))
        (PORT datab (0.745:0.745:0.745) (0.612:0.612:0.612))
        (PORT datad (0.286:0.286:0.286) (0.31:0.31:0.31))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.383:2.383:2.383) (2.284:2.284:2.284))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.288:0.288:0.288) (0.346:0.346:0.346))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.609:0.609:0.609) (0.52:0.52:0.52))
        (PORT datab (0.271:0.271:0.271) (0.278:0.278:0.278))
        (PORT datad (0.285:0.285:0.285) (0.309:0.309:0.309))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.383:2.383:2.383) (2.284:2.284:2.284))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.328:0.328:0.328) (0.39:0.39:0.39))
        (PORT datab (0.322:0.322:0.322) (0.378:0.378:0.378))
        (PORT datac (0.282:0.282:0.282) (0.348:0.348:0.348))
        (PORT datad (0.304:0.304:0.304) (0.363:0.363:0.363))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.613:1.613:1.613) (1.486:1.486:1.486))
        (PORT datac (0.294:0.294:0.294) (0.364:0.364:0.364))
        (PORT datad (0.295:0.295:0.295) (0.358:0.358:0.358))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.458:1.458:1.458) (1.338:1.338:1.338))
        (PORT datab (2.829:2.829:2.829) (2.624:2.624:2.624))
        (PORT datac (2.004:2.004:2.004) (1.766:1.766:1.766))
        (PORT datad (2.392:2.392:2.392) (2.182:2.182:2.182))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.846:0.846:0.846) (0.691:0.691:0.691))
        (PORT datab (0.841:0.841:0.841) (0.666:0.666:0.666))
        (PORT datac (0.224:0.224:0.224) (0.239:0.239:0.239))
        (PORT datad (0.238:0.238:0.238) (0.249:0.249:0.249))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.951:0.951:0.951) (0.931:0.931:0.931))
        (PORT clrn (1.964:1.964:1.964) (1.801:1.801:1.801))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.566:0.566:0.566) (0.54:0.54:0.54))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.731:0.731:0.731) (0.796:0.796:0.796))
        (PORT clrn (1.964:1.964:1.964) (1.801:1.801:1.801))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.348:0.348:0.348) (0.406:0.406:0.406))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.567:0.567:0.567) (0.54:0.54:0.54))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.56:0.56:0.56) (0.55:0.55:0.55))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.349:0.349:0.349) (0.407:0.407:0.407))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.568:0.568:0.568) (0.551:0.551:0.551))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.555:0.555:0.555) (0.556:0.556:0.556))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.566:0.566:0.566) (0.548:0.548:0.548))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.414:0.414:0.414))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.365:0.365:0.365) (0.42:0.42:0.42))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (3.569:3.569:3.569) (4.025:4.025:4.025))
        (PORT clrn (1.964:1.964:1.964) (1.801:1.801:1.801))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.963:0.963:0.963) (0.943:0.943:0.943))
        (PORT clrn (1.964:1.964:1.964) (1.801:1.801:1.801))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.732:0.732:0.732) (0.799:0.799:0.799))
        (PORT clrn (1.964:1.964:1.964) (1.801:1.801:1.801))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.949:0.949:0.949) (0.934:0.934:0.934))
        (PORT clrn (1.964:1.964:1.964) (1.801:1.801:1.801))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.938:0.938:0.938) (0.941:0.941:0.941))
        (PORT clrn (1.964:1.964:1.964) (1.801:1.801:1.801))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.951:0.951:0.951) (0.936:0.936:0.936))
        (PORT clrn (1.964:1.964:1.964) (1.801:1.801:1.801))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.732:0.732:0.732) (0.797:0.797:0.797))
        (PORT clrn (1.964:1.964:1.964) (1.801:1.801:1.801))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.945:0.945:0.945) (0.941:0.941:0.941))
        (PORT clrn (1.964:1.964:1.964) (1.801:1.801:1.801))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.443:1.443:1.443) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.951:0.951:0.951) (0.931:0.931:0.931))
        (PORT clrn (1.964:1.964:1.964) (1.801:1.801:1.801))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.268:1.268:1.268) (1.165:1.165:1.165))
        (PORT datad (1.266:1.266:1.266) (1.152:1.152:1.152))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.894:2.894:2.894) (2.601:2.601:2.601))
        (PORT datab (2.401:2.401:2.401) (2.1:2.1:2.1))
        (PORT datac (1.655:1.655:1.655) (1.603:1.603:1.603))
        (PORT datad (1.668:1.668:1.668) (1.486:1.486:1.486))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.444:1.444:1.444) (1.486:1.486:1.486))
        (PORT asdata (1.325:1.325:1.325) (1.264:1.264:1.264))
        (PORT clrn (1.435:1.435:1.435) (1.28:1.28:1.28))
        (PORT ena (1.011:1.011:1.011) (0.982:0.982:0.982))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.328:1.328:1.328) (1.186:1.186:1.186))
        (PORT datab (0.269:0.269:0.269) (0.277:0.277:0.277))
        (PORT datac (1.172:1.172:1.172) (1.043:1.043:1.043))
        (PORT datad (0.886:0.886:0.886) (0.814:0.814:0.814))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.312:1.312:1.312) (1.187:1.187:1.187))
        (PORT datac (0.3:0.3:0.3) (0.364:0.364:0.364))
        (PORT datad (1.759:1.759:1.759) (1.621:1.621:1.621))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.484:1.484:1.484))
        (PORT ena (1.938:1.938:1.938) (1.703:1.703:1.703))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.382:0.382:0.382))
        (PORT datab (2.116:2.116:2.116) (1.899:1.899:1.899))
        (PORT datad (1.758:1.758:1.758) (1.62:1.62:1.62))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.484:1.484:1.484))
        (PORT ena (1.882:1.882:1.882) (1.682:1.682:1.682))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.117:2.117:2.117) (2.491:2.491:2.491))
        (PORT datab (1.06:1.06:1.06) (0.981:0.981:0.981))
        (PORT datac (0.915:0.915:0.915) (0.876:0.876:0.876))
        (PORT datad (0.824:0.824:0.824) (0.725:0.725:0.725))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.312:0.312:0.312) (0.333:0.333:0.333))
        (PORT datab (0.897:0.897:0.897) (0.798:0.798:0.798))
        (PORT datac (0.437:0.437:0.437) (0.383:0.383:0.383))
        (PORT datad (1.601:1.601:1.601) (1.449:1.449:1.449))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_2\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.507:1.507:1.507) (1.483:1.483:1.483))
        (PORT ena (1.033:1.033:1.033) (1.005:1.005:1.005))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.579:1.579:1.579) (1.365:1.365:1.365))
        (PORT datab (1.742:1.742:1.742) (1.537:1.537:1.537))
        (PORT datac (1.621:1.621:1.621) (1.475:1.475:1.475))
        (PORT datad (1.265:1.265:1.265) (1.163:1.163:1.163))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.342:0.342:0.342) (0.401:0.401:0.401))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.312:1.312:1.312) (1.188:1.188:1.188))
        (PORT datac (1.824:1.824:1.824) (1.673:1.673:1.673))
        (PORT datad (0.3:0.3:0.3) (0.355:0.355:0.355))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.484:1.484:1.484))
        (PORT ena (1.938:1.938:1.938) (1.703:1.703:1.703))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.382:0.382:0.382))
        (PORT datab (2.112:2.112:2.112) (1.894:1.894:1.894))
        (PORT datac (1.823:1.823:1.823) (1.672:1.672:1.672))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.484:1.484:1.484))
        (PORT ena (1.882:1.882:1.882) (1.682:1.682:1.682))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.765:1.765:1.765) (1.66:1.66:1.66))
        (PORT datab (1.313:1.313:1.313) (1.188:1.188:1.188))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.484:1.484:1.484))
        (PORT ena (1.938:1.938:1.938) (1.703:1.703:1.703))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.766:1.766:1.766) (1.661:1.661:1.661))
        (PORT datab (2.119:2.119:2.119) (1.903:1.903:1.903))
        (PORT datad (0.279:0.279:0.279) (0.334:0.334:0.334))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.484:1.484:1.484))
        (PORT ena (1.882:1.882:1.882) (1.682:1.682:1.682))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|process_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.98:0.98:0.98) (0.897:0.897:0.897))
        (PORT datad (0.914:0.914:0.914) (0.854:0.854:0.854))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.741:1.741:1.741) (1.567:1.567:1.567))
        (PORT datab (1.633:1.633:1.633) (1.447:1.447:1.447))
        (PORT datac (1.323:1.323:1.323) (1.222:1.222:1.222))
        (PORT datad (0.252:0.252:0.252) (0.26:0.26:0.26))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.485:0.485:0.485) (0.415:0.415:0.415))
        (PORT datab (0.923:0.923:0.923) (0.808:0.808:0.808))
        (PORT datad (0.509:0.509:0.509) (0.46:0.46:0.46))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.476:1.476:1.476) (1.516:1.516:1.516))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.304:2.304:2.304) (2.036:2.036:2.036))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.327:0.327:0.327) (0.384:0.384:0.384))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.483:0.483:0.483) (0.427:0.427:0.427))
        (PORT datab (0.925:0.925:0.925) (0.81:0.81:0.81))
        (PORT datad (0.512:0.512:0.512) (0.464:0.464:0.464))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.476:1.476:1.476) (1.516:1.516:1.516))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.304:2.304:2.304) (2.036:2.036:2.036))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.329:0.329:0.329) (0.393:0.393:0.393))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.486:0.486:0.486) (0.417:0.417:0.417))
        (PORT datab (0.924:0.924:0.924) (0.809:0.809:0.809))
        (PORT datad (0.51:0.51:0.51) (0.461:0.461:0.461))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.476:1.476:1.476) (1.516:1.516:1.516))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.304:2.304:2.304) (2.036:2.036:2.036))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.323:0.323:0.323) (0.379:0.379:0.379))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.282:0.282:0.282))
        (PORT datab (0.92:0.92:0.92) (0.804:0.804:0.804))
        (PORT datad (0.501:0.501:0.501) (0.452:0.452:0.452))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.476:1.476:1.476) (1.516:1.516:1.516))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.304:2.304:2.304) (2.036:2.036:2.036))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.488:0.488:0.488) (0.418:0.418:0.418))
        (PORT datab (0.924:0.924:0.924) (0.809:0.809:0.809))
        (PORT datad (0.511:0.511:0.511) (0.463:0.463:0.463))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.476:1.476:1.476) (1.516:1.516:1.516))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.304:2.304:2.304) (2.036:2.036:2.036))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.327:0.327:0.327) (0.39:0.39:0.39))
        (PORT datab (0.323:0.323:0.323) (0.38:0.38:0.38))
        (PORT datac (0.513:0.513:0.513) (0.495:0.495:0.495))
        (PORT datad (0.286:0.286:0.286) (0.344:0.344:0.344))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.633:0.633:0.633) (0.586:0.586:0.586))
        (PORT datac (0.461:0.461:0.461) (0.405:0.405:0.405))
        (PORT datad (0.519:0.519:0.519) (0.504:0.504:0.504))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.488:0.488:0.488) (0.421:0.421:0.421))
        (PORT datab (0.923:0.923:0.923) (0.808:0.808:0.808))
        (PORT datad (0.508:0.508:0.508) (0.46:0.46:0.46))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.476:1.476:1.476) (1.516:1.516:1.516))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.304:2.304:2.304) (2.036:2.036:2.036))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.634:0.634:0.634) (0.586:0.586:0.586))
        (PORT datac (1.521:1.521:1.521) (1.344:1.344:1.344))
        (PORT datad (0.52:0.52:0.52) (0.504:0.504:0.504))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.741:1.741:1.741) (1.567:1.567:1.567))
        (PORT datab (1.375:1.375:1.375) (1.255:1.255:1.255))
        (PORT datac (1.575:1.575:1.575) (1.424:1.424:1.424))
        (PORT datad (0.917:0.917:0.917) (0.857:0.857:0.857))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.273:0.273:0.273) (0.285:0.285:0.285))
        (PORT datab (0.865:0.865:0.865) (0.725:0.725:0.725))
        (PORT datac (0.458:0.458:0.458) (0.402:0.402:0.402))
        (PORT datad (0.237:0.237:0.237) (0.248:0.248:0.248))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.515:1.515:1.515))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.731:0.731:0.731) (0.796:0.796:0.796))
        (PORT clrn (1.942:1.942:1.942) (1.8:1.8:1.8))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.967:0.967:0.967) (0.936:0.936:0.936))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.348:0.348:0.348) (0.406:0.406:0.406))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.515:1.515:1.515))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.953:0.953:0.953) (0.934:0.934:0.934))
        (PORT clrn (1.942:1.942:1.942) (1.8:1.8:1.8))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.967:0.967:0.967) (0.936:0.936:0.936))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.569:0.569:0.569) (0.544:0.544:0.544))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.858:0.858:0.858) (0.763:0.763:0.763))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.349:0.349:0.349) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.572:0.572:0.572) (0.558:0.558:0.558))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.571:0.571:0.571) (0.565:0.565:0.565))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.365:0.365:0.365) (0.421:0.421:0.421))
        (IOPATH datab combout (0.437:0.437:0.437) (0.451:0.451:0.451))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.515:1.515:1.515))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.629:1.629:1.629) (1.864:1.864:1.864))
        (PORT clrn (1.942:1.942:1.942) (1.8:1.8:1.8))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.967:0.967:0.967) (0.936:0.936:0.936))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.515:1.515:1.515))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.963:0.963:0.963) (0.943:0.943:0.943))
        (PORT clrn (1.942:1.942:1.942) (1.8:1.8:1.8))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.967:0.967:0.967) (0.936:0.936:0.936))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.515:1.515:1.515))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.954:0.954:0.954) (0.951:0.951:0.951))
        (PORT clrn (1.942:1.942:1.942) (1.8:1.8:1.8))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.967:0.967:0.967) (0.936:0.936:0.936))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.515:1.515:1.515))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.955:0.955:0.955) (0.944:0.944:0.944))
        (PORT clrn (1.942:1.942:1.942) (1.8:1.8:1.8))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.967:0.967:0.967) (0.936:0.936:0.936))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.515:1.515:1.515))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.732:0.732:0.732) (0.797:0.797:0.797))
        (PORT clrn (1.942:1.942:1.942) (1.8:1.8:1.8))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.967:0.967:0.967) (0.936:0.936:0.936))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.515:1.515:1.515))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.234:1.234:1.234) (1.155:1.155:1.155))
        (PORT clrn (1.942:1.942:1.942) (1.8:1.8:1.8))
        (PORT sload (0.963:0.963:0.963) (1.029:1.029:1.029))
        (PORT ena (0.967:0.967:0.967) (0.936:0.936:0.936))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.89:0.89:0.89) (0.827:0.827:0.827))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.221:1.221:1.221) (1.126:1.126:1.126))
        (PORT datad (1.246:1.246:1.246) (1.153:1.153:1.153))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.578:1.578:1.578) (1.366:1.366:1.366))
        (PORT datab (1.631:1.631:1.631) (1.444:1.444:1.444))
        (PORT datac (1.324:1.324:1.324) (1.222:1.222:1.222))
        (PORT datad (1.674:1.674:1.674) (1.518:1.518:1.518))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.565:1.565:1.565) (1.386:1.386:1.386))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.869:2.869:2.869) (2.521:2.521:2.521))
        (PORT datac (0.301:0.301:0.301) (0.365:0.365:0.365))
        (PORT datad (1.365:1.365:1.365) (1.385:1.385:1.385))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.456:1.456:1.456) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.64:1.64:1.64) (1.471:1.471:1.471))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.99:0.99:0.99) (0.96:0.96:0.96))
        (PORT datac (0.278:0.278:0.278) (0.341:0.341:0.341))
        (PORT datad (1.362:1.362:1.362) (1.382:1.382:1.382))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.456:1.456:1.456) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.221:1.221:1.221) (1.116:1.116:1.116))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.41:0.41:0.41) (0.5:0.5:0.5))
        (PORT datab (0.887:0.887:0.887) (1.029:1.029:1.029))
        (PORT datac (0.887:0.887:0.887) (0.832:0.832:0.832))
        (PORT datad (1.011:1.011:1.011) (0.965:0.965:0.965))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.407:0.407:0.407) (0.496:0.496:0.496))
        (PORT datab (0.392:0.392:0.392) (0.465:0.465:0.465))
        (PORT datac (1.763:1.763:1.763) (2.07:2.07:2.07))
        (PORT datad (1.005:1.005:1.005) (0.959:0.959:0.959))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.282:0.282:0.282))
        (PORT datab (0.899:0.899:0.899) (0.763:0.763:0.763))
        (PORT datac (0.958:0.958:0.958) (0.938:0.938:0.938))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_1\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.464:1.464:1.464) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.506:1.506:1.506) (1.482:1.482:1.482))
        (PORT ena (1.57:1.57:1.57) (1.422:1.422:1.422))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.353:1.353:1.353) (1.219:1.219:1.219))
        (PORT datab (3.202:3.202:3.202) (2.847:2.847:2.847))
        (PORT datac (1.624:1.624:1.624) (1.469:1.469:1.469))
        (PORT datad (3.16:3.16:3.16) (2.809:2.809:2.809))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.869:2.869:2.869) (2.521:2.521:2.521))
        (PORT datac (1.283:1.283:1.283) (1.278:1.278:1.278))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.456:1.456:1.456) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.64:1.64:1.64) (1.471:1.471:1.471))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.99:0.99:0.99) (0.96:0.96:0.96))
        (PORT datab (1.331:1.331:1.331) (1.307:1.307:1.307))
        (PORT datac (0.278:0.278:0.278) (0.341:0.341:0.341))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.456:1.456:1.456) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.221:1.221:1.221) (1.116:1.116:1.116))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.38:1.38:1.38) (1.395:1.395:1.395))
        (PORT datac (2.81:2.81:2.81) (2.48:2.48:2.48))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.456:1.456:1.456) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.64:1.64:1.64) (1.471:1.471:1.471))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.99:0.99:0.99) (0.96:0.96:0.96))
        (PORT datab (1.38:1.38:1.38) (1.395:1.395:1.395))
        (PORT datad (0.278:0.278:0.278) (0.333:0.333:0.333))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.456:1.456:1.456) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.221:1.221:1.221) (1.116:1.116:1.116))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.826:1.826:1.826) (1.66:1.66:1.66))
        (PORT datad (1.76:1.76:1.76) (1.613:1.613:1.613))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.937:0.937:0.937) (0.788:0.788:0.788))
        (PORT datab (3.206:3.206:3.206) (2.852:2.852:2.852))
        (PORT datac (1.624:1.624:1.624) (1.469:1.469:1.469))
        (PORT datad (3.156:3.156:3.156) (2.805:2.805:2.805))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.356:0.356:0.356) (0.416:0.416:0.416))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.351:0.351:0.351) (0.412:0.412:0.412))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.603:0.603:0.603) (0.515:0.515:0.515))
        (PORT datab (0.268:0.268:0.268) (0.274:0.274:0.274))
        (PORT datad (0.293:0.293:0.293) (0.318:0.318:0.318))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.98:1.98:1.98) (1.82:1.82:1.82))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.383:0.383:0.383))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.613:0.613:0.613) (0.526:0.526:0.526))
        (PORT datab (0.333:0.333:0.333) (0.355:0.355:0.355))
        (PORT datad (0.228:0.228:0.228) (0.236:0.236:0.236))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.98:1.98:1.98) (1.82:1.82:1.82))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.33:0.33:0.33) (0.393:0.393:0.393))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.616:0.616:0.616) (0.529:0.529:0.529))
        (PORT datab (0.27:0.27:0.27) (0.278:0.278:0.278))
        (PORT datad (0.291:0.291:0.291) (0.317:0.317:0.317))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.98:1.98:1.98) (1.82:1.82:1.82))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.325:0.325:0.325) (0.382:0.382:0.382))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.612:0.612:0.612) (0.524:0.524:0.524))
        (PORT datab (0.333:0.333:0.333) (0.355:0.355:0.355))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.98:1.98:1.98) (1.82:1.82:1.82))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.33:0.33:0.33) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.444:0.444:0.444))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.618:0.618:0.618) (0.531:0.531:0.531))
        (PORT datab (0.332:0.332:0.332) (0.355:0.355:0.355))
        (PORT datad (0.229:0.229:0.229) (0.236:0.236:0.236))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.98:1.98:1.98) (1.82:1.82:1.82))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.326:0.326:0.326) (0.389:0.389:0.389))
        (PORT datab (0.324:0.324:0.324) (0.381:0.381:0.381))
        (PORT datac (0.281:0.281:0.281) (0.348:0.348:0.348))
        (PORT datad (0.283:0.283:0.283) (0.342:0.342:0.342))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.297:0.297:0.297) (0.307:0.307:0.307))
        (PORT datac (0.313:0.313:0.313) (0.383:0.383:0.383))
        (PORT datad (0.315:0.315:0.315) (0.377:0.377:0.377))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.609:0.609:0.609) (0.522:0.522:0.522))
        (PORT datab (0.333:0.333:0.333) (0.356:0.356:0.356))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.98:1.98:1.98) (1.82:1.82:1.82))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.427:1.427:1.427) (1.336:1.336:1.336))
        (PORT datac (0.929:0.929:0.929) (0.842:0.842:0.842))
        (PORT datad (0.513:0.513:0.513) (0.494:0.494:0.494))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.631:2.631:2.631) (2.453:2.453:2.453))
        (PORT datab (3.2:3.2:3.2) (2.845:2.845:2.845))
        (PORT datac (1.624:1.624:1.624) (1.469:1.469:1.469))
        (PORT datad (1.726:1.726:1.726) (1.57:1.57:1.57))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.282:0.282:0.282))
        (PORT datab (0.267:0.267:0.267) (0.273:0.273:0.273))
        (PORT datac (0.836:0.836:0.836) (0.708:0.708:0.708))
        (PORT datad (0.235:0.235:0.235) (0.247:0.247:0.247))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.209:1.209:1.209) (1.128:1.128:1.128))
        (PORT clrn (2.764:2.764:2.764) (2.591:2.591:2.591))
        (PORT sload (0.969:0.969:0.969) (1.037:1.037:1.037))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.826:0.826:0.826) (0.742:0.742:0.742))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.944:0.944:0.944) (0.948:0.948:0.948))
        (PORT clrn (2.764:2.764:2.764) (2.591:2.591:2.591))
        (PORT sload (0.969:0.969:0.969) (1.037:1.037:1.037))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.561:0.561:0.561) (0.562:0.562:0.562))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.868:0.868:0.868) (0.761:0.761:0.761))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.414:0.414:0.414))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.878:0.878:0.878) (0.77:0.77:0.77))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.413:0.413:0.413))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.364:0.364:0.364) (0.419:0.419:0.419))
        (IOPATH datab combout (0.437:0.437:0.437) (0.451:0.451:0.451))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (3.176:3.176:3.176) (3.591:3.591:3.591))
        (PORT clrn (2.764:2.764:2.764) (2.591:2.591:2.591))
        (PORT sload (0.969:0.969:0.969) (1.037:1.037:1.037))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.963:0.963:0.963) (0.943:0.943:0.943))
        (PORT clrn (2.764:2.764:2.764) (2.591:2.591:2.591))
        (PORT sload (0.969:0.969:0.969) (1.037:1.037:1.037))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.732:0.732:0.732) (0.798:0.798:0.798))
        (PORT clrn (2.764:2.764:2.764) (2.591:2.591:2.591))
        (PORT sload (0.969:0.969:0.969) (1.037:1.037:1.037))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.248:1.248:1.248) (1.152:1.152:1.152))
        (PORT clrn (2.764:2.764:2.764) (2.591:2.591:2.591))
        (PORT sload (0.969:0.969:0.969) (1.037:1.037:1.037))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.732:0.732:0.732) (0.799:0.799:0.799))
        (PORT clrn (2.764:2.764:2.764) (2.591:2.591:2.591))
        (PORT sload (0.969:0.969:0.969) (1.037:1.037:1.037))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.489:1.489:1.489))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.252:1.252:1.252) (1.147:1.147:1.147))
        (PORT clrn (2.764:2.764:2.764) (2.591:2.591:2.591))
        (PORT sload (0.969:0.969:0.969) (1.037:1.037:1.037))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.756:1.756:1.756) (1.582:1.582:1.582))
        (PORT datab (1.38:1.38:1.38) (1.352:1.352:1.352))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.356:1.356:1.356) (1.277:1.277:1.277))
        (PORT datab (2.099:2.099:2.099) (1.813:1.813:1.813))
        (PORT datac (1.273:1.273:1.273) (1.162:1.162:1.162))
        (PORT datad (0.886:0.886:0.886) (0.832:0.832:0.832))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.459:1.459:1.459) (1.499:1.499:1.499))
        (PORT asdata (1.265:1.265:1.265) (1.182:1.182:1.182))
        (PORT clrn (0.92:0.92:0.92) (0.879:0.879:0.879))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.361:0.361:0.361) (0.416:0.416:0.416))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.004:1.004:1.004) (0.979:0.979:0.979))
        (PORT datab (0.886:0.886:0.886) (1.028:1.028:1.028))
        (PORT datac (0.887:0.887:0.887) (0.832:0.832:0.832))
        (PORT datad (0.35:0.35:0.35) (0.427:0.427:0.427))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datab combout (0.4:0.4:0.4) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.96:0.96:0.96) (0.917:0.917:0.917))
        (PORT datab (0.64:0.64:0.64) (0.624:0.624:0.624))
        (PORT datac (2.08:2.08:2.08) (2.45:2.45:2.45))
        (PORT datad (0.901:0.901:0.901) (0.86:0.86:0.86))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.425:0.425:0.425))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.883:0.883:0.883) (0.775:0.775:0.775))
        (PORT datab (1.135:1.135:1.135) (0.947:0.947:0.947))
        (PORT datac (2.264:2.264:2.264) (1.988:1.988:1.988))
        (PORT datad (0.477:0.477:0.477) (0.405:0.405:0.405))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_7\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.507:1.507:1.507) (1.483:1.483:1.483))
        (PORT ena (1.033:1.033:1.033) (1.005:1.005:1.005))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.368:0.368:0.368) (0.428:0.428:0.428))
        (PORT datac (2.068:2.068:2.068) (1.866:1.866:1.866))
        (PORT datad (1.339:1.339:1.339) (1.354:1.354:1.354))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[8\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.487:1.487:1.487) (1.46:1.46:1.46))
        (PORT ena (1.62:1.62:1.62) (1.454:1.454:1.454))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.697:0.697:0.697) (0.683:0.683:0.683))
        (PORT datac (0.278:0.278:0.278) (0.341:0.341:0.341))
        (PORT datad (1.339:1.339:1.339) (1.354:1.354:1.354))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[8\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.487:1.487:1.487) (1.46:1.46:1.46))
        (PORT ena (1.552:1.552:1.552) (1.401:1.401:1.401))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.672:3.672:3.672) (3.246:3.246:3.246))
        (PORT datab (2.682:2.682:2.682) (2.33:2.33:2.33))
        (PORT datac (3.501:3.501:3.501) (3.113:3.113:3.113))
        (PORT datad (1.301:1.301:1.301) (1.165:1.165:1.165))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~68)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.387:1.387:1.387) (1.368:1.368:1.368))
        (PORT datac (2.067:2.067:2.067) (1.865:1.865:1.865))
        (PORT datad (0.302:0.302:0.302) (0.358:0.358:0.358))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[8\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.487:1.487:1.487) (1.46:1.46:1.46))
        (PORT ena (1.62:1.62:1.62) (1.454:1.454:1.454))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.695:0.695:0.695) (0.681:0.681:0.681))
        (PORT datab (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT datac (1.333:1.333:1.333) (1.33:1.33:1.33))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[8\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.487:1.487:1.487) (1.46:1.46:1.46))
        (PORT ena (1.552:1.552:1.552) (1.401:1.401:1.401))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_incr_addr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.922:2.922:2.922) (2.735:2.735:2.735))
        (PORT datab (2.931:2.931:2.931) (2.648:2.648:2.648))
        (PORT datac (2.923:2.923:2.923) (2.517:2.517:2.517))
        (PORT datad (0.622:0.622:0.622) (0.627:0.627:0.627))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datac (2.068:2.068:2.068) (1.866:1.866:1.866))
        (PORT datad (1.299:1.299:1.299) (1.297:1.297:1.297))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[8\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.487:1.487:1.487) (1.46:1.46:1.46))
        (PORT ena (1.62:1.62:1.62) (1.454:1.454:1.454))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.368:1.368:1.368) (1.349:1.349:1.349))
        (PORT datab (0.321:0.321:0.321) (0.375:0.375:0.375))
        (PORT datac (0.63:0.63:0.63) (0.634:0.634:0.634))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[8\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.487:1.487:1.487) (1.46:1.46:1.46))
        (PORT ena (1.552:1.552:1.552) (1.401:1.401:1.401))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|process_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.632:0.632:0.632) (0.639:0.639:0.639))
        (PORT datad (0.623:0.623:0.623) (0.629:0.629:0.629))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.278:0.278:0.278) (0.292:0.292:0.292))
        (PORT datab (2.931:2.931:2.931) (2.648:2.648:2.648))
        (PORT datac (2.919:2.919:2.919) (2.514:2.514:2.514))
        (PORT datad (2.831:2.831:2.831) (2.533:2.533:2.533))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.349:0.349:0.349) (0.407:0.407:0.407))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.325:0.325:0.325) (0.382:0.382:0.382))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.975:0.975:0.975) (0.831:0.831:0.831))
        (PORT datab (0.486:0.486:0.486) (0.413:0.413:0.413))
        (PORT datad (0.296:0.296:0.296) (0.324:0.324:0.324))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.436:1.436:1.436) (1.48:1.48:1.48))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.008:2.008:2.008) (1.834:1.834:1.834))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.33:0.33:0.33) (0.393:0.393:0.393))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.987:0.987:0.987) (0.844:0.844:0.844))
        (PORT datab (0.474:0.474:0.474) (0.41:0.41:0.41))
        (PORT datad (0.295:0.295:0.295) (0.323:0.323:0.323))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.436:1.436:1.436) (1.48:1.48:1.48))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.008:2.008:2.008) (1.834:1.834:1.834))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.384:0.384:0.384))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.984:0.984:0.984) (0.841:0.841:0.841))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datad (0.296:0.296:0.296) (0.323:0.323:0.323))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.436:1.436:1.436) (1.48:1.48:1.48))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.008:2.008:2.008) (1.834:1.834:1.834))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.444:0.444:0.444))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.989:0.989:0.989) (0.846:0.846:0.846))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datad (0.295:0.295:0.295) (0.323:0.323:0.323))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.436:1.436:1.436) (1.48:1.48:1.48))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.008:2.008:2.008) (1.834:1.834:1.834))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.332:0.332:0.332) (0.395:0.395:0.395))
        (PORT datab (0.327:0.327:0.327) (0.385:0.385:0.385))
        (PORT datac (0.281:0.281:0.281) (0.347:0.347:0.347))
        (PORT datad (0.51:0.51:0.51) (0.495:0.495:0.495))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.347:0.347:0.347) (0.405:0.405:0.405))
        (PORT datac (0.516:0.516:0.516) (0.497:0.497:0.497))
        (PORT datad (0.236:0.236:0.236) (0.248:0.248:0.248))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.345:0.345:0.345) (0.402:0.402:0.402))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.974:0.974:0.974) (0.83:0.83:0.83))
        (PORT datab (0.338:0.338:0.338) (0.362:0.362:0.362))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.436:1.436:1.436) (1.48:1.48:1.48))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.008:2.008:2.008) (1.834:1.834:1.834))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.986:0.986:0.986) (0.843:0.843:0.843))
        (PORT datab (0.27:0.27:0.27) (0.277:0.277:0.277))
        (PORT datad (0.296:0.296:0.296) (0.323:0.323:0.323))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.436:1.436:1.436) (1.48:1.48:1.48))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.008:2.008:2.008) (1.834:1.834:1.834))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_incr_addr\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.559:0.559:0.559) (0.541:0.541:0.541))
        (PORT datab (0.278:0.278:0.278) (0.288:0.288:0.288))
        (PORT datac (1.666:1.666:1.666) (1.588:1.588:1.588))
        (PORT datad (0.308:0.308:0.308) (0.368:0.368:0.368))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.136:1.136:1.136) (0.939:0.939:0.939))
        (PORT datac (0.705:0.705:0.705) (0.581:0.581:0.581))
        (PORT datad (0.234:0.234:0.234) (0.244:0.244:0.244))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.439:1.439:1.439) (1.483:1.483:1.483))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.282:1.282:1.282) (1.174:1.174:1.174))
        (PORT clrn (2.278:2.278:2.278) (2.181:2.181:2.181))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.912:0.912:0.912) (0.791:0.791:0.791))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.439:1.439:1.439) (1.483:1.483:1.483))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.731:0.731:0.731) (0.796:0.796:0.796))
        (PORT clrn (2.278:2.278:2.278) (2.181:2.181:2.181))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.348:0.348:0.348) (0.405:0.405:0.405))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.572:0.572:0.572) (0.548:0.548:0.548))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.348:0.348:0.348) (0.406:0.406:0.406))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.567:0.567:0.567) (0.541:0.541:0.541))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.55:0.55:0.55) (0.544:0.544:0.544))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.349:0.349:0.349) (0.407:0.407:0.407))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.852:0.852:0.852) (0.774:0.774:0.774))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.553:0.553:0.553) (0.548:0.548:0.548))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.398:0.398:0.398))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.439:1.439:1.439) (1.483:1.483:1.483))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (2.626:2.626:2.626) (2.918:2.918:2.918))
        (PORT clrn (2.278:2.278:2.278) (2.181:2.181:2.181))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.439:1.439:1.439) (1.483:1.483:1.483))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.227:1.227:1.227) (1.144:1.144:1.144))
        (PORT clrn (2.278:2.278:2.278) (2.181:2.181:2.181))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.439:1.439:1.439) (1.483:1.483:1.483))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.936:0.936:0.936) (0.933:0.933:0.933))
        (PORT clrn (2.278:2.278:2.278) (2.181:2.181:2.181))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.439:1.439:1.439) (1.483:1.483:1.483))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.235:1.235:1.235) (1.159:1.159:1.159))
        (PORT clrn (2.278:2.278:2.278) (2.181:2.181:2.181))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.439:1.439:1.439) (1.483:1.483:1.483))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.732:0.732:0.732) (0.797:0.797:0.797))
        (PORT clrn (2.278:2.278:2.278) (2.181:2.181:2.181))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.439:1.439:1.439) (1.483:1.483:1.483))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.934:0.934:0.934) (0.934:0.934:0.934))
        (PORT clrn (2.278:2.278:2.278) (2.181:2.181:2.181))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.439:1.439:1.439) (1.483:1.483:1.483))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.951:0.951:0.951) (0.931:0.931:0.931))
        (PORT clrn (2.278:2.278:2.278) (2.181:2.181:2.181))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.439:1.439:1.439) (1.483:1.483:1.483))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.731:0.731:0.731) (0.796:0.796:0.796))
        (PORT clrn (2.278:2.278:2.278) (2.181:2.181:2.181))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.439:1.439:1.439) (1.483:1.483:1.483))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.956:0.956:0.956) (0.939:0.939:0.939))
        (PORT clrn (2.278:2.278:2.278) (2.181:2.181:2.181))
        (PORT sload (0.963:0.963:0.963) (1.028:1.028:1.028))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.36:1.36:1.36) (1.286:1.286:1.286))
        (PORT datac (1.304:1.304:1.304) (1.166:1.166:1.166))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.967:2.967:2.967) (2.556:2.556:2.556))
        (PORT datab (2.932:2.932:2.932) (2.648:2.648:2.648))
        (PORT datac (0.61:0.61:0.61) (0.623:0.623:0.623))
        (PORT datad (1.249:1.249:1.249) (1.136:1.136:1.136))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT asdata (1.679:1.679:1.679) (1.539:1.539:1.539))
        (PORT clrn (1.458:1.458:1.458) (1.303:1.303:1.303))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.339:0.339:0.339) (0.394:0.394:0.394))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.866:0.866:0.866) (0.768:0.768:0.768))
        (PORT datab (1.06:1.06:1.06) (0.981:0.981:0.981))
        (PORT datac (2.077:2.077:2.077) (2.447:2.447:2.447))
        (PORT datad (0.904:0.904:0.904) (0.863:0.863:0.863))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|node_ena\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.31:0.31:0.31) (0.33:0.33:0.33))
        (PORT datab (1.32:1.32:1.32) (1.173:1.173:1.173))
        (PORT datac (0.851:0.851:0.851) (0.761:0.761:0.761))
        (PORT datad (0.476:0.476:0.476) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|splitter_nodes_receive_0\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.507:1.507:1.507) (1.483:1.483:1.483))
        (PORT ena (1.033:1.033:1.033) (1.005:1.005:1.005))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.399:0.399:0.399))
        (PORT datac (1.047:1.047:1.047) (1.033:1.033:1.033))
        (PORT datad (2.082:2.082:2.082) (1.882:1.882:1.882))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.474:1.474:1.474))
        (PORT ena (1.983:1.983:1.983) (1.78:1.78:1.78))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.324:0.324:0.324) (0.383:0.383:0.383))
        (PORT datab (1.091:1.091:1.091) (1.068:1.068:1.068))
        (PORT datac (0.974:0.974:0.974) (0.935:0.935:0.935))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.474:1.474:1.474))
        (PORT ena (1.618:1.618:1.618) (1.46:1.46:1.46))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.36:1.36:1.36) (1.215:1.215:1.215))
        (PORT datab (3.266:3.266:3.266) (2.999:2.999:2.999))
        (PORT datac (2.829:2.829:2.829) (2.543:2.543:2.543))
        (PORT datad (0.98:0.98:0.98) (0.907:0.907:0.907))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.124:2.124:2.124) (1.922:1.922:1.922))
        (PORT datac (0.301:0.301:0.301) (0.365:0.365:0.365))
        (PORT datad (1.015:1.015:1.015) (1.01:1.01:1.01))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.474:1.474:1.474))
        (PORT ena (1.983:1.983:1.983) (1.78:1.78:1.78))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.057:1.057:1.057) (1.05:1.05:1.05))
        (PORT datac (0.972:0.972:0.972) (0.934:0.934:0.934))
        (PORT datad (0.279:0.279:0.279) (0.334:0.334:0.334))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.474:1.474:1.474))
        (PORT ena (1.618:1.618:1.618) (1.46:1.46:1.46))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.084:1.084:1.084) (1.088:1.088:1.088))
        (PORT datab (0.344:0.344:0.344) (0.399:0.399:0.399))
        (PORT datad (2.082:2.082:2.082) (1.882:1.882:1.882))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.474:1.474:1.474))
        (PORT ena (1.983:1.983:1.983) (1.78:1.78:1.78))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.377:0.377:0.377))
        (PORT datac (0.972:0.972:0.972) (0.933:0.933:0.933))
        (PORT datad (1.042:1.042:1.042) (1.045:1.045:1.045))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.474:1.474:1.474))
        (PORT ena (1.618:1.618:1.618) (1.46:1.46:1.46))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|process_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.921:0.921:0.921) (0.857:0.857:0.857))
        (PORT datad (0.904:0.904:0.904) (0.845:0.845:0.845))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.297:1.297:1.297) (1.177:1.177:1.177))
        (PORT datab (1.305:1.305:1.305) (1.214:1.214:1.214))
        (PORT datac (1.367:1.367:1.367) (1.266:1.266:1.266))
        (PORT datad (0.235:0.235:0.235) (0.246:0.246:0.246))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.348:0.348:0.348) (0.406:0.406:0.406))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.351:0.351:0.351) (0.414:0.414:0.414))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.397:0.397:0.397))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.308:1.308:1.308) (1.15:1.15:1.15))
        (PORT datab (0.271:0.271:0.271) (0.279:0.279:0.279))
        (PORT datad (0.849:0.849:0.849) (0.746:0.746:0.746))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.002:2.002:2.002) (1.838:1.838:1.838))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.327:0.327:0.327) (0.384:0.384:0.384))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.305:1.305:1.305) (1.147:1.147:1.147))
        (PORT datab (0.914:0.914:0.914) (0.788:0.788:0.788))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.002:2.002:2.002) (1.838:1.838:1.838))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.383:0.383:0.383))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.307:1.307:1.307) (1.149:1.149:1.149))
        (PORT datab (0.27:0.27:0.27) (0.277:0.277:0.277))
        (PORT datad (0.85:0.85:0.85) (0.747:0.747:0.747))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.002:2.002:2.002) (1.838:1.838:1.838))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.33:0.33:0.33) (0.392:0.392:0.392))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.444:0.444:0.444))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.306:1.306:1.306) (1.148:1.148:1.148))
        (PORT datab (0.913:0.913:0.913) (0.788:0.788:0.788))
        (PORT datad (0.228:0.228:0.228) (0.236:0.236:0.236))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.002:2.002:2.002) (1.838:1.838:1.838))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.556:0.556:0.556) (0.538:0.538:0.538))
        (PORT datab (0.325:0.325:0.325) (0.382:0.382:0.382))
        (PORT datac (0.283:0.283:0.283) (0.35:0.35:0.35))
        (PORT datad (0.284:0.284:0.284) (0.342:0.342:0.342))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.961:0.961:0.961) (0.868:0.868:0.868))
        (PORT datac (0.827:0.827:0.827) (0.701:0.701:0.701))
        (PORT datad (0.897:0.897:0.897) (0.82:0.82:0.82))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.303:1.303:1.303) (1.145:1.145:1.145))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datad (0.853:0.853:0.853) (0.75:0.75:0.75))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.002:2.002:2.002) (1.838:1.838:1.838))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.302:1.302:1.302) (1.144:1.144:1.144))
        (PORT datab (0.268:0.268:0.268) (0.275:0.275:0.275))
        (PORT datad (0.853:0.853:0.853) (0.751:0.751:0.751))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (2.002:2.002:2.002) (1.838:1.838:1.838))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.961:0.961:0.961) (0.867:0.867:0.867))
        (PORT datab (0.938:0.938:0.938) (0.86:0.86:0.86))
        (PORT datad (0.898:0.898:0.898) (0.849:0.849:0.849))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.361:1.361:1.361) (1.216:1.216:1.216))
        (PORT datab (1.021:1.021:1.021) (0.93:0.93:0.93))
        (PORT datac (3.216:3.216:3.216) (2.966:2.966:2.966))
        (PORT datad (2.6:2.6:2.6) (2.501:2.501:2.501))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.282:0.282:0.282))
        (PORT datab (0.275:0.275:0.275) (0.284:0.284:0.284))
        (PORT datac (0.828:0.828:0.828) (0.703:0.703:0.703))
        (PORT datad (0.226:0.226:0.226) (0.232:0.232:0.232))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.459:1.459:1.459) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.942:0.942:0.942) (0.932:0.932:0.932))
        (PORT clrn (2.255:2.255:2.255) (2.039:2.039:2.039))
        (PORT sload (0.964:0.964:0.964) (1.03:1.03:1.03))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.557:0.557:0.557) (0.542:0.542:0.542))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.459:1.459:1.459) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.754:0.754:0.754) (0.819:0.819:0.819))
        (PORT clrn (2.255:2.255:2.255) (2.039:2.039:2.039))
        (PORT sload (0.964:0.964:0.964) (1.03:1.03:1.03))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.371:0.371:0.371) (0.429:0.429:0.429))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.558:0.558:0.558) (0.542:0.542:0.542))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.545:0.545:0.545) (0.537:0.537:0.537))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.349:0.349:0.349) (0.407:0.407:0.407))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.556:0.556:0.556) (0.548:0.548:0.548))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.365:0.365:0.365) (0.421:0.421:0.421))
        (IOPATH datab combout (0.437:0.437:0.437) (0.451:0.451:0.451))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.459:1.459:1.459) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (3.583:3.583:3.583) (4.021:4.021:4.021))
        (PORT clrn (2.255:2.255:2.255) (2.039:2.039:2.039))
        (PORT sload (0.964:0.964:0.964) (1.03:1.03:1.03))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.459:1.459:1.459) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.957:0.957:0.957) (0.947:0.947:0.947))
        (PORT clrn (2.255:2.255:2.255) (2.039:2.039:2.039))
        (PORT sload (0.964:0.964:0.964) (1.03:1.03:1.03))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.459:1.459:1.459) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.939:0.939:0.939) (0.933:0.933:0.933))
        (PORT clrn (2.255:2.255:2.255) (2.039:2.039:2.039))
        (PORT sload (0.964:0.964:0.964) (1.03:1.03:1.03))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.459:1.459:1.459) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.732:0.732:0.732) (0.797:0.797:0.797))
        (PORT clrn (2.255:2.255:2.255) (2.039:2.039:2.039))
        (PORT sload (0.964:0.964:0.964) (1.03:1.03:1.03))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.459:1.459:1.459) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.929:0.929:0.929) (0.928:0.928:0.928))
        (PORT clrn (2.255:2.255:2.255) (2.039:2.039:2.039))
        (PORT sload (0.964:0.964:0.964) (1.03:1.03:1.03))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.459:1.459:1.459) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.942:0.942:0.942) (0.933:0.933:0.933))
        (PORT clrn (2.255:2.255:2.255) (2.039:2.039:2.039))
        (PORT sload (0.964:0.964:0.964) (1.03:1.03:1.03))
        (PORT ena (0.973:0.973:0.973) (0.946:0.946:0.946))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.926:0.926:0.926) (0.858:0.858:0.858))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.93:0.93:0.93) (0.885:0.885:0.885))
        (PORT datab (1.017:1.017:1.017) (0.921:0.921:0.921))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.298:1.298:1.298) (1.178:1.178:1.178))
        (PORT datab (0.984:0.984:0.984) (0.904:0.904:0.904))
        (PORT datac (1.367:1.367:1.367) (1.267:1.267:1.267))
        (PORT datad (1.364:1.364:1.364) (1.243:1.243:1.243))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (0.92:0.92:0.92) (0.879:0.879:0.879))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.878:0.878:0.878) (0.821:0.821:0.821))
        (PORT datab (1.274:1.274:1.274) (1.136:1.136:1.136))
        (PORT datac (1.361:1.361:1.361) (1.251:1.251:1.251))
        (PORT datad (1.284:1.284:1.284) (1.138:1.138:1.138))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.425:2.425:2.425) (2.193:2.193:2.193))
        (PORT datab (1.342:1.342:1.342) (1.302:1.302:1.302))
        (PORT datac (1.362:1.362:1.362) (1.253:1.253:1.253))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.272:0.272:0.272) (0.283:0.283:0.283))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datad (1.856:1.856:1.856) (1.647:1.647:1.647))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.734:1.734:1.734) (1.62:1.62:1.62))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT sload (3.306:3.306:3.306) (3.606:3.606:3.606))
        (PORT ena (2.351:2.351:2.351) (2.13:2.13:2.13))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.349:0.349:0.349) (0.407:0.407:0.407))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.8:0.8:0.8) (0.715:0.715:0.715))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.591:1.591:1.591) (1.428:1.428:1.428))
        (PORT datab (1.231:1.231:1.231) (1.1:1.1:1.1))
        (PORT datac (0.943:0.943:0.943) (0.882:0.882:0.882))
        (PORT datad (1.255:1.255:1.255) (1.153:1.153:1.153))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.306:1.306:1.306) (1.174:1.174:1.174))
        (PORT datac (2.046:2.046:2.046) (1.926:1.926:1.926))
        (PORT datad (0.303:0.303:0.303) (0.359:0.359:0.359))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.485:1.485:1.485))
        (PORT ena (1.857:1.857:1.857) (1.598:1.598:1.598))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.325:0.325:0.325) (0.385:0.385:0.385))
        (PORT datab (1.695:1.695:1.695) (1.535:1.535:1.535))
        (PORT datac (2.043:2.043:2.043) (1.923:1.923:1.923))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.485:1.485:1.485))
        (PORT ena (1.803:1.803:1.803) (1.583:1.583:1.583))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datab (1.299:1.299:1.299) (1.167:1.167:1.167))
        (PORT datad (1.741:1.741:1.741) (1.626:1.626:1.626))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.485:1.485:1.485))
        (PORT ena (1.857:1.857:1.857) (1.598:1.598:1.598))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~35)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.698:1.698:1.698) (1.538:1.538:1.538))
        (PORT datac (0.277:0.277:0.277) (0.34:0.34:0.34))
        (PORT datad (1.739:1.739:1.739) (1.625:1.625:1.625))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.485:1.485:1.485))
        (PORT ena (1.803:1.803:1.803) (1.583:1.583:1.583))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.274:1.274:1.274) (1.115:1.115:1.115))
        (PORT datac (1.219:1.219:1.219) (1.073:1.073:1.073))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.276:1.276:1.276) (1.167:1.167:1.167))
        (PORT datab (0.938:0.938:0.938) (0.868:0.868:0.868))
        (PORT datac (0.233:0.233:0.233) (0.252:0.252:0.252))
        (PORT datad (1.186:1.186:1.186) (1.073:1.073:1.073))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.346:0.346:0.346) (0.404:0.404:0.404))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.345:0.345:0.345) (0.403:0.403:0.403))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.188:1.188:1.188) (1.013:1.013:1.013))
        (PORT datab (0.551:0.551:0.551) (0.501:0.501:0.501))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.926:1.926:1.926) (1.741:1.741:1.741))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.325:0.325:0.325) (0.382:0.382:0.382))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.187:1.187:1.187) (1.012:1.012:1.012))
        (PORT datab (0.55:0.55:0.55) (0.5:0.5:0.5))
        (PORT datad (0.227:0.227:0.227) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.926:1.926:1.926) (1.741:1.741:1.741))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.33:0.33:0.33) (0.393:0.393:0.393))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.181:1.181:1.181) (1.005:1.005:1.005))
        (PORT datab (0.27:0.27:0.27) (0.277:0.277:0.277))
        (PORT datad (0.499:0.499:0.499) (0.451:0.451:0.451))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.926:1.926:1.926) (1.741:1.741:1.741))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.326:0.326:0.326) (0.383:0.383:0.383))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.183:1.183:1.183) (1.007:1.007:1.007))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datad (0.502:0.502:0.502) (0.455:0.455:0.455))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.926:1.926:1.926) (1.741:1.741:1.741))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|Add1\~10)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.285:0.285:0.285) (0.343:0.343:0.343))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.186:1.186:1.186) (1.011:1.011:1.011))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datad (0.508:0.508:0.508) (0.461:0.461:0.461))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.926:1.926:1.926) (1.741:1.741:1.741))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.327:0.327:0.327) (0.389:0.389:0.389))
        (PORT datab (0.325:0.325:0.325) (0.382:0.382:0.382))
        (PORT datac (0.284:0.284:0.284) (0.35:0.35:0.35))
        (PORT datad (0.284:0.284:0.284) (0.343:0.343:0.343))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|Equal1\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.35:0.35:0.35) (0.408:0.408:0.408))
        (PORT datac (0.461:0.461:0.461) (0.398:0.398:0.398))
        (PORT datad (0.309:0.309:0.309) (0.368:0.368:0.368))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.187:1.187:1.187) (1.012:1.012:1.012))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datad (0.509:0.509:0.509) (0.462:0.462:0.462))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_shift_cntr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.926:1.926:1.926) (1.741:1.741:1.741))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.618:0.618:0.618) (0.569:0.569:0.569))
        (PORT datab (1.572:1.572:1.572) (1.384:1.384:1.384))
        (PORT datac (0.55:0.55:0.55) (0.521:0.521:0.521))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.001:1.001:1.001) (0.923:0.923:0.923))
        (PORT datab (1.438:1.438:1.438) (1.308:1.308:1.308))
        (PORT datac (1.473:1.473:1.473) (1.265:1.265:1.265))
        (PORT datad (1.254:1.254:1.254) (1.153:1.153:1.153))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.273:0.273:0.273) (0.285:0.285:0.285))
        (PORT datab (0.56:0.56:0.56) (0.469:0.469:0.469))
        (PORT datac (0.228:0.228:0.228) (0.244:0.244:0.244))
        (PORT datad (0.239:0.239:0.239) (0.249:0.249:0.249))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.293:1.293:1.293) (1.217:1.217:1.217))
        (PORT clrn (1.92:1.92:1.92) (1.726:1.726:1.726))
        (PORT sload (0.964:0.964:0.964) (1.029:1.029:1.029))
        (PORT ena (0.967:0.967:0.967) (0.936:0.936:0.936))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.917:0.917:0.917) (0.826:0.826:0.826))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.915:0.915:0.915) (0.838:0.838:0.838))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.353:0.353:0.353) (0.416:0.416:0.416))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.444:0.444:0.444))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.616:1.616:1.616) (1.837:1.837:1.837))
        (PORT clrn (1.92:1.92:1.92) (1.726:1.726:1.726))
        (PORT sload (0.964:0.964:0.964) (1.029:1.029:1.029))
        (PORT ena (0.967:0.967:0.967) (0.936:0.936:0.936))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.733:0.733:0.733) (0.799:0.799:0.799))
        (PORT clrn (1.92:1.92:1.92) (1.726:1.726:1.726))
        (PORT sload (0.964:0.964:0.964) (1.029:1.029:1.029))
        (PORT ena (0.967:0.967:0.967) (0.936:0.936:0.936))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.298:1.298:1.298) (1.223:1.223:1.223))
        (PORT clrn (1.92:1.92:1.92) (1.726:1.726:1.726))
        (PORT sload (0.964:0.964:0.964) (1.029:1.029:1.029))
        (PORT ena (0.967:0.967:0.967) (0.936:0.936:0.936))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.509:1.509:1.509))
        (PORT asdata (1.639:1.639:1.639) (1.527:1.527:1.527))
        (PORT clrn (0.877:0.877:0.877) (0.834:0.834:0.834))
        (PORT ena (1.912:1.912:1.912) (1.642:1.642:1.642))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.478:1.478:1.478))
        (PORT asdata (3.102:3.102:3.102) (2.848:2.848:2.848))
        (PORT clrn (1.805:1.805:1.805) (1.6:1.6:1.6))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.924:0.924:0.924) (0.829:0.829:0.829))
        (PORT datab (0.586:0.586:0.586) (0.557:0.557:0.557))
        (PORT datac (0.93:0.93:0.93) (0.828:0.828:0.828))
        (PORT datad (1.267:1.267:1.267) (1.24:1.24:1.24))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.444:1.444:1.444) (1.486:1.486:1.486))
        (PORT asdata (1.354:1.354:1.354) (1.292:1.292:1.292))
        (PORT clrn (1.435:1.435:1.435) (1.28:1.28:1.28))
        (PORT ena (1.011:1.011:1.011) (0.982:0.982:0.982))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.877:0.877:0.877) (0.762:0.762:0.762))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.441:1.441:1.441) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (0.899:0.899:0.899) (0.857:0.857:0.857))
        (PORT ena (1.034:1.034:1.034) (1.005:1.005:1.005))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.977:0.977:0.977) (0.87:0.87:0.87))
        (PORT datab (0.55:0.55:0.55) (0.509:0.509:0.509))
        (PORT datac (0.541:0.541:0.541) (0.513:0.513:0.513))
        (PORT datad (1.225:1.225:1.225) (1.076:1.076:1.076))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.459:1.459:1.459) (1.499:1.499:1.499))
        (PORT asdata (1.313:1.313:1.313) (1.204:1.204:1.204))
        (PORT clrn (0.92:0.92:0.92) (0.879:0.879:0.879))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.508:1.508:1.508))
        (PORT asdata (1.296:1.296:1.296) (1.23:1.23:1.23))
        (PORT clrn (1.565:1.565:1.565) (1.386:1.386:1.386))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.542:1.542:1.542) (1.441:1.441:1.441))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.458:1.458:1.458) (1.303:1.303:1.303))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT asdata (1.353:1.353:1.353) (1.281:1.281:1.281))
        (PORT clrn (0.92:0.92:0.92) (0.879:0.879:0.879))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.024:1.024:1.024) (0.933:0.933:0.933))
        (PORT datab (0.884:0.884:0.884) (0.828:0.828:0.828))
        (PORT datac (0.93:0.93:0.93) (0.827:0.827:0.827))
        (PORT datad (1.194:1.194:1.194) (1.043:1.043:1.043))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.318:1.318:1.318) (1.228:1.228:1.228))
        (PORT datab (1.927:1.927:1.927) (1.739:1.739:1.739))
        (PORT datac (0.969:0.969:0.969) (0.896:0.896:0.896))
        (PORT datad (0.226:0.226:0.226) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.618:0.618:0.618) (0.596:0.596:0.596))
        (PORT datab (0.268:0.268:0.268) (0.275:0.275:0.275))
        (PORT datad (0.227:0.227:0.227) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.897:0.897:0.897) (0.823:0.823:0.823))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.459:1.459:1.459) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (0.92:0.92:0.92) (0.879:0.879:0.879))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.855:0.855:0.855) (0.795:0.795:0.795))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.565:1.565:1.565) (1.386:1.386:1.386))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT asdata (1.305:1.305:1.305) (1.25:1.25:1.25))
        (PORT clrn (0.92:0.92:0.92) (0.879:0.879:0.879))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT asdata (1.887:1.887:1.887) (1.709:1.709:1.709))
        (PORT clrn (1.458:1.458:1.458) (1.303:1.303:1.303))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.018:1.018:1.018) (0.927:0.927:0.927))
        (PORT datab (0.896:0.896:0.896) (0.82:0.82:0.82))
        (PORT datac (0.928:0.928:0.928) (0.825:0.825:0.825))
        (PORT datad (1.282:1.282:1.282) (1.265:1.265:1.265))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.38:0.38:0.38))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~50)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.281:1.281:1.281) (1.258:1.258:1.258))
        (PORT datab (1.664:1.664:1.664) (1.478:1.478:1.478))
        (PORT datac (0.969:0.969:0.969) (0.897:0.897:0.897))
        (PORT datad (0.229:0.229:0.229) (0.236:0.236:0.236))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.236:1.236:1.236) (1.092:1.092:1.092))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.805:1.805:1.805) (1.6:1.6:1.6))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.509:1.509:1.509))
        (PORT asdata (1.337:1.337:1.337) (1.261:1.261:1.261))
        (PORT clrn (0.877:0.877:0.877) (0.834:0.834:0.834))
        (PORT ena (1.912:1.912:1.912) (1.642:1.642:1.642))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.021:1.021:1.021) (0.93:0.93:0.93))
        (PORT datab (1.339:1.339:1.339) (1.318:1.318:1.318))
        (PORT datac (0.929:0.929:0.929) (0.826:0.826:0.826))
        (PORT datad (1.22:1.22:1.22) (1.075:1.075:1.075))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.928:0.928:0.928) (0.864:0.864:0.864))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.444:1.444:1.444) (1.486:1.486:1.486))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.435:1.435:1.435) (1.28:1.28:1.28))
        (PORT ena (1.011:1.011:1.011) (0.982:0.982:0.982))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.441:1.441:1.441) (1.485:1.485:1.485))
        (PORT asdata (1.262:1.262:1.262) (1.158:1.158:1.158))
        (PORT clrn (0.899:0.899:0.899) (0.857:0.857:0.857))
        (PORT ena (1.034:1.034:1.034) (1.005:1.005:1.005))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.975:0.975:0.975) (0.868:0.868:0.868))
        (PORT datab (0.267:0.267:0.267) (0.274:0.274:0.274))
        (PORT datac (0.797:0.797:0.797) (0.714:0.714:0.714))
        (PORT datad (1.559:1.559:1.559) (1.335:1.335:1.335))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.616:0.616:0.616) (0.593:0.593:0.593))
        (PORT datab (0.266:0.266:0.266) (0.272:0.272:0.272))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.441:1.441:1.441) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.714:1.714:1.714) (1.6:1.6:1.6))
        (PORT clrn (1.483:1.483:1.483) (1.46:1.46:1.46))
        (PORT sload (3.303:3.303:3.303) (3.604:3.604:3.604))
        (PORT ena (1.268:1.268:1.268) (1.201:1.201:1.201))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.441:1.441:1.441) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (2.816:2.816:2.816) (2.727:2.727:2.727))
        (PORT clrn (1.483:1.483:1.483) (1.46:1.46:1.46))
        (PORT sload (3.303:3.303:3.303) (3.604:3.604:3.604))
        (PORT ena (1.268:1.268:1.268) (1.201:1.201:1.201))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.405:1.405:1.405) (1.426:1.426:1.426))
        (PORT datab (1.019:1.019:1.019) (0.958:0.958:0.958))
        (PORT datac (0.914:0.914:0.914) (0.88:0.88:0.88))
        (PORT datad (1.326:1.326:1.326) (1.345:1.345:1.345))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.24:1.24:1.24) (1.042:1.042:1.042))
        (PORT datac (0.87:0.87:0.87) (0.793:0.793:0.793))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.936:2.936:2.936) (2.711:2.711:2.711))
        (PORT datab (1.341:1.341:1.341) (1.241:1.241:1.241))
        (PORT datac (1.353:1.353:1.353) (1.249:1.249:1.249))
        (PORT datad (1.229:1.229:1.229) (1.168:1.168:1.168))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.441:1.441:1.441) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.386:1.386:1.386) (1.306:1.306:1.306))
        (PORT clrn (1.483:1.483:1.483) (1.46:1.46:1.46))
        (PORT sload (3.303:3.303:3.303) (3.604:3.604:3.604))
        (PORT ena (1.268:1.268:1.268) (1.201:1.201:1.201))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.4:0.4:0.4))
        (PORT datac (1.258:1.258:1.258) (1.138:1.138:1.138))
        (PORT datad (2.012:2.012:2.012) (1.792:1.792:1.792))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.485:1.485:1.485))
        (PORT ena (1.857:1.857:1.857) (1.598:1.598:1.598))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.322:0.322:0.322) (0.376:0.376:0.376))
        (PORT datac (1.643:1.643:1.643) (1.504:1.504:1.504))
        (PORT datad (2.01:2.01:2.01) (1.791:1.791:1.791))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.485:1.485:1.485))
        (PORT ena (1.803:1.803:1.803) (1.583:1.583:1.583))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.312:1.312:1.312) (1.222:1.222:1.222))
        (PORT clrn (1.92:1.92:1.92) (1.726:1.726:1.726))
        (PORT sload (0.964:0.964:0.964) (1.029:1.029:1.029))
        (PORT ena (0.967:0.967:0.967) (0.936:0.936:0.936))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.929:0.929:0.929) (0.836:0.836:0.836))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.331:1.331:1.331) (1.242:1.242:1.242))
        (PORT clrn (1.92:1.92:1.92) (1.726:1.726:1.726))
        (PORT sload (0.964:0.964:0.964) (1.029:1.029:1.029))
        (PORT ena (0.967:0.967:0.967) (0.936:0.936:0.936))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.955:0.955:0.955) (0.85:0.85:0.85))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.732:0.732:0.732) (0.797:0.797:0.797))
        (PORT clrn (1.92:1.92:1.92) (1.726:1.726:1.726))
        (PORT sload (0.964:0.964:0.964) (1.029:1.029:1.029))
        (PORT ena (0.967:0.967:0.967) (0.936:0.936:0.936))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_addr_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (1.184:1.184:1.184) (1.101:1.101:1.101))
        (PORT clrn (1.92:1.92:1.92) (1.726:1.726:1.726))
        (PORT sload (0.964:0.964:0.964) (1.029:1.029:1.029))
        (PORT ena (0.967:0.967:0.967) (0.936:0.936:0.936))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.898:0.898:0.898) (0.836:0.836:0.836))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (0.877:0.877:0.877) (0.834:0.834:0.834))
        (PORT ena (1.912:1.912:1.912) (1.642:1.642:1.642))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (2.774:2.774:2.774) (2.44:2.44:2.44))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.805:1.805:1.805) (1.6:1.6:1.6))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.336:0.336:0.336) (0.366:0.366:0.366))
        (PORT datab (0.321:0.321:0.321) (0.341:0.341:0.341))
        (PORT datac (0.859:0.859:0.859) (0.779:0.779:0.779))
        (PORT datad (1.296:1.296:1.296) (1.281:1.281:1.281))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.444:1.444:1.444) (1.486:1.486:1.486))
        (PORT asdata (1.344:1.344:1.344) (1.279:1.279:1.279))
        (PORT clrn (1.435:1.435:1.435) (1.28:1.28:1.28))
        (PORT ena (1.011:1.011:1.011) (0.982:0.982:0.982))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.44:1.44:1.44) (1.484:1.484:1.484))
        (PORT asdata (1.263:1.263:1.263) (1.174:1.174:1.174))
        (PORT clrn (1.155:1.155:1.155) (1.046:1.046:1.046))
        (PORT ena (1.245:1.245:1.245) (1.149:1.149:1.149))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.604:0.604:0.604) (0.536:0.536:0.536))
        (PORT datab (0.531:0.531:0.531) (0.517:0.517:0.517))
        (PORT datac (0.927:0.927:0.927) (0.824:0.824:0.824))
        (PORT datad (1.21:1.21:1.21) (1.057:1.057:1.057))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.459:1.459:1.459) (1.499:1.499:1.499))
        (PORT asdata (1.663:1.663:1.663) (1.525:1.525:1.525))
        (PORT clrn (0.92:0.92:0.92) (0.879:0.879:0.879))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.508:1.508:1.508))
        (PORT asdata (1.328:1.328:1.328) (1.256:1.256:1.256))
        (PORT clrn (1.565:1.565:1.565) (1.386:1.386:1.386))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.91:0.91:0.91) (0.852:0.852:0.852))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (0.92:0.92:0.92) (0.879:0.879:0.879))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.626:1.626:1.626) (1.414:1.414:1.414))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.458:1.458:1.458) (1.303:1.303:1.303))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.536:0.536:0.536) (0.517:0.517:0.517))
        (PORT datab (1.341:1.341:1.341) (1.308:1.308:1.308))
        (PORT datac (0.295:0.295:0.295) (0.328:0.328:0.328))
        (PORT datad (0.282:0.282:0.282) (0.305:0.305:0.305))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.597:0.597:0.597) (0.55:0.55:0.55))
        (PORT datab (1.59:1.59:1.59) (1.366:1.366:1.366))
        (PORT datac (0.288:0.288:0.288) (0.32:0.32:0.32))
        (PORT datad (0.228:0.228:0.228) (0.236:0.236:0.236))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.618:0.618:0.618) (0.552:0.552:0.552))
        (PORT datab (0.321:0.321:0.321) (0.331:0.331:0.331))
        (PORT datad (0.229:0.229:0.229) (0.236:0.236:0.236))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.459:1.459:1.459) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.943:0.943:0.943) (0.931:0.931:0.931))
        (PORT clrn (1.501:1.501:1.501) (1.474:1.474:1.474))
        (PORT sload (3.402:3.402:3.402) (3.682:3.682:3.682))
        (PORT ena (1.005:1.005:1.005) (0.981:0.981:0.981))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|ret\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.96:0.96:0.96) (0.889:0.889:0.889))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.98:0.98:0.98) (0.898:0.898:0.898))
        (PORT datab (0.342:0.342:0.342) (0.398:0.398:0.398))
        (PORT datac (0.84:0.84:0.84) (0.728:0.728:0.728))
        (PORT datad (0.637:0.637:0.637) (0.667:0.667:0.667))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.508:1.508:1.508))
        (PORT asdata (1.336:1.336:1.336) (1.278:1.278:1.278))
        (PORT clrn (1.565:1.565:1.565) (1.386:1.386:1.386))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.459:1.459:1.459) (1.499:1.499:1.499))
        (PORT asdata (2.461:2.461:2.461) (2.232:2.232:2.232))
        (PORT clrn (0.92:0.92:0.92) (0.879:0.879:0.879))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.191:1.191:1.191) (1.085:1.085:1.085))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (0.92:0.92:0.92) (0.879:0.879:0.879))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.308:1.308:1.308) (1.165:1.165:1.165))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.458:1.458:1.458) (1.303:1.303:1.303))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~38)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.522:0.522:0.522) (0.508:0.508:0.508))
        (PORT datab (1.667:1.667:1.667) (1.606:1.606:1.606))
        (PORT datac (0.29:0.29:0.29) (0.323:0.323:0.323))
        (PORT datad (0.28:0.28:0.28) (0.302:0.302:0.302))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.337:0.337:0.337) (0.367:0.367:0.367))
        (PORT datab (1.556:1.556:1.556) (1.359:1.359:1.359))
        (PORT datac (1.158:1.158:1.158) (1.163:1.163:1.163))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.919:0.919:0.919) (0.856:0.856:0.856))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.444:1.444:1.444) (1.486:1.486:1.486))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.435:1.435:1.435) (1.28:1.28:1.28))
        (PORT ena (1.011:1.011:1.011) (0.982:0.982:0.982))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.509:1.509:1.509))
        (PORT asdata (1.281:1.281:1.281) (1.215:1.215:1.215))
        (PORT clrn (0.877:0.877:0.877) (0.834:0.834:0.834))
        (PORT ena (1.912:1.912:1.912) (1.642:1.642:1.642))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.194:1.194:1.194) (1.059:1.059:1.059))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.805:1.805:1.805) (1.6:1.6:1.6))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.856:0.856:0.856) (0.799:0.799:0.799))
        (PORT datab (0.323:0.323:0.323) (0.342:0.342:0.342))
        (PORT datac (0.296:0.296:0.296) (0.329:0.329:0.329))
        (PORT datad (1.286:1.286:1.286) (1.273:1.273:1.273))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.824:0.824:0.824) (0.728:0.728:0.728))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.441:1.441:1.441) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (0.899:0.899:0.899) (0.857:0.857:0.857))
        (PORT ena (1.034:1.034:1.034) (1.005:1.005:1.005))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.919:0.919:0.919) (0.818:0.818:0.818))
        (PORT datab (0.267:0.267:0.267) (0.274:0.274:0.274))
        (PORT datac (1.49:1.49:1.49) (1.278:1.278:1.278))
        (PORT datad (0.281:0.281:0.281) (0.303:0.303:0.303))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.283:0.283:0.283))
        (PORT datab (0.323:0.323:0.323) (0.334:0.334:0.334))
        (PORT datac (0.226:0.226:0.226) (0.241:0.241:0.241))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.938:2.938:2.938) (2.713:2.713:2.713))
        (PORT datab (0.304:0.304:0.304) (0.316:0.316:0.316))
        (PORT datac (0.522:0.522:0.522) (0.513:0.513:0.513))
        (PORT datad (0.638:0.638:0.638) (0.668:0.668:0.668))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.93:2.93:2.93) (2.705:2.705:2.705))
        (PORT datab (0.27:0.27:0.27) (0.277:0.277:0.277))
        (PORT datac (0.227:0.227:0.227) (0.243:0.243:0.243))
        (PORT datad (0.266:0.266:0.266) (0.28:0.28:0.28))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.459:1.459:1.459) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.501:1.501:1.501) (1.474:1.474:1.474))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.956:0.956:0.956) (0.912:0.912:0.912))
        (PORT datac (0.594:0.594:0.594) (0.599:0.599:0.599))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.978:0.978:0.978) (0.896:0.896:0.896))
        (PORT datab (0.559:0.559:0.559) (0.541:0.541:0.541))
        (PORT datac (1.243:1.243:1.243) (1.065:1.065:1.065))
        (PORT datad (0.637:0.637:0.637) (0.667:0.667:0.667))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.195:1.195:1.195) (1.072:1.072:1.072))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (0.877:0.877:0.877) (0.834:0.834:0.834))
        (PORT ena (1.912:1.912:1.912) (1.642:1.642:1.642))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.478:1.478:1.478))
        (PORT asdata (1.654:1.654:1.654) (1.503:1.503:1.503))
        (PORT clrn (1.805:1.805:1.805) (1.6:1.6:1.6))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.321:1.321:1.321) (1.179:1.179:1.179))
        (PORT datab (1.634:1.634:1.634) (1.422:1.422:1.422))
        (PORT datac (1.356:1.356:1.356) (1.246:1.246:1.246))
        (PORT datad (0.88:0.88:0.88) (0.81:0.81:0.81))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.441:1.441:1.441) (1.485:1.485:1.485))
        (PORT asdata (1.207:1.207:1.207) (1.125:1.125:1.125))
        (PORT clrn (0.899:0.899:0.899) (0.857:0.857:0.857))
        (PORT ena (1.034:1.034:1.034) (1.005:1.005:1.005))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.444:1.444:1.444) (1.486:1.486:1.486))
        (PORT asdata (1.987:1.987:1.987) (1.815:1.815:1.815))
        (PORT clrn (1.435:1.435:1.435) (1.28:1.28:1.28))
        (PORT ena (1.011:1.011:1.011) (0.982:0.982:0.982))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.326:1.326:1.326) (1.184:1.184:1.184))
        (PORT datab (0.268:0.268:0.268) (0.275:0.275:0.275))
        (PORT datac (1.205:1.205:1.205) (1.066:1.066:1.066))
        (PORT datad (0.876:0.876:0.876) (0.807:0.807:0.807))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.785:0.785:0.785) (0.711:0.711:0.711))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.459:1.459:1.459) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (0.92:0.92:0.92) (0.879:0.879:0.879))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.126:1.126:1.126) (0.985:0.985:0.985))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.565:1.565:1.565) (1.386:1.386:1.386))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.88:0.88:0.88) (0.815:0.815:0.815))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (0.92:0.92:0.92) (0.879:0.879:0.879))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT asdata (2.541:2.541:2.541) (2.304:2.304:2.304))
        (PORT clrn (1.458:1.458:1.458) (1.303:1.303:1.303))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.59:1.59:1.59) (1.471:1.471:1.471))
        (PORT datab (1.257:1.257:1.257) (1.078:1.078:1.078))
        (PORT datac (1.354:1.354:1.354) (1.243:1.243:1.243))
        (PORT datad (1.243:1.243:1.243) (1.243:1.243:1.243))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.298:1.298:1.298) (1.277:1.277:1.277))
        (PORT datab (2.608:2.608:2.608) (2.441:2.441:2.441))
        (PORT datac (1.357:1.357:1.357) (1.247:1.247:1.247))
        (PORT datad (0.226:0.226:0.226) (0.233:0.233:0.233))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.227:1.227:1.227) (1.164:1.164:1.164))
        (PORT datab (0.267:0.267:0.267) (0.274:0.274:0.274))
        (PORT datad (0.227:0.227:0.227) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.748:0.748:0.748) (0.81:0.81:0.81))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT sload (3.306:3.306:3.306) (3.606:3.606:3.606))
        (PORT ena (2.351:2.351:2.351) (2.13:2.13:2.13))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.447:1.447:1.447) (1.317:1.317:1.317))
        (PORT datab (1.531:1.531:1.531) (1.462:1.462:1.462))
        (PORT datac (1.52:1.52:1.52) (1.316:1.316:1.316))
        (PORT datad (1.482:1.482:1.482) (1.428:1.428:1.428))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.488:1.488:1.488) (1.461:1.461:1.461))
        (PORT ena (1.635:1.635:1.635) (1.473:1.473:1.473))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.979:0.979:0.979) (0.897:0.897:0.897))
        (PORT datab (0.697:0.697:0.697) (0.707:0.707:0.707))
        (PORT datac (1.328:1.328:1.328) (1.349:1.349:1.349))
        (PORT datad (1.778:1.778:1.778) (1.599:1.599:1.599))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.392:0.392:0.392))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.817:0.817:0.817) (0.73:0.73:0.73))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.44:1.44:1.44) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.155:1.155:1.155) (1.046:1.046:1.046))
        (PORT ena (1.245:1.245:1.245) (1.149:1.149:1.149))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.168:1.168:1.168) (1.054:1.054:1.054))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (0.877:0.877:0.877) (0.834:0.834:0.834))
        (PORT ena (1.912:1.912:1.912) (1.642:1.642:1.642))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (3.353:3.353:3.353) (2.929:2.929:2.929))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.432:1.432:1.432) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.805:1.805:1.805) (1.6:1.6:1.6))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.31:1.31:1.31) (1.161:1.161:1.161))
        (PORT datab (1.411:1.411:1.411) (1.28:1.28:1.28))
        (PORT datac (1.229:1.229:1.229) (1.212:1.212:1.212))
        (PORT datad (1.281:1.281:1.281) (1.135:1.135:1.135))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.444:1.444:1.444) (1.486:1.486:1.486))
        (PORT asdata (1.351:1.351:1.351) (1.284:1.284:1.284))
        (PORT clrn (1.435:1.435:1.435) (1.28:1.28:1.28))
        (PORT ena (1.011:1.011:1.011) (0.982:0.982:0.982))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.329:1.329:1.329) (1.187:1.187:1.187))
        (PORT datab (1.211:1.211:1.211) (1.055:1.055:1.055))
        (PORT datac (0.434:0.434:0.434) (0.379:0.379:0.379))
        (PORT datad (0.881:0.881:0.881) (0.812:0.812:0.812))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.508:1.508:1.508))
        (PORT asdata (1.334:1.334:1.334) (1.267:1.267:1.267))
        (PORT clrn (1.565:1.565:1.565) (1.386:1.386:1.386))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.459:1.459:1.459) (1.499:1.499:1.499))
        (PORT asdata (1.347:1.347:1.347) (1.279:1.279:1.279))
        (PORT clrn (0.92:0.92:0.92) (0.879:0.879:0.879))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.966:0.966:0.966) (0.893:0.893:0.893))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (0.92:0.92:0.92) (0.879:0.879:0.879))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.852:0.852:0.852) (0.758:0.758:0.758))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ir_loaded_address_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.458:1.458:1.458) (1.303:1.303:1.303))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.214:1.214:1.214) (1.111:1.111:1.111))
        (PORT datab (0.599:0.599:0.599) (0.608:0.608:0.608))
        (PORT datac (1.364:1.364:1.364) (1.255:1.255:1.255))
        (PORT datad (1.287:1.287:1.287) (1.141:1.141:1.141))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.931:1.931:1.931) (1.675:1.675:1.675))
        (PORT datab (1.41:1.41:1.41) (1.278:1.278:1.278))
        (PORT datac (1.648:1.648:1.648) (1.586:1.586:1.586))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.269:0.269:0.269) (0.281:0.281:0.281))
        (PORT datab (1.988:1.988:1.988) (1.817:1.817:1.817))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.724:0.724:0.724) (0.786:0.786:0.786))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT sload (3.306:3.306:3.306) (3.606:3.606:3.606))
        (PORT ena (2.351:2.351:2.351) (2.13:2.13:2.13))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.445:1.445:1.445) (1.316:1.316:1.316))
        (PORT datab (1.533:1.533:1.533) (1.464:1.464:1.464))
        (PORT datad (1.483:1.483:1.483) (1.429:1.429:1.429))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.377:0.377:0.377))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.444:1.444:1.444) (1.315:1.315:1.315))
        (PORT datab (1.535:1.535:1.535) (1.467:1.467:1.467))
        (PORT datad (1.484:1.484:1.484) (1.432:1.432:1.432))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.446:1.446:1.446) (1.316:1.316:1.316))
        (PORT datab (1.529:1.529:1.529) (1.46:1.46:1.46))
        (PORT datad (1.48:1.48:1.48) (1.426:1.426:1.426))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Equal3\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.443:1.443:1.443) (1.313:1.313:1.313))
        (PORT datab (1.534:1.534:1.534) (1.466:1.466:1.466))
        (PORT datad (1.484:1.484:1.484) (1.431:1.431:1.431))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.282:0.282:0.282))
        (PORT datab (1.571:1.571:1.571) (1.349:1.349:1.349))
        (PORT datac (0.853:0.853:0.853) (0.722:0.722:0.722))
        (PORT datad (0.252:0.252:0.252) (0.26:0.26:0.26))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.272:0.272:0.272) (0.284:0.284:0.284))
        (PORT datab (0.279:0.279:0.279) (0.289:0.289:0.289))
        (PORT datad (0.226:0.226:0.226) (0.233:0.233:0.233))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.488:1.488:1.488) (1.461:1.461:1.461))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.176:1.176:1.176) (1.048:1.048:1.048))
        (PORT datab (1.571:1.571:1.571) (1.35:1.35:1.35))
        (PORT datac (0.305:0.305:0.305) (0.373:0.373:0.373))
        (PORT datad (0.239:0.239:0.239) (0.251:0.251:0.251))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.181:1.181:1.181) (1.053:1.053:1.053))
        (PORT datad (0.229:0.229:0.229) (0.236:0.236:0.236))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_mode_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.425:1.425:1.425) (1.446:1.446:1.446))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.985:1.985:1.985) (1.702:1.702:1.702))
        (PORT datad (1.505:1.505:1.505) (1.321:1.321:1.321))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~clkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (1.626:1.626:1.626) (1.452:1.452:1.452))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.464:1.464:1.464) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.506:1.506:1.506) (1.482:1.482:1.482))
        (PORT ena (1.694:1.694:1.694) (1.603:1.603:1.603))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irsr_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.464:1.464:1.464) (1.507:1.507:1.507))
        (PORT asdata (1.382:1.382:1.382) (1.36:1.36:1.36))
        (PORT clrn (1.506:1.506:1.506) (1.482:1.482:1.482))
        (PORT ena (1.61:1.61:1.61) (1.465:1.465:1.465))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT asdata (1.375:1.375:1.375) (1.308:1.308:1.308))
        (PORT clrn (1.507:1.507:1.507) (1.483:1.483:1.483))
        (PORT ena (2.37:2.37:2.37) (2.109:2.109:2.109))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT asdata (0.725:0.725:0.725) (0.787:0.787:0.787))
        (PORT clrn (1.507:1.507:1.507) (1.483:1.483:1.483))
        (PORT ena (2.37:2.37:2.37) (2.109:2.109:2.109))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT asdata (1.331:1.331:1.331) (1.273:1.273:1.273))
        (PORT clrn (1.507:1.507:1.507) (1.483:1.483:1.483))
        (PORT ena (2.37:2.37:2.37) (2.109:2.109:2.109))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.616:0.616:0.616) (0.566:0.566:0.566))
        (PORT datab (0.356:0.356:0.356) (0.417:0.417:0.417))
        (PORT datac (1.109:1.109:1.109) (1.072:1.072:1.072))
        (PORT datad (1.135:1.135:1.135) (0.983:0.983:0.983))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|virtual_ir_tdo_sel_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT asdata (1.344:1.344:1.344) (1.28:1.28:1.28))
        (PORT clrn (1.507:1.507:1.507) (1.483:1.483:1.483))
        (PORT ena (2.37:2.37:2.37) (2.109:2.109:2.109))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.671:1.671:1.671) (1.536:1.536:1.536))
        (PORT datab (2.151:2.151:2.151) (1.923:1.923:1.923))
        (PORT datac (2.149:2.149:2.149) (1.936:1.936:1.936))
        (PORT datad (0.312:0.312:0.312) (0.374:0.374:0.374))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|ret\~2)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.135:1.135:1.135) (0.983:0.983:0.983))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.771:1.771:1.771) (1.579:1.579:1.579))
        (PORT datad (1.245:1.245:1.245) (1.149:1.149:1.149))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.346:0.346:0.346) (0.413:0.413:0.413))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.375:0.375:0.375) (0.461:0.461:0.461))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.429:0.429:0.429))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.94:0.94:0.94) (0.87:0.87:0.87))
        (PORT datac (1:1:1) (0.948:0.948:0.948))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.771:0.771:0.771) (0.638:0.638:0.638))
        (PORT datab (1.353:1.353:1.353) (1.206:1.206:1.206))
        (PORT datac (1.182:1.182:1.182) (1.079:1.079:1.079))
        (PORT datad (0.27:0.27:0.27) (0.288:0.288:0.288))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (1.175:1.175:1.175) (1.073:1.073:1.073))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.366:0.366:0.366) (0.444:0.444:0.444))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (1.175:1.175:1.175) (1.073:1.073:1.073))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.378:0.378:0.378) (0.464:0.464:0.464))
        (PORT datab (0.362:0.362:0.362) (0.431:0.431:0.431))
        (PORT datac (0.318:0.318:0.318) (0.395:0.395:0.395))
        (PORT datad (0.323:0.323:0.323) (0.399:0.399:0.399))
        (IOPATH dataa combout (0.373:0.373:0.373) (0.38:0.38:0.38))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.675:1.675:1.675) (1.51:1.51:1.51))
        (PORT datab (1.018:1.018:1.018) (0.989:0.989:0.989))
        (PORT datac (0.227:0.227:0.227) (0.243:0.243:0.243))
        (PORT datad (0.313:0.313:0.313) (0.382:0.382:0.382))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (1.175:1.175:1.175) (1.073:1.073:1.073))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.359:0.359:0.359) (0.428:0.428:0.428))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (1.175:1.175:1.175) (1.073:1.073:1.073))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (1.175:1.175:1.175) (1.073:1.073:1.073))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.378:0.378:0.378) (0.464:0.464:0.464))
        (PORT datab (0.351:0.351:0.351) (0.417:0.417:0.417))
        (PORT datac (0.318:0.318:0.318) (0.394:0.394:0.394))
        (PORT datad (1.204:1.204:1.204) (1.101:1.101:1.101))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.569:0.569:0.569) (0.479:0.479:0.479))
        (PORT datab (0.277:0.277:0.277) (0.287:0.287:0.287))
        (PORT datac (0.32:0.32:0.32) (0.398:0.398:0.398))
        (PORT datad (0.324:0.324:0.324) (0.4:0.4:0.4))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.703:0.703:0.703) (0.558:0.558:0.558))
        (PORT datab (1.354:1.354:1.354) (1.207:1.207:1.207))
        (PORT datac (0.839:0.839:0.839) (1.003:1.003:1.003))
        (PORT datad (0.272:0.272:0.272) (0.289:0.289:0.289))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.769:0.769:0.769) (0.636:0.636:0.636))
        (PORT datab (1.354:1.354:1.354) (1.207:1.207:1.207))
        (PORT datac (1.184:1.184:1.184) (1.082:1.082:1.082))
        (PORT datad (0.274:0.274:0.274) (0.292:0.292:0.292))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.47:1.47:1.47) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.99:0.99:0.99) (0.959:0.959:0.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.381:0.381:0.381) (0.468:0.468:0.468))
        (PORT datab (0.354:0.354:0.354) (0.421:0.421:0.421))
        (PORT datac (0.322:0.322:0.322) (0.4:0.4:0.4))
        (PORT datad (0.325:0.325:0.325) (0.401:0.401:0.401))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.38:0.38:0.38) (0.467:0.467:0.467))
        (PORT datab (0.268:0.268:0.268) (0.275:0.275:0.275))
        (PORT datac (0.32:0.32:0.32) (0.397:0.397:0.397))
        (PORT datad (1.205:1.205:1.205) (1.103:1.103:1.103))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.382:0.382:0.382))
        (PORT datab (0.311:0.311:0.311) (0.326:0.326:0.326))
        (PORT datac (1.302:1.302:1.302) (1.174:1.174:1.174))
        (PORT datad (0.477:0.477:0.477) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.47:1.47:1.47) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.99:0.99:0.99) (0.959:0.959:0.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.22:1.22:1.22) (1.118:1.118:1.118))
        (PORT datab (1.304:1.304:1.304) (1.189:1.189:1.189))
        (PORT datac (1.72:1.72:1.72) (1.547:1.547:1.547))
        (PORT datad (0.276:0.276:0.276) (0.331:0.331:0.331))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.471:0.471:0.471) (0.407:0.407:0.407))
        (PORT datab (0.278:0.278:0.278) (0.288:0.288:0.288))
        (PORT datac (0.51:0.51:0.51) (0.436:0.436:0.436))
        (PORT datad (0.323:0.323:0.323) (0.4:0.4:0.4))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.236:1.236:1.236) (1.137:1.137:1.137))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.373:0.373:0.373) (0.459:0.459:0.459))
        (PORT datab (0.358:0.358:0.358) (0.427:0.427:0.427))
        (PORT datac (0.315:0.315:0.315) (0.392:0.392:0.392))
        (PORT datad (0.32:0.32:0.32) (0.396:0.396:0.396))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.382:0.382:0.382) (0.469:0.469:0.469))
        (PORT datab (0.366:0.366:0.366) (0.436:0.436:0.436))
        (PORT datac (0.321:0.321:0.321) (0.397:0.397:0.397))
        (PORT datad (0.325:0.325:0.325) (0.401:0.401:0.401))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.247:1.247:1.247) (1.146:1.146:1.146))
        (PORT datab (0.272:0.272:0.272) (0.279:0.279:0.279))
        (PORT datac (0.225:0.225:0.225) (0.24:0.24:0.24))
        (PORT datad (0.314:0.314:0.314) (0.384:0.384:0.384))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.324:0.324:0.324) (0.384:0.384:0.384))
        (PORT datab (0.801:0.801:0.801) (0.647:0.647:0.647))
        (PORT datac (0.225:0.225:0.225) (0.24:0.24:0.24))
        (PORT datad (1.206:1.206:1.206) (1.103:1.103:1.103))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.236:1.236:1.236) (1.137:1.137:1.137))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.295:1.295:1.295) (1.138:1.138:1.138))
        (PORT datab (1.579:1.579:1.579) (1.368:1.368:1.368))
        (PORT datac (0.247:0.247:0.247) (0.262:0.262:0.262))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|enable_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.994:0.994:0.994) (0.916:0.916:0.916))
        (PORT datab (1.019:1.019:1.019) (0.952:0.952:0.952))
        (PORT datac (1.475:1.475:1.475) (1.267:1.267:1.267))
        (PORT datad (1.252:1.252:1.252) (1.15:1.15:1.15))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.55:0.55:0.55) (0.545:0.545:0.545))
        (PORT datac (1.969:1.969:1.969) (1.81:1.81:1.81))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|four_byte_counter\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.905:0.905:0.905) (0.777:0.777:0.777))
        (PORT datad (0.328:0.328:0.328) (0.405:0.405:0.405))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.476:1.476:1.476))
        (PORT ena (2.24:2.24:2.24) (1.959:1.959:1.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.4:0.4:0.4))
        (PORT datac (1.984:1.984:1.984) (1.827:1.827:1.827))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.476:1.476:1.476))
        (PORT ena (2.24:2.24:2.24) (1.959:1.959:1.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.399:0.399:0.399))
        (PORT datac (1.975:1.975:1.975) (1.818:1.818:1.818))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.476:1.476:1.476))
        (PORT ena (2.24:2.24:2.24) (1.959:1.959:1.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.037:2.037:2.037) (1.865:1.865:1.865))
        (PORT datac (0.501:0.501:0.501) (0.485:0.485:0.485))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.476:1.476:1.476))
        (PORT ena (2.24:2.24:2.24) (1.959:1.959:1.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.686:1.686:1.686) (1.476:1.476:1.476))
        (PORT datad (1.51:1.51:1.51) (1.381:1.381:1.381))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.47:1.47:1.47) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.477:1.477:1.477))
        (PORT ena (2.256:2.256:2.256) (1.977:1.977:1.977))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.301:0.301:0.301) (0.365:0.365:0.365))
        (PORT datad (1.51:1.51:1.51) (1.38:1.38:1.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.47:1.47:1.47) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.477:1.477:1.477))
        (PORT ena (2.256:2.256:2.256) (1.977:1.977:1.977))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.341:0.341:0.341) (0.397:0.397:0.397))
        (PORT datad (1.509:1.509:1.509) (1.38:1.38:1.38))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.47:1.47:1.47) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.477:1.477:1.477))
        (PORT ena (2.256:2.256:2.256) (1.977:1.977:1.977))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.302:0.302:0.302) (0.367:0.367:0.367))
        (PORT datad (1.511:1.511:1.511) (1.381:1.381:1.381))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.47:1.47:1.47) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.477:1.477:1.477))
        (PORT ena (2.256:2.256:2.256) (1.977:1.977:1.977))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.045:2.045:2.045) (1.875:1.875:1.875))
        (PORT datac (0.563:0.563:0.563) (0.534:0.534:0.534))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.476:1.476:1.476))
        (PORT ena (2.24:2.24:2.24) (1.959:1.959:1.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.398:0.398:0.398))
        (PORT datac (1.99:1.99:1.99) (1.835:1.835:1.835))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.476:1.476:1.476))
        (PORT ena (2.24:2.24:2.24) (1.959:1.959:1.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.05:2.05:2.05) (1.881:1.881:1.881))
        (PORT datac (0.298:0.298:0.298) (0.362:0.362:0.362))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.476:1.476:1.476))
        (PORT ena (2.24:2.24:2.24) (1.959:1.959:1.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.048:2.048:2.048) (1.878:1.878:1.878))
        (PORT datac (0.299:0.299:0.299) (0.363:0.363:0.363))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.476:1.476:1.476))
        (PORT ena (2.24:2.24:2.24) (1.959:1.959:1.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.049:2.049:2.049) (1.879:1.879:1.879))
        (PORT datac (0.916:0.916:0.916) (0.872:0.872:0.872))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.476:1.476:1.476))
        (PORT ena (2.24:2.24:2.24) (1.959:1.959:1.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.052:2.052:2.052) (1.882:1.882:1.882))
        (PORT datac (0.501:0.501:0.501) (0.492:0.492:0.492))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.476:1.476:1.476))
        (PORT ena (2.24:2.24:2.24) (1.959:1.959:1.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.398:0.398:0.398))
        (PORT datac (1.981:1.981:1.981) (1.824:1.824:1.824))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.476:1.476:1.476))
        (PORT ena (2.24:2.24:2.24) (1.959:1.959:1.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.366:0.366:0.366) (0.422:0.422:0.422))
        (PORT datac (1.972:1.972:1.972) (1.813:1.813:1.813))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.476:1.476:1.476))
        (PORT ena (2.24:2.24:2.24) (1.959:1.959:1.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.827:0.827:0.827) (0.755:0.755:0.755))
        (PORT datad (1.509:1.509:1.509) (1.38:1.38:1.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.47:1.47:1.47) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.477:1.477:1.477))
        (PORT ena (2.256:2.256:2.256) (1.977:1.977:1.977))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.299:0.299:0.299) (0.363:0.363:0.363))
        (PORT datad (1.508:1.508:1.508) (1.38:1.38:1.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.47:1.47:1.47) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.477:1.477:1.477))
        (PORT ena (2.256:2.256:2.256) (1.977:1.977:1.977))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.398:0.398:0.398))
        (PORT datad (1.508:1.508:1.508) (1.38:1.38:1.38))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.47:1.47:1.47) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.477:1.477:1.477))
        (PORT ena (2.256:2.256:2.256) (1.977:1.977:1.977))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.398:0.398:0.398))
        (PORT datad (1.508:1.508:1.508) (1.381:1.381:1.381))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.47:1.47:1.47) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.504:1.504:1.504) (1.477:1.477:1.477))
        (PORT ena (2.256:2.256:2.256) (1.977:1.977:1.977))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.361:1.361:1.361) (1.251:1.251:1.251))
        (PORT datac (1.973:1.973:1.973) (1.815:1.815:1.815))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.476:1.476:1.476))
        (PORT ena (2.24:2.24:2.24) (1.959:1.959:1.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datac (1.977:1.977:1.977) (1.819:1.819:1.819))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.476:1.476:1.476))
        (PORT ena (2.24:2.24:2.24) (1.959:1.959:1.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datac (1.97:1.97:1.97) (1.812:1.812:1.812))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.476:1.476:1.476))
        (PORT ena (2.24:2.24:2.24) (1.959:1.959:1.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.398:0.398:0.398))
        (PORT datac (1.978:1.978:1.978) (1.821:1.821:1.821))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.503:1.503:1.503) (1.476:1.476:1.476))
        (PORT ena (2.24:2.24:2.24) (1.959:1.959:1.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.891:0.891:0.891) (0.836:0.836:0.836))
        (PORT datac (1.494:1.494:1.494) (1.37:1.37:1.37))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.493:1.493:1.493) (1.466:1.466:1.466))
        (PORT ena (2.227:2.227:2.227) (1.951:1.951:1.951))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.491:1.491:1.491) (1.368:1.368:1.368))
        (PORT datad (0.3:0.3:0.3) (0.356:0.356:0.356))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.493:1.493:1.493) (1.466:1.466:1.466))
        (PORT ena (2.227:2.227:2.227) (1.951:1.951:1.951))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.399:0.399:0.399))
        (PORT datac (1.489:1.489:1.489) (1.365:1.365:1.365))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.493:1.493:1.493) (1.466:1.466:1.466))
        (PORT ena (2.227:2.227:2.227) (1.951:1.951:1.951))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.404:0.404:0.404))
        (PORT datac (1.488:1.488:1.488) (1.365:1.365:1.365))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.493:1.493:1.493) (1.466:1.466:1.466))
        (PORT ena (2.227:2.227:2.227) (1.951:1.951:1.951))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.348:1.348:1.348) (1.311:1.311:1.311))
        (PORT datac (1.493:1.493:1.493) (1.369:1.369:1.369))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.493:1.493:1.493) (1.466:1.466:1.466))
        (PORT ena (2.227:2.227:2.227) (1.951:1.951:1.951))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.553:0.553:0.553) (0.533:0.533:0.533))
        (PORT datac (1.494:1.494:1.494) (1.369:1.369:1.369))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.493:1.493:1.493) (1.466:1.466:1.466))
        (PORT ena (2.227:2.227:2.227) (1.951:1.951:1.951))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.399:0.399:0.399))
        (PORT datac (1.489:1.489:1.489) (1.367:1.367:1.367))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.493:1.493:1.493) (1.466:1.466:1.466))
        (PORT ena (2.227:2.227:2.227) (1.951:1.951:1.951))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|fp_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.489:1.489:1.489) (1.365:1.365:1.365))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE fsm_core\|fp_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.493:1.493:1.493) (1.466:1.466:1.466))
        (PORT ena (2.227:2.227:2.227) (1.951:1.951:1.951))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.705:1.705:1.705) (1.564:1.564:1.564))
        (PORT d[1] (1.746:1.746:1.746) (1.569:1.569:1.569))
        (PORT d[2] (1.627:1.627:1.627) (1.48:1.48:1.48))
        (PORT d[3] (2.082:2.082:2.082) (1.863:1.863:1.863))
        (PORT d[4] (1.855:1.855:1.855) (1.748:1.748:1.748))
        (PORT d[5] (1.718:1.718:1.718) (1.562:1.562:1.562))
        (PORT d[6] (1.651:1.651:1.651) (1.487:1.487:1.487))
        (PORT d[7] (1.676:1.676:1.676) (1.526:1.526:1.526))
        (PORT d[8] (1.724:1.724:1.724) (1.551:1.551:1.551))
        (PORT d[9] (1.682:1.682:1.682) (1.534:1.534:1.534))
        (PORT d[10] (1.723:1.723:1.723) (1.559:1.559:1.559))
        (PORT d[11] (1.739:1.739:1.739) (1.574:1.574:1.574))
        (PORT d[12] (1.867:1.867:1.867) (1.768:1.768:1.768))
        (PORT d[13] (1.79:1.79:1.79) (1.603:1.603:1.603))
        (PORT d[14] (1.917:1.917:1.917) (1.853:1.853:1.853))
        (PORT d[15] (1.703:1.703:1.703) (1.55:1.55:1.55))
        (PORT d[16] (1.72:1.72:1.72) (1.564:1.564:1.564))
        (PORT d[17] (1.903:1.903:1.903) (1.781:1.781:1.781))
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.784:2.784:2.784) (2.44:2.44:2.44))
        (PORT d[1] (4.104:4.104:4.104) (3.648:3.648:3.648))
        (PORT d[2] (4.104:4.104:4.104) (3.648:3.648:3.648))
        (PORT d[3] (4.104:4.104:4.104) (3.648:3.648:3.648))
        (PORT d[4] (4.104:4.104:4.104) (3.648:3.648:3.648))
        (PORT d[5] (4.104:4.104:4.104) (3.648:3.648:3.648))
        (PORT d[6] (4.104:4.104:4.104) (3.648:3.648:3.648))
        (PORT d[7] (4.104:4.104:4.104) (3.648:3.648:3.648))
        (PORT clk (1.83:1.83:1.83) (1.895:1.895:1.895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.948:1.948:1.948) (1.691:1.691:1.691))
        (PORT clk (1.83:1.83:1.83) (1.895:1.895:1.895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.945:0.945:0.945) (0.887:0.887:0.887))
        (PORT d[1] (0.959:0.959:0.959) (0.897:0.897:0.897))
        (PORT d[2] (0.979:0.979:0.979) (0.891:0.891:0.891))
        (PORT d[3] (0.975:0.975:0.975) (0.914:0.914:0.914))
        (PORT d[4] (0.927:0.927:0.927) (0.867:0.867:0.867))
        (PORT d[5] (0.95:0.95:0.95) (0.888:0.888:0.888))
        (PORT d[6] (0.944:0.944:0.944) (0.884:0.884:0.884))
        (PORT d[7] (0.98:0.98:0.98) (0.908:0.908:0.908))
        (PORT d[8] (0.958:0.958:0.958) (0.884:0.884:0.884))
        (PORT d[9] (0.956:0.956:0.956) (0.896:0.896:0.896))
        (PORT d[10] (0.96:0.96:0.96) (0.883:0.883:0.883))
        (PORT d[11] (0.973:0.973:0.973) (0.904:0.904:0.904))
        (PORT d[12] (0.957:0.957:0.957) (0.891:0.891:0.891))
        (PORT d[13] (0.955:0.955:0.955) (0.883:0.883:0.883))
        (PORT d[14] (0.942:0.942:0.942) (0.878:0.878:0.878))
        (PORT d[15] (0.962:0.962:0.962) (0.886:0.886:0.886))
        (PORT d[16] (0.984:0.984:0.984) (0.909:0.909:0.909))
        (PORT d[17] (0.981:0.981:0.981) (0.921:0.921:0.921))
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.992:0.992:0.992) (0.909:0.909:0.909))
        (PORT d[1] (1.358:1.358:1.358) (1.23:1.23:1.23))
        (PORT d[2] (0.929:0.929:0.929) (0.875:0.875:0.875))
        (PORT d[3] (0.984:0.984:0.984) (0.926:0.926:0.926))
        (PORT d[4] (0.924:0.924:0.924) (0.871:0.871:0.871))
        (PORT d[5] (0.982:0.982:0.982) (0.917:0.917:0.917))
        (PORT d[6] (0.988:0.988:0.988) (0.922:0.922:0.922))
        (PORT d[7] (1.694:1.694:1.694) (1.534:1.534:1.534))
        (PORT clk (1.781:1.781:1.781) (1.802:1.802:1.802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.144:1.144:1.144) (1.008:1.008:1.008))
        (PORT clk (1.781:1.781:1.781) (1.802:1.802:1.802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.367:1.367:1.367) (1.261:1.261:1.261))
        (PORT d[1] (1.406:1.406:1.406) (1.276:1.276:1.276))
        (PORT d[2] (1.328:1.328:1.328) (1.223:1.223:1.223))
        (PORT d[3] (1.793:1.793:1.793) (1.629:1.629:1.629))
        (PORT d[4] (1.336:1.336:1.336) (1.225:1.225:1.225))
        (PORT d[5] (1.375:1.375:1.375) (1.268:1.268:1.268))
        (PORT d[6] (2.101:2.101:2.101) (1.891:1.891:1.891))
        (PORT d[7] (1.35:1.35:1.35) (1.24:1.24:1.24))
        (PORT d[8] (2.027:2.027:2.027) (1.807:1.807:1.807))
        (PORT d[9] (1.677:1.677:1.677) (1.533:1.533:1.533))
        (PORT d[10] (1.766:1.766:1.766) (1.625:1.625:1.625))
        (PORT d[11] (1.327:1.327:1.327) (1.22:1.22:1.22))
        (PORT d[12] (1.355:1.355:1.355) (1.242:1.242:1.242))
        (PORT d[13] (1.81:1.81:1.81) (1.677:1.677:1.677))
        (PORT clk (1.836:1.836:1.836) (1.901:1.901:1.901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.359:2.359:2.359) (2.046:2.046:2.046))
        (PORT d[1] (2.371:2.371:2.371) (2.066:2.066:2.066))
        (PORT d[2] (2.371:2.371:2.371) (2.066:2.066:2.066))
        (PORT d[3] (2.371:2.371:2.371) (2.066:2.066:2.066))
        (PORT d[4] (2.371:2.371:2.371) (2.066:2.066:2.066))
        (PORT d[5] (2.371:2.371:2.371) (2.066:2.066:2.066))
        (PORT d[6] (2.371:2.371:2.371) (2.066:2.066:2.066))
        (PORT d[7] (2.371:2.371:2.371) (2.066:2.066:2.066))
        (PORT clk (1.833:1.833:1.833) (1.897:1.897:1.897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.51:1.51:1.51) (1.318:1.318:1.318))
        (PORT clk (1.833:1.833:1.833) (1.897:1.897:1.897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.836:1.836:1.836) (1.901:1.901:1.901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.902:1.902:1.902))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.902:1.902:1.902))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.902:1.902:1.902))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.837:1.837:1.837) (1.902:1.902:1.902))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.956:0.956:0.956) (0.888:0.888:0.888))
        (PORT d[1] (0.943:0.943:0.943) (0.881:0.881:0.881))
        (PORT d[2] (0.938:0.938:0.938) (0.875:0.875:0.875))
        (PORT d[3] (0.929:0.929:0.929) (0.866:0.866:0.866))
        (PORT d[4] (0.959:0.959:0.959) (0.892:0.892:0.892))
        (PORT d[5] (1.005:1.005:1.005) (0.93:0.93:0.93))
        (PORT d[6] (0.932:0.932:0.932) (0.875:0.875:0.875))
        (PORT d[7] (0.938:0.938:0.938) (0.876:0.876:0.876))
        (PORT d[8] (0.943:0.943:0.943) (0.868:0.868:0.868))
        (PORT d[9] (0.976:0.976:0.976) (0.912:0.912:0.912))
        (PORT d[10] (0.948:0.948:0.948) (0.888:0.888:0.888))
        (PORT d[11] (0.995:0.995:0.995) (0.919:0.919:0.919))
        (PORT d[12] (0.968:0.968:0.968) (0.907:0.907:0.907))
        (PORT d[13] (1.02:1.02:1.02) (0.949:0.949:0.949))
        (PORT clk (1.788:1.788:1.788) (1.808:1.808:1.808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.33:1.33:1.33) (1.221:1.221:1.221))
        (PORT d[1] (1.295:1.295:1.295) (1.197:1.197:1.197))
        (PORT d[2] (1.266:1.266:1.266) (1.162:1.162:1.162))
        (PORT d[3] (1.329:1.329:1.329) (1.221:1.221:1.221))
        (PORT d[4] (1.316:1.316:1.316) (1.21:1.21:1.21))
        (PORT d[5] (1.317:1.317:1.317) (1.204:1.204:1.204))
        (PORT d[6] (1.337:1.337:1.337) (1.228:1.228:1.228))
        (PORT d[7] (1.315:1.315:1.315) (1.208:1.208:1.208))
        (PORT clk (1.784:1.784:1.784) (1.804:1.804:1.804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.489:1.489:1.489) (1.301:1.301:1.301))
        (PORT clk (1.784:1.784:1.784) (1.804:1.804:1.804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.788:1.788:1.788) (1.808:1.808:1.808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.789:1.789:1.789) (1.809:1.809:1.809))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.789:1.789:1.789) (1.809:1.809:1.809))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.789:1.789:1.789) (1.809:1.809:1.809))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.789:1.789:1.789) (1.809:1.809:1.809))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.33:1.33:1.33) (1.161:1.161:1.161))
        (PORT datac (0.507:0.507:0.507) (0.427:0.427:0.427))
        (PORT datad (0.877:0.877:0.877) (1.051:1.051:1.051))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[19\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.617:0.617:0.617) (0.568:0.568:0.568))
        (PORT datab (1.574:1.574:1.574) (1.385:1.385:1.385))
        (PORT datac (0.549:0.549:0.549) (0.52:0.52:0.52))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[19\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.126:1.126:1.126) (0.928:0.928:0.928))
        (PORT datab (0.559:0.559:0.559) (0.469:0.469:0.469))
        (PORT datac (1.192:1.192:1.192) (1.071:1.071:1.071))
        (PORT datad (0.229:0.229:0.229) (0.237:0.237:0.237))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.867:1.867:1.867) (1.668:1.668:1.668))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.54:0.54:0.54) (0.532:0.532:0.532))
        (PORT datac (1.26:1.26:1.26) (1.105:1.105:1.105))
        (PORT datad (0.461:0.461:0.461) (0.395:0.395:0.395))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.867:1.867:1.867) (1.668:1.668:1.668))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.404:0.404:0.404))
        (PORT datac (1.261:1.261:1.261) (1.106:1.106:1.106))
        (PORT datad (0.499:0.499:0.499) (0.42:0.42:0.42))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.867:1.867:1.867) (1.668:1.668:1.668))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.321:1.321:1.321) (1.15:1.15:1.15))
        (PORT datac (0.461:0.461:0.461) (0.403:0.403:0.403))
        (PORT datad (0.3:0.3:0.3) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.867:1.867:1.867) (1.668:1.668:1.668))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.325:1.325:1.325) (1.155:1.155:1.155))
        (PORT datac (0.509:0.509:0.509) (0.43:0.43:0.43))
        (PORT datad (0.493:0.493:0.493) (0.48:0.48:0.48))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.867:1.867:1.867) (1.668:1.668:1.668))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.398:0.398:0.398))
        (PORT datac (1.264:1.264:1.264) (1.109:1.109:1.109))
        (PORT datad (0.497:0.497:0.497) (0.418:0.418:0.418))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.867:1.867:1.867) (1.668:1.668:1.668))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.4:0.4:0.4))
        (PORT datac (1.272:1.272:1.272) (1.119:1.119:1.119))
        (PORT datad (0.817:0.817:0.817) (0.691:0.691:0.691))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.867:1.867:1.867) (1.668:1.668:1.668))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.4:0.4:0.4))
        (PORT datac (1.262:1.262:1.262) (1.107:1.107:1.107))
        (PORT datad (0.855:0.855:0.855) (0.72:0.72:0.72))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.867:1.867:1.867) (1.668:1.668:1.668))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.322:1.322:1.322) (1.151:1.151:1.151))
        (PORT datab (0.875:0.875:0.875) (0.735:0.735:0.735))
        (PORT datac (0.299:0.299:0.299) (0.363:0.363:0.363))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.867:1.867:1.867) (1.668:1.668:1.668))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.399:0.399:0.399))
        (PORT datac (1.268:1.268:1.268) (1.114:1.114:1.114))
        (PORT datad (0.851:0.851:0.851) (0.715:0.715:0.715))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.867:1.867:1.867) (1.668:1.668:1.668))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datac (1.269:1.269:1.269) (1.115:1.115:1.115))
        (PORT datad (0.828:0.828:0.828) (0.703:0.703:0.703))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.867:1.867:1.867) (1.668:1.668:1.668))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.329:1.329:1.329) (1.16:1.16:1.16))
        (PORT datab (0.343:0.343:0.343) (0.398:0.398:0.398))
        (PORT datac (0.79:0.79:0.79) (0.672:0.672:0.672))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.867:1.867:1.867) (1.668:1.668:1.668))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.333:1.333:1.333) (1.165:1.165:1.165))
        (PORT datab (0.343:0.343:0.343) (0.398:0.398:0.398))
        (PORT datac (0.79:0.79:0.79) (0.671:0.671:0.671))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.867:1.867:1.867) (1.668:1.668:1.668))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.397:0.397:0.397))
        (PORT datac (1.272:1.272:1.272) (1.119:1.119:1.119))
        (PORT datad (0.785:0.785:0.785) (0.671:0.671:0.671))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.867:1.867:1.867) (1.668:1.668:1.668))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.918:0.918:0.918) (0.799:0.799:0.799))
        (PORT datac (1.264:1.264:1.264) (1.11:1.11:1.11))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.867:1.867:1.867) (1.668:1.668:1.668))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.767:0.767:0.767) (0.655:0.655:0.655))
        (PORT datac (0.83:0.83:0.83) (0.699:0.699:0.699))
        (PORT datad (0.895:0.895:0.895) (0.826:0.826:0.826))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.585:1.585:1.585) (1.431:1.431:1.431))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.769:0.769:0.769) (0.658:0.658:0.658))
        (PORT datac (0.51:0.51:0.51) (0.431:0.431:0.431))
        (PORT datad (0.502:0.502:0.502) (0.476:0.476:0.476))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.585:1.585:1.585) (1.431:1.431:1.431))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.765:0.765:0.765) (0.654:0.654:0.654))
        (PORT datac (0.3:0.3:0.3) (0.364:0.364:0.364))
        (PORT datad (0.46:0.46:0.46) (0.393:0.393:0.393))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.585:1.585:1.585) (1.431:1.431:1.431))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.247:1.247:1.247) (1.08:1.08:1.08))
        (PORT datac (0.868:0.868:0.868) (0.789:0.789:0.789))
        (PORT datad (0.9:0.9:0.9) (0.781:0.781:0.781))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.55:1.55:1.55) (1.399:1.399:1.399))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.244:1.244:1.244) (1.077:1.077:1.077))
        (PORT datac (0.497:0.497:0.497) (0.493:0.493:0.493))
        (PORT datad (0.887:0.887:0.887) (0.767:0.767:0.767))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.55:1.55:1.55) (1.399:1.399:1.399))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.251:1.251:1.251) (1.084:1.084:1.084))
        (PORT datac (0.808:0.808:0.808) (0.728:0.728:0.728))
        (PORT datad (0.901:0.901:0.901) (0.784:0.784:0.784))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.55:1.55:1.55) (1.399:1.399:1.399))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.936:0.936:0.936) (0.805:0.805:0.805))
        (PORT datac (0.3:0.3:0.3) (0.364:0.364:0.364))
        (PORT datad (1.202:1.202:1.202) (1.033:1.033:1.033))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.55:1.55:1.55) (1.399:1.399:1.399))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.257:1.257:1.257) (1.091:1.091:1.091))
        (PORT datac (0.846:0.846:0.846) (0.75:0.75:0.75))
        (PORT datad (0.865:0.865:0.865) (0.738:0.738:0.738))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.55:1.55:1.55) (1.399:1.399:1.399))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.248:1.248:1.248) (1.082:1.082:1.082))
        (PORT datac (0.507:0.507:0.507) (0.493:0.493:0.493))
        (PORT datad (0.885:0.885:0.885) (0.766:0.766:0.766))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.55:1.55:1.55) (1.399:1.399:1.399))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.245:1.245:1.245) (1.078:1.078:1.078))
        (PORT datac (0.797:0.797:0.797) (0.664:0.664:0.664))
        (PORT datad (0.794:0.794:0.794) (0.718:0.718:0.718))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.55:1.55:1.55) (1.399:1.399:1.399))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.242:1.242:1.242) (1.075:1.075:1.075))
        (PORT datac (0.299:0.299:0.299) (0.363:0.363:0.363))
        (PORT datad (0.455:0.455:0.455) (0.383:0.383:0.383))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.55:1.55:1.55) (1.399:1.399:1.399))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.563:0.563:0.563) (0.461:0.461:0.461))
        (PORT datab (1.253:1.253:1.253) (1.087:1.087:1.087))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.55:1.55:1.55) (1.399:1.399:1.399))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.258:1.258:1.258) (1.092:1.092:1.092))
        (PORT datac (0.502:0.502:0.502) (0.486:0.486:0.486))
        (PORT datad (0.457:0.457:0.457) (0.386:0.386:0.386))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.55:1.55:1.55) (1.399:1.399:1.399))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.563:0.563:0.563) (0.461:0.461:0.461))
        (PORT datab (1.255:1.255:1.255) (1.089:1.089:1.089))
        (PORT datad (0.299:0.299:0.299) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.55:1.55:1.55) (1.399:1.399:1.399))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.252:1.252:1.252) (1.086:1.086:1.086))
        (PORT datac (0.505:0.505:0.505) (0.421:0.421:0.421))
        (PORT datad (0.3:0.3:0.3) (0.356:0.356:0.356))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.55:1.55:1.55) (1.399:1.399:1.399))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.243:1.243:1.243) (1.076:1.076:1.076))
        (PORT datac (0.466:0.466:0.466) (0.393:0.393:0.393))
        (PORT datad (0.302:0.302:0.302) (0.358:0.358:0.358))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.55:1.55:1.55) (1.399:1.399:1.399))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.254:1.254:1.254) (1.088:1.088:1.088))
        (PORT datac (0.301:0.301:0.301) (0.365:0.365:0.365))
        (PORT datad (0.457:0.457:0.457) (0.385:0.385:0.385))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.55:1.55:1.55) (1.399:1.399:1.399))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.849:0.849:0.849) (1.002:1.002:1.002))
        (PORT datad (0.902:0.902:0.902) (0.835:0.835:0.835))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.51:1.51:1.51) (1.483:1.483:1.483))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.406:0.406:0.406))
        (PORT datab (1.304:1.304:1.304) (1.172:1.172:1.172))
        (PORT datac (1.566:1.566:1.566) (1.392:1.392:1.392))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.485:1.485:1.485))
        (PORT ena (1.857:1.857:1.857) (1.598:1.598:1.598))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.697:1.697:1.697) (1.538:1.538:1.538))
        (PORT datac (1.565:1.565:1.565) (1.391:1.391:1.391))
        (PORT datad (0.279:0.279:0.279) (0.334:0.334:0.334))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[4\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.485:1.485:1.485))
        (PORT ena (1.803:1.803:1.803) (1.583:1.583:1.583))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.277:0.277:0.277) (0.291:0.291:0.291))
        (PORT datab (1.281:1.281:1.281) (1.149:1.149:1.149))
        (PORT datac (0.275:0.275:0.275) (0.338:0.338:0.338))
        (PORT datad (1.553:1.553:1.553) (1.326:1.326:1.326))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a1\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.22:1.22:1.22) (1.108:1.108:1.108))
        (PORT datac (0.867:0.867:0.867) (0.769:0.769:0.769))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.607:1.607:1.607) (1.447:1.447:1.447))
        (PORT datad (2.502:2.502:2.502) (2.847:2.847:2.847))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.431:1.431:1.431) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.473:1.473:1.473) (1.452:1.452:1.452))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|enable_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.258:1.258:1.258) (1.169:1.169:1.169))
        (PORT datab (0.67:0.67:0.67) (0.66:0.66:0.66))
        (PORT datac (2.148:2.148:2.148) (1.958:1.958:1.958))
        (PORT datad (1.562:1.562:1.562) (1.4:1.4:1.4))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.646:0.646:0.646) (0.663:0.663:0.663))
        (PORT datac (1.198:1.198:1.198) (1.134:1.134:1.134))
        (PORT datad (0.573:0.573:0.573) (0.596:0.596:0.596))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.028:4.028:4.028) (3.552:3.552:3.552))
        (PORT d[1] (4.028:4.028:4.028) (3.552:3.552:3.552))
        (PORT d[2] (4.028:4.028:4.028) (3.552:3.552:3.552))
        (PORT d[3] (4.028:4.028:4.028) (3.552:3.552:3.552))
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.629:3.629:3.629) (3.216:3.216:3.216))
        (PORT d[1] (3.629:3.629:3.629) (3.216:3.216:3.216))
        (PORT d[2] (3.629:3.629:3.629) (3.216:3.216:3.216))
        (PORT d[3] (4.043:4.043:4.043) (3.6:3.6:3.6))
        (PORT d[4] (4.043:4.043:4.043) (3.6:3.6:3.6))
        (PORT d[5] (4.043:4.043:4.043) (3.6:3.6:3.6))
        (PORT d[6] (4.043:4.043:4.043) (3.6:3.6:3.6))
        (PORT d[7] (4.043:4.043:4.043) (3.6:3.6:3.6))
        (PORT d[8] (4.043:4.043:4.043) (3.6:3.6:3.6))
        (PORT d[9] (4.043:4.043:4.043) (3.6:3.6:3.6))
        (PORT d[10] (4.043:4.043:4.043) (3.6:3.6:3.6))
        (PORT clk (1.83:1.83:1.83) (1.895:1.895:1.895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.9:1.9:1.9))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.982:0.982:0.982) (0.929:0.929:0.929))
        (PORT d[1] (0.956:0.956:0.956) (0.903:0.903:0.903))
        (PORT d[2] (0.998:0.998:0.998) (0.938:0.938:0.938))
        (PORT d[3] (0.986:0.986:0.986) (0.93:0.93:0.93))
        (PORT clk (1.786:1.786:1.786) (1.806:1.806:1.806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.268:2.268:2.268) (1.977:1.977:1.977))
        (PORT d[1] (1.73:1.73:1.73) (1.573:1.573:1.573))
        (PORT d[2] (2.211:2.211:2.211) (1.931:1.931:1.931))
        (PORT d[3] (1.685:1.685:1.685) (1.524:1.524:1.524))
        (PORT d[4] (1.819:1.819:1.819) (1.65:1.65:1.65))
        (PORT d[5] (1.697:1.697:1.697) (1.56:1.56:1.56))
        (PORT d[6] (1.686:1.686:1.686) (1.506:1.506:1.506))
        (PORT d[7] (1.693:1.693:1.693) (1.534:1.534:1.534))
        (PORT d[8] (1.666:1.666:1.666) (1.524:1.524:1.524))
        (PORT d[9] (1.756:1.756:1.756) (1.592:1.592:1.592))
        (PORT d[10] (1.678:1.678:1.678) (1.489:1.489:1.489))
        (PORT clk (1.782:1.782:1.782) (1.802:1.802:1.802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.629:1.629:1.629) (1.45:1.45:1.45))
        (PORT clk (1.782:1.782:1.782) (1.802:1.802:1.802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.806:1.806:1.806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.787:1.787:1.787) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.787:1.787:1.787) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.787:1.787:1.787) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.787:1.787:1.787) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.308:5.308:5.308) (4.748:4.748:4.748))
        (PORT d[1] (5.308:5.308:5.308) (4.748:4.748:4.748))
        (PORT d[2] (5.308:5.308:5.308) (4.748:4.748:4.748))
        (PORT d[3] (5.308:5.308:5.308) (4.748:4.748:4.748))
        (PORT clk (1.816:1.816:1.816) (1.883:1.883:1.883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.204:5.204:5.204) (4.657:4.657:4.657))
        (PORT d[1] (5.204:5.204:5.204) (4.657:4.657:4.657))
        (PORT d[2] (5.204:5.204:5.204) (4.657:4.657:4.657))
        (PORT d[3] (5.315:5.315:5.315) (4.783:4.783:4.783))
        (PORT d[4] (5.315:5.315:5.315) (4.783:4.783:4.783))
        (PORT d[5] (5.315:5.315:5.315) (4.783:4.783:4.783))
        (PORT d[6] (5.315:5.315:5.315) (4.783:4.783:4.783))
        (PORT d[7] (5.315:5.315:5.315) (4.783:4.783:4.783))
        (PORT d[8] (5.315:5.315:5.315) (4.783:4.783:4.783))
        (PORT d[9] (5.315:5.315:5.315) (4.783:4.783:4.783))
        (PORT d[10] (5.315:5.315:5.315) (4.783:4.783:4.783))
        (PORT clk (1.813:1.813:1.813) (1.879:1.879:1.879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.883:1.883:1.883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.948:1.948:1.948) (1.718:1.718:1.718))
        (PORT d[1] (1.925:1.925:1.925) (1.689:1.689:1.689))
        (PORT d[2] (2.269:2.269:2.269) (1.984:1.984:1.984))
        (PORT d[3] (2.272:2.272:2.272) (2.013:2.013:2.013))
        (PORT clk (1.768:1.768:1.768) (1.791:1.791:1.791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.594:1.594:1.594) (1.4:1.4:1.4))
        (PORT d[1] (1.6:1.6:1.6) (1.403:1.403:1.403))
        (PORT d[2] (1.594:1.594:1.594) (1.398:1.398:1.398))
        (PORT d[3] (1.616:1.616:1.616) (1.44:1.44:1.44))
        (PORT d[4] (1.561:1.561:1.561) (1.404:1.404:1.404))
        (PORT d[5] (1.588:1.588:1.588) (1.42:1.42:1.42))
        (PORT d[6] (1.635:1.635:1.635) (1.454:1.454:1.454))
        (PORT d[7] (1.895:1.895:1.895) (1.646:1.646:1.646))
        (PORT d[8] (1.907:1.907:1.907) (1.645:1.645:1.645))
        (PORT d[9] (1.589:1.589:1.589) (1.41:1.41:1.41))
        (PORT d[10] (1.666:1.666:1.666) (1.48:1.48:1.48))
        (PORT clk (1.764:1.764:1.764) (1.787:1.787:1.787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.337:2.337:2.337) (1.957:1.957:1.957))
        (PORT clk (1.764:1.764:1.764) (1.787:1.787:1.787))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.791:1.791:1.791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.792:1.792:1.792))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.63:3.63:3.63) (3.221:3.221:3.221))
        (PORT d[1] (3.63:3.63:3.63) (3.221:3.221:3.221))
        (PORT d[2] (3.63:3.63:3.63) (3.221:3.221:3.221))
        (PORT d[3] (3.63:3.63:3.63) (3.221:3.221:3.221))
        (PORT clk (1.83:1.83:1.83) (1.897:1.897:1.897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.622:3.622:3.622) (3.208:3.208:3.208))
        (PORT d[1] (3.622:3.622:3.622) (3.208:3.208:3.208))
        (PORT d[2] (3.622:3.622:3.622) (3.208:3.208:3.208))
        (PORT d[3] (4.061:4.061:4.061) (3.62:3.62:3.62))
        (PORT d[4] (4.061:4.061:4.061) (3.62:3.62:3.62))
        (PORT d[5] (4.061:4.061:4.061) (3.62:3.62:3.62))
        (PORT d[6] (4.061:4.061:4.061) (3.62:3.62:3.62))
        (PORT d[7] (4.061:4.061:4.061) (3.62:3.62:3.62))
        (PORT d[8] (4.061:4.061:4.061) (3.62:3.62:3.62))
        (PORT d[9] (4.061:4.061:4.061) (3.62:3.62:3.62))
        (PORT d[10] (4.061:4.061:4.061) (3.62:3.62:3.62))
        (PORT clk (1.827:1.827:1.827) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.897:1.897:1.897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.898:1.898:1.898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.002:1.002:1.002) (0.924:0.924:0.924))
        (PORT d[1] (0.931:0.931:0.931) (0.873:0.873:0.873))
        (PORT d[2] (0.94:0.94:0.94) (0.861:0.861:0.861))
        (PORT d[3] (0.959:0.959:0.959) (0.891:0.891:0.891))
        (PORT clk (1.783:1.783:1.783) (1.804:1.804:1.804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.659:2.659:2.659) (2.326:2.326:2.326))
        (PORT d[1] (2.186:2.186:2.186) (1.973:1.973:1.973))
        (PORT d[2] (2.631:2.631:2.631) (2.299:2.299:2.299))
        (PORT d[3] (2.123:2.123:2.123) (1.91:1.91:1.91))
        (PORT d[4] (1.811:1.811:1.811) (1.642:1.642:1.642))
        (PORT d[5] (2.5:2.5:2.5) (2.248:2.248:2.248))
        (PORT d[6] (1.642:1.642:1.642) (1.475:1.475:1.475))
        (PORT d[7] (1.728:1.728:1.728) (1.56:1.56:1.56))
        (PORT d[8] (1.985:1.985:1.985) (1.797:1.797:1.797))
        (PORT d[9] (1.748:1.748:1.748) (1.585:1.585:1.585))
        (PORT d[10] (2.021:2.021:2.021) (1.796:1.796:1.796))
        (PORT clk (1.779:1.779:1.779) (1.8:1.8:1.8))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.591:1.591:1.591) (1.423:1.423:1.423))
        (PORT clk (1.779:1.779:1.779) (1.8:1.8:1.8))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.783:1.783:1.783) (1.804:1.804:1.804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.899:0.899:0.899) (0.756:0.756:0.756))
        (PORT datac (1.488:1.488:1.488) (1.757:1.757:1.757))
        (PORT datad (1.365:1.365:1.365) (1.258:1.258:1.258))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.419:0.419:0.419))
        (PORT datab (0.343:0.343:0.343) (0.406:0.406:0.406))
        (PORT datac (1.219:1.219:1.219) (1.227:1.227:1.227))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.237:1.237:1.237) (1.19:1.19:1.19))
        (PORT datab (0.645:0.645:0.645) (0.663:0.663:0.663))
        (PORT datac (1.157:1.157:1.157) (1.094:1.094:1.094))
        (PORT datad (0.251:0.251:0.251) (0.259:0.259:0.259))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.005:2.005:2.005) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.399:0.399:0.399))
        (PORT datac (0.793:0.793:0.793) (0.675:0.675:0.675))
        (PORT datad (1.362:1.362:1.362) (1.255:1.255:1.255))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.005:2.005:2.005) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.398:0.398:0.398))
        (PORT datac (0.793:0.793:0.793) (0.674:0.674:0.674))
        (PORT datad (1.362:1.362:1.362) (1.254:1.254:1.254))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.005:2.005:2.005) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.826:0.826:0.826) (0.712:0.712:0.712))
        (PORT datac (0.301:0.301:0.301) (0.365:0.365:0.365))
        (PORT datad (1.364:1.364:1.364) (1.258:1.258:1.258))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.005:2.005:2.005) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.078:4.078:4.078) (3.621:3.621:3.621))
        (PORT d[1] (4.078:4.078:4.078) (3.621:3.621:3.621))
        (PORT d[2] (4.078:4.078:4.078) (3.621:3.621:3.621))
        (PORT d[3] (4.078:4.078:4.078) (3.621:3.621:3.621))
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.644:3.644:3.644) (3.233:3.233:3.233))
        (PORT d[1] (3.644:3.644:3.644) (3.233:3.233:3.233))
        (PORT d[2] (3.644:3.644:3.644) (3.233:3.233:3.233))
        (PORT d[3] (4.042:4.042:4.042) (3.599:3.599:3.599))
        (PORT d[4] (4.042:4.042:4.042) (3.599:3.599:3.599))
        (PORT d[5] (4.042:4.042:4.042) (3.599:3.599:3.599))
        (PORT d[6] (4.042:4.042:4.042) (3.599:3.599:3.599))
        (PORT d[7] (4.042:4.042:4.042) (3.599:3.599:3.599))
        (PORT d[8] (4.042:4.042:4.042) (3.599:3.599:3.599))
        (PORT d[9] (4.042:4.042:4.042) (3.599:3.599:3.599))
        (PORT d[10] (4.042:4.042:4.042) (3.599:3.599:3.599))
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.965:0.965:0.965) (0.89:0.89:0.89))
        (PORT d[1] (0.944:0.944:0.944) (0.888:0.888:0.888))
        (PORT d[2] (1.017:1.017:1.017) (0.946:0.946:0.946))
        (PORT d[3] (0.985:0.985:0.985) (0.916:0.916:0.916))
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.641:2.641:2.641) (2.308:2.308:2.308))
        (PORT d[1] (1.729:1.729:1.729) (1.572:1.572:1.572))
        (PORT d[2] (2.62:2.62:2.62) (2.284:2.284:2.284))
        (PORT d[3] (2.108:2.108:2.108) (1.894:1.894:1.894))
        (PORT d[4] (1.776:1.776:1.776) (1.615:1.615:1.615))
        (PORT d[5] (2.118:2.118:2.118) (1.915:1.915:1.915))
        (PORT d[6] (1.645:1.645:1.645) (1.471:1.471:1.471))
        (PORT d[7] (1.692:1.692:1.692) (1.533:1.533:1.533))
        (PORT d[8] (2.019:2.019:2.019) (1.8:1.8:1.8))
        (PORT d[9] (1.713:1.713:1.713) (1.558:1.558:1.558))
        (PORT d[10] (2.076:2.076:2.076) (1.843:1.843:1.843))
        (PORT clk (1.78:1.78:1.78) (1.801:1.801:1.801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.632:1.632:1.632) (1.458:1.458:1.458))
        (PORT clk (1.78:1.78:1.78) (1.801:1.801:1.801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.345:0.345:0.345) (0.401:0.401:0.401))
        (PORT datac (1.14:1.14:1.14) (0.975:0.975:0.975))
        (PORT datad (1.361:1.361:1.361) (1.253:1.253:1.253))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.005:2.005:2.005) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.279:1.279:1.279) (1.08:1.08:1.08))
        (PORT datac (0.302:0.302:0.302) (0.367:0.367:0.367))
        (PORT datad (1.365:1.365:1.365) (1.258:1.258:1.258))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.005:2.005:2.005) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.341:0.341:0.341) (0.397:0.397:0.397))
        (PORT datac (1.141:1.141:1.141) (0.977:0.977:0.977))
        (PORT datad (1.364:1.364:1.364) (1.257:1.257:1.257))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.005:2.005:2.005) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.408:0.408:0.408))
        (PORT datab (1.273:1.273:1.273) (1.07:1.07:1.07))
        (PORT datad (1.361:1.361:1.361) (1.253:1.253:1.253))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.005:2.005:2.005) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.288:2.288:2.288) (1.925:1.925:1.925))
        (PORT datab (0.342:0.342:0.342) (0.397:0.397:0.397))
        (PORT datad (1.362:1.362:1.362) (1.255:1.255:1.255))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.005:2.005:2.005) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.398:0.398:0.398))
        (PORT datac (1.956:1.956:1.956) (1.695:1.695:1.695))
        (PORT datad (1.361:1.361:1.361) (1.254:1.254:1.254))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.005:2.005:2.005) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.246:2.246:2.246) (1.886:1.886:1.886))
        (PORT datab (0.342:0.342:0.342) (0.397:0.397:0.397))
        (PORT datad (1.36:1.36:1.36) (1.253:1.253:1.253))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.005:2.005:2.005) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.406:0.406:0.406))
        (PORT datab (2.209:2.209:2.209) (1.868:1.868:1.868))
        (PORT datad (1.363:1.363:1.363) (1.256:1.256:1.256))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.005:2.005:2.005) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.224:3.224:3.224) (2.852:2.852:2.852))
        (PORT d[1] (3.224:3.224:3.224) (2.852:2.852:2.852))
        (PORT d[2] (3.224:3.224:3.224) (2.852:2.852:2.852))
        (PORT d[3] (3.224:3.224:3.224) (2.852:2.852:2.852))
        (PORT clk (1.831:1.831:1.831) (1.897:1.897:1.897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.244:3.244:3.244) (2.864:2.864:2.864))
        (PORT d[1] (3.244:3.244:3.244) (2.864:2.864:2.864))
        (PORT d[2] (3.244:3.244:3.244) (2.864:2.864:2.864))
        (PORT d[3] (4.021:4.021:4.021) (3.576:3.576:3.576))
        (PORT d[4] (4.021:4.021:4.021) (3.576:3.576:3.576))
        (PORT d[5] (4.021:4.021:4.021) (3.576:3.576:3.576))
        (PORT d[6] (4.021:4.021:4.021) (3.576:3.576:3.576))
        (PORT d[7] (4.021:4.021:4.021) (3.576:3.576:3.576))
        (PORT d[8] (4.021:4.021:4.021) (3.576:3.576:3.576))
        (PORT d[9] (4.021:4.021:4.021) (3.576:3.576:3.576))
        (PORT d[10] (4.021:4.021:4.021) (3.576:3.576:3.576))
        (PORT clk (1.828:1.828:1.828) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.897:1.897:1.897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1:1:1) (0.939:0.939:0.939))
        (PORT d[1] (0.976:0.976:0.976) (0.921:0.921:0.921))
        (PORT d[2] (1.017:1.017:1.017) (0.953:0.953:0.953))
        (PORT d[3] (1.004:1.004:1.004) (0.947:0.947:0.947))
        (PORT clk (1.783:1.783:1.783) (1.804:1.804:1.804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.059:3.059:3.059) (2.67:2.67:2.67))
        (PORT d[1] (2.47:2.47:2.47) (2.203:2.203:2.203))
        (PORT d[2] (3.039:3.039:3.039) (2.656:2.656:2.656))
        (PORT d[3] (2.528:2.528:2.528) (2.263:2.263:2.263))
        (PORT d[4] (1.723:1.723:1.723) (1.554:1.554:1.554))
        (PORT d[5] (2.533:2.533:2.533) (2.279:2.279:2.279))
        (PORT d[6] (2.008:2.008:2.008) (1.806:1.806:1.806))
        (PORT d[7] (1.664:1.664:1.664) (1.505:1.505:1.505))
        (PORT d[8] (2.4:2.4:2.4) (2.162:2.162:2.162))
        (PORT d[9] (1.671:1.671:1.671) (1.509:1.509:1.509))
        (PORT d[10] (1.575:1.575:1.575) (1.403:1.403:1.403))
        (PORT clk (1.779:1.779:1.779) (1.8:1.8:1.8))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.992:1.992:1.992) (1.776:1.776:1.776))
        (PORT clk (1.779:1.779:1.779) (1.8:1.8:1.8))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.783:1.783:1.783) (1.804:1.804:1.804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datac (1.215:1.215:1.215) (1.026:1.026:1.026))
        (PORT datad (1.364:1.364:1.364) (1.257:1.257:1.257))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.005:2.005:2.005) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datab (1.225:1.225:1.225) (1.058:1.058:1.058))
        (PORT datad (1.364:1.364:1.364) (1.257:1.257:1.257))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.462:1.462:1.462) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.005:2.005:2.005) (1.836:1.836:1.836))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.308:1.308:1.308) (1.099:1.099:1.099))
        (PORT datac (0.932:0.932:0.932) (0.853:0.853:0.853))
        (PORT datad (1.34:1.34:1.34) (1.233:1.233:1.233))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.504:1.504:1.504))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.032:2.032:2.032) (1.844:1.844:1.844))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.238:1.238:1.238) (1.06:1.06:1.06))
        (PORT datab (0.343:0.343:0.343) (0.398:0.398:0.398))
        (PORT datad (1.343:1.343:1.343) (1.236:1.236:1.236))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.504:1.504:1.504))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.032:2.032:2.032) (1.844:1.844:1.844))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.089:4.089:4.089) (3.61:3.61:3.61))
        (PORT d[1] (4.089:4.089:4.089) (3.61:3.61:3.61))
        (PORT d[2] (4.089:4.089:4.089) (3.61:3.61:3.61))
        (PORT d[3] (4.089:4.089:4.089) (3.61:3.61:3.61))
        (PORT clk (1.828:1.828:1.828) (1.895:1.895:1.895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.609:3.609:3.609) (3.193:3.193:3.193))
        (PORT d[1] (3.609:3.609:3.609) (3.193:3.193:3.193))
        (PORT d[2] (3.609:3.609:3.609) (3.193:3.193:3.193))
        (PORT d[3] (4.024:4.024:4.024) (3.579:3.579:3.579))
        (PORT d[4] (4.024:4.024:4.024) (3.579:3.579:3.579))
        (PORT d[5] (4.024:4.024:4.024) (3.579:3.579:3.579))
        (PORT d[6] (4.024:4.024:4.024) (3.579:3.579:3.579))
        (PORT d[7] (4.024:4.024:4.024) (3.579:3.579:3.579))
        (PORT d[8] (4.024:4.024:4.024) (3.579:3.579:3.579))
        (PORT d[9] (4.024:4.024:4.024) (3.579:3.579:3.579))
        (PORT d[10] (4.024:4.024:4.024) (3.579:3.579:3.579))
        (PORT clk (1.825:1.825:1.825) (1.891:1.891:1.891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.895:1.895:1.895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.896:1.896:1.896))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.896:1.896:1.896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.896:1.896:1.896))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.829:1.829:1.829) (1.896:1.896:1.896))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.947:0.947:0.947) (0.868:0.868:0.868))
        (PORT d[1] (0.948:0.948:0.948) (0.868:0.868:0.868))
        (PORT d[2] (0.987:0.987:0.987) (0.909:0.909:0.909))
        (PORT d[3] (0.931:0.931:0.931) (0.872:0.872:0.872))
        (PORT clk (1.781:1.781:1.781) (1.803:1.803:1.803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.697:2.697:2.697) (2.361:2.361:2.361))
        (PORT d[1] (2.456:2.456:2.456) (2.186:2.186:2.186))
        (PORT d[2] (2.638:2.638:2.638) (2.307:2.307:2.307))
        (PORT d[3] (2.13:2.13:2.13) (1.918:1.918:1.918))
        (PORT d[4] (1.755:1.755:1.755) (1.591:1.591:1.591))
        (PORT d[5] (1.738:1.738:1.738) (1.602:1.602:1.602))
        (PORT d[6] (1.626:1.626:1.626) (1.451:1.451:1.451))
        (PORT d[7] (1.672:1.672:1.672) (1.511:1.511:1.511))
        (PORT d[8] (2.065:2.065:2.065) (1.866:1.866:1.866))
        (PORT d[9] (1.735:1.735:1.735) (1.569:1.569:1.569))
        (PORT d[10] (1.674:1.674:1.674) (1.488:1.488:1.488))
        (PORT clk (1.777:1.777:1.777) (1.799:1.799:1.799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.012:2.012:2.012) (1.784:1.784:1.784))
        (PORT clk (1.777:1.777:1.777) (1.799:1.799:1.799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.781:1.781:1.781) (1.803:1.803:1.803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.782:1.782:1.782) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.782:1.782:1.782) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.782:1.782:1.782) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.782:1.782:1.782) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.397:0.397:0.397))
        (PORT datac (0.83:0.83:0.83) (0.697:0.697:0.697))
        (PORT datad (1.345:1.345:1.345) (1.238:1.238:1.238))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.504:1.504:1.504))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.032:2.032:2.032) (1.844:1.844:1.844))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.848:0.848:0.848) (0.726:0.726:0.726))
        (PORT datac (0.3:0.3:0.3) (0.364:0.364:0.364))
        (PORT datad (1.337:1.337:1.337) (1.229:1.229:1.229))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.504:1.504:1.504))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.032:2.032:2.032) (1.844:1.844:1.844))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.832:0.832:0.832) (0.722:0.722:0.722))
        (PORT datac (0.84:0.84:0.84) (0.761:0.761:0.761))
        (PORT datad (1.334:1.334:1.334) (1.225:1.225:1.225))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.504:1.504:1.504))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.032:2.032:2.032) (1.844:1.844:1.844))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.397:0.397:0.397))
        (PORT datac (0.794:0.794:0.794) (0.675:0.675:0.675))
        (PORT datad (1.336:1.336:1.336) (1.227:1.227:1.227))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.504:1.504:1.504))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.032:2.032:2.032) (1.844:1.844:1.844))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.674:3.674:3.674) (3.253:3.253:3.253))
        (PORT d[1] (3.674:3.674:3.674) (3.253:3.253:3.253))
        (PORT d[2] (3.674:3.674:3.674) (3.253:3.253:3.253))
        (PORT d[3] (3.674:3.674:3.674) (3.253:3.253:3.253))
        (PORT clk (1.83:1.83:1.83) (1.896:1.896:1.896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.238:3.238:3.238) (2.865:2.865:2.865))
        (PORT d[1] (3.238:3.238:3.238) (2.865:2.865:2.865))
        (PORT d[2] (3.238:3.238:3.238) (2.865:2.865:2.865))
        (PORT d[3] (4.077:4.077:4.077) (3.622:3.622:3.622))
        (PORT d[4] (4.077:4.077:4.077) (3.622:3.622:3.622))
        (PORT d[5] (4.077:4.077:4.077) (3.622:3.622:3.622))
        (PORT d[6] (4.077:4.077:4.077) (3.622:3.622:3.622))
        (PORT d[7] (4.077:4.077:4.077) (3.622:3.622:3.622))
        (PORT d[8] (4.077:4.077:4.077) (3.622:3.622:3.622))
        (PORT d[9] (4.077:4.077:4.077) (3.622:3.622:3.622))
        (PORT d[10] (4.077:4.077:4.077) (3.622:3.622:3.622))
        (PORT clk (1.827:1.827:1.827) (1.892:1.892:1.892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.83:1.83:1.83) (1.896:1.896:1.896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.897:1.897:1.897))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.897:1.897:1.897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.897:1.897:1.897))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.897:1.897:1.897))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.986:0.986:0.986) (0.911:0.911:0.911))
        (PORT d[1] (0.993:0.993:0.993) (0.926:0.926:0.926))
        (PORT d[2] (0.979:0.979:0.979) (0.92:0.92:0.92))
        (PORT d[3] (0.982:0.982:0.982) (0.912:0.912:0.912))
        (PORT clk (1.782:1.782:1.782) (1.804:1.804:1.804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.633:2.633:2.633) (2.306:2.306:2.306))
        (PORT d[1] (1.411:1.411:1.411) (1.288:1.288:1.288))
        (PORT d[2] (2.639:2.639:2.639) (2.307:2.307:2.307))
        (PORT d[3] (2.089:2.089:2.089) (1.885:1.885:1.885))
        (PORT d[4] (1.403:1.403:1.403) (1.29:1.29:1.29))
        (PORT d[5] (2.521:2.521:2.521) (2.271:2.271:2.271))
        (PORT d[6] (2.013:2.013:2.013) (1.806:1.806:1.806))
        (PORT d[7] (1.992:1.992:1.992) (1.796:1.796:1.796))
        (PORT d[8] (2.387:2.387:2.387) (2.147:2.147:2.147))
        (PORT d[9] (1.39:1.39:1.39) (1.265:1.265:1.265))
        (PORT d[10] (1.407:1.407:1.407) (1.298:1.298:1.298))
        (PORT clk (1.778:1.778:1.778) (1.8:1.8:1.8))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.255:1.255:1.255) (1.122:1.122:1.122))
        (PORT clk (1.778:1.778:1.778) (1.8:1.8:1.8))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.782:1.782:1.782) (1.804:1.804:1.804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.783:1.783:1.783) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.783:1.783:1.783) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.783:1.783:1.783) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.783:1.783:1.783) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.4:0.4:0.4))
        (PORT datac (1.134:1.134:1.134) (0.968:0.968:0.968))
        (PORT datad (1.342:1.342:1.342) (1.235:1.235:1.235))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.504:1.504:1.504))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.032:2.032:2.032) (1.844:1.844:1.844))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.179:1.179:1.179) (1.02:1.02:1.02))
        (PORT datac (0.301:0.301:0.301) (0.365:0.365:0.365))
        (PORT datad (1.334:1.334:1.334) (1.225:1.225:1.225))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.504:1.504:1.504))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.032:2.032:2.032) (1.844:1.844:1.844))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.209:1.209:1.209) (1.026:1.026:1.026))
        (PORT datac (0.302:0.302:0.302) (0.366:0.366:0.366))
        (PORT datad (1.343:1.343:1.343) (1.237:1.237:1.237))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.504:1.504:1.504))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.032:2.032:2.032) (1.844:1.844:1.844))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.263:1.263:1.263) (1.061:1.061:1.061))
        (PORT datac (0.302:0.302:0.302) (0.367:0.367:0.367))
        (PORT datad (1.333:1.333:1.333) (1.224:1.224:1.224))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.504:1.504:1.504))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.032:2.032:2.032) (1.844:1.844:1.844))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.238:1.238:1.238) (1.049:1.049:1.049))
        (PORT datac (0.542:0.542:0.542) (0.512:0.512:0.512))
        (PORT datad (1.338:1.338:1.338) (1.23:1.23:1.23))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.504:1.504:1.504))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.032:2.032:2.032) (1.844:1.844:1.844))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.342:1.342:1.342) (1.136:1.136:1.136))
        (PORT datac (0.301:0.301:0.301) (0.365:0.365:0.365))
        (PORT datad (1.344:1.344:1.344) (1.237:1.237:1.237))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.504:1.504:1.504))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.032:2.032:2.032) (1.844:1.844:1.844))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.291:1.291:1.291) (1.091:1.091:1.091))
        (PORT datab (0.344:0.344:0.344) (0.399:0.399:0.399))
        (PORT datad (1.336:1.336:1.336) (1.228:1.228:1.228))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.504:1.504:1.504))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.032:2.032:2.032) (1.844:1.844:1.844))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.406:0.406:0.406))
        (PORT datab (1.176:1.176:1.176) (1.019:1.019:1.019))
        (PORT datad (1.34:1.34:1.34) (1.232:1.232:1.232))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.504:1.504:1.504))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.032:2.032:2.032) (1.844:1.844:1.844))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.847:4.847:4.847) (4.346:4.346:4.346))
        (PORT d[1] (4.847:4.847:4.847) (4.346:4.346:4.346))
        (PORT d[2] (4.847:4.847:4.847) (4.346:4.346:4.346))
        (PORT d[3] (4.847:4.847:4.847) (4.346:4.346:4.346))
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4.828:4.828:4.828) (4.329:4.329:4.329))
        (PORT d[1] (4.828:4.828:4.828) (4.329:4.329:4.329))
        (PORT d[2] (4.828:4.828:4.828) (4.329:4.329:4.329))
        (PORT d[3] (4.922:4.922:4.922) (4.437:4.437:4.437))
        (PORT d[4] (4.922:4.922:4.922) (4.437:4.437:4.437))
        (PORT d[5] (4.922:4.922:4.922) (4.437:4.437:4.437))
        (PORT d[6] (4.922:4.922:4.922) (4.437:4.437:4.437))
        (PORT d[7] (4.922:4.922:4.922) (4.437:4.437:4.437))
        (PORT d[8] (4.922:4.922:4.922) (4.437:4.437:4.437))
        (PORT d[9] (4.922:4.922:4.922) (4.437:4.437:4.437))
        (PORT d[10] (4.922:4.922:4.922) (4.437:4.437:4.437))
        (PORT clk (1.814:1.814:1.814) (1.88:1.88:1.88))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.818:1.818:1.818) (1.885:1.885:1.885))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.818:1.818:1.818) (1.885:1.885:1.885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.818:1.818:1.818) (1.885:1.885:1.885))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.818:1.818:1.818) (1.885:1.885:1.885))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.908:1.908:1.908) (1.641:1.641:1.641))
        (PORT d[1] (1.879:1.879:1.879) (1.624:1.624:1.624))
        (PORT d[2] (1.916:1.916:1.916) (1.661:1.661:1.661))
        (PORT d[3] (1.841:1.841:1.841) (1.602:1.602:1.602))
        (PORT clk (1.77:1.77:1.77) (1.792:1.792:1.792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.533:1.533:1.533) (1.366:1.366:1.366))
        (PORT d[1] (1.667:1.667:1.667) (1.458:1.458:1.458))
        (PORT d[2] (1.624:1.624:1.624) (1.442:1.442:1.442))
        (PORT d[3] (1.617:1.617:1.617) (1.44:1.44:1.44))
        (PORT d[4] (1.561:1.561:1.561) (1.405:1.405:1.405))
        (PORT d[5] (1.589:1.589:1.589) (1.42:1.42:1.42))
        (PORT d[6] (1.636:1.636:1.636) (1.455:1.455:1.455))
        (PORT d[7] (1.852:1.852:1.852) (1.616:1.616:1.616))
        (PORT d[8] (1.95:1.95:1.95) (1.679:1.679:1.679))
        (PORT d[9] (1.632:1.632:1.632) (1.444:1.444:1.444))
        (PORT d[10] (1.667:1.667:1.667) (1.48:1.48:1.48))
        (PORT clk (1.766:1.766:1.766) (1.788:1.788:1.788))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.75:1.75:1.75) (1.483:1.483:1.483))
        (PORT clk (1.766:1.766:1.766) (1.788:1.788:1.788))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.77:1.77:1.77) (1.792:1.792:1.792))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.771:1.771:1.771) (1.793:1.793:1.793))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.771:1.771:1.771) (1.793:1.793:1.793))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.771:1.771:1.771) (1.793:1.793:1.793))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.771:1.771:1.771) (1.793:1.793:1.793))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.34:1.34:1.34) (1.233:1.233:1.233))
        (PORT datac (1.893:1.893:1.893) (1.592:1.592:1.592))
        (PORT datad (0.273:0.273:0.273) (0.291:0.291:0.291))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.431:1.431:1.431) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.99:0.99:0.99) (0.959:0.959:0.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.313:0.313:0.313) (0.329:0.329:0.329))
        (PORT datac (0.3:0.3:0.3) (0.364:0.364:0.364))
        (PORT datad (1.796:1.796:1.796) (1.477:1.477:1.477))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.431:1.431:1.431) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.99:0.99:0.99) (0.959:0.959:0.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.406:0.406:0.406))
        (PORT datab (1.863:1.863:1.863) (1.537:1.537:1.537))
        (PORT datad (0.271:0.271:0.271) (0.289:0.289:0.289))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.431:1.431:1.431) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.99:0.99:0.99) (0.959:0.959:0.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.887:1.887:1.887) (1.571:1.571:1.571))
        (PORT datab (0.343:0.343:0.343) (0.399:0.399:0.399))
        (PORT datad (0.274:0.274:0.274) (0.292:0.292:0.292))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.431:1.431:1.431) (1.478:1.478:1.478))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.99:0.99:0.99) (0.959:0.959:0.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.407:0.407:0.407))
        (PORT datab (1.373:1.373:1.373) (1.268:1.268:1.268))
        (PORT datad (1.267:1.267:1.267) (1.168:1.168:1.168))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.471:1.471:1.471))
        (PORT ena (2.058:2.058:2.058) (1.86:1.86:1.86))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~56)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.324:0.324:0.324) (0.384:0.384:0.384))
        (PORT datac (1.286:1.286:1.286) (1.196:1.196:1.196))
        (PORT datad (1.27:1.27:1.27) (1.172:1.172:1.172))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[6\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.454:1.454:1.454) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.496:1.496:1.496) (1.471:1.471:1.471))
        (PORT ena (1.573:1.573:1.573) (1.406:1.406:1.406))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.318:0.318:0.318) (0.376:0.376:0.376))
        (PORT datab (0.274:0.274:0.274) (0.284:0.284:0.284))
        (PORT datac (0.297:0.297:0.297) (0.36:0.36:0.36))
        (PORT datad (0.603:0.603:0.603) (0.604:0.604:0.604))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.365:0.365:0.365) (0.436:0.436:0.436))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.932:0.932:0.932) (0.82:0.82:0.82))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.353:0.353:0.353) (0.427:0.427:0.427))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datac (3.12:3.12:3.12) (2.781:2.781:2.781))
        (PORT datad (2.87:2.87:2.87) (2.708:2.708:2.708))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3.163:3.163:3.163) (2.806:2.806:2.806))
        (PORT datac (2.625:2.625:2.625) (2.353:2.353:2.353))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.45:2.45:2.45) (2.182:2.182:2.182))
        (PORT datab (0.595:0.595:0.595) (0.525:0.525:0.525))
        (PORT datac (3.558:3.558:3.558) (3.165:3.165:3.165))
        (PORT datad (0.234:0.234:0.234) (0.245:0.245:0.245))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.44:1.44:1.44) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.196:1.196:1.196) (1.085:1.085:1.085))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.934:0.934:0.934) (0.822:0.822:0.822))
        (PORT datab (0.352:0.352:0.352) (0.419:0.419:0.419))
        (PORT datac (0.319:0.319:0.319) (0.397:0.397:0.397))
        (PORT datad (0.324:0.324:0.324) (0.399:0.399:0.399))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.177:3.177:3.177) (2.823:2.823:2.823))
        (PORT datab (2.907:2.907:2.907) (2.744:2.744:2.744))
        (PORT datac (0.313:0.313:0.313) (0.39:0.39:0.39))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.44:1.44:1.44) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.196:1.196:1.196) (1.085:1.085:1.085))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.351:0.351:0.351) (0.418:0.418:0.418))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.44:1.44:1.44) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.196:1.196:1.196) (1.085:1.085:1.085))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.362:0.362:0.362) (0.436:0.436:0.436))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.44:1.44:1.44) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.196:1.196:1.196) (1.085:1.085:1.085))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.44:1.44:1.44) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.196:1.196:1.196) (1.085:1.085:1.085))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.93:0.93:0.93) (0.818:0.818:0.818))
        (PORT datab (3.189:3.189:3.189) (2.837:2.837:2.837))
        (PORT datac (0.316:0.316:0.316) (0.394:0.394:0.394))
        (PORT datad (0.322:0.322:0.322) (0.397:0.397:0.397))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.934:0.934:0.934) (0.823:0.823:0.823))
        (PORT datab (0.352:0.352:0.352) (0.418:0.418:0.418))
        (PORT datac (0.312:0.312:0.312) (0.388:0.388:0.388))
        (PORT datad (0.323:0.323:0.323) (0.398:0.398:0.398))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.357:0.357:0.357) (0.43:0.43:0.43))
        (PORT datab (3.187:3.187:3.187) (2.835:2.835:2.835))
        (PORT datac (0.32:0.32:0.32) (0.398:0.398:0.398))
        (PORT datad (0.311:0.311:0.311) (0.381:0.381:0.381))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.488:0.488:0.488) (0.431:0.431:0.431))
        (PORT datab (0.365:0.365:0.365) (0.436:0.436:0.436))
        (PORT datac (0.872:0.872:0.872) (0.778:0.778:0.778))
        (PORT datad (0.252:0.252:0.252) (0.261:0.261:0.261))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.572:0.572:0.572) (0.484:0.484:0.484))
        (PORT datab (2.016:2.016:2.016) (2.276:2.276:2.276))
        (PORT datac (3.145:3.145:3.145) (2.802:2.802:2.802))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.45:2.45:2.45) (2.182:2.182:2.182))
        (PORT datab (0.596:0.596:0.596) (0.526:0.526:0.526))
        (PORT datac (3.558:3.558:3.558) (3.164:3.164:3.164))
        (PORT datad (0.234:0.234:0.234) (0.245:0.245:0.245))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.44:1.44:1.44) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.244:1.244:1.244) (1.137:1.137:1.137))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.282:0.282:0.282))
        (PORT datab (3.187:3.187:3.187) (2.834:2.834:2.834))
        (PORT datac (0.321:0.321:0.321) (0.399:0.399:0.399))
        (PORT datad (0.277:0.277:0.277) (0.331:0.331:0.331))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.487:0.487:0.487) (0.432:0.432:0.432))
        (PORT datab (0.545:0.545:0.545) (0.458:0.458:0.458))
        (PORT datac (0.55:0.55:0.55) (0.499:0.499:0.499))
        (PORT datad (0.549:0.549:0.549) (0.525:0.525:0.525))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.439:1.439:1.439) (1.483:1.483:1.483))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.99:0.99:0.99) (0.959:0.959:0.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.551:0.551:0.551) (0.461:0.461:0.461))
        (PORT datab (0.322:0.322:0.322) (0.376:0.376:0.376))
        (PORT datac (0.546:0.546:0.546) (0.494:0.494:0.494))
        (PORT datad (3.121:3.121:3.121) (2.767:2.767:2.767))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.439:1.439:1.439) (1.483:1.483:1.483))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.99:0.99:0.99) (0.959:0.959:0.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.937:0.937:0.937) (0.825:0.825:0.825))
        (PORT datab (0.353:0.353:0.353) (0.42:0.42:0.42))
        (PORT datac (0.321:0.321:0.321) (0.399:0.399:0.399))
        (PORT datad (0.324:0.324:0.324) (0.399:0.399:0.399))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.267:0.267:0.267) (0.273:0.273:0.273))
        (PORT datac (0.314:0.314:0.314) (0.391:0.391:0.391))
        (PORT datad (0.325:0.325:0.325) (0.4:0.4:0.4))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.382:0.382:0.382))
        (PORT datab (0.597:0.597:0.597) (0.527:0.527:0.527))
        (PORT datac (3.557:3.557:3.557) (3.164:3.164:3.164))
        (PORT datad (0.478:0.478:0.478) (0.406:0.406:0.406))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.439:1.439:1.439) (1.483:1.483:1.483))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.99:0.99:0.99) (0.959:0.959:0.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c01\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.283:0.283:0.283))
        (PORT datab (1.255:1.255:1.255) (1.086:1.086:1.086))
        (PORT datac (0.912:0.912:0.912) (0.84:0.84:0.84))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux16\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.357:0.357:0.357) (0.417:0.417:0.417))
        (PORT datad (1.533:1.533:1.533) (1.309:1.309:1.309))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux16\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.492:0.492:0.492) (0.427:0.427:0.427))
        (PORT datab (0.268:0.268:0.268) (0.275:0.275:0.275))
        (PORT datac (0.312:0.312:0.312) (0.382:0.382:0.382))
        (PORT datad (0.312:0.312:0.312) (0.373:0.373:0.373))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.44:0.44:0.44))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.366:0.366:0.366) (0.445:0.445:0.445))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.585:0.585:0.585) (0.577:0.577:0.577))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datac (2.384:2.384:2.384) (2.166:2.166:2.166))
        (PORT datad (2.187:2.187:2.187) (2.075:2.075:2.075))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (2.026:2.026:2.026) (1.796:1.796:1.796))
        (PORT datad (2.743:2.743:2.743) (2.457:2.457:2.457))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.156:3.156:3.156) (2.795:2.795:2.795))
        (PORT datab (0.311:0.311:0.311) (0.326:0.326:0.326))
        (PORT datac (2.45:2.45:2.45) (2.188:2.188:2.188))
        (PORT datad (0.753:0.753:0.753) (0.613:0.613:0.613))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.444:1.444:1.444) (1.486:1.486:1.486))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.544:1.544:1.544) (1.397:1.397:1.397))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.364:0.364:0.364) (0.444:0.444:0.444))
        (PORT datab (0.584:0.584:0.584) (0.576:0.576:0.576))
        (PORT datac (0.308:0.308:0.308) (0.382:0.382:0.382))
        (PORT datad (0.321:0.321:0.321) (0.396:0.396:0.396))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.533:0.533:0.533) (0.516:0.516:0.516))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.444:1.444:1.444) (1.486:1.486:1.486))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.544:1.544:1.544) (1.397:1.397:1.397))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.794:2.794:2.794) (2.531:2.531:2.531))
        (PORT datab (0.271:0.271:0.271) (0.278:0.278:0.278))
        (PORT datac (2.844:2.844:2.844) (2.616:2.616:2.616))
        (PORT datad (0.533:0.533:0.533) (0.517:0.517:0.517))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.444:1.444:1.444) (1.486:1.486:1.486))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.544:1.544:1.544) (1.397:1.397:1.397))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.352:0.352:0.352) (0.417:0.417:0.417))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.444:1.444:1.444) (1.486:1.486:1.486))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.544:1.544:1.544) (1.397:1.397:1.397))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.444:1.444:1.444) (1.486:1.486:1.486))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.544:1.544:1.544) (1.397:1.397:1.397))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.367:0.367:0.367) (0.446:0.446:0.446))
        (PORT datab (2.537:2.537:2.537) (2.272:2.272:2.272))
        (PORT datac (0.54:0.54:0.54) (0.542:0.542:0.542))
        (PORT datad (0.324:0.324:0.324) (0.4:0.4:0.4))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.367:0.367:0.367) (0.447:0.447:0.447))
        (PORT datab (2.538:2.538:2.538) (2.273:2.273:2.273))
        (PORT datac (0.311:0.311:0.311) (0.385:0.385:0.385))
        (PORT datad (0.532:0.532:0.532) (0.516:0.516:0.516))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.281:0.281:0.281) (0.297:0.297:0.297))
        (PORT datab (0.865:0.865:0.865) (0.763:0.763:0.763))
        (PORT datac (0.539:0.539:0.539) (0.541:0.541:0.541))
        (PORT datad (0.321:0.321:0.321) (0.397:0.397:0.397))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.558:2.558:2.558) (2.29:2.29:2.29))
        (PORT datab (0.86:0.86:0.86) (0.759:0.759:0.759))
        (PORT datac (0.228:0.228:0.228) (0.243:0.243:0.243))
        (PORT datad (2.533:2.533:2.533) (2.872:2.872:2.872))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.159:3.159:3.159) (2.799:2.799:2.799))
        (PORT datab (0.314:0.314:0.314) (0.33:0.33:0.33))
        (PORT datac (2.449:2.449:2.449) (2.186:2.186:2.186))
        (PORT datad (0.755:0.755:0.755) (0.615:0.615:0.615))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.444:1.444:1.444) (1.486:1.486:1.486))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.618:1.618:1.618) (1.473:1.473:1.473))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.575:0.575:0.575) (0.559:0.559:0.559))
        (PORT datab (0.587:0.587:0.587) (0.579:0.579:0.579))
        (PORT datac (0.312:0.312:0.312) (0.386:0.386:0.386))
        (PORT datad (0.326:0.326:0.326) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.557:2.557:2.557) (2.289:2.289:2.289))
        (PORT datab (0.318:0.318:0.318) (0.373:0.373:0.373))
        (PORT datac (0.225:0.225:0.225) (0.24:0.24:0.24))
        (PORT datad (0.326:0.326:0.326) (0.405:0.405:0.405))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.279:0.279:0.279) (0.295:0.295:0.295))
        (PORT datab (0.862:0.862:0.862) (0.761:0.761:0.761))
        (PORT datac (0.542:0.542:0.542) (0.544:0.544:0.544))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.444:1.444:1.444) (1.486:1.486:1.486))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.618:1.618:1.618) (1.473:1.473:1.473))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.16:3.16:3.16) (2.801:2.801:2.801))
        (PORT datab (0.826:0.826:0.826) (0.717:0.717:0.717))
        (PORT datac (0.84:0.84:0.84) (0.788:0.788:0.788))
        (PORT datad (0.275:0.275:0.275) (0.294:0.294:0.294))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.995:0.995:0.995) (0.97:0.97:0.97))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.363:0.363:0.363) (0.443:0.443:0.443))
        (PORT datab (0.582:0.582:0.582) (0.574:0.574:0.574))
        (PORT datac (0.307:0.307:0.307) (0.38:0.38:0.38))
        (PORT datad (0.32:0.32:0.32) (0.395:0.395:0.395))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.573:0.573:0.573) (0.558:0.558:0.558))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datad (0.324:0.324:0.324) (0.399:0.399:0.399))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.382:0.382:0.382))
        (PORT datab (0.92:0.92:0.92) (0.768:0.768:0.768))
        (PORT datac (3.119:3.119:3.119) (2.765:2.765:2.765))
        (PORT datad (0.278:0.278:0.278) (0.297:0.297:0.297))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.484:1.484:1.484))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.995:0.995:0.995) (0.97:0.97:0.97))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.608:1.608:1.608) (1.48:1.48:1.48))
        (PORT datab (1.752:1.752:1.752) (1.675:1.675:1.675))
        (PORT datad (0.284:0.284:0.284) (0.308:0.308:0.308))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|enable_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.428:1.428:1.428) (1.319:1.319:1.319))
        (PORT datab (2.077:2.077:2.077) (1.828:1.828:1.828))
        (PORT datac (2.069:2.069:2.069) (1.848:1.848:1.848))
        (PORT datad (2.743:2.743:2.743) (2.457:2.457:2.457))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.35:2.35:2.35) (2.057:2.057:2.057))
        (PORT d[1] (2.35:2.35:2.35) (2.057:2.057:2.057))
        (PORT d[2] (2.35:2.35:2.35) (2.057:2.057:2.057))
        (PORT d[3] (2.35:2.35:2.35) (2.057:2.057:2.057))
        (PORT clk (1.844:1.844:1.844) (1.91:1.91:1.91))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.399:2.399:2.399) (2.094:2.094:2.094))
        (PORT d[1] (2.399:2.399:2.399) (2.094:2.094:2.094))
        (PORT d[2] (2.399:2.399:2.399) (2.094:2.094:2.094))
        (PORT d[3] (2.061:2.061:2.061) (1.822:1.822:1.822))
        (PORT d[4] (2.061:2.061:2.061) (1.822:1.822:1.822))
        (PORT d[5] (2.061:2.061:2.061) (1.822:1.822:1.822))
        (PORT d[6] (2.061:2.061:2.061) (1.822:1.822:1.822))
        (PORT d[7] (2.061:2.061:2.061) (1.822:1.822:1.822))
        (PORT d[8] (2.061:2.061:2.061) (1.822:1.822:1.822))
        (PORT d[9] (2.061:2.061:2.061) (1.822:1.822:1.822))
        (PORT d[10] (2.061:2.061:2.061) (1.822:1.822:1.822))
        (PORT clk (1.841:1.841:1.841) (1.906:1.906:1.906))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.91:1.91:1.91))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.911:1.911:1.911))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.911:1.911:1.911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.911:1.911:1.911))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.845:1.845:1.845) (1.911:1.911:1.911))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.311:1.311:1.311) (1.192:1.192:1.192))
        (PORT d[1] (1.615:1.615:1.615) (1.445:1.445:1.445))
        (PORT d[2] (1.69:1.69:1.69) (1.513:1.513:1.513))
        (PORT d[3] (1.674:1.674:1.674) (1.5:1.5:1.5))
        (PORT clk (1.796:1.796:1.796) (1.817:1.817:1.817))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.396:2.396:2.396) (2.186:2.186:2.186))
        (PORT d[1] (2.974:2.974:2.974) (2.624:2.624:2.624))
        (PORT d[2] (1.784:1.784:1.784) (1.645:1.645:1.645))
        (PORT d[3] (1.699:1.699:1.699) (1.547:1.547:1.547))
        (PORT d[4] (1.715:1.715:1.715) (1.59:1.59:1.59))
        (PORT d[5] (1.644:1.644:1.644) (1.504:1.504:1.504))
        (PORT d[6] (3.035:3.035:3.035) (2.627:2.627:2.627))
        (PORT d[7] (1.645:1.645:1.645) (1.507:1.507:1.507))
        (PORT d[8] (2.005:2.005:2.005) (1.84:1.84:1.84))
        (PORT d[9] (1.686:1.686:1.686) (1.524:1.524:1.524))
        (PORT d[10] (2.304:2.304:2.304) (2.048:2.048:2.048))
        (PORT clk (1.792:1.792:1.792) (1.813:1.813:1.813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.207:2.207:2.207) (1.924:1.924:1.924))
        (PORT clk (1.792:1.792:1.792) (1.813:1.813:1.813))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.796:1.796:1.796) (1.817:1.817:1.817))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.797:1.797:1.797) (1.818:1.818:1.818))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.797:1.797:1.797) (1.818:1.818:1.818))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.797:1.797:1.797) (1.818:1.818:1.818))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.797:1.797:1.797) (1.818:1.818:1.818))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.382:1.382:1.382) (1.246:1.246:1.246))
        (PORT d[1] (1.382:1.382:1.382) (1.246:1.246:1.246))
        (PORT d[2] (1.382:1.382:1.382) (1.246:1.246:1.246))
        (PORT d[3] (1.382:1.382:1.382) (1.246:1.246:1.246))
        (PORT clk (1.817:1.817:1.817) (1.882:1.882:1.882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.564:1.564:1.564) (1.364:1.364:1.364))
        (PORT d[1] (1.564:1.564:1.564) (1.364:1.364:1.364))
        (PORT d[2] (1.564:1.564:1.564) (1.364:1.364:1.364))
        (PORT d[3] (1.065:1.065:1.065) (0.983:0.983:0.983))
        (PORT d[4] (1.065:1.065:1.065) (0.983:0.983:0.983))
        (PORT d[5] (1.065:1.065:1.065) (0.983:0.983:0.983))
        (PORT d[6] (1.065:1.065:1.065) (0.983:0.983:0.983))
        (PORT d[7] (1.065:1.065:1.065) (0.983:0.983:0.983))
        (PORT d[8] (1.065:1.065:1.065) (0.983:0.983:0.983))
        (PORT d[9] (1.065:1.065:1.065) (0.983:0.983:0.983))
        (PORT d[10] (1.065:1.065:1.065) (0.983:0.983:0.983))
        (PORT clk (1.814:1.814:1.814) (1.878:1.878:1.878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.882:1.882:1.882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.818:1.818:1.818) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.818:1.818:1.818) (1.883:1.883:1.883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.818:1.818:1.818) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.818:1.818:1.818) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.204:1.204:1.204) (1.073:1.073:1.073))
        (PORT d[1] (1.495:1.495:1.495) (1.295:1.295:1.295))
        (PORT d[2] (1.24:1.24:1.24) (1.111:1.111:1.111))
        (PORT d[3] (1.557:1.557:1.557) (1.379:1.379:1.379))
        (PORT clk (1.77:1.77:1.77) (1.79:1.79:1.79))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.952:1.952:1.952) (1.734:1.734:1.734))
        (PORT d[1] (1.9:1.9:1.9) (1.68:1.68:1.68))
        (PORT d[2] (1.864:1.864:1.864) (1.654:1.654:1.654))
        (PORT d[3] (1.969:1.969:1.969) (1.763:1.763:1.763))
        (PORT d[4] (2.258:2.258:2.258) (1.966:1.966:1.966))
        (PORT d[5] (2.258:2.258:2.258) (1.975:1.975:1.975))
        (PORT d[6] (2.566:2.566:2.566) (2.201:2.201:2.201))
        (PORT d[7] (1.933:1.933:1.933) (1.739:1.739:1.739))
        (PORT d[8] (1.853:1.853:1.853) (1.631:1.631:1.631))
        (PORT d[9] (2.008:2.008:2.008) (1.788:1.788:1.788))
        (PORT d[10] (2.272:2.272:2.272) (1.992:1.992:1.992))
        (PORT clk (1.766:1.766:1.766) (1.786:1.786:1.786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.157:2.157:2.157) (1.844:1.844:1.844))
        (PORT clk (1.766:1.766:1.766) (1.786:1.786:1.786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.77:1.77:1.77) (1.79:1.79:1.79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.771:1.771:1.771) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.771:1.771:1.771) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.771:1.771:1.771) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.771:1.771:1.771) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.325:2.325:2.325) (2.027:2.027:2.027))
        (PORT d[1] (2.325:2.325:2.325) (2.027:2.027:2.027))
        (PORT d[2] (2.325:2.325:2.325) (2.027:2.027:2.027))
        (PORT d[3] (2.325:2.325:2.325) (2.027:2.027:2.027))
        (PORT clk (1.842:1.842:1.842) (1.911:1.911:1.911))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.33:2.33:2.33) (2.037:2.037:2.037))
        (PORT d[1] (2.33:2.33:2.33) (2.037:2.037:2.037))
        (PORT d[2] (2.33:2.33:2.33) (2.037:2.037:2.037))
        (PORT d[3] (2.068:2.068:2.068) (1.83:1.83:1.83))
        (PORT d[4] (2.068:2.068:2.068) (1.83:1.83:1.83))
        (PORT d[5] (2.068:2.068:2.068) (1.83:1.83:1.83))
        (PORT d[6] (2.068:2.068:2.068) (1.83:1.83:1.83))
        (PORT d[7] (2.068:2.068:2.068) (1.83:1.83:1.83))
        (PORT d[8] (2.068:2.068:2.068) (1.83:1.83:1.83))
        (PORT d[9] (2.068:2.068:2.068) (1.83:1.83:1.83))
        (PORT d[10] (2.068:2.068:2.068) (1.83:1.83:1.83))
        (PORT clk (1.839:1.839:1.839) (1.907:1.907:1.907))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.842:1.842:1.842) (1.911:1.911:1.911))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.912:1.912:1.912))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.912:1.912:1.912))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.912:1.912:1.912))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.912:1.912:1.912))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.664:1.664:1.664) (1.503:1.503:1.503))
        (PORT d[1] (1.645:1.645:1.645) (1.482:1.482:1.482))
        (PORT d[2] (1.708:1.708:1.708) (1.528:1.528:1.528))
        (PORT d[3] (1.781:1.781:1.781) (1.58:1.58:1.58))
        (PORT clk (1.795:1.795:1.795) (1.818:1.818:1.818))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.711:2.711:2.711) (2.437:2.437:2.437))
        (PORT d[1] (2.299:2.299:2.299) (2.053:2.053:2.053))
        (PORT d[2] (1.749:1.749:1.749) (1.621:1.621:1.621))
        (PORT d[3] (1.699:1.699:1.699) (1.544:1.544:1.544))
        (PORT d[4] (2.379:2.379:2.379) (2.127:2.127:2.127))
        (PORT d[5] (1.646:1.646:1.646) (1.506:1.506:1.506))
        (PORT d[6] (2.307:2.307:2.307) (2.018:2.018:2.018))
        (PORT d[7] (1.696:1.696:1.696) (1.546:1.546:1.546))
        (PORT d[8] (2.284:2.284:2.284) (2.03:2.03:2.03))
        (PORT d[9] (1.653:1.653:1.653) (1.505:1.505:1.505))
        (PORT d[10] (2.315:2.315:2.315) (2.022:2.022:2.022))
        (PORT clk (1.791:1.791:1.791) (1.814:1.814:1.814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.25:2.25:2.25) (1.953:1.953:1.953))
        (PORT clk (1.791:1.791:1.791) (1.814:1.814:1.814))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.795:1.795:1.795) (1.818:1.818:1.818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.796:1.796:1.796) (1.819:1.819:1.819))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.796:1.796:1.796) (1.819:1.819:1.819))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.796:1.796:1.796) (1.819:1.819:1.819))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.796:1.796:1.796) (1.819:1.819:1.819))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.285:3.285:3.285) (2.884:2.884:2.884))
        (PORT d[1] (3.285:3.285:3.285) (2.884:2.884:2.884))
        (PORT d[2] (3.285:3.285:3.285) (2.884:2.884:2.884))
        (PORT d[3] (3.285:3.285:3.285) (2.884:2.884:2.884))
        (PORT clk (1.833:1.833:1.833) (1.898:1.898:1.898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.791:2.791:2.791) (2.448:2.448:2.448))
        (PORT d[1] (2.791:2.791:2.791) (2.448:2.448:2.448))
        (PORT d[2] (2.791:2.791:2.791) (2.448:2.448:2.448))
        (PORT d[3] (3.296:3.296:3.296) (2.916:2.916:2.916))
        (PORT d[4] (3.296:3.296:3.296) (2.916:2.916:2.916))
        (PORT d[5] (3.296:3.296:3.296) (2.916:2.916:2.916))
        (PORT d[6] (3.296:3.296:3.296) (2.916:2.916:2.916))
        (PORT d[7] (3.296:3.296:3.296) (2.916:2.916:2.916))
        (PORT d[8] (3.296:3.296:3.296) (2.916:2.916:2.916))
        (PORT d[9] (3.296:3.296:3.296) (2.916:2.916:2.916))
        (PORT d[10] (3.296:3.296:3.296) (2.916:2.916:2.916))
        (PORT clk (1.83:1.83:1.83) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.898:1.898:1.898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.899:1.899:1.899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.834:1.834:1.834) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.116:2.116:2.116) (1.912:1.912:1.912))
        (PORT d[1] (1.942:1.942:1.942) (1.706:1.706:1.706))
        (PORT d[2] (1.931:1.931:1.931) (1.694:1.694:1.694))
        (PORT d[3] (1.604:1.604:1.604) (1.407:1.407:1.407))
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.651:1.651:1.651) (1.489:1.489:1.489))
        (PORT d[1] (1.645:1.645:1.645) (1.474:1.474:1.474))
        (PORT d[2] (1.369:1.369:1.369) (1.284:1.284:1.284))
        (PORT d[3] (1.271:1.271:1.271) (1.17:1.17:1.17))
        (PORT d[4] (1.317:1.317:1.317) (1.212:1.212:1.212))
        (PORT d[5] (1.369:1.369:1.369) (1.253:1.253:1.253))
        (PORT d[6] (1.296:1.296:1.296) (1.195:1.195:1.195))
        (PORT d[7] (1.261:1.261:1.261) (1.161:1.161:1.161))
        (PORT d[8] (1.333:1.333:1.333) (1.224:1.224:1.224))
        (PORT d[9] (1.363:1.363:1.363) (1.234:1.234:1.234))
        (PORT d[10] (1.302:1.302:1.302) (1.197:1.197:1.197))
        (PORT clk (1.781:1.781:1.781) (1.802:1.802:1.802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.896:1.896:1.896) (1.654:1.654:1.654))
        (PORT clk (1.781:1.781:1.781) (1.802:1.802:1.802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.786:1.786:1.786) (1.807:1.807:1.807))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.335:1.335:1.335) (1.19:1.19:1.19))
        (PORT d[1] (1.335:1.335:1.335) (1.19:1.19:1.19))
        (PORT d[2] (1.335:1.335:1.335) (1.19:1.19:1.19))
        (PORT d[3] (1.335:1.335:1.335) (1.19:1.19:1.19))
        (PORT clk (1.827:1.827:1.827) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.306:1.306:1.306) (1.175:1.175:1.175))
        (PORT d[1] (1.306:1.306:1.306) (1.175:1.175:1.175))
        (PORT d[2] (1.306:1.306:1.306) (1.175:1.175:1.175))
        (PORT d[3] (0.998:0.998:0.998) (0.922:0.922:0.922))
        (PORT d[4] (0.998:0.998:0.998) (0.922:0.922:0.922))
        (PORT d[5] (0.998:0.998:0.998) (0.922:0.922:0.922))
        (PORT d[6] (0.998:0.998:0.998) (0.922:0.922:0.922))
        (PORT d[7] (0.998:0.998:0.998) (0.922:0.922:0.922))
        (PORT d[8] (0.998:0.998:0.998) (0.922:0.922:0.922))
        (PORT d[9] (0.998:0.998:0.998) (0.922:0.922:0.922))
        (PORT d[10] (0.998:0.998:0.998) (0.922:0.922:0.922))
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.827:1.827:1.827) (1.894:1.894:1.894))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.895:1.895:1.895))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.895:1.895:1.895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.895:1.895:1.895))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.895:1.895:1.895))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.396:1.396:1.396) (1.282:1.282:1.282))
        (PORT d[1] (1.346:1.346:1.346) (1.247:1.247:1.247))
        (PORT d[2] (1.352:1.352:1.352) (1.24:1.24:1.24))
        (PORT d[3] (1.385:1.385:1.385) (1.28:1.28:1.28))
        (PORT clk (1.779:1.779:1.779) (1.801:1.801:1.801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.021:2.021:2.021) (1.81:1.81:1.81))
        (PORT d[1] (2.809:2.809:2.809) (2.396:2.396:2.396))
        (PORT d[2] (3.255:3.255:3.255) (2.8:2.8:2.8))
        (PORT d[3] (3.035:3.035:3.035) (2.687:2.687:2.687))
        (PORT d[4] (2.718:2.718:2.718) (2.369:2.369:2.369))
        (PORT d[5] (2.644:2.644:2.644) (2.314:2.314:2.314))
        (PORT d[6] (3.366:3.366:3.366) (2.894:2.894:2.894))
        (PORT d[7] (3.022:3.022:3.022) (2.677:2.677:2.677))
        (PORT d[8] (2.935:2.935:2.935) (2.55:2.55:2.55))
        (PORT d[9] (2.652:2.652:2.652) (2.349:2.349:2.349))
        (PORT d[10] (2.627:2.627:2.627) (2.311:2.311:2.311))
        (PORT clk (1.775:1.775:1.775) (1.797:1.797:1.797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.171:2.171:2.171) (1.847:1.847:1.847))
        (PORT clk (1.775:1.775:1.775) (1.797:1.797:1.797))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.779:1.779:1.779) (1.801:1.801:1.801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.78:1.78:1.78) (1.802:1.802:1.802))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.78:1.78:1.78) (1.802:1.802:1.802))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.78:1.78:1.78) (1.802:1.802:1.802))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.78:1.78:1.78) (1.802:1.802:1.802))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.873:1.873:1.873) (1.682:1.682:1.682))
        (PORT d[1] (1.873:1.873:1.873) (1.682:1.682:1.682))
        (PORT d[2] (1.873:1.873:1.873) (1.682:1.682:1.682))
        (PORT d[3] (1.873:1.873:1.873) (1.682:1.682:1.682))
        (PORT clk (1.824:1.824:1.824) (1.889:1.889:1.889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.843:1.843:1.843) (1.667:1.667:1.667))
        (PORT d[1] (1.843:1.843:1.843) (1.667:1.667:1.667))
        (PORT d[2] (1.843:1.843:1.843) (1.667:1.667:1.667))
        (PORT d[3] (3.141:3.141:3.141) (2.842:2.842:2.842))
        (PORT d[4] (3.141:3.141:3.141) (2.842:2.842:2.842))
        (PORT d[5] (3.141:3.141:3.141) (2.842:2.842:2.842))
        (PORT d[6] (3.141:3.141:3.141) (2.842:2.842:2.842))
        (PORT d[7] (3.141:3.141:3.141) (2.842:2.842:2.842))
        (PORT d[8] (3.141:3.141:3.141) (2.842:2.842:2.842))
        (PORT d[9] (3.141:3.141:3.141) (2.842:2.842:2.842))
        (PORT d[10] (3.141:3.141:3.141) (2.842:2.842:2.842))
        (PORT clk (1.821:1.821:1.821) (1.885:1.885:1.885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.889:1.889:1.889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.89:1.89:1.89))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1:1:1) (0.925:0.925:0.925))
        (PORT d[1] (0.999:0.999:0.999) (0.921:0.921:0.921))
        (PORT d[2] (0.973:0.973:0.973) (0.899:0.899:0.899))
        (PORT d[3] (0.972:0.972:0.972) (0.886:0.886:0.886))
        (PORT clk (1.776:1.776:1.776) (1.796:1.796:1.796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.998:1.998:1.998) (1.772:1.772:1.772))
        (PORT d[1] (1.918:1.918:1.918) (1.69:1.69:1.69))
        (PORT d[2] (3.616:3.616:3.616) (3.12:3.12:3.12))
        (PORT d[3] (3.792:3.792:3.792) (3.353:3.353:3.353))
        (PORT d[4] (3.393:3.393:3.393) (2.96:2.96:2.96))
        (PORT d[5] (1.564:1.564:1.564) (1.41:1.41:1.41))
        (PORT d[6] (4.05:4.05:4.05) (3.498:3.498:3.498))
        (PORT d[7] (3.401:3.401:3.401) (3.014:3.014:3.014))
        (PORT d[8] (3.703:3.703:3.703) (3.225:3.225:3.225))
        (PORT d[9] (3.403:3.403:3.403) (2.999:2.999:2.999))
        (PORT d[10] (3.356:3.356:3.356) (2.95:2.95:2.95))
        (PORT clk (1.772:1.772:1.772) (1.792:1.792:1.792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.2:2.2:2.2) (1.844:1.844:1.844))
        (PORT clk (1.772:1.772:1.772) (1.792:1.792:1.792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.796:1.796:1.796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.777:1.777:1.777) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.777:1.777:1.777) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.777:1.777:1.777) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.777:1.777:1.777) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.349:2.349:2.349) (2.651:2.651:2.651))
        (PORT datac (0.837:0.837:0.837) (0.707:0.707:0.707))
        (PORT datad (1.273:1.273:1.273) (1.108:1.108:1.108))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.612:0.612:0.612) (0.524:0.524:0.524))
        (PORT datab (1.75:1.75:1.75) (1.673:1.673:1.673))
        (PORT datac (0.77:0.77:0.77) (0.639:0.639:0.639))
        (PORT datad (1.57:1.57:1.57) (1.44:1.44:1.44))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.094:2.094:2.094) (1.815:1.815:1.815))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.334:1.334:1.334) (1.15:1.15:1.15))
        (PORT datac (0.3:0.3:0.3) (0.364:0.364:0.364))
        (PORT datad (0.818:0.818:0.818) (0.696:0.696:0.696))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.094:2.094:2.094) (1.815:1.815:1.815))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.334:1.334:1.334) (1.151:1.151:1.151))
        (PORT datac (0.3:0.3:0.3) (0.364:0.364:0.364))
        (PORT datad (0.849:0.849:0.849) (0.713:0.713:0.713))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.094:2.094:2.094) (1.815:1.815:1.815))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.407:0.407:0.407))
        (PORT datac (0.793:0.793:0.793) (0.675:0.675:0.675))
        (PORT datad (1.27:1.27:1.27) (1.105:1.105:1.105))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.094:2.094:2.094) (1.815:1.815:1.815))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.653:1.653:1.653) (1.415:1.415:1.415))
        (PORT datac (0.299:0.299:0.299) (0.363:0.363:0.363))
        (PORT datad (1.271:1.271:1.271) (1.105:1.105:1.105))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.094:2.094:2.094) (1.815:1.815:1.815))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.335:1.335:1.335) (1.152:1.152:1.152))
        (PORT datac (1.642:1.642:1.642) (1.41:1.41:1.41))
        (PORT datad (0.302:0.302:0.302) (0.358:0.358:0.358))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.094:2.094:2.094) (1.815:1.815:1.815))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.347:0.347:0.347) (0.408:0.408:0.408))
        (PORT datab (1.332:1.332:1.332) (1.148:1.148:1.148))
        (PORT datad (1.535:1.535:1.535) (1.329:1.329:1.329))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.094:2.094:2.094) (1.815:1.815:1.815))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.634:1.634:1.634) (1.419:1.419:1.419))
        (PORT datab (1.333:1.333:1.333) (1.15:1.15:1.15))
        (PORT datad (0.3:0.3:0.3) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.094:2.094:2.094) (1.815:1.815:1.815))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.336:1.336:1.336) (1.153:1.153:1.153))
        (PORT datac (1.734:1.734:1.734) (1.43:1.43:1.43))
        (PORT datad (0.302:0.302:0.302) (0.358:0.358:0.358))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.094:2.094:2.094) (1.815:1.815:1.815))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.734:1.734:1.734) (1.463:1.463:1.463))
        (PORT datab (1.332:1.332:1.332) (1.148:1.148:1.148))
        (PORT datad (0.304:0.304:0.304) (0.36:0.36:0.36))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.094:2.094:2.094) (1.815:1.815:1.815))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.404:0.404:0.404))
        (PORT datac (1.772:1.772:1.772) (1.449:1.449:1.449))
        (PORT datad (1.271:1.271:1.271) (1.106:1.106:1.106))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.094:2.094:2.094) (1.815:1.815:1.815))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.765:1.765:1.765) (1.45:1.45:1.45))
        (PORT datab (1.336:1.336:1.336) (1.152:1.152:1.152))
        (PORT datad (0.302:0.302:0.302) (0.358:0.358:0.358))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.094:2.094:2.094) (1.815:1.815:1.815))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.34:1.34:1.34) (1.21:1.21:1.21))
        (PORT d[1] (1.34:1.34:1.34) (1.21:1.21:1.21))
        (PORT d[2] (1.34:1.34:1.34) (1.21:1.21:1.21))
        (PORT d[3] (1.34:1.34:1.34) (1.21:1.21:1.21))
        (PORT clk (1.827:1.827:1.827) (1.895:1.895:1.895))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.354:1.354:1.354) (1.221:1.221:1.221))
        (PORT d[1] (1.354:1.354:1.354) (1.221:1.221:1.221))
        (PORT d[2] (1.354:1.354:1.354) (1.221:1.221:1.221))
        (PORT d[3] (1.056:1.056:1.056) (0.973:0.973:0.973))
        (PORT d[4] (1.056:1.056:1.056) (0.973:0.973:0.973))
        (PORT d[5] (1.056:1.056:1.056) (0.973:0.973:0.973))
        (PORT d[6] (1.056:1.056:1.056) (0.973:0.973:0.973))
        (PORT d[7] (1.056:1.056:1.056) (0.973:0.973:0.973))
        (PORT d[8] (1.056:1.056:1.056) (0.973:0.973:0.973))
        (PORT d[9] (1.056:1.056:1.056) (0.973:0.973:0.973))
        (PORT d[10] (1.056:1.056:1.056) (0.973:0.973:0.973))
        (PORT clk (1.824:1.824:1.824) (1.891:1.891:1.891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.827:1.827:1.827) (1.895:1.895:1.895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.896:1.896:1.896))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.896:1.896:1.896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.896:1.896:1.896))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.828:1.828:1.828) (1.896:1.896:1.896))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.942:0.942:0.942) (0.87:0.87:0.87))
        (PORT d[1] (0.984:0.984:0.984) (0.908:0.908:0.908))
        (PORT d[2] (0.999:0.999:0.999) (0.921:0.921:0.921))
        (PORT d[3] (1.346:1.346:1.346) (1.252:1.252:1.252))
        (PORT clk (1.779:1.779:1.779) (1.802:1.802:1.802))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.094:2.094:2.094) (1.873:1.873:1.873))
        (PORT d[1] (1.838:1.838:1.838) (1.629:1.629:1.629))
        (PORT d[2] (2.86:2.86:2.86) (2.473:2.473:2.473))
        (PORT d[3] (3.032:3.032:3.032) (2.679:2.679:2.679))
        (PORT d[4] (2.669:2.669:2.669) (2.328:2.328:2.328))
        (PORT d[5] (2.681:2.681:2.681) (2.341:2.341:2.341))
        (PORT d[6] (3.64:3.64:3.64) (3.081:3.081:3.081))
        (PORT d[7] (2.667:2.667:2.667) (2.368:2.368:2.368))
        (PORT d[8] (2.953:2.953:2.953) (2.562:2.562:2.562))
        (PORT d[9] (2.688:2.688:2.688) (2.376:2.376:2.376))
        (PORT d[10] (2.621:2.621:2.621) (2.304:2.304:2.304))
        (PORT clk (1.775:1.775:1.775) (1.798:1.798:1.798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.15:2.15:2.15) (1.836:1.836:1.836))
        (PORT clk (1.775:1.775:1.775) (1.798:1.798:1.798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.779:1.779:1.779) (1.802:1.802:1.802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.78:1.78:1.78) (1.803:1.803:1.803))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.78:1.78:1.78) (1.803:1.803:1.803))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.78:1.78:1.78) (1.803:1.803:1.803))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.78:1.78:1.78) (1.803:1.803:1.803))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.333:1.333:1.333) (1.15:1.15:1.15))
        (PORT datac (0.812:0.812:0.812) (0.721:0.721:0.721))
        (PORT datad (1.568:1.568:1.568) (1.342:1.342:1.342))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.494:1.494:1.494))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.094:2.094:2.094) (1.815:1.815:1.815))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.519:1.519:1.519) (1.293:1.293:1.293))
        (PORT datac (1.255:1.255:1.255) (1.17:1.17:1.17))
        (PORT datad (0.821:0.821:0.821) (0.699:0.699:0.699))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.194:2.194:2.194) (1.924:1.924:1.924))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datac (1.474:1.474:1.474) (1.258:1.258:1.258))
        (PORT datad (0.849:0.849:0.849) (0.713:0.713:0.713))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.194:2.194:2.194) (1.924:1.924:1.924))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.835:0.835:0.835) (0.713:0.713:0.713))
        (PORT datab (0.344:0.344:0.344) (0.401:0.401:0.401))
        (PORT datac (1.478:1.478:1.478) (1.262:1.262:1.262))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.194:2.194:2.194) (1.924:1.924:1.924))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.363:1.363:1.363) (1.238:1.238:1.238))
        (PORT datac (1.495:1.495:1.495) (1.24:1.24:1.24))
        (PORT datad (1.152:1.152:1.152) (1.01:1.01:1.01))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.962:1.962:1.962) (1.763:1.763:1.763))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.407:0.407:0.407))
        (PORT datac (1.464:1.464:1.464) (1.231:1.231:1.231))
        (PORT datad (1.309:1.309:1.309) (1.203:1.203:1.203))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.962:1.962:1.962) (1.763:1.763:1.763))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.544:1.544:1.544) (1.284:1.284:1.284))
        (PORT datac (0.302:0.302:0.302) (0.366:0.366:0.366))
        (PORT datad (1.298:1.298:1.298) (1.19:1.19:1.19))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.962:1.962:1.962) (1.763:1.763:1.763))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.404:0.404:0.404))
        (PORT datac (1.498:1.498:1.498) (1.25:1.25:1.25))
        (PORT datad (1.299:1.299:1.299) (1.191:1.191:1.191))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.962:1.962:1.962) (1.763:1.763:1.763))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.528:1.528:1.528) (1.285:1.285:1.285))
        (PORT datab (1.371:1.371:1.371) (1.248:1.248:1.248))
        (PORT datad (0.302:0.302:0.302) (0.358:0.358:0.358))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.962:1.962:1.962) (1.763:1.763:1.763))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.36:1.36:1.36) (1.234:1.234:1.234))
        (PORT datac (1.473:1.473:1.473) (1.245:1.245:1.245))
        (PORT datad (0.302:0.302:0.302) (0.359:0.359:0.359))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.962:1.962:1.962) (1.763:1.763:1.763))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.365:1.365:1.365) (1.24:1.24:1.24))
        (PORT datac (1.509:1.509:1.509) (1.262:1.262:1.262))
        (PORT datad (0.3:0.3:0.3) (0.355:0.355:0.355))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.962:1.962:1.962) (1.763:1.763:1.763))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.37:1.37:1.37) (1.247:1.247:1.247))
        (PORT datac (0.495:0.495:0.495) (0.493:0.493:0.493))
        (PORT datad (1.502:1.502:1.502) (1.256:1.256:1.256))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.962:1.962:1.962) (1.763:1.763:1.763))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.359:1.359:1.359) (1.233:1.233:1.233))
        (PORT datac (1.495:1.495:1.495) (1.24:1.24:1.24))
        (PORT datad (0.495:0.495:0.495) (0.487:0.487:0.487))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.962:1.962:1.962) (1.763:1.763:1.763))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.406:0.406:0.406))
        (PORT datac (1.493:1.493:1.493) (1.236:1.236:1.236))
        (PORT datad (1.305:1.305:1.305) (1.199:1.199:1.199))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.962:1.962:1.962) (1.763:1.763:1.763))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.373:1.373:1.373) (1.25:1.25:1.25))
        (PORT datac (1.399:1.399:1.399) (1.172:1.172:1.172))
        (PORT datad (0.3:0.3:0.3) (0.356:0.356:0.356))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.962:1.962:1.962) (1.763:1.763:1.763))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.637:1.637:1.637) (1.34:1.34:1.34))
        (PORT datab (1.374:1.374:1.374) (1.251:1.251:1.251))
        (PORT datad (0.299:0.299:0.299) (0.354:0.354:0.354))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.962:1.962:1.962) (1.763:1.763:1.763))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.347:1.347:1.347) (1.217:1.217:1.217))
        (PORT d[1] (1.347:1.347:1.347) (1.217:1.217:1.217))
        (PORT d[2] (1.347:1.347:1.347) (1.217:1.217:1.217))
        (PORT d[3] (1.347:1.347:1.347) (1.217:1.217:1.217))
        (PORT clk (1.826:1.826:1.826) (1.896:1.896:1.896))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.315:1.315:1.315) (1.184:1.184:1.184))
        (PORT d[1] (1.315:1.315:1.315) (1.184:1.184:1.184))
        (PORT d[2] (1.315:1.315:1.315) (1.184:1.184:1.184))
        (PORT d[3] (1.064:1.064:1.064) (0.982:0.982:0.982))
        (PORT d[4] (1.064:1.064:1.064) (0.982:0.982:0.982))
        (PORT d[5] (1.064:1.064:1.064) (0.982:0.982:0.982))
        (PORT d[6] (1.064:1.064:1.064) (0.982:0.982:0.982))
        (PORT d[7] (1.064:1.064:1.064) (0.982:0.982:0.982))
        (PORT d[8] (1.064:1.064:1.064) (0.982:0.982:0.982))
        (PORT d[9] (1.064:1.064:1.064) (0.982:0.982:0.982))
        (PORT d[10] (1.064:1.064:1.064) (0.982:0.982:0.982))
        (PORT clk (1.823:1.823:1.823) (1.892:1.892:1.892))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.826:1.826:1.826) (1.896:1.896:1.896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.827:1.827:1.827) (1.897:1.897:1.897))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.827:1.827:1.827) (1.897:1.897:1.897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.827:1.827:1.827) (1.897:1.897:1.897))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.827:1.827:1.827) (1.897:1.897:1.897))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.639:1.639:1.639) (1.443:1.443:1.443))
        (PORT d[1] (1.614:1.614:1.614) (1.412:1.412:1.412))
        (PORT d[2] (1.625:1.625:1.625) (1.419:1.419:1.419))
        (PORT d[3] (1.535:1.535:1.535) (1.357:1.357:1.357))
        (PORT clk (1.779:1.779:1.779) (1.803:1.803:1.803))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.029:2.029:2.029) (1.819:1.819:1.819))
        (PORT d[1] (2.568:2.568:2.568) (2.247:2.247:2.247))
        (PORT d[2] (2.494:2.494:2.494) (2.158:2.158:2.158))
        (PORT d[3] (2.617:2.617:2.617) (2.318:2.318:2.318))
        (PORT d[4] (2.656:2.656:2.656) (2.313:2.313:2.313))
        (PORT d[5] (2.668:2.668:2.668) (2.326:2.326:2.326))
        (PORT d[6] (3:3:3) (2.572:2.572:2.572))
        (PORT d[7] (2.038:2.038:2.038) (1.823:1.823:1.823))
        (PORT d[8] (2.567:2.567:2.567) (2.222:2.222:2.222))
        (PORT d[9] (2.632:2.632:2.632) (2.326:2.326:2.326))
        (PORT d[10] (2.681:2.681:2.681) (2.349:2.349:2.349))
        (PORT clk (1.775:1.775:1.775) (1.799:1.799:1.799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.17:2.17:2.17) (1.84:1.84:1.84))
        (PORT clk (1.775:1.775:1.775) (1.799:1.799:1.799))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.779:1.779:1.779) (1.803:1.803:1.803))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.78:1.78:1.78) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.78:1.78:1.78) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.78:1.78:1.78) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.78:1.78:1.78) (1.804:1.804:1.804))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.367:1.367:1.367) (1.243:1.243:1.243))
        (PORT datac (0.812:0.812:0.812) (0.71:0.71:0.71))
        (PORT datad (1.527:1.527:1.527) (1.269:1.269:1.269))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.962:1.962:1.962) (1.763:1.763:1.763))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.364:1.364:1.364) (1.239:1.239:1.239))
        (PORT datac (0.3:0.3:0.3) (0.364:0.364:0.364))
        (PORT datad (1.491:1.491:1.491) (1.24:1.24:1.24))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.962:1.962:1.962) (1.763:1.763:1.763))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.591:1.591:1.591) (1.314:1.314:1.314))
        (PORT datab (1.369:1.369:1.369) (1.246:1.246:1.246))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.962:1.962:1.962) (1.763:1.763:1.763))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.365:1.365:1.365) (1.241:1.241:1.241))
        (PORT datac (1.429:1.429:1.429) (1.201:1.201:1.201))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.451:1.451:1.451) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.962:1.962:1.962) (1.763:1.763:1.763))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.343:2.343:2.343) (2.595:2.595:2.595))
        (PORT datab (2.078:2.078:2.078) (1.83:1.83:1.83))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.446:1.446:1.446) (1.488:1.488:1.488))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.449:1.449:1.449))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~62)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.406:0.406:0.406))
        (PORT datac (2.042:2.042:2.042) (1.849:1.849:1.849))
        (PORT datad (0.953:0.953:0.953) (0.887:0.887:0.887))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[7\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.96:1.96:1.96) (1.765:1.765:1.765))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.325:0.325:0.325) (0.384:0.384:0.384))
        (PORT datab (1.011:1.011:1.011) (0.925:0.925:0.925))
        (PORT datad (0.984:0.984:0.984) (0.938:0.938:0.938))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[7\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.56:1.56:1.56) (1.413:1.413:1.413))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.329:1.329:1.329) (1.183:1.183:1.183))
        (PORT datab (0.316:0.316:0.316) (0.37:0.37:0.37))
        (PORT datac (1.357:1.357:1.357) (1.251:1.251:1.251))
        (PORT datad (0.234:0.234:0.234) (0.244:0.244:0.244))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c10\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.314:1.314:1.314) (1.206:1.206:1.206))
        (PORT datab (1.19:1.19:1.19) (1.018:1.018:1.018))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.368:0.368:0.368) (0.439:0.439:0.439))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.379:0.379:0.379) (0.454:0.454:0.454))
        (PORT datab (0.372:0.372:0.372) (0.445:0.445:0.445))
        (PORT datac (0.328:0.328:0.328) (0.41:0.41:0.41))
        (PORT datad (0.328:0.328:0.328) (0.397:0.397:0.397))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.377:0.377:0.377))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.372:0.372:0.372) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.357:0.357:0.357) (0.418:0.418:0.418))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.338:1.338:1.338) (1.172:1.172:1.172))
        (PORT datad (0.956:0.956:0.956) (0.898:0.898:0.898))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.017:1.017:1.017) (0.939:0.939:0.939))
        (PORT datad (0.877:0.877:0.877) (0.805:0.805:0.805))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1:1:1) (0.919:0.919:0.919))
        (PORT datab (1.023:1.023:1.023) (0.938:0.938:0.938))
        (PORT datac (0.256:0.256:0.256) (0.275:0.275:0.275))
        (PORT datad (0.235:0.235:0.235) (0.245:0.245:0.245))
        (IOPATH dataa combout (0.373:0.373:0.373) (0.38:0.38:0.38))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (1.074:1.074:1.074) (1.05:1.05:1.05))
        (PORT ena (1.185:1.185:1.185) (1.077:1.077:1.077))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.338:1.338:1.338) (1.171:1.171:1.171))
        (PORT datab (1.019:1.019:1.019) (0.941:0.941:0.941))
        (PORT datac (0.491:0.491:0.491) (0.417:0.417:0.417))
        (PORT datad (0.521:0.521:0.521) (0.51:0.51:0.51))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (1.074:1.074:1.074) (1.05:1.05:1.05))
        (PORT ena (1.185:1.185:1.185) (1.077:1.077:1.077))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.366:0.366:0.366) (0.435:0.435:0.435))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (1.074:1.074:1.074) (1.05:1.05:1.05))
        (PORT ena (1.185:1.185:1.185) (1.077:1.077:1.077))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.376:0.376:0.376) (0.452:0.452:0.452))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (1.074:1.074:1.074) (1.05:1.05:1.05))
        (PORT ena (1.185:1.185:1.185) (1.077:1.077:1.077))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (1.074:1.074:1.074) (1.05:1.05:1.05))
        (PORT ena (1.185:1.185:1.185) (1.077:1.077:1.077))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.75:1.75:1.75) (1.621:1.621:1.621))
        (PORT datab (0.371:0.371:0.371) (0.443:0.443:0.443))
        (PORT datac (0.322:0.322:0.322) (0.403:0.403:0.403))
        (PORT datad (0.333:0.333:0.333) (0.406:0.406:0.406))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.001:1.001:1.001) (0.921:0.921:0.921))
        (PORT datab (0.612:0.612:0.612) (0.566:0.566:0.566))
        (PORT datac (0.513:0.513:0.513) (0.506:0.506:0.506))
        (PORT datad (0.519:0.519:0.519) (0.509:0.509:0.509))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.368:0.368:0.368) (0.438:0.438:0.438))
        (PORT datab (0.371:0.371:0.371) (0.444:0.444:0.444))
        (PORT datac (0.327:0.327:0.327) (0.408:0.408:0.408))
        (PORT datad (0.315:0.315:0.315) (0.377:0.377:0.377))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.496:0.496:0.496) (0.432:0.432:0.432))
        (PORT datab (0.372:0.372:0.372) (0.444:0.444:0.444))
        (PORT datac (0.323:0.323:0.323) (0.405:0.405:0.405))
        (PORT datad (0.49:0.49:0.49) (0.432:0.432:0.432))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.535:0.535:0.535) (0.477:0.477:0.477))
        (PORT datab (1.503:1.503:1.503) (1.79:1.79:1.79))
        (PORT datac (1.702:1.702:1.702) (1.578:1.578:1.578))
        (PORT datad (0.229:0.229:0.229) (0.236:0.236:0.236))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1:1:1) (0.919:0.919:0.919))
        (PORT datab (1.023:1.023:1.023) (0.939:0.939:0.939))
        (PORT datac (0.256:0.256:0.256) (0.275:0.275:0.275))
        (PORT datad (0.235:0.235:0.235) (0.245:0.245:0.245))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.213:1.213:1.213) (1.108:1.108:1.108))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.282:0.282:0.282))
        (PORT datab (0.318:0.318:0.318) (0.373:0.373:0.373))
        (PORT datac (1.701:1.701:1.701) (1.578:1.578:1.578))
        (PORT datad (0.336:0.336:0.336) (0.409:0.409:0.409))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.496:0.496:0.496) (0.432:0.432:0.432))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datac (0.327:0.327:0.327) (0.41:0.41:0.41))
        (PORT datad (0.49:0.49:0.49) (0.432:0.432:0.432))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.213:1.213:1.213) (1.108:1.108:1.108))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.748:1.748:1.748) (1.619:1.619:1.619))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datac (0.278:0.278:0.278) (0.341:0.341:0.341))
        (PORT datad (0.492:0.492:0.492) (0.434:0.434:0.434))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.213:1.213:1.213) (1.108:1.108:1.108))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.378:0.378:0.378) (0.453:0.453:0.453))
        (PORT datab (0.372:0.372:0.372) (0.444:0.444:0.444))
        (PORT datac (0.327:0.327:0.327) (0.409:0.409:0.409))
        (PORT datad (0.327:0.327:0.327) (0.396:0.396:0.396))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.268:0.268:0.268) (0.275:0.275:0.275))
        (PORT datac (0.327:0.327:0.327) (0.409:0.409:0.409))
        (PORT datad (0.315:0.315:0.315) (0.378:0.378:0.378))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.751:1.751:1.751) (1.623:1.623:1.623))
        (PORT datab (0.322:0.322:0.322) (0.377:0.377:0.377))
        (PORT datac (0.228:0.228:0.228) (0.244:0.244:0.244))
        (PORT datad (0.49:0.49:0.49) (0.432:0.432:0.432))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.213:1.213:1.213) (1.108:1.108:1.108))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.178:2.178:2.178) (2.492:2.492:2.492))
        (PORT datad (1.513:1.513:1.513) (1.341:1.341:1.341))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.441:1.441:1.441) (1.485:1.485:1.485))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.483:1.483:1.483) (1.459:1.459:1.459))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~44)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.345:0.345:0.345) (0.401:0.401:0.401))
        (PORT datac (1.617:1.617:1.617) (1.461:1.461:1.461))
        (PORT datad (1.621:1.621:1.621) (1.466:1.466:1.466))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT ena (2.107:2.107:2.107) (1.897:1.897:1.897))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~47)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.42:1.42:1.42) (1.323:1.323:1.323))
        (PORT datac (0.28:0.28:0.28) (0.343:0.343:0.343))
        (PORT datad (1.626:1.626:1.626) (1.471:1.471:1.471))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[5\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.434:1.434:1.434) (1.479:1.479:1.479))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.476:1.476:1.476) (1.454:1.454:1.454))
        (PORT ena (1.872:1.872:1.872) (1.663:1.663:1.663))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.28:1.28:1.28) (1.117:1.117:1.117))
        (PORT datac (1.203:1.203:1.203) (1.071:1.071:1.071))
        (PORT datad (1.127:1.127:1.127) (0.932:0.932:0.932))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|enable_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.4:2.4:2.4) (2.15:2.15:2.15))
        (PORT datab (1.553:1.553:1.553) (1.377:1.377:1.377))
        (PORT datac (2:2:2) (1.737:1.737:1.737))
        (PORT datad (1.416:1.416:1.416) (1.224:1.224:1.224))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.397:1.397:1.397) (1.261:1.261:1.261))
        (PORT d[1] (1.397:1.397:1.397) (1.261:1.261:1.261))
        (PORT d[2] (1.397:1.397:1.397) (1.261:1.261:1.261))
        (PORT d[3] (1.397:1.397:1.397) (1.261:1.261:1.261))
        (PORT clk (1.823:1.823:1.823) (1.889:1.889:1.889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.781:1.781:1.781) (1.58:1.58:1.58))
        (PORT d[1] (1.781:1.781:1.781) (1.58:1.58:1.58))
        (PORT d[2] (1.781:1.781:1.781) (1.58:1.58:1.58))
        (PORT d[3] (1.851:1.851:1.851) (1.666:1.666:1.666))
        (PORT d[4] (1.851:1.851:1.851) (1.666:1.666:1.666))
        (PORT d[5] (1.851:1.851:1.851) (1.666:1.666:1.666))
        (PORT d[6] (1.851:1.851:1.851) (1.666:1.666:1.666))
        (PORT d[7] (1.851:1.851:1.851) (1.666:1.666:1.666))
        (PORT d[8] (1.851:1.851:1.851) (1.666:1.666:1.666))
        (PORT d[9] (1.851:1.851:1.851) (1.666:1.666:1.666))
        (PORT d[10] (1.851:1.851:1.851) (1.666:1.666:1.666))
        (PORT clk (1.82:1.82:1.82) (1.885:1.885:1.885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.889:1.889:1.889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.262:1.262:1.262) (1.157:1.157:1.157))
        (PORT d[1] (1.257:1.257:1.257) (1.147:1.147:1.147))
        (PORT d[2] (1.278:1.278:1.278) (1.166:1.166:1.166))
        (PORT d[3] (1.34:1.34:1.34) (1.218:1.218:1.218))
        (PORT clk (1.775:1.775:1.775) (1.796:1.796:1.796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.827:1.827:1.827) (1.693:1.693:1.693))
        (PORT d[1] (2.112:2.112:2.112) (1.912:1.912:1.912))
        (PORT d[2] (2.206:2.206:2.206) (2.01:2.01:2.01))
        (PORT d[3] (2.426:2.426:2.426) (2.204:2.204:2.204))
        (PORT d[4] (2.005:2.005:2.005) (1.818:1.818:1.818))
        (PORT d[5] (2.528:2.528:2.528) (2.273:2.273:2.273))
        (PORT d[6] (2.105:2.105:2.105) (1.911:1.911:1.911))
        (PORT d[7] (2.426:2.426:2.426) (2.19:2.19:2.19))
        (PORT d[8] (2.039:2.039:2.039) (1.831:1.831:1.831))
        (PORT d[9] (2.111:2.111:2.111) (1.911:1.911:1.911))
        (PORT d[10] (2.515:2.515:2.515) (2.258:2.258:2.258))
        (PORT clk (1.771:1.771:1.771) (1.792:1.792:1.792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.357:2.357:2.357) (2.059:2.059:2.059))
        (PORT clk (1.771:1.771:1.771) (1.792:1.792:1.792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.775:1.775:1.775) (1.796:1.796:1.796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.971:0.971:0.971) (0.876:0.876:0.876))
        (PORT d[1] (0.971:0.971:0.971) (0.876:0.876:0.876))
        (PORT d[2] (0.971:0.971:0.971) (0.876:0.876:0.876))
        (PORT d[3] (0.971:0.971:0.971) (0.876:0.876:0.876))
        (PORT clk (1.825:1.825:1.825) (1.891:1.891:1.891))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.947:0.947:0.947) (0.86:0.86:0.86))
        (PORT d[1] (0.947:0.947:0.947) (0.86:0.86:0.86))
        (PORT d[2] (0.947:0.947:0.947) (0.86:0.86:0.86))
        (PORT d[3] (0.62:0.62:0.62) (0.584:0.584:0.584))
        (PORT d[4] (0.62:0.62:0.62) (0.584:0.584:0.584))
        (PORT d[5] (0.62:0.62:0.62) (0.584:0.584:0.584))
        (PORT d[6] (0.62:0.62:0.62) (0.584:0.584:0.584))
        (PORT d[7] (0.62:0.62:0.62) (0.584:0.584:0.584))
        (PORT d[8] (0.62:0.62:0.62) (0.584:0.584:0.584))
        (PORT d[9] (0.62:0.62:0.62) (0.584:0.584:0.584))
        (PORT d[10] (0.62:0.62:0.62) (0.584:0.584:0.584))
        (PORT clk (1.822:1.822:1.822) (1.887:1.887:1.887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.825:1.825:1.825) (1.891:1.891:1.891))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.826:1.826:1.826) (1.892:1.892:1.892))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.826:1.826:1.826) (1.892:1.892:1.892))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.826:1.826:1.826) (1.892:1.892:1.892))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.826:1.826:1.826) (1.892:1.892:1.892))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.378:1.378:1.378) (1.242:1.242:1.242))
        (PORT d[1] (1.385:1.385:1.385) (1.252:1.252:1.252))
        (PORT d[2] (1.385:1.385:1.385) (1.248:1.248:1.248))
        (PORT d[3] (1.325:1.325:1.325) (1.189:1.189:1.189))
        (PORT clk (1.777:1.777:1.777) (1.798:1.798:1.798))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.802:1.802:1.802) (1.673:1.673:1.673))
        (PORT d[1] (2.113:2.113:2.113) (1.933:1.933:1.933))
        (PORT d[2] (1.87:1.87:1.87) (1.724:1.724:1.724))
        (PORT d[3] (2.103:2.103:2.103) (1.916:1.916:1.916))
        (PORT d[4] (2.016:2.016:2.016) (1.83:1.83:1.83))
        (PORT d[5] (2.119:2.119:2.119) (1.921:1.921:1.921))
        (PORT d[6] (2.071:2.071:2.071) (1.889:1.889:1.889))
        (PORT d[7] (2.437:2.437:2.437) (2.202:2.202:2.202))
        (PORT d[8] (2.104:2.104:2.104) (1.888:1.888:1.888))
        (PORT d[9] (2.154:2.154:2.154) (1.943:1.943:1.943))
        (PORT d[10] (2.175:2.175:2.175) (1.965:1.965:1.965))
        (PORT clk (1.773:1.773:1.773) (1.794:1.794:1.794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.321:2.321:2.321) (2.034:2.034:2.034))
        (PORT clk (1.773:1.773:1.773) (1.794:1.794:1.794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.777:1.777:1.777) (1.798:1.798:1.798))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.778:1.778:1.778) (1.799:1.799:1.799))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.778:1.778:1.778) (1.799:1.799:1.799))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.778:1.778:1.778) (1.799:1.799:1.799))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.778:1.778:1.778) (1.799:1.799:1.799))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.359:2.359:2.359) (2.148:2.148:2.148))
        (PORT d[1] (2.359:2.359:2.359) (2.148:2.148:2.148))
        (PORT d[2] (2.359:2.359:2.359) (2.148:2.148:2.148))
        (PORT d[3] (2.359:2.359:2.359) (2.148:2.148:2.148))
        (PORT clk (1.816:1.816:1.816) (1.883:1.883:1.883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.702:2.702:2.702) (2.422:2.422:2.422))
        (PORT d[1] (2.702:2.702:2.702) (2.422:2.422:2.422))
        (PORT d[2] (2.702:2.702:2.702) (2.422:2.422:2.422))
        (PORT d[3] (2.749:2.749:2.749) (2.506:2.506:2.506))
        (PORT d[4] (2.749:2.749:2.749) (2.506:2.506:2.506))
        (PORT d[5] (2.749:2.749:2.749) (2.506:2.506:2.506))
        (PORT d[6] (2.749:2.749:2.749) (2.506:2.506:2.506))
        (PORT d[7] (2.749:2.749:2.749) (2.506:2.506:2.506))
        (PORT d[8] (2.749:2.749:2.749) (2.506:2.506:2.506))
        (PORT d[9] (2.749:2.749:2.749) (2.506:2.506:2.506))
        (PORT d[10] (2.749:2.749:2.749) (2.506:2.506:2.506))
        (PORT clk (1.813:1.813:1.813) (1.879:1.879:1.879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.883:1.883:1.883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.817:1.817:1.817) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.318:1.318:1.318) (1.216:1.216:1.216))
        (PORT d[1] (0.932:0.932:0.932) (0.871:0.871:0.871))
        (PORT d[2] (1.319:1.319:1.319) (1.205:1.205:1.205))
        (PORT d[3] (1.394:1.394:1.394) (1.263:1.263:1.263))
        (PORT clk (1.768:1.768:1.768) (1.79:1.79:1.79))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.022:1.022:1.022) (0.973:0.973:0.973))
        (PORT d[1] (1.345:1.345:1.345) (1.242:1.242:1.242))
        (PORT d[2] (1.035:1.035:1.035) (0.984:0.984:0.984))
        (PORT d[3] (1.309:1.309:1.309) (1.219:1.219:1.219))
        (PORT d[4] (2.464:2.464:2.464) (2.23:2.23:2.23))
        (PORT d[5] (1.411:1.411:1.411) (1.306:1.306:1.306))
        (PORT d[6] (1.767:1.767:1.767) (1.621:1.621:1.621))
        (PORT d[7] (2.036:2.036:2.036) (1.829:1.829:1.829))
        (PORT d[8] (3.222:3.222:3.222) (2.883:2.883:2.883))
        (PORT d[9] (2.172:2.172:2.172) (1.965:1.965:1.965))
        (PORT d[10] (3.365:3.365:3.365) (3.007:3.007:3.007))
        (PORT clk (1.764:1.764:1.764) (1.786:1.786:1.786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.543:1.543:1.543) (1.345:1.345:1.345))
        (PORT clk (1.764:1.764:1.764) (1.786:1.786:1.786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.79:1.79:1.79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.887:1.887:1.887) (1.705:1.705:1.705))
        (PORT d[1] (1.887:1.887:1.887) (1.705:1.705:1.705))
        (PORT d[2] (1.887:1.887:1.887) (1.705:1.705:1.705))
        (PORT d[3] (1.887:1.887:1.887) (1.705:1.705:1.705))
        (PORT clk (1.823:1.823:1.823) (1.889:1.889:1.889))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.187:2.187:2.187) (1.945:1.945:1.945))
        (PORT d[1] (2.187:2.187:2.187) (1.945:1.945:1.945))
        (PORT d[2] (2.187:2.187:2.187) (1.945:1.945:1.945))
        (PORT d[3] (2.258:2.258:2.258) (2.031:2.031:2.031))
        (PORT d[4] (2.258:2.258:2.258) (2.031:2.031:2.031))
        (PORT d[5] (2.258:2.258:2.258) (2.031:2.031:2.031))
        (PORT d[6] (2.258:2.258:2.258) (2.031:2.031:2.031))
        (PORT d[7] (2.258:2.258:2.258) (2.031:2.031:2.031))
        (PORT d[8] (2.258:2.258:2.258) (2.031:2.031:2.031))
        (PORT d[9] (2.258:2.258:2.258) (2.031:2.031:2.031))
        (PORT d[10] (2.258:2.258:2.258) (2.031:2.031:2.031))
        (PORT clk (1.82:1.82:1.82) (1.885:1.885:1.885))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.889:1.889:1.889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.824:1.824:1.824) (1.89:1.89:1.89))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.295:1.295:1.295) (1.196:1.196:1.196))
        (PORT d[1] (1.405:1.405:1.405) (1.28:1.28:1.28))
        (PORT d[2] (1.426:1.426:1.426) (1.306:1.306:1.306))
        (PORT d[3] (1.338:1.338:1.338) (1.226:1.226:1.226))
        (PORT clk (1.775:1.775:1.775) (1.796:1.796:1.796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.446:1.446:1.446) (1.356:1.356:1.356))
        (PORT d[1] (1.737:1.737:1.737) (1.583:1.583:1.583))
        (PORT d[2] (1.459:1.459:1.459) (1.363:1.363:1.363))
        (PORT d[3] (2.808:2.808:2.808) (2.542:2.542:2.542))
        (PORT d[4] (2.119:2.119:2.119) (1.92:1.92:1.92))
        (PORT d[5] (1.76:1.76:1.76) (1.621:1.621:1.621))
        (PORT d[6] (1.684:1.684:1.684) (1.547:1.547:1.547))
        (PORT d[7] (1.7:1.7:1.7) (1.554:1.554:1.554))
        (PORT d[8] (2.834:2.834:2.834) (2.534:2.534:2.534))
        (PORT d[9] (1.693:1.693:1.693) (1.545:1.545:1.545))
        (PORT d[10] (2.941:2.941:2.941) (2.631:2.631:2.631))
        (PORT clk (1.771:1.771:1.771) (1.792:1.792:1.792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.267:2.267:2.267) (1.988:1.988:1.988))
        (PORT clk (1.771:1.771:1.771) (1.792:1.792:1.792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.775:1.775:1.775) (1.796:1.796:1.796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.344:1.344:1.344) (1.184:1.184:1.184))
        (PORT datac (1.991:1.991:1.991) (2.248:2.248:2.248))
        (PORT datad (1.088:1.088:1.088) (0.915:0.915:0.915))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.417:0.417:0.417))
        (PORT datab (0.341:0.341:0.341) (0.403:0.403:0.403))
        (PORT datac (1.16:1.16:1.16) (1.026:1.026:1.026))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.245:1.245:1.245) (1.108:1.108:1.108))
        (PORT datab (1.135:1.135:1.135) (0.937:0.937:0.937))
        (PORT datac (1.064:1.064:1.064) (0.889:0.889:0.889))
        (PORT datad (0.249:0.249:0.249) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.534:2.534:2.534) (2.229:2.229:2.229))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.567:1.567:1.567) (1.316:1.316:1.316))
        (PORT datab (1.342:1.342:1.342) (1.182:1.182:1.182))
        (PORT datad (0.3:0.3:0.3) (0.356:0.356:0.356))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.534:2.534:2.534) (2.229:2.229:2.229))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.874:0.874:0.874) (0.767:0.767:0.767))
        (PORT datac (0.299:0.299:0.299) (0.363:0.363:0.363))
        (PORT datad (1.298:1.298:1.298) (1.136:1.136:1.136))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.534:2.534:2.534) (2.229:2.229:2.229))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.346:1.346:1.346) (1.186:1.186:1.186))
        (PORT datac (0.888:0.888:0.888) (0.767:0.767:0.767))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.534:2.534:2.534) (2.229:2.229:2.229))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.342:1.342:1.342) (1.182:1.182:1.182))
        (PORT datac (0.875:0.875:0.875) (0.738:0.738:0.738))
        (PORT datad (0.822:0.822:0.822) (0.737:0.737:0.737))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.534:2.534:2.534) (2.229:2.229:2.229))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.501:1.501:1.501) (1.269:1.269:1.269))
        (PORT datab (1.346:1.346:1.346) (1.187:1.187:1.187))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.534:2.534:2.534) (2.229:2.229:2.229))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.894:0.894:0.894) (0.758:0.758:0.758))
        (PORT datac (0.518:0.518:0.518) (0.498:0.498:0.498))
        (PORT datad (1.303:1.303:1.303) (1.142:1.142:1.142))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.534:2.534:2.534) (2.229:2.229:2.229))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.4:0.4:0.4))
        (PORT datac (1.467:1.467:1.467) (1.226:1.226:1.226))
        (PORT datad (0.846:0.846:0.846) (0.719:0.719:0.719))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.534:2.534:2.534) (2.229:2.229:2.229))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.348:2.348:2.348) (2.127:2.127:2.127))
        (PORT d[1] (2.348:2.348:2.348) (2.127:2.127:2.127))
        (PORT d[2] (2.348:2.348:2.348) (2.127:2.127:2.127))
        (PORT d[3] (2.348:2.348:2.348) (2.127:2.127:2.127))
        (PORT clk (1.804:1.804:1.804) (1.87:1.87:1.87))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.318:2.318:2.318) (2.113:2.113:2.113))
        (PORT d[1] (2.318:2.318:2.318) (2.113:2.113:2.113))
        (PORT d[2] (2.318:2.318:2.318) (2.113:2.113:2.113))
        (PORT d[3] (2.746:2.746:2.746) (2.5:2.5:2.5))
        (PORT d[4] (2.746:2.746:2.746) (2.5:2.5:2.5))
        (PORT d[5] (2.746:2.746:2.746) (2.5:2.5:2.5))
        (PORT d[6] (2.746:2.746:2.746) (2.5:2.5:2.5))
        (PORT d[7] (2.746:2.746:2.746) (2.5:2.5:2.5))
        (PORT d[8] (2.746:2.746:2.746) (2.5:2.5:2.5))
        (PORT d[9] (2.746:2.746:2.746) (2.5:2.5:2.5))
        (PORT d[10] (2.746:2.746:2.746) (2.5:2.5:2.5))
        (PORT clk (1.801:1.801:1.801) (1.866:1.866:1.866))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.804:1.804:1.804) (1.87:1.87:1.87))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.805:1.805:1.805) (1.871:1.871:1.871))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.805:1.805:1.805) (1.871:1.871:1.871))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.805:1.805:1.805) (1.871:1.871:1.871))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.805:1.805:1.805) (1.871:1.871:1.871))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.927:0.927:0.927) (0.865:0.865:0.865))
        (PORT d[1] (0.987:0.987:0.987) (0.909:0.909:0.909))
        (PORT d[2] (0.923:0.923:0.923) (0.859:0.859:0.859))
        (PORT d[3] (0.968:0.968:0.968) (0.904:0.904:0.904))
        (PORT clk (1.768:1.768:1.768) (1.79:1.79:1.79))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.008:1.008:1.008) (0.956:0.956:0.956))
        (PORT d[1] (1.001:1.001:1.001) (0.949:0.949:0.949))
        (PORT d[2] (1.002:1.002:1.002) (0.936:0.936:0.936))
        (PORT d[3] (1.294:1.294:1.294) (1.2:1.2:1.2))
        (PORT d[4] (2.512:2.512:2.512) (2.271:2.271:2.271))
        (PORT d[5] (1.713:1.713:1.713) (1.567:1.567:1.567))
        (PORT d[6] (1.735:1.735:1.735) (1.599:1.599:1.599))
        (PORT d[7] (1.312:1.312:1.312) (1.205:1.205:1.205))
        (PORT d[8] (3.643:3.643:3.643) (3.238:3.238:3.238))
        (PORT d[9] (1.307:1.307:1.307) (1.202:1.202:1.202))
        (PORT d[10] (1.7:1.7:1.7) (1.53:1.53:1.53))
        (PORT clk (1.764:1.764:1.764) (1.786:1.786:1.786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.527:1.527:1.527) (1.332:1.332:1.332))
        (PORT clk (1.764:1.764:1.764) (1.786:1.786:1.786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.79:1.79:1.79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.347:1.347:1.347) (1.188:1.188:1.188))
        (PORT datac (0.301:0.301:0.301) (0.365:0.365:0.365))
        (PORT datad (0.491:0.491:0.491) (0.407:0.407:0.407))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.534:2.534:2.534) (2.229:2.229:2.229))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.571:0.571:0.571) (0.471:0.471:0.471))
        (PORT datac (0.299:0.299:0.299) (0.362:0.362:0.362))
        (PORT datad (1.303:1.303:1.303) (1.141:1.141:1.141))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.534:2.534:2.534) (2.229:2.229:2.229))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.345:1.345:1.345) (1.185:1.185:1.185))
        (PORT datac (0.465:0.465:0.465) (0.391:0.391:0.391))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.534:2.534:2.534) (2.229:2.229:2.229))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.347:1.347:1.347) (1.187:1.187:1.187))
        (PORT datac (0.872:0.872:0.872) (0.773:0.773:0.773))
        (PORT datad (0.457:0.457:0.457) (0.385:0.385:0.385))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.534:2.534:2.534) (2.229:2.229:2.229))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.862:1.862:1.862) (1.687:1.687:1.687))
        (PORT d[1] (1.862:1.862:1.862) (1.687:1.687:1.687))
        (PORT d[2] (1.862:1.862:1.862) (1.687:1.687:1.687))
        (PORT d[3] (1.862:1.862:1.862) (1.687:1.687:1.687))
        (PORT clk (1.812:1.812:1.812) (1.876:1.876:1.876))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.797:1.797:1.797) (1.619:1.619:1.619))
        (PORT d[1] (1.797:1.797:1.797) (1.619:1.619:1.619))
        (PORT d[2] (1.797:1.797:1.797) (1.619:1.619:1.619))
        (PORT d[3] (3.088:3.088:3.088) (2.796:2.796:2.796))
        (PORT d[4] (3.088:3.088:3.088) (2.796:2.796:2.796))
        (PORT d[5] (3.088:3.088:3.088) (2.796:2.796:2.796))
        (PORT d[6] (3.088:3.088:3.088) (2.796:2.796:2.796))
        (PORT d[7] (3.088:3.088:3.088) (2.796:2.796:2.796))
        (PORT d[8] (3.088:3.088:3.088) (2.796:2.796:2.796))
        (PORT d[9] (3.088:3.088:3.088) (2.796:2.796:2.796))
        (PORT d[10] (3.088:3.088:3.088) (2.796:2.796:2.796))
        (PORT clk (1.809:1.809:1.809) (1.872:1.872:1.872))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.812:1.812:1.812) (1.876:1.876:1.876))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.877:1.877:1.877))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.877:1.877:1.877))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.877:1.877:1.877))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.877:1.877:1.877))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.912:0.912:0.912) (0.852:0.852:0.852))
        (PORT d[1] (1.321:1.321:1.321) (1.214:1.214:1.214))
        (PORT d[2] (1.331:1.331:1.331) (1.225:1.225:1.225))
        (PORT d[3] (1.304:1.304:1.304) (1.186:1.186:1.186))
        (PORT clk (1.776:1.776:1.776) (1.796:1.796:1.796))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.067:1.067:1.067) (1.014:1.014:1.014))
        (PORT d[1] (1.399:1.399:1.399) (1.291:1.291:1.291))
        (PORT d[2] (1.406:1.406:1.406) (1.295:1.295:1.295))
        (PORT d[3] (2.87:2.87:2.87) (2.598:2.598:2.598))
        (PORT d[4] (2.445:2.445:2.445) (2.209:2.209:2.209))
        (PORT d[5] (1.742:1.742:1.742) (1.601:1.601:1.601))
        (PORT d[6] (1.353:1.353:1.353) (1.26:1.26:1.26))
        (PORT d[7] (1.34:1.34:1.34) (1.247:1.247:1.247))
        (PORT d[8] (3.218:3.218:3.218) (2.878:2.878:2.878))
        (PORT d[9] (2.169:2.169:2.169) (1.961:1.961:1.961))
        (PORT d[10] (3.641:3.641:3.641) (3.246:3.246:3.246))
        (PORT clk (1.772:1.772:1.772) (1.792:1.792:1.792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.312:2.312:2.312) (2.022:2.022:2.022))
        (PORT clk (1.772:1.772:1.772) (1.792:1.792:1.792))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.796:1.796:1.796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.777:1.777:1.777) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.777:1.777:1.777) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.777:1.777:1.777) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.777:1.777:1.777) (1.797:1.797:1.797))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datab (1.346:1.346:1.346) (1.186:1.186:1.186))
        (PORT datad (0.862:0.862:0.862) (0.74:0.74:0.74))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.534:2.534:2.534) (2.229:2.229:2.229))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.344:1.344:1.344) (1.184:1.184:1.184))
        (PORT datac (0.848:0.848:0.848) (0.735:0.735:0.735))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.534:2.534:2.534) (2.229:2.229:2.229))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.347:1.347:1.347) (1.187:1.187:1.187))
        (PORT datac (1.167:1.167:1.167) (0.961:0.961:0.961))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.492:1.492:1.492))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.534:2.534:2.534) (2.229:2.229:2.229))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.921:0.921:0.921) (0.853:0.853:0.853))
        (PORT datac (1.17:1.17:1.17) (1.016:1.016:1.016))
        (PORT datad (0.455:0.455:0.455) (0.384:0.384:0.384))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.456:1.456:1.456) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.95:1.95:1.95) (1.744:1.744:1.744))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.435:1.435:1.435) (1.288:1.288:1.288))
        (PORT d[1] (1.435:1.435:1.435) (1.288:1.288:1.288))
        (PORT d[2] (1.435:1.435:1.435) (1.288:1.288:1.288))
        (PORT d[3] (1.435:1.435:1.435) (1.288:1.288:1.288))
        (PORT clk (1.821:1.821:1.821) (1.887:1.887:1.887))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.405:1.405:1.405) (1.273:1.273:1.273))
        (PORT d[1] (1.405:1.405:1.405) (1.273:1.273:1.273))
        (PORT d[2] (1.405:1.405:1.405) (1.273:1.273:1.273))
        (PORT d[3] (2.579:2.579:2.579) (2.307:2.307:2.307))
        (PORT d[4] (2.579:2.579:2.579) (2.307:2.307:2.307))
        (PORT d[5] (2.579:2.579:2.579) (2.307:2.307:2.307))
        (PORT d[6] (2.579:2.579:2.579) (2.307:2.307:2.307))
        (PORT d[7] (2.579:2.579:2.579) (2.307:2.307:2.307))
        (PORT d[8] (2.579:2.579:2.579) (2.307:2.307:2.307))
        (PORT d[9] (2.579:2.579:2.579) (2.307:2.307:2.307))
        (PORT d[10] (2.579:2.579:2.579) (2.307:2.307:2.307))
        (PORT clk (1.818:1.818:1.818) (1.883:1.883:1.883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.887:1.887:1.887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.888:1.888:1.888))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.888:1.888:1.888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.888:1.888:1.888))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.888:1.888:1.888))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.922:0.922:0.922) (0.858:0.858:0.858))
        (PORT d[1] (0.925:0.925:0.925) (0.864:0.864:0.864))
        (PORT d[2] (0.992:0.992:0.992) (0.917:0.917:0.917))
        (PORT d[3] (0.948:0.948:0.948) (0.882:0.882:0.882))
        (PORT clk (1.773:1.773:1.773) (1.794:1.794:1.794))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.454:1.454:1.454) (1.366:1.366:1.366))
        (PORT d[1] (1.759:1.759:1.759) (1.619:1.619:1.619))
        (PORT d[2] (1.471:1.471:1.471) (1.374:1.374:1.374))
        (PORT d[3] (2.488:2.488:2.488) (2.262:2.262:2.262))
        (PORT d[4] (2.057:2.057:2.057) (1.864:1.864:1.864))
        (PORT d[5] (2.506:2.506:2.506) (2.262:2.262:2.262))
        (PORT d[6] (1.735:1.735:1.735) (1.596:1.596:1.596))
        (PORT d[7] (2.102:2.102:2.102) (1.908:1.908:1.908))
        (PORT d[8] (2.859:2.859:2.859) (2.547:2.547:2.547))
        (PORT d[9] (1.997:1.997:1.997) (1.773:1.773:1.773))
        (PORT d[10] (2.189:2.189:2.189) (1.969:1.969:1.969))
        (PORT clk (1.769:1.769:1.769) (1.79:1.79:1.79))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.924:1.924:1.924) (1.694:1.694:1.694))
        (PORT clk (1.769:1.769:1.769) (1.79:1.79:1.79))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.773:1.773:1.773) (1.794:1.794:1.794))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.774:1.774:1.774) (1.795:1.795:1.795))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.774:1.774:1.774) (1.795:1.795:1.795))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.774:1.774:1.774) (1.795:1.795:1.795))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.774:1.774:1.774) (1.795:1.795:1.795))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.893:0.893:0.893) (0.835:0.835:0.835))
        (PORT datac (1.529:1.529:1.529) (1.325:1.325:1.325))
        (PORT datad (0.494:0.494:0.494) (0.412:0.412:0.412))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.496:1.496:1.496))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.54:2.54:2.54) (2.236:2.236:2.236))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.765:1.765:1.765) (1.523:1.523:1.523))
        (PORT datab (0.885:0.885:0.885) (0.74:0.74:0.74))
        (PORT datac (0.84:0.84:0.84) (0.766:0.766:0.766))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.302:2.302:2.302) (2.044:2.044:2.044))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.772:1.772:1.772) (1.53:1.53:1.53))
        (PORT datac (0.844:0.844:0.844) (0.712:0.712:0.712))
        (PORT datad (0.302:0.302:0.302) (0.358:0.358:0.358))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.302:2.302:2.302) (2.044:2.044:2.044))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datac (0.8:0.8:0.8) (0.68:0.68:0.68))
        (PORT datad (1.701:1.701:1.701) (1.474:1.474:1.474))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.302:2.302:2.302) (2.044:2.044:2.044))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.77:1.77:1.77) (1.528:1.528:1.528))
        (PORT datac (1.147:1.147:1.147) (0.983:0.983:0.983))
        (PORT datad (0.301:0.301:0.301) (0.356:0.356:0.356))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.302:2.302:2.302) (2.044:2.044:2.044))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.773:1.773:1.773) (1.53:1.53:1.53))
        (PORT datac (0.299:0.299:0.299) (0.363:0.363:0.363))
        (PORT datad (1.177:1.177:1.177) (1.011:1.011:1.011))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.302:2.302:2.302) (2.044:2.044:2.044))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.765:1.765:1.765) (1.522:1.522:1.522))
        (PORT datab (0.344:0.344:0.344) (0.399:0.399:0.399))
        (PORT datad (1.186:1.186:1.186) (1.015:1.015:1.015))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.302:2.302:2.302) (2.044:2.044:2.044))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.761:1.761:1.761) (1.518:1.518:1.518))
        (PORT datab (1.286:1.286:1.286) (1.086:1.086:1.086))
        (PORT datad (0.3:0.3:0.3) (0.356:0.356:0.356))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.302:2.302:2.302) (2.044:2.044:2.044))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.766:1.766:1.766) (1.524:1.524:1.524))
        (PORT datac (1.14:1.14:1.14) (0.992:0.992:0.992))
        (PORT datad (0.3:0.3:0.3) (0.356:0.356:0.356))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.302:2.302:2.302) (2.044:2.044:2.044))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.762:1.762:1.762) (1.52:1.52:1.52))
        (PORT datab (1.322:1.322:1.322) (1.109:1.109:1.109))
        (PORT datac (0.3:0.3:0.3) (0.364:0.364:0.364))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.302:2.302:2.302) (2.044:2.044:2.044))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.762:1.762:1.762) (1.519:1.519:1.519))
        (PORT datab (1.275:1.275:1.275) (1.074:1.074:1.074))
        (PORT datac (0.299:0.299:0.299) (0.362:0.362:0.362))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.302:2.302:2.302) (2.044:2.044:2.044))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.771:1.771:1.771) (1.529:1.529:1.529))
        (PORT datac (1.215:1.215:1.215) (1.027:1.027:1.027))
        (PORT datad (0.302:0.302:0.302) (0.358:0.358:0.358))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.302:2.302:2.302) (2.044:2.044:2.044))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.425:1.425:1.425) (1.292:1.292:1.292))
        (PORT d[1] (1.425:1.425:1.425) (1.292:1.292:1.292))
        (PORT d[2] (1.425:1.425:1.425) (1.292:1.292:1.292))
        (PORT d[3] (1.425:1.425:1.425) (1.292:1.292:1.292))
        (PORT clk (1.822:1.822:1.822) (1.888:1.888:1.888))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.156:2.156:2.156) (1.933:1.933:1.933))
        (PORT d[1] (2.156:2.156:2.156) (1.933:1.933:1.933))
        (PORT d[2] (2.156:2.156:2.156) (1.933:1.933:1.933))
        (PORT d[3] (2.216:2.216:2.216) (2:2:2))
        (PORT d[4] (2.216:2.216:2.216) (2:2:2))
        (PORT d[5] (2.216:2.216:2.216) (2:2:2))
        (PORT d[6] (2.216:2.216:2.216) (2:2:2))
        (PORT d[7] (2.216:2.216:2.216) (2:2:2))
        (PORT d[8] (2.216:2.216:2.216) (2:2:2))
        (PORT d[9] (2.216:2.216:2.216) (2:2:2))
        (PORT d[10] (2.216:2.216:2.216) (2:2:2))
        (PORT clk (1.819:1.819:1.819) (1.884:1.884:1.884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.822:1.822:1.822) (1.888:1.888:1.888))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.889:1.889:1.889))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.889:1.889:1.889))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.889:1.889:1.889))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.823:1.823:1.823) (1.889:1.889:1.889))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.932:0.932:0.932) (0.868:0.868:0.868))
        (PORT d[1] (0.984:0.984:0.984) (0.908:0.908:0.908))
        (PORT d[2] (0.95:0.95:0.95) (0.887:0.887:0.887))
        (PORT d[3] (0.966:0.966:0.966) (0.88:0.88:0.88))
        (PORT clk (1.775:1.775:1.775) (1.795:1.795:1.795))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.488:1.488:1.488) (1.393:1.393:1.393))
        (PORT d[1] (1.713:1.713:1.713) (1.555:1.555:1.555))
        (PORT d[2] (1.466:1.466:1.466) (1.371:1.371:1.371))
        (PORT d[3] (2.447:2.447:2.447) (2.229:2.229:2.229))
        (PORT d[4] (2.07:2.07:2.07) (1.879:1.879:1.879))
        (PORT d[5] (2.506:2.506:2.506) (2.263:2.263:2.263))
        (PORT d[6] (1.701:1.701:1.701) (1.565:1.565:1.565))
        (PORT d[7] (1.724:1.724:1.724) (1.578:1.578:1.578))
        (PORT d[8] (2.507:2.507:2.507) (2.241:2.241:2.241))
        (PORT d[9] (2.004:2.004:2.004) (1.772:1.772:1.772))
        (PORT d[10] (2.94:2.94:2.94) (2.63:2.63:2.63))
        (PORT clk (1.771:1.771:1.771) (1.791:1.791:1.791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.991:1.991:1.991) (1.734:1.734:1.734))
        (PORT clk (1.771:1.771:1.771) (1.791:1.791:1.791))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.775:1.775:1.775) (1.795:1.795:1.795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.796:1.796:1.796))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.796:1.796:1.796))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.796:1.796:1.796))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.776:1.776:1.776) (1.796:1.796:1.796))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.589:1.589:1.589) (1.36:1.36:1.36))
        (PORT datac (0.906:0.906:0.906) (0.824:0.824:0.824))
        (PORT datad (0.826:0.826:0.826) (0.701:0.701:0.701))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.34:2.34:2.34) (2.053:2.053:2.053))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datab (1.588:1.588:1.588) (1.358:1.358:1.358))
        (PORT datad (0.824:0.824:0.824) (0.702:0.702:0.702))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.34:2.34:2.34) (2.053:2.053:2.053))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datab (1.589:1.589:1.589) (1.36:1.36:1.36))
        (PORT datad (0.822:0.822:0.822) (0.7:0.7:0.7))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.34:2.34:2.34) (2.053:2.053:2.053))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.59:1.59:1.59) (1.361:1.361:1.361))
        (PORT datac (0.791:0.791:0.791) (0.673:0.673:0.673))
        (PORT datad (0.299:0.299:0.299) (0.354:0.354:0.354))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.449:1.449:1.449) (1.493:1.493:1.493))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.34:2.34:2.34) (2.053:2.053:2.053))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.318:0.318:0.318) (0.377:0.377:0.377))
        (PORT datab (1.178:1.178:1.178) (1.045:1.045:1.045))
        (PORT datac (1.435:1.435:1.435) (1.275:1.275:1.275))
        (PORT datad (0.233:0.233:0.233) (0.243:0.243:0.243))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c00\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.23:1.23:1.23) (1.082:1.082:1.082))
        (PORT datab (1.328:1.328:1.328) (1.161:1.161:1.161))
        (PORT datad (0.477:0.477:0.477) (0.404:0.404:0.404))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux16\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.557:1.557:1.557) (1.306:1.306:1.306))
        (PORT datab (0.27:0.27:0.27) (0.277:0.277:0.277))
        (PORT datac (1.882:1.882:1.882) (1.689:1.689:1.689))
        (PORT datad (1.543:1.543:1.543) (1.329:1.329:1.329))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.272:0.272:0.272) (0.284:0.284:0.284))
        (PORT datab (0.343:0.343:0.343) (0.399:0.399:0.399))
        (PORT datac (0.228:0.228:0.228) (0.244:0.244:0.244))
        (PORT datad (0.225:0.225:0.225) (0.232:0.232:0.232))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_tdo_mux\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.301:2.301:2.301) (2.081:2.081:2.081))
        (PORT datad (1.664:1.664:1.664) (1.524:1.524:1.524))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~10)
    (DELAY
      (ABSOLUTE
        (PORT datac (1.324:1.324:1.324) (1.263:1.263:1.263))
        (PORT datad (1.08:1.08:1.08) (1.059:1.059:1.059))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.269:0.269:0.269) (0.281:0.281:0.281))
        (PORT datab (1.548:1.548:1.548) (1.343:1.343:1.343))
        (PORT datac (0.99:0.99:0.99) (0.941:0.941:0.941))
        (PORT datad (0.87:0.87:0.87) (0.738:0.738:0.738))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_bypass_reg)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.507:1.507:1.507))
        (PORT asdata (2.501:2.501:2.501) (2.869:2.869:2.869))
        (PORT ena (1.71:1.71:1.71) (1.619:1.619:1.619))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|ret\~3)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.312:0.312:0.312) (0.374:0.374:0.374))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datac (3.247:3.247:3.247) (3.023:3.023:3.023))
        (PORT datad (1.22:1.22:1.22) (1.131:1.131:1.131))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.396:0.396:0.396))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.396:0.396:0.396))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.371:0.371:0.371) (0.429:0.429:0.429))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.91:0.91:0.91) (0.847:0.847:0.847))
        (PORT datac (1.134:1.134:1.134) (1.022:1.022:1.022))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.766:2.766:2.766) (2.432:2.432:2.432))
        (PORT datab (4.341:4.341:4.341) (3.851:3.851:3.851))
        (PORT datac (1.512:1.512:1.512) (1.247:1.247:1.247))
        (PORT datad (0.276:0.276:0.276) (0.304:0.304:0.304))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (1.132:1.132:1.132) (1.148:1.148:1.148))
        (PORT ena (1.245:1.245:1.245) (1.173:1.173:1.173))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.35:0.35:0.35) (0.413:0.413:0.413))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (1.132:1.132:1.132) (1.148:1.148:1.148))
        (PORT ena (1.245:1.245:1.245) (1.173:1.173:1.173))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.357:0.357:0.357) (0.418:0.418:0.418))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (1.132:1.132:1.132) (1.148:1.148:1.148))
        (PORT ena (1.245:1.245:1.245) (1.173:1.173:1.173))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.944:0.944:0.944) (0.877:0.877:0.877))
        (PORT datab (0.65:0.65:0.65) (0.662:0.662:0.662))
        (PORT datac (0.985:0.985:0.985) (0.947:0.947:0.947))
        (PORT datad (0.609:0.609:0.609) (0.628:0.628:0.628))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.253:1.253:1.253) (1.167:1.167:1.167))
        (PORT datab (2.881:2.881:2.881) (2.7:2.7:2.7))
        (PORT datac (0.641:0.641:0.641) (0.652:0.652:0.652))
        (PORT datad (0.229:0.229:0.229) (0.236:0.236:0.236))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (1.132:1.132:1.132) (1.148:1.148:1.148))
        (PORT ena (1.245:1.245:1.245) (1.173:1.173:1.173))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (1.132:1.132:1.132) (1.148:1.148:1.148))
        (PORT ena (1.245:1.245:1.245) (1.173:1.173:1.173))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4.298:4.298:4.298) (3.798:3.798:3.798))
        (PORT datab (0.646:0.646:0.646) (0.658:0.658:0.658))
        (PORT datac (0.64:0.64:0.64) (0.651:0.651:0.651))
        (PORT datad (0.644:0.644:0.644) (0.646:0.646:0.646))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.099:1.099:1.099) (1.039:1.039:1.039))
        (PORT datab (0.358:0.358:0.358) (0.418:0.418:0.418))
        (PORT datac (0.516:0.516:0.516) (0.494:0.494:0.494))
        (PORT datad (0.275:0.275:0.275) (0.303:0.303:0.303))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.269:0.269:0.269) (0.281:0.281:0.281))
        (PORT datab (4.341:4.341:4.341) (3.852:3.852:3.852))
        (PORT datac (2.256:2.256:2.256) (2.571:2.571:2.571))
        (PORT datad (0.277:0.277:0.277) (0.305:0.305:0.305))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.767:2.767:2.767) (2.434:2.434:2.434))
        (PORT datab (4.336:4.336:4.336) (3.847:3.847:3.847))
        (PORT datac (1.508:1.508:1.508) (1.243:1.243:1.243))
        (PORT datad (0.267:0.267:0.267) (0.295:0.295:0.295))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.017:1.017:1.017) (0.99:0.99:0.99))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.035:1.035:1.035) (0.98:0.98:0.98))
        (PORT datab (0.704:0.704:0.704) (0.686:0.686:0.686))
        (PORT datac (0.64:0.64:0.64) (0.65:0.65:0.65))
        (PORT datad (0.606:0.606:0.606) (0.625:0.625:0.625))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.453:0.453:0.453))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4.36:4.36:4.36) (3.853:3.853:3.853))
        (PORT datab (0.374:0.374:0.374) (0.432:0.432:0.432))
        (PORT datac (0.308:0.308:0.308) (0.377:0.377:0.377))
        (PORT datad (0.51:0.51:0.51) (0.478:0.478:0.478))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.322:0.322:0.322) (0.381:0.381:0.381))
        (PORT datab (4.342:4.342:4.342) (3.853:3.853:3.853))
        (PORT datac (0.224:0.224:0.224) (0.239:0.239:0.239))
        (PORT datad (0.278:0.278:0.278) (0.306:0.306:0.306))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.017:1.017:1.017) (0.99:0.99:0.99))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.26:1.26:1.26) (1.173:1.173:1.173))
        (PORT datab (4.34:4.34:4.34) (3.851:3.851:3.851))
        (PORT datac (3.249:3.249:3.249) (3.025:3.025:3.025))
        (PORT datad (0.277:0.277:0.277) (0.332:0.332:0.332))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.283:0.283:0.283))
        (PORT datab (0.31:0.31:0.31) (0.334:0.334:0.334))
        (PORT datac (0.517:0.517:0.517) (0.496:0.496:0.496))
        (PORT datad (0.315:0.315:0.315) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.017:1.017:1.017) (0.99:0.99:0.99))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.941:0.941:0.941) (0.873:0.873:0.873))
        (PORT datab (0.643:0.643:0.643) (0.655:0.655:0.655))
        (PORT datac (0.978:0.978:0.978) (0.939:0.939:0.939))
        (PORT datad (0.606:0.606:0.606) (0.625:0.625:0.625))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.942:0.942:0.942) (0.875:0.875:0.875))
        (PORT datab (0.648:0.648:0.648) (0.659:0.659:0.659))
        (PORT datac (0.983:0.983:0.983) (0.945:0.945:0.945))
        (PORT datad (0.608:0.608:0.608) (0.627:0.627:0.627))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4.297:4.297:4.297) (3.797:3.797:3.797))
        (PORT datab (0.268:0.268:0.268) (0.275:0.275:0.275))
        (PORT datac (0.641:0.641:0.641) (0.651:0.651:0.651))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4.361:4.361:4.361) (3.854:3.854:3.854))
        (PORT datab (0.32:0.32:0.32) (0.345:0.345:0.345))
        (PORT datac (0.28:0.28:0.28) (0.344:0.344:0.344))
        (PORT datad (0.545:0.545:0.545) (0.497:0.497:0.497))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.453:1.453:1.453) (1.495:1.495:1.495))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.017:1.017:1.017) (0.99:0.99:0.99))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.376:1.376:1.376) (1.256:1.256:1.256))
        (PORT datad (0.864:0.864:0.864) (1.039:1.039:1.039))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.497:1.497:1.497) (1.468:1.468:1.468))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datac (1.269:1.269:1.269) (1.156:1.156:1.156))
        (PORT datad (1.667:1.667:1.667) (1.528:1.528:1.528))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.484:1.484:1.484))
        (PORT ena (1.938:1.938:1.938) (1.703:1.703:1.703))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.321:0.321:0.321) (0.375:0.375:0.375))
        (PORT datac (2.067:2.067:2.067) (1.873:1.873:1.873))
        (PORT datad (1.669:1.669:1.669) (1.529:1.529:1.529))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[3\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.511:1.511:1.511) (1.484:1.484:1.484))
        (PORT ena (1.882:1.882:1.882) (1.682:1.682:1.682))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.343:1.343:1.343) (1.224:1.224:1.224))
        (PORT datab (0.293:0.293:0.293) (0.301:0.301:0.301))
        (PORT datad (1.537:1.537:1.537) (1.32:1.32:1.32))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|ram_a0_wren)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.431:1.431:1.431) (1.311:1.311:1.311))
        (PORT datab (0.654:0.654:0.654) (0.629:0.629:0.629))
        (PORT datac (0.583:0.583:0.583) (0.583:0.583:0.583))
        (PORT datad (0.556:0.556:0.556) (0.553:0.553:0.553))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|enable_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.742:1.742:1.742) (1.567:1.567:1.567))
        (PORT datab (1.635:1.635:1.635) (1.447:1.447:1.447))
        (PORT datac (1.324:1.324:1.324) (1.222:1.222:1.222))
        (PORT datad (0.917:0.917:0.917) (0.857:0.857:0.857))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.351:1.351:1.351) (1.253:1.253:1.253))
        (PORT d[1] (1.774:1.774:1.774) (1.595:1.595:1.595))
        (PORT d[2] (1.724:1.724:1.724) (1.57:1.57:1.57))
        (PORT d[3] (1.973:1.973:1.973) (1.779:1.779:1.779))
        (PORT d[4] (0.951:0.951:0.951) (0.877:0.877:0.877))
        (PORT d[5] (0.952:0.952:0.952) (0.896:0.896:0.896))
        (PORT d[6] (2.12:2.12:2.12) (1.91:1.91:1.91))
        (PORT d[7] (1.797:1.797:1.797) (1.627:1.627:1.627))
        (PORT d[8] (2.015:2.015:2.015) (1.802:1.802:1.802))
        (PORT d[9] (1.657:1.657:1.657) (1.524:1.524:1.524))
        (PORT d[10] (1.344:1.344:1.344) (1.232:1.232:1.232))
        (PORT d[11] (1.984:1.984:1.984) (1.772:1.772:1.772))
        (PORT d[12] (0.979:0.979:0.979) (0.922:0.922:0.922))
        (PORT d[13] (0.961:0.961:0.961) (0.904:0.904:0.904))
        (PORT clk (1.843:1.843:1.843) (1.909:1.909:1.909))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.73:2.73:2.73) (2.374:2.374:2.374))
        (PORT d[1] (2.355:2.355:2.355) (2.078:2.078:2.078))
        (PORT d[2] (2.355:2.355:2.355) (2.078:2.078:2.078))
        (PORT d[3] (2.355:2.355:2.355) (2.078:2.078:2.078))
        (PORT d[4] (2.355:2.355:2.355) (2.078:2.078:2.078))
        (PORT d[5] (2.355:2.355:2.355) (2.078:2.078:2.078))
        (PORT d[6] (2.355:2.355:2.355) (2.078:2.078:2.078))
        (PORT d[7] (2.355:2.355:2.355) (2.078:2.078:2.078))
        (PORT clk (1.84:1.84:1.84) (1.905:1.905:1.905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.885:1.885:1.885) (1.645:1.645:1.645))
        (PORT clk (1.84:1.84:1.84) (1.905:1.905:1.905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.843:1.843:1.843) (1.909:1.909:1.909))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.91:1.91:1.91))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.91:1.91:1.91))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.91:1.91:1.91))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.844:1.844:1.844) (1.91:1.91:1.91))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.021:1.021:1.021) (0.963:0.963:0.963))
        (PORT d[1] (0.93:0.93:0.93) (0.866:0.866:0.866))
        (PORT d[2] (0.942:0.942:0.942) (0.863:0.863:0.863))
        (PORT d[3] (0.96:0.96:0.96) (0.893:0.893:0.893))
        (PORT d[4] (0.958:0.958:0.958) (0.89:0.89:0.89))
        (PORT d[5] (0.998:0.998:0.998) (0.94:0.94:0.94))
        (PORT d[6] (0.97:0.97:0.97) (0.908:0.908:0.908))
        (PORT d[7] (0.955:0.955:0.955) (0.891:0.891:0.891))
        (PORT d[8] (0.992:0.992:0.992) (0.915:0.915:0.915))
        (PORT d[9] (0.993:0.993:0.993) (0.918:0.918:0.918))
        (PORT d[10] (0.955:0.955:0.955) (0.876:0.876:0.876))
        (PORT d[11] (0.937:0.937:0.937) (0.879:0.879:0.879))
        (PORT d[12] (0.977:0.977:0.977) (0.889:0.889:0.889))
        (PORT d[13] (0.963:0.963:0.963) (0.888:0.888:0.888))
        (PORT clk (1.795:1.795:1.795) (1.816:1.816:1.816))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.297:1.297:1.297) (1.198:1.198:1.198))
        (PORT d[1] (1.627:1.627:1.627) (1.444:1.444:1.444))
        (PORT d[2] (1.37:1.37:1.37) (1.248:1.248:1.248))
        (PORT d[3] (1.645:1.645:1.645) (1.453:1.453:1.453))
        (PORT d[4] (1.362:1.362:1.362) (1.247:1.247:1.247))
        (PORT d[5] (1.375:1.375:1.375) (1.26:1.26:1.26))
        (PORT d[6] (1.629:1.629:1.629) (1.458:1.458:1.458))
        (PORT d[7] (1.337:1.337:1.337) (1.217:1.217:1.217))
        (PORT clk (1.791:1.791:1.791) (1.812:1.812:1.812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.481:1.481:1.481) (1.289:1.289:1.289))
        (PORT clk (1.791:1.791:1.791) (1.812:1.812:1.812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.795:1.795:1.795) (1.816:1.816:1.816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.796:1.796:1.796) (1.817:1.817:1.817))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.796:1.796:1.796) (1.817:1.817:1.817))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.796:1.796:1.796) (1.817:1.817:1.817))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.796:1.796:1.796) (1.817:1.817:1.817))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.186:1.186:1.186) (1.398:1.398:1.398))
        (PORT datac (0.507:0.507:0.507) (0.427:0.427:0.427))
        (PORT datad (1.225:1.225:1.225) (1.07:1.07:1.07))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[18\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.63:0.63:0.63) (0.583:0.583:0.583))
        (PORT datac (1.517:1.517:1.517) (1.34:1.34:1.34))
        (PORT datad (0.516:0.516:0.516) (0.5:0.5:0.5))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[18\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.552:0.552:0.552) (0.462:0.462:0.462))
        (PORT datab (0.293:0.293:0.293) (0.301:0.301:0.301))
        (PORT datac (1.621:1.621:1.621) (1.393:1.393:1.393))
        (PORT datad (0.857:0.857:0.857) (0.764:0.764:0.764))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.518:1.518:1.518))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.821:1.821:1.821) (1.601:1.601:1.601))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.271:1.271:1.271) (1.127:1.127:1.127))
        (PORT datac (0.3:0.3:0.3) (0.364:0.364:0.364))
        (PORT datad (0.462:0.462:0.462) (0.396:0.396:0.396))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.518:1.518:1.518))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.821:1.821:1.821) (1.601:1.601:1.601))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.271:1.271:1.271) (1.127:1.127:1.127))
        (PORT datab (0.342:0.342:0.342) (0.398:0.398:0.398))
        (PORT datad (0.498:0.498:0.498) (0.419:0.419:0.419))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.518:1.518:1.518))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.821:1.821:1.821) (1.601:1.601:1.601))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.27:1.27:1.27) (1.125:1.125:1.125))
        (PORT datac (0.461:0.461:0.461) (0.404:0.404:0.404))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.518:1.518:1.518))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.821:1.821:1.821) (1.601:1.601:1.601))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.272:1.272:1.272) (1.128:1.128:1.128))
        (PORT datab (0.345:0.345:0.345) (0.401:0.401:0.401))
        (PORT datac (0.512:0.512:0.512) (0.434:0.434:0.434))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.518:1.518:1.518))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.821:1.821:1.821) (1.601:1.601:1.601))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.272:1.272:1.272) (1.128:1.128:1.128))
        (PORT datac (0.298:0.298:0.298) (0.362:0.362:0.362))
        (PORT datad (0.496:0.496:0.496) (0.417:0.417:0.417))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.518:1.518:1.518))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.821:1.821:1.821) (1.601:1.601:1.601))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.272:1.272:1.272) (1.128:1.128:1.128))
        (PORT datab (0.341:0.341:0.341) (0.397:0.397:0.397))
        (PORT datad (0.795:0.795:0.795) (0.668:0.668:0.668))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.518:1.518:1.518))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.821:1.821:1.821) (1.601:1.601:1.601))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.272:1.272:1.272) (1.127:1.127:1.127))
        (PORT datac (0.299:0.299:0.299) (0.363:0.363:0.363))
        (PORT datad (0.822:0.822:0.822) (0.697:0.697:0.697))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.518:1.518:1.518))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.821:1.821:1.821) (1.601:1.601:1.601))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.272:1.272:1.272) (1.127:1.127:1.127))
        (PORT datac (0.792:0.792:0.792) (0.673:0.673:0.673))
        (PORT datad (0.3:0.3:0.3) (0.356:0.356:0.356))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.518:1.518:1.518))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.821:1.821:1.821) (1.601:1.601:1.601))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.27:1.27:1.27) (1.125:1.125:1.125))
        (PORT datac (0.3:0.3:0.3) (0.364:0.364:0.364))
        (PORT datad (0.783:0.783:0.783) (0.67:0.67:0.67))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.518:1.518:1.518))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.821:1.821:1.821) (1.601:1.601:1.601))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.269:1.269:1.269) (1.125:1.125:1.125))
        (PORT datac (0.826:0.826:0.826) (0.693:0.693:0.693))
        (PORT datad (0.3:0.3:0.3) (0.356:0.356:0.356))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.518:1.518:1.518))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.821:1.821:1.821) (1.601:1.601:1.601))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.271:1.271:1.271) (1.126:1.126:1.126))
        (PORT datac (0.794:0.794:0.794) (0.676:0.676:0.676))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.518:1.518:1.518))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.821:1.821:1.821) (1.601:1.601:1.601))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.27:1.27:1.27) (1.125:1.125:1.125))
        (PORT datab (0.343:0.343:0.343) (0.399:0.399:0.399))
        (PORT datad (0.856:0.856:0.856) (0.722:0.722:0.722))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.518:1.518:1.518))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.821:1.821:1.821) (1.601:1.601:1.601))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.27:1.27:1.27) (1.125:1.125:1.125))
        (PORT datab (0.913:0.913:0.913) (0.758:0.758:0.758))
        (PORT datad (0.3:0.3:0.3) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.518:1.518:1.518))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.821:1.821:1.821) (1.601:1.601:1.601))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.318:1.318:1.318) (1.207:1.207:1.207))
        (PORT d[1] (1.111:1.111:1.111) (1.087:1.087:1.087))
        (PORT d[2] (1.702:1.702:1.702) (1.557:1.557:1.557))
        (PORT d[3] (3.1:3.1:3.1) (2.738:2.738:2.738))
        (PORT d[4] (1.074:1.074:1.074) (1.064:1.064:1.064))
        (PORT d[5] (1.675:1.675:1.675) (1.523:1.523:1.523))
        (PORT d[6] (2.423:2.423:2.423) (2.188:2.188:2.188))
        (PORT d[7] (1.297:1.297:1.297) (1.198:1.198:1.198))
        (PORT d[8] (1.334:1.334:1.334) (1.219:1.219:1.219))
        (PORT d[9] (0.94:0.94:0.94) (0.886:0.886:0.886))
        (PORT d[10] (1.374:1.374:1.374) (1.261:1.261:1.261))
        (PORT d[11] (1.394:1.394:1.394) (1.269:1.269:1.269))
        (PORT d[12] (1.098:1.098:1.098) (1.086:1.086:1.086))
        (PORT d[13] (1.354:1.354:1.354) (1.233:1.233:1.233))
        (PORT d[14] (1.503:1.503:1.503) (1.449:1.449:1.449))
        (PORT d[15] (2.47:2.47:2.47) (2.191:2.191:2.191))
        (PORT d[16] (1.696:1.696:1.696) (1.552:1.552:1.552))
        (PORT d[17] (1.101:1.101:1.101) (1.092:1.092:1.092))
        (PORT clk (1.841:1.841:1.841) (1.905:1.905:1.905))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.777:2.777:2.777) (2.416:2.416:2.416))
        (PORT d[1] (1.618:1.618:1.618) (1.429:1.429:1.429))
        (PORT d[2] (1.618:1.618:1.618) (1.429:1.429:1.429))
        (PORT d[3] (1.618:1.618:1.618) (1.429:1.429:1.429))
        (PORT d[4] (1.618:1.618:1.618) (1.429:1.429:1.429))
        (PORT d[5] (1.618:1.618:1.618) (1.429:1.429:1.429))
        (PORT d[6] (1.618:1.618:1.618) (1.429:1.429:1.429))
        (PORT d[7] (1.618:1.618:1.618) (1.429:1.429:1.429))
        (PORT clk (1.838:1.838:1.838) (1.901:1.901:1.901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.892:1.892:1.892) (1.635:1.635:1.635))
        (PORT clk (1.838:1.838:1.838) (1.901:1.901:1.901))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.841:1.841:1.841) (1.905:1.905:1.905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.842:1.842:1.842) (1.906:1.906:1.906))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.842:1.842:1.842) (1.906:1.906:1.906))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.842:1.842:1.842) (1.906:1.906:1.906))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.842:1.842:1.842) (1.906:1.906:1.906))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.024:1.024:1.024) (0.952:0.952:0.952))
        (PORT d[1] (0.959:0.959:0.959) (0.895:0.895:0.895))
        (PORT d[2] (1.018:1.018:1.018) (0.954:0.954:0.954))
        (PORT d[3] (0.932:0.932:0.932) (0.87:0.87:0.87))
        (PORT d[4] (1.011:1.011:1.011) (0.948:0.948:0.948))
        (PORT d[5] (1.056:1.056:1.056) (0.993:0.993:0.993))
        (PORT d[6] (1.038:1.038:1.038) (0.963:0.963:0.963))
        (PORT d[7] (0.925:0.925:0.925) (0.866:0.866:0.866))
        (PORT d[8] (1.011:1.011:1.011) (0.933:0.933:0.933))
        (PORT d[9] (1.021:1.021:1.021) (0.958:0.958:0.958))
        (PORT d[10] (0.998:0.998:0.998) (0.919:0.919:0.919))
        (PORT d[11] (0.943:0.943:0.943) (0.861:0.861:0.861))
        (PORT d[12] (0.971:0.971:0.971) (0.906:0.906:0.906))
        (PORT d[13] (1.003:1.003:1.003) (0.925:0.925:0.925))
        (PORT d[14] (0.959:0.959:0.959) (0.895:0.895:0.895))
        (PORT d[15] (0.971:0.971:0.971) (0.883:0.883:0.883))
        (PORT d[16] (0.979:0.979:0.979) (0.916:0.916:0.916))
        (PORT d[17] (1.015:1.015:1.015) (0.946:0.946:0.946))
        (PORT clk (1.793:1.793:1.793) (1.812:1.812:1.812))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.344:1.344:1.344) (1.226:1.226:1.226))
        (PORT d[1] (1.622:1.622:1.622) (1.429:1.429:1.429))
        (PORT d[2] (1.314:1.314:1.314) (1.201:1.201:1.201))
        (PORT d[3] (1.977:1.977:1.977) (1.737:1.737:1.737))
        (PORT d[4] (1.702:1.702:1.702) (1.534:1.534:1.534))
        (PORT d[5] (1.353:1.353:1.353) (1.226:1.226:1.226))
        (PORT d[6] (2.045:2.045:2.045) (1.814:1.814:1.814))
        (PORT d[7] (2.019:2.019:2.019) (1.786:1.786:1.786))
        (PORT clk (1.789:1.789:1.789) (1.808:1.808:1.808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.515:1.515:1.515) (1.315:1.315:1.315))
        (PORT clk (1.789:1.789:1.789) (1.808:1.808:1.808))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.793:1.793:1.793) (1.812:1.812:1.812))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.794:1.794:1.794) (1.813:1.813:1.813))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.794:1.794:1.794) (1.813:1.813:1.813))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.794:1.794:1.794) (1.813:1.813:1.813))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.794:1.794:1.794) (1.813:1.813:1.813))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.27:1.27:1.27) (1.125:1.125:1.125))
        (PORT datab (0.342:0.342:0.342) (0.398:0.398:0.398))
        (PORT datac (0.898:0.898:0.898) (0.759:0.759:0.759))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.518:1.518:1.518))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.821:1.821:1.821) (1.601:1.601:1.601))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.269:1.269:1.269) (1.124:1.124:1.124))
        (PORT datab (1.286:1.286:1.286) (1.073:1.073:1.073))
        (PORT datad (0.3:0.3:0.3) (0.356:0.356:0.356))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.475:1.475:1.475) (1.518:1.518:1.518))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.821:1.821:1.821) (1.601:1.601:1.601))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.342:1.342:1.342) (1.154:1.154:1.154))
        (PORT datac (0.512:0.512:0.512) (0.434:0.434:0.434))
        (PORT datad (1.315:1.315:1.315) (1.198:1.198:1.198))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.859:1.859:1.859) (1.615:1.615:1.615))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.34:1.34:1.34) (1.152:1.152:1.152))
        (PORT datac (0.803:0.803:0.803) (0.726:0.726:0.726))
        (PORT datad (0.46:0.46:0.46) (0.393:0.393:0.393))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.859:1.859:1.859) (1.615:1.615:1.615))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.326:1.326:1.326) (1.137:1.137:1.137))
        (PORT datac (0.507:0.507:0.507) (0.427:0.427:0.427))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.859:1.859:1.859) (1.615:1.615:1.615))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.332:1.332:1.332) (1.144:1.144:1.144))
        (PORT datab (0.504:0.504:0.504) (0.438:0.438:0.438))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.859:1.859:1.859) (1.615:1.615:1.615))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.324:1.324:1.324) (1.135:1.135:1.135))
        (PORT datab (0.343:0.343:0.343) (0.399:0.399:0.399))
        (PORT datad (0.496:0.496:0.496) (0.417:0.417:0.417))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.859:1.859:1.859) (1.615:1.615:1.615))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.323:1.323:1.323) (1.133:1.133:1.133))
        (PORT datac (0.462:0.462:0.462) (0.404:0.404:0.404))
        (PORT datad (0.3:0.3:0.3) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.859:1.859:1.859) (1.615:1.615:1.615))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.334:1.334:1.334) (1.145:1.145:1.145))
        (PORT datab (0.343:0.343:0.343) (0.399:0.399:0.399))
        (PORT datac (0.51:0.51:0.51) (0.432:0.432:0.432))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.859:1.859:1.859) (1.615:1.615:1.615))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.32:1.32:1.32) (1.13:1.13:1.13))
        (PORT datab (0.344:0.344:0.344) (0.4:0.4:0.4))
        (PORT datad (0.5:0.5:0.5) (0.422:0.422:0.422))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.859:1.859:1.859) (1.615:1.615:1.615))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.336:1.336:1.336) (1.148:1.148:1.148))
        (PORT datab (0.344:0.344:0.344) (0.4:0.4:0.4))
        (PORT datad (0.817:0.817:0.817) (0.691:0.691:0.691))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.859:1.859:1.859) (1.615:1.615:1.615))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.327:1.327:1.327) (1.139:1.139:1.139))
        (PORT datac (0.3:0.3:0.3) (0.364:0.364:0.364))
        (PORT datad (0.824:0.824:0.824) (0.701:0.701:0.701))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.859:1.859:1.859) (1.615:1.615:1.615))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.321:1.321:1.321) (1.132:1.132:1.132))
        (PORT datac (0.832:0.832:0.832) (0.701:0.701:0.701))
        (PORT datad (0.3:0.3:0.3) (0.356:0.356:0.356))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.859:1.859:1.859) (1.615:1.615:1.615))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.337:1.337:1.337) (1.149:1.149:1.149))
        (PORT datab (0.344:0.344:0.344) (0.401:0.401:0.401))
        (PORT datad (0.798:0.798:0.798) (0.672:0.672:0.672))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.859:1.859:1.859) (1.615:1.615:1.615))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.329:1.329:1.329) (1.14:1.14:1.14))
        (PORT datab (0.343:0.343:0.343) (0.399:0.399:0.399))
        (PORT datad (0.861:0.861:0.861) (0.728:0.728:0.728))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.859:1.859:1.859) (1.615:1.615:1.615))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.335:1.335:1.335) (1.147:1.147:1.147))
        (PORT datac (0.3:0.3:0.3) (0.364:0.364:0.364))
        (PORT datad (0.822:0.822:0.822) (0.7:0.7:0.7))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.859:1.859:1.859) (1.615:1.615:1.615))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.339:1.339:1.339) (1.151:1.151:1.151))
        (PORT datac (0.791:0.791:0.791) (0.672:0.672:0.672))
        (PORT datad (0.3:0.3:0.3) (0.356:0.356:0.356))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.859:1.859:1.859) (1.615:1.615:1.615))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.325:1.325:1.325) (1.136:1.136:1.136))
        (PORT datac (0.301:0.301:0.301) (0.365:0.365:0.365))
        (PORT datad (0.856:0.856:0.856) (0.722:0.722:0.722))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.473:1.473:1.473) (1.514:1.514:1.514))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.859:1.859:1.859) (1.615:1.615:1.615))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.318:0.318:0.318) (0.377:0.377:0.377))
        (PORT datab (1.268:1.268:1.268) (1.09:1.09:1.09))
        (PORT datac (0.462:0.462:0.462) (0.399:0.399:0.399))
        (PORT datad (1.126:1.126:1.126) (0.989:0.989:0.989))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_a0\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.955:0.955:0.955) (0.892:0.892:0.892))
        (PORT datac (2.235:2.235:2.235) (1.957:1.957:1.957))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.387:0.387:0.387) (0.468:0.468:0.468))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.349:0.349:0.349) (0.416:0.416:0.416))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.748:2.748:2.748) (2.446:2.446:2.446))
        (PORT datad (1.812:1.812:1.812) (1.591:1.591:1.591))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.748:2.748:2.748) (2.446:2.446:2.446))
        (PORT datac (2.522:2.522:2.522) (2.365:2.365:2.365))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.48:2.48:2.48) (2.189:2.189:2.189))
        (PORT datab (0.276:0.276:0.276) (0.285:0.285:0.285))
        (PORT datac (2.772:2.772:2.772) (2.46:2.46:2.46))
        (PORT datad (0.27:0.27:0.27) (0.288:0.288:0.288))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (1.566:1.566:1.566) (1.417:1.417:1.417))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.359:0.359:0.359) (0.433:0.433:0.433))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (1.566:1.566:1.566) (1.417:1.417:1.417))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.359:0.359:0.359) (0.43:0.43:0.43))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (1.566:1.566:1.566) (1.417:1.417:1.417))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.352:0.352:0.352) (0.427:0.427:0.427))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (1.566:1.566:1.566) (1.417:1.417:1.417))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.393:0.393:0.393) (0.475:0.475:0.475))
        (PORT datab (0.356:0.356:0.356) (0.424:0.424:0.424))
        (PORT datac (0.324:0.324:0.324) (0.403:0.403:0.403))
        (PORT datad (0.328:0.328:0.328) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.341:2.341:2.341) (2.106:2.106:2.106))
        (PORT datab (2.515:2.515:2.515) (2.317:2.317:2.317))
        (PORT datac (0.315:0.315:0.315) (0.394:0.394:0.394))
        (PORT datad (0.227:0.227:0.227) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (1.566:1.566:1.566) (1.417:1.417:1.417))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.387:0.387:0.387) (0.468:0.468:0.468))
        (PORT datab (2.458:2.458:2.458) (2.164:2.164:2.164))
        (PORT datac (0.316:0.316:0.316) (0.394:0.394:0.394))
        (PORT datad (0.32:0.32:0.32) (0.394:0.394:0.394))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.359:0.359:0.359) (0.434:0.434:0.434))
        (PORT datab (2.458:2.458:2.458) (2.164:2.164:2.164))
        (PORT datac (0.321:0.321:0.321) (0.399:0.399:0.399))
        (PORT datad (0.313:0.313:0.313) (0.383:0.383:0.383))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.391:0.391:0.391) (0.473:0.473:0.473))
        (PORT datab (0.863:0.863:0.863) (0.759:0.759:0.759))
        (PORT datac (0.233:0.233:0.233) (0.252:0.252:0.252))
        (PORT datad (0.325:0.325:0.325) (0.4:0.4:0.4))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.416:2.416:2.416) (2.139:2.139:2.139))
        (PORT datab (2.932:2.932:2.932) (3.347:3.347:3.347))
        (PORT datac (0.821:0.821:0.821) (0.727:0.727:0.727))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.484:2.484:2.484) (2.193:2.193:2.193))
        (PORT datab (0.276:0.276:0.276) (0.286:0.286:0.286))
        (PORT datac (2.774:2.774:2.774) (2.462:2.462:2.462))
        (PORT datad (0.272:0.272:0.272) (0.289:0.289:0.289))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.592:1.592:1.592) (1.453:1.453:1.453))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.391:0.391:0.391) (0.472:0.472:0.472))
        (PORT datab (0.354:0.354:0.354) (0.421:0.421:0.421))
        (PORT datac (0.316:0.316:0.316) (0.395:0.395:0.395))
        (PORT datad (0.325:0.325:0.325) (0.401:0.401:0.401))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.533:0.533:0.533) (0.521:0.521:0.521))
        (PORT datab (0.268:0.268:0.268) (0.274:0.274:0.274))
        (PORT datac (0.322:0.322:0.322) (0.4:0.4:0.4))
        (PORT datad (2.347:2.347:2.347) (2.088:2.088:2.088))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.27:0.27:0.27) (0.282:0.282:0.282))
        (PORT datab (0.276:0.276:0.276) (0.286:0.286:0.286))
        (PORT datac (0.821:0.821:0.821) (0.727:0.727:0.727))
        (PORT datad (0.324:0.324:0.324) (0.399:0.399:0.399))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.448:1.448:1.448) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.592:1.592:1.592) (1.453:1.453:1.453))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.868:0.868:0.868) (0.752:0.752:0.752))
        (PORT datab (0.982:0.982:0.982) (0.881:0.881:0.881))
        (PORT datac (2.773:2.773:2.773) (2.461:2.461:2.461))
        (PORT datad (0.271:0.271:0.271) (0.288:0.288:0.288))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.99:0.99:0.99) (0.959:0.959:0.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.351:0.351:0.351) (0.418:0.418:0.418))
        (PORT datac (0.342:0.342:0.342) (0.428:0.428:0.428))
        (PORT datad (0.321:0.321:0.321) (0.396:0.396:0.396))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.361:0.361:0.361) (0.436:0.436:0.436))
        (PORT datab (0.55:0.55:0.55) (0.534:0.534:0.534))
        (PORT datac (0.323:0.323:0.323) (0.401:0.401:0.401))
        (PORT datad (0.228:0.228:0.228) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.383:0.383:0.383))
        (PORT datab (0.889:0.889:0.889) (0.75:0.75:0.75))
        (PORT datac (2.774:2.774:2.774) (2.462:2.462:2.462))
        (PORT datad (0.272:0.272:0.272) (0.289:0.289:0.289))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.49:1.49:1.49))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.99:0.99:0.99) (0.959:0.959:0.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~71)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.397:0.397:0.397))
        (PORT datac (2.069:2.069:2.069) (1.867:1.867:1.867))
        (PORT datad (0.931:0.931:0.931) (0.878:0.878:0.878))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[8\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.487:1.487:1.487) (1.46:1.46:1.46))
        (PORT ena (1.62:1.62:1.62) (1.454:1.454:1.454))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~74)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.382:0.382:0.382))
        (PORT datac (0.638:0.638:0.638) (0.643:0.643:0.643))
        (PORT datad (0.933:0.933:0.933) (0.88:0.88:0.88))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[8\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.487:1.487:1.487) (1.46:1.46:1.46))
        (PORT ena (1.552:1.552:1.552) (1.401:1.401:1.401))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|enable_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.69:0.69:0.69) (0.678:0.678:0.678))
        (PORT datab (2.931:2.931:2.931) (2.648:2.648:2.648))
        (PORT datac (2.918:2.918:2.918) (2.513:2.513:2.513))
        (PORT datad (1.247:1.247:1.247) (1.134:1.134:1.134))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.693:0.693:0.693) (0.685:0.685:0.685))
        (PORT datac (0.609:0.609:0.609) (0.622:0.622:0.622))
        (PORT datad (0.85:0.85:0.85) (0.734:0.734:0.734))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.778:2.778:2.778) (2.511:2.511:2.511))
        (PORT d[1] (2.778:2.778:2.778) (2.511:2.511:2.511))
        (PORT d[2] (2.778:2.778:2.778) (2.511:2.511:2.511))
        (PORT d[3] (2.778:2.778:2.778) (2.511:2.511:2.511))
        (PORT clk (1.813:1.813:1.813) (1.882:1.882:1.882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.748:2.748:2.748) (2.496:2.496:2.496))
        (PORT d[1] (2.748:2.748:2.748) (2.496:2.496:2.496))
        (PORT d[2] (2.748:2.748:2.748) (2.496:2.496:2.496))
        (PORT d[3] (3.114:3.114:3.114) (2.815:2.815:2.815))
        (PORT d[4] (3.114:3.114:3.114) (2.815:2.815:2.815))
        (PORT d[5] (3.114:3.114:3.114) (2.815:2.815:2.815))
        (PORT d[6] (3.114:3.114:3.114) (2.815:2.815:2.815))
        (PORT d[7] (3.114:3.114:3.114) (2.815:2.815:2.815))
        (PORT d[8] (3.114:3.114:3.114) (2.815:2.815:2.815))
        (PORT d[9] (3.114:3.114:3.114) (2.815:2.815:2.815))
        (PORT d[10] (3.114:3.114:3.114) (2.815:2.815:2.815))
        (PORT clk (1.81:1.81:1.81) (1.878:1.878:1.878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.882:1.882:1.882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.883:1.883:1.883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.57:1.57:1.57) (1.398:1.398:1.398))
        (PORT d[1] (1.544:1.544:1.544) (1.336:1.336:1.336))
        (PORT d[2] (1.571:1.571:1.571) (1.352:1.352:1.352))
        (PORT d[3] (1.573:1.573:1.573) (1.396:1.396:1.396))
        (PORT clk (1.766:1.766:1.766) (1.789:1.789:1.789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.532:1.532:1.532) (1.345:1.345:1.345))
        (PORT d[1] (1.6:1.6:1.6) (1.421:1.421:1.421))
        (PORT d[2] (1.648:1.648:1.648) (1.457:1.457:1.457))
        (PORT d[3] (1.967:1.967:1.967) (1.751:1.751:1.751))
        (PORT d[4] (1.598:1.598:1.598) (1.442:1.442:1.442))
        (PORT d[5] (1.635:1.635:1.635) (1.461:1.461:1.461))
        (PORT d[6] (1.53:1.53:1.53) (1.37:1.37:1.37))
        (PORT d[7] (1.646:1.646:1.646) (1.481:1.481:1.481))
        (PORT d[8] (1.635:1.635:1.635) (1.449:1.449:1.449))
        (PORT d[9] (1.593:1.593:1.593) (1.423:1.423:1.423))
        (PORT d[10] (1.572:1.572:1.572) (1.415:1.415:1.415))
        (PORT clk (1.762:1.762:1.762) (1.785:1.785:1.785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.863:2.863:2.863) (2.426:2.426:2.426))
        (PORT clk (1.762:1.762:1.762) (1.785:1.785:1.785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.766:1.766:1.766) (1.789:1.789:1.789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.767:1.767:1.767) (1.79:1.79:1.79))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.767:1.767:1.767) (1.79:1.79:1.79))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.767:1.767:1.767) (1.79:1.79:1.79))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.767:1.767:1.767) (1.79:1.79:1.79))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.715:3.715:3.715) (3.286:3.286:3.286))
        (PORT d[1] (3.715:3.715:3.715) (3.286:3.286:3.286))
        (PORT d[2] (3.715:3.715:3.715) (3.286:3.286:3.286))
        (PORT d[3] (3.715:3.715:3.715) (3.286:3.286:3.286))
        (PORT clk (1.82:1.82:1.82) (1.884:1.884:1.884))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.236:3.236:3.236) (2.856:2.856:2.856))
        (PORT d[1] (3.236:3.236:3.236) (2.856:2.856:2.856))
        (PORT d[2] (3.236:3.236:3.236) (2.856:2.856:2.856))
        (PORT d[3] (3.727:3.727:3.727) (3.317:3.317:3.317))
        (PORT d[4] (3.727:3.727:3.727) (3.317:3.317:3.317))
        (PORT d[5] (3.727:3.727:3.727) (3.317:3.317:3.317))
        (PORT d[6] (3.727:3.727:3.727) (3.317:3.317:3.317))
        (PORT d[7] (3.727:3.727:3.727) (3.317:3.317:3.317))
        (PORT d[8] (3.727:3.727:3.727) (3.317:3.317:3.317))
        (PORT d[9] (3.727:3.727:3.727) (3.317:3.317:3.317))
        (PORT d[10] (3.727:3.727:3.727) (3.317:3.317:3.317))
        (PORT clk (1.817:1.817:1.817) (1.88:1.88:1.88))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.82:1.82:1.82) (1.884:1.884:1.884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.885:1.885:1.885))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.885:1.885:1.885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.885:1.885:1.885))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.821:1.821:1.821) (1.885:1.885:1.885))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.351:1.351:1.351) (1.234:1.234:1.234))
        (PORT d[1] (1.269:1.269:1.269) (1.163:1.163:1.163))
        (PORT d[2] (1.34:1.34:1.34) (1.233:1.233:1.233))
        (PORT d[3] (1.365:1.365:1.365) (1.244:1.244:1.244))
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.401:1.401:1.401) (1.28:1.28:1.28))
        (PORT d[1] (2.186:2.186:2.186) (1.962:1.962:1.962))
        (PORT d[2] (1.667:1.667:1.667) (1.519:1.519:1.519))
        (PORT d[3] (1.707:1.707:1.707) (1.521:1.521:1.521))
        (PORT d[4] (1.969:1.969:1.969) (1.769:1.769:1.769))
        (PORT d[5] (1.724:1.724:1.724) (1.569:1.569:1.569))
        (PORT d[6] (1.616:1.616:1.616) (1.444:1.444:1.444))
        (PORT d[7] (1.608:1.608:1.608) (1.436:1.436:1.436))
        (PORT d[8] (1.726:1.726:1.726) (1.565:1.565:1.565))
        (PORT d[9] (1.689:1.689:1.689) (1.522:1.522:1.522))
        (PORT d[10] (1.589:1.589:1.589) (1.428:1.428:1.428))
        (PORT clk (1.78:1.78:1.78) (1.801:1.801:1.801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.236:1.236:1.236) (1.113:1.113:1.113))
        (PORT clk (1.78:1.78:1.78) (1.801:1.801:1.801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.23:3.23:3.23) (2.852:2.852:2.852))
        (PORT d[1] (3.23:3.23:3.23) (2.852:2.852:2.852))
        (PORT d[2] (3.23:3.23:3.23) (2.852:2.852:2.852))
        (PORT d[3] (3.23:3.23:3.23) (2.852:2.852:2.852))
        (PORT clk (1.832:1.832:1.832) (1.897:1.897:1.897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.228:3.228:3.228) (2.853:2.853:2.853))
        (PORT d[1] (3.228:3.228:3.228) (2.853:2.853:2.853))
        (PORT d[2] (3.228:3.228:3.228) (2.853:2.853:2.853))
        (PORT d[3] (4.033:4.033:4.033) (3.59:3.59:3.59))
        (PORT d[4] (4.033:4.033:4.033) (3.59:3.59:3.59))
        (PORT d[5] (4.033:4.033:4.033) (3.59:3.59:3.59))
        (PORT d[6] (4.033:4.033:4.033) (3.59:3.59:3.59))
        (PORT d[7] (4.033:4.033:4.033) (3.59:3.59:3.59))
        (PORT d[8] (4.033:4.033:4.033) (3.59:3.59:3.59))
        (PORT d[9] (4.033:4.033:4.033) (3.59:3.59:3.59))
        (PORT d[10] (4.033:4.033:4.033) (3.59:3.59:3.59))
        (PORT clk (1.829:1.829:1.829) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.897:1.897:1.897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.898:1.898:1.898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.32:1.32:1.32) (1.215:1.215:1.215))
        (PORT d[1] (1.35:1.35:1.35) (1.234:1.234:1.234))
        (PORT d[2] (1.332:1.332:1.332) (1.218:1.218:1.218))
        (PORT d[3] (1.333:1.333:1.333) (1.229:1.229:1.229))
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.721:1.721:1.721) (1.554:1.554:1.554))
        (PORT d[1] (1.366:1.366:1.366) (1.251:1.251:1.251))
        (PORT d[2] (1.347:1.347:1.347) (1.23:1.23:1.23))
        (PORT d[3] (2.329:2.329:2.329) (2.055:2.055:2.055))
        (PORT d[4] (2.024:2.024:2.024) (1.814:1.814:1.814))
        (PORT d[5] (1.409:1.409:1.409) (1.295:1.295:1.295))
        (PORT d[6] (1.352:1.352:1.352) (1.247:1.247:1.247))
        (PORT d[7] (1.586:1.586:1.586) (1.379:1.379:1.379))
        (PORT d[8] (1.705:1.705:1.705) (1.559:1.559:1.559))
        (PORT d[9] (1.381:1.381:1.381) (1.257:1.257:1.257))
        (PORT d[10] (1.972:1.972:1.972) (1.762:1.762:1.762))
        (PORT clk (1.78:1.78:1.78) (1.801:1.801:1.801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.62:1.62:1.62) (1.445:1.445:1.445))
        (PORT clk (1.78:1.78:1.78) (1.801:1.801:1.801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.289:5.289:5.289) (4.741:4.741:4.741))
        (PORT d[1] (5.289:5.289:5.289) (4.741:4.741:4.741))
        (PORT d[2] (5.289:5.289:5.289) (4.741:4.741:4.741))
        (PORT d[3] (5.289:5.289:5.289) (4.741:4.741:4.741))
        (PORT clk (1.812:1.812:1.812) (1.881:1.881:1.881))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.203:5.203:5.203) (4.673:4.673:4.673))
        (PORT d[1] (5.203:5.203:5.203) (4.673:4.673:4.673))
        (PORT d[2] (5.203:5.203:5.203) (4.673:4.673:4.673))
        (PORT d[3] (4.959:4.959:4.959) (4.479:4.479:4.479))
        (PORT d[4] (4.959:4.959:4.959) (4.479:4.479:4.479))
        (PORT d[5] (4.959:4.959:4.959) (4.479:4.479:4.479))
        (PORT d[6] (4.959:4.959:4.959) (4.479:4.479:4.479))
        (PORT d[7] (4.959:4.959:4.959) (4.479:4.479:4.479))
        (PORT d[8] (4.959:4.959:4.959) (4.479:4.479:4.479))
        (PORT d[9] (4.959:4.959:4.959) (4.479:4.479:4.479))
        (PORT d[10] (4.959:4.959:4.959) (4.479:4.479:4.479))
        (PORT clk (1.809:1.809:1.809) (1.877:1.877:1.877))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.812:1.812:1.812) (1.881:1.881:1.881))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.882:1.882:1.882))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.882:1.882:1.882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.882:1.882:1.882))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.813:1.813:1.813) (1.882:1.882:1.882))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.988:0.988:0.988) (0.92:0.92:0.92))
        (PORT d[1] (0.971:0.971:0.971) (0.912:0.912:0.912))
        (PORT d[2] (1.031:1.031:1.031) (0.966:0.966:0.966))
        (PORT d[3] (0.998:0.998:0.998) (0.937:0.937:0.937))
        (PORT clk (1.765:1.765:1.765) (1.788:1.788:1.788))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.928:1.928:1.928) (1.679:1.679:1.679))
        (PORT d[1] (1.634:1.634:1.634) (1.444:1.444:1.444))
        (PORT d[2] (1.619:1.619:1.619) (1.439:1.439:1.439))
        (PORT d[3] (1.953:1.953:1.953) (1.735:1.735:1.735))
        (PORT d[4] (1.679:1.679:1.679) (1.512:1.512:1.512))
        (PORT d[5] (1.652:1.652:1.652) (1.474:1.474:1.474))
        (PORT d[6] (2.321:2.321:2.321) (2.041:2.041:2.041))
        (PORT d[7] (1.652:1.652:1.652) (1.489:1.489:1.489))
        (PORT d[8] (1.684:1.684:1.684) (1.49:1.49:1.49))
        (PORT d[9] (1.6:1.6:1.6) (1.429:1.429:1.429))
        (PORT d[10] (1.578:1.578:1.578) (1.422:1.422:1.422))
        (PORT clk (1.761:1.761:1.761) (1.784:1.784:1.784))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.794:2.794:2.794) (2.379:2.379:2.379))
        (PORT clk (1.761:1.761:1.761) (1.784:1.784:1.784))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.765:1.765:1.765) (1.788:1.788:1.788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.766:1.766:1.766) (1.789:1.789:1.789))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.766:1.766:1.766) (1.789:1.789:1.789))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.766:1.766:1.766) (1.789:1.789:1.789))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.766:1.766:1.766) (1.789:1.789:1.789))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.208:5.208:5.208) (4.676:4.676:4.676))
        (PORT d[1] (5.208:5.208:5.208) (4.676:4.676:4.676))
        (PORT d[2] (5.208:5.208:5.208) (4.676:4.676:4.676))
        (PORT d[3] (5.208:5.208:5.208) (4.676:4.676:4.676))
        (PORT clk (1.814:1.814:1.814) (1.882:1.882:1.882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5.187:5.187:5.187) (4.653:4.653:4.653))
        (PORT d[1] (5.187:5.187:5.187) (4.653:4.653:4.653))
        (PORT d[2] (5.187:5.187:5.187) (4.653:4.653:4.653))
        (PORT d[3] (4.952:4.952:4.952) (4.471:4.471:4.471))
        (PORT d[4] (4.952:4.952:4.952) (4.471:4.471:4.471))
        (PORT d[5] (4.952:4.952:4.952) (4.471:4.471:4.471))
        (PORT d[6] (4.952:4.952:4.952) (4.471:4.471:4.471))
        (PORT d[7] (4.952:4.952:4.952) (4.471:4.471:4.471))
        (PORT d[8] (4.952:4.952:4.952) (4.471:4.471:4.471))
        (PORT d[9] (4.952:4.952:4.952) (4.471:4.471:4.471))
        (PORT d[10] (4.952:4.952:4.952) (4.471:4.471:4.471))
        (PORT clk (1.811:1.811:1.811) (1.878:1.878:1.878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.814:1.814:1.814) (1.882:1.882:1.882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.815:1.815:1.815) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.815:1.815:1.815) (1.883:1.883:1.883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.815:1.815:1.815) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.815:1.815:1.815) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.016:1.016:1.016) (0.934:0.934:0.934))
        (PORT d[1] (1.338:1.338:1.338) (1.208:1.208:1.208))
        (PORT d[2] (0.999:0.999:0.999) (0.938:0.938:0.938))
        (PORT d[3] (1.004:1.004:1.004) (0.944:0.944:0.944))
        (PORT clk (1.767:1.767:1.767) (1.789:1.789:1.789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.542:1.542:1.542) (1.355:1.355:1.355))
        (PORT d[1] (1.648:1.648:1.648) (1.457:1.457:1.457))
        (PORT d[2] (1.627:1.627:1.627) (1.45:1.45:1.45))
        (PORT d[3] (1.582:1.582:1.582) (1.409:1.409:1.409))
        (PORT d[4] (1.638:1.638:1.638) (1.478:1.478:1.478))
        (PORT d[5] (1.611:1.611:1.611) (1.442:1.442:1.442))
        (PORT d[6] (1.592:1.592:1.592) (1.422:1.422:1.422))
        (PORT d[7] (1.653:1.653:1.653) (1.489:1.489:1.489))
        (PORT d[8] (1.685:1.685:1.685) (1.491:1.491:1.491))
        (PORT d[9] (1.557:1.557:1.557) (1.397:1.397:1.397))
        (PORT d[10] (1.579:1.579:1.579) (1.423:1.423:1.423))
        (PORT clk (1.763:1.763:1.763) (1.785:1.785:1.785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.123:2.123:2.123) (1.805:1.805:1.805))
        (PORT clk (1.763:1.763:1.763) (1.785:1.785:1.785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.767:1.767:1.767) (1.789:1.789:1.789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.79:1.79:1.79))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.79:1.79:1.79))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.79:1.79:1.79))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.79:1.79:1.79))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.794:2.794:2.794) (2.536:2.536:2.536))
        (PORT d[1] (2.794:2.794:2.794) (2.536:2.536:2.536))
        (PORT d[2] (2.794:2.794:2.794) (2.536:2.536:2.536))
        (PORT d[3] (2.794:2.794:2.794) (2.536:2.536:2.536))
        (PORT clk (1.815:1.815:1.815) (1.882:1.882:1.882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.087:3.087:3.087) (2.761:2.761:2.761))
        (PORT d[1] (3.087:3.087:3.087) (2.761:2.761:2.761))
        (PORT d[2] (3.087:3.087:3.087) (2.761:2.761:2.761))
        (PORT d[3] (3.124:3.124:3.124) (2.811:2.811:2.811))
        (PORT d[4] (3.124:3.124:3.124) (2.811:2.811:2.811))
        (PORT d[5] (3.124:3.124:3.124) (2.811:2.811:2.811))
        (PORT d[6] (3.124:3.124:3.124) (2.811:2.811:2.811))
        (PORT d[7] (3.124:3.124:3.124) (2.811:2.811:2.811))
        (PORT d[8] (3.124:3.124:3.124) (2.811:2.811:2.811))
        (PORT d[9] (3.124:3.124:3.124) (2.811:2.811:2.811))
        (PORT d[10] (3.124:3.124:3.124) (2.811:2.811:2.811))
        (PORT clk (1.812:1.812:1.812) (1.878:1.878:1.878))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.815:1.815:1.815) (1.882:1.882:1.882))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.883:1.883:1.883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.883:1.883:1.883))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.95:0.95:0.95) (0.885:0.885:0.885))
        (PORT d[1] (0.946:0.946:0.946) (0.879:0.879:0.879))
        (PORT d[2] (0.959:0.959:0.959) (0.89:0.89:0.89))
        (PORT d[3] (0.956:0.956:0.956) (0.881:0.881:0.881))
        (PORT clk (1.767:1.767:1.767) (1.789:1.789:1.789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.264:2.264:2.264) (1.957:1.957:1.957))
        (PORT d[1] (1.625:1.625:1.625) (1.431:1.431:1.431))
        (PORT d[2] (1.965:1.965:1.965) (1.729:1.729:1.729))
        (PORT d[3] (1.974:1.974:1.974) (1.758:1.758:1.758))
        (PORT d[4] (1.615:1.615:1.615) (1.452:1.452:1.452))
        (PORT d[5] (1.59:1.59:1.59) (1.419:1.419:1.419))
        (PORT d[6] (2.288:2.288:2.288) (2.014:2.014:2.014))
        (PORT d[7] (1.674:1.674:1.674) (1.5:1.5:1.5))
        (PORT d[8] (1.622:1.622:1.622) (1.434:1.434:1.434))
        (PORT d[9] (1.866:1.866:1.866) (1.622:1.622:1.622))
        (PORT d[10] (1.601:1.601:1.601) (1.434:1.434:1.434))
        (PORT clk (1.763:1.763:1.763) (1.785:1.785:1.785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.825:2.825:2.825) (2.413:2.413:2.413))
        (PORT clk (1.763:1.763:1.763) (1.785:1.785:1.785))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.767:1.767:1.767) (1.789:1.789:1.789))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.79:1.79:1.79))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.79:1.79:1.79))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.79:1.79:1.79))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.79:1.79:1.79))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.889:0.889:0.889) (0.744:0.744:0.744))
        (PORT datab (1.899:1.899:1.899) (2.18:2.18:2.18))
        (PORT datad (1.554:1.554:1.554) (1.302:1.302:1.302))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.987:0.987:0.987) (0.844:0.844:0.844))
        (PORT datab (1.373:1.373:1.373) (1.221:1.221:1.221))
        (PORT datac (1.666:1.666:1.666) (1.588:1.588:1.588))
        (PORT datad (0.295:0.295:0.295) (0.322:0.322:0.322))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.128:2.128:2.128) (1.826:1.826:1.826))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.606:1.606:1.606) (1.358:1.358:1.358))
        (PORT datac (0.302:0.302:0.302) (0.366:0.366:0.366))
        (PORT datad (0.827:0.827:0.827) (0.706:0.706:0.706))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.128:2.128:2.128) (1.826:1.826:1.826))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.601:1.601:1.601) (1.353:1.353:1.353))
        (PORT datac (0.302:0.302:0.302) (0.366:0.366:0.366))
        (PORT datad (0.824:0.824:0.824) (0.699:0.699:0.699))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.128:2.128:2.128) (1.826:1.826:1.826))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.606:1.606:1.606) (1.358:1.358:1.358))
        (PORT datac (0.302:0.302:0.302) (0.367:0.367:0.367))
        (PORT datad (0.784:0.784:0.784) (0.67:0.67:0.67))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.128:2.128:2.128) (1.826:1.826:1.826))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.243:1.243:1.243) (1.087:1.087:1.087))
        (PORT datab (1.602:1.602:1.602) (1.354:1.354:1.354))
        (PORT datad (0.302:0.302:0.302) (0.358:0.358:0.358))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.128:2.128:2.128) (1.826:1.826:1.826))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.273:1.273:1.273) (1.07:1.07:1.07))
        (PORT datab (1.601:1.601:1.601) (1.353:1.353:1.353))
        (PORT datac (0.299:0.299:0.299) (0.363:0.363:0.363))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.128:2.128:2.128) (1.826:1.826:1.826))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.605:1.605:1.605) (1.357:1.357:1.357))
        (PORT datac (1.227:1.227:1.227) (1.058:1.058:1.058))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.128:2.128:2.128) (1.826:1.826:1.826))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.406:0.406:0.406))
        (PORT datab (1.603:1.603:1.603) (1.355:1.355:1.355))
        (PORT datac (1.278:1.278:1.278) (1.089:1.089:1.089))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.128:2.128:2.128) (1.826:1.826:1.826))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.604:1.604:1.604) (1.356:1.356:1.356))
        (PORT datac (1.177:1.177:1.177) (0.999:0.999:0.999))
        (PORT datad (0.301:0.301:0.301) (0.356:0.356:0.356))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.128:2.128:2.128) (1.826:1.826:1.826))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.604:1.604:1.604) (1.356:1.356:1.356))
        (PORT datac (0.3:0.3:0.3) (0.364:0.364:0.364))
        (PORT datad (1.182:1.182:1.182) (1.018:1.018:1.018))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.128:2.128:2.128) (1.826:1.826:1.826))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.603:1.603:1.603) (1.354:1.354:1.354))
        (PORT datac (1.177:1.177:1.177) (0.998:0.998:0.998))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.128:2.128:2.128) (1.826:1.826:1.826))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.605:1.605:1.605) (1.357:1.357:1.357))
        (PORT datac (0.497:0.497:0.497) (0.496:0.496:0.496))
        (PORT datad (1.202:1.202:1.202) (1.022:1.022:1.022))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.128:2.128:2.128) (1.826:1.826:1.826))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.339:2.339:2.339) (2.131:2.131:2.131))
        (PORT d[1] (2.339:2.339:2.339) (2.131:2.131:2.131))
        (PORT d[2] (2.339:2.339:2.339) (2.131:2.131:2.131))
        (PORT d[3] (2.339:2.339:2.339) (2.131:2.131:2.131))
        (PORT clk (1.815:1.815:1.815) (1.883:1.883:1.883))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.759:2.759:2.759) (2.501:2.501:2.501))
        (PORT d[1] (2.759:2.759:2.759) (2.501:2.501:2.501))
        (PORT d[2] (2.759:2.759:2.759) (2.501:2.501:2.501))
        (PORT d[3] (3.114:3.114:3.114) (2.818:2.818:2.818))
        (PORT d[4] (3.114:3.114:3.114) (2.818:2.818:2.818))
        (PORT d[5] (3.114:3.114:3.114) (2.818:2.818:2.818))
        (PORT d[6] (3.114:3.114:3.114) (2.818:2.818:2.818))
        (PORT d[7] (3.114:3.114:3.114) (2.818:2.818:2.818))
        (PORT d[8] (3.114:3.114:3.114) (2.818:2.818:2.818))
        (PORT d[9] (3.114:3.114:3.114) (2.818:2.818:2.818))
        (PORT d[10] (3.114:3.114:3.114) (2.818:2.818:2.818))
        (PORT clk (1.812:1.812:1.812) (1.879:1.879:1.879))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.815:1.815:1.815) (1.883:1.883:1.883))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.884:1.884:1.884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.816:1.816:1.816) (1.884:1.884:1.884))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.977:0.977:0.977) (0.918:0.918:0.918))
        (PORT d[1] (0.981:0.981:0.981) (0.923:0.923:0.923))
        (PORT d[2] (0.952:0.952:0.952) (0.896:0.896:0.896))
        (PORT d[3] (0.957:0.957:0.957) (0.906:0.906:0.906))
        (PORT clk (1.768:1.768:1.768) (1.79:1.79:1.79))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.336:2.336:2.336) (2.017:2.017:2.017))
        (PORT d[1] (1.265:1.265:1.265) (1.116:1.116:1.116))
        (PORT d[2] (1.951:1.951:1.951) (1.731:1.731:1.731))
        (PORT d[3] (2.361:2.361:2.361) (2.094:2.094:2.094))
        (PORT d[4] (1.283:1.283:1.283) (1.156:1.156:1.156))
        (PORT d[5] (1.645:1.645:1.645) (1.421:1.421:1.421))
        (PORT d[6] (2.651:2.651:2.651) (2.332:2.332:2.332))
        (PORT d[7] (1.272:1.272:1.272) (1.15:1.15:1.15))
        (PORT d[8] (1.217:1.217:1.217) (1.085:1.085:1.085))
        (PORT d[9] (1.182:1.182:1.182) (1.068:1.068:1.068))
        (PORT d[10] (1.223:1.223:1.223) (1.106:1.106:1.106))
        (PORT clk (1.764:1.764:1.764) (1.786:1.786:1.786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.189:3.189:3.189) (2.718:2.718:2.718))
        (PORT clk (1.764:1.764:1.764) (1.786:1.786:1.786))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.768:1.768:1.768) (1.79:1.79:1.79))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.769:1.769:1.769) (1.791:1.791:1.791))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.606:1.606:1.606) (1.357:1.357:1.357))
        (PORT datac (0.299:0.299:0.299) (0.363:0.363:0.363))
        (PORT datad (1.22:1.22:1.22) (1.035:1.035:1.035))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.128:2.128:2.128) (1.826:1.826:1.826))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.407:0.407:0.407))
        (PORT datab (1.602:1.602:1.602) (1.354:1.354:1.354))
        (PORT datad (1.162:1.162:1.162) (0.991:0.991:0.991))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.128:2.128:2.128) (1.826:1.826:1.826))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.607:1.607:1.607) (1.358:1.358:1.358))
        (PORT datac (1.143:1.143:1.143) (0.979:0.979:0.979))
        (PORT datad (0.302:0.302:0.302) (0.358:0.358:0.358))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.128:2.128:2.128) (1.826:1.826:1.826))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.268:1.268:1.268) (1.068:1.068:1.068))
        (PORT datab (1.602:1.602:1.602) (1.353:1.353:1.353))
        (PORT datad (0.302:0.302:0.302) (0.358:0.358:0.358))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.442:1.442:1.442) (1.487:1.487:1.487))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.128:2.128:2.128) (1.826:1.826:1.826))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.948:0.948:0.948) (0.797:0.797:0.797))
        (PORT datac (1.654:1.654:1.654) (1.503:1.503:1.503))
        (PORT datad (1.37:1.37:1.37) (1.245:1.245:1.245))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.942:1.942:1.942) (1.736:1.736:1.736))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.404:0.404:0.404))
        (PORT datab (0.941:0.941:0.941) (0.789:0.789:0.789))
        (PORT datad (1.37:1.37:1.37) (1.245:1.245:1.245))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.942:1.942:1.942) (1.736:1.736:1.736))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.398:0.398:0.398))
        (PORT datac (0.866:0.866:0.866) (0.738:0.738:0.738))
        (PORT datad (1.371:1.371:1.371) (1.246:1.246:1.246))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.942:1.942:1.942) (1.736:1.736:1.736))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datac (1.136:1.136:1.136) (0.96:0.96:0.96))
        (PORT datad (1.369:1.369:1.369) (1.244:1.244:1.244))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.942:1.942:1.942) (1.736:1.736:1.736))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.961:0.961:0.961) (0.812:0.812:0.812))
        (PORT datab (0.343:0.343:0.343) (0.398:0.398:0.398))
        (PORT datad (1.372:1.372:1.372) (1.246:1.246:1.246))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.942:1.942:1.942) (1.736:1.736:1.736))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.272:1.272:1.272) (1.082:1.082:1.082))
        (PORT datac (0.301:0.301:0.301) (0.365:0.365:0.365))
        (PORT datad (1.375:1.375:1.375) (1.25:1.25:1.25))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.942:1.942:1.942) (1.736:1.736:1.736))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.345:0.345:0.345) (0.401:0.401:0.401))
        (PORT datac (0.874:0.874:0.874) (0.747:0.747:0.747))
        (PORT datad (1.37:1.37:1.37) (1.244:1.244:1.244))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.942:1.942:1.942) (1.736:1.736:1.736))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.439:1.439:1.439) (1.3:1.3:1.3))
        (PORT datab (0.897:0.897:0.897) (0.777:0.777:0.777))
        (PORT datad (0.299:0.299:0.299) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.942:1.942:1.942) (1.736:1.736:1.736))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.444:1.444:1.444) (1.304:1.304:1.304))
        (PORT datab (1.543:1.543:1.543) (1.29:1.29:1.29))
        (PORT datac (0.302:0.302:0.302) (0.366:0.366:0.366))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.942:1.942:1.942) (1.736:1.736:1.736))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.442:1.442:1.442) (1.302:1.302:1.302))
        (PORT datac (0.299:0.299:0.299) (0.363:0.363:0.363))
        (PORT datad (1.424:1.424:1.424) (1.197:1.197:1.197))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.942:1.942:1.942) (1.736:1.736:1.736))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.398:0.398:0.398))
        (PORT datac (1.541:1.541:1.541) (1.273:1.273:1.273))
        (PORT datad (1.373:1.373:1.373) (1.248:1.248:1.248))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.942:1.942:1.942) (1.736:1.736:1.736))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.441:1.441:1.441) (1.302:1.302:1.302))
        (PORT datab (0.343:0.343:0.343) (0.398:0.398:0.398))
        (PORT datad (1.434:1.434:1.434) (1.195:1.195:1.195))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.942:1.942:1.942) (1.736:1.736:1.736))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3.276:3.276:3.276) (2.888:2.888:2.888))
        (PORT d[1] (3.276:3.276:3.276) (2.888:2.888:2.888))
        (PORT d[2] (3.276:3.276:3.276) (2.888:2.888:2.888))
        (PORT d[3] (3.276:3.276:3.276) (2.888:2.888:2.888))
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.825:2.825:2.825) (2.487:2.487:2.487))
        (PORT d[1] (2.825:2.825:2.825) (2.487:2.487:2.487))
        (PORT d[2] (2.825:2.825:2.825) (2.487:2.487:2.487))
        (PORT d[3] (4.04:4.04:4.04) (3.597:3.597:3.597))
        (PORT d[4] (4.04:4.04:4.04) (3.597:3.597:3.597))
        (PORT d[5] (4.04:4.04:4.04) (3.597:3.597:3.597))
        (PORT d[6] (4.04:4.04:4.04) (3.597:3.597:3.597))
        (PORT d[7] (4.04:4.04:4.04) (3.597:3.597:3.597))
        (PORT d[8] (4.04:4.04:4.04) (3.597:3.597:3.597))
        (PORT d[9] (4.04:4.04:4.04) (3.597:3.597:3.597))
        (PORT d[10] (4.04:4.04:4.04) (3.597:3.597:3.597))
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.307:1.307:1.307) (1.194:1.194:1.194))
        (PORT d[1] (1.344:1.344:1.344) (1.228:1.228:1.228))
        (PORT d[2] (1.336:1.336:1.336) (1.222:1.222:1.222))
        (PORT d[3] (1.343:1.343:1.343) (1.211:1.211:1.211))
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.746:1.746:1.746) (1.58:1.58:1.58))
        (PORT d[1] (1.74:1.74:1.74) (1.577:1.577:1.577))
        (PORT d[2] (1.716:1.716:1.716) (1.568:1.568:1.568))
        (PORT d[3] (1.629:1.629:1.629) (1.452:1.452:1.452))
        (PORT d[4] (1.726:1.726:1.726) (1.567:1.567:1.567))
        (PORT d[5] (1.633:1.633:1.633) (1.468:1.468:1.468))
        (PORT d[6] (1.575:1.575:1.575) (1.413:1.413:1.413))
        (PORT d[7] (1.634:1.634:1.634) (1.467:1.467:1.467))
        (PORT d[8] (1.698:1.698:1.698) (1.549:1.549:1.549))
        (PORT d[9] (1.747:1.747:1.747) (1.574:1.574:1.574))
        (PORT d[10] (1.676:1.676:1.676) (1.491:1.491:1.491))
        (PORT clk (1.78:1.78:1.78) (1.801:1.801:1.801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.574:1.574:1.574) (1.408:1.408:1.408))
        (PORT clk (1.78:1.78:1.78) (1.801:1.801:1.801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.398:0.398:0.398))
        (PORT datac (0.827:0.827:0.827) (0.709:0.709:0.709))
        (PORT datad (1.373:1.373:1.373) (1.249:1.249:1.249))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.942:1.942:1.942) (1.736:1.736:1.736))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.92:0.92:0.92) (0.777:0.777:0.777))
        (PORT datac (0.3:0.3:0.3) (0.364:0.364:0.364))
        (PORT datad (1.371:1.371:1.371) (1.246:1.246:1.246))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.942:1.942:1.942) (1.736:1.736:1.736))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.407:0.407:0.407))
        (PORT datac (0.866:0.866:0.866) (0.736:0.736:0.736))
        (PORT datad (1.374:1.374:1.374) (1.25:1.25:1.25))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.942:1.942:1.942) (1.736:1.736:1.736))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.404:0.404:0.404))
        (PORT datac (0.834:0.834:0.834) (0.715:0.715:0.715))
        (PORT datad (1.374:1.374:1.374) (1.249:1.249:1.249))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.455:1.455:1.455) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.942:1.942:1.942) (1.736:1.736:1.736))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.235:2.235:2.235) (2.539:2.539:2.539))
        (PORT datad (2.621:2.621:2.621) (2.288:2.288:2.288))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.439:1.439:1.439) (1.483:1.483:1.483))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.481:1.481:1.481) (1.458:1.458:1.458))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.674:0.674:0.674) (0.656:0.656:0.656))
        (PORT datab (1.312:1.312:1.312) (1.159:1.159:1.159))
        (PORT datac (0.232:0.232:0.232) (0.251:0.251:0.251))
        (PORT datad (1.509:1.509:1.509) (1.421:1.421:1.421))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE c11\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.567:1.567:1.567) (1.369:1.369:1.369))
        (PORT datac (0.632:0.632:0.632) (0.642:0.642:0.642))
        (PORT datad (0.226:0.226:0.226) (0.233:0.233:0.233))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.368:0.368:0.368) (0.449:0.449:0.449))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.35:0.35:0.35) (0.415:0.415:0.415))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.368:0.368:0.368) (0.432:0.432:0.432))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.375:1.375:1.375) (1.283:1.283:1.283))
        (PORT datac (1.316:1.316:1.316) (1.205:1.205:1.205))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.353:1.353:1.353) (1.208:1.208:1.208))
        (PORT datac (3.213:3.213:3.213) (2.963:2.963:2.963))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.425:1.425:1.425) (1.303:1.303:1.303))
        (PORT datab (0.973:0.973:0.973) (0.835:0.835:0.835))
        (PORT datac (1.968:1.968:1.968) (1.729:1.729:1.729))
        (PORT datad (0.853:0.853:0.853) (0.723:0.723:0.723))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.579:0.579:0.579) (0.563:0.563:0.563))
        (PORT datab (0.374:0.374:0.374) (0.441:0.441:0.441))
        (PORT datac (0.311:0.311:0.311) (0.385:0.385:0.385))
        (PORT datad (0.31:0.31:0.31) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.369:0.369:0.369) (0.45:0.45:0.45))
        (PORT datab (1.87:1.87:1.87) (1.651:1.651:1.651))
        (PORT datac (1.385:1.385:1.385) (1.288:1.288:1.288))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.353:0.353:0.353) (0.419:0.419:0.419))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.373:0.373:0.373) (0.441:0.441:0.441))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.366:0.366:0.366) (0.447:0.447:0.447))
        (PORT datab (0.368:0.368:0.368) (0.431:0.431:0.431))
        (PORT datac (0.31:0.31:0.31) (0.384:0.384:0.384))
        (PORT datad (0.332:0.332:0.332) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.449:0.449:0.449))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.349:0.349:0.349) (0.414:0.414:0.414))
        (PORT datac (0.511:0.511:0.511) (0.495:0.495:0.495))
        (PORT datad (0.23:0.23:0.23) (0.238:0.238:0.238))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.368:0.368:0.368) (0.45:0.45:0.45))
        (PORT datab (0.372:0.372:0.372) (0.438:0.438:0.438))
        (PORT datac (1.969:1.969:1.969) (1.731:1.731:1.731))
        (PORT datad (0.308:0.308:0.308) (0.376:0.376:0.376))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.579:0.579:0.579) (0.564:0.564:0.564))
        (PORT datab (0.973:0.973:0.973) (0.836:0.836:0.836))
        (PORT datac (0.311:0.311:0.311) (0.385:0.385:0.385))
        (PORT datad (0.237:0.237:0.237) (0.248:0.248:0.248))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.168:2.168:2.168) (1.941:1.941:1.941))
        (PORT datab (2.167:2.167:2.167) (2.539:2.539:2.539))
        (PORT datac (0.783:0.783:0.783) (0.667:0.667:0.667))
        (PORT datad (0.267:0.267:0.267) (0.281:0.281:0.281))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.164:2.164:2.164) (1.937:1.937:1.937))
        (PORT datab (2.603:2.603:2.603) (2.348:2.348:2.348))
        (PORT datac (1.186:1.186:1.186) (1.018:1.018:1.018))
        (PORT datad (0.262:0.262:0.262) (0.277:0.277:0.277))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.99:0.99:0.99) (0.959:0.959:0.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.897:0.897:0.897) (0.759:0.759:0.759))
        (PORT datab (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT datac (1.62:1.62:1.62) (1.46:1.46:1.46))
        (PORT datad (0.263:0.263:0.263) (0.278:0.278:0.278))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.465:1.465:1.465) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.99:0.99:0.99) (0.959:0.959:0.959))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.375:1.375:1.375) (1.283:1.283:1.283))
        (PORT datab (1.661:1.661:1.661) (1.492:1.492:1.492))
        (PORT datac (1.317:1.317:1.317) (1.206:1.206:1.206))
        (PORT datad (0.277:0.277:0.277) (0.331:0.331:0.331))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.835:0.835:0.835) (0.734:0.734:0.734))
        (PORT datab (0.972:0.972:0.972) (0.834:0.834:0.834))
        (PORT datac (0.533:0.533:0.533) (0.523:0.523:0.523))
        (PORT datad (0.232:0.232:0.232) (0.242:0.242:0.242))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.672:1.672:1.672) (1.511:1.511:1.511))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.367:0.367:0.367) (0.448:0.448:0.448))
        (PORT datab (0.368:0.368:0.368) (0.432:0.432:0.432))
        (PORT datac (0.31:0.31:0.31) (0.384:0.384:0.384))
        (PORT datad (0.309:0.309:0.309) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.369:0.369:0.369) (0.451:0.451:0.451))
        (PORT datab (0.366:0.366:0.366) (0.43:0.43:0.43))
        (PORT datac (0.228:0.228:0.228) (0.243:0.243:0.243))
        (PORT datad (0.332:0.332:0.332) (0.402:0.402:0.402))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.322:0.322:0.322) (0.382:0.382:0.382))
        (PORT datab (0.971:0.971:0.971) (0.834:0.834:0.834))
        (PORT datac (0.226:0.226:0.226) (0.241:0.241:0.241))
        (PORT datad (1.311:1.311:1.311) (1.216:1.216:1.216))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.672:1.672:1.672) (1.511:1.511:1.511))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.3:1.3:1.3) (1.18:1.18:1.18))
        (PORT datab (1.861:1.861:1.861) (2.185:2.185:2.185))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.46:1.46:1.46) (1.5:1.5:1.5))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.502:1.502:1.502) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.4:0.4:0.4))
        (PORT datac (0.94:0.94:0.94) (0.885:0.885:0.885))
        (PORT datad (2.083:2.083:2.083) (1.882:1.882:1.882))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.474:1.474:1.474))
        (PORT ena (1.983:1.983:1.983) (1.78:1.78:1.78))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.993:0.993:0.993) (0.922:0.922:0.922))
        (PORT datab (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT datac (0.974:0.974:0.974) (0.935:0.935:0.935))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[1\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.5:1.5:1.5) (1.474:1.474:1.474))
        (PORT ena (1.618:1.618:1.618) (1.46:1.46:1.46))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.366:1.366:1.366) (1.229:1.229:1.229))
        (PORT datac (1.3:1.3:1.3) (1.192:1.192:1.192))
        (PORT datad (0.849:0.849:0.849) (0.746:0.746:0.746))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE fsm_core\|ram_w0_wren\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.848:0.848:0.848) (0.769:0.769:0.769))
        (PORT datab (0.653:0.653:0.653) (0.629:0.629:0.629))
        (PORT datac (0.585:0.585:0.585) (0.585:0.585:0.585))
        (PORT datad (0.552:0.552:0.552) (0.549:0.549:0.549))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|enable_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.299:1.299:1.299) (1.179:1.179:1.179))
        (PORT datab (0.966:0.966:0.966) (0.887:0.887:0.887))
        (PORT datac (1.368:1.368:1.368) (1.268:1.268:1.268))
        (PORT datad (1.359:1.359:1.359) (1.237:1.237:1.237))
        (IOPATH dataa combout (0.349:0.349:0.349) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.366:1.366:1.366) (1.248:1.248:1.248))
        (PORT d[1] (1.365:1.365:1.365) (1.238:1.238:1.238))
        (PORT d[2] (1.328:1.328:1.328) (1.222:1.222:1.222))
        (PORT d[3] (1.297:1.297:1.297) (1.203:1.203:1.203))
        (PORT d[4] (1.357:1.357:1.357) (1.232:1.232:1.232))
        (PORT d[5] (1.376:1.376:1.376) (1.269:1.269:1.269))
        (PORT d[6] (1.751:1.751:1.751) (1.585:1.585:1.585))
        (PORT d[7] (1.336:1.336:1.336) (1.223:1.223:1.223))
        (PORT d[8] (1.63:1.63:1.63) (1.475:1.475:1.475))
        (PORT d[9] (1.319:1.319:1.319) (1.226:1.226:1.226))
        (PORT d[10] (1.309:1.309:1.309) (1.214:1.214:1.214))
        (PORT d[11] (1.689:1.689:1.689) (1.517:1.517:1.517))
        (PORT d[12] (1.327:1.327:1.327) (1.218:1.218:1.218))
        (PORT d[13] (1.695:1.695:1.695) (1.552:1.552:1.552))
        (PORT clk (1.831:1.831:1.831) (1.897:1.897:1.897))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.77:2.77:2.77) (2.41:2.41:2.41))
        (PORT d[1] (2.814:2.814:2.814) (2.472:2.472:2.472))
        (PORT d[2] (2.814:2.814:2.814) (2.472:2.472:2.472))
        (PORT d[3] (2.814:2.814:2.814) (2.472:2.472:2.472))
        (PORT d[4] (2.814:2.814:2.814) (2.472:2.472:2.472))
        (PORT d[5] (2.814:2.814:2.814) (2.472:2.472:2.472))
        (PORT d[6] (2.814:2.814:2.814) (2.472:2.472:2.472))
        (PORT d[7] (2.814:2.814:2.814) (2.472:2.472:2.472))
        (PORT clk (1.828:1.828:1.828) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.885:1.885:1.885) (1.65:1.65:1.65))
        (PORT clk (1.828:1.828:1.828) (1.893:1.893:1.893))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.831:1.831:1.831) (1.897:1.897:1.897))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.001:1.001:1.001) (0.922:0.922:0.922))
        (PORT d[1] (1.015:1.015:1.015) (0.938:0.938:0.938))
        (PORT d[2] (0.963:0.963:0.963) (0.897:0.897:0.897))
        (PORT d[3] (1.003:1.003:1.003) (0.925:0.925:0.925))
        (PORT d[4] (0.98:0.98:0.98) (0.892:0.892:0.892))
        (PORT d[5] (0.968:0.968:0.968) (0.906:0.906:0.906))
        (PORT d[6] (0.919:0.919:0.919) (0.858:0.858:0.858))
        (PORT d[7] (0.928:0.928:0.928) (0.868:0.868:0.868))
        (PORT d[8] (0.994:0.994:0.994) (0.919:0.919:0.919))
        (PORT d[9] (1.003:1.003:1.003) (0.928:0.928:0.928))
        (PORT d[10] (1.044:1.044:1.044) (0.979:0.979:0.979))
        (PORT d[11] (0.946:0.946:0.946) (0.864:0.864:0.864))
        (PORT d[12] (0.958:0.958:0.958) (0.892:0.892:0.892))
        (PORT d[13] (0.969:0.969:0.969) (0.894:0.894:0.894))
        (PORT clk (1.783:1.783:1.783) (1.804:1.804:1.804))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.375:1.375:1.375) (1.261:1.261:1.261))
        (PORT d[1] (0.951:0.951:0.951) (0.905:0.905:0.905))
        (PORT d[2] (0.983:0.983:0.983) (0.929:0.929:0.929))
        (PORT d[3] (0.973:0.973:0.973) (0.925:0.925:0.925))
        (PORT d[4] (1.659:1.659:1.659) (1.461:1.461:1.461))
        (PORT d[5] (1.676:1.676:1.676) (1.507:1.507:1.507))
        (PORT d[6] (0.948:0.948:0.948) (0.904:0.904:0.904))
        (PORT d[7] (0.985:0.985:0.985) (0.935:0.935:0.935))
        (PORT clk (1.779:1.779:1.779) (1.8:1.8:1.8))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.178:2.178:2.178) (1.885:1.885:1.885))
        (PORT clk (1.779:1.779:1.779) (1.8:1.8:1.8))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.783:1.783:1.783) (1.804:1.804:1.804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~33)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.007:1.007:1.007) (0.905:0.905:0.905))
        (PORT datac (0.507:0.507:0.507) (0.427:0.427:0.427))
        (PORT datad (2.143:2.143:2.143) (2.493:2.493:2.493))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[16\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.352:0.352:0.352) (0.416:0.416:0.416))
        (PORT datac (0.306:0.306:0.306) (0.372:0.372:0.372))
        (PORT datad (1.305:1.305:1.305) (1.188:1.188:1.188))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[16\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.344:1.344:1.344) (1.231:1.231:1.231))
        (PORT datab (0.268:0.268:0.268) (0.275:0.275:0.275))
        (PORT datac (0.445:0.445:0.445) (0.381:0.381:0.381))
        (PORT datad (1.266:1.266:1.266) (1.105:1.105:1.105))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.602:1.602:1.602) (1.452:1.452:1.452))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.398:0.398:0.398))
        (PORT datac (0.951:0.951:0.951) (0.854:0.854:0.854))
        (PORT datad (0.465:0.465:0.465) (0.399:0.399:0.399))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.602:1.602:1.602) (1.452:1.452:1.452))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.398:0.398:0.398))
        (PORT datac (0.953:0.953:0.953) (0.857:0.857:0.857))
        (PORT datad (1.48:1.48:1.48) (1.228:1.228:1.228))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.602:1.602:1.602) (1.452:1.452:1.452))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.014:1.014:1.014) (0.912:0.912:0.912))
        (PORT datac (0.46:0.46:0.46) (0.403:0.403:0.403))
        (PORT datad (0.302:0.302:0.302) (0.358:0.358:0.358))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.602:1.602:1.602) (1.452:1.452:1.452))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.017:1.017:1.017) (0.915:0.915:0.915))
        (PORT datac (0.51:0.51:0.51) (0.431:0.431:0.431))
        (PORT datad (0.3:0.3:0.3) (0.355:0.355:0.355))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.602:1.602:1.602) (1.452:1.452:1.452))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.403:0.403:0.403))
        (PORT datac (0.964:0.964:0.964) (0.868:0.868:0.868))
        (PORT datad (0.496:0.496:0.496) (0.417:0.417:0.417))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.602:1.602:1.602) (1.452:1.452:1.452))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.341:0.341:0.341) (0.397:0.397:0.397))
        (PORT datac (0.963:0.963:0.963) (0.867:0.867:0.867))
        (PORT datad (0.795:0.795:0.795) (0.668:0.668:0.668))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.602:1.602:1.602) (1.452:1.452:1.452))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.407:0.407:0.407))
        (PORT datac (0.953:0.953:0.953) (0.856:0.856:0.856))
        (PORT datad (0.822:0.822:0.822) (0.696:0.696:0.696))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.602:1.602:1.602) (1.452:1.452:1.452))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.013:1.013:1.013) (0.911:0.911:0.911))
        (PORT datac (0.792:0.792:0.792) (0.673:0.673:0.673))
        (PORT datad (0.496:0.496:0.496) (0.478:0.478:0.478))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.602:1.602:1.602) (1.452:1.452:1.452))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datac (0.96:0.96:0.96) (0.864:0.864:0.864))
        (PORT datad (0.783:0.783:0.783) (0.669:0.669:0.669))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.602:1.602:1.602) (1.452:1.452:1.452))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.002:1.002:1.002) (0.899:0.899:0.899))
        (PORT datac (0.83:0.83:0.83) (0.698:0.698:0.698))
        (PORT datad (0.302:0.302:0.302) (0.358:0.358:0.358))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.602:1.602:1.602) (1.452:1.452:1.452))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT datab (1:1:1) (0.897:0.897:0.897))
        (PORT datac (0.794:0.794:0.794) (0.677:0.677:0.677))
        (PORT datad (0.299:0.299:0.299) (0.354:0.354:0.354))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.602:1.602:1.602) (1.452:1.452:1.452))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.341:0.341:0.341) (0.397:0.397:0.397))
        (PORT datac (0.952:0.952:0.952) (0.855:0.855:0.855))
        (PORT datad (0.855:0.855:0.855) (0.72:0.72:0.72))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.602:1.602:1.602) (1.452:1.452:1.452))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datac (0.954:0.954:0.954) (0.858:0.858:0.858))
        (PORT datad (0.851:0.851:0.851) (0.715:0.715:0.715))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.602:1.602:1.602) (1.452:1.452:1.452))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.926:0.926:0.926) (0.867:0.867:0.867))
        (PORT d[1] (1.274:1.274:1.274) (1.169:1.169:1.169))
        (PORT d[2] (0.909:0.909:0.909) (0.849:0.849:0.849))
        (PORT d[3] (0.975:0.975:0.975) (0.902:0.902:0.902))
        (PORT d[4] (1.935:1.935:1.935) (1.813:1.813:1.813))
        (PORT d[5] (1.674:1.674:1.674) (1.522:1.522:1.522))
        (PORT d[6] (2.057:2.057:2.057) (1.872:1.872:1.872))
        (PORT d[7] (1.301:1.301:1.301) (1.193:1.193:1.193))
        (PORT d[8] (0.974:0.974:0.974) (0.895:0.895:0.895))
        (PORT d[9] (1.27:1.27:1.27) (1.17:1.17:1.17))
        (PORT d[10] (0.981:0.981:0.981) (0.929:0.929:0.929))
        (PORT d[11] (1.034:1.034:1.034) (0.96:0.96:0.96))
        (PORT d[12] (1.914:1.914:1.914) (1.795:1.795:1.795))
        (PORT d[13] (1.795:1.795:1.795) (1.62:1.62:1.62))
        (PORT d[14] (1.515:1.515:1.515) (1.462:1.462:1.462))
        (PORT d[15] (2.42:2.42:2.42) (2.164:2.164:2.164))
        (PORT d[16] (1.762:1.762:1.762) (1.606:1.606:1.606))
        (PORT d[17] (1.47:1.47:1.47) (1.412:1.412:1.412))
        (PORT clk (1.839:1.839:1.839) (1.903:1.903:1.903))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.63:2.63:2.63) (2.248:2.248:2.248))
        (PORT d[1] (2.359:2.359:2.359) (2.052:2.052:2.052))
        (PORT d[2] (2.359:2.359:2.359) (2.052:2.052:2.052))
        (PORT d[3] (2.359:2.359:2.359) (2.052:2.052:2.052))
        (PORT d[4] (2.359:2.359:2.359) (2.052:2.052:2.052))
        (PORT d[5] (2.359:2.359:2.359) (2.052:2.052:2.052))
        (PORT d[6] (2.359:2.359:2.359) (2.052:2.052:2.052))
        (PORT d[7] (2.359:2.359:2.359) (2.052:2.052:2.052))
        (PORT clk (1.836:1.836:1.836) (1.899:1.899:1.899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.218:2.218:2.218) (1.938:1.938:1.938))
        (PORT clk (1.836:1.836:1.836) (1.899:1.899:1.899))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.839:1.839:1.839) (1.903:1.903:1.903))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.904:1.904:1.904))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.904:1.904:1.904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.904:1.904:1.904))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.84:1.84:1.84) (1.904:1.904:1.904))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.93:0.93:0.93) (0.854:0.854:0.854))
        (PORT d[1] (0.923:0.923:0.923) (0.864:0.864:0.864))
        (PORT d[2] (0.947:0.947:0.947) (0.887:0.887:0.887))
        (PORT d[3] (0.987:0.987:0.987) (0.93:0.93:0.93))
        (PORT d[4] (0.968:0.968:0.968) (0.894:0.894:0.894))
        (PORT d[5] (0.993:0.993:0.993) (0.919:0.919:0.919))
        (PORT d[6] (0.948:0.948:0.948) (0.885:0.885:0.885))
        (PORT d[7] (0.931:0.931:0.931) (0.868:0.868:0.868))
        (PORT d[8] (0.99:0.99:0.99) (0.935:0.935:0.935))
        (PORT d[9] (0.981:0.981:0.981) (0.893:0.893:0.893))
        (PORT d[10] (0.929:0.929:0.929) (0.871:0.871:0.871))
        (PORT d[11] (0.998:0.998:0.998) (0.918:0.918:0.918))
        (PORT d[12] (0.96:0.96:0.96) (0.896:0.896:0.896))
        (PORT d[13] (0.935:0.935:0.935) (0.874:0.874:0.874))
        (PORT d[14] (0.958:0.958:0.958) (0.891:0.891:0.891))
        (PORT d[15] (1.279:1.279:1.279) (1.129:1.129:1.129))
        (PORT d[16] (1.382:1.382:1.382) (1.255:1.255:1.255))
        (PORT d[17] (1.013:1.013:1.013) (0.95:0.95:0.95))
        (PORT clk (1.791:1.791:1.791) (1.811:1.811:1.811))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.377:1.377:1.377) (1.267:1.267:1.267))
        (PORT d[1] (0.957:0.957:0.957) (0.912:0.912:0.912))
        (PORT d[2] (1.033:1.033:1.033) (0.967:0.967:0.967))
        (PORT d[3] (0.948:0.948:0.948) (0.905:0.905:0.905))
        (PORT d[4] (1.347:1.347:1.347) (1.229:1.229:1.229))
        (PORT d[5] (1.653:1.653:1.653) (1.491:1.491:1.491))
        (PORT d[6] (0.954:0.954:0.954) (0.91:0.91:0.91))
        (PORT d[7] (0.992:0.992:0.992) (0.942:0.942:0.942))
        (PORT clk (1.787:1.787:1.787) (1.807:1.807:1.807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.982:1.982:1.982) (1.728:1.728:1.728))
        (PORT clk (1.787:1.787:1.787) (1.807:1.807:1.807))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.791:1.791:1.791) (1.811:1.811:1.811))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.792:1.792:1.792) (1.812:1.812:1.812))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.792:1.792:1.792) (1.812:1.812:1.812))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.792:1.792:1.792) (1.812:1.812:1.812))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.792:1.792:1.792) (1.812:1.812:1.812))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.406:0.406:0.406))
        (PORT datac (0.959:0.959:0.959) (0.863:0.863:0.863))
        (PORT datad (0.891:0.891:0.891) (0.752:0.752:0.752))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.602:1.602:1.602) (1.452:1.452:1.452))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.01:1.01:1.01) (0.907:0.907:0.907))
        (PORT datac (1.267:1.267:1.267) (1.075:1.075:1.075))
        (PORT datad (0.3:0.3:0.3) (0.356:0.356:0.356))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.463:1.463:1.463) (1.506:1.506:1.506))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.602:1.602:1.602) (1.452:1.452:1.452))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.044:1.044:1.044) (0.95:0.95:0.95))
        (PORT datac (0.511:0.511:0.511) (0.432:0.432:0.432))
        (PORT datad (0.905:0.905:0.905) (0.839:0.839:0.839))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.471:1.471:1.471) (1.512:1.512:1.512))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.606:1.606:1.606) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.407:0.407:0.407))
        (PORT datac (1.007:1.007:1.007) (0.916:0.916:0.916))
        (PORT datad (0.46:0.46:0.46) (0.394:0.394:0.394))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.471:1.471:1.471) (1.512:1.512:1.512))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.606:1.606:1.606) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.052:1.052:1.052) (0.959:0.959:0.959))
        (PORT datab (0.342:0.342:0.342) (0.398:0.398:0.398))
        (PORT datac (0.507:0.507:0.507) (0.427:0.427:0.427))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.471:1.471:1.471) (1.512:1.512:1.512))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.606:1.606:1.606) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.407:0.407:0.407))
        (PORT datac (0.993:0.993:0.993) (0.902:0.902:0.902))
        (PORT datad (0.462:0.462:0.462) (0.396:0.396:0.396))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.471:1.471:1.471) (1.512:1.512:1.512))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.606:1.606:1.606) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.399:0.399:0.399))
        (PORT datac (1.001:1.001:1.001) (0.91:0.91:0.91))
        (PORT datad (0.499:0.499:0.499) (0.421:0.421:0.421))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.471:1.471:1.471) (1.512:1.512:1.512))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.606:1.606:1.606) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.04:1.04:1.04) (0.946:0.946:0.946))
        (PORT datab (0.344:0.344:0.344) (0.399:0.399:0.399))
        (PORT datac (0.465:0.465:0.465) (0.41:0.41:0.41))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.471:1.471:1.471) (1.512:1.512:1.512))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.606:1.606:1.606) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.046:1.046:1.046) (0.953:0.953:0.953))
        (PORT datac (0.508:0.508:0.508) (0.429:0.429:0.429))
        (PORT datad (0.3:0.3:0.3) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.471:1.471:1.471) (1.512:1.512:1.512))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.606:1.606:1.606) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.399:0.399:0.399))
        (PORT datac (1.004:1.004:1.004) (0.913:0.913:0.913))
        (PORT datad (0.5:0.5:0.5) (0.423:0.423:0.423))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.471:1.471:1.471) (1.512:1.512:1.512))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.606:1.606:1.606) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.398:0.398:0.398))
        (PORT datac (1.005:1.005:1.005) (0.915:0.915:0.915))
        (PORT datad (0.852:0.852:0.852) (0.717:0.717:0.717))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.471:1.471:1.471) (1.512:1.512:1.512))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.606:1.606:1.606) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datac (1.002:1.002:1.002) (0.911:0.911:0.911))
        (PORT datad (0.825:0.825:0.825) (0.701:0.701:0.701))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.471:1.471:1.471) (1.512:1.512:1.512))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.606:1.606:1.606) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.042:1.042:1.042) (0.948:0.948:0.948))
        (PORT datac (0.798:0.798:0.798) (0.682:0.682:0.682))
        (PORT datad (0.302:0.302:0.302) (0.358:0.358:0.358))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.471:1.471:1.471) (1.512:1.512:1.512))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.606:1.606:1.606) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.348:0.348:0.348) (0.409:0.409:0.409))
        (PORT datac (1.009:1.009:1.009) (0.918:0.918:0.918))
        (PORT datad (0.793:0.793:0.793) (0.682:0.682:0.682))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.471:1.471:1.471) (1.512:1.512:1.512))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.606:1.606:1.606) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.039:1.039:1.039) (0.945:0.945:0.945))
        (PORT datac (0.827:0.827:0.827) (0.693:0.693:0.693))
        (PORT datad (0.304:0.304:0.304) (0.36:0.36:0.36))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.471:1.471:1.471) (1.512:1.512:1.512))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.606:1.606:1.606) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.344:0.344:0.344) (0.404:0.404:0.404))
        (PORT datac (0.995:0.995:0.995) (0.904:0.904:0.904))
        (PORT datad (0.854:0.854:0.854) (0.719:0.719:0.719))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.471:1.471:1.471) (1.512:1.512:1.512))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.606:1.606:1.606) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.4:0.4:0.4))
        (PORT datac (1.008:1.008:1.008) (0.917:0.917:0.917))
        (PORT datad (0.787:0.787:0.787) (0.673:0.673:0.673))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.471:1.471:1.471) (1.512:1.512:1.512))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.606:1.606:1.606) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.604:0.604:0.604) (0.557:0.557:0.557))
        (PORT datac (0.998:0.998:0.998) (0.907:0.907:0.907))
        (PORT datad (0.785:0.785:0.785) (0.673:0.673:0.673))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.471:1.471:1.471) (1.512:1.512:1.512))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.606:1.606:1.606) (1.475:1.475:1.475))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.319:0.319:0.319) (0.378:0.378:0.378))
        (PORT datab (0.958:0.958:0.958) (0.869:0.869:0.869))
        (PORT datac (1.606:1.606:1.606) (1.429:1.429:1.429))
        (PORT datad (0.235:0.235:0.235) (0.246:0.246:0.246))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w0\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.93:0.93:0.93) (0.885:0.885:0.885))
        (PORT datab (1.263:1.263:1.263) (1.148:1.148:1.148))
        (PORT datad (0.227:0.227:0.227) (0.235:0.235:0.235))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux16\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.489:0.489:0.489) (0.433:0.433:0.433))
        (PORT datab (1.387:1.387:1.387) (1.263:1.263:1.263))
        (PORT datac (0.768:0.768:0.768) (0.663:0.663:0.663))
        (PORT datad (1.486:1.486:1.486) (1.253:1.253:1.253))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.576:1.576:1.576) (1.43:1.43:1.43))
        (PORT datad (1.642:1.642:1.642) (1.483:1.483:1.483))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.353:0.353:0.353) (0.42:0.42:0.42))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.34:0.34:0.34) (0.396:0.396:0.396))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.368:0.368:0.368) (0.44:0.44:0.44))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|sdr\~0)
    (DELAY
      (ABSOLUTE
        (PORT datac (0.99:0.99:0.99) (0.941:0.941:0.941))
        (PORT datad (1.184:1.184:1.184) (1.041:1.041:1.041))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.183:1.183:1.183) (0.983:0.983:0.983))
        (PORT datab (1.724:1.724:1.724) (1.514:1.514:1.514))
        (PORT datac (0.276:0.276:0.276) (0.31:0.31:0.31))
        (PORT datad (1.611:1.611:1.611) (1.461:1.461:1.461))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (1.187:1.187:1.187) (1.081:1.081:1.081))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.361:0.361:0.361) (0.436:0.436:0.436))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (1.187:1.187:1.187) (1.081:1.081:1.081))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.833:0.833:0.833) (0.725:0.725:0.725))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (1.187:1.187:1.187) (1.081:1.081:1.081))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.595:0.595:0.595) (0.592:0.592:0.592))
        (PORT datab (0.372:0.372:0.372) (0.445:0.445:0.445))
        (PORT datac (0.323:0.323:0.323) (0.401:0.401:0.401))
        (PORT datad (0.837:0.837:0.837) (0.73:0.73:0.73))
        (IOPATH dataa combout (0.373:0.373:0.373) (0.38:0.38:0.38))
        (IOPATH datab combout (0.384:0.384:0.384) (0.386:0.386:0.386))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.673:1.673:1.673) (1.516:1.516:1.516))
        (PORT datab (0.354:0.354:0.354) (0.422:0.422:0.422))
        (PORT datac (1.834:1.834:1.834) (1.616:1.616:1.616))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (1.187:1.187:1.187) (1.081:1.081:1.081))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.467:1.467:1.467) (1.508:1.508:1.508))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.845:0.845:0.845) (0.9:0.9:0.9))
        (PORT ena (1.187:1.187:1.187) (1.081:1.081:1.081))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.591:1.591:1.591) (1.437:1.437:1.437))
        (PORT datab (0.353:0.353:0.353) (0.42:0.42:0.42))
        (PORT datac (0.32:0.32:0.32) (0.398:0.398:0.398))
        (PORT datad (0.328:0.328:0.328) (0.404:0.404:0.404))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.86:0.86:0.86) (0.747:0.747:0.747))
        (PORT datab (0.323:0.323:0.323) (0.347:0.347:0.347))
        (PORT datac (0.452:0.452:0.452) (0.402:0.402:0.402))
        (PORT datad (0.786:0.786:0.786) (0.685:0.685:0.685))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.887:0.887:0.887) (1.067:1.067:1.067))
        (PORT datab (1.676:1.676:1.676) (1.504:1.504:1.504))
        (PORT datac (0.272:0.272:0.272) (0.306:0.306:0.306))
        (PORT datad (0.228:0.228:0.228) (0.236:0.236:0.236))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.184:1.184:1.184) (0.984:0.984:0.984))
        (PORT datab (1.726:1.726:1.726) (1.515:1.515:1.515))
        (PORT datac (0.277:0.277:0.277) (0.312:0.312:0.312))
        (PORT datad (1.61:1.61:1.61) (1.46:1.46:1.46))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.834:0.834:0.834) (0.72:0.72:0.72))
        (PORT datab (0.353:0.353:0.353) (0.42:0.42:0.42))
        (PORT datac (0.545:0.545:0.545) (0.547:0.547:0.547))
        (PORT datad (0.325:0.325:0.325) (0.401:0.401:0.401))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.45:0.45:0.45))
        (IOPATH datab combout (0.415:0.415:0.415) (0.453:0.453:0.453))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.591:1.591:1.591) (1.437:1.437:1.437))
        (PORT datab (0.367:0.367:0.367) (0.439:0.439:0.439))
        (PORT datac (0.316:0.316:0.316) (0.394:0.394:0.394))
        (PORT datad (0.226:0.226:0.226) (0.233:0.233:0.233))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.323:0.323:0.323) (0.382:0.382:0.382))
        (PORT datab (0.318:0.318:0.318) (0.342:0.342:0.342))
        (PORT datac (0.489:0.489:0.489) (0.414:0.414:0.414))
        (PORT datad (1.613:1.613:1.613) (1.463:1.463:1.463))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.684:1.684:1.684) (1.527:1.527:1.527))
        (PORT datab (1.674:1.674:1.674) (1.502:1.502:1.502))
        (PORT datac (0.493:0.493:0.493) (0.474:0.474:0.474))
        (PORT datad (1.535:1.535:1.535) (1.39:1.39:1.39))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.272:0.272:0.272) (0.284:0.284:0.284))
        (PORT datab (0.324:0.324:0.324) (0.348:0.348:0.348))
        (PORT datac (0.453:0.453:0.453) (0.403:0.403:0.403))
        (PORT datad (0.786:0.786:0.786) (0.685:0.685:0.685))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.393:0.393:0.393) (0.431:0.431:0.431))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.592:0.592:0.592) (0.59:0.59:0.59))
        (PORT datab (0.37:0.37:0.37) (0.442:0.442:0.442))
        (PORT datac (0.321:0.321:0.321) (0.398:0.398:0.398))
        (PORT datad (0.835:0.835:0.835) (0.728:0.728:0.728))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.592:0.592:0.592) (0.59:0.59:0.59))
        (PORT datab (0.37:0.37:0.37) (0.442:0.442:0.442))
        (PORT datac (0.32:0.32:0.32) (0.398:0.398:0.398))
        (PORT datad (0.835:0.835:0.835) (0.727:0.727:0.727))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.273:0.273:0.273) (0.285:0.285:0.285))
        (PORT datab (0.353:0.353:0.353) (0.42:0.42:0.42))
        (PORT datac (0.228:0.228:0.228) (0.243:0.243:0.243))
        (PORT datad (1.36:1.36:1.36) (1.25:1.25:1.25))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.324:0.324:0.324) (0.384:0.384:0.384))
        (PORT datab (1.676:1.676:1.676) (1.503:1.503:1.503))
        (PORT datac (0.273:0.273:0.273) (0.307:0.307:0.307))
        (PORT datad (0.477:0.477:0.477) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_logic_gen\:name_gen\:info_rom_sr\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.468:1.468:1.468) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.331:1.331:1.331) (1.204:1.204:1.204))
        (PORT datad (2.788:2.788:2.788) (3.209:3.209:3.209))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|bypass_reg_out)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.459:1.459:1.459) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.501:1.501:1.501) (1.474:1.474:1.474))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.869:2.869:2.869) (2.521:2.521:2.521))
        (PORT datab (0.343:0.343:0.343) (0.399:0.399:0.399))
        (PORT datac (0.917:0.917:0.917) (0.883:0.883:0.883))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_irf_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.456:1.456:1.456) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.64:1.64:1.64) (1.471:1.471:1.471))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.989:0.989:0.989) (0.96:0.96:0.96))
        (PORT datab (0.957:0.957:0.957) (0.914:0.914:0.914))
        (PORT datac (0.277:0.277:0.277) (0.34:0.34:0.34))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|irf_reg\[2\]\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.456:1.456:1.456) (1.497:1.497:1.497))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT clrn (1.498:1.498:1.498) (1.472:1.472:1.472))
        (PORT ena (1.221:1.221:1.221) (1.116:1.116:1.116))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
        (IOPATH (negedge clrn) q (0.222:0.222:0.222) (0.222:0.222:0.222))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|process_0\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.426:1.426:1.426) (1.335:1.335:1.335))
        (PORT datac (0.84:0.84:0.84) (0.722:0.722:0.722))
        (PORT datad (1.284:1.284:1.284) (1.168:1.168:1.168))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|enable_write\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.357:1.357:1.357) (1.277:1.277:1.277))
        (PORT datab (2.098:2.098:2.098) (1.811:1.811:1.811))
        (PORT datac (1.272:1.272:1.272) (1.16:1.16:1.16))
        (PORT datad (1.761:1.761:1.761) (1.612:1.612:1.612))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.695:1.695:1.695) (1.556:1.556:1.556))
        (PORT d[1] (1.659:1.659:1.659) (1.495:1.495:1.495))
        (PORT d[2] (1.324:1.324:1.324) (1.222:1.222:1.222))
        (PORT d[3] (2.748:2.748:2.748) (2.432:2.432:2.432))
        (PORT d[4] (1.524:1.524:1.524) (1.456:1.456:1.456))
        (PORT d[5] (1.339:1.339:1.339) (1.227:1.227:1.227))
        (PORT d[6] (2.038:2.038:2.038) (1.848:1.848:1.848))
        (PORT d[7] (1.67:1.67:1.67) (1.52:1.52:1.52))
        (PORT d[8] (1.353:1.353:1.353) (1.246:1.246:1.246))
        (PORT d[9] (2.068:2.068:2.068) (1.869:1.869:1.869))
        (PORT d[10] (1.389:1.389:1.389) (1.283:1.283:1.283))
        (PORT d[11] (1.304:1.304:1.304) (1.203:1.203:1.203))
        (PORT d[12] (1.521:1.521:1.521) (1.462:1.462:1.462))
        (PORT d[13] (1.312:1.312:1.312) (1.219:1.219:1.219))
        (PORT d[14] (1.936:1.936:1.936) (1.874:1.874:1.874))
        (PORT d[15] (2.102:2.102:2.102) (1.902:1.902:1.902))
        (PORT d[16] (1.287:1.287:1.287) (1.196:1.196:1.196))
        (PORT d[17] (1.485:1.485:1.485) (1.428:1.428:1.428))
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.368:2.368:2.368) (2.055:2.055:2.055))
        (PORT d[1] (2.377:2.377:2.377) (2.073:2.073:2.073))
        (PORT d[2] (2.377:2.377:2.377) (2.073:2.073:2.073))
        (PORT d[3] (2.377:2.377:2.377) (2.073:2.073:2.073))
        (PORT d[4] (2.377:2.377:2.377) (2.073:2.073:2.073))
        (PORT d[5] (2.377:2.377:2.377) (2.073:2.073:2.073))
        (PORT d[6] (2.377:2.377:2.377) (2.073:2.073:2.073))
        (PORT d[7] (2.377:2.377:2.377) (2.073:2.073:2.073))
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.891:1.891:1.891) (1.655:1.655:1.655))
        (PORT clk (1.829:1.829:1.829) (1.894:1.894:1.894))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.832:1.832:1.832) (1.898:1.898:1.898))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.833:1.833:1.833) (1.899:1.899:1.899))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.972:0.972:0.972) (0.89:0.89:0.89))
        (PORT d[1] (1.007:1.007:1.007) (0.932:0.932:0.932))
        (PORT d[2] (0.971:0.971:0.971) (0.902:0.902:0.902))
        (PORT d[3] (0.934:0.934:0.934) (0.874:0.874:0.874))
        (PORT d[4] (0.921:0.921:0.921) (0.857:0.857:0.857))
        (PORT d[5] (0.972:0.972:0.972) (0.914:0.914:0.914))
        (PORT d[6] (0.982:0.982:0.982) (0.909:0.909:0.909))
        (PORT d[7] (0.943:0.943:0.943) (0.883:0.883:0.883))
        (PORT d[8] (0.961:0.961:0.961) (0.899:0.899:0.899))
        (PORT d[9] (0.979:0.979:0.979) (0.908:0.908:0.908))
        (PORT d[10] (0.936:0.936:0.936) (0.874:0.874:0.874))
        (PORT d[11] (0.957:0.957:0.957) (0.883:0.883:0.883))
        (PORT d[12] (1.367:1.367:1.367) (1.253:1.253:1.253))
        (PORT d[13] (0.958:0.958:0.958) (0.892:0.892:0.892))
        (PORT d[14] (0.971:0.971:0.971) (0.897:0.897:0.897))
        (PORT d[15] (1.003:1.003:1.003) (0.925:0.925:0.925))
        (PORT d[16] (0.99:0.99:0.99) (0.915:0.915:0.915))
        (PORT d[17] (1.889:1.889:1.889) (1.662:1.662:1.662))
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.807:1.807:1.807) (1.643:1.643:1.643))
        (PORT d[1] (1.837:1.837:1.837) (1.603:1.603:1.603))
        (PORT d[2] (1.722:1.722:1.722) (1.558:1.558:1.558))
        (PORT d[3] (1.733:1.733:1.733) (1.554:1.554:1.554))
        (PORT d[4] (1.757:1.757:1.757) (1.596:1.596:1.596))
        (PORT d[5] (1.679:1.679:1.679) (1.481:1.481:1.481))
        (PORT d[6] (1.969:1.969:1.969) (1.747:1.747:1.747))
        (PORT d[7] (1.908:1.908:1.908) (1.653:1.653:1.653))
        (PORT clk (1.78:1.78:1.78) (1.801:1.801:1.801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.568:1.568:1.568) (1.361:1.361:1.361))
        (PORT clk (1.78:1.78:1.78) (1.801:1.801:1.801))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.784:1.784:1.784) (1.805:1.805:1.805))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.785:1.785:1.785) (1.806:1.806:1.806))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.623:1.623:1.623) (1.452:1.452:1.452))
        (PORT d[1] (1.984:1.984:1.984) (1.716:1.716:1.716))
        (PORT d[2] (1.876:1.876:1.876) (1.665:1.665:1.665))
        (PORT d[3] (1.953:1.953:1.953) (1.686:1.686:1.686))
        (PORT d[4] (2.053:2.053:2.053) (1.789:1.789:1.789))
        (PORT d[5] (1.949:1.949:1.949) (1.713:1.713:1.713))
        (PORT d[6] (1.929:1.929:1.929) (1.709:1.709:1.709))
        (PORT d[7] (1.929:1.929:1.929) (1.693:1.693:1.693))
        (PORT d[8] (1.917:1.917:1.917) (1.669:1.669:1.669))
        (PORT d[9] (1.954:1.954:1.954) (1.733:1.733:1.733))
        (PORT d[10] (1.962:1.962:1.962) (1.733:1.733:1.733))
        (PORT d[11] (1.942:1.942:1.942) (1.682:1.682:1.682))
        (PORT d[12] (1.899:1.899:1.899) (1.65:1.65:1.65))
        (PORT d[13] (2.093:2.093:2.093) (1.91:1.91:1.91))
        (PORT clk (1.819:1.819:1.819) (1.886:1.886:1.886))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.368:1.368:1.368) (1.231:1.231:1.231))
        (PORT d[1] (2.572:2.572:2.572) (2.301:2.301:2.301))
        (PORT d[2] (2.572:2.572:2.572) (2.301:2.301:2.301))
        (PORT d[3] (2.572:2.572:2.572) (2.301:2.301:2.301))
        (PORT d[4] (2.572:2.572:2.572) (2.301:2.301:2.301))
        (PORT d[5] (2.572:2.572:2.572) (2.301:2.301:2.301))
        (PORT d[6] (2.572:2.572:2.572) (2.301:2.301:2.301))
        (PORT d[7] (2.572:2.572:2.572) (2.301:2.301:2.301))
        (PORT clk (1.816:1.816:1.816) (1.882:1.882:1.882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.055:1.055:1.055) (0.904:0.904:0.904))
        (PORT clk (1.816:1.816:1.816) (1.882:1.882:1.882))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.819:1.819:1.819) (1.886:1.886:1.886))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.82:1.82:1.82) (1.887:1.887:1.887))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.82:1.82:1.82) (1.887:1.887:1.887))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.82:1.82:1.82) (1.887:1.887:1.887))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.82:1.82:1.82) (1.887:1.887:1.887))
        (IOPATH (posedge clk) pulse (0:0:0) (3.129:3.129:3.129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.datain_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (0.921:0.921:0.921) (0.862:0.862:0.862))
        (PORT d[1] (0.987:0.987:0.987) (0.906:0.906:0.906))
        (PORT d[2] (0.945:0.945:0.945) (0.881:0.881:0.881))
        (PORT d[3] (0.987:0.987:0.987) (0.912:0.912:0.912))
        (PORT d[4] (0.956:0.956:0.956) (0.89:0.89:0.89))
        (PORT d[5] (0.952:0.952:0.952) (0.889:0.889:0.889))
        (PORT d[6] (0.961:0.961:0.961) (0.889:0.889:0.889))
        (PORT d[7] (0.928:0.928:0.928) (0.864:0.864:0.864))
        (PORT d[8] (0.977:0.977:0.977) (0.891:0.891:0.891))
        (PORT d[9] (0.958:0.958:0.958) (0.893:0.893:0.893))
        (PORT d[10] (0.923:0.923:0.923) (0.86:0.86:0.86))
        (PORT d[11] (0.997:0.997:0.997) (0.922:0.922:0.922))
        (PORT d[12] (0.921:0.921:0.921) (0.863:0.863:0.863))
        (PORT d[13] (0.977:0.977:0.977) (0.887:0.887:0.887))
        (PORT clk (1.772:1.772:1.772) (1.793:1.793:1.793))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1.541:1.541:1.541) (1.381:1.381:1.381))
        (PORT d[1] (1.572:1.572:1.572) (1.396:1.396:1.396))
        (PORT d[2] (1.608:1.608:1.608) (1.431:1.431:1.431))
        (PORT d[3] (1.68:1.68:1.68) (1.473:1.473:1.473))
        (PORT d[4] (1.541:1.541:1.541) (1.379:1.379:1.379))
        (PORT d[5] (1.528:1.528:1.528) (1.366:1.366:1.366))
        (PORT d[6] (1.604:1.604:1.604) (1.438:1.438:1.438))
        (PORT d[7] (1.603:1.603:1.603) (1.417:1.417:1.417))
        (PORT clk (1.768:1.768:1.768) (1.789:1.789:1.789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.we_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2.162:2.162:2.162) (1.828:1.828:1.828))
        (PORT clk (1.768:1.768:1.768) (1.789:1.789:1.789))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.23:0.23:0.23))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.772:1.772:1.772) (1.793:1.793:1.793))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.wpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.773:1.773:1.773) (1.794:1.794:1.794))
        (IOPATH (posedge clk) pulse (0:0:0) (2.49:2.49:2.49))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.773:1.773:1.773) (1.794:1.794:1.794))
        (IOPATH (posedge clk) pulse (0:0:0) (2.957:2.957:2.957))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.773:1.773:1.773) (1.794:1.794:1.794))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|altsyncram1\|ram_block3a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.773:1.773:1.773) (1.794:1.794:1.794))
        (IOPATH (posedge clk) pulse (0:0:0) (3.162:3.162:3.162))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.715:2.715:2.715) (3.028:3.028:3.028))
        (PORT datac (0.509:0.509:0.509) (0.431:0.431:0.431))
        (PORT datad (1.208:1.208:1.208) (1.047:1.047:1.047))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[19\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.38:1.38:1.38) (1.301:1.301:1.301))
        (PORT datac (0.314:0.314:0.314) (0.384:0.384:0.384))
        (PORT datad (0.317:0.317:0.317) (0.38:0.38:0.38))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[19\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.324:1.324:1.324) (1.215:1.215:1.215))
        (PORT datab (0.267:0.267:0.267) (0.274:0.274:0.274))
        (PORT datac (0.554:0.554:0.554) (0.485:0.485:0.485))
        (PORT datad (0.257:0.257:0.257) (0.269:0.269:0.269))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[31\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.198:2.198:2.198) (1.929:1.929:1.929))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.248:1.248:1.248) (1.094:1.094:1.094))
        (PORT datab (0.343:0.343:0.343) (0.399:0.399:0.399))
        (PORT datad (0.466:0.466:0.466) (0.403:0.403:0.403))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[30\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.198:2.198:2.198) (1.929:1.929:1.929))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.346:0.346:0.346) (0.407:0.407:0.407))
        (PORT datac (0.722:0.722:0.722) (0.582:0.582:0.582))
        (PORT datad (1.209:1.209:1.209) (1.048:1.048:1.048))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[29\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.198:2.198:2.198) (1.929:1.929:1.929))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.256:1.256:1.256) (1.103:1.103:1.103))
        (PORT datac (0.463:0.463:0.463) (0.407:0.407:0.407))
        (PORT datad (0.3:0.3:0.3) (0.355:0.355:0.355))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[28\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.198:2.198:2.198) (1.929:1.929:1.929))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~29)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.561:0.561:0.561) (0.464:0.464:0.464))
        (PORT datac (0.298:0.298:0.298) (0.362:0.362:0.362))
        (PORT datad (1.211:1.211:1.211) (1.05:1.05:1.05))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[27\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.198:2.198:2.198) (1.929:1.929:1.929))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.252:1.252:1.252) (1.098:1.098:1.098))
        (PORT datab (0.342:0.342:0.342) (0.397:0.397:0.397))
        (PORT datad (0.497:0.497:0.497) (0.418:0.418:0.418))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[26\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.198:2.198:2.198) (1.929:1.929:1.929))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.247:1.247:1.247) (1.093:1.093:1.093))
        (PORT datab (0.343:0.343:0.343) (0.399:0.399:0.399))
        (PORT datad (0.816:0.816:0.816) (0.69:0.69:0.69))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[25\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.198:2.198:2.198) (1.929:1.929:1.929))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.253:1.253:1.253) (1.1:1.1:1.1))
        (PORT datac (0.301:0.301:0.301) (0.365:0.365:0.365))
        (PORT datad (0.823:0.823:0.823) (0.697:0.697:0.697))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[24\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.198:2.198:2.198) (1.929:1.929:1.929))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~25)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.872:0.872:0.872) (0.731:0.731:0.731))
        (PORT datac (0.301:0.301:0.301) (0.365:0.365:0.365))
        (PORT datad (1.202:1.202:1.202) (1.04:1.04:1.04))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[23\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.198:2.198:2.198) (1.929:1.929:1.929))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.254:1.254:1.254) (1.101:1.101:1.101))
        (PORT datac (0.302:0.302:0.302) (0.366:0.366:0.366))
        (PORT datad (0.857:0.857:0.857) (0.723:0.723:0.723))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[22\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.198:2.198:2.198) (1.929:1.929:1.929))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.245:1.245:1.245) (1.09:1.09:1.09))
        (PORT datac (0.302:0.302:0.302) (0.367:0.367:0.367))
        (PORT datad (0.827:0.827:0.827) (0.702:0.702:0.702))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[21\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.198:2.198:2.198) (1.929:1.929:1.929))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.603:0.603:0.603) (0.555:0.555:0.555))
        (PORT datac (0.791:0.791:0.791) (0.673:0.673:0.673))
        (PORT datad (1.202:1.202:1.202) (1.04:1.04:1.04))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[20\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.198:2.198:2.198) (1.929:1.929:1.929))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.249:1.249:1.249) (1.095:1.095:1.095))
        (PORT datac (0.79:0.79:0.79) (0.671:0.671:0.671))
        (PORT datad (0.3:0.3:0.3) (0.356:0.356:0.356))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[19\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.198:2.198:2.198) (1.929:1.929:1.929))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.245:1.245:1.245) (1.091:1.091:1.091))
        (PORT datac (0.794:0.794:0.794) (0.73:0.73:0.73))
        (PORT datad (0.783:0.783:0.783) (0.668:0.668:0.668))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[18\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.198:2.198:2.198) (1.929:1.929:1.929))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.251:1.251:1.251) (1.098:1.098:1.098))
        (PORT datac (1.89:1.89:1.89) (1.572:1.572:1.572))
        (PORT datad (0.301:0.301:0.301) (0.357:0.357:0.357))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[17\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.447:1.447:1.447) (1.491:1.491:1.491))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.198:2.198:2.198) (1.929:1.929:1.929))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.483:1.483:1.483) (1.265:1.265:1.265))
        (PORT datac (1.169:1.169:1.169) (0.968:0.968:0.968))
        (PORT datad (0.798:0.798:0.798) (0.667:0.667:0.667))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[16\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.293:2.293:2.293) (2.044:2.044:2.044))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.551:0.551:0.551) (0.545:0.545:0.545))
        (PORT datac (1.659:1.659:1.659) (1.453:1.453:1.453))
        (PORT datad (0.89:0.89:0.89) (0.77:0.77:0.77))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[15\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.282:2.282:2.282) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~16)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.71:1.71:1.71) (1.497:1.497:1.497))
        (PORT datac (0.299:0.299:0.299) (0.363:0.363:0.363))
        (PORT datad (0.851:0.851:0.851) (0.742:0.742:0.742))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[14\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.282:2.282:2.282) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.4:0.4:0.4))
        (PORT datac (1.648:1.648:1.648) (1.441:1.441:1.441))
        (PORT datad (0.894:0.894:0.894) (0.774:0.774:0.774))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[13\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.282:2.282:2.282) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~14)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.399:0.399:0.399))
        (PORT datac (1.656:1.656:1.656) (1.449:1.449:1.449))
        (PORT datad (0.889:0.889:0.889) (0.768:0.768:0.768))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[12\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.282:2.282:2.282) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.874:0.874:0.874) (0.795:0.795:0.795))
        (PORT datab (0.965:0.965:0.965) (0.826:0.826:0.826))
        (PORT datac (1.663:1.663:1.663) (1.457:1.457:1.457))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[11\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.282:2.282:2.282) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.343:0.343:0.343) (0.403:0.403:0.403))
        (PORT datab (1.714:1.714:1.714) (1.501:1.501:1.501))
        (PORT datac (0.897:0.897:0.897) (0.77:0.77:0.77))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[10\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.282:2.282:2.282) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.342:0.342:0.342) (0.397:0.397:0.397))
        (PORT datac (1.657:1.657:1.657) (1.45:1.45:1.45))
        (PORT datad (0.919:0.919:0.919) (0.79:0.79:0.79))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[9\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.282:2.282:2.282) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.343:0.343:0.343) (0.398:0.398:0.398))
        (PORT datac (1.66:1.66:1.66) (1.454:1.454:1.454))
        (PORT datad (0.883:0.883:0.883) (0.763:0.763:0.763))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[8\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.282:2.282:2.282) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.344:0.344:0.344) (0.4:0.4:0.4))
        (PORT datac (1.65:1.65:1.65) (1.443:1.443:1.443))
        (PORT datad (0.457:0.457:0.457) (0.386:0.386:0.386))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[7\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.282:2.282:2.282) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datac (1.653:1.653:1.653) (1.446:1.446:1.446))
        (PORT datad (0.457:0.457:0.457) (0.386:0.386:0.386))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.282:2.282:2.282) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.713:1.713:1.713) (1.5:1.5:1.5))
        (PORT datac (0.496:0.496:0.496) (0.495:0.495:0.495))
        (PORT datad (0.493:0.493:0.493) (0.41:0.41:0.41))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.282:2.282:2.282) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.703:1.703:1.703) (1.488:1.488:1.488))
        (PORT datac (0.301:0.301:0.301) (0.365:0.365:0.365))
        (PORT datad (0.457:0.457:0.457) (0.385:0.385:0.385))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.282:2.282:2.282) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.706:1.706:1.706) (1.492:1.492:1.492))
        (PORT datac (0.3:0.3:0.3) (0.364:0.364:0.364))
        (PORT datad (0.493:0.493:0.493) (0.41:0.41:0.41))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.282:2.282:2.282) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.57:0.57:0.57) (0.47:0.47:0.47))
        (PORT datab (0.343:0.343:0.343) (0.398:0.398:0.398))
        (PORT datac (1.649:1.649:1.649) (1.442:1.442:1.442))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.282:2.282:2.282) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.704:1.704:1.704) (1.49:1.49:1.49))
        (PORT datac (0.464:0.464:0.464) (0.39:0.39:0.39))
        (PORT datad (1.188:1.188:1.188) (1.035:1.035:1.035))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.282:2.282:2.282) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.345:0.345:0.345) (0.405:0.405:0.405))
        (PORT datac (1.647:1.647:1.647) (1.439:1.439:1.439))
        (PORT datad (0.458:0.458:0.458) (0.386:0.386:0.386))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|ram_rom_data_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (2.282:2.282:2.282) (2.019:2.019:2.019))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.318:0.318:0.318) (0.377:0.377:0.377))
        (PORT datab (1.357:1.357:1.357) (1.325:1.325:1.325))
        (PORT datac (1.716:1.716:1.716) (1.543:1.543:1.543))
        (PORT datad (0.249:0.249:0.249) (0.257:0.257:0.257))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE ram_w1\|altsyncram_component\|auto_generated\|mgl_prim2\|adapted_tdo\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (1.599:1.599:1.599) (1.377:1.377:1.377))
        (PORT datac (1.328:1.328:1.328) (1.318:1.318:1.318))
        (PORT datad (0.226:0.226:0.226) (0.233:0.233:0.233))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux16\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.491:0.491:0.491) (0.436:0.436:0.436))
        (PORT datab (1.089:1.089:1.089) (0.924:0.924:0.924))
        (PORT datac (0.226:0.226:0.226) (0.241:0.241:0.241))
        (PORT datad (1.212:1.212:1.212) (1.042:1.042:1.042))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.551:0.551:0.551) (0.536:0.536:0.536))
        (PORT datab (0.558:0.558:0.558) (0.531:0.531:0.531))
        (PORT datad (1.137:1.137:1.137) (0.985:0.985:0.985))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.995:0.995:0.995) (0.945:0.945:0.945))
        (PORT datab (1.27:1.27:1.27) (1.095:1.095:1.095))
        (PORT datac (0.257:0.257:0.257) (0.276:0.276:0.276))
        (PORT datad (0.841:0.841:0.841) (0.727:0.727:0.727))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.577:0.577:0.577) (0.492:0.492:0.492))
        (PORT datab (0.271:0.271:0.271) (0.278:0.278:0.278))
        (PORT datad (0.474:0.474:0.474) (0.4:0.4:0.4))
        (IOPATH dataa combout (0.392:0.392:0.392) (0.419:0.419:0.419))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.415:0.415:0.415) (0.429:0.429:0.429))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.01:1.01:1.01) (0.936:0.936:0.936))
        (PORT datab (1.041:1.041:1.041) (0.974:0.974:0.974))
        (PORT datad (0.927:0.927:0.927) (0.873:0.873:0.873))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux17\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.256:1.256:1.256) (1.098:1.098:1.098))
        (PORT datab (1.387:1.387:1.387) (1.263:1.263:1.263))
        (PORT datac (0.769:0.769:0.769) (0.664:0.664:0.664))
        (PORT datad (1.193:1.193:1.193) (1.033:1.033:1.033))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux17\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.45:1.45:1.45) (1.228:1.228:1.228))
        (PORT datab (0.267:0.267:0.267) (0.274:0.274:0.274))
        (PORT datac (1.212:1.212:1.212) (1.058:1.058:1.058))
        (PORT datad (1.212:1.212:1.212) (1.043:1.043:1.043))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux17\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.492:0.492:0.492) (0.427:0.427:0.427))
        (PORT datab (1.573:1.573:1.573) (1.348:1.348:1.348))
        (PORT datac (1.214:1.214:1.214) (1.061:1.061:1.061))
        (PORT datad (1.193:1.193:1.193) (1.033:1.033:1.033))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|Mux17\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.609:1.609:1.609) (1.378:1.378:1.378))
        (PORT datab (1.939:1.939:1.939) (1.728:1.728:1.728))
        (PORT datac (0.434:0.434:0.434) (0.381:0.381:0.381))
        (PORT datad (1.193:1.193:1.193) (1.033:1.033:1.033))
        (IOPATH dataa combout (0.375:0.375:0.375) (0.371:0.371:0.371))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.876:0.876:0.876) (0.764:0.764:0.764))
        (PORT datab (1.55:1.55:1.55) (1.345:1.345:1.345))
        (PORT datac (0.248:0.248:0.248) (0.264:0.264:0.264))
        (PORT datad (0.787:0.787:0.787) (0.68:0.68:0.68))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.352:0.352:0.352) (0.416:0.416:0.416))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.363:0.363:0.363) (0.426:0.426:0.426))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.36:0.36:0.36) (0.43:0.43:0.43))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|clear_signal)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.797:2.797:2.797) (2.559:2.559:2.559))
        (PORT datad (2.96:2.96:2.96) (2.769:2.769:2.769))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.538:2.538:2.538) (2.311:2.311:2.311))
        (PORT datab (1.936:1.936:1.936) (1.708:1.708:1.708))
        (PORT datac (1.791:1.791:1.791) (1.625:1.625:1.625))
        (PORT datad (0.258:0.258:0.258) (0.279:0.279:0.279))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.589:1.589:1.589) (1.433:1.433:1.433))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.347:0.347:0.347) (0.412:0.412:0.412))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.589:1.589:1.589) (1.433:1.433:1.433))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[5\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.353:0.353:0.353) (0.425:0.425:0.425))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[5\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.589:1.589:1.589) (1.433:1.433:1.433))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[6\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.367:0.367:0.367) (0.43:0.43:0.43))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[6\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.589:1.589:1.589) (1.433:1.433:1.433))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.368:0.368:0.368) (0.432:0.432:0.432))
        (PORT datac (0.312:0.312:0.312) (0.387:0.387:0.387))
        (PORT datad (0.309:0.309:0.309) (0.378:0.378:0.378))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.354:0.354:0.354) (0.418:0.418:0.418))
        (PORT datab (0.359:0.359:0.359) (0.429:0.429:0.429))
        (PORT datac (0.315:0.315:0.315) (0.385:0.385:0.385))
        (PORT datad (0.322:0.322:0.322) (0.388:0.388:0.388))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.274:0.274:0.274) (0.286:0.286:0.286))
        (PORT datab (2.79:2.79:2.79) (2.549:2.549:2.549))
        (PORT datac (2.607:2.607:2.607) (2.498:2.498:2.498))
        (PORT datad (0.226:0.226:0.226) (0.233:0.233:0.233))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.589:1.589:1.589) (1.433:1.433:1.433))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.357:0.357:0.357) (0.418:0.418:0.418))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.589:1.589:1.589) (1.433:1.433:1.433))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|word_counter\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.458:1.458:1.458) (1.499:1.499:1.499))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sclr (0.85:0.85:0.85) (0.911:0.911:0.911))
        (PORT ena (1.589:1.589:1.589) (1.433:1.433:1.433))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sclr (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.367:0.367:0.367) (0.43:0.43:0.43))
        (PORT datac (0.311:0.311:0.311) (0.386:0.386:0.386))
        (PORT datad (0.308:0.308:0.308) (0.376:0.376:0.376))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.562:0.562:0.562) (0.547:0.547:0.547))
        (PORT datab (0.276:0.276:0.276) (0.285:0.285:0.285))
        (PORT datac (0.313:0.313:0.313) (0.383:0.383:0.383))
        (PORT datad (0.321:0.321:0.321) (0.394:0.394:0.394))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.449:0.449:0.449))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.541:2.541:2.541) (2.314:2.314:2.314))
        (PORT datab (0.879:0.879:0.879) (0.741:0.741:0.741))
        (PORT datac (1.283:1.283:1.283) (1.296:1.296:1.296))
        (PORT datad (1.391:1.391:1.391) (1.675:1.675:1.675))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3.002:3.002:3.002) (2.814:2.814:2.814))
        (PORT datab (2.797:2.797:2.797) (2.561:2.561:2.561))
        (PORT datad (0.227:0.227:0.227) (0.234:0.234:0.234))
        (IOPATH dataa combout (0.374:0.374:0.374) (0.392:0.392:0.392))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.541:2.541:2.541) (2.314:2.314:2.314))
        (PORT datab (1.935:1.935:1.935) (1.706:1.706:1.706))
        (PORT datac (1.79:1.79:1.79) (1.622:1.622:1.622))
        (PORT datad (0.256:0.256:0.256) (0.277:0.277:0.277))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.423:0.423:0.423) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.011:1.011:1.011) (0.982:0.982:0.982))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.361:0.361:0.361) (0.43:0.43:0.43))
        (PORT datad (0.307:0.307:0.307) (0.376:0.376:0.376))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.272:0.272:0.272) (0.284:0.284:0.284))
        (PORT datab (0.364:0.364:0.364) (0.427:0.427:0.427))
        (PORT datac (0.307:0.307:0.307) (0.382:0.382:0.382))
        (PORT datad (0.322:0.322:0.322) (0.387:0.387:0.387))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.879:0.879:0.879) (0.737:0.737:0.737))
        (PORT datab (1.329:1.329:1.329) (1.332:1.332:1.332))
        (PORT datac (1.176:1.176:1.176) (1.053:1.053:1.053))
        (PORT datad (0.897:0.897:0.897) (0.83:0.83:0.83))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.539:2.539:2.539) (2.312:2.312:2.312))
        (PORT datab (0.322:0.322:0.322) (0.377:0.377:0.377))
        (PORT datac (0.225:0.225:0.225) (0.24:0.24:0.24))
        (PORT datad (0.257:0.257:0.257) (0.278:0.278:0.278))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.011:1.011:1.011) (0.982:0.982:0.982))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.559:0.559:0.559) (0.541:0.541:0.541))
        (PORT datab (0.363:0.363:0.363) (0.433:0.433:0.433))
        (PORT datac (0.313:0.313:0.313) (0.388:0.388:0.388))
        (PORT datad (0.309:0.309:0.309) (0.378:0.378:0.378))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.888:0.888:0.888) (0.748:0.748:0.748))
        (PORT datab (1.218:1.218:1.218) (1.086:1.086:1.086))
        (PORT datac (1.285:1.285:1.285) (1.298:1.298:1.298))
        (PORT datad (0.897:0.897:0.897) (0.831:0.831:0.831))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.54:2.54:2.54) (2.313:2.313:2.313))
        (PORT datab (0.321:0.321:0.321) (0.375:0.375:0.375))
        (PORT datac (0.226:0.226:0.226) (0.241:0.241:0.241))
        (PORT datad (0.257:0.257:0.257) (0.278:0.278:0.278))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.011:1.011:1.011) (0.982:0.982:0.982))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.536:2.536:2.536) (2.309:2.309:2.309))
        (PORT datab (1.328:1.328:1.328) (1.331:1.331:1.331))
        (PORT datac (1.175:1.175:1.175) (1.053:1.053:1.053))
        (PORT datad (0.895:0.895:0.895) (0.828:0.828:0.828))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.544:0.544:0.544) (0.449:0.449:0.449))
        (PORT datab (0.362:0.362:0.362) (0.432:0.432:0.432))
        (PORT datac (0.234:0.234:0.234) (0.252:0.252:0.252))
        (PORT datad (0.322:0.322:0.322) (0.387:0.387:0.387))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2.538:2.538:2.538) (2.311:2.311:2.311))
        (PORT datab (0.321:0.321:0.321) (0.376:0.376:0.376))
        (PORT datac (1.545:1.545:1.545) (1.44:1.44:1.44))
        (PORT datad (0.258:0.258:0.258) (0.279:0.279:0.279))
        (IOPATH dataa combout (0.408:0.408:0.408) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg\|WORD_SR\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.457:1.457:1.457) (1.498:1.498:1.498))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.011:1.011:1.011) (0.982:0.982:0.982))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~3)
    (DELAY
      (ABSOLUTE
        (PORT datab (2.311:2.311:2.311) (2.093:2.093:2.093))
        (PORT datac (1.848:1.848:1.848) (2.152:2.152:2.152))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.464:1.464:1.464) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.042:1.042:1.042) (1.016:1.016:1.016))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~2)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.323:0.323:0.323) (0.378:0.378:0.378))
        (PORT datac (2.247:2.247:2.247) (2.048:2.048:2.048))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.464:1.464:1.464) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.042:1.042:1.042) (1.016:1.016:1.016))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~1)
    (DELAY
      (ABSOLUTE
        (PORT datac (2.256:2.256:2.256) (2.058:2.058:2.058))
        (PORT datad (0.28:0.28:0.28) (0.335:0.335:0.335))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.464:1.464:1.464) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.042:1.042:1.042) (1.016:1.016:1.016))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.32:0.32:0.32) (0.374:0.374:0.374))
        (PORT datac (2.256:2.256:2.256) (2.059:2.059:2.059))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_minor_ver_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.464:1.464:1.464) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.042:1.042:1.042) (1.016:1.016:1.016))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.377:0.377:0.377) (0.452:0.452:0.452))
        (IOPATH datab combout (0.437:0.437:0.437) (0.425:0.425:0.425))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.566:0.566:0.566) (0.54:0.54:0.54))
        (IOPATH datab combout (0.438:0.438:0.438) (0.455:0.455:0.455))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.386:0.386:0.386) (0.462:0.462:0.462))
        (IOPATH datab combout (0.423:0.423:0.423) (0.398:0.398:0.398))
        (IOPATH datab cout (0.497:0.497:0.497) (0.381:0.381:0.381))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.28:1.28:1.28) (1.168:1.168:1.168))
        (PORT datab (1.279:1.279:1.279) (1.172:1.172:1.172))
        (PORT datac (1.192:1.192:1.192) (1.072:1.072:1.072))
        (PORT datad (0.995:0.995:0.995) (0.969:0.969:0.969))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.4:0.4:0.4))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sload (1.213:1.213:1.213) (1.202:1.202:1.202))
        (PORT ena (1.21:1.21:1.21) (1.106:1.106:1.106))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.379:0.379:0.379) (0.454:0.454:0.454))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.45:0.45:0.45))
        (IOPATH dataa cout (0.486:0.486:0.486) (0.375:0.375:0.375))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
        (IOPATH cin cout (0.063:0.063:0.063) (0.063:0.063:0.063))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sload (1.213:1.213:1.213) (1.202:1.202:1.202))
        (PORT ena (1.21:1.21:1.21) (1.106:1.106:1.106))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.371:0.371:0.371) (0.451:0.451:0.451))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.444:0.444:0.444))
        (IOPATH cin combout (0.549:0.549:0.549) (0.519:0.519:0.519))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sload (1.213:1.213:1.213) (1.202:1.202:1.202))
        (PORT ena (1.21:1.21:1.21) (1.106:1.106:1.106))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.395:0.395:0.395) (0.481:0.481:0.481))
        (PORT datab (0.375:0.375:0.375) (0.45:0.45:0.45))
        (PORT datac (0.336:0.336:0.336) (0.423:0.423:0.423))
        (PORT datad (0.325:0.325:0.325) (0.404:0.404:0.404))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[4\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.617:0.617:0.617) (0.57:0.57:0.57))
        (PORT datab (0.73:0.73:0.73) (0.598:0.598:0.598))
        (PORT datac (1.234:1.234:1.234) (1.136:1.136:1.136))
        (PORT datad (0.996:0.996:0.996) (0.97:0.97:0.97))
        (IOPATH dataa combout (0.404:0.404:0.404) (0.45:0.45:0.45))
        (IOPATH datab combout (0.406:0.406:0.406) (0.453:0.453:0.453))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sload (1.213:1.213:1.213) (1.202:1.202:1.202))
        (PORT ena (1.21:1.21:1.21) (1.106:1.106:1.106))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|mixer_addr_reg_internal\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.51:1.51:1.51))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT sload (1.213:1.213:1.213) (1.202:1.202:1.202))
        (PORT ena (1.21:1.21:1.21) (1.106:1.106:1.106))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.403:0.403:0.403) (0.49:0.49:0.49))
        (PORT datab (0.384:0.384:0.384) (0.458:0.458:0.458))
        (PORT datac (0.344:0.344:0.344) (0.432:0.432:0.432))
        (PORT datad (0.339:0.339:0.339) (0.413:0.413:0.413))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.444:0.444:0.444))
        (IOPATH datab combout (0.437:0.437:0.437) (0.451:0.451:0.451))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.405:0.405:0.405) (0.492:0.492:0.492))
        (PORT datab (0.392:0.392:0.392) (0.469:0.469:0.469))
        (PORT datac (0.225:0.225:0.225) (0.24:0.24:0.24))
        (PORT datad (0.328:0.328:0.328) (0.408:0.408:0.408))
        (IOPATH dataa combout (0.35:0.35:0.35) (0.371:0.371:0.371))
        (IOPATH datab combout (0.354:0.354:0.354) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (1.798:1.798:1.798) (2.089:2.089:2.089))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.609:0.609:0.609) (0.568:0.568:0.568))
        (PORT datab (1.524:1.524:1.524) (1.435:1.435:1.435))
        (PORT datac (0.792:0.792:0.792) (0.69:0.69:0.69))
        (PORT datad (0.863:0.863:0.863) (0.794:0.794:0.794))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.464:1.464:1.464) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.011:1.011:1.011) (0.981:0.981:0.981))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.286:0.286:0.286) (0.344:0.344:0.344))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.464:1.464:1.464) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.011:1.011:1.011) (0.981:0.981:0.981))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.287:0.287:0.287) (0.345:0.345:0.345))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.464:1.464:1.464) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.011:1.011:1.011) (0.981:0.981:0.981))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.285:0.285:0.285) (0.343:0.343:0.343))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.464:1.464:1.464) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (1.011:1.011:1.011) (0.981:0.981:0.981))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.278:0.278:0.278) (0.334:0.334:0.334))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|identity_contrib_shift_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.606:0.606:0.606) (0.565:0.565:0.565))
        (PORT datad (1.465:1.465:1.465) (1.396:1.396:1.396))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.283:0.283:0.283))
        (PORT datab (0.899:0.899:0.899) (0.826:0.826:0.826))
        (PORT datac (0.789:0.789:0.789) (0.687:0.687:0.687))
        (PORT datad (0.864:0.864:0.864) (0.796:0.796:0.796))
        (IOPATH dataa combout (0.394:0.394:0.394) (0.4:0.4:0.4))
        (IOPATH datab combout (0.4:0.4:0.4) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.464:1.464:1.464) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.403:0.403:0.403) (0.49:0.49:0.49))
        (PORT datab (0.383:0.383:0.383) (0.458:0.458:0.458))
        (PORT datac (0.344:0.344:0.344) (0.431:0.431:0.431))
        (PORT datad (0.328:0.328:0.328) (0.407:0.407:0.407))
        (IOPATH dataa combout (0.351:0.351:0.351) (0.371:0.371:0.371))
        (IOPATH datab combout (0.357:0.357:0.357) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.53:0.53:0.53) (0.435:0.435:0.435))
        (PORT datad (0.549:0.549:0.549) (0.52:0.52:0.52))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.738:0.738:0.738) (0.607:0.607:0.607))
        (PORT datab (1.232:1.232:1.232) (1.075:1.075:1.075))
        (PORT datad (0.252:0.252:0.252) (0.27:0.27:0.27))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~6)
    (DELAY
      (ABSOLUTE
        (PORT datab (0.566:0.566:0.566) (0.541:0.541:0.541))
        (PORT datac (0.333:0.333:0.333) (0.419:0.419:0.419))
        (IOPATH datab combout (0.437:0.437:0.437) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.37:0.37:0.37) (0.45:0.45:0.45))
        (PORT datab (0.269:0.269:0.269) (0.276:0.276:0.276))
        (PORT datac (0.342:0.342:0.342) (0.43:0.43:0.43))
        (PORT datad (0.338:0.338:0.338) (0.412:0.412:0.412))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.425:0.425:0.425))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.284:0.284:0.284) (0.342:0.342:0.342))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.464:1.464:1.464) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.485:0.485:0.485) (0.418:0.418:0.418))
        (PORT datab (1.255:1.255:1.255) (1.088:1.088:1.088))
        (PORT datad (0.253:0.253:0.253) (0.272:0.272:0.272))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.405:0.405:0.405) (0.492:0.492:0.492))
        (PORT datab (0.385:0.385:0.385) (0.46:0.46:0.46))
        (PORT datac (0.346:0.346:0.346) (0.434:0.434:0.434))
        (PORT datad (0.34:0.34:0.34) (0.414:0.414:0.414))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.444:0.444:0.444))
        (IOPATH datab combout (0.384:0.384:0.384) (0.398:0.398:0.398))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.395:0.395:0.395) (0.482:0.482:0.482))
        (PORT datab (0.376:0.376:0.376) (0.45:0.45:0.45))
        (PORT datac (0.229:0.229:0.229) (0.245:0.245:0.245))
        (PORT datad (0.325:0.325:0.325) (0.404:0.404:0.404))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.284:0.284:0.284) (0.342:0.342:0.342))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.464:1.464:1.464) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.532:0.532:0.532) (0.432:0.432:0.432))
        (PORT datab (1.262:1.262:1.262) (1.087:1.087:1.087))
        (PORT datad (0.25:0.25:0.25) (0.268:0.268:0.268))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.38:0.38:0.38) (0.38:0.38:0.38))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.401:0.401:0.401) (0.488:0.488:0.488))
        (PORT datab (0.381:0.381:0.381) (0.456:0.456:0.456))
        (PORT datac (0.342:0.342:0.342) (0.43:0.43:0.43))
        (PORT datad (0.338:0.338:0.338) (0.412:0.412:0.412))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.45:0.45:0.45))
        (IOPATH datab combout (0.423:0.423:0.423) (0.451:0.451:0.451))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.37:0.37:0.37) (0.45:0.45:0.45))
        (PORT datab (0.268:0.268:0.268) (0.275:0.275:0.275))
        (PORT datac (0.343:0.343:0.343) (0.431:0.431:0.431))
        (PORT datad (0.339:0.339:0.339) (0.413:0.413:0.413))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datab combout (0.423:0.423:0.423) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\]\~feeder)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.286:0.286:0.286) (0.344:0.344:0.344))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric_ident_writedata\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.464:1.464:1.464) (1.507:1.507:1.507))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.296:0.296:0.296) (0.316:0.316:0.316))
        (PORT datab (0.529:0.529:0.529) (0.433:0.433:0.433))
        (PORT datad (1.166:1.166:1.166) (1.029:1.029:1.029))
        (IOPATH dataa combout (0.428:0.428:0.428) (0.449:0.449:0.449))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_proc\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.278:1.278:1.278) (1.167:1.167:1.167))
        (PORT datac (1.193:1.193:1.193) (1.073:1.073:1.073))
        (IOPATH dataa combout (0.414:0.414:0.414) (0.444:0.444:0.444))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|hub_info_reg_ena)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.283:1.283:1.283) (1.172:1.172:1.172))
        (PORT datab (2.059:2.059:2.059) (1.803:1.803:1.803))
        (PORT datac (1.191:1.191:1.191) (1.07:1.07:1.07))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.38:0.38:0.38))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[3\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.968:0.968:0.968) (1.082:1.082:1.082))
        (PORT sload (0.956:0.956:0.956) (1.019:1.019:1.019))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.704:0.704:0.704) (0.765:0.765:0.765))
        (PORT sload (0.956:0.956:0.956) (1.019:1.019:1.019))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.704:0.704:0.704) (0.765:0.765:0.765))
        (PORT sload (0.956:0.956:0.956) (1.019:1.019:1.019))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|design_hash_reg\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1.469:1.469:1.469) (1.509:1.509:1.509))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (PORT asdata (0.701:0.701:0.701) (0.762:0.762:0.762))
        (PORT sload (0.956:0.956:0.956) (1.019:1.019:1.019))
        (PORT ena (0.973:0.973:0.973) (0.947:0.947:0.947))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
      (HOLD sload (posedge clk) (0.195:0.195:0.195))
      (HOLD asdata (posedge clk) (0.195:0.195:0.195))
      (HOLD ena (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.95:0.95:0.95) (0.882:0.882:0.882))
        (PORT datab (1.747:1.747:1.747) (1.536:1.536:1.536))
        (PORT datac (1.396:1.396:1.396) (1.322:1.322:1.322))
        (PORT datad (0.904:0.904:0.904) (0.844:0.844:0.844))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.425:0.425:0.425))
        (IOPATH datab combout (0.377:0.377:0.377) (0.38:0.38:0.38))
        (IOPATH datac combout (0.301:0.301:0.301) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.083:1.083:1.083) (1.086:1.086:1.086))
        (PORT datab (0.897:0.897:0.897) (0.843:0.843:0.843))
        (PORT datac (1.063:1.063:1.063) (0.884:0.884:0.884))
        (PORT datad (0.893:0.893:0.893) (0.769:0.769:0.769))
        (IOPATH dataa combout (0.377:0.377:0.377) (0.371:0.371:0.371))
        (IOPATH datab combout (0.423:0.423:0.423) (0.391:0.391:0.391))
        (IOPATH datac combout (0.305:0.305:0.305) (0.285:0.285:0.285))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (0.271:0.271:0.271) (0.282:0.282:0.282))
        (PORT datab (0.268:0.268:0.268) (0.275:0.275:0.275))
        (PORT datac (0.762:0.762:0.762) (0.655:0.655:0.655))
        (PORT datad (1.196:1.196:1.196) (0.997:0.997:0.997))
        (IOPATH dataa combout (0.42:0.42:0.42) (0.425:0.425:0.425))
        (IOPATH datab combout (0.415:0.415:0.415) (0.425:0.425:0.425))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo_mux_out\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1.188:1.188:1.188) (0.969:0.969:0.969))
        (PORT datab (0.266:0.266:0.266) (0.272:0.272:0.272))
        (PORT datac (1.324:1.324:1.324) (1.206:1.206:1.206))
        (PORT datad (0.229:0.229:0.229) (0.236:0.236:0.236))
        (IOPATH dataa combout (0.435:0.435:0.435) (0.407:0.407:0.407))
        (IOPATH datab combout (0.437:0.437:0.437) (0.407:0.407:0.407))
        (IOPATH datac combout (0.305:0.305:0.305) (0.283:0.283:0.283))
        (IOPATH datad combout (0.167:0.167:0.167) (0.143:0.143:0.143))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|tdo)
    (DELAY
      (ABSOLUTE
        (PORT clk (1.489:1.489:1.489) (1.483:1.483:1.483))
        (PORT d (0.09:0.09:0.09) (0.101:0.101:0.101))
        (IOPATH (posedge clk) q (0.24:0.24:0.24) (0.24:0.24:0.24))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (0.195:0.195:0.195))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|clr_reg\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.299:0.299:0.299) (0.354:0.354:0.354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE auto_hub\|instrumentation_fabric_with_node_gen\:fabric_gen_new_way\:with_jtag_input_gen\:instrumentation_fabric\|instrumentation_fabric\|alt_sld_fab\|sldfabric\|jtag_hub_gen\:real_sld_jtag_hub\|shadow_jsm\|state\[0\]\~_wirecell)
    (DELAY
      (ABSOLUTE
        (PORT datad (0.497:0.497:0.497) (0.486:0.486:0.486))
      )
    )
  )
)
