#-----------------------------------------------------------
# Vivado v2019.1.1 (64-bit)
# SW Build 2580384 on Sat Jun 29 08:12:21 MDT 2019
# IP Build 2579722 on Sat Jun 29 11:35:40 MDT 2019
# Start of session at: Mon Feb  3 17:51:21 2020
# Process ID: 12224
# Current directory: C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.17 REGISTER/HDL Example 4.17 REGISTER.runs/synth_1
# Command line: vivado.exe -log flop_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source flop_top.tcl
# Log file: C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.17 REGISTER/HDL Example 4.17 REGISTER.runs/synth_1/flop_top.vds
# Journal file: C:/Zynq_Book/VHDL_SV_Verilog/HDL Example 4.17 REGISTER/HDL Example 4.17 REGISTER.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source flop_top.tcl -notrace
