$date
	Sun Apr 25 13:01:46 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module mux_tb $end
$var wire 1 ! pgt_1Hz_tb $end
$var reg 1 " inA_tb $end
$var reg 1 # inB_tb $end
$var reg 1 $ sel_tb $end
$var integer 32 % i [31:0] $end
$scope module DUT $end
$var wire 1 " inA $end
$var wire 1 # inB $end
$var wire 1 ! pgt_1Hz $end
$var wire 1 $ sel $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 %
0$
0#
0"
0!
$end
#10
1#
b1 %
#20
1!
1"
0#
b10 %
#30
1#
b11 %
#40
0!
0"
0#
1$
b0 %
#50
1!
1#
b1 %
#60
0!
1"
0#
b10 %
#70
1!
1#
b11 %
#80
0$
b100 %
