<profile>

<section name = "Vivado HLS Report for 'compute_output_buffer_2d_array_array_ap_fixed_4_2_5_3_0_16u_config6_s'" level="0">
<item name = "Date">Sat May 24 00:25:19 2025
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.321 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">2, 9, 10.000 ns, 45.000 ns, 2, 9, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_325">dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1, 5, 5, 25.000 ns, 25.000 ns, 5, 5, none</column>
<column name="call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_8u_config6_s_fu_401">shift_line_buffer_array_ap_fixed_4_2_5_3_0_8u_config6_s, 0, 0, 0 ns, 0 ns, 1, 1, function</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 342, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">0, -, 2498, 6686, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 222, -</column>
<column name="Register">-, -, 907, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, 3, 13, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_325">dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1, 0, 0, 1473, 5470, 0</column>
<column name="call_ret_shift_line_buffer_array_ap_fixed_4_2_5_3_0_8u_config6_s_fu_401">shift_line_buffer_array_ap_fixed_4_2_5_3_0_8u_config6_s, 0, 0, 1025, 1216, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln311_fu_1504_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln313_fu_1515_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln316_fu_1464_p2">+, 0, 0, 39, 32, 1</column>
<column name="add_ln318_fu_1475_p2">+, 0, 0, 39, 32, 1</column>
<column name="and_ln284_7_fu_1383_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_8_fu_1389_p2">and, 0, 0, 2, 1, 1</column>
<column name="and_ln284_fu_1377_p2">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state4">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_384">and, 0, 0, 2, 1, 1</column>
<column name="ap_condition_393">and, 0, 0, 2, 1, 1</column>
<column name="io_acc_block_signal_op231">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln284_10_fu_1331_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln284_15_fu_1351_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_16_fu_1371_p2">icmp, 0, 0, 18, 31, 1</column>
<column name="icmp_ln284_fu_1321_p2">icmp, 0, 0, 18, 32, 2</column>
<column name="icmp_ln303_fu_1459_p2">icmp, 0, 0, 18, 32, 7</column>
<column name="icmp_ln307_fu_1499_p2">icmp, 0, 0, 18, 32, 7</column>
<column name="select_ln313_fu_1520_p3">select, 0, 0, 32, 1, 2</column>
<column name="select_ln318_fu_1480_p3">select, 0, 0, 32, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">33, 6, 1, 6</column>
<column name="ap_phi_mux_storemerge_phi_fu_318_p4">9, 2, 32, 64</column>
<column name="pX_3">9, 2, 32, 64</column>
<column name="pY_3">9, 2, 32, 64</column>
<column name="res_stream_V_data_0_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_10_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_11_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_12_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_13_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_14_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_15_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_1_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_2_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_3_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_4_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_5_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_6_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_7_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_8_V_blk_n">9, 2, 1, 2</column>
<column name="res_stream_V_data_9_V_blk_n">9, 2, 1, 2</column>
<column name="sX_3">9, 2, 32, 64</column>
<column name="storemerge_reg_314">9, 2, 32, 64</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="and_ln284_8_reg_1936">1, 0, 1, 0</column>
<column name="ap_CS_fsm">5, 0, 5, 0</column>
<column name="grp_dense_resource_rf_leq_nin_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_1_fu_325_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln284_10_reg_1919">1, 0, 1, 0</column>
<column name="icmp_ln284_reg_1909">1, 0, 1, 0</column>
<column name="icmp_ln303_reg_2020">1, 0, 1, 0</column>
<column name="icmp_ln307_reg_2029">1, 0, 1, 0</column>
<column name="kernel_data_V_3_0_ret_reg_1659">4, 0, 4, 0</column>
<column name="kernel_data_V_3_10">4, 0, 4, 0</column>
<column name="kernel_data_V_3_10_ret_reg_1674">4, 0, 4, 0</column>
<column name="kernel_data_V_3_11">4, 0, 4, 0</column>
<column name="kernel_data_V_3_11_ret_reg_1679">4, 0, 4, 0</column>
<column name="kernel_data_V_3_12">4, 0, 4, 0</column>
<column name="kernel_data_V_3_12_ret_reg_1684">4, 0, 4, 0</column>
<column name="kernel_data_V_3_13">4, 0, 4, 0</column>
<column name="kernel_data_V_3_13_ret_reg_1689">4, 0, 4, 0</column>
<column name="kernel_data_V_3_14">4, 0, 4, 0</column>
<column name="kernel_data_V_3_14_ret_reg_1694">4, 0, 4, 0</column>
<column name="kernel_data_V_3_15">4, 0, 4, 0</column>
<column name="kernel_data_V_3_15_ret_reg_1699">4, 0, 4, 0</column>
<column name="kernel_data_V_3_16">4, 0, 4, 0</column>
<column name="kernel_data_V_3_16_ret_reg_1704">4, 0, 4, 0</column>
<column name="kernel_data_V_3_17">4, 0, 4, 0</column>
<column name="kernel_data_V_3_17_ret_reg_1709">4, 0, 4, 0</column>
<column name="kernel_data_V_3_18">4, 0, 4, 0</column>
<column name="kernel_data_V_3_18_ret_reg_1714">4, 0, 4, 0</column>
<column name="kernel_data_V_3_19">4, 0, 4, 0</column>
<column name="kernel_data_V_3_19_ret_reg_1719">4, 0, 4, 0</column>
<column name="kernel_data_V_3_1_ret_reg_1654">4, 0, 4, 0</column>
<column name="kernel_data_V_3_20">4, 0, 4, 0</column>
<column name="kernel_data_V_3_20_ret_reg_1724">4, 0, 4, 0</column>
<column name="kernel_data_V_3_21">4, 0, 4, 0</column>
<column name="kernel_data_V_3_21_ret_reg_1729">4, 0, 4, 0</column>
<column name="kernel_data_V_3_22">4, 0, 4, 0</column>
<column name="kernel_data_V_3_22_ret_reg_1734">4, 0, 4, 0</column>
<column name="kernel_data_V_3_23">4, 0, 4, 0</column>
<column name="kernel_data_V_3_23_ret_reg_1739">4, 0, 4, 0</column>
<column name="kernel_data_V_3_24_ret_reg_1619">4, 0, 4, 0</column>
<column name="kernel_data_V_3_25_ret_reg_1614">4, 0, 4, 0</column>
<column name="kernel_data_V_3_26_ret_reg_1609">4, 0, 4, 0</column>
<column name="kernel_data_V_3_27_ret_reg_1604">4, 0, 4, 0</column>
<column name="kernel_data_V_3_28_ret_reg_1599">4, 0, 4, 0</column>
<column name="kernel_data_V_3_29_ret_reg_1594">4, 0, 4, 0</column>
<column name="kernel_data_V_3_2_ret_reg_1649">4, 0, 4, 0</column>
<column name="kernel_data_V_3_30_ret_reg_1589">4, 0, 4, 0</column>
<column name="kernel_data_V_3_31_ret_reg_1584">4, 0, 4, 0</column>
<column name="kernel_data_V_3_32">4, 0, 4, 0</column>
<column name="kernel_data_V_3_32_ret_reg_1744">4, 0, 4, 0</column>
<column name="kernel_data_V_3_33">4, 0, 4, 0</column>
<column name="kernel_data_V_3_33_ret_reg_1749">4, 0, 4, 0</column>
<column name="kernel_data_V_3_34">4, 0, 4, 0</column>
<column name="kernel_data_V_3_34_ret_reg_1754">4, 0, 4, 0</column>
<column name="kernel_data_V_3_35">4, 0, 4, 0</column>
<column name="kernel_data_V_3_35_ret_reg_1759">4, 0, 4, 0</column>
<column name="kernel_data_V_3_36">4, 0, 4, 0</column>
<column name="kernel_data_V_3_36_ret_reg_1764">4, 0, 4, 0</column>
<column name="kernel_data_V_3_37">4, 0, 4, 0</column>
<column name="kernel_data_V_3_37_ret_reg_1769">4, 0, 4, 0</column>
<column name="kernel_data_V_3_38">4, 0, 4, 0</column>
<column name="kernel_data_V_3_38_ret_reg_1774">4, 0, 4, 0</column>
<column name="kernel_data_V_3_39">4, 0, 4, 0</column>
<column name="kernel_data_V_3_39_ret_reg_1779">4, 0, 4, 0</column>
<column name="kernel_data_V_3_3_ret_reg_1644">4, 0, 4, 0</column>
<column name="kernel_data_V_3_40">4, 0, 4, 0</column>
<column name="kernel_data_V_3_40_ret_reg_1784">4, 0, 4, 0</column>
<column name="kernel_data_V_3_41">4, 0, 4, 0</column>
<column name="kernel_data_V_3_41_ret_reg_1789">4, 0, 4, 0</column>
<column name="kernel_data_V_3_42">4, 0, 4, 0</column>
<column name="kernel_data_V_3_42_ret_reg_1794">4, 0, 4, 0</column>
<column name="kernel_data_V_3_43">4, 0, 4, 0</column>
<column name="kernel_data_V_3_43_ret_reg_1799">4, 0, 4, 0</column>
<column name="kernel_data_V_3_44">4, 0, 4, 0</column>
<column name="kernel_data_V_3_44_ret_reg_1804">4, 0, 4, 0</column>
<column name="kernel_data_V_3_45">4, 0, 4, 0</column>
<column name="kernel_data_V_3_45_ret_reg_1809">4, 0, 4, 0</column>
<column name="kernel_data_V_3_46">4, 0, 4, 0</column>
<column name="kernel_data_V_3_46_ret_reg_1814">4, 0, 4, 0</column>
<column name="kernel_data_V_3_47">4, 0, 4, 0</column>
<column name="kernel_data_V_3_47_ret_reg_1819">4, 0, 4, 0</column>
<column name="kernel_data_V_3_48_ret_reg_1579">4, 0, 4, 0</column>
<column name="kernel_data_V_3_49_ret_reg_1574">4, 0, 4, 0</column>
<column name="kernel_data_V_3_4_ret_reg_1639">4, 0, 4, 0</column>
<column name="kernel_data_V_3_50_ret_reg_1569">4, 0, 4, 0</column>
<column name="kernel_data_V_3_51_ret_reg_1564">4, 0, 4, 0</column>
<column name="kernel_data_V_3_52_ret_reg_1559">4, 0, 4, 0</column>
<column name="kernel_data_V_3_53_ret_reg_1554">4, 0, 4, 0</column>
<column name="kernel_data_V_3_54_ret_reg_1549">4, 0, 4, 0</column>
<column name="kernel_data_V_3_55_ret_reg_1544">4, 0, 4, 0</column>
<column name="kernel_data_V_3_56">4, 0, 4, 0</column>
<column name="kernel_data_V_3_56_ret_reg_1824">4, 0, 4, 0</column>
<column name="kernel_data_V_3_57">4, 0, 4, 0</column>
<column name="kernel_data_V_3_57_ret_reg_1829">4, 0, 4, 0</column>
<column name="kernel_data_V_3_58">4, 0, 4, 0</column>
<column name="kernel_data_V_3_58_ret_reg_1834">4, 0, 4, 0</column>
<column name="kernel_data_V_3_59">4, 0, 4, 0</column>
<column name="kernel_data_V_3_59_ret_reg_1839">4, 0, 4, 0</column>
<column name="kernel_data_V_3_5_ret_reg_1634">4, 0, 4, 0</column>
<column name="kernel_data_V_3_60">4, 0, 4, 0</column>
<column name="kernel_data_V_3_60_ret_reg_1844">4, 0, 4, 0</column>
<column name="kernel_data_V_3_61">4, 0, 4, 0</column>
<column name="kernel_data_V_3_61_ret_reg_1849">4, 0, 4, 0</column>
<column name="kernel_data_V_3_62">4, 0, 4, 0</column>
<column name="kernel_data_V_3_62_ret_reg_1854">4, 0, 4, 0</column>
<column name="kernel_data_V_3_63">4, 0, 4, 0</column>
<column name="kernel_data_V_3_63_ret_reg_1859">4, 0, 4, 0</column>
<column name="kernel_data_V_3_64">4, 0, 4, 0</column>
<column name="kernel_data_V_3_64_ret_reg_1864">4, 0, 4, 0</column>
<column name="kernel_data_V_3_65">4, 0, 4, 0</column>
<column name="kernel_data_V_3_65_ret_reg_1869">4, 0, 4, 0</column>
<column name="kernel_data_V_3_66">4, 0, 4, 0</column>
<column name="kernel_data_V_3_66_ret_reg_1874">4, 0, 4, 0</column>
<column name="kernel_data_V_3_67">4, 0, 4, 0</column>
<column name="kernel_data_V_3_67_ret_reg_1879">4, 0, 4, 0</column>
<column name="kernel_data_V_3_68">4, 0, 4, 0</column>
<column name="kernel_data_V_3_68_ret_reg_1884">4, 0, 4, 0</column>
<column name="kernel_data_V_3_69">4, 0, 4, 0</column>
<column name="kernel_data_V_3_69_ret_reg_1889">4, 0, 4, 0</column>
<column name="kernel_data_V_3_6_ret_reg_1629">4, 0, 4, 0</column>
<column name="kernel_data_V_3_70">4, 0, 4, 0</column>
<column name="kernel_data_V_3_70_ret_reg_1894">4, 0, 4, 0</column>
<column name="kernel_data_V_3_71">4, 0, 4, 0</column>
<column name="kernel_data_V_3_71_ret_reg_1899">4, 0, 4, 0</column>
<column name="kernel_data_V_3_7_ret_reg_1624">4, 0, 4, 0</column>
<column name="kernel_data_V_3_8">4, 0, 4, 0</column>
<column name="kernel_data_V_3_8_ret_reg_1664">4, 0, 4, 0</column>
<column name="kernel_data_V_3_9">4, 0, 4, 0</column>
<column name="kernel_data_V_3_9_ret_reg_1669">4, 0, 4, 0</column>
<column name="pX_3">32, 0, 32, 0</column>
<column name="pX_3_load_reg_1930">32, 0, 32, 0</column>
<column name="pY_3">32, 0, 32, 0</column>
<column name="pY_3_load_reg_1924">32, 0, 32, 0</column>
<column name="sX_3">32, 0, 32, 0</column>
<column name="sX_3_load_reg_1904">32, 0, 32, 0</column>
<column name="sY_3">32, 0, 32, 0</column>
<column name="sY_3_load_reg_1914">32, 0, 32, 0</column>
<column name="select_ln313_reg_2033">32, 0, 32, 0</column>
<column name="select_ln318_reg_2024">32, 0, 32, 0</column>
<column name="storemerge_reg_314">32, 0, 32, 0</column>
<column name="tmp_data_0_V_reg_1940">4, 0, 4, 0</column>
<column name="tmp_data_10_V_reg_1990">4, 0, 4, 0</column>
<column name="tmp_data_11_V_reg_1995">4, 0, 4, 0</column>
<column name="tmp_data_12_V_reg_2000">4, 0, 4, 0</column>
<column name="tmp_data_13_V_reg_2005">4, 0, 4, 0</column>
<column name="tmp_data_14_V_reg_2010">4, 0, 4, 0</column>
<column name="tmp_data_15_V_reg_2015">4, 0, 4, 0</column>
<column name="tmp_data_1_V_reg_1945">4, 0, 4, 0</column>
<column name="tmp_data_2_V_reg_1950">4, 0, 4, 0</column>
<column name="tmp_data_3_V_reg_1955">4, 0, 4, 0</column>
<column name="tmp_data_4_V_reg_1960">4, 0, 4, 0</column>
<column name="tmp_data_5_V_reg_1965">4, 0, 4, 0</column>
<column name="tmp_data_6_V_reg_1970">4, 0, 4, 0</column>
<column name="tmp_data_7_V_reg_1975">4, 0, 4, 0</column>
<column name="tmp_data_8_V_reg_1980">4, 0, 4, 0</column>
<column name="tmp_data_9_V_reg_1985">4, 0, 4, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config6&gt;, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config6&gt;, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config6&gt;, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config6&gt;, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config6&gt;, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, compute_output_buffer_2d&lt;array,array&lt;ap_fixed&lt;4,2,5,3,0&gt;,16u&gt;,config6&gt;, return value</column>
<column name="in_elem_data_0_V_read">in, 4, ap_none, in_elem_data_0_V_read, scalar</column>
<column name="in_elem_data_1_V_read">in, 4, ap_none, in_elem_data_1_V_read, scalar</column>
<column name="in_elem_data_2_V_read">in, 4, ap_none, in_elem_data_2_V_read, scalar</column>
<column name="in_elem_data_3_V_read">in, 4, ap_none, in_elem_data_3_V_read, scalar</column>
<column name="in_elem_data_4_V_read">in, 4, ap_none, in_elem_data_4_V_read, scalar</column>
<column name="in_elem_data_5_V_read">in, 4, ap_none, in_elem_data_5_V_read, scalar</column>
<column name="in_elem_data_6_V_read">in, 4, ap_none, in_elem_data_6_V_read, scalar</column>
<column name="in_elem_data_7_V_read">in, 4, ap_none, in_elem_data_7_V_read, scalar</column>
<column name="res_stream_V_data_0_V_din">out, 4, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_full_n">in, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_0_V_write">out, 1, ap_fifo, res_stream_V_data_0_V, pointer</column>
<column name="res_stream_V_data_1_V_din">out, 4, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_full_n">in, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_1_V_write">out, 1, ap_fifo, res_stream_V_data_1_V, pointer</column>
<column name="res_stream_V_data_2_V_din">out, 4, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_full_n">in, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_2_V_write">out, 1, ap_fifo, res_stream_V_data_2_V, pointer</column>
<column name="res_stream_V_data_3_V_din">out, 4, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_full_n">in, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_3_V_write">out, 1, ap_fifo, res_stream_V_data_3_V, pointer</column>
<column name="res_stream_V_data_4_V_din">out, 4, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_full_n">in, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_4_V_write">out, 1, ap_fifo, res_stream_V_data_4_V, pointer</column>
<column name="res_stream_V_data_5_V_din">out, 4, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_full_n">in, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_5_V_write">out, 1, ap_fifo, res_stream_V_data_5_V, pointer</column>
<column name="res_stream_V_data_6_V_din">out, 4, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_full_n">in, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_6_V_write">out, 1, ap_fifo, res_stream_V_data_6_V, pointer</column>
<column name="res_stream_V_data_7_V_din">out, 4, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_full_n">in, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_7_V_write">out, 1, ap_fifo, res_stream_V_data_7_V, pointer</column>
<column name="res_stream_V_data_8_V_din">out, 4, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_full_n">in, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_8_V_write">out, 1, ap_fifo, res_stream_V_data_8_V, pointer</column>
<column name="res_stream_V_data_9_V_din">out, 4, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_full_n">in, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_9_V_write">out, 1, ap_fifo, res_stream_V_data_9_V, pointer</column>
<column name="res_stream_V_data_10_V_din">out, 4, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_10_V_full_n">in, 1, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_10_V_write">out, 1, ap_fifo, res_stream_V_data_10_V, pointer</column>
<column name="res_stream_V_data_11_V_din">out, 4, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_11_V_full_n">in, 1, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_11_V_write">out, 1, ap_fifo, res_stream_V_data_11_V, pointer</column>
<column name="res_stream_V_data_12_V_din">out, 4, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_12_V_full_n">in, 1, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_12_V_write">out, 1, ap_fifo, res_stream_V_data_12_V, pointer</column>
<column name="res_stream_V_data_13_V_din">out, 4, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_13_V_full_n">in, 1, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_13_V_write">out, 1, ap_fifo, res_stream_V_data_13_V, pointer</column>
<column name="res_stream_V_data_14_V_din">out, 4, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_14_V_full_n">in, 1, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_14_V_write">out, 1, ap_fifo, res_stream_V_data_14_V, pointer</column>
<column name="res_stream_V_data_15_V_din">out, 4, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_15_V_full_n">in, 1, ap_fifo, res_stream_V_data_15_V, pointer</column>
<column name="res_stream_V_data_15_V_write">out, 1, ap_fifo, res_stream_V_data_15_V, pointer</column>
</table>
</item>
</section>
</profile>
