##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for CyBUS_CLK
		4.2::Critical Path Report for LIN_IntClock
		4.3::Critical Path Report for Line_IntClock
		4.4::Critical Path Report for UART_2_IntClock
		4.5::Critical Path Report for UART_PS2_IntClock
		4.6::Critical Path Report for timer_clock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (Line_IntClock:R vs. Line_IntClock:R)
		5.2::Critical Path Report for (UART_PS2_IntClock:R vs. UART_PS2_IntClock:R)
		5.3::Critical Path Report for (UART_2_IntClock:R vs. UART_2_IntClock:R)
		5.4::Critical Path Report for (LIN_IntClock:R vs. LIN_IntClock:R)
		5.5::Critical Path Report for (timer_clock:R vs. timer_clock:R)
		5.6::Critical Path Report for (CyBUS_CLK:R vs. Line_IntClock:R)
		5.7::Critical Path Report for (CyBUS_CLK:R vs. UART_PS2_IntClock:R)
		5.8::Critical Path Report for (CyBUS_CLK:R vs. LIN_IntClock:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_1            | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_1(routed)    | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK          | Frequency: 48.33 MHz  | Target: 48.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.10 MHz   | 
Clock: CyIMO              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK       | N/A                   | Target: 48.00 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 48.00 MHz  | 
Clock: LIN_IntClock       | Frequency: 45.03 MHz  | Target: 0.15 MHz   | 
Clock: Line_IntClock      | Frequency: 41.58 MHz  | Target: 0.31 MHz   | 
Clock: UART_2_IntClock    | Frequency: 39.57 MHz  | Target: 0.31 MHz   | 
Clock: UART_PS2_IntClock  | Frequency: 48.14 MHz  | Target: 0.31 MHz   | 
Clock: timer_clock        | Frequency: 55.67 MHz  | Target: 0.01 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
CyBUS_CLK          LIN_IntClock       20833.3          141         N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          Line_IntClock      20833.3          4178        N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_PS2_IntClock  20833.3          4892        N/A              N/A         N/A              N/A         N/A              N/A         
LIN_IntClock       LIN_IntClock       6.52083e+006     6498624     N/A              N/A         N/A              N/A         N/A              N/A         
Line_IntClock      Line_IntClock      3.25e+006        3225949     N/A              N/A         N/A              N/A         N/A              N/A         
UART_2_IntClock    UART_2_IntClock    3.25e+006        3224728     N/A              N/A         N/A              N/A         N/A              N/A         
UART_PS2_IntClock  UART_PS2_IntClock  3.25e+006        3229226     N/A              N/A         N/A              N/A         N/A              N/A         
timer_clock        timer_clock        7.8125e+007      78107036    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase   
--------------  ------------  -----------------  
LIN_TX(0)_PAD   29873         LIN_IntClock:R     
Line_Tx(0)_PAD  32206         Line_IntClock:R    
Tx_UART(0)_PAD  32448         UART_2_IntClock:R  


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 48.33 MHz | Target: 48.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LIN_RX(0)_SYNC/out
Path End       : \LIN:BUART:rx_state_2\/main_8
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : 141p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17182
-------------------------------------   ----- 
End-of-path arrival time (ps)           17182
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
LIN_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
LIN_RX(0)_SYNC/out                   synccell      1480   1480    141  RISE       1
\LIN:BUART:rx_postpoll\/main_2       macrocell15   3217   4697    141  RISE       1
\LIN:BUART:rx_postpoll\/q            macrocell15   3350   8047    141  RISE       1
\LIN:BUART:rx_state_2_split\/main_3  macrocell19   2884  10930    141  RISE       1
\LIN:BUART:rx_state_2_split\/q       macrocell19   3350  14280    141  RISE       1
\LIN:BUART:rx_state_2\/main_8        macrocell18   2902  17182    141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for LIN_IntClock
******************************************
Clock: LIN_IntClock
Frequency: 45.03 MHz | Target: 0.15 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_0\/q
Path End       : \LIN:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LIN:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6498624p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                              -11520
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6509313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10690
-------------------------------------   ----- 
End-of-path arrival time (ps)           10690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_0\/q                      macrocell28     1250   1250  6498624  RISE       1
\LIN:BUART:counter_load_not\/main_1           macrocell9      3781   5031  6498624  RISE       1
\LIN:BUART:counter_load_not\/q                macrocell9      3350   8381  6498624  RISE       1
\LIN:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2309  10690  6498624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Line_IntClock
*******************************************
Clock: Line_IntClock
Frequency: 41.58 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_0\/q
Path End       : \Line:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Line:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3225949p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12531
-------------------------------------   ----- 
End-of-path arrival time (ps)           12531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_0\/q                      macrocell56     1250   1250  3225949  RISE       1
\Line:BUART:counter_load_not\/main_1           macrocell35     5016   6266  3225949  RISE       1
\Line:BUART:counter_load_not\/q                macrocell35     3350   9616  3225949  RISE       1
\Line:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2914  12531  3225949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for UART_2_IntClock
*********************************************
Clock: UART_2_IntClock
Frequency: 39.57 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3224728p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                    -11520
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13752
-------------------------------------   ----- 
End-of-path arrival time (ps)           13752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q                      macrocell66     1250   1250  3224728  RISE       1
\UART_2:BUART:counter_load_not\/main_0           macrocell62     6843   8093  3224728  RISE       1
\UART_2:BUART:counter_load_not\/q                macrocell62     3350  11443  3224728  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2309  13752  3224728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_PS2_IntClock
***********************************************
Clock: UART_PS2_IntClock
Frequency: 48.14 MHz | Target: 0.31 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PS2:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_PS2:BUART:sRX:RxSts\/clock
Path slack     : 3229226p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19204
-------------------------------------   ----- 
End-of-path arrival time (ps)           19204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   5280   5280  3229226  RISE       1
\UART_PS2:BUART:rx_status_4\/main_1                 macrocell82      2895   8175  3229226  RISE       1
\UART_PS2:BUART:rx_status_4\/q                      macrocell82      3350  11525  3229226  RISE       1
\UART_PS2:BUART:sRX:RxSts\/status_4                 statusicell7     7679  19204  3229226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxSts\/clock                           statusicell7        0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for timer_clock
*****************************************
Clock: timer_clock
Frequency: 55.67 MHz | Target: 0.01 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 78107036p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   78125000
- Setup time                                             -11520
----------------------------------------------------   -------- 
End-of-path required time (ps)                         78113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6444
-------------------------------------   ---- 
End-of-path arrival time (ps)           6444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell4   3850   3850  78107036  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell4   2594   6444  78107036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (Line_IntClock:R vs. Line_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_0\/q
Path End       : \Line:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Line:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3225949p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12531
-------------------------------------   ----- 
End-of-path arrival time (ps)           12531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_0\/q                      macrocell56     1250   1250  3225949  RISE       1
\Line:BUART:counter_load_not\/main_1           macrocell35     5016   6266  3225949  RISE       1
\Line:BUART:counter_load_not\/q                macrocell35     3350   9616  3225949  RISE       1
\Line:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2914  12531  3225949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (UART_PS2_IntClock:R vs. UART_PS2_IntClock:R)
***************************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PS2:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_PS2:BUART:sRX:RxSts\/clock
Path slack     : 3229226p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19204
-------------------------------------   ----- 
End-of-path arrival time (ps)           19204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   5280   5280  3229226  RISE       1
\UART_PS2:BUART:rx_status_4\/main_1                 macrocell82      2895   8175  3229226  RISE       1
\UART_PS2:BUART:rx_status_4\/q                      macrocell82      3350  11525  3229226  RISE       1
\UART_PS2:BUART:sRX:RxSts\/status_4                 statusicell7     7679  19204  3229226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxSts\/clock                           statusicell7        0      0  RISE       1


5.3::Critical Path Report for (UART_2_IntClock:R vs. UART_2_IntClock:R)
***********************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3224728p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                    -11520
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13752
-------------------------------------   ----- 
End-of-path arrival time (ps)           13752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q                      macrocell66     1250   1250  3224728  RISE       1
\UART_2:BUART:counter_load_not\/main_0           macrocell62     6843   8093  3224728  RISE       1
\UART_2:BUART:counter_load_not\/q                macrocell62     3350  11443  3224728  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2309  13752  3224728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1


5.4::Critical Path Report for (LIN_IntClock:R vs. LIN_IntClock:R)
*****************************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_0\/q
Path End       : \LIN:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LIN:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6498624p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                              -11520
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6509313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10690
-------------------------------------   ----- 
End-of-path arrival time (ps)           10690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_0\/q                      macrocell28     1250   1250  6498624  RISE       1
\LIN:BUART:counter_load_not\/main_1           macrocell9      3781   5031  6498624  RISE       1
\LIN:BUART:counter_load_not\/q                macrocell9      3350   8381  6498624  RISE       1
\LIN:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2309  10690  6498624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell3       0      0  RISE       1


5.5::Critical Path Report for (timer_clock:R vs. timer_clock:R)
***************************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 78107036p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   78125000
- Setup time                                             -11520
----------------------------------------------------   -------- 
End-of-path required time (ps)                         78113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6444
-------------------------------------   ---- 
End-of-path arrival time (ps)           6444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell4   3850   3850  78107036  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell4   2594   6444  78107036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1


5.6::Critical Path Report for (CyBUS_CLK:R vs. Line_IntClock:R)
***************************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Line_Rx(0)_SYNC/out
Path End       : \Line:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Line:BUART:sRX:RxShifter:u0\/clock
Path slack     : 4178p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Line_IntClock:R#2)   20833
- Setup time                                             -5210
------------------------------------------------------   ----- 
End-of-path required time (ps)                           15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11445
-------------------------------------   ----- 
End-of-path arrival time (ps)           11445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Line_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Line_Rx(0)_SYNC/out                     synccell        1480   1480   4178  RISE       1
\Line:BUART:rx_postpoll\/main_2         macrocell44     3813   5293   4178  RISE       1
\Line:BUART:rx_postpoll\/q              macrocell44     3350   8643   4178  RISE       1
\Line:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2803  11445   4178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1


5.7::Critical Path Report for (CyBUS_CLK:R vs. UART_PS2_IntClock:R)
*******************************************************************

++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)_SYNC/out
Path End       : \UART_PS2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 4892p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_PS2_IntClock:R#2)   20833
- Setup time                                                 -5210
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10731
-------------------------------------   ----- 
End-of-path arrival time (ps)           10731
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
PS2_IN(0)_SYNC/out                          synccell         1480   1480   4892  RISE       1
\UART_PS2:BUART:rx_postpoll\/main_2         macrocell76      2989   4469   4892  RISE       1
\UART_PS2:BUART:rx_postpoll\/q              macrocell76      3350   7819   4892  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2912  10731   4892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1


5.8::Critical Path Report for (CyBUS_CLK:R vs. LIN_IntClock:R)
**************************************************************

++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LIN_RX(0)_SYNC/out
Path End       : \LIN:BUART:rx_state_2\/main_8
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : 141p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17182
-------------------------------------   ----- 
End-of-path arrival time (ps)           17182
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
LIN_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
LIN_RX(0)_SYNC/out                   synccell      1480   1480    141  RISE       1
\LIN:BUART:rx_postpoll\/main_2       macrocell15   3217   4697    141  RISE       1
\LIN:BUART:rx_postpoll\/q            macrocell15   3350   8047    141  RISE       1
\LIN:BUART:rx_state_2_split\/main_3  macrocell19   2884  10930    141  RISE       1
\LIN:BUART:rx_state_2_split\/q       macrocell19   3350  14280    141  RISE       1
\LIN:BUART:rx_state_2\/main_8        macrocell18   2902  17182    141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LIN_RX(0)_SYNC/out
Path End       : \LIN:BUART:rx_state_2\/main_8
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : 141p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17182
-------------------------------------   ----- 
End-of-path arrival time (ps)           17182
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
LIN_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
LIN_RX(0)_SYNC/out                   synccell      1480   1480    141  RISE       1
\LIN:BUART:rx_postpoll\/main_2       macrocell15   3217   4697    141  RISE       1
\LIN:BUART:rx_postpoll\/q            macrocell15   3350   8047    141  RISE       1
\LIN:BUART:rx_state_2_split\/main_3  macrocell19   2884  10930    141  RISE       1
\LIN:BUART:rx_state_2_split\/q       macrocell19   3350  14280    141  RISE       1
\LIN:BUART:rx_state_2\/main_8        macrocell18   2902  17182    141  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Line_Rx(0)_SYNC/out
Path End       : \Line:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \Line:BUART:sRX:RxShifter:u0\/clock
Path slack     : 4178p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Line_IntClock:R#2)   20833
- Setup time                                             -5210
------------------------------------------------------   ----- 
End-of-path required time (ps)                           15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11445
-------------------------------------   ----- 
End-of-path arrival time (ps)           11445
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Line_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                                model name     delay     AT  slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -----  ----  ------
Line_Rx(0)_SYNC/out                     synccell        1480   1480   4178  RISE       1
\Line:BUART:rx_postpoll\/main_2         macrocell44     3813   5293   4178  RISE       1
\Line:BUART:rx_postpoll\/q              macrocell44     3350   8643   4178  RISE       1
\Line:BUART:sRX:RxShifter:u0\/route_si  datapathcell5   2803  11445   4178  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LIN_RX(0)_SYNC/out
Path End       : \LIN:BUART:rx_break_detect\/main_3
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 4401p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12923
-------------------------------------   ----- 
End-of-path arrival time (ps)           12923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
LIN_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
LIN_RX(0)_SYNC/out                  synccell      1480   1480    141  RISE       1
\LIN:BUART:rx_postpoll\/main_2      macrocell15   3217   4697    141  RISE       1
\LIN:BUART:rx_postpoll\/q           macrocell15   3350   8047    141  RISE       1
\LIN:BUART:rx_break_detect\/main_3  macrocell11   4876  12923   4401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LIN_RX(0)_SYNC/out
Path End       : \LIN:BUART:rx_status_3\/main_3
Capture Clock  : \LIN:BUART:rx_status_3\/clock_0
Path slack     : 4401p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12923
-------------------------------------   ----- 
End-of-path arrival time (ps)           12923
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
LIN_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
LIN_RX(0)_SYNC/out              synccell      1480   1480    141  RISE       1
\LIN:BUART:rx_postpoll\/main_2  macrocell15   3217   4697    141  RISE       1
\LIN:BUART:rx_postpoll\/q       macrocell15   3350   8047    141  RISE       1
\LIN:BUART:rx_status_3\/main_3  macrocell23   4876  12923   4401  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_3\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LIN_RX(0)_SYNC/out
Path End       : \LIN:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \LIN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 4676p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -5210
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10947
-------------------------------------   ----- 
End-of-path arrival time (ps)           10947
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
LIN_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                               model name     delay     AT  slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -----  ----  ------
LIN_RX(0)_SYNC/out                     synccell        1480   1480    141  RISE       1
\LIN:BUART:rx_postpoll\/main_2         macrocell15     3217   4697    141  RISE       1
\LIN:BUART:rx_postpoll\/q              macrocell15     3350   8047    141  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/route_si  datapathcell1   2900  10947   4676  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)_SYNC/out
Path End       : \UART_PS2:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 4892p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_PS2_IntClock:R#2)   20833
- Setup time                                                 -5210
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               15623

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10731
-------------------------------------   ----- 
End-of-path arrival time (ps)           10731
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                                    model name      delay     AT  slack  edge  Fanout
------------------------------------------  --------------  -----  -----  -----  ----  ------
PS2_IN(0)_SYNC/out                          synccell         1480   1480   4892  RISE       1
\UART_PS2:BUART:rx_postpoll\/main_2         macrocell76      2989   4469   4892  RISE       1
\UART_PS2:BUART:rx_postpoll\/q              macrocell76      3350   7819   4892  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/route_si  datapathcell10   2912  10731   4892  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LIN_RX(0)_SYNC/out
Path End       : \LIN:BUART:rx_state_0\/main_3
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 5305p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12018
-------------------------------------   ----- 
End-of-path arrival time (ps)           12018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
LIN_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
LIN_RX(0)_SYNC/out              synccell      1480   1480    141  RISE       1
\LIN:BUART:rx_postpoll\/main_2  macrocell15   3217   4697    141  RISE       1
\LIN:BUART:rx_postpoll\/q       macrocell15   3350   8047    141  RISE       1
\LIN:BUART:rx_state_0\/main_3   macrocell16   3971  12018   5305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LIN_RX(0)_SYNC/out
Path End       : \LIN:BUART:rx_state_1\/main_3
Capture Clock  : \LIN:BUART:rx_state_1\/clock_0
Path slack     : 5305p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12018
-------------------------------------   ----- 
End-of-path arrival time (ps)           12018
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
LIN_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
LIN_RX(0)_SYNC/out              synccell      1480   1480    141  RISE       1
\LIN:BUART:rx_postpoll\/main_2  macrocell15   3217   4697    141  RISE       1
\LIN:BUART:rx_postpoll\/q       macrocell15   3350   8047    141  RISE       1
\LIN:BUART:rx_state_1\/main_3   macrocell17   3971  12018   5305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LIN_RX(0)_SYNC/out
Path End       : \LIN:BUART:rx_state_2\/main_3
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : 5326p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11998
-------------------------------------   ----- 
End-of-path arrival time (ps)           11998
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
LIN_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
LIN_RX(0)_SYNC/out              synccell      1480   1480    141  RISE       1
\LIN:BUART:rx_postpoll\/main_2  macrocell15   3217   4697    141  RISE       1
\LIN:BUART:rx_postpoll\/q       macrocell15   3350   8047    141  RISE       1
\LIN:BUART:rx_state_2\/main_3   macrocell18   3951  11998   5326  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Line_Rx(0)_SYNC/out
Path End       : \Line:BUART:rx_markspace_pre\/main_3
Capture Clock  : \Line:BUART:rx_markspace_pre\/clock_0
Path slack     : 5870p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Line_IntClock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11454
-------------------------------------   ----- 
End-of-path arrival time (ps)           11454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Line_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                              model name   delay     AT  slack  edge  Fanout
------------------------------------  -----------  -----  -----  -----  ----  ------
Line_Rx(0)_SYNC/out                   synccell      1480   1480   4178  RISE       1
\Line:BUART:rx_postpoll\/main_2       macrocell44   3813   5293   4178  RISE       1
\Line:BUART:rx_postpoll\/q            macrocell44   3350   8643   4178  RISE       1
\Line:BUART:rx_markspace_pre\/main_3  macrocell43   2811  11454   5870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_markspace_pre\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Line_Rx(0)_SYNC/out
Path End       : \Line:BUART:rx_state_0\/main_3
Capture Clock  : \Line:BUART:rx_state_0\/clock_0
Path slack     : 5870p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Line_IntClock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11454
-------------------------------------   ----- 
End-of-path arrival time (ps)           11454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Line_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Line_Rx(0)_SYNC/out              synccell      1480   1480   4178  RISE       1
\Line:BUART:rx_postpoll\/main_2  macrocell44   3813   5293   4178  RISE       1
\Line:BUART:rx_postpoll\/q       macrocell44   3350   8643   4178  RISE       1
\Line:BUART:rx_state_0\/main_3   macrocell45   2811  11454   5870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Line_Rx(0)_SYNC/out
Path End       : \Line:BUART:rx_status_3\/main_3
Capture Clock  : \Line:BUART:rx_status_3\/clock_0
Path slack     : 5870p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Line_IntClock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11454
-------------------------------------   ----- 
End-of-path arrival time (ps)           11454
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Line_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Line_Rx(0)_SYNC/out              synccell      1480   1480   4178  RISE       1
\Line:BUART:rx_postpoll\/main_2  macrocell44   3813   5293   4178  RISE       1
\Line:BUART:rx_postpoll\/q       macrocell44   3350   8643   4178  RISE       1
\Line:BUART:rx_status_3\/main_3  macrocell49   2811  11454   5870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_status_3\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Line_Rx(0)_SYNC/out
Path End       : \Line:BUART:pollcount_0\/main_3
Capture Clock  : \Line:BUART:pollcount_0\/clock_0
Path slack     : 9282p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Line_IntClock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8041
-------------------------------------   ---- 
End-of-path arrival time (ps)           8041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Line_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Line_Rx(0)_SYNC/out              synccell      1480   1480   4178  RISE       1
\Line:BUART:pollcount_0\/main_3  macrocell36   6561   8041   9282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:pollcount_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Line_Rx(0)_SYNC/out
Path End       : \Line:BUART:pollcount_1\/main_4
Capture Clock  : \Line:BUART:pollcount_1\/clock_0
Path slack     : 9282p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Line_IntClock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8041
-------------------------------------   ---- 
End-of-path arrival time (ps)           8041
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Line_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
Line_Rx(0)_SYNC/out              synccell      1480   1480   4178  RISE       1
\Line:BUART:pollcount_1\/main_4  macrocell37   6561   8041   9282  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)_SYNC/out
Path End       : \UART_PS2:BUART:rx_last\/main_0
Capture Clock  : \UART_PS2:BUART:rx_last\/clock_0
Path slack     : 10449p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_PS2_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6874
-------------------------------------   ---- 
End-of-path arrival time (ps)           6874
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
PS2_IN(0)_SYNC/out               synccell      1480   1480   4892  RISE       1
\UART_PS2:BUART:rx_last\/main_0  macrocell74   5394   6874  10449  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_last\/clock_0                           macrocell74         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)_SYNC/out
Path End       : \UART_PS2:BUART:rx_state_2\/main_9
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 11348p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_PS2_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5976
-------------------------------------   ---- 
End-of-path arrival time (ps)           5976
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
PS2_IN(0)_SYNC/out                  synccell      1480   1480   4892  RISE       1
\UART_PS2:BUART:rx_state_2\/main_9  macrocell78   4496   5976  11348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LIN_RX(0)_SYNC/out
Path End       : \LIN:BUART:rx_last\/main_0
Capture Clock  : \LIN:BUART:rx_last\/clock_0
Path slack     : 11705p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5619
-------------------------------------   ---- 
End-of-path arrival time (ps)           5619
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
LIN_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                    model name   delay     AT  slack  edge  Fanout
--------------------------  -----------  -----  -----  -----  ----  ------
LIN_RX(0)_SYNC/out          synccell      1480   1480    141  RISE       1
\LIN:BUART:rx_last\/main_0  macrocell13   4139   5619  11705  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_last\/clock_0                                macrocell13         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Line_Rx(0)_SYNC/out
Path End       : \Line:BUART:rx_last\/main_0
Capture Clock  : \Line:BUART:rx_last\/clock_0
Path slack     : 12031p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Line_IntClock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Line_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                     model name   delay     AT  slack  edge  Fanout
---------------------------  -----------  -----  -----  -----  ----  ------
Line_Rx(0)_SYNC/out          synccell      1480   1480   4178  RISE       1
\Line:BUART:rx_last\/main_0  macrocell41   3813   5293  12031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_last\/clock_0                               macrocell41         0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : Line_Rx(0)_SYNC/out
Path End       : \Line:BUART:rx_state_2\/main_6
Capture Clock  : \Line:BUART:rx_state_2\/clock_0
Path slack     : 12031p

Capture Clock Arrival Time                                   0
+ Clock path delay                                           0
+ Cycle adjust (CyBUS_CLK:R#156 vs. Line_IntClock:R#2)   20833
- Setup time                                             -3510
------------------------------------------------------   ----- 
End-of-path required time (ps)                           17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5293
-------------------------------------   ---- 
End-of-path arrival time (ps)           5293
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
Line_Rx(0)_SYNC/clock                                       synccell            0      0  RISE       1

Data path
pin name                        model name   delay     AT  slack  edge  Fanout
------------------------------  -----------  -----  -----  -----  ----  ------
Line_Rx(0)_SYNC/out             synccell      1480   1480   4178  RISE       1
\Line:BUART:rx_state_2\/main_6  macrocell46   3813   5293  12031  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)_SYNC/out
Path End       : \UART_PS2:BUART:rx_state_0\/main_10
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 12148p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_PS2_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
PS2_IN(0)_SYNC/out                   synccell      1480   1480   4892  RISE       1
\UART_PS2:BUART:rx_state_0\/main_10  macrocell77   3696   5176  12148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)_SYNC/out
Path End       : \UART_PS2:BUART:rx_status_3\/main_7
Capture Clock  : \UART_PS2:BUART:rx_status_3\/clock_0
Path slack     : 12148p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_PS2_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5176
-------------------------------------   ---- 
End-of-path arrival time (ps)           5176
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
PS2_IN(0)_SYNC/out                   synccell      1480   1480   4892  RISE       1
\UART_PS2:BUART:rx_status_3\/main_7  macrocell81   3696   5176  12148  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_status_3\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LIN_RX(0)_SYNC/out
Path End       : MODIN1_0/main_3
Capture Clock  : MODIN1_0/clock_0
Path slack     : 12626p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
LIN_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
LIN_RX(0)_SYNC/out  synccell      1480   1480    141  RISE       1
MODIN1_0/main_3     macrocell1    3217   4697  12626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : LIN_RX(0)_SYNC/out
Path End       : MODIN1_1/main_4
Capture Clock  : MODIN1_1/clock_0
Path slack     : 12626p

Capture Clock Arrival Time                                  0
+ Clock path delay                                          0
+ Cycle adjust (CyBUS_CLK:R#313 vs. LIN_IntClock:R#2)   20833
- Setup time                                            -3510
-----------------------------------------------------   ----- 
End-of-path required time (ps)                          17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4697
-------------------------------------   ---- 
End-of-path arrival time (ps)           4697
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
LIN_RX(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
LIN_RX(0)_SYNC/out  synccell      1480   1480    141  RISE       1
MODIN1_1/main_4     macrocell2    3217   4697  12626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)_SYNC/out
Path End       : MODIN6_0/main_3
Capture Clock  : MODIN6_0/clock_0
Path slack     : 12855p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_PS2_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
PS2_IN(0)_SYNC/out  synccell      1480   1480   4892  RISE       1
MODIN6_0/main_3     macrocell3    2989   4469  12855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS2_IN(0)_SYNC/out
Path End       : MODIN6_1/main_4
Capture Clock  : MODIN6_1/clock_0
Path slack     : 12855p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (CyBUS_CLK:R#156 vs. UART_PS2_IntClock:R#2)   20833
- Setup time                                                 -3510
----------------------------------------------------------   ----- 
End-of-path required time (ps)                               17323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4469
-------------------------------------   ---- 
End-of-path arrival time (ps)           4469
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS2_IN(0)_SYNC/clock                                        synccell            0      0  RISE       1

Data path
pin name            model name   delay     AT  slack  edge  Fanout
------------------  -----------  -----  -----  -----  ----  ------
PS2_IN(0)_SYNC/out  synccell      1480   1480   4892  RISE       1
MODIN6_1/main_4     macrocell4    2989   4469  12855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3224728p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                    -11520
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13752
-------------------------------------   ----- 
End-of-path arrival time (ps)           13752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                                         model name     delay     AT    slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q                      macrocell66     1250   1250  3224728  RISE       1
\UART_2:BUART:counter_load_not\/main_0           macrocell62     6843   8093  3224728  RISE       1
\UART_2:BUART:counter_load_not\/q                macrocell62     3350  11443  3224728  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2309  13752  3224728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_2:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3225144p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -6290
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3243710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18566
-------------------------------------   ----- 
End-of-path arrival time (ps)           18566
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell9   5680   5680  3225144  RISE       1
\UART_2:BUART:tx_bitclk_enable_pre\/main_0      macrocell64     2902   8582  3225144  RISE       1
\UART_2:BUART:tx_bitclk_enable_pre\/q           macrocell64     3350  11932  3225144  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell8   6634  18566  3225144  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_0\/q
Path End       : \Line:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \Line:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 3225949p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                -11520
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3238480

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12531
-------------------------------------   ----- 
End-of-path arrival time (ps)           12531
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_0\/q                      macrocell56     1250   1250  3225949  RISE       1
\Line:BUART:counter_load_not\/main_1           macrocell35     5016   6266  3225949  RISE       1
\Line:BUART:counter_load_not\/q                macrocell35     3350   9616  3225949  RISE       1
\Line:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell7   2914  12531  3225949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Line:BUART:sTX:TxSts\/status_0
Capture Clock  : \Line:BUART:sTX:TxSts\/clock
Path slack     : 3226847p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       21583
-------------------------------------   ----- 
End-of-path arrival time (ps)           21583
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Line:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  3226847  RISE       1
\Line:BUART:tx_status_0\/main_2                 macrocell59     7064  12344  3226847  RISE       1
\Line:BUART:tx_status_0\/q                      macrocell59     3350  15694  3226847  RISE       1
\Line:BUART:sTX:TxSts\/status_0                 statusicell5    5889  21583  3226847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sTX:TxSts\/clock                               statusicell5        0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Line:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \Line:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3228752p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243710

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14958
-------------------------------------   ----- 
End-of-path arrival time (ps)           14958
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Line:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell7   5680   5680  3228752  RISE       1
\Line:BUART:tx_bitclk_enable_pre\/main_0      macrocell53     3634   9314  3228752  RISE       1
\Line:BUART:tx_bitclk_enable_pre\/q           macrocell53     3350  12664  3228752  RISE       1
\Line:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell6   2294  14958  3228752  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PS2:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_PS2:BUART:sRX:RxSts\/clock
Path slack     : 3229226p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       19204
-------------------------------------   ----- 
End-of-path arrival time (ps)           19204
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1

Data path
pin name                                            model name      delay     AT    slack  edge  Fanout
--------------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell10   5280   5280  3229226  RISE       1
\UART_PS2:BUART:rx_status_4\/main_1                 macrocell82      2895   8175  3229226  RISE       1
\UART_PS2:BUART:rx_status_4\/q                      macrocell82      3350  11525  3229226  RISE       1
\UART_PS2:BUART:sRX:RxSts\/status_4                 statusicell7     7679  19204  3229226  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxSts\/clock                           statusicell7        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \Line:BUART:tx_state_0\/main_2
Capture Clock  : \Line:BUART:tx_state_0\/clock_0
Path slack     : 3229395p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17095
-------------------------------------   ----- 
End-of-path arrival time (ps)           17095
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Line:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell6   5280   5280  3226847  RISE       1
\Line:BUART:tx_state_0\/main_2                  macrocell56    11815  17095  3229395  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \Line:BUART:sRX:RxSts\/status_4
Capture Clock  : \Line:BUART:sRX:RxSts\/clock
Path slack     : 3231369p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       17061
-------------------------------------   ----- 
End-of-path arrival time (ps)           17061
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\Line:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell5   5280   5280  3231369  RISE       1
\Line:BUART:rx_status_4\/main_1                 macrocell50     6104  11384  3231369  RISE       1
\Line:BUART:rx_status_4\/q                      macrocell50     3350  14734  3231369  RISE       1
\Line:BUART:sRX:RxSts\/status_4                 statusicell4    2326  17061  3231369  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_address_detected\/q
Path End       : \UART_PS2:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PS2:BUART:sRX:RxBitCounter\/clock
Path slack     : 3231476p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -4220
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3245780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14304
-------------------------------------   ----- 
End-of-path arrival time (ps)           14304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_address_detected\/clock_0               macrocell71         0      0  RISE       1

Data path
pin name                                 model name   delay     AT    slack  edge  Fanout
---------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_address_detected\/q   macrocell71   1250   1250  3231476  RISE       1
\UART_PS2:BUART:rx_counter_load\/main_0  macrocell73   7392   8642  3231476  RISE       1
\UART_PS2:BUART:rx_counter_load\/q       macrocell73   3350  11992  3231476  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/load   count7cell    2312  14304  3231476  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_0\/q
Path End       : \Line:BUART:sRX:RxBitCounter\/load
Capture Clock  : \Line:BUART:sRX:RxBitCounter\/clock
Path slack     : 3232666p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -4220
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3245780

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13114
-------------------------------------   ----- 
End-of-path arrival time (ps)           13114
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_0\/q            macrocell45   1250   1250  3232666  RISE       1
\Line:BUART:rx_counter_load\/main_1  macrocell40   5587   6837  3232666  RISE       1
\Line:BUART:rx_counter_load\/q       macrocell40   3350  10187  3232666  RISE       1
\Line:BUART:sRX:RxBitCounter\/load   count7cell    2927  13114  3232666  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_2:BUART:txn\/main_3
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 3232976p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13514
-------------------------------------   ----- 
End-of-path arrival time (ps)           13514
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   7280   7280  3232976  RISE       1
\UART_2:BUART:txn\/main_3                macrocell70     6234  13514  3232976  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_2:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_2:BUART:sTX:TxSts\/clock
Path slack     : 3233656p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -1570
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3248430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14774
-------------------------------------   ----- 
End-of-path arrival time (ps)           14774
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  3233656  RISE       1
\UART_2:BUART:tx_status_0\/main_2                 macrocell68     3216   8496  3233656  RISE       1
\UART_2:BUART:tx_status_0\/q                      macrocell68     3350  11846  3233656  RISE       1
\UART_2:BUART:sTX:TxSts\/status_0                 statusicell6    2927  14774  3233656  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxSts\/clock                             statusicell6        0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \Line:BUART:txn\/main_3
Capture Clock  : \Line:BUART:txn\/clock_0
Path slack     : 3234030p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12460
-------------------------------------   ----- 
End-of-path arrival time (ps)           12460
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\Line:BUART:sTX:TxShifter:u0\/so_comb  datapathcell6   7280   7280  3234030  RISE       1
\Line:BUART:txn\/main_3                macrocell61     5180  12460  3234030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_bitclk_enable\/q
Path End       : \Line:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \Line:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3234493p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9207
-------------------------------------   ---- 
End-of-path arrival time (ps)           9207
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_bitclk_enable\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\Line:BUART:rx_bitclk_enable\/q          macrocell39     1250   1250  3234493  RISE       1
\Line:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell5   7957   9207  3234493  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_0\/q
Path End       : \UART_PS2:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3235384p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8316
-------------------------------------   ---- 
End-of-path arrival time (ps)           8316
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_0\/q                macrocell77      1250   1250  3233138  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell10   7066   8316  3235384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_address_detected\/q
Path End       : \Line:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \Line:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3235750p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7950
-------------------------------------   ---- 
End-of-path arrival time (ps)           7950
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_address_detected\/clock_0                   macrocell38         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\Line:BUART:rx_address_detected\/q       macrocell38     1250   1250  3233843  RISE       1
\Line:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell5   6700   7950  3235750  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_0\/q
Path End       : \Line:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \Line:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3235918p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -6300
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7782
-------------------------------------   ---- 
End-of-path arrival time (ps)           7782
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_0\/q                macrocell45     1250   1250  3232666  RISE       1
\Line:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell5   6532   7782  3235918  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_bitclk_enable\/q
Path End       : \Line:BUART:rx_load_fifo\/main_2
Capture Clock  : \Line:BUART:rx_load_fifo\/clock_0
Path slack     : 3235952p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10538
-------------------------------------   ----- 
End-of-path arrival time (ps)           10538
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_bitclk_enable\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_bitclk_enable\/q   macrocell39   1250   1250  3234493  RISE       1
\Line:BUART:rx_load_fifo\/main_2  macrocell42   9288  10538  3235952  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_load_fifo\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_address_detected\/q
Path End       : \UART_PS2:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3235970p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7730
-------------------------------------   ---- 
End-of-path arrival time (ps)           7730
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_address_detected\/clock_0               macrocell71         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_address_detected\/q       macrocell71      1250   1250  3231476  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell10   6480   7730  3235970  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_0\/q
Path End       : \Line:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \Line:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3236348p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7362
-------------------------------------   ---- 
End-of-path arrival time (ps)           7362
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_0\/q                macrocell56     1250   1250  3225949  RISE       1
\Line:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell6   6112   7362  3236348  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \Line:BUART:tx_bitclk\/main_0
Capture Clock  : \Line:BUART:tx_bitclk\/clock_0
Path slack     : 3237176p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9314
-------------------------------------   ---- 
End-of-path arrival time (ps)           9314
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sTX:sCLOCK:TxBitClkGen\/clock                  datapathcell7       0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\Line:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell7   5680   5680  3228752  RISE       1
\Line:BUART:tx_bitclk\/main_0                 macrocell52     3634   9314  3237176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_bitclk\/clock_0                             macrocell52         0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_bitclk_enable\/q
Path End       : \Line:BUART:rx_state_2\/main_2
Capture Clock  : \Line:BUART:rx_state_2\/clock_0
Path slack     : 3237551p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8939
-------------------------------------   ---- 
End-of-path arrival time (ps)           8939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_bitclk_enable\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_bitclk_enable\/q  macrocell39   1250   1250  3234493  RISE       1
\Line:BUART:rx_state_2\/main_2   macrocell46   7689   8939  3237551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_address_detected\/q
Path End       : \UART_PS2:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3237848p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8642
-------------------------------------   ---- 
End-of-path arrival time (ps)           8642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_address_detected\/clock_0               macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_address_detected\/q  macrocell71   1250   1250  3231476  RISE       1
\UART_PS2:BUART:rx_load_fifo\/main_0    macrocell75   7392   8642  3237848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_load_fifo\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_address_detected\/q
Path End       : \UART_PS2:BUART:rx_state_2\/main_0
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 3237848p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8642
-------------------------------------   ---- 
End-of-path arrival time (ps)           8642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_address_detected\/clock_0               macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_address_detected\/q  macrocell71   1250   1250  3231476  RISE       1
\UART_PS2:BUART:rx_state_2\/main_0      macrocell78   7392   8642  3237848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_address_detected\/q
Path End       : \UART_PS2:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_PS2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3237848p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8642
-------------------------------------   ---- 
End-of-path arrival time (ps)           8642
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_address_detected\/clock_0               macrocell71         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_address_detected\/q      macrocell71   1250   1250  3231476  RISE       1
\UART_PS2:BUART:rx_state_stop1_reg\/main_0  macrocell80   7392   8642  3237848  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_stop1_reg\/clock_0                macrocell80         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \UART_2:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_2:BUART:tx_bitclk\/clock_0
Path slack     : 3237908p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8582
-------------------------------------   ---- 
End-of-path arrival time (ps)           8582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                        model name     delay     AT    slack  edge  Fanout
----------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell9   5680   5680  3225144  RISE       1
\UART_2:BUART:tx_bitclk\/main_0                 macrocell63     2902   8582  3237908  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell63         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_bitclk_enable\/q
Path End       : \Line:BUART:rx_markspace_pre\/main_2
Capture Clock  : \Line:BUART:rx_markspace_pre\/clock_0
Path slack     : 3237930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8560
-------------------------------------   ---- 
End-of-path arrival time (ps)           8560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_bitclk_enable\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_bitclk_enable\/q       macrocell39   1250   1250  3234493  RISE       1
\Line:BUART:rx_markspace_pre\/main_2  macrocell43   7310   8560  3237930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_markspace_pre\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_bitclk_enable\/q
Path End       : \Line:BUART:rx_state_0\/main_2
Capture Clock  : \Line:BUART:rx_state_0\/clock_0
Path slack     : 3237930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8560
-------------------------------------   ---- 
End-of-path arrival time (ps)           8560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_bitclk_enable\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_bitclk_enable\/q  macrocell39   1250   1250  3234493  RISE       1
\Line:BUART:rx_state_0\/main_2   macrocell45   7310   8560  3237930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_bitclk_enable\/q
Path End       : \Line:BUART:rx_state_3\/main_2
Capture Clock  : \Line:BUART:rx_state_3\/clock_0
Path slack     : 3237930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8560
-------------------------------------   ---- 
End-of-path arrival time (ps)           8560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_bitclk_enable\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_bitclk_enable\/q  macrocell39   1250   1250  3234493  RISE       1
\Line:BUART:rx_state_3\/main_2   macrocell47   7310   8560  3237930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_bitclk_enable\/q
Path End       : \Line:BUART:rx_status_3\/main_2
Capture Clock  : \Line:BUART:rx_status_3\/clock_0
Path slack     : 3237930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8560
-------------------------------------   ---- 
End-of-path arrival time (ps)           8560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_bitclk_enable\/clock_0                      macrocell39         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_bitclk_enable\/q  macrocell39   1250   1250  3234493  RISE       1
\Line:BUART:rx_status_3\/main_2  macrocell49   7310   8560  3237930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_status_3\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_2:BUART:tx_state_0\/main_2
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 3237994p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8496
-------------------------------------   ---- 
End-of-path arrival time (ps)           8496
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT    slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   5280   5280  3233656  RISE       1
\UART_2:BUART:tx_state_0\/main_2                  macrocell65     3216   8496  3237994  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS2:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3238126p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -6300
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3243700

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5574
-------------------------------------   ---- 
End-of-path arrival time (ps)           5574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/clock_0                  macrocell72         0      0  RISE       1

Data path
pin name                                     model name      delay     AT    slack  edge  Fanout
-------------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_bitclk_enable\/q          macrocell72      1250   1250  3238126  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell10   4324   5574  3238126  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sRX:RxBitCounter\/count_0
Path End       : \Line:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \Line:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3238134p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8356
-------------------------------------   ---- 
End-of-path arrival time (ps)           8356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  3238134  RISE       1
\Line:BUART:rx_bitclk_enable\/main_2   macrocell39   6246   8356  3238134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_bitclk_enable\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sRX:RxBitCounter\/count_1
Path End       : \Line:BUART:pollcount_0\/main_1
Capture Clock  : \Line:BUART:pollcount_0\/clock_0
Path slack     : 3238186p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3238186  RISE       1
\Line:BUART:pollcount_0\/main_1        macrocell36   6194   8304  3238186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:pollcount_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sRX:RxBitCounter\/count_1
Path End       : \Line:BUART:pollcount_1\/main_1
Capture Clock  : \Line:BUART:pollcount_1\/clock_0
Path slack     : 3238186p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3238186  RISE       1
\Line:BUART:pollcount_1\/main_1        macrocell37   6194   8304  3238186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sRX:RxBitCounter\/count_1
Path End       : \Line:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \Line:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3238186p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8304
-------------------------------------   ---- 
End-of-path arrival time (ps)           8304
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3238186  RISE       1
\Line:BUART:rx_bitclk_enable\/main_1   macrocell39   6194   8304  3238186  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_bitclk_enable\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sRX:RxBitCounter\/count_2
Path End       : \Line:BUART:pollcount_0\/main_0
Capture Clock  : \Line:BUART:pollcount_0\/clock_0
Path slack     : 3238236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3238236  RISE       1
\Line:BUART:pollcount_0\/main_0        macrocell36   6144   8254  3238236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:pollcount_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sRX:RxBitCounter\/count_2
Path End       : \Line:BUART:pollcount_1\/main_0
Capture Clock  : \Line:BUART:pollcount_1\/clock_0
Path slack     : 3238236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3238236  RISE       1
\Line:BUART:pollcount_1\/main_0        macrocell37   6144   8254  3238236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sRX:RxBitCounter\/count_2
Path End       : \Line:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \Line:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3238236p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8254
-------------------------------------   ---- 
End-of-path arrival time (ps)           8254
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3238236  RISE       1
\Line:BUART:rx_bitclk_enable\/main_0   macrocell39   6144   8254  3238236  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_bitclk_enable\/clock_0                      macrocell39         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238356p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -6290
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5354
-------------------------------------   ---- 
End-of-path arrival time (ps)           5354
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q                macrocell65     1250   1250  3224761  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   4104   5354  3238356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_2\/q
Path End       : \Line:BUART:txn\/main_4
Capture Clock  : \Line:BUART:txn\/clock_0
Path slack     : 3238356p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8134
-------------------------------------   ---- 
End-of-path arrival time (ps)           8134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_2\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_2\/q  macrocell58   1250   1250  3227085  RISE       1
\Line:BUART:txn\/main_4    macrocell61   6884   8134  3238356  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_2:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3238362p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -6290
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5348
-------------------------------------   ---- 
End-of-path arrival time (ps)           5348
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                                   model name     delay     AT    slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q                macrocell66     1250   1250  3224728  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   4098   5348  3238362  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_2\/q
Path End       : \Line:BUART:tx_mark\/main_3
Capture Clock  : \Line:BUART:tx_mark\/clock_0
Path slack     : 3238364p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8126
-------------------------------------   ---- 
End-of-path arrival time (ps)           8126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_2\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_2\/q    macrocell58   1250   1250  3227085  RISE       1
\Line:BUART:tx_mark\/main_3  macrocell55   6876   8126  3238364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_mark\/clock_0                               macrocell55         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_2\/q
Path End       : \Line:BUART:tx_state_0\/main_3
Capture Clock  : \Line:BUART:tx_state_0\/clock_0
Path slack     : 3238364p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8126
-------------------------------------   ---- 
End-of-path arrival time (ps)           8126
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_2\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_2\/q       macrocell58   1250   1250  3227085  RISE       1
\Line:BUART:tx_state_0\/main_3  macrocell56   6876   8126  3238364  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:txn\/main_1
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 3238397p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8093
-------------------------------------   ---- 
End-of-path arrival time (ps)           8093
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q  macrocell66   1250   1250  3224728  RISE       1
\UART_2:BUART:txn\/main_1    macrocell70   6843   8093  3238397  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:txn\/main_2
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 3238430p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8060
-------------------------------------   ---- 
End-of-path arrival time (ps)           8060
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q  macrocell65   1250   1250  3224761  RISE       1
\UART_2:BUART:txn\/main_2    macrocell70   6810   8060  3238430  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:txn\/main_4
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 3238512p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7978
-------------------------------------   ---- 
End-of-path arrival time (ps)           7978
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q  macrocell67   1250   1250  3224843  RISE       1
\UART_2:BUART:txn\/main_4    macrocell70   6728   7978  3238512  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_address_detected\/q
Path End       : \Line:BUART:rx_state_2\/main_0
Capture Clock  : \Line:BUART:rx_state_2\/clock_0
Path slack     : 3238546p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7944
-------------------------------------   ---- 
End-of-path arrival time (ps)           7944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_address_detected\/clock_0                   macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_address_detected\/q  macrocell38   1250   1250  3233843  RISE       1
\Line:BUART:rx_state_2\/main_0      macrocell46   6694   7944  3238546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_address_detected\/q
Path End       : \Line:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \Line:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3238546p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7944
-------------------------------------   ---- 
End-of-path arrival time (ps)           7944
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_address_detected\/clock_0                   macrocell38         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_address_detected\/q      macrocell38   1250   1250  3233843  RISE       1
\Line:BUART:rx_state_stop1_reg\/main_0  macrocell48   6694   7944  3238546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : \UART_PS2:BUART:rx_state_0\/main_6
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3238624p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN6_0/q                          macrocell3    1250   1250  3232857  RISE       1
\UART_PS2:BUART:rx_state_0\/main_6  macrocell77   6616   7866  3238624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : \UART_PS2:BUART:rx_status_3\/main_6
Capture Clock  : \UART_PS2:BUART:rx_status_3\/clock_0
Path slack     : 3238624p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7866
-------------------------------------   ---- 
End-of-path arrival time (ps)           7866
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN6_0/q                           macrocell3    1250   1250  3232857  RISE       1
\UART_PS2:BUART:rx_status_3\/main_6  macrocell81   6616   7866  3238624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_status_3\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_0\/q
Path End       : \Line:BUART:rx_markspace_pre\/main_1
Capture Clock  : \Line:BUART:rx_markspace_pre\/clock_0
Path slack     : 3238691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_0\/q             macrocell45   1250   1250  3232666  RISE       1
\Line:BUART:rx_markspace_pre\/main_1  macrocell43   6549   7799  3238691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_markspace_pre\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_0\/q
Path End       : \Line:BUART:rx_state_0\/main_1
Capture Clock  : \Line:BUART:rx_state_0\/clock_0
Path slack     : 3238691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_0\/q       macrocell45   1250   1250  3232666  RISE       1
\Line:BUART:rx_state_0\/main_1  macrocell45   6549   7799  3238691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_0\/q
Path End       : \Line:BUART:rx_state_3\/main_1
Capture Clock  : \Line:BUART:rx_state_3\/clock_0
Path slack     : 3238691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_0\/q       macrocell45   1250   1250  3232666  RISE       1
\Line:BUART:rx_state_3\/main_1  macrocell47   6549   7799  3238691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_0\/q
Path End       : \Line:BUART:rx_status_3\/main_1
Capture Clock  : \Line:BUART:rx_status_3\/clock_0
Path slack     : 3238691p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7799
-------------------------------------   ---- 
End-of-path arrival time (ps)           7799
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_0\/q        macrocell45   1250   1250  3232666  RISE       1
\Line:BUART:rx_status_3\/main_1  macrocell49   6549   7799  3238691  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_status_3\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_address_detected\/q
Path End       : \UART_PS2:BUART:rx_state_0\/main_0
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3238779p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7711
-------------------------------------   ---- 
End-of-path arrival time (ps)           7711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_address_detected\/clock_0               macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_address_detected\/q  macrocell71   1250   1250  3231476  RISE       1
\UART_PS2:BUART:rx_state_0\/main_0      macrocell77   6461   7711  3238779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_address_detected\/q
Path End       : \UART_PS2:BUART:rx_state_3\/main_0
Capture Clock  : \UART_PS2:BUART:rx_state_3\/clock_0
Path slack     : 3238779p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7711
-------------------------------------   ---- 
End-of-path arrival time (ps)           7711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_address_detected\/clock_0               macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_address_detected\/q  macrocell71   1250   1250  3231476  RISE       1
\UART_PS2:BUART:rx_state_3\/main_0      macrocell79   6461   7711  3238779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_address_detected\/q
Path End       : \UART_PS2:BUART:rx_status_3\/main_0
Capture Clock  : \UART_PS2:BUART:rx_status_3\/clock_0
Path slack     : 3238779p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7711
-------------------------------------   ---- 
End-of-path arrival time (ps)           7711
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_address_detected\/clock_0               macrocell71         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_address_detected\/q  macrocell71   1250   1250  3231476  RISE       1
\UART_PS2:BUART:rx_status_3\/main_0     macrocell81   6461   7711  3238779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_status_3\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:tx_state_0\/main_4
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 3238793p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7697
-------------------------------------   ---- 
End-of-path arrival time (ps)           7697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q        macrocell63   1250   1250  3227848  RISE       1
\UART_2:BUART:tx_state_0\/main_4  macrocell65   6447   7697  3238793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:tx_state_1\/main_3
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 3238793p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7697
-------------------------------------   ---- 
End-of-path arrival time (ps)           7697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q        macrocell63   1250   1250  3227848  RISE       1
\UART_2:BUART:tx_state_1\/main_3  macrocell66   6447   7697  3238793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:tx_state_2\/main_3
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 3238793p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7697
-------------------------------------   ---- 
End-of-path arrival time (ps)           7697
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q        macrocell63   1250   1250  3227848  RISE       1
\UART_2:BUART:tx_state_2\/main_3  macrocell67   6447   7697  3238793  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_1\/q
Path End       : \Line:BUART:txn\/main_1
Capture Clock  : \Line:BUART:txn\/clock_0
Path slack     : 3239106p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7384
-------------------------------------   ---- 
End-of-path arrival time (ps)           7384
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_1\/q  macrocell57   1250   1250  3227427  RISE       1
\Line:BUART:txn\/main_1    macrocell61   6134   7384  3239106  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_1\/q
Path End       : \Line:BUART:tx_mark\/main_1
Capture Clock  : \Line:BUART:tx_mark\/clock_0
Path slack     : 3239115p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7375
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_1\/q    macrocell57   1250   1250  3227427  RISE       1
\Line:BUART:tx_mark\/main_1  macrocell55   6125   7375  3239115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_mark\/clock_0                               macrocell55         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_1\/q
Path End       : \Line:BUART:tx_state_0\/main_0
Capture Clock  : \Line:BUART:tx_state_0\/clock_0
Path slack     : 3239115p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7375
-------------------------------------   ---- 
End-of-path arrival time (ps)           7375
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_1\/q       macrocell57   1250   1250  3227427  RISE       1
\Line:BUART:tx_state_0\/main_0  macrocell56   6125   7375  3239115  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_0\/q
Path End       : \Line:BUART:tx_state_1\/main_1
Capture Clock  : \Line:BUART:tx_state_1\/clock_0
Path slack     : 3239156p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7334
-------------------------------------   ---- 
End-of-path arrival time (ps)           7334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_0\/q       macrocell56   1250   1250  3225949  RISE       1
\Line:BUART:tx_state_1\/main_1  macrocell57   6084   7334  3239156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_0\/q
Path End       : \Line:BUART:tx_state_2\/main_1
Capture Clock  : \Line:BUART:tx_state_2\/clock_0
Path slack     : 3239156p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7334
-------------------------------------   ---- 
End-of-path arrival time (ps)           7334
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_0\/q       macrocell56   1250   1250  3225949  RISE       1
\Line:BUART:tx_state_2\/main_1  macrocell58   6084   7334  3239156  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_bitclk\/q
Path End       : \Line:BUART:txn\/main_5
Capture Clock  : \Line:BUART:txn\/clock_0
Path slack     : 3239421p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7069
-------------------------------------   ---- 
End-of-path arrival time (ps)           7069
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_bitclk\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_bitclk\/q  macrocell52   1250   1250  3227739  RISE       1
\Line:BUART:txn\/main_5   macrocell61   5819   7069  3239421  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_bitclk\/q
Path End       : \Line:BUART:tx_mark\/main_4
Capture Clock  : \Line:BUART:tx_mark\/clock_0
Path slack     : 3239432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_bitclk\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_bitclk\/q     macrocell52   1250   1250  3227739  RISE       1
\Line:BUART:tx_mark\/main_4  macrocell55   5808   7058  3239432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_mark\/clock_0                               macrocell55         0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_bitclk\/q
Path End       : \Line:BUART:tx_state_0\/main_4
Capture Clock  : \Line:BUART:tx_state_0\/clock_0
Path slack     : 3239432p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7058
-------------------------------------   ---- 
End-of-path arrival time (ps)           7058
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_bitclk\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_bitclk\/q        macrocell52   1250   1250  3227739  RISE       1
\Line:BUART:tx_state_0\/main_4  macrocell56   5808   7058  3239432  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_0\/q
Path End       : \UART_PS2:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3239509p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_0\/q         macrocell77   1250   1250  3233138  RISE       1
\UART_PS2:BUART:rx_load_fifo\/main_1  macrocell75   5731   6981  3239509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_load_fifo\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_0\/q
Path End       : \UART_PS2:BUART:rx_state_2\/main_1
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 3239509p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_0\/q       macrocell77   1250   1250  3233138  RISE       1
\UART_PS2:BUART:rx_state_2\/main_1  macrocell78   5731   6981  3239509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_0\/q
Path End       : \UART_PS2:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_PS2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3239509p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6981
-------------------------------------   ---- 
End-of-path arrival time (ps)           6981
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_0\/q               macrocell77   1250   1250  3233138  RISE       1
\UART_PS2:BUART:rx_state_stop1_reg\/main_1  macrocell80   5731   6981  3239509  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_stop1_reg\/clock_0                macrocell80         0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_0\/q
Path End       : \UART_PS2:BUART:rx_state_0\/main_1
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3239628p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_0\/q       macrocell77   1250   1250  3233138  RISE       1
\UART_PS2:BUART:rx_state_0\/main_1  macrocell77   5612   6862  3239628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_0\/q
Path End       : \UART_PS2:BUART:rx_state_3\/main_1
Capture Clock  : \UART_PS2:BUART:rx_state_3\/clock_0
Path slack     : 3239628p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_0\/q       macrocell77   1250   1250  3233138  RISE       1
\UART_PS2:BUART:rx_state_3\/main_1  macrocell79   5612   6862  3239628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_0\/q
Path End       : \UART_PS2:BUART:rx_status_3\/main_1
Capture Clock  : \UART_PS2:BUART:rx_status_3\/clock_0
Path slack     : 3239628p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6862
-------------------------------------   ---- 
End-of-path arrival time (ps)           6862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_0\/q        macrocell77   1250   1250  3233138  RISE       1
\UART_PS2:BUART:rx_status_3\/main_1  macrocell81   5612   6862  3239628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_status_3\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_0\/q
Path End       : \Line:BUART:rx_load_fifo\/main_1
Capture Clock  : \Line:BUART:rx_load_fifo\/clock_0
Path slack     : 3239653p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6837
-------------------------------------   ---- 
End-of-path arrival time (ps)           6837
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_0\/q         macrocell45   1250   1250  3232666  RISE       1
\Line:BUART:rx_load_fifo\/main_1  macrocell42   5587   6837  3239653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_load_fifo\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_1\/q
Path End       : \Line:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \Line:BUART:sTX:TxShifter:u0\/clock
Path slack     : 3239836p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -6290
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3243710

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3874
-------------------------------------   ---- 
End-of-path arrival time (ps)           3874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                                 model name     delay     AT    slack  edge  Fanout
---------------------------------------  -------------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_1\/q                macrocell57     1250   1250  3227427  RISE       1
\Line:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell6   2624   3874  3239836  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sTX:TxShifter:u0\/clock                        datapathcell6       0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_load_fifo\/q
Path End       : \UART_PS2:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_PS2:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3240269p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -1930
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3248070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7801
-------------------------------------   ---- 
End-of-path arrival time (ps)           7801
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_load_fifo\/clock_0                      macrocell75         0      0  RISE       1

Data path
pin name                                   model name      delay     AT    slack  edge  Fanout
-----------------------------------------  --------------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_load_fifo\/q            macrocell75      1250   1250  3231765  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/f0_load  datapathcell10   6551   7801  3240269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxShifter:u0\/clock                    datapathcell10      0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_status_3\/q
Path End       : \UART_PS2:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_PS2:BUART:sRX:RxSts\/clock
Path slack     : 3240331p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -1570
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3248430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8099
-------------------------------------   ---- 
End-of-path arrival time (ps)           8099
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_status_3\/clock_0                       macrocell81         0      0  RISE       1

Data path
pin name                             model name    delay     AT    slack  edge  Fanout
-----------------------------------  ------------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_status_3\/q       macrocell81    1250   1250  3240331  RISE       1
\UART_PS2:BUART:sRX:RxSts\/status_3  statusicell7   6849   8099  3240331  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxSts\/clock                           statusicell7        0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS2:BUART:rx_state_0\/main_2
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3240354p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/clock_0                  macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_bitclk_enable\/q  macrocell72   1250   1250  3238126  RISE       1
\UART_PS2:BUART:rx_state_0\/main_2   macrocell77   4886   6136  3240354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS2:BUART:rx_state_3\/main_2
Capture Clock  : \UART_PS2:BUART:rx_state_3\/clock_0
Path slack     : 3240354p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/clock_0                  macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_bitclk_enable\/q  macrocell72   1250   1250  3238126  RISE       1
\UART_PS2:BUART:rx_state_3\/main_2   macrocell79   4886   6136  3240354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS2:BUART:rx_status_3\/main_2
Capture Clock  : \UART_PS2:BUART:rx_status_3\/clock_0
Path slack     : 3240354p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6136
-------------------------------------   ---- 
End-of-path arrival time (ps)           6136
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/clock_0                  macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_bitclk_enable\/q  macrocell72   1250   1250  3238126  RISE       1
\UART_PS2:BUART:rx_status_3\/main_2  macrocell81   4886   6136  3240354  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_status_3\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN6_0/main_0
Capture Clock  : MODIN6_0/clock_0
Path slack     : 3240386p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3240386  RISE       1
MODIN6_0/main_0                            macrocell3    3994   6104  3240386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN6_1/main_0
Capture Clock  : MODIN6_1/clock_0
Path slack     : 3240386p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6104
-------------------------------------   ---- 
End-of-path arrival time (ps)           6104
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3240386  RISE       1
MODIN6_1/main_0                            macrocell4    3994   6104  3240386  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN6_0/main_1
Capture Clock  : MODIN6_0/clock_0
Path slack     : 3240400p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3240400  RISE       1
MODIN6_0/main_1                            macrocell3    3980   6090  3240400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN6_1/main_1
Capture Clock  : MODIN6_1/clock_0
Path slack     : 3240400p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6090
-------------------------------------   ---- 
End-of-path arrival time (ps)           6090
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3240400  RISE       1
MODIN6_1/main_1                            macrocell4    3980   6090  3240400  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_0\/q
Path End       : \Line:BUART:rx_state_2\/main_1
Capture Clock  : \Line:BUART:rx_state_2\/clock_0
Path slack     : 3240539p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_0\/q       macrocell45   1250   1250  3232666  RISE       1
\Line:BUART:rx_state_2\/main_1  macrocell46   4701   5951  3240539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_0\/q
Path End       : \Line:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \Line:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3240539p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5951
-------------------------------------   ---- 
End-of-path arrival time (ps)           5951
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_0\/q               macrocell45   1250   1250  3232666  RISE       1
\Line:BUART:rx_state_stop1_reg\/main_1  macrocell48   4701   5951  3240539  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : MODIN6_0/main_2
Capture Clock  : MODIN6_0/clock_0
Path slack     : 3240819p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN6_0/q       macrocell3    1250   1250  3232857  RISE       1
MODIN6_0/main_2  macrocell3    4421   5671  3240819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell3          0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_0/q
Path End       : MODIN6_1/main_3
Capture Clock  : MODIN6_1/clock_0
Path slack     : 3240819p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5671
-------------------------------------   ---- 
End-of-path arrival time (ps)           5671
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_0/clock_0                                           macrocell3          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN6_0/q       macrocell3    1250   1250  3232857  RISE       1
MODIN6_1/main_3  macrocell4    4421   5671  3240819  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_address_detected\/q
Path End       : \Line:BUART:rx_load_fifo\/main_0
Capture Clock  : \Line:BUART:rx_load_fifo\/clock_0
Path slack     : 3240830p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5660
-------------------------------------   ---- 
End-of-path arrival time (ps)           5660
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_address_detected\/clock_0                   macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_address_detected\/q  macrocell38   1250   1250  3233843  RISE       1
\Line:BUART:rx_load_fifo\/main_0    macrocell42   4410   5660  3240830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_load_fifo\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_status_3\/q
Path End       : \Line:BUART:sRX:RxSts\/status_3
Capture Clock  : \Line:BUART:sRX:RxSts\/clock
Path slack     : 3240870p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -1570
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3248430

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7560
-------------------------------------   ---- 
End-of-path arrival time (ps)           7560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_status_3\/clock_0                           macrocell49         0      0  RISE       1

Data path
pin name                         model name    delay     AT    slack  edge  Fanout
-------------------------------  ------------  -----  -----  -------  ----  ------
\Line:BUART:rx_status_3\/q       macrocell49    1250   1250  3240870  RISE       1
\Line:BUART:sRX:RxSts\/status_3  statusicell4   6310   7560  3240870  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxSts\/clock                               statusicell4        0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_address_detected\/q
Path End       : \Line:BUART:rx_markspace_pre\/main_0
Capture Clock  : \Line:BUART:rx_markspace_pre\/clock_0
Path slack     : 3240897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_address_detected\/clock_0                   macrocell38         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_address_detected\/q    macrocell38   1250   1250  3233843  RISE       1
\Line:BUART:rx_markspace_pre\/main_0  macrocell43   4343   5593  3240897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_markspace_pre\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_address_detected\/q
Path End       : \Line:BUART:rx_state_0\/main_0
Capture Clock  : \Line:BUART:rx_state_0\/clock_0
Path slack     : 3240897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_address_detected\/clock_0                   macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_address_detected\/q  macrocell38   1250   1250  3233843  RISE       1
\Line:BUART:rx_state_0\/main_0      macrocell45   4343   5593  3240897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_address_detected\/q
Path End       : \Line:BUART:rx_state_3\/main_0
Capture Clock  : \Line:BUART:rx_state_3\/clock_0
Path slack     : 3240897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_address_detected\/clock_0                   macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_address_detected\/q  macrocell38   1250   1250  3233843  RISE       1
\Line:BUART:rx_state_3\/main_0      macrocell47   4343   5593  3240897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_address_detected\/q
Path End       : \Line:BUART:rx_status_3\/main_0
Capture Clock  : \Line:BUART:rx_status_3\/clock_0
Path slack     : 3240897p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5593
-------------------------------------   ---- 
End-of-path arrival time (ps)           5593
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_address_detected\/clock_0                   macrocell38         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_address_detected\/q  macrocell38   1250   1250  3233843  RISE       1
\Line:BUART:rx_status_3\/main_0     macrocell49   4343   5593  3240897  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_status_3\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS2:BUART:rx_state_0\/main_8
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3240949p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5541
-------------------------------------   ---- 
End-of-path arrival time (ps)           5541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3240949  RISE       1
\UART_PS2:BUART:rx_state_0\/main_8         macrocell77   3431   5541  3240949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS2:BUART:rx_state_3\/main_6
Capture Clock  : \UART_PS2:BUART:rx_state_3\/clock_0
Path slack     : 3240949p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5541
-------------------------------------   ---- 
End-of-path arrival time (ps)           5541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3240949  RISE       1
\UART_PS2:BUART:rx_state_3\/main_6         macrocell79   3431   5541  3240949  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS2:BUART:rx_state_0\/main_9
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3240951p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3240951  RISE       1
\UART_PS2:BUART:rx_state_0\/main_9         macrocell77   3429   5539  3240951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS2:BUART:rx_state_3\/main_7
Capture Clock  : \UART_PS2:BUART:rx_state_3\/clock_0
Path slack     : 3240951p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5539
-------------------------------------   ---- 
End-of-path arrival time (ps)           5539
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3240951  RISE       1
\UART_PS2:BUART:rx_state_3\/main_7         macrocell79   3429   5539  3240951  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_mark\/q
Path End       : \Line:BUART:tx_mark\/main_7
Capture Clock  : \Line:BUART:tx_mark\/clock_0
Path slack     : 3241062p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_mark\/clock_0                               macrocell55         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_mark\/q       macrocell55   1250   1250  3241062  RISE       1
\Line:BUART:tx_mark\/main_7  macrocell55   4178   5428  3241062  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_mark\/clock_0                               macrocell55         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_state_0\/main_1
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 3241132p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q       macrocell65   1250   1250  3224761  RISE       1
\UART_2:BUART:tx_state_0\/main_1  macrocell65   4108   5358  3241132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_state_1\/main_1
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 3241132p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q       macrocell65   1250   1250  3224761  RISE       1
\UART_2:BUART:tx_state_1\/main_1  macrocell66   4108   5358  3241132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_0\/q
Path End       : \UART_2:BUART:tx_state_2\/main_1
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 3241132p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5358
-------------------------------------   ---- 
End-of-path arrival time (ps)           5358
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_0\/q       macrocell65   1250   1250  3224761  RISE       1
\UART_2:BUART:tx_state_2\/main_1  macrocell67   4108   5358  3241132  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS2:BUART:rx_state_0\/main_7
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3241134p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241134  RISE       1
\UART_PS2:BUART:rx_state_0\/main_7         macrocell77   3246   5356  3241134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS2:BUART:rx_state_3\/main_5
Capture Clock  : \UART_PS2:BUART:rx_state_3\/clock_0
Path slack     : 3241134p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241134  RISE       1
\UART_PS2:BUART:rx_state_3\/main_5         macrocell79   3246   5356  3241134  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_state_0\/main_0
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 3241138p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q       macrocell66   1250   1250  3224728  RISE       1
\UART_2:BUART:tx_state_0\/main_0  macrocell65   4102   5352  3241138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_state_1\/main_0
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 3241138p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q       macrocell66   1250   1250  3224728  RISE       1
\UART_2:BUART:tx_state_1\/main_0  macrocell66   4102   5352  3241138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_1\/q
Path End       : \UART_2:BUART:tx_state_2\/main_0
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 3241138p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5352
-------------------------------------   ---- 
End-of-path arrival time (ps)           5352
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_1\/q       macrocell66   1250   1250  3224728  RISE       1
\UART_2:BUART:tx_state_2\/main_0  macrocell67   4102   5352  3241138  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_bitclk\/q
Path End       : \UART_2:BUART:txn\/main_5
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 3241517p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4973
-------------------------------------   ---- 
End-of-path arrival time (ps)           4973
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_bitclk\/clock_0                           macrocell63         0      0  RISE       1

Data path
pin name                    model name   delay     AT    slack  edge  Fanout
--------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_bitclk\/q  macrocell63   1250   1250  3227848  RISE       1
\UART_2:BUART:txn\/main_5   macrocell70   3723   4973  3241517  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_3\/q
Path End       : \Line:BUART:rx_load_fifo\/main_3
Capture Clock  : \Line:BUART:rx_load_fifo\/clock_0
Path slack     : 3241558p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4932
-------------------------------------   ---- 
End-of-path arrival time (ps)           4932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_3\/q         macrocell47   1250   1250  3234571  RISE       1
\Line:BUART:rx_load_fifo\/main_3  macrocell42   3682   4932  3241558  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_load_fifo\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sCR:SyncCtl:CtrlReg\/control_2
Path End       : \Line:BUART:tx_ctrl_mark_last\/main_0
Capture Clock  : \Line:BUART:tx_ctrl_mark_last\/clock_0
Path slack     : 3241601p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sCR:SyncCtl:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Line:BUART:sCR:SyncCtl:CtrlReg\/control_2  controlcell2   2580   2580  3241601  RISE       1
\Line:BUART:tx_ctrl_mark_last\/main_0       macrocell54    2309   4889  3241601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_ctrl_mark_last\/clock_0                     macrocell54         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sCR:SyncCtl:CtrlReg\/control_2
Path End       : \Line:BUART:tx_mark\/main_0
Capture Clock  : \Line:BUART:tx_mark\/clock_0
Path slack     : 3241601p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4889
-------------------------------------   ---- 
End-of-path arrival time (ps)           4889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sCR:SyncCtl:CtrlReg\/clock                     controlcell2        0      0  RISE       1

Data path
pin name                                    model name    delay     AT    slack  edge  Fanout
------------------------------------------  ------------  -----  -----  -------  ----  ------
\Line:BUART:sCR:SyncCtl:CtrlReg\/control_2  controlcell2   2580   2580  3241601  RISE       1
\Line:BUART:tx_mark\/main_0                 macrocell55    2309   4889  3241601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_mark\/clock_0                               macrocell55         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_mark\/q
Path End       : \Line:BUART:txn\/main_7
Capture Clock  : \Line:BUART:txn\/clock_0
Path slack     : 3241616p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4874
-------------------------------------   ---- 
End-of-path arrival time (ps)           4874
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_mark\/clock_0                               macrocell55         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_mark\/q   macrocell55   1250   1250  3241062  RISE       1
\Line:BUART:txn\/main_7  macrocell61   3624   4874  3241616  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS2:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3241727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3240949  RISE       1
\UART_PS2:BUART:rx_load_fifo\/main_6       macrocell75   2653   4763  3241727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_load_fifo\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS2:BUART:rx_state_2\/main_7
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 3241727p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3240949  RISE       1
\UART_PS2:BUART:rx_state_2\/main_7         macrocell78   2653   4763  3241727  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS2:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3241729p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3240951  RISE       1
\UART_PS2:BUART:rx_load_fifo\/main_7       macrocell75   2651   4761  3241729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_load_fifo\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS2:BUART:rx_state_2\/main_8
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 3241729p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3240951  RISE       1
\UART_PS2:BUART:rx_state_2\/main_8         macrocell78   2651   4761  3241729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_2\/q
Path End       : \Line:BUART:rx_load_fifo\/main_4
Capture Clock  : \Line:BUART:rx_load_fifo\/clock_0
Path slack     : 3241729p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_2\/q         macrocell46   1250   1250  3234743  RISE       1
\Line:BUART:rx_load_fifo\/main_4  macrocell42   3511   4761  3241729  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_load_fifo\/clock_0                          macrocell42         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:pollcount_1\/q
Path End       : \Line:BUART:pollcount_1\/main_2
Capture Clock  : \Line:BUART:pollcount_1\/clock_0
Path slack     : 3241764p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4726
-------------------------------------   ---- 
End-of-path arrival time (ps)           4726
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:pollcount_1\/q       macrocell37   1250   1250  3231027  RISE       1
\Line:BUART:pollcount_1\/main_2  macrocell37   3476   4726  3241764  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_state_0\/main_3
Capture Clock  : \UART_2:BUART:tx_state_0\/clock_0
Path slack     : 3241799p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q       macrocell67   1250   1250  3224843  RISE       1
\UART_2:BUART:tx_state_0\/main_3  macrocell65   3441   4691  3241799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_0\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_state_1\/main_2
Capture Clock  : \UART_2:BUART:tx_state_1\/clock_0
Path slack     : 3241799p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q       macrocell67   1250   1250  3224843  RISE       1
\UART_2:BUART:tx_state_1\/main_2  macrocell66   3441   4691  3241799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_1\/clock_0                          macrocell66         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:tx_state_2\/q
Path End       : \UART_2:BUART:tx_state_2\/main_2
Capture Clock  : \UART_2:BUART:tx_state_2\/clock_0
Path slack     : 3241799p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4691
-------------------------------------   ---- 
End-of-path arrival time (ps)           4691
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell67         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:tx_state_2\/q       macrocell67   1250   1250  3224843  RISE       1
\UART_2:BUART:tx_state_2\/main_2  macrocell67   3441   4691  3241799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:tx_state_2\/clock_0                          macrocell67         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_2\/q
Path End       : \UART_PS2:BUART:rx_state_0\/main_4
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3241806p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_2\/q       macrocell78   1250   1250  3236221  RISE       1
\UART_PS2:BUART:rx_state_0\/main_4  macrocell77   3434   4684  3241806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_2\/q
Path End       : \UART_PS2:BUART:rx_state_3\/main_4
Capture Clock  : \UART_PS2:BUART:rx_state_3\/clock_0
Path slack     : 3241806p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_2\/q       macrocell78   1250   1250  3236221  RISE       1
\UART_PS2:BUART:rx_state_3\/main_4  macrocell79   3434   4684  3241806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_2\/q
Path End       : \UART_PS2:BUART:rx_status_3\/main_4
Capture Clock  : \UART_PS2:BUART:rx_status_3\/clock_0
Path slack     : 3241806p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4684
-------------------------------------   ---- 
End-of-path arrival time (ps)           4684
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_2\/q        macrocell78   1250   1250  3236221  RISE       1
\UART_PS2:BUART:rx_status_3\/main_4  macrocell81   3434   4684  3241806  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_status_3\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:pollcount_0\/q
Path End       : \Line:BUART:pollcount_0\/main_2
Capture Clock  : \Line:BUART:pollcount_0\/clock_0
Path slack     : 3241807p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:pollcount_0\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:pollcount_0\/q       macrocell36   1250   1250  3230589  RISE       1
\Line:BUART:pollcount_0\/main_2  macrocell36   3433   4683  3241807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:pollcount_0\/clock_0                           macrocell36         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:pollcount_0\/q
Path End       : \Line:BUART:pollcount_1\/main_3
Capture Clock  : \Line:BUART:pollcount_1\/clock_0
Path slack     : 3241807p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4683
-------------------------------------   ---- 
End-of-path arrival time (ps)           4683
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:pollcount_0\/clock_0                           macrocell36         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:pollcount_0\/q       macrocell36   1250   1250  3230589  RISE       1
\Line:BUART:pollcount_1\/main_3  macrocell37   3433   4683  3241807  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:pollcount_1\/clock_0                           macrocell37         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_3\/q
Path End       : \UART_PS2:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3241827p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_3\/q         macrocell79   1250   1250  3235455  RISE       1
\UART_PS2:BUART:rx_load_fifo\/main_3  macrocell75   3413   4663  3241827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_load_fifo\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_3\/q
Path End       : \UART_PS2:BUART:rx_state_2\/main_3
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 3241827p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_3\/q       macrocell79   1250   1250  3235455  RISE       1
\UART_PS2:BUART:rx_state_2\/main_3  macrocell78   3413   4663  3241827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_3\/q
Path End       : \UART_PS2:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_PS2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3241827p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4663
-------------------------------------   ---- 
End-of-path arrival time (ps)           4663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_3\/q               macrocell79   1250   1250  3235455  RISE       1
\UART_PS2:BUART:rx_state_stop1_reg\/main_2  macrocell80   3413   4663  3241827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_stop1_reg\/clock_0                macrocell80         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : \UART_PS2:BUART:rx_state_0\/main_5
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3241861p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN6_1/q                          macrocell4    1250   1250  3234664  RISE       1
\UART_PS2:BUART:rx_state_0\/main_5  macrocell77   3379   4629  3241861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : \UART_PS2:BUART:rx_status_3\/main_5
Capture Clock  : \UART_PS2:BUART:rx_status_3\/clock_0
Path slack     : 3241861p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4629
-------------------------------------   ---- 
End-of-path arrival time (ps)           4629
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
MODIN6_1/q                           macrocell4    1250   1250  3234664  RISE       1
\UART_PS2:BUART:rx_status_3\/main_5  macrocell81   3379   4629  3241861  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_status_3\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:txn\/q
Path End       : \Line:BUART:txn\/main_0
Capture Clock  : \Line:BUART:txn\/clock_0
Path slack     : 3242039p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4451
-------------------------------------   ---- 
End-of-path arrival time (ps)           4451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:txn\/q       macrocell61   1250   1250  3242039  RISE       1
\Line:BUART:txn\/main_0  macrocell61   3201   4451  3242039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PS2:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_PS2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242047p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4443
-------------------------------------   ---- 
End-of-path arrival time (ps)           4443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  3240386  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/main_0   macrocell72   2333   4443  3242047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sRX:RxBitCounter\/count_4
Path End       : \Line:BUART:rx_state_0\/main_8
Capture Clock  : \Line:BUART:rx_state_0\/clock_0
Path slack     : 3242049p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3242049  RISE       1
\Line:BUART:rx_state_0\/main_8         macrocell45   2331   4441  3242049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sRX:RxBitCounter\/count_4
Path End       : \Line:BUART:rx_state_3\/main_7
Capture Clock  : \Line:BUART:rx_state_3\/clock_0
Path slack     : 3242049p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4441
-------------------------------------   ---- 
End-of-path arrival time (ps)           4441
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  3242049  RISE       1
\Line:BUART:rx_state_3\/main_7         macrocell47   2331   4441  3242049  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_PS2:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_PS2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242054p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4436
-------------------------------------   ---- 
End-of-path arrival time (ps)           4436
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  3242054  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/main_2   macrocell72   2326   4436  3242054  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PS2:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_PS2:BUART:rx_bitclk_enable\/clock_0
Path slack     : 3242061p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4429
-------------------------------------   ---- 
End-of-path arrival time (ps)           4429
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  3240400  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/main_1   macrocell72   2319   4429  3242061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/clock_0                  macrocell72         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sRX:RxBitCounter\/count_5
Path End       : \Line:BUART:rx_state_0\/main_7
Capture Clock  : \Line:BUART:rx_state_0\/clock_0
Path slack     : 3242064p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3242064  RISE       1
\Line:BUART:rx_state_0\/main_7         macrocell45   2316   4426  3242064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sRX:RxBitCounter\/count_5
Path End       : \Line:BUART:rx_state_3\/main_6
Capture Clock  : \Line:BUART:rx_state_3\/clock_0
Path slack     : 3242064p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4426
-------------------------------------   ---- 
End-of-path arrival time (ps)           4426
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  3242064  RISE       1
\Line:BUART:rx_state_3\/main_6         macrocell47   2316   4426  3242064  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sRX:RxBitCounter\/count_6
Path End       : \Line:BUART:rx_state_0\/main_6
Capture Clock  : \Line:BUART:rx_state_0\/clock_0
Path slack     : 3242066p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3242066  RISE       1
\Line:BUART:rx_state_0\/main_6         macrocell45   2314   4424  3242066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:sRX:RxBitCounter\/count_6
Path End       : \Line:BUART:rx_state_3\/main_5
Capture Clock  : \Line:BUART:rx_state_3\/clock_0
Path slack     : 3242066p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4424
-------------------------------------   ---- 
End-of-path arrival time (ps)           4424
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxBitCounter\/clock                        count7cell          0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3242066  RISE       1
\Line:BUART:rx_state_3\/main_5         macrocell47   2314   4424  3242066  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS2:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3242067p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241134  RISE       1
\UART_PS2:BUART:rx_load_fifo\/main_5       macrocell75   2313   4423  3242067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_load_fifo\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS2:BUART:rx_state_2\/main_6
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 3242067p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4423
-------------------------------------   ---- 
End-of-path arrival time (ps)           4423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT    slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  3241134  RISE       1
\UART_PS2:BUART:rx_state_2\/main_6         macrocell78   2313   4423  3242067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_0\/q
Path End       : \Line:BUART:txn\/main_2
Capture Clock  : \Line:BUART:txn\/clock_0
Path slack     : 3242311p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4179
-------------------------------------   ---- 
End-of-path arrival time (ps)           4179
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_0\/q  macrocell56   1250   1250  3225949  RISE       1
\Line:BUART:txn\/main_2    macrocell61   2929   4179  3242311  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:txn\/clock_0                                   macrocell61         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_0\/q
Path End       : \Line:BUART:tx_mark\/main_2
Capture Clock  : \Line:BUART:tx_mark\/clock_0
Path slack     : 3242312p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                     model name   delay     AT    slack  edge  Fanout
---------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_0\/q    macrocell56   1250   1250  3225949  RISE       1
\Line:BUART:tx_mark\/main_2  macrocell55   2928   4178  3242312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_mark\/clock_0                               macrocell55         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_0\/q
Path End       : \Line:BUART:tx_state_0\/main_1
Capture Clock  : \Line:BUART:tx_state_0\/clock_0
Path slack     : 3242312p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4178
-------------------------------------   ---- 
End-of-path arrival time (ps)           4178
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_0\/q       macrocell56   1250   1250  3225949  RISE       1
\Line:BUART:tx_state_0\/main_1  macrocell56   2928   4178  3242312  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_0\/clock_0                            macrocell56         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_last\/q
Path End       : \UART_PS2:BUART:rx_state_2\/main_5
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 3242325p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4165
-------------------------------------   ---- 
End-of-path arrival time (ps)           4165
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_last\/clock_0                           macrocell74         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_last\/q          macrocell74   1250   1250  3242325  RISE       1
\UART_PS2:BUART:rx_state_2\/main_5  macrocell78   2915   4165  3242325  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_3\/q
Path End       : \Line:BUART:rx_markspace_pre\/main_4
Capture Clock  : \Line:BUART:rx_markspace_pre\/clock_0
Path slack     : 3242455p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_3\/q             macrocell47   1250   1250  3234571  RISE       1
\Line:BUART:rx_markspace_pre\/main_4  macrocell43   2785   4035  3242455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_markspace_pre\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_3\/q
Path End       : \Line:BUART:rx_state_0\/main_4
Capture Clock  : \Line:BUART:rx_state_0\/clock_0
Path slack     : 3242455p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_3\/q       macrocell47   1250   1250  3234571  RISE       1
\Line:BUART:rx_state_0\/main_4  macrocell45   2785   4035  3242455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_3\/q
Path End       : \Line:BUART:rx_state_3\/main_3
Capture Clock  : \Line:BUART:rx_state_3\/clock_0
Path slack     : 3242455p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_3\/q       macrocell47   1250   1250  3234571  RISE       1
\Line:BUART:rx_state_3\/main_3  macrocell47   2785   4035  3242455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_3\/q
Path End       : \Line:BUART:rx_status_3\/main_4
Capture Clock  : \Line:BUART:rx_status_3\/clock_0
Path slack     : 3242455p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4035
-------------------------------------   ---- 
End-of-path arrival time (ps)           4035
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_3\/q        macrocell47   1250   1250  3234571  RISE       1
\Line:BUART:rx_status_3\/main_4  macrocell49   2785   4035  3242455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_status_3\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_3\/q
Path End       : \Line:BUART:rx_state_2\/main_3
Capture Clock  : \Line:BUART:rx_state_2\/clock_0
Path slack     : 3242470p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_3\/q       macrocell47   1250   1250  3234571  RISE       1
\Line:BUART:rx_state_2\/main_3  macrocell46   2770   4020  3242470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_3\/q
Path End       : \Line:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \Line:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242470p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4020
-------------------------------------   ---- 
End-of-path arrival time (ps)           4020
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_3\/q               macrocell47   1250   1250  3234571  RISE       1
\Line:BUART:rx_state_stop1_reg\/main_2  macrocell48   2770   4020  3242470  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_3\/q
Path End       : \UART_PS2:BUART:rx_state_0\/main_3
Capture Clock  : \UART_PS2:BUART:rx_state_0\/clock_0
Path slack     : 3242591p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_3\/q       macrocell79   1250   1250  3235455  RISE       1
\UART_PS2:BUART:rx_state_0\/main_3  macrocell77   2649   3899  3242591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_0\/clock_0                        macrocell77         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_3\/q
Path End       : \UART_PS2:BUART:rx_state_3\/main_3
Capture Clock  : \UART_PS2:BUART:rx_state_3\/clock_0
Path slack     : 3242591p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_3\/q       macrocell79   1250   1250  3235455  RISE       1
\UART_PS2:BUART:rx_state_3\/main_3  macrocell79   2649   3899  3242591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_3\/q
Path End       : \UART_PS2:BUART:rx_status_3\/main_3
Capture Clock  : \UART_PS2:BUART:rx_status_3\/clock_0
Path slack     : 3242591p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3899
-------------------------------------   ---- 
End-of-path arrival time (ps)           3899
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_3\/clock_0                        macrocell79         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_3\/q        macrocell79   1250   1250  3235455  RISE       1
\UART_PS2:BUART:rx_status_3\/main_3  macrocell81   2649   3899  3242591  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_status_3\/clock_0                       macrocell81         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_2\/q
Path End       : \UART_PS2:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3242593p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3897
-------------------------------------   ---- 
End-of-path arrival time (ps)           3897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_2\/q         macrocell78   1250   1250  3236221  RISE       1
\UART_PS2:BUART:rx_load_fifo\/main_4  macrocell75   2647   3897  3242593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_load_fifo\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_2\/q
Path End       : \UART_PS2:BUART:rx_state_2\/main_4
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 3242593p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3897
-------------------------------------   ---- 
End-of-path arrival time (ps)           3897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_2\/q       macrocell78   1250   1250  3236221  RISE       1
\UART_PS2:BUART:rx_state_2\/main_4  macrocell78   2647   3897  3242593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_state_2\/q
Path End       : \UART_PS2:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_PS2:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242593p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3897
-------------------------------------   ---- 
End-of-path arrival time (ps)           3897
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1

Data path
pin name                                    model name   delay     AT    slack  edge  Fanout
------------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_state_2\/q               macrocell78   1250   1250  3236221  RISE       1
\UART_PS2:BUART:rx_state_stop1_reg\/main_3  macrocell80   2647   3897  3242593  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_stop1_reg\/clock_0                macrocell80         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS2:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_PS2:BUART:rx_load_fifo\/clock_0
Path slack     : 3242604p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/clock_0                  macrocell72         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_bitclk_enable\/q   macrocell72   1250   1250  3238126  RISE       1
\UART_PS2:BUART:rx_load_fifo\/main_2  macrocell75   2636   3886  3242604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_load_fifo\/clock_0                      macrocell75         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS2:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS2:BUART:rx_state_2\/main_2
Capture Clock  : \UART_PS2:BUART:rx_state_2\/clock_0
Path slack     : 3242604p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3886
-------------------------------------   ---- 
End-of-path arrival time (ps)           3886
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_bitclk_enable\/clock_0                  macrocell72         0      0  RISE       1

Data path
pin name                             model name   delay     AT    slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -------  ----  ------
\UART_PS2:BUART:rx_bitclk_enable\/q  macrocell72   1250   1250  3238126  RISE       1
\UART_PS2:BUART:rx_state_2\/main_2   macrocell78   2636   3886  3242604  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\UART_PS2:BUART:rx_state_2\/clock_0                        macrocell78         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN6_1/q
Path End       : MODIN6_1/main_2
Capture Clock  : MODIN6_1/clock_0
Path slack     : 3242626p

Capture Clock Arrival Time                                               0
+ Clock path delay                                                       0
+ Cycle adjust (UART_PS2_IntClock:R#1 vs. UART_PS2_IntClock:R#2)   3250000
- Setup time                                                         -3510
----------------------------------------------------------------   ------- 
End-of-path required time (ps)                                     3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3864
-------------------------------------   ---- 
End-of-path arrival time (ps)           3864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell4          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN6_1/q       macrocell4    1250   1250  3234664  RISE       1
MODIN6_1/main_2  macrocell4    2614   3864  3242626  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
MODIN6_1/clock_0                                           macrocell4          0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_1\/q
Path End       : \Line:BUART:tx_state_1\/main_0
Capture Clock  : \Line:BUART:tx_state_1\/clock_0
Path slack     : 3242629p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_1\/q       macrocell57   1250   1250  3227427  RISE       1
\Line:BUART:tx_state_1\/main_0  macrocell57   2611   3861  3242629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_1\/q
Path End       : \Line:BUART:tx_state_2\/main_0
Capture Clock  : \Line:BUART:tx_state_2\/clock_0
Path slack     : 3242629p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3861
-------------------------------------   ---- 
End-of-path arrival time (ps)           3861
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_1\/q       macrocell57   1250   1250  3227427  RISE       1
\Line:BUART:tx_state_2\/main_0  macrocell58   2611   3861  3242629  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 192 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_2\/q
Path End       : \Line:BUART:rx_markspace_pre\/main_5
Capture Clock  : \Line:BUART:rx_markspace_pre\/clock_0
Path slack     : 3242645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_2\/q             macrocell46   1250   1250  3234743  RISE       1
\Line:BUART:rx_markspace_pre\/main_5  macrocell43   2595   3845  3242645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_markspace_pre\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 193 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_2\/q
Path End       : \Line:BUART:rx_state_0\/main_5
Capture Clock  : \Line:BUART:rx_state_0\/clock_0
Path slack     : 3242645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_2\/q       macrocell46   1250   1250  3234743  RISE       1
\Line:BUART:rx_state_0\/main_5  macrocell45   2595   3845  3242645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_0\/clock_0                            macrocell45         0      0  RISE       1



++++ Path 194 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_2\/q
Path End       : \Line:BUART:rx_state_3\/main_4
Capture Clock  : \Line:BUART:rx_state_3\/clock_0
Path slack     : 3242645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_2\/q       macrocell46   1250   1250  3234743  RISE       1
\Line:BUART:rx_state_3\/main_4  macrocell47   2595   3845  3242645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_3\/clock_0                            macrocell47         0      0  RISE       1



++++ Path 195 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_2\/q
Path End       : \Line:BUART:rx_status_3\/main_5
Capture Clock  : \Line:BUART:rx_status_3\/clock_0
Path slack     : 3242645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_2\/q        macrocell46   1250   1250  3234743  RISE       1
\Line:BUART:rx_status_3\/main_5  macrocell49   2595   3845  3242645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_status_3\/clock_0                           macrocell49         0      0  RISE       1



++++ Path 196 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_2\/q
Path End       : \Line:BUART:rx_state_2\/main_4
Capture Clock  : \Line:BUART:rx_state_2\/clock_0
Path slack     : 3242645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_2\/q       macrocell46   1250   1250  3234743  RISE       1
\Line:BUART:rx_state_2\/main_4  macrocell46   2595   3845  3242645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 197 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_state_2\/q
Path End       : \Line:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \Line:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 3242645p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3845
-------------------------------------   ---- 
End-of-path arrival time (ps)           3845
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1

Data path
pin name                                model name   delay     AT    slack  edge  Fanout
--------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_state_2\/q               macrocell46   1250   1250  3234743  RISE       1
\Line:BUART:rx_state_stop1_reg\/main_3  macrocell48   2595   3845  3242645  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_stop1_reg\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 198 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_markspace_pre\/q
Path End       : \Line:BUART:rx_markspace_pre\/main_6
Capture Clock  : \Line:BUART:rx_markspace_pre\/clock_0
Path slack     : 3242930p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3560
-------------------------------------   ---- 
End-of-path arrival time (ps)           3560
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_markspace_pre\/clock_0                      macrocell43         0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_markspace_pre\/q       macrocell43   1250   1250  3242930  RISE       1
\Line:BUART:rx_markspace_pre\/main_6  macrocell43   2310   3560  3242930  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_markspace_pre\/clock_0                      macrocell43         0      0  RISE       1



++++ Path 199 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_2\/q
Path End       : \Line:BUART:tx_state_1\/main_2
Capture Clock  : \Line:BUART:tx_state_1\/clock_0
Path slack     : 3242935p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_2\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_2\/q       macrocell58   1250   1250  3227085  RISE       1
\Line:BUART:tx_state_1\/main_2  macrocell57   2305   3555  3242935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 200 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_state_2\/q
Path End       : \Line:BUART:tx_state_2\/main_2
Capture Clock  : \Line:BUART:tx_state_2\/clock_0
Path slack     : 3242935p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3555
-------------------------------------   ---- 
End-of-path arrival time (ps)           3555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_2\/clock_0                            macrocell58         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_state_2\/q       macrocell58   1250   1250  3227085  RISE       1
\Line:BUART:tx_state_2\/main_2  macrocell58   2305   3555  3242935  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 201 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_ctrl_mark_last\/q
Path End       : \Line:BUART:tx_mark\/main_6
Capture Clock  : \Line:BUART:tx_mark\/clock_0
Path slack     : 3242936p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_ctrl_mark_last\/clock_0                     macrocell54         0      0  RISE       1

Data path
pin name                          model name   delay     AT    slack  edge  Fanout
--------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_ctrl_mark_last\/q  macrocell54   1250   1250  3242936  RISE       1
\Line:BUART:tx_mark\/main_6       macrocell55   2304   3554  3242936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_mark\/clock_0                               macrocell55         0      0  RISE       1



++++ Path 202 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_load_fifo\/q
Path End       : \Line:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \Line:BUART:sRX:RxShifter:u0\/clock
Path slack     : 3242936p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -1930
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3248070

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5134
-------------------------------------   ---- 
End-of-path arrival time (ps)           5134
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_load_fifo\/clock_0                          macrocell42         0      0  RISE       1

Data path
pin name                               model name     delay     AT    slack  edge  Fanout
-------------------------------------  -------------  -----  -----  -------  ----  ------
\Line:BUART:rx_load_fifo\/q            macrocell42     1250   1250  3234521  RISE       1
\Line:BUART:sRX:RxShifter:u0\/f0_load  datapathcell5   3884   5134  3242936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:sRX:RxShifter:u0\/clock                        datapathcell5       0      0  RISE       1



++++ Path 203 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:rx_last\/q
Path End       : \Line:BUART:rx_state_2\/main_5
Capture Clock  : \Line:BUART:rx_state_2\/clock_0
Path slack     : 3242939p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_last\/clock_0                               macrocell41         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:rx_last\/q          macrocell41   1250   1250  3242939  RISE       1
\Line:BUART:rx_state_2\/main_5  macrocell46   2301   3551  3242939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:rx_state_2\/clock_0                            macrocell46         0      0  RISE       1



++++ Path 204 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_bitclk\/q
Path End       : \Line:BUART:tx_state_1\/main_3
Capture Clock  : \Line:BUART:tx_state_1\/clock_0
Path slack     : 3242939p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_bitclk\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_bitclk\/q        macrocell52   1250   1250  3227739  RISE       1
\Line:BUART:tx_state_1\/main_3  macrocell57   2301   3551  3242939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_1\/clock_0                            macrocell57         0      0  RISE       1



++++ Path 205 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \Line:BUART:tx_bitclk\/q
Path End       : \Line:BUART:tx_state_2\/main_3
Capture Clock  : \Line:BUART:tx_state_2\/clock_0
Path slack     : 3242939p

Capture Clock Arrival Time                                       0
+ Clock path delay                                               0
+ Cycle adjust (Line_IntClock:R#1 vs. Line_IntClock:R#2)   3250000
- Setup time                                                 -3510
--------------------------------------------------------   ------- 
End-of-path required time (ps)                             3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3551
-------------------------------------   ---- 
End-of-path arrival time (ps)           3551
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_bitclk\/clock_0                             macrocell52         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\Line:BUART:tx_bitclk\/q        macrocell52   1250   1250  3227739  RISE       1
\Line:BUART:tx_state_2\/main_3  macrocell58   2301   3551  3242939  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\Line:BUART:tx_state_2\/clock_0                            macrocell58         0      0  RISE       1



++++ Path 206 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_2:BUART:txn\/q
Path End       : \UART_2:BUART:txn\/main_0
Capture Clock  : \UART_2:BUART:txn\/clock_0
Path slack     : 3242948p

Capture Clock Arrival Time                                           0
+ Clock path delay                                                   0
+ Cycle adjust (UART_2_IntClock:R#1 vs. UART_2_IntClock:R#2)   3250000
- Setup time                                                     -3510
------------------------------------------------------------   ------- 
End-of-path required time (ps)                                 3246490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3542
-------------------------------------   ---- 
End-of-path arrival time (ps)           3542
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell70         0      0  RISE       1

Data path
pin name                   model name   delay     AT    slack  edge  Fanout
-------------------------  -----------  -----  -----  -------  ----  ------
\UART_2:BUART:txn\/q       macrocell70   1250   1250  3242948  RISE       1
\UART_2:BUART:txn\/main_0  macrocell70   2292   3542  3242948  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\UART_2:BUART:txn\/clock_0                                 macrocell70         0      0  RISE       1



++++ Path 207 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_0\/q
Path End       : \LIN:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \LIN:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 6498624p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                              -11520
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6509313

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10690
-------------------------------------   ----- 
End-of-path arrival time (ps)           10690
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                                      model name     delay     AT    slack  edge  Fanout
--------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_0\/q                      macrocell28     1250   1250  6498624  RISE       1
\LIN:BUART:counter_load_not\/main_1           macrocell9      3781   5031  6498624  RISE       1
\LIN:BUART:counter_load_not\/q                macrocell9      3350   8381  6498624  RISE       1
\LIN:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell3   2309  10690  6498624  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell3       0      0  RISE       1



++++ Path 208 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LIN:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \LIN:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6500298p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6514543

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14246
-------------------------------------   ----- 
End-of-path arrival time (ps)           14246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  6500298  RISE       1
\LIN:BUART:tx_bitclk_enable_pre\/main_0      macrocell27     2302   7982  6500298  RISE       1
\LIN:BUART:tx_bitclk_enable_pre\/q           macrocell27     3350  11332  6500298  RISE       1
\LIN:BUART:sTX:TxShifter:u0\/cs_addr_0       datapathcell2   2914  14246  6500298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:TxShifter:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 209 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN:BUART:sRX:RxSts\/status_4
Capture Clock  : \LIN:BUART:sRX:RxSts\/clock
Path slack     : 6500399p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6519263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18864
-------------------------------------   ----- 
End-of-path arrival time (ps)           18864
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell1   5280   5280  6500399  RISE       1
\LIN:BUART:rx_status_4\/main_1                 macrocell24     4377   9657  6500399  RISE       1
\LIN:BUART:rx_status_4\/q                      macrocell24     3350  13007  6500399  RISE       1
\LIN:BUART:sRX:RxSts\/status_4                 statusicell1    5857  18864  6500399  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxSts\/clock                                statusicell1        0      0  RISE       1



++++ Path 210 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN:BUART:sTX:TxSts\/status_0
Capture Clock  : \LIN:BUART:sTX:TxSts\/clock
Path slack     : 6504388p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6519263

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14875
-------------------------------------   ----- 
End-of-path arrival time (ps)           14875
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:TxShifter:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  6504388  RISE       1
\LIN:BUART:tx_status_0\/main_2                 macrocell31     3931   9211  6504388  RISE       1
\LIN:BUART:tx_status_0\/q                      macrocell31     3350  12561  6504388  RISE       1
\LIN:BUART:sTX:TxSts\/status_0                 statusicell2    2314  14875  6504388  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:TxSts\/clock                                statusicell2        0      0  RISE       1



++++ Path 211 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_3\/q
Path End       : \LIN:BUART:sRX:RxBitCounter\/load
Capture Clock  : \LIN:BUART:sRX:RxBitCounter\/clock
Path slack     : 6505030p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -4220
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6516613

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11584
-------------------------------------   ----- 
End-of-path arrival time (ps)           11584
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_3\/q            macrocell20   1250   1250  6504643  RISE       1
\LIN:BUART:rx_counter_load\/main_2  macrocell12   4669   5919  6505030  RISE       1
\LIN:BUART:rx_counter_load\/q       macrocell12   3350   9269  6505030  RISE       1
\LIN:BUART:sRX:RxBitCounter\/load   count7cell    2315  11584  6505030  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1



++++ Path 212 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \LIN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6505749p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6514533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8784
-------------------------------------   ---- 
End-of-path arrival time (ps)           8784
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q                macrocell16     1250   1250  6502971  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell1   7534   8784  6505749  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 213 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \LIN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6506895p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6514533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7638
-------------------------------------   ---- 
End-of-path arrival time (ps)           7638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q                macrocell17     1250   1250  6505788  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell1   6388   7638  6506895  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 214 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \LIN:BUART:txn\/main_3
Capture Clock  : \LIN:BUART:txn\/clock_0
Path slack     : 6507742p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9582
-------------------------------------   ---- 
End-of-path arrival time (ps)           9582
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:TxShifter:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:sTX:TxShifter:u0\/so_comb  datapathcell2   7280   7280  6507742  RISE       1
\LIN:BUART:txn\/main_3                macrocell33     2302   9582  6507742  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:txn\/clock_0                                    macrocell33         0      0  RISE       1



++++ Path 215 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:rx_load_fifo\/main_1
Capture Clock  : \LIN:BUART:rx_load_fifo\/clock_0
Path slack     : 6507987p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9336
-------------------------------------   ---- 
End-of-path arrival time (ps)           9336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q         macrocell16   1250   1250  6502971  RISE       1
\LIN:BUART:rx_load_fifo\/main_1  macrocell14   8086   9336  6507987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 216 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:rx_state_3\/main_1
Capture Clock  : \LIN:BUART:rx_state_3\/clock_0
Path slack     : 6507987p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9336
-------------------------------------   ---- 
End-of-path arrival time (ps)           9336
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q       macrocell16   1250   1250  6502971  RISE       1
\LIN:BUART:rx_state_3\/main_1  macrocell20   8086   9336  6507987  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 217 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_1\/q
Path End       : \LIN:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \LIN:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6508343p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6514543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6200
-------------------------------------   ---- 
End-of-path arrival time (ps)           6200
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_1\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_1\/q                macrocell29     1250   1250  6500111  RISE       1
\LIN:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell2   4950   6200  6508343  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:TxShifter:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 218 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \LIN:BUART:tx_state_0\/main_2
Capture Clock  : \LIN:BUART:tx_state_0\/clock_0
Path slack     : 6508547p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8777
-------------------------------------   ---- 
End-of-path arrival time (ps)           8777
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:TxShifter:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                       model name     delay     AT    slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell2   5280   5280  6504388  RISE       1
\LIN:BUART:tx_state_0\/main_2                  macrocell28     3497   8777  6508547  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 219 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_bitclk_enable\/q
Path End       : \LIN:BUART:rx_load_fifo\/main_2
Capture Clock  : \LIN:BUART:rx_load_fifo\/clock_0
Path slack     : 6508967p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8356
-------------------------------------   ---- 
End-of-path arrival time (ps)           8356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_bitclk_enable\/q   macrocell10   1250   1250  6505976  RISE       1
\LIN:BUART:rx_load_fifo\/main_2  macrocell14   7106   8356  6508967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 220 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_bitclk_enable\/q
Path End       : \LIN:BUART:rx_state_3\/main_2
Capture Clock  : \LIN:BUART:rx_state_3\/clock_0
Path slack     : 6508967p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8356
-------------------------------------   ---- 
End-of-path arrival time (ps)           8356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  6505976  RISE       1
\LIN:BUART:rx_state_3\/main_2   macrocell20   7106   8356  6508967  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 221 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_bitclk_enable\/q
Path End       : \LIN:BUART:rx_break_detect\/main_2
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6508990p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_bitclk_enable\/q      macrocell10   1250   1250  6505976  RISE       1
\LIN:BUART:rx_break_detect\/main_2  macrocell11   7083   8333  6508990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 222 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_bitclk_enable\/q
Path End       : \LIN:BUART:rx_status_1\/main_2
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6508990p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  6505976  RISE       1
\LIN:BUART:rx_status_1\/main_2  macrocell22   7083   8333  6508990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 223 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_bitclk_enable\/q
Path End       : \LIN:BUART:rx_status_3\/main_2
Capture Clock  : \LIN:BUART:rx_status_3\/clock_0
Path slack     : 6508990p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8333
-------------------------------------   ---- 
End-of-path arrival time (ps)           8333
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  6505976  RISE       1
\LIN:BUART:rx_status_3\/main_2  macrocell23   7083   8333  6508990  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_3\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 224 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN:BUART:rx_break_detect\/main_9
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6509104p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8219
-------------------------------------   ---- 
End-of-path arrival time (ps)           8219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6502794  RISE       1
\LIN:BUART:rx_break_detect\/main_9    macrocell11   6109   8219  6509104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 225 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN:BUART:rx_status_1\/main_8
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6509104p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8219
-------------------------------------   ---- 
End-of-path arrival time (ps)           8219
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6502794  RISE       1
\LIN:BUART:rx_status_1\/main_8        macrocell22   6109   8219  6509104  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 226 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb
Path End       : \LIN:BUART:tx_bitclk\/main_0
Capture Clock  : \LIN:BUART:tx_bitclk\/clock_0
Path slack     : 6509341p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7982
-------------------------------------   ---- 
End-of-path arrival time (ps)           7982
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:sCLOCK:TxBitClkGen\/clock                   datapathcell3       0      0  RISE       1

Data path
pin name                                     model name     delay     AT    slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:sTX:sCLOCK:TxBitClkGen\/cl0_comb  datapathcell3   5680   5680  6500298  RISE       1
\LIN:BUART:tx_bitclk\/main_0                 macrocell26     2302   7982  6509341  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_bitclk\/clock_0                              macrocell26         0      0  RISE       1



++++ Path 227 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:rx_break_detect\/main_1
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6509577p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7746
-------------------------------------   ---- 
End-of-path arrival time (ps)           7746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q            macrocell16   1250   1250  6502971  RISE       1
\LIN:BUART:rx_break_detect\/main_1  macrocell11   6496   7746  6509577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 228 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \LIN:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6509577p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7746
-------------------------------------   ---- 
End-of-path arrival time (ps)           7746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q               macrocell16   1250   1250  6502971  RISE       1
\LIN:BUART:rx_state_stop1_reg\/main_1  macrocell21   6496   7746  6509577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_stop1_reg\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 229 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:rx_status_1\/main_1
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6509577p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7746
-------------------------------------   ---- 
End-of-path arrival time (ps)           7746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q        macrocell16   1250   1250  6502971  RISE       1
\LIN:BUART:rx_status_1\/main_1  macrocell22   6496   7746  6509577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 230 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:rx_status_3\/main_1
Capture Clock  : \LIN:BUART:rx_status_3\/clock_0
Path slack     : 6509577p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7746
-------------------------------------   ---- 
End-of-path arrival time (ps)           7746
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q        macrocell16   1250   1250  6502971  RISE       1
\LIN:BUART:rx_status_3\/main_1  macrocell23   6496   7746  6509577  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_3\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 231 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN:BUART:rx_break_detect\/main_8
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6509837p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7486
-------------------------------------   ---- 
End-of-path arrival time (ps)           7486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6509837  RISE       1
\LIN:BUART:rx_break_detect\/main_8    macrocell11   5376   7486  6509837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 232 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN:BUART:rx_status_1\/main_7
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6509837p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7486
-------------------------------------   ---- 
End-of-path arrival time (ps)           7486
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6509837  RISE       1
\LIN:BUART:rx_status_1\/main_7        macrocell22   5376   7486  6509837  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 233 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_bitclk_enable\/q
Path End       : \LIN:BUART:rx_state_0\/main_2
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6510045p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7278
-------------------------------------   ---- 
End-of-path arrival time (ps)           7278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  6505976  RISE       1
\LIN:BUART:rx_state_0\/main_2   macrocell16   6028   7278  6510045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 234 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_bitclk_enable\/q
Path End       : \LIN:BUART:rx_state_1\/main_2
Capture Clock  : \LIN:BUART:rx_state_1\/clock_0
Path slack     : 6510045p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7278
-------------------------------------   ---- 
End-of-path arrival time (ps)           7278
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  6505976  RISE       1
\LIN:BUART:rx_state_1\/main_2   macrocell17   6028   7278  6510045  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 235 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_bitclk_enable\/q
Path End       : \LIN:BUART:rx_state_2\/main_2
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : 6510061p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7262
-------------------------------------   ---- 
End-of-path arrival time (ps)           7262
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_bitclk_enable\/q  macrocell10   1250   1250  6505976  RISE       1
\LIN:BUART:rx_state_2\/main_2   macrocell18   6012   7262  6510061  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 236 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN:BUART:rx_load_fifo\/main_7
Capture Clock  : \LIN:BUART:rx_load_fifo\/clock_0
Path slack     : 6510176p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7148
-------------------------------------   ---- 
End-of-path arrival time (ps)           7148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6502794  RISE       1
\LIN:BUART:rx_load_fifo\/main_7       macrocell14   5038   7148  6510176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 237 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN:BUART:rx_state_3\/main_7
Capture Clock  : \LIN:BUART:rx_state_3\/clock_0
Path slack     : 6510176p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7148
-------------------------------------   ---- 
End-of-path arrival time (ps)           7148
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6502794  RISE       1
\LIN:BUART:rx_state_3\/main_7         macrocell20   5038   7148  6510176  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 238 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_bitclk_enable\/q
Path End       : \LIN:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \LIN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6510382p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -6300
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6514533

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4152
-------------------------------------   ---- 
End-of-path arrival time (ps)           4152
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell10         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:rx_bitclk_enable\/q          macrocell10     1250   1250  6505976  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell1   2902   4152  6510382  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 239 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN:BUART:rx_load_fifo\/main_6
Capture Clock  : \LIN:BUART:rx_load_fifo\/clock_0
Path slack     : 6510392p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6509837  RISE       1
\LIN:BUART:rx_load_fifo\/main_6       macrocell14   4822   6932  6510392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 240 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN:BUART:rx_state_3\/main_6
Capture Clock  : \LIN:BUART:rx_state_3\/clock_0
Path slack     : 6510392p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6932
-------------------------------------   ---- 
End-of-path arrival time (ps)           6932
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6509837  RISE       1
\LIN:BUART:rx_state_3\/main_6         macrocell20   4822   6932  6510392  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 241 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_0\/q
Path End       : \LIN:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \LIN:BUART:sTX:TxShifter:u0\/clock
Path slack     : 6510406p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -6290
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6514543

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4138
-------------------------------------   ---- 
End-of-path arrival time (ps)           4138
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                                model name     delay     AT    slack  edge  Fanout
--------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_0\/q                macrocell28     1250   1250  6498624  RISE       1
\LIN:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell2   2888   4138  6510406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sTX:TxShifter:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 242 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_3\/q
Path End       : \LIN:BUART:rx_state_0\/main_4
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6510842p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_3\/q       macrocell20   1250   1250  6504643  RISE       1
\LIN:BUART:rx_state_0\/main_4  macrocell16   5231   6481  6510842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 243 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_3\/q
Path End       : \LIN:BUART:rx_state_1\/main_4
Capture Clock  : \LIN:BUART:rx_state_1\/clock_0
Path slack     : 6510842p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6481
-------------------------------------   ---- 
End-of-path arrival time (ps)           6481
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_3\/q       macrocell20   1250   1250  6504643  RISE       1
\LIN:BUART:rx_state_1\/main_4  macrocell17   5231   6481  6510842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 244 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_4
Path End       : \LIN:BUART:rx_state_0\/main_9
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6511080p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6244
-------------------------------------   ---- 
End-of-path arrival time (ps)           6244
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_4  count7cell    2110   2110  6502794  RISE       1
\LIN:BUART:rx_state_0\/main_9         macrocell16   4134   6244  6511080  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 245 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_load_fifo\/q
Path End       : \LIN:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \LIN:BUART:sRX:RxShifter:u0\/clock
Path slack     : 6511278p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -1930
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6518903

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7625
-------------------------------------   ---- 
End-of-path arrival time (ps)           7625
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell14         0      0  RISE       1

Data path
pin name                              model name     delay     AT    slack  edge  Fanout
------------------------------------  -------------  -----  -----  -------  ----  ------
\LIN:BUART:rx_load_fifo\/q            macrocell14     1250   1250  6505240  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/f0_load  datapathcell1   6375   7625  6511278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxShifter:u0\/clock                         datapathcell1       0      0  RISE       1



++++ Path 246 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_bitclk\/q
Path End       : \LIN:BUART:tx_state_0\/main_4
Capture Clock  : \LIN:BUART:tx_state_0\/clock_0
Path slack     : 6511335p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5989
-------------------------------------   ---- 
End-of-path arrival time (ps)           5989
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_bitclk\/clock_0                              macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_bitclk\/q        macrocell26   1250   1250  6500105  RISE       1
\LIN:BUART:tx_state_0\/main_4  macrocell28   4739   5989  6511335  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 247 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_3\/q
Path End       : \LIN:BUART:rx_state_2\/main_4
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : 6511405p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5919
-------------------------------------   ---- 
End-of-path arrival time (ps)           5919
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_3\/q       macrocell20   1250   1250  6504643  RISE       1
\LIN:BUART:rx_state_2\/main_4  macrocell18   4669   5919  6511405  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 248 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_0/main_0
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6511534p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6511534  RISE       1
MODIN1_0/main_0                       macrocell1    3679   5789  6511534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 249 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN1_1/main_0
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6511534p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6511534  RISE       1
MODIN1_1/main_0                       macrocell2    3679   5789  6511534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 250 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_2
Path End       : \LIN:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \LIN:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6511534p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5789
-------------------------------------   ---- 
End-of-path arrival time (ps)           5789
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_2  count7cell    2110   2110  6511534  RISE       1
\LIN:BUART:rx_bitclk_enable\/main_0   macrocell10   3679   5789  6511534  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 251 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_0/main_1
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6511543p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6511543  RISE       1
MODIN1_0/main_1                       macrocell1    3671   5781  6511543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 252 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN1_1/main_1
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6511543p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6511543  RISE       1
MODIN1_1/main_1                       macrocell2    3671   5781  6511543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 253 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_1
Path End       : \LIN:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \LIN:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6511543p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5781
-------------------------------------   ---- 
End-of-path arrival time (ps)           5781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_1  count7cell    2110   2110  6511543  RISE       1
\LIN:BUART:rx_bitclk_enable\/main_1   macrocell10   3671   5781  6511543  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 254 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_0
Path End       : \LIN:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \LIN:BUART:rx_bitclk_enable\/clock_0
Path slack     : 6511546p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5778
-------------------------------------   ---- 
End-of-path arrival time (ps)           5778
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_0  count7cell    2110   2110  6511546  RISE       1
\LIN:BUART:rx_bitclk_enable\/main_2   macrocell10   3668   5778  6511546  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_bitclk_enable\/clock_0                       macrocell10         0      0  RISE       1



++++ Path 255 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN:BUART:rx_load_fifo\/main_5
Capture Clock  : \LIN:BUART:rx_load_fifo\/clock_0
Path slack     : 6511570p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6505413  RISE       1
\LIN:BUART:rx_load_fifo\/main_5       macrocell14   3643   5753  6511570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 256 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN:BUART:rx_state_3\/main_5
Capture Clock  : \LIN:BUART:rx_state_3\/clock_0
Path slack     : 6511570p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5753
-------------------------------------   ---- 
End-of-path arrival time (ps)           5753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6505413  RISE       1
\LIN:BUART:rx_state_3\/main_5         macrocell20   3643   5753  6511570  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 257 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN:BUART:rx_break_detect\/main_7
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6511590p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5733
-------------------------------------   ---- 
End-of-path arrival time (ps)           5733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6505413  RISE       1
\LIN:BUART:rx_break_detect\/main_7    macrocell11   3623   5733  6511590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 258 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN:BUART:rx_status_1\/main_6
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6511590p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5733
-------------------------------------   ---- 
End-of-path arrival time (ps)           5733
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6505413  RISE       1
\LIN:BUART:rx_status_1\/main_6        macrocell22   3623   5733  6511590  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 259 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_1\/q
Path End       : \LIN:BUART:tx_state_2\/main_0
Capture Clock  : \LIN:BUART:tx_state_2\/clock_0
Path slack     : 6511718p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_1\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_1\/q       macrocell29   1250   1250  6500111  RISE       1
\LIN:BUART:tx_state_2\/main_0  macrocell30   4355   5605  6511718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_2\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 260 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_1\/q
Path End       : \LIN:BUART:txn\/main_1
Capture Clock  : \LIN:BUART:txn\/clock_0
Path slack     : 6511718p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5605
-------------------------------------   ---- 
End-of-path arrival time (ps)           5605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_1\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_1\/q  macrocell29   1250   1250  6500111  RISE       1
\LIN:BUART:txn\/main_1    macrocell33   4355   5605  6511718  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:txn\/clock_0                                    macrocell33         0      0  RISE       1



++++ Path 261 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_3
Path End       : \LIN:BUART:rx_load_fifo\/main_8
Capture Clock  : \LIN:BUART:rx_load_fifo\/clock_0
Path slack     : 6511834p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  6505704  RISE       1
\LIN:BUART:rx_load_fifo\/main_8       macrocell14   3380   5490  6511834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 262 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_3
Path End       : \LIN:BUART:rx_state_3\/main_8
Capture Clock  : \LIN:BUART:rx_state_3\/clock_0
Path slack     : 6511834p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5490
-------------------------------------   ---- 
End-of-path arrival time (ps)           5490
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  6505704  RISE       1
\LIN:BUART:rx_state_3\/main_8         macrocell20   3380   5490  6511834  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 263 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_3
Path End       : \LIN:BUART:rx_break_detect\/main_10
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6511852p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  6505704  RISE       1
\LIN:BUART:rx_break_detect\/main_10   macrocell11   3362   5472  6511852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 264 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_3
Path End       : \LIN:BUART:rx_status_1\/main_9
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6511852p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5472
-------------------------------------   ---- 
End-of-path arrival time (ps)           5472
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  6505704  RISE       1
\LIN:BUART:rx_status_1\/main_9        macrocell22   3362   5472  6511852  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 265 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_1/q
Path End       : MODIN1_1/main_2
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6511884p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_1/q       macrocell2    1250   1250  6499398  RISE       1
MODIN1_1/main_2  macrocell2    4189   5439  6511884  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 266 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_bitclk\/q
Path End       : \LIN:BUART:tx_state_2\/main_3
Capture Clock  : \LIN:BUART:tx_state_2\/clock_0
Path slack     : 6511896p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_bitclk\/clock_0                              macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_bitclk\/q        macrocell26   1250   1250  6500105  RISE       1
\LIN:BUART:tx_state_2\/main_3  macrocell30   4178   5428  6511896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_2\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 267 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_bitclk\/q
Path End       : \LIN:BUART:txn\/main_5
Capture Clock  : \LIN:BUART:txn\/clock_0
Path slack     : 6511896p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5428
-------------------------------------   ---- 
End-of-path arrival time (ps)           5428
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_bitclk\/clock_0                              macrocell26         0      0  RISE       1

Data path
pin name                 model name   delay     AT    slack  edge  Fanout
-----------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_bitclk\/q  macrocell26   1250   1250  6500105  RISE       1
\LIN:BUART:txn\/main_5   macrocell33   4178   5428  6511896  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:txn\/clock_0                                    macrocell33         0      0  RISE       1



++++ Path 268 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:rx_state_0\/main_1
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6512011p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q       macrocell16   1250   1250  6502971  RISE       1
\LIN:BUART:rx_state_0\/main_1  macrocell16   4062   5312  6512011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 269 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:rx_state_1\/main_1
Capture Clock  : \LIN:BUART:rx_state_1\/clock_0
Path slack     : 6512011p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5312
-------------------------------------   ---- 
End-of-path arrival time (ps)           5312
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q       macrocell16   1250   1250  6502971  RISE       1
\LIN:BUART:rx_state_1\/main_1  macrocell17   4062   5312  6512011  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 270 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_0\/q
Path End       : \LIN:BUART:rx_state_2\/main_1
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : 6512017p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5306
-------------------------------------   ---- 
End-of-path arrival time (ps)           5306
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_0\/q       macrocell16   1250   1250  6502971  RISE       1
\LIN:BUART:rx_state_2\/main_1  macrocell18   4056   5306  6512017  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 271 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN:BUART:rx_state_0\/main_8
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6512077p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5246
-------------------------------------   ---- 
End-of-path arrival time (ps)           5246
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6509837  RISE       1
\LIN:BUART:rx_state_0\/main_8         macrocell16   3136   5246  6512077  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 272 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_5
Path End       : \LIN:BUART:rx_state_2\/main_7
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : 6512094p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5229
-------------------------------------   ---- 
End-of-path arrival time (ps)           5229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_5  count7cell    2110   2110  6509837  RISE       1
\LIN:BUART:rx_state_2\/main_7         macrocell18   3119   5229  6512094  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 273 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_1\/q
Path End       : \LIN:BUART:tx_state_0\/main_0
Capture Clock  : \LIN:BUART:tx_state_0\/clock_0
Path slack     : 6512162p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5161
-------------------------------------   ---- 
End-of-path arrival time (ps)           5161
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_1\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_1\/q       macrocell29   1250   1250  6500111  RISE       1
\LIN:BUART:tx_state_0\/main_0  macrocell28   3911   5161  6512162  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 274 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_0\/q
Path End       : \LIN:BUART:tx_state_1\/main_1
Capture Clock  : \LIN:BUART:tx_state_1\/clock_0
Path slack     : 6512292p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5031
-------------------------------------   ---- 
End-of-path arrival time (ps)           5031
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_0\/q       macrocell28   1250   1250  6498624  RISE       1
\LIN:BUART:tx_state_1\/main_1  macrocell29   3781   5031  6512292  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_1\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 275 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_status_3\/q
Path End       : \LIN:BUART:sRX:RxSts\/status_3
Capture Clock  : \LIN:BUART:sRX:RxSts\/clock
Path slack     : 6512375p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6519263

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6889
-------------------------------------   ---- 
End-of-path arrival time (ps)           6889
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_3\/clock_0                            macrocell23         0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN:BUART:rx_status_3\/q       macrocell23    1250   1250  6512375  RISE       1
\LIN:BUART:sRX:RxSts\/status_3  statusicell1   5639   6889  6512375  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxSts\/clock                                statusicell1        0      0  RISE       1



++++ Path 276 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_2\/q
Path End       : \LIN:BUART:rx_break_detect\/main_5
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6512384p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_2\/q            macrocell18   1250   1250  6506105  RISE       1
\LIN:BUART:rx_break_detect\/main_5  macrocell11   3690   4940  6512384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 277 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_2\/q
Path End       : \LIN:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \LIN:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6512384p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_2\/q               macrocell18   1250   1250  6506105  RISE       1
\LIN:BUART:rx_state_stop1_reg\/main_3  macrocell21   3690   4940  6512384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_stop1_reg\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 278 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_2\/q
Path End       : \LIN:BUART:rx_status_1\/main_4
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6512384p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_2\/q        macrocell18   1250   1250  6506105  RISE       1
\LIN:BUART:rx_status_1\/main_4  macrocell22   3690   4940  6512384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 279 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_2\/q
Path End       : \LIN:BUART:rx_status_3\/main_5
Capture Clock  : \LIN:BUART:rx_status_3\/clock_0
Path slack     : 6512384p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4940
-------------------------------------   ---- 
End-of-path arrival time (ps)           4940
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_2\/q        macrocell18   1250   1250  6506105  RISE       1
\LIN:BUART:rx_status_3\/main_5  macrocell23   3690   4940  6512384  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_3\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 280 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_2\/q
Path End       : \LIN:BUART:rx_load_fifo\/main_4
Capture Clock  : \LIN:BUART:rx_load_fifo\/clock_0
Path slack     : 6512385p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_2\/q         macrocell18   1250   1250  6506105  RISE       1
\LIN:BUART:rx_load_fifo\/main_4  macrocell14   3689   4939  6512385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 281 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_2\/q
Path End       : \LIN:BUART:rx_state_3\/main_4
Capture Clock  : \LIN:BUART:rx_state_3\/clock_0
Path slack     : 6512385p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4939
-------------------------------------   ---- 
End-of-path arrival time (ps)           4939
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_2\/q       macrocell18   1250   1250  6506105  RISE       1
\LIN:BUART:rx_state_3\/main_4  macrocell20   3689   4939  6512385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 282 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:rx_load_fifo\/main_0
Capture Clock  : \LIN:BUART:rx_load_fifo\/clock_0
Path slack     : 6512409p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q         macrocell17   1250   1250  6505788  RISE       1
\LIN:BUART:rx_load_fifo\/main_0  macrocell14   3664   4914  6512409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 283 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:rx_state_3\/main_0
Capture Clock  : \LIN:BUART:rx_state_3\/clock_0
Path slack     : 6512409p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4914
-------------------------------------   ---- 
End-of-path arrival time (ps)           4914
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q       macrocell17   1250   1250  6505788  RISE       1
\LIN:BUART:rx_state_3\/main_0  macrocell20   3664   4914  6512409  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 284 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:rx_break_detect\/main_0
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6512423p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q            macrocell17   1250   1250  6505788  RISE       1
\LIN:BUART:rx_break_detect\/main_0  macrocell11   3651   4901  6512423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 285 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \LIN:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6512423p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q               macrocell17   1250   1250  6505788  RISE       1
\LIN:BUART:rx_state_stop1_reg\/main_0  macrocell21   3651   4901  6512423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_stop1_reg\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 286 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:rx_status_1\/main_0
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6512423p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q        macrocell17   1250   1250  6505788  RISE       1
\LIN:BUART:rx_status_1\/main_0  macrocell22   3651   4901  6512423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 287 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:rx_status_3\/main_0
Capture Clock  : \LIN:BUART:rx_status_3\/clock_0
Path slack     : 6512423p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4901
-------------------------------------   ---- 
End-of-path arrival time (ps)           4901
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q        macrocell17   1250   1250  6505788  RISE       1
\LIN:BUART:rx_status_3\/main_0  macrocell23   3651   4901  6512423  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_3\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 288 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_2\/q
Path End       : \LIN:BUART:tx_state_1\/main_2
Capture Clock  : \LIN:BUART:tx_state_1\/clock_0
Path slack     : 6512563p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4761
-------------------------------------   ---- 
End-of-path arrival time (ps)           4761
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_2\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_2\/q       macrocell30   1250   1250  6498894  RISE       1
\LIN:BUART:tx_state_1\/main_2  macrocell29   3511   4761  6512563  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_1\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 289 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN:BUART:rx_state_2\/main_6
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : 6512589p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4734
-------------------------------------   ---- 
End-of-path arrival time (ps)           4734
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6505413  RISE       1
\LIN:BUART:rx_state_2\/main_6         macrocell18   2624   4734  6512589  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 290 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_6
Path End       : \LIN:BUART:rx_state_0\/main_7
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6512601p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4722
-------------------------------------   ---- 
End-of-path arrival time (ps)           4722
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_6  count7cell    2110   2110  6505413  RISE       1
\LIN:BUART:rx_state_0\/main_7         macrocell16   2612   4722  6512601  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 291 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_break_detect\/q
Path End       : \LIN:BUART:rx_state_0\/main_6
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6512687p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_break_detect\/q  macrocell11   1250   1250  6505525  RISE       1
\LIN:BUART:rx_state_0\/main_6  macrocell16   3386   4636  6512687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 292 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_break_detect\/q
Path End       : \LIN:BUART:rx_state_1\/main_6
Capture Clock  : \LIN:BUART:rx_state_1\/clock_0
Path slack     : 6512687p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4636
-------------------------------------   ---- 
End-of-path arrival time (ps)           4636
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_break_detect\/q  macrocell11   1250   1250  6505525  RISE       1
\LIN:BUART:rx_state_1\/main_6  macrocell17   3386   4636  6512687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 293 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:sRX:RxBitCounter\/count_3
Path End       : \LIN:BUART:rx_state_0\/main_10
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6512885p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4439
-------------------------------------   ---- 
End-of-path arrival time (ps)           4439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxBitCounter\/clock                         count7cell          0      0  RISE       1

Data path
pin name                              model name   delay     AT    slack  edge  Fanout
------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:sRX:RxBitCounter\/count_3  count7cell    2110   2110  6505704  RISE       1
\LIN:BUART:rx_state_0\/main_10        macrocell16   2329   4439  6512885  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 294 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_0\/q
Path End       : \LIN:BUART:tx_state_0\/main_1
Capture Clock  : \LIN:BUART:tx_state_0\/clock_0
Path slack     : 6513191p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4133
-------------------------------------   ---- 
End-of-path arrival time (ps)           4133
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_0\/q       macrocell28   1250   1250  6498624  RISE       1
\LIN:BUART:tx_state_0\/main_1  macrocell28   2883   4133  6513191  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 295 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_0\/q
Path End       : \LIN:BUART:tx_state_2\/main_1
Capture Clock  : \LIN:BUART:tx_state_2\/clock_0
Path slack     : 6513192p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_0\/q       macrocell28   1250   1250  6498624  RISE       1
\LIN:BUART:tx_state_2\/main_1  macrocell30   2881   4131  6513192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_2\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 296 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_0\/q
Path End       : \LIN:BUART:txn\/main_2
Capture Clock  : \LIN:BUART:txn\/clock_0
Path slack     : 6513192p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4131
-------------------------------------   ---- 
End-of-path arrival time (ps)           4131
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell28         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_0\/q  macrocell28   1250   1250  6498624  RISE       1
\LIN:BUART:txn\/main_2    macrocell33   2881   4131  6513192  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:txn\/clock_0                                    macrocell33         0      0  RISE       1



++++ Path 297 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_2\/q
Path End       : \LIN:BUART:rx_state_2\/main_5
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : 6513284p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4040
-------------------------------------   ---- 
End-of-path arrival time (ps)           4040
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_2\/q       macrocell18   1250   1250  6506105  RISE       1
\LIN:BUART:rx_state_2\/main_5  macrocell18   2790   4040  6513284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 298 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_3\/q
Path End       : \LIN:BUART:rx_break_detect\/main_4
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6513289p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_3\/q            macrocell20   1250   1250  6504643  RISE       1
\LIN:BUART:rx_break_detect\/main_4  macrocell11   2784   4034  6513289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 299 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_3\/q
Path End       : \LIN:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \LIN:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 6513289p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                               model name   delay     AT    slack  edge  Fanout
-------------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_3\/q               macrocell20   1250   1250  6504643  RISE       1
\LIN:BUART:rx_state_stop1_reg\/main_2  macrocell21   2784   4034  6513289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_stop1_reg\/clock_0                     macrocell21         0      0  RISE       1



++++ Path 300 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_3\/q
Path End       : \LIN:BUART:rx_status_1\/main_3
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6513289p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_3\/q        macrocell20   1250   1250  6504643  RISE       1
\LIN:BUART:rx_status_1\/main_3  macrocell22   2784   4034  6513289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 301 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_3\/q
Path End       : \LIN:BUART:rx_status_3\/main_4
Capture Clock  : \LIN:BUART:rx_status_3\/clock_0
Path slack     : 6513289p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4034
-------------------------------------   ---- 
End-of-path arrival time (ps)           4034
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_3\/q        macrocell20   1250   1250  6504643  RISE       1
\LIN:BUART:rx_status_3\/main_4  macrocell23   2784   4034  6513289  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_3\/clock_0                            macrocell23         0      0  RISE       1



++++ Path 302 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_3\/q
Path End       : \LIN:BUART:rx_load_fifo\/main_3
Capture Clock  : \LIN:BUART:rx_load_fifo\/clock_0
Path slack     : 6513295p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                         model name   delay     AT    slack  edge  Fanout
-------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_3\/q         macrocell20   1250   1250  6504643  RISE       1
\LIN:BUART:rx_load_fifo\/main_3  macrocell14   2778   4028  6513295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_load_fifo\/clock_0                           macrocell14         0      0  RISE       1



++++ Path 303 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_3\/q
Path End       : \LIN:BUART:rx_state_3\/main_3
Capture Clock  : \LIN:BUART:rx_state_3\/clock_0
Path slack     : 6513295p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4028
-------------------------------------   ---- 
End-of-path arrival time (ps)           4028
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_3\/q       macrocell20   1250   1250  6504643  RISE       1
\LIN:BUART:rx_state_3\/main_3  macrocell20   2778   4028  6513295  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_3\/clock_0                             macrocell20         0      0  RISE       1



++++ Path 304 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_2\/q
Path End       : \LIN:BUART:rx_state_0\/main_5
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6513298p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_2\/q       macrocell18   1250   1250  6506105  RISE       1
\LIN:BUART:rx_state_0\/main_5  macrocell16   2775   4025  6513298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 305 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_2\/q
Path End       : \LIN:BUART:rx_state_1\/main_5
Capture Clock  : \LIN:BUART:rx_state_1\/clock_0
Path slack     : 6513298p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4025
-------------------------------------   ---- 
End-of-path arrival time (ps)           4025
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_2\/q       macrocell18   1250   1250  6506105  RISE       1
\LIN:BUART:rx_state_1\/main_5  macrocell17   2775   4025  6513298  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 306 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_break_detect\/q
Path End       : \LIN:BUART:rx_break_detect\/main_6
Capture Clock  : \LIN:BUART:rx_break_detect\/clock_0
Path slack     : 6513450p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                            model name   delay     AT    slack  edge  Fanout
----------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_break_detect\/q       macrocell11   1250   1250  6505525  RISE       1
\LIN:BUART:rx_break_detect\/main_6  macrocell11   2623   3873  6513450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell11         0      0  RISE       1



++++ Path 307 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_break_detect\/q
Path End       : \LIN:BUART:rx_status_1\/main_5
Capture Clock  : \LIN:BUART:rx_status_1\/clock_0
Path slack     : 6513450p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3873
-------------------------------------   ---- 
End-of-path arrival time (ps)           3873
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_break_detect\/clock_0                        macrocell11         0      0  RISE       1

Data path
pin name                        model name   delay     AT    slack  edge  Fanout
------------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_break_detect\/q   macrocell11   1250   1250  6505525  RISE       1
\LIN:BUART:rx_status_1\/main_5  macrocell22   2623   3873  6513450  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell22         0      0  RISE       1



++++ Path 308 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_2\/q
Path End       : \LIN:BUART:tx_state_0\/main_3
Capture Clock  : \LIN:BUART:tx_state_0\/clock_0
Path slack     : 6513461p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3862
-------------------------------------   ---- 
End-of-path arrival time (ps)           3862
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_2\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_2\/q       macrocell30   1250   1250  6498894  RISE       1
\LIN:BUART:tx_state_0\/main_3  macrocell28   2612   3862  6513461  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_0\/clock_0                             macrocell28         0      0  RISE       1



++++ Path 309 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_2\/q
Path End       : \LIN:BUART:tx_state_2\/main_2
Capture Clock  : \LIN:BUART:tx_state_2\/clock_0
Path slack     : 6513467p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_2\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_2\/q       macrocell30   1250   1250  6498894  RISE       1
\LIN:BUART:tx_state_2\/main_2  macrocell30   2607   3857  6513467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_2\/clock_0                             macrocell30         0      0  RISE       1



++++ Path 310 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_2\/q
Path End       : \LIN:BUART:txn\/main_4
Capture Clock  : \LIN:BUART:txn\/clock_0
Path slack     : 6513467p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3857
-------------------------------------   ---- 
End-of-path arrival time (ps)           3857
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_2\/clock_0                             macrocell30         0      0  RISE       1

Data path
pin name                  model name   delay     AT    slack  edge  Fanout
------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_2\/q  macrocell30   1250   1250  6498894  RISE       1
\LIN:BUART:txn\/main_4    macrocell33   2607   3857  6513467  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:txn\/clock_0                                    macrocell33         0      0  RISE       1



++++ Path 311 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:rx_state_2\/main_0
Capture Clock  : \LIN:BUART:rx_state_2\/clock_0
Path slack     : 6513488p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3836
-------------------------------------   ---- 
End-of-path arrival time (ps)           3836
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q       macrocell17   1250   1250  6505788  RISE       1
\LIN:BUART:rx_state_2\/main_0  macrocell18   2586   3836  6513488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_2\/clock_0                             macrocell18         0      0  RISE       1



++++ Path 312 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:rx_state_0\/main_0
Capture Clock  : \LIN:BUART:rx_state_0\/clock_0
Path slack     : 6513488p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q       macrocell17   1250   1250  6505788  RISE       1
\LIN:BUART:rx_state_0\/main_0  macrocell16   2585   3835  6513488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_0\/clock_0                             macrocell16         0      0  RISE       1



++++ Path 313 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_state_1\/q
Path End       : \LIN:BUART:rx_state_1\/main_0
Capture Clock  : \LIN:BUART:rx_state_1\/clock_0
Path slack     : 6513488p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3835
-------------------------------------   ---- 
End-of-path arrival time (ps)           3835
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell17         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:rx_state_1\/q       macrocell17   1250   1250  6505788  RISE       1
\LIN:BUART:rx_state_1\/main_0  macrocell17   2585   3835  6513488  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_state_1\/clock_0                             macrocell17         0      0  RISE       1



++++ Path 314 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:txn\/q
Path End       : \LIN:BUART:txn\/main_0
Capture Clock  : \LIN:BUART:txn\/clock_0
Path slack     : 6513494p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3829
-------------------------------------   ---- 
End-of-path arrival time (ps)           3829
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:txn\/clock_0                                    macrocell33         0      0  RISE       1

Data path
pin name                model name   delay     AT    slack  edge  Fanout
----------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:txn\/q       macrocell33   1250   1250  6513494  RISE       1
\LIN:BUART:txn\/main_0  macrocell33   2579   3829  6513494  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:txn\/clock_0                                    macrocell33         0      0  RISE       1



++++ Path 315 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_bitclk\/q
Path End       : \LIN:BUART:tx_state_1\/main_3
Capture Clock  : \LIN:BUART:tx_state_1\/clock_0
Path slack     : 6513773p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3550
-------------------------------------   ---- 
End-of-path arrival time (ps)           3550
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_bitclk\/clock_0                              macrocell26         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_bitclk\/q        macrocell26   1250   1250  6500105  RISE       1
\LIN:BUART:tx_state_1\/main_3  macrocell29   2300   3550  6513773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_1\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 316 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:tx_state_1\/q
Path End       : \LIN:BUART:tx_state_1\/main_0
Capture Clock  : \LIN:BUART:tx_state_1\/clock_0
Path slack     : 6513779p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3544
-------------------------------------   ---- 
End-of-path arrival time (ps)           3544
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_1\/clock_0                             macrocell29         0      0  RISE       1

Data path
pin name                       model name   delay     AT    slack  edge  Fanout
-----------------------------  -----------  -----  -----  -------  ----  ------
\LIN:BUART:tx_state_1\/q       macrocell29   1250   1250  6500111  RISE       1
\LIN:BUART:tx_state_1\/main_0  macrocell29   2294   3544  6513779  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:tx_state_1\/clock_0                             macrocell29         0      0  RISE       1



++++ Path 317 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_0/main_2
Capture Clock  : MODIN1_0/clock_0
Path slack     : 6513782p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  6501297  RISE       1
MODIN1_0/main_2  macrocell1    2291   3541  6513782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1



++++ Path 318 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN1_0/q
Path End       : MODIN1_1/main_3
Capture Clock  : MODIN1_1/clock_0
Path slack     : 6513782p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -3510
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6517323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3541
-------------------------------------   ---- 
End-of-path arrival time (ps)           3541
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_0/clock_0                                           macrocell1          0      0  RISE       1

Data path
pin name         model name   delay     AT    slack  edge  Fanout
---------------  -----------  -----  -----  -------  ----  ------
MODIN1_0/q       macrocell1    1250   1250  6501297  RISE       1
MODIN1_1/main_3  macrocell2    2291   3541  6513782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
MODIN1_1/clock_0                                           macrocell2          0      0  RISE       1



++++ Path 319 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN:BUART:rx_status_1\/q
Path End       : \LIN:BUART:sRX:RxSts\/status_1
Capture Clock  : \LIN:BUART:sRX:RxSts\/clock
Path slack     : 6515700p

Capture Clock Arrival Time                                     0
+ Clock path delay                                             0
+ Cycle adjust (LIN_IntClock:R#1 vs. LIN_IntClock:R#2)   6520833
- Setup time                                               -1570
------------------------------------------------------   ------- 
End-of-path required time (ps)                           6519263

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:rx_status_1\/clock_0                            macrocell22         0      0  RISE       1

Data path
pin name                        model name    delay     AT    slack  edge  Fanout
------------------------------  ------------  -----  -----  -------  ----  ------
\LIN:BUART:rx_status_1\/q       macrocell22    1250   1250  6515700  RISE       1
\LIN:BUART:sRX:RxSts\/status_1  statusicell1   2314   3564  6515700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\LIN:BUART:sRX:RxSts\/clock                                statusicell1        0      0  RISE       1



++++ Path 320 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_0
Capture Clock  : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 78107036p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   78125000
- Setup time                                             -11520
----------------------------------------------------   -------- 
End-of-path required time (ps)                         78113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6444
-------------------------------------   ---- 
End-of-path arrival time (ps)           6444
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb    datapathcell4   3850   3850  78107036  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_0  datapathcell4   2594   6444  78107036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 321 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_1
Capture Clock  : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock
Path slack     : 78108269p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   78125000
- Setup time                                             -11520
----------------------------------------------------   -------- 
End-of-path required time (ps)                         78113480

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5211
-------------------------------------   ---- 
End-of-path arrival time (ps)           5211
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                 model name     delay     AT     slack  edge  Fanout
-------------------------------------------------------  -------------  -----  -----  --------  ----  ------
\LIN_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1    2580   2580  78108269  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/cs_addr_1            datapathcell4   2631   5211  78108269  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1



++++ Path 322 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : \LIN_Timer:TimerUDB:rstSts:stsreg\/status_0
Capture Clock  : \LIN_Timer:TimerUDB:rstSts:stsreg\/clock
Path slack     : 78110724p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   78125000
- Setup time                                              -1570
----------------------------------------------------   -------- 
End-of-path required time (ps)                         78123430

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12706
-------------------------------------   ----- 
End-of-path arrival time (ps)           12706
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell4   3850   3850  78107036  RISE       1
\LIN_Timer:TimerUDB:status_tc\/main_1        macrocell34     2597   6447  78110724  RISE       1
\LIN_Timer:TimerUDB:status_tc\/q             macrocell34     3350   9797  78110724  RISE       1
\LIN_Timer:TimerUDB:rstSts:stsreg\/status_0  statusicell3    2909  12706  78110724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:rstSts:stsreg\/clock                   statusicell3        0      0  RISE       1



++++ Path 323 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb
Path End       : Net_285/main_1
Capture Clock  : Net_285/clock_0
Path slack     : 78115043p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   78125000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6447
-------------------------------------   ---- 
End-of-path arrival time (ps)           6447
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/clock                  datapathcell4       0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\LIN_Timer:TimerUDB:sT8:timerdp:u0\/z0_comb  datapathcell4   3850   3850  78107036  RISE       1
Net_285/main_1                               macrocell7      2597   6447  78115043  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_285/clock_0                                            macrocell7          0      0  RISE       1



++++ Path 324 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \LIN_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7
Path End       : Net_285/main_0
Capture Clock  : Net_285/clock_0
Path slack     : 78116270p

Capture Clock Arrival Time                                    0
+ Clock path delay                                            0
+ Cycle adjust (timer_clock:R#1 vs. timer_clock:R#2)   78125000
- Setup time                                              -3510
----------------------------------------------------   -------- 
End-of-path required time (ps)                         78121490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5220
-------------------------------------   ---- 
End-of-path arrival time (ps)           5220
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\LIN_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/clock        controlcell1        0      0  RISE       1

Data path
pin name                                                 model name    delay     AT     slack  edge  Fanout
-------------------------------------------------------  ------------  -----  -----  --------  ----  ------
\LIN_Timer:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\/control_7  controlcell1   2580   2580  78108269  RISE       1
Net_285/main_0                                           macrocell7     2640   5220  78116270  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
Net_285/clock_0                                            macrocell7          0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

