// Seed: 3483302488
module module_0 (
    output logic id_0,
    input id_1,
    input id_2
);
  assign id_0 = id_2;
  reg id_3, id_4;
  reg id_5;
  type_10(
      id_4
  );
  logic id_6;
  assign id_5 = id_5;
  logic id_7;
  assign id_4 = 1;
  always id_4 <= {1'b0, 1'b0 + id_1 - id_7, {1 & id_2, 1}} - id_4;
  always id_5 <= id_5;
endmodule
