$date
	Sun Oct 23 01:28:08 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#714803
b110 !
1"
#714806
b110 &
b110 %
1$
#714807
0"
#714810
b11 &
b11 %
#714814
b1010 &
b1010 %
#714818
b101 &
b101 %
#714822
b10000 &
b10000 %
#714826
b1000 &
b1000 %
#714830
b100 &
b100 %
#714834
b10 &
b10 %
#714838
b1 &
1#
b1 %
#714842
b0 &
b0 %
0#
0$
#1759481
b11100 !
1"
#1759482
b11100 &
b11100 %
1$
#1759483
0"
#1759486
b1110 &
b1110 %
#1759490
b111 &
b111 %
#1759494
b10110 &
b10110 %
#1759498
b1011 &
b1011 %
#1759502
b100010 &
b100010 %
#1759506
b10001 &
b10001 %
#1759510
b110100 &
b110100 %
#1759514
b11010 &
b11010 %
#1759518
b1101 &
b1101 %
#1759522
b101000 &
b101000 %
#1759526
b10100 &
b10100 %
#1759530
b1010 &
b1010 %
#1759534
b101 &
b101 %
#1759538
b10000 &
b10000 %
#1759542
b1000 &
b1000 %
#1759546
b100 &
b100 %
#1759550
b10 &
b10 %
#1759554
b1 &
b1 %
1#
#1759558
b0 &
0#
b0 %
0$
#2753697
b10101 !
1"
#2753698
b10101 &
b10101 %
1$
#2753699
0"
#2753702
b1000000 &
b1000000 %
#2753706
b100000 &
b100000 %
#2753710
b10000 &
b10000 %
#2753714
b1000 &
b1000 %
#2753718
b100 &
b100 %
#2753722
b10 &
b10 %
#2753726
b1 &
1#
b1 %
#2753730
b0 &
b0 %
0#
0$
#4500012
