# do nextState_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying /home/geek-at-work/intelFPGA_lite/17.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/resetState.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:34 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/resetState.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ResetState
# -- Compiling architecture description of ResetState
# End time: 15:34:34 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/memoryWrite.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:34 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/memoryWrite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemoryWrite
# -- Compiling architecture behave of MemoryWrite
# End time: 15:34:34 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/MemoryAddressInput.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:34 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/MemoryAddressInput.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity MemoryAddressInput
# -- Compiling architecture behave of MemoryAddressInput
# End time: 15:34:34 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/instructionEnable.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:34 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/instructionEnable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity InstructionEnable
# -- Compiling architecture behave of InstructionEnable
# End time: 15:34:34 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:34 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Memory
# -- Compiling architecture behave of Memory
# End time: 15:34:34 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/ALULogic.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:34 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/ALULogic.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ALULogic
# -- Compiling architecture behave of ALULogic
# End time: 15:34:34 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/fiveBitRegister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:34 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/fiveBitRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fiveBitRegister
# -- Compiling architecture description of fiveBitRegister
# End time: 15:34:34 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputB.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:34 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputB.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TempRegisterInputB
# -- Compiling architecture behave of TempRegisterInputB
# End time: 15:34:34 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:34 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/TempRegisterInputA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity TempRegisterInputA
# -- Compiling architecture behave of TempRegisterInputA
# End time: 15:34:34 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/sixteenBitRegister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:34 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/sixteenBitRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity sixteenBitRegister
# -- Compiling architecture description of sixteenBitRegister
# End time: 15:34:34 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/SignExtended9spl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:34 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/SignExtended9spl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SignExtended9spl
# -- Compiling architecture description of SignExtended9spl
# End time: 15:34:34 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/signExtended9.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:34 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/signExtended9.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SignExtended9
# -- Compiling architecture description of SignExtended9
# End time: 15:34:34 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/signExtended6.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:34 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/signExtended6.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity SignExtended6
# -- Compiling architecture description of SignExtended6
# End time: 15:34:34 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/registerFileWrite.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:34 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/registerFileWrite.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registerFileWriteEnable
# -- Compiling architecture description of registerFileWriteEnable
# End time: 15:34:34 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputD3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:34 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputD3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegisterFileInputD3
# -- Compiling architecture behave of RegisterFileInputD3
# End time: 15:34:34 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputC.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:34 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputC.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegisterFileInputC
# -- Compiling architecture behave of RegisterFileInputC
# End time: 15:34:35 on Oct 28,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputA.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:35 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/RegisterFileInputA.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegisterFileInputA
# -- Compiling architecture behave of RegisterFileInputA
# End time: 15:34:35 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/registerFileAccess.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:35 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/registerFileAccess.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity registerFileAccess
# -- Compiling architecture description of registerFileAccess
# End time: 15:34:35 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/Register7Input.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:35 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/Register7Input.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Register7Input
# -- Compiling architecture behave of Register7Input
# End time: 15:34:35 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/PriorityEncoder.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:35 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/PriorityEncoder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PriorityEncoder
# -- Compiling architecture behave of PriorityEncoder
# End time: 15:34:35 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/PEModifyEnable.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:35 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/PEModifyEnable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PriorityModify
# -- Compiling architecture description of PriorityModify
# End time: 15:34:35 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/PEEnable.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:35 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/PEEnable.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PEEnable
# -- Compiling architecture description of PEEnable
# End time: 15:34:35 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/PCinput.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:35 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/PCinput.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity PCInput
# -- Compiling architecture behave of PCInput
# End time: 15:34:35 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/main.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:35 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/main.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity IITB_RISC
# -- Compiling architecture behave of IITB_RISC
# End time: 15:34:35 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/eightBitRegister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:35 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/eightBitRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity eightBitRegister
# -- Compiling architecture description of eightBitRegister
# End time: 15:34:35 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/oneBitRegister.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:35 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/oneBitRegister.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity oneBitRegister
# -- Compiling architecture description of oneBitRegister
# End time: 15:34:35 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/geek-at-work/Desktop/EE-309-Project-1/nextState.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:34:35 on Oct 28,2018
# vcom -reportprogress 300 -93 -work work /home/geek-at-work/Desktop/EE-309-Project-1/nextState.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity NextStateFSMLogic
# -- Compiling architecture behave of NextStateFSMLogic
# End time: 15:34:35 on Oct 28,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
