// Seed: 3948122575
module module_0 ();
  id_1(
      1
  );
endmodule
module module_1 (
    input  uwire id_0,
    input  logic id_1,
    input  wire  id_2,
    output logic id_3,
    output uwire id_4,
    input  wand  id_5,
    input  tri1  id_6
);
  supply0 id_8;
  parameter id_9 = id_1 % id_2;
  wire id_10;
  always id_3 <= id_1;
  module_0 modCall_1 ();
  assign id_8 = -1;
  wire id_11, id_12, id_13;
  tri id_14, id_15 = id_14, id_16, id_17, id_18 = id_2, id_19, id_20;
  wire id_21;
endmodule
