-- Copyright (C) 2017  Intel Corporation. All rights reserved.
-- Your use of Intel Corporation's design tools, logic functions 
-- and other software and tools, and its AMPP partner logic 
-- functions, and any output files from any of the foregoing 
-- (including device programming or simulation files), and any 
-- associated documentation or information are expressly subject 
-- to the terms and conditions of the Intel Program License 
-- Subscription Agreement, the Intel Quartus Prime License Agreement,
-- the Intel FPGA IP License Agreement, or other applicable license
-- agreement, including, without limitation, that your use is for
-- the sole purpose of programming logic devices manufactured by
-- Intel and sold by Intel or its authorized distributors.  Please
-- refer to the applicable agreement for further details.

-- VENDOR "Altera"
-- PROGRAM "Quartus Prime"
-- VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

-- DATE "02/13/2019 11:59:30"

-- 
-- Device: Altera EP4CE22F17C6 Package FBGA256
-- 

-- 
-- This VHDL file should be used for ModelSim-Altera (VHDL) only
-- 

LIBRARY ALTERA;
LIBRARY CYCLONEIVE;
LIBRARY IEEE;
USE ALTERA.ALTERA_PRIMITIVES_COMPONENTS.ALL;
USE CYCLONEIVE.CYCLONEIVE_COMPONENTS.ALL;
USE IEEE.STD_LOGIC_1164.ALL;

ENTITY 	NWI_108A1 IS
    PORT (
	altera_reserved_tms : IN std_logic := '0';
	altera_reserved_tck : IN std_logic := '0';
	altera_reserved_tdi : IN std_logic := '0';
	altera_reserved_tdo : OUT std_logic;
	clk : IN std_logic;
	rst : IN std_logic;
	pins : INOUT std_logic_vector(7 DOWNTO 0)
	);
END NWI_108A1;

-- Design Ports Information
-- pins[0]	=>  Location: PIN_A15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pins[1]	=>  Location: PIN_A13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pins[2]	=>  Location: PIN_B13,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pins[3]	=>  Location: PIN_A11,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pins[4]	=>  Location: PIN_D1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pins[5]	=>  Location: PIN_F3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pins[6]	=>  Location: PIN_B1,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- pins[7]	=>  Location: PIN_L3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- clk	=>  Location: PIN_R8,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- rst	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tms	=>  Location: PIN_J5,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tck	=>  Location: PIN_H3,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdi	=>  Location: PIN_H4,	 I/O Standard: 2.5 V,	 Current Strength: Default
-- altera_reserved_tdo	=>  Location: PIN_J4,	 I/O Standard: 2.5 V,	 Current Strength: Default


ARCHITECTURE structure OF NWI_108A1 IS
SIGNAL gnd : std_logic := '0';
SIGNAL vcc : std_logic := '1';
SIGNAL unknown : std_logic := 'X';
SIGNAL devoe : std_logic := '1';
SIGNAL devclrn : std_logic := '1';
SIGNAL devpor : std_logic := '1';
SIGNAL ww_devoe : std_logic;
SIGNAL ww_devclrn : std_logic;
SIGNAL ww_devpor : std_logic;
SIGNAL ww_altera_reserved_tms : std_logic;
SIGNAL ww_altera_reserved_tck : std_logic;
SIGNAL ww_altera_reserved_tdi : std_logic;
SIGNAL ww_altera_reserved_tdo : std_logic;
SIGNAL ww_clk : std_logic;
SIGNAL ww_rst : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \UA0|clk_baud~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UA0|clk_rx~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UA0|clk_tx~clkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \clk~inputclkctrl_INCLK_bus\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\ : std_logic;
SIGNAL \auto_hub|~GND~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\ : std_logic;
SIGNAL \pins[2]~input_o\ : std_logic;
SIGNAL \pins[3]~input_o\ : std_logic;
SIGNAL \pins[4]~input_o\ : std_logic;
SIGNAL \pins[5]~input_o\ : std_logic;
SIGNAL \pins[6]~input_o\ : std_logic;
SIGNAL \pins[7]~input_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_ASDO_DATA1~~padout\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_FLASH_nCE_nCSO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~padout\ : std_logic;
SIGNAL \~ALTERA_DATA0~~ibuf_o\ : std_logic;
SIGNAL \~ALTERA_DATA0~~padout\ : std_logic;
SIGNAL \~ALTERA_nCEO~~padout\ : std_logic;
SIGNAL \~ALTERA_DCLK~~obuf_o\ : std_logic;
SIGNAL \~ALTERA_nCEO~~obuf_o\ : std_logic;
SIGNAL \clk~input_o\ : std_logic;
SIGNAL \clk~inputclkctrl_outclk\ : std_logic;
SIGNAL \~GND~combout\ : std_logic;
SIGNAL \rst~input_o\ : std_logic;
SIGNAL \U_CPU|Selector24~0_combout\ : std_logic;
SIGNAL \U_CPU|state.execute~q\ : std_logic;
SIGNAL \U_CPU|Selector0~0_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector19~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector19~1_combout\ : std_logic;
SIGNAL \U_CPU|Equal10~1_combout\ : std_logic;
SIGNAL \U_CPU|address~6_combout\ : std_logic;
SIGNAL \U_CPU|Selector42~4_combout\ : std_logic;
SIGNAL \U_CPU|cont~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector42~6_combout\ : std_logic;
SIGNAL \U_CPU|Selector42~5_combout\ : std_logic;
SIGNAL \U_CPU|we~q\ : std_logic;
SIGNAL \U_CPU|Add10~0_combout\ : std_logic;
SIGNAL \U_CPU|Add0~21_combout\ : std_logic;
SIGNAL \U_CPU|Add0~20_combout\ : std_logic;
SIGNAL \U_CPU|Add0~23_cout\ : std_logic;
SIGNAL \U_CPU|Add0~24_combout\ : std_logic;
SIGNAL \U_CPU|Add0~47_combout\ : std_logic;
SIGNAL \U_CPU|cont~4_combout\ : std_logic;
SIGNAL \U_CPU|stack[1]~0_combout\ : std_logic;
SIGNAL \U_CPU|stack[1]~1_combout\ : std_logic;
SIGNAL \U_CPU|Add10~1\ : std_logic;
SIGNAL \U_CPU|Add10~2_combout\ : std_logic;
SIGNAL \U_CPU|Add0~18_combout\ : std_logic;
SIGNAL \U_CPU|Add0~19_combout\ : std_logic;
SIGNAL \U_CPU|Add0~25\ : std_logic;
SIGNAL \U_CPU|Add0~26_combout\ : std_logic;
SIGNAL \U_CPU|Add0~46_combout\ : std_logic;
SIGNAL \U_CPU|Add10~3\ : std_logic;
SIGNAL \U_CPU|Add10~5\ : std_logic;
SIGNAL \U_CPU|Add10~6_combout\ : std_logic;
SIGNAL \U_CPU|Add0~16_combout\ : std_logic;
SIGNAL \U_CPU|Add0~27\ : std_logic;
SIGNAL \U_CPU|Add0~29\ : std_logic;
SIGNAL \U_CPU|Add0~30_combout\ : std_logic;
SIGNAL \U_CPU|Add0~44_combout\ : std_logic;
SIGNAL \U_CPU|Add10~7\ : std_logic;
SIGNAL \U_CPU|Add10~8_combout\ : std_logic;
SIGNAL \U_CPU|Add0~31\ : std_logic;
SIGNAL \U_CPU|Add0~32_combout\ : std_logic;
SIGNAL \U_CPU|Add0~43_combout\ : std_logic;
SIGNAL \U_CPU|Add10~9\ : std_logic;
SIGNAL \U_CPU|Add10~10_combout\ : std_logic;
SIGNAL \U_CPU|Add0~33\ : std_logic;
SIGNAL \U_CPU|Add0~34_combout\ : std_logic;
SIGNAL \U_CPU|Add0~42_combout\ : std_logic;
SIGNAL \U_CPU|Add0~35\ : std_logic;
SIGNAL \U_CPU|Add0~37\ : std_logic;
SIGNAL \U_CPU|Add0~38_combout\ : std_logic;
SIGNAL \U_CPU|Add0~40_combout\ : std_logic;
SIGNAL \U_CPU|Add10~11\ : std_logic;
SIGNAL \U_CPU|Add10~13\ : std_logic;
SIGNAL \U_CPU|Add10~14_combout\ : std_logic;
SIGNAL \U_CPU|address~4_combout\ : std_logic;
SIGNAL \U_CPU|address[9]~20_combout\ : std_logic;
SIGNAL \U_CPU|inst[5]~feeder_combout\ : std_logic;
SIGNAL \U_CPU|inst[6]~0_combout\ : std_logic;
SIGNAL \U_CPU|address~5_combout\ : std_logic;
SIGNAL \U_CPU|address[9]~7_combout\ : std_logic;
SIGNAL \U_CPU|address[9]~8_combout\ : std_logic;
SIGNAL \BUS_M|ram_we~0_combout\ : std_logic;
SIGNAL \altera_reserved_tms~input_o\ : std_logic;
SIGNAL \altera_reserved_tck~input_o\ : std_logic;
SIGNAL \altera_reserved_tdi~input_o\ : std_logic;
SIGNAL \altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~27_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~29_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDIUTAP\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\ : std_logic;
SIGNAL \U_CPU|address~10_combout\ : std_logic;
SIGNAL \U_CPU|address[4]~11_combout\ : std_logic;
SIGNAL \U_CPU|Equal8~0_combout\ : std_logic;
SIGNAL \U_CPU|stat[6]~feeder_combout\ : std_logic;
SIGNAL \U_CPU|Mux24~0_combout\ : std_logic;
SIGNAL \U_CPU|U_INT|irq~0_combout\ : std_logic;
SIGNAL \U_CPU|U_INT|irq~q\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[2]~1_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[2]~2_combout\ : std_logic;
SIGNAL \U_CPU|address[4]~12_combout\ : std_logic;
SIGNAL \U_CPU|address[5]~19_combout\ : std_logic;
SIGNAL \UA0|BUS_S|adr_match~0_combout\ : std_logic;
SIGNAL \BUS_M|space.io~0_combout\ : std_logic;
SIGNAL \U_CPU|address[3]~17_combout\ : std_logic;
SIGNAL \U_CPU|inst_next[1]~feeder_combout\ : std_logic;
SIGNAL \U_CPU|address[1]~15_combout\ : std_logic;
SIGNAL \BUS_M|LessThan0~1_combout\ : std_logic;
SIGNAL \BUS_M|io_adr[1]~2_combout\ : std_logic;
SIGNAL \BUS_M|io_adr[3]~1_combout\ : std_logic;
SIGNAL \UA0|BUS_S|adr_match~1_combout\ : std_logic;
SIGNAL \BUS_M|data_o[0]~10_combout\ : std_logic;
SIGNAL \BANK0|BUS_S|adr_match~0_combout\ : std_logic;
SIGNAL \BUS_M|data_o[0]~11_combout\ : std_logic;
SIGNAL \U_CPU|retr~0_combout\ : std_logic;
SIGNAL \U_CPU|pc[0]~16_combout\ : std_logic;
SIGNAL \U_CPU|pc~22_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[0]~1\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[1]~2_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[1]~3\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[2]~4_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[2]~5\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[3]~6_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[3]~7\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[4]~8_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[4]~9\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[5]~10_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[5]~11\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[6]~12_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[6]~13\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[7]~14_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr~2_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[7]~15\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[8]~16_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[8]~17\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[9]~18_combout\ : std_logic;
SIGNAL \U_CPU|Mux66~0_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][0]~33_combout\ : std_logic;
SIGNAL \U_CPU|Selector67~0_combout\ : std_logic;
SIGNAL \U_CPU|gprs~51_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][7]~19_combout\ : std_logic;
SIGNAL \U_CPU|LessThan1~0_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][7]~20_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][0]~52_combout\ : std_logic;
SIGNAL \U_CPU|Equal3~0_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][0]~53_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][0]~55_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][0]~56_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][0]~29_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][0]~54_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][0]~57_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][0]~58_combout\ : std_logic;
SIGNAL \U_CPU|Selector4~5_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][0]~59_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][7]~q\ : std_logic;
SIGNAL \U_CPU|gprs[0][7]~21_combout\ : std_logic;
SIGNAL \U_CPU|cont~8_combout\ : std_logic;
SIGNAL \U_CPU|Selector4~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector4~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector4~4_combout\ : std_logic;
SIGNAL \U_CPU|Selector4~12_combout\ : std_logic;
SIGNAL \U_CPU|nest[3]~10_combout\ : std_logic;
SIGNAL \U_CPU|Selector4~8_combout\ : std_logic;
SIGNAL \BUS_M|data_o[0]~12_combout\ : std_logic;
SIGNAL \BUS_M|data_o[1]~13_combout\ : std_logic;
SIGNAL \BUS_M|io_adr[2]~4_combout\ : std_logic;
SIGNAL \BUS_M|data_o[1]~14_combout\ : std_logic;
SIGNAL \BUS_M|io_adr[0]~0_combout\ : std_logic;
SIGNAL \BUS_M|io_adr[0]~3_combout\ : std_logic;
SIGNAL \BANK0|Equal2~0_combout\ : std_logic;
SIGNAL \BANK0|Equal3~0_combout\ : std_logic;
SIGNAL \BUS_M|data_o[1]~15_combout\ : std_logic;
SIGNAL \BUS_M|data_o[1]~16_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[7]~9_combout\ : std_logic;
SIGNAL \UA0|Equal0~0_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[7]~8_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[7]~10_combout\ : std_logic;
SIGNAL \U_CPU|gprs~24_combout\ : std_logic;
SIGNAL \U_CPU|Selector33~0_combout\ : std_logic;
SIGNAL \BANK0|dir[0]~0_combout\ : std_logic;
SIGNAL \pins[0]~input_o\ : std_logic;
SIGNAL \BANK0|pin_buff[0]~1_combout\ : std_logic;
SIGNAL \BANK0|Equal2~1_combout\ : std_logic;
SIGNAL \BANK0|ir_trg[7]~0_combout\ : std_logic;
SIGNAL \BANK0|ire[7]~0_combout\ : std_logic;
SIGNAL \BANK0|irqs~2_combout\ : std_logic;
SIGNAL \BANK0|irqs~3_combout\ : std_logic;
SIGNAL \U_CPU|U_INT|irq_adr~1_combout\ : std_logic;
SIGNAL \U_CPU|cont~11_combout\ : std_logic;
SIGNAL \U_CPU|nest[0]~11_combout\ : std_logic;
SIGNAL \U_CPU|nest[3]~27_combout\ : std_logic;
SIGNAL \U_CPU|nest[0]~12\ : std_logic;
SIGNAL \U_CPU|nest[1]~13_combout\ : std_logic;
SIGNAL \U_CPU|nest[1]~14\ : std_logic;
SIGNAL \U_CPU|nest[2]~15_combout\ : std_logic;
SIGNAL \U_CPU|nest[2]~16\ : std_logic;
SIGNAL \U_CPU|nest[3]~17_combout\ : std_logic;
SIGNAL \U_CPU|nest[3]~18\ : std_logic;
SIGNAL \U_CPU|nest[4]~19_combout\ : std_logic;
SIGNAL \U_CPU|nest[4]~20\ : std_logic;
SIGNAL \U_CPU|nest[5]~21_combout\ : std_logic;
SIGNAL \U_CPU|nest[5]~22\ : std_logic;
SIGNAL \U_CPU|nest[6]~23_combout\ : std_logic;
SIGNAL \U_CPU|Add5~1\ : std_logic;
SIGNAL \U_CPU|Add5~3\ : std_logic;
SIGNAL \U_CPU|Add5~5\ : std_logic;
SIGNAL \U_CPU|Add5~7\ : std_logic;
SIGNAL \U_CPU|Add5~9\ : std_logic;
SIGNAL \U_CPU|Add5~11\ : std_logic;
SIGNAL \U_CPU|Add5~12_combout\ : std_logic;
SIGNAL \U_CPU|nest[6]~24\ : std_logic;
SIGNAL \U_CPU|nest[7]~25_combout\ : std_logic;
SIGNAL \U_CPU|Add5~13\ : std_logic;
SIGNAL \U_CPU|Add5~14_combout\ : std_logic;
SIGNAL \U_CPU|Add5~8_combout\ : std_logic;
SIGNAL \U_CPU|Add5~10_combout\ : std_logic;
SIGNAL \U_CPU|cont~13_combout\ : std_logic;
SIGNAL \U_CPU|Add5~6_combout\ : std_logic;
SIGNAL \U_CPU|Add5~4_combout\ : std_logic;
SIGNAL \U_CPU|Add5~0_combout\ : std_logic;
SIGNAL \U_CPU|Add5~2_combout\ : std_logic;
SIGNAL \U_CPU|cont~12_combout\ : std_logic;
SIGNAL \U_CPU|cont~14_combout\ : std_logic;
SIGNAL \U_CPU|U_INT|irq_adr~2_combout\ : std_logic;
SIGNAL \U_CPU|Add6~0_combout\ : std_logic;
SIGNAL \U_CPU|Add7~1\ : std_logic;
SIGNAL \U_CPU|Add7~2_combout\ : std_logic;
SIGNAL \U_CPU|pc~23_combout\ : std_logic;
SIGNAL \U_CPU|Add8~1\ : std_logic;
SIGNAL \U_CPU|Add8~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector6~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector6~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector6~2_combout\ : std_logic;
SIGNAL \U_CPU|retr~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector6~3_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[2]~0_combout\ : std_logic;
SIGNAL \T0|Equal2~0_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[2]~2_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[2]~5_combout\ : std_logic;
SIGNAL \U_CPU|Selector32~0_combout\ : std_logic;
SIGNAL \U_CPU|retr[1]~1_combout\ : std_logic;
SIGNAL \U_CPU|retr[1]~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector40~2_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][6]~25_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][3]~65_combout\ : std_logic;
SIGNAL \U_CPU|gprs~34_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][0]~35_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][1]~60_combout\ : std_logic;
SIGNAL \U_CPU|Add6~6_combout\ : std_logic;
SIGNAL \U_CPU|Selector29~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector37~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector37~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector37~1_combout\ : std_logic;
SIGNAL \U_CPU|data_o[4]~2_combout\ : std_logic;
SIGNAL \U_CPU|Mux3~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux3~1_combout\ : std_logic;
SIGNAL \U_CPU|data_o[7]~5_combout\ : std_logic;
SIGNAL \U_CPU|data_o[7]~6_combout\ : std_logic;
SIGNAL \BUS_M|io_data_o[4]~4_combout\ : std_logic;
SIGNAL \T0|cmpa[6]~0_combout\ : std_logic;
SIGNAL \T0|cmpa[6]~1_combout\ : std_logic;
SIGNAL \T0|tcon[6]~2_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[2]~3_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[2]~1_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[2]~4_combout\ : std_logic;
SIGNAL \U_CPU|Add6~1\ : std_logic;
SIGNAL \U_CPU|Add6~3\ : std_logic;
SIGNAL \U_CPU|Add6~4_combout\ : std_logic;
SIGNAL \U_CPU|Selector30~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector38~2_combout\ : std_logic;
SIGNAL \U_CPU|Equal1~1_combout\ : std_logic;
SIGNAL \U_CPU|Equal1~0_combout\ : std_logic;
SIGNAL \U_CPU|Equal1~2_combout\ : std_logic;
SIGNAL \U_CPU|stat[5]~0_combout\ : std_logic;
SIGNAL \U_CPU|stat[5]~1_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][7]~23_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][7]~22_combout\ : std_logic;
SIGNAL \U_CPU|Selector53~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector61~0_combout\ : std_logic;
SIGNAL \U_CPU|Add6~8_combout\ : std_logic;
SIGNAL \U_CPU|Add7~7\ : std_logic;
SIGNAL \U_CPU|Add7~9\ : std_logic;
SIGNAL \U_CPU|Add7~10_combout\ : std_logic;
SIGNAL \U_CPU|Selector28~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector61~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector69~0_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][5]~11_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][5]~q\ : std_logic;
SIGNAL \U_CPU|Mux68~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux68~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector61~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector61~3_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][5]~9_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][7]~36_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][0]~38_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][0]~39_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][0]~40_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][0]~41_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][0]~37_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][0]~42_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][0]~43_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][5]~q\ : std_logic;
SIGNAL \U_CPU|Selector53~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector53~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector53~3_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][5]~8_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][6]~31_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][6]~26_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][6]~27_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][6]~28_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][6]~30_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][6]~32_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][5]~q\ : std_logic;
SIGNAL \U_CPU|Mux116~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux116~1_combout\ : std_logic;
SIGNAL \U_CPU|Mux124~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux124~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|result~12_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|result~13_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[5]~3_combout\ : std_logic;
SIGNAL \U_CPU|Mux127~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector64~3_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][2]~4_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][2]~q\ : std_logic;
SIGNAL \U_CPU|Mux127~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[4]~17_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[4]~30_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][3]~69_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][3]~68_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][1]~63_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][1]~62_combout\ : std_logic;
SIGNAL \U_CPU|Selector65~0_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][1]~61_combout\ : std_logic;
SIGNAL \U_CPU|Selector65~1_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][1]~64_combout\ : std_logic;
SIGNAL \U_CPU|Selector65~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector65~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector65~4_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][1]~q\ : std_logic;
SIGNAL \U_CPU|gprs[0][3]~66_combout\ : std_logic;
SIGNAL \U_CPU|Selector49~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector49~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector49~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector49~3_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][7]~45_combout\ : std_logic;
SIGNAL \U_CPU|Selector49~4_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][7]~47_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][7]~48_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][7]~46_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][7]~49_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][7]~50_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][1]~q\ : std_logic;
SIGNAL \U_CPU|Mux128~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux128~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector58~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector74~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux7~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux7~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[0]~16_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[0]~14_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux8~2_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|result~0_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux8~3_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftRight0~2_combout\ : std_logic;
SIGNAL \U_CPU|Add6~10_combout\ : std_logic;
SIGNAL \U_CPU|Selector27~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector44~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector44~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector44~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector44~3_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][6]~14_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][6]~q\ : std_logic;
SIGNAL \U_CPU|Selector52~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector52~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector52~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector52~3_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][6]~13_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][6]~q\ : std_logic;
SIGNAL \U_CPU|Mux67~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux67~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector60~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector60~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector60~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector68~0_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][6]~15_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][6]~q\ : std_logic;
SIGNAL \U_CPU|Mux123~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux123~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|result~2_combout\ : std_logic;
SIGNAL \U_CPU|Mux6~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux6~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftLeft0~4_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftLeft0~5_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[0]~13_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[0]~12_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux2~0_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][3]~67_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][4]~71_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][4]~70_combout\ : std_logic;
SIGNAL \U_CPU|Selector47~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector47~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector47~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector47~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector47~4_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][3]~q\ : std_logic;
SIGNAL \U_CPU|Mux70~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux70~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector71~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector71~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector71~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector71~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector71~4_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][3]~q\ : std_logic;
SIGNAL \U_CPU|Mux126~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux126~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|result~6_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|result~7_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[3]~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftLeft0~8_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftLeft0~9_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftLeft0~10_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[2]~20_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[2]~19_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftRight0~4_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[2]~21_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[2]~22_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[2]~23_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftRight0~8_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux5~0_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftRight0~5_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux5~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~4_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~5_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~6_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~7_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~9_cout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~11\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~13\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~15\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~16_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux5~2_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[2]~29_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|result~8_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux5~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector55~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector55~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector55~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector55~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector55~4_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][3]~q\ : std_logic;
SIGNAL \U_CPU|Mux4~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux4~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux2~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux2~2_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux2~3_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftRight0~7_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[6]~18_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux2~4_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~2_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~3_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~17\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~19\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~21\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~22_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[0]~15_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux2~5_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux2~6_combout\ : std_logic;
SIGNAL \U_CPU|Selector60~3_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][6]~12_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][6]~q\ : std_logic;
SIGNAL \U_CPU|Mux1~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux1~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftRight0~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftRight0~3_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux8~0_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftRight0~0_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux8~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux8~4_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~10_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux8~5_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux8~6_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][0]~3_combout\ : std_logic;
SIGNAL \BUS_M|io_data_o[0]~0_combout\ : std_logic;
SIGNAL \T0|Add2~0_combout\ : std_logic;
SIGNAL \T0|T~0_combout\ : std_logic;
SIGNAL \BUS_M|io_data_o[1]~1_combout\ : std_logic;
SIGNAL \T0|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \T0|Add0~0_combout\ : std_logic;
SIGNAL \T0|preScaler[0]~9_combout\ : std_logic;
SIGNAL \U_CPU|Selector34~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector34~1_combout\ : std_logic;
SIGNAL \U_CPU|data_o[7]~4_combout\ : std_logic;
SIGNAL \U_CPU|data_o[7]~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector34~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector34~3_combout\ : std_logic;
SIGNAL \BUS_M|io_data_o[7]~7_combout\ : std_logic;
SIGNAL \T0|preScaler[7]~8_combout\ : std_logic;
SIGNAL \T0|Add0~1\ : std_logic;
SIGNAL \T0|Add0~2_combout\ : std_logic;
SIGNAL \T0|preScaler[0]~10\ : std_logic;
SIGNAL \T0|preScaler[1]~11_combout\ : std_logic;
SIGNAL \T0|Equal3~0_combout\ : std_logic;
SIGNAL \T0|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \T0|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \T0|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \T0|Add0~3\ : std_logic;
SIGNAL \T0|Add0~5\ : std_logic;
SIGNAL \T0|Add0~7\ : std_logic;
SIGNAL \T0|Add0~9\ : std_logic;
SIGNAL \T0|Add0~11\ : std_logic;
SIGNAL \T0|Add0~12_combout\ : std_logic;
SIGNAL \T0|Add0~13\ : std_logic;
SIGNAL \T0|Add0~14_combout\ : std_logic;
SIGNAL \T0|preScaler[1]~12\ : std_logic;
SIGNAL \T0|preScaler[2]~13_combout\ : std_logic;
SIGNAL \T0|preScaler[2]~14\ : std_logic;
SIGNAL \T0|preScaler[3]~15_combout\ : std_logic;
SIGNAL \T0|preScaler[3]~16\ : std_logic;
SIGNAL \T0|preScaler[4]~17_combout\ : std_logic;
SIGNAL \T0|preScaler[4]~18\ : std_logic;
SIGNAL \T0|preScaler[5]~19_combout\ : std_logic;
SIGNAL \T0|preScaler[5]~20\ : std_logic;
SIGNAL \T0|preScaler[6]~21_combout\ : std_logic;
SIGNAL \T0|preScaler[6]~22\ : std_logic;
SIGNAL \T0|preScaler[7]~23_combout\ : std_logic;
SIGNAL \T0|Equal3~3_combout\ : std_logic;
SIGNAL \T0|Add0~8_combout\ : std_logic;
SIGNAL \T0|Add0~10_combout\ : std_logic;
SIGNAL \T0|Equal3~2_combout\ : std_logic;
SIGNAL \T0|Add0~4_combout\ : std_logic;
SIGNAL \T0|Add0~6_combout\ : std_logic;
SIGNAL \T0|Equal3~1_combout\ : std_logic;
SIGNAL \T0|Equal3~4_combout\ : std_logic;
SIGNAL \T0|T[0]~1_combout\ : std_logic;
SIGNAL \T0|T[0]~2_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[0]~6_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[0]~7_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[0]~9_combout\ : std_logic;
SIGNAL \UA0|Mux23~0_combout\ : std_logic;
SIGNAL \UA0|ucontb[0]~0_combout\ : std_logic;
SIGNAL \UA0|T[0]~8_combout\ : std_logic;
SIGNAL \UA0|uconta[7]~2_combout\ : std_logic;
SIGNAL \UA0|Mux9~0_combout\ : std_logic;
SIGNAL \UA0|uconta[6]~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector35~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector35~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector35~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector35~3_combout\ : std_logic;
SIGNAL \BUS_M|io_data_o[6]~6_combout\ : std_logic;
SIGNAL \T0|Add2~1\ : std_logic;
SIGNAL \T0|Add2~3\ : std_logic;
SIGNAL \T0|Add2~4_combout\ : std_logic;
SIGNAL \T0|T~4_combout\ : std_logic;
SIGNAL \T0|Add2~5\ : std_logic;
SIGNAL \T0|Add2~6_combout\ : std_logic;
SIGNAL \T0|T~5_combout\ : std_logic;
SIGNAL \T0|Add2~7\ : std_logic;
SIGNAL \T0|Add2~9\ : std_logic;
SIGNAL \T0|Add2~10_combout\ : std_logic;
SIGNAL \T0|T~7_combout\ : std_logic;
SIGNAL \T0|Add2~11\ : std_logic;
SIGNAL \T0|Add2~12_combout\ : std_logic;
SIGNAL \T0|T~8_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[6]~25_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[6]~26_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[6]~27_combout\ : std_logic;
SIGNAL \UA0|uconta[6]~1_combout\ : std_logic;
SIGNAL \UA0|clk_baud~0_combout\ : std_logic;
SIGNAL \UA0|T[0]~9\ : std_logic;
SIGNAL \UA0|T[1]~10_combout\ : std_logic;
SIGNAL \UA0|T[1]~11\ : std_logic;
SIGNAL \UA0|T[2]~12_combout\ : std_logic;
SIGNAL \UA0|T[2]~13\ : std_logic;
SIGNAL \UA0|T[3]~14_combout\ : std_logic;
SIGNAL \UA0|T[3]~15\ : std_logic;
SIGNAL \UA0|T[4]~16_combout\ : std_logic;
SIGNAL \UA0|T[4]~17\ : std_logic;
SIGNAL \UA0|T[5]~18_combout\ : std_logic;
SIGNAL \UA0|T[5]~19\ : std_logic;
SIGNAL \UA0|T[6]~20_combout\ : std_logic;
SIGNAL \UA0|T[6]~21\ : std_logic;
SIGNAL \UA0|T[7]~22_combout\ : std_logic;
SIGNAL \UA0|ucmp[6]~0_combout\ : std_logic;
SIGNAL \UA0|Equal6~3_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[3]~16_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[3]~17_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[3]~18_combout\ : std_logic;
SIGNAL \UA0|ucmp[3]~2_combout\ : std_logic;
SIGNAL \UA0|Equal6~1_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[5]~24_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[4]~21_combout\ : std_logic;
SIGNAL \UA0|ucmp[4]~3_combout\ : std_logic;
SIGNAL \UA0|Equal6~2_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[1]~12_combout\ : std_logic;
SIGNAL \UA0|ucmp[1]~1_combout\ : std_logic;
SIGNAL \UA0|Equal6~0_combout\ : std_logic;
SIGNAL \UA0|Equal6~4_combout\ : std_logic;
SIGNAL \UA0|preScaler[0]~8_combout\ : std_logic;
SIGNAL \UA0|clk_baud~2_combout\ : std_logic;
SIGNAL \UA0|preScaler[0]~9\ : std_logic;
SIGNAL \UA0|preScaler[1]~10_combout\ : std_logic;
SIGNAL \UA0|preScaler[1]~11\ : std_logic;
SIGNAL \UA0|preScaler[2]~12_combout\ : std_logic;
SIGNAL \UA0|preScaler[2]~13\ : std_logic;
SIGNAL \UA0|preScaler[3]~14_combout\ : std_logic;
SIGNAL \UA0|preScaler[3]~15\ : std_logic;
SIGNAL \UA0|preScaler[4]~16_combout\ : std_logic;
SIGNAL \UA0|preScaler[4]~17\ : std_logic;
SIGNAL \UA0|preScaler[5]~18_combout\ : std_logic;
SIGNAL \UA0|preScaler[5]~19\ : std_logic;
SIGNAL \UA0|preScaler[6]~20_combout\ : std_logic;
SIGNAL \UA0|preScaler[6]~21\ : std_logic;
SIGNAL \UA0|preScaler[7]~22_combout\ : std_logic;
SIGNAL \UA0|ShiftLeft0~3_combout\ : std_logic;
SIGNAL \UA0|ucontb[5]~1_combout\ : std_logic;
SIGNAL \UA0|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \UA0|ShiftLeft0~1_combout\ : std_logic;
SIGNAL \UA0|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \UA0|Add0~1\ : std_logic;
SIGNAL \UA0|Add0~3\ : std_logic;
SIGNAL \UA0|Add0~5\ : std_logic;
SIGNAL \UA0|Add0~7\ : std_logic;
SIGNAL \UA0|Add0~9\ : std_logic;
SIGNAL \UA0|Add0~11\ : std_logic;
SIGNAL \UA0|Add0~12_combout\ : std_logic;
SIGNAL \UA0|Add0~13\ : std_logic;
SIGNAL \UA0|Add0~14_combout\ : std_logic;
SIGNAL \UA0|Equal7~3_combout\ : std_logic;
SIGNAL \UA0|Add0~10_combout\ : std_logic;
SIGNAL \UA0|Add0~8_combout\ : std_logic;
SIGNAL \UA0|Equal7~2_combout\ : std_logic;
SIGNAL \UA0|Add0~6_combout\ : std_logic;
SIGNAL \UA0|Add0~4_combout\ : std_logic;
SIGNAL \UA0|Equal7~1_combout\ : std_logic;
SIGNAL \UA0|Add0~0_combout\ : std_logic;
SIGNAL \UA0|Add0~2_combout\ : std_logic;
SIGNAL \UA0|Equal7~0_combout\ : std_logic;
SIGNAL \UA0|Equal7~4_combout\ : std_logic;
SIGNAL \UA0|clk_baud~1_combout\ : std_logic;
SIGNAL \UA0|clk_baud~q\ : std_logic;
SIGNAL \UA0|clk_baud~clkctrl_outclk\ : std_logic;
SIGNAL \UA0|Add5~0_combout\ : std_logic;
SIGNAL \UA0|Add5~1\ : std_logic;
SIGNAL \UA0|Add5~2_combout\ : std_logic;
SIGNAL \UA0|Add5~3\ : std_logic;
SIGNAL \UA0|Add5~4_combout\ : std_logic;
SIGNAL \UA0|uconta[3]~feeder_combout\ : std_logic;
SIGNAL \UA0|rx_sync_cnt~1_combout\ : std_logic;
SIGNAL \UA0|rx_st.idle~feeder_combout\ : std_logic;
SIGNAL \UA0|rx_st.idle~q\ : std_logic;
SIGNAL \UA0|Add7~0_combout\ : std_logic;
SIGNAL \UA0|cnts~3_combout\ : std_logic;
SIGNAL \UA0|Selector11~0_combout\ : std_logic;
SIGNAL \UA0|rx_st.bits~q\ : std_logic;
SIGNAL \UA0|cnts[6]~1_combout\ : std_logic;
SIGNAL \UA0|cnts~4_combout\ : std_logic;
SIGNAL \UA0|cnts~0_combout\ : std_logic;
SIGNAL \UA0|cnts~2_combout\ : std_logic;
SIGNAL \UA0|Equal12~0_combout\ : std_logic;
SIGNAL \UA0|Equal12~1_combout\ : std_logic;
SIGNAL \UA0|Selector12~0_combout\ : std_logic;
SIGNAL \UA0|rx_st.bitParity~q\ : std_logic;
SIGNAL \UA0|Selector13~0_combout\ : std_logic;
SIGNAL \UA0|rx_st.stop1~q\ : std_logic;
SIGNAL \UA0|Selector10~0_combout\ : std_logic;
SIGNAL \UA0|rx_st.start~q\ : std_logic;
SIGNAL \UA0|rx_sync~0_combout\ : std_logic;
SIGNAL \UA0|rx_sync~q\ : std_logic;
SIGNAL \UA0|baud~7_combout\ : std_logic;
SIGNAL \UA0|baud~5_combout\ : std_logic;
SIGNAL \UA0|Add5~5\ : std_logic;
SIGNAL \UA0|Add5~7\ : std_logic;
SIGNAL \UA0|Add5~8_combout\ : std_logic;
SIGNAL \UA0|baud_cnt~0_combout\ : std_logic;
SIGNAL \UA0|Add5~9\ : std_logic;
SIGNAL \UA0|Add5~10_combout\ : std_logic;
SIGNAL \UA0|baud_cnt~1_combout\ : std_logic;
SIGNAL \UA0|Add5~11\ : std_logic;
SIGNAL \UA0|Add5~12_combout\ : std_logic;
SIGNAL \UA0|baud_cnt~2_combout\ : std_logic;
SIGNAL \UA0|Add5~13\ : std_logic;
SIGNAL \UA0|Add5~14_combout\ : std_logic;
SIGNAL \UA0|baud_cnt~3_combout\ : std_logic;
SIGNAL \UA0|baud~1_combout\ : std_logic;
SIGNAL \UA0|Add5~6_combout\ : std_logic;
SIGNAL \UA0|baud_cnt~4_combout\ : std_logic;
SIGNAL \UA0|rx_sync_cnt[3]~0_combout\ : std_logic;
SIGNAL \UA0|baud~3_combout\ : std_logic;
SIGNAL \UA0|rx_sync_cnt[0]~feeder_combout\ : std_logic;
SIGNAL \UA0|baud~2_combout\ : std_logic;
SIGNAL \UA0|baud~4_combout\ : std_logic;
SIGNAL \UA0|clk_rx~q\ : std_logic;
SIGNAL \UA0|clk_rx~clkctrl_outclk\ : std_logic;
SIGNAL \UA0|ustat[0]~0_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[0]~1_combout\ : std_logic;
SIGNAL \UA0|TX_buf[0]~feeder_combout\ : std_logic;
SIGNAL \UA0|TX_buf[7]~0_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[0]~0_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[0]~2_combout\ : std_logic;
SIGNAL \BUS_M|data_o[0]~52_combout\ : std_logic;
SIGNAL \BUS_M|ram_adr[0]~0_combout\ : std_logic;
SIGNAL \BUS_M|ram_adr[1]~1_combout\ : std_logic;
SIGNAL \BUS_M|ram_adr[2]~2_combout\ : std_logic;
SIGNAL \BUS_M|ram_adr[3]~3_combout\ : std_logic;
SIGNAL \BUS_M|ram_adr[4]~4_combout\ : std_logic;
SIGNAL \BUS_M|ram_adr[5]~5_combout\ : std_logic;
SIGNAL \U_CPU|address[7]~14_combout\ : std_logic;
SIGNAL \BUS_M|ram_data_o[1]~17_combout\ : std_logic;
SIGNAL \BUS_M|ram_data_o[2]~18_combout\ : std_logic;
SIGNAL \BUS_M|ram_data_o[3]~19_combout\ : std_logic;
SIGNAL \BUS_M|ram_data_o[4]~20_combout\ : std_logic;
SIGNAL \BUS_M|ram_data_o[5]~21_combout\ : std_logic;
SIGNAL \BUS_M|ram_data_o[6]~22_combout\ : std_logic;
SIGNAL \BUS_M|ram_data_o[7]~23_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\ : std_logic;
SIGNAL \BUS_M|data_o[0]~19_combout\ : std_logic;
SIGNAL \BUS_M|data_o[0]~17_combout\ : std_logic;
SIGNAL \BUS_M|data_o[0]~18_combout\ : std_logic;
SIGNAL \BUS_M|data_o[0]~20_combout\ : std_logic;
SIGNAL \BUS_M|data_o[0]~21_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][0]~q\ : std_logic;
SIGNAL \U_CPU|Selector58~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector58~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector33~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector58~3_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][0]~0_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][0]~q\ : std_logic;
SIGNAL \U_CPU|Mux129~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux129~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftRight0~6_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[4]~24_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[4]~25_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftLeft0~7_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[4]~26_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[4]~27_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftLeft0~2_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|result~14_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[4]~28_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux3~0_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux3~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~20_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux3~2_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux3~3_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|result~9_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|result~10_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[4]~2_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~18_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|result~11_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux4~0_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux4~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux4~2_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux4~3_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Equal0~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Equal0~0_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Equal0~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector50~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector50~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector50~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector50~3_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][0]~2_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][0]~q\ : std_logic;
SIGNAL \U_CPU|Mux73~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux73~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector66~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector66~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector66~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector66~3_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][0]~1_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][0]~q\ : std_logic;
SIGNAL \U_CPU|Selector41~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector41~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector41~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector41~3_combout\ : std_logic;
SIGNAL \BUS_M|ram_data_o[0]~16_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[3]~15_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[3]~16_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[3]~17_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[3]~18_combout\ : std_logic;
SIGNAL \BANK0|pin[3]~feeder_combout\ : std_logic;
SIGNAL \BANK0|pin[0]~0_combout\ : std_logic;
SIGNAL \BUS_M|data_o[3]~32_combout\ : std_logic;
SIGNAL \BUS_M|data_o[3]~33_combout\ : std_logic;
SIGNAL \BUS_M|data_o[3]~34_combout\ : std_logic;
SIGNAL \BUS_M|data_o[3]~31_combout\ : std_logic;
SIGNAL \BUS_M|data_o[3]~35_combout\ : std_logic;
SIGNAL \U_CPU|Selector63~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector63~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector63~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector63~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector63~4_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][3]~q\ : std_logic;
SIGNAL \U_CPU|Selector38~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector38~1_combout\ : std_logic;
SIGNAL \U_CPU|data_o[3]~1_combout\ : std_logic;
SIGNAL \BUS_M|io_data_o[3]~3_combout\ : std_logic;
SIGNAL \T0|Add1~1\ : std_logic;
SIGNAL \T0|Add1~3\ : std_logic;
SIGNAL \T0|Add1~5\ : std_logic;
SIGNAL \T0|Add1~7\ : std_logic;
SIGNAL \T0|Add1~9\ : std_logic;
SIGNAL \T0|Add1~10_combout\ : std_logic;
SIGNAL \T0|Add1~8_combout\ : std_logic;
SIGNAL \T0|main~2_combout\ : std_logic;
SIGNAL \T0|Add1~4_combout\ : std_logic;
SIGNAL \T0|Equal4~0_combout\ : std_logic;
SIGNAL \T0|Add1~6_combout\ : std_logic;
SIGNAL \T0|Add1~0_combout\ : std_logic;
SIGNAL \T0|Add1~2_combout\ : std_logic;
SIGNAL \T0|main~0_combout\ : std_logic;
SIGNAL \T0|main~1_combout\ : std_logic;
SIGNAL \T0|Add1~11\ : std_logic;
SIGNAL \T0|Add1~12_combout\ : std_logic;
SIGNAL \T0|Add1~13\ : std_logic;
SIGNAL \T0|Add1~14_combout\ : std_logic;
SIGNAL \T0|Add2~13\ : std_logic;
SIGNAL \T0|Add2~14_combout\ : std_logic;
SIGNAL \T0|T~9_combout\ : std_logic;
SIGNAL \T0|main~3_combout\ : std_logic;
SIGNAL \T0|main~4_combout\ : std_logic;
SIGNAL \T0|Add2~8_combout\ : std_logic;
SIGNAL \T0|T~6_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[4]~19_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[4]~20_combout\ : std_logic;
SIGNAL \BUS_M|data_o[4]~36_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[4]~19_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[4]~20_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[4]~21_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[4]~22_combout\ : std_logic;
SIGNAL \BANK0|pin[4]~feeder_combout\ : std_logic;
SIGNAL \BUS_M|data_o[4]~37_combout\ : std_logic;
SIGNAL \BUS_M|data_o[4]~38_combout\ : std_logic;
SIGNAL \BUS_M|data_o[4]~39_combout\ : std_logic;
SIGNAL \BUS_M|data_o[4]~40_combout\ : std_logic;
SIGNAL \U_CPU|Selector46~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector46~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector46~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector46~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector46~4_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][4]~q\ : std_logic;
SIGNAL \U_CPU|Selector70~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector70~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector70~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector70~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector70~4_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][4]~q\ : std_logic;
SIGNAL \U_CPU|Mux69~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux69~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector62~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector62~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector62~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector62~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector62~4_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][4]~q\ : std_logic;
SIGNAL \U_CPU|Selector54~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector54~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector54~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector54~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector54~4_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][4]~q\ : std_logic;
SIGNAL \U_CPU|Mux125~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux125~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftLeft0~0_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux7~2_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|result~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux7~3_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux7~0_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux7~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux7~4_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~12_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux7~5_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux7~6_combout\ : std_logic;
SIGNAL \U_CPU|Selector57~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector57~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector57~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector57~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector57~4_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][1]~q\ : std_logic;
SIGNAL \U_CPU|Mux72~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux72~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector73~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector73~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector73~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector73~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector73~4_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][1]~q\ : std_logic;
SIGNAL \U_CPU|Selector40~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector40~1_combout\ : std_logic;
SIGNAL \U_CPU|data_o[1]~0_combout\ : std_logic;
SIGNAL \T0|Add2~2_combout\ : std_logic;
SIGNAL \T0|T~3_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[1]~10_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[1]~11_combout\ : std_logic;
SIGNAL \BUS_M|data_o[1]~53_combout\ : std_logic;
SIGNAL \BANK0|pin[1]~feeder_combout\ : std_logic;
SIGNAL \BUS_M|data_o[1]~22_combout\ : std_logic;
SIGNAL \BUS_M|data_o[1]~23_combout\ : std_logic;
SIGNAL \BUS_M|data_o[1]~24_combout\ : std_logic;
SIGNAL \BUS_M|data_o[1]~25_combout\ : std_logic;
SIGNAL \U_CPU|Selector6~4_combout\ : std_logic;
SIGNAL \U_CPU|pc[0]~18_combout\ : std_logic;
SIGNAL \U_CPU|pc[0]~19_combout\ : std_logic;
SIGNAL \U_CPU|pc[0]~20_combout\ : std_logic;
SIGNAL \U_CPU|Add7~3\ : std_logic;
SIGNAL \U_CPU|Add7~4_combout\ : std_logic;
SIGNAL \U_CPU|Add6~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector31~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector56~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector56~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector56~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector56~3_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][2]~5_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][2]~q\ : std_logic;
SIGNAL \U_CPU|Mux71~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux71~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector64~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector64~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector64~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector72~0_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][2]~7_combout\ : std_logic;
SIGNAL \U_CPU|gprs[3][2]~q\ : std_logic;
SIGNAL \U_CPU|Mux119~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux119~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|result~4_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|result~3_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu[2]~0_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|result~5_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux6~0_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux6~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~14_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux6~2_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux6~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector48~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector48~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector48~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector48~3_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][2]~6_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][2]~q\ : std_logic;
SIGNAL \U_CPU|Selector39~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector39~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector39~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector39~3_combout\ : std_logic;
SIGNAL \BUS_M|io_data_o[2]~2_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[2]~13_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[2]~14_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[2]~15_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[2]~11_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[2]~12_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[2]~13_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[2]~14_combout\ : std_logic;
SIGNAL \BANK0|pin[2]~feeder_combout\ : std_logic;
SIGNAL \BUS_M|data_o[2]~27_combout\ : std_logic;
SIGNAL \BUS_M|data_o[2]~28_combout\ : std_logic;
SIGNAL \BUS_M|data_o[2]~29_combout\ : std_logic;
SIGNAL \BUS_M|data_o[2]~26_combout\ : std_logic;
SIGNAL \BUS_M|data_o[2]~30_combout\ : std_logic;
SIGNAL \U_CPU|retr~4_combout\ : std_logic;
SIGNAL \U_CPU|Selector5~0_combout\ : std_logic;
SIGNAL \U_CPU|pc~24_combout\ : std_logic;
SIGNAL \U_CPU|Add8~3\ : std_logic;
SIGNAL \U_CPU|Add8~4_combout\ : std_logic;
SIGNAL \U_CPU|Selector5~1_combout\ : std_logic;
SIGNAL \U_CPU|U_INT|irq_adr~3_combout\ : std_logic;
SIGNAL \U_CPU|U_INT|last_irqs[1]~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector5~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector5~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector5~4_combout\ : std_logic;
SIGNAL \U_CPU|Add7~5\ : std_logic;
SIGNAL \U_CPU|Add7~6_combout\ : std_logic;
SIGNAL \U_CPU|Add8~5\ : std_logic;
SIGNAL \U_CPU|Add8~6_combout\ : std_logic;
SIGNAL \U_CPU|pc~21_combout\ : std_logic;
SIGNAL \U_CPU|Mux12~0_combout\ : std_logic;
SIGNAL \U_CPU|pc~25_combout\ : std_logic;
SIGNAL \U_CPU|Mux12~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector4~9_combout\ : std_logic;
SIGNAL \U_CPU|Selector4~6_combout\ : std_logic;
SIGNAL \U_CPU|Selector4~7_combout\ : std_logic;
SIGNAL \U_CPU|Selector4~10_combout\ : std_logic;
SIGNAL \U_CPU|Selector4~11_combout\ : std_logic;
SIGNAL \U_CPU|Add6~5\ : std_logic;
SIGNAL \U_CPU|Add6~7\ : std_logic;
SIGNAL \U_CPU|Add6~9\ : std_logic;
SIGNAL \U_CPU|Add6~11\ : std_logic;
SIGNAL \U_CPU|Add6~12_combout\ : std_logic;
SIGNAL \U_CPU|Selector26~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector51~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector51~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector51~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector51~3_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][7]~16_combout\ : std_logic;
SIGNAL \U_CPU|gprs[1][7]~q\ : std_logic;
SIGNAL \U_CPU|Mux66~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector59~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector59~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector59~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector59~3_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][7]~17_combout\ : std_logic;
SIGNAL \U_CPU|gprs[2][7]~q\ : std_logic;
SIGNAL \U_CPU|Mux0~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux0~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|ShiftLeft0~6_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux1~0_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux1~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux1~2_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux1~3_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux1~4_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~23\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~24_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux1~5_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux1~6_combout\ : std_logic;
SIGNAL \U_CPU|Selector43~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector43~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector43~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector43~3_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][7]~18_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][7]~q\ : std_logic;
SIGNAL \U_CPU|Mux122~0_combout\ : std_logic;
SIGNAL \U_CPU|Mux122~1_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~0_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~25\ : std_logic;
SIGNAL \U_CPU|U_ALU|Add0~26_combout\ : std_logic;
SIGNAL \U_CPU|U_ALU|Mux0~0_combout\ : std_logic;
SIGNAL \U_CPU|pc[0]~17_combout\ : std_logic;
SIGNAL \U_CPU|Selector7~0_combout\ : std_logic;
SIGNAL \U_CPU|Add8~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector7~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector7~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector7~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector7~4_combout\ : std_logic;
SIGNAL \U_CPU|Add7~0_combout\ : std_logic;
SIGNAL \U_CPU|cont~9_combout\ : std_logic;
SIGNAL \U_CPU|cont~10_combout\ : std_logic;
SIGNAL \U_CPU|cont[4]~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector16~0_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[2]~4_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[2]~5_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[0]~7_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[2]~6_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[0]~8_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[0]~3_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[0]~9_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_b[0]~0_combout\ : std_logic;
SIGNAL \U_CPU|gprs~44_combout\ : std_logic;
SIGNAL \U_CPU|Selector45~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector45~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector45~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector45~3_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][5]~10_combout\ : std_logic;
SIGNAL \U_CPU|gprs[0][5]~q\ : std_logic;
SIGNAL \U_CPU|Selector36~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector36~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector36~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector36~3_combout\ : std_logic;
SIGNAL \BUS_M|io_data_o[5]~5_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[5]~22_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[5]~23_combout\ : std_logic;
SIGNAL \BUS_M|data_o[5]~54_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[5]~23_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[5]~24_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[5]~25_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[5]~26_combout\ : std_logic;
SIGNAL \BANK0|pin[5]~feeder_combout\ : std_logic;
SIGNAL \BUS_M|data_o[5]~41_combout\ : std_logic;
SIGNAL \BUS_M|data_o[5]~42_combout\ : std_logic;
SIGNAL \BUS_M|data_o[5]~43_combout\ : std_logic;
SIGNAL \BUS_M|data_o[5]~44_combout\ : std_logic;
SIGNAL \U_CPU|retr~6_combout\ : std_logic;
SIGNAL \U_CPU|pc~27_combout\ : std_logic;
SIGNAL \U_CPU|Add8~7\ : std_logic;
SIGNAL \U_CPU|Add8~9\ : std_logic;
SIGNAL \U_CPU|Add8~10_combout\ : std_logic;
SIGNAL \U_CPU|Selector2~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector2~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector2~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector2~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector2~4_combout\ : std_logic;
SIGNAL \U_CPU|Add7~11\ : std_logic;
SIGNAL \U_CPU|Add7~13\ : std_logic;
SIGNAL \U_CPU|Add7~15\ : std_logic;
SIGNAL \U_CPU|Add7~16_combout\ : std_logic;
SIGNAL \U_CPU|Add6~13\ : std_logic;
SIGNAL \U_CPU|Add6~14_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr~1_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[8]~46_combout\ : std_logic;
SIGNAL \U_CPU|address[2]~16_combout\ : std_logic;
SIGNAL \T0|BUS_S|LessThan1~0_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o~8_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[7]~28_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[7]~29_combout\ : std_logic;
SIGNAL \T0|BUS_S|data_o[7]~30_combout\ : std_logic;
SIGNAL \UA0|ucontb[7]~feeder_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[7]~31_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[7]~32_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[7]~33_combout\ : std_logic;
SIGNAL \BUS_M|data_o[7]~56_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[7]~34_combout\ : std_logic;
SIGNAL \BUS_M|data_o[7]~49_combout\ : std_logic;
SIGNAL \BUS_M|data_o[7]~50_combout\ : std_logic;
SIGNAL \BUS_M|data_o[7]~51_combout\ : std_logic;
SIGNAL \BUS_M|data_o[7]~57_combout\ : std_logic;
SIGNAL \U_CPU|pc~29_combout\ : std_logic;
SIGNAL \U_CPU|Add8~11\ : std_logic;
SIGNAL \U_CPU|Add8~13\ : std_logic;
SIGNAL \U_CPU|Add8~14_combout\ : std_logic;
SIGNAL \U_CPU|Selector0~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector0~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector0~3_combout\ : std_logic;
SIGNAL \U_CPU|retr~8_combout\ : std_logic;
SIGNAL \U_CPU|Selector0~4_combout\ : std_logic;
SIGNAL \U_CPU|Selector0~5_combout\ : std_logic;
SIGNAL \U_CPU|Add7~14_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[7]~41_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[7]~42_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[7]~43_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[7]~44_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[7]~45_combout\ : std_logic;
SIGNAL \U_CPU|address[6]~13_combout\ : std_logic;
SIGNAL \BUS_M|space.sram~2_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~3_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAP\ : std_logic;
SIGNAL \altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\ : std_logic;
SIGNAL \UA0|baud~6_combout\ : std_logic;
SIGNAL \UA0|clk_tx~q\ : std_logic;
SIGNAL \UA0|clk_tx~clkctrl_outclk\ : std_logic;
SIGNAL \UA0|Add6~0_combout\ : std_logic;
SIGNAL \UA0|cnts~9_combout\ : std_logic;
SIGNAL \UA0|cnts[2]~6_combout\ : std_logic;
SIGNAL \UA0|cnts~8_combout\ : std_logic;
SIGNAL \UA0|cnts~5_combout\ : std_logic;
SIGNAL \UA0|cnts~7_combout\ : std_logic;
SIGNAL \UA0|Equal11~0_combout\ : std_logic;
SIGNAL \UA0|Equal11~1_combout\ : std_logic;
SIGNAL \UA0|Selector5~0_combout\ : std_logic;
SIGNAL \UA0|tx_st.stop2~q\ : std_logic;
SIGNAL \UA0|Selector0~0_combout\ : std_logic;
SIGNAL \UA0|tx_st.idle~feeder_combout\ : std_logic;
SIGNAL \UA0|tx_st.idle~q\ : std_logic;
SIGNAL \UA0|tx_st.start~0_combout\ : std_logic;
SIGNAL \UA0|tx_st.start~q\ : std_logic;
SIGNAL \UA0|Selector2~0_combout\ : std_logic;
SIGNAL \UA0|tx_st.bits~q\ : std_logic;
SIGNAL \UA0|Selector3~0_combout\ : std_logic;
SIGNAL \UA0|tx_st.bitParity~q\ : std_logic;
SIGNAL \UA0|Selector4~0_combout\ : std_logic;
SIGNAL \UA0|tx_st.stop1~q\ : std_logic;
SIGNAL \UA0|Selector7~0_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[6]~28_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[6]~27_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[6]~29_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[6]~30_combout\ : std_logic;
SIGNAL \BANK0|pin[6]~feeder_combout\ : std_logic;
SIGNAL \BUS_M|data_o[6]~45_combout\ : std_logic;
SIGNAL \BUS_M|data_o[6]~46_combout\ : std_logic;
SIGNAL \BUS_M|data_o[6]~47_combout\ : std_logic;
SIGNAL \BUS_M|data_o[6]~55_combout\ : std_logic;
SIGNAL \BUS_M|data_o[6]~48_combout\ : std_logic;
SIGNAL \U_CPU|Add8~12_combout\ : std_logic;
SIGNAL \U_CPU|pc~28_combout\ : std_logic;
SIGNAL \U_CPU|Selector1~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector1~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector1~2_combout\ : std_logic;
SIGNAL \U_CPU|retr~7_combout\ : std_logic;
SIGNAL \U_CPU|Selector1~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector1~4_combout\ : std_logic;
SIGNAL \U_CPU|Add7~12_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[6]~37_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[6]~38_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[6]~36_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[6]~39_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[6]~40_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[5]~32_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[5]~33_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[5]~31_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[5]~34_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[5]~35_combout\ : std_logic;
SIGNAL \U_CPU|cont~2_combout\ : std_logic;
SIGNAL \U_CPU|cont~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector20~0_combout\ : std_logic;
SIGNAL \U_CPU|cont~5_combout\ : std_logic;
SIGNAL \U_CPU|cont[1]~6_combout\ : std_logic;
SIGNAL \U_CPU|cont~7_combout\ : std_logic;
SIGNAL \U_CPU|Selector18~0_combout\ : std_logic;
SIGNAL \U_CPU|Add0~17_combout\ : std_logic;
SIGNAL \U_CPU|Add0~28_combout\ : std_logic;
SIGNAL \U_CPU|Add10~4_combout\ : std_logic;
SIGNAL \U_CPU|Add0~45_combout\ : std_logic;
SIGNAL \U_CPU|address[4]~18_combout\ : std_logic;
SIGNAL \UA0|Equal4~0_combout\ : std_logic;
SIGNAL \UA0|Equal5~2_combout\ : std_logic;
SIGNAL \UA0|TX_buf[1]~feeder_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[1]~4_combout\ : std_logic;
SIGNAL \UA0|ustat[1]~1_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[1]~5_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[1]~6_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[1]~7_combout\ : std_logic;
SIGNAL \pins[1]~input_o\ : std_logic;
SIGNAL \BANK0|pin_buff[1]~0_combout\ : std_logic;
SIGNAL \BANK0|irqs~0_combout\ : std_logic;
SIGNAL \BANK0|irqs~1_combout\ : std_logic;
SIGNAL \U_CPU|U_INT|last_irqs~2_combout\ : std_logic;
SIGNAL \U_CPU|U_INT|last_irqs~3_combout\ : std_logic;
SIGNAL \U_CPU|U_INT|LessThan0~0_combout\ : std_logic;
SIGNAL \T0|irq~0_combout\ : std_logic;
SIGNAL \T0|irq~q\ : std_logic;
SIGNAL \U_CPU|U_INT|last_irqs~4_combout\ : std_logic;
SIGNAL \U_CPU|U_INT|LessThan0~1_combout\ : std_logic;
SIGNAL \UA0|irq_tx~0_combout\ : std_logic;
SIGNAL \UA0|irq_tx~q\ : std_logic;
SIGNAL \U_CPU|U_INT|last_irqs~1_combout\ : std_logic;
SIGNAL \U_CPU|U_INT|process_0~0_combout\ : std_logic;
SIGNAL \U_CPU|U_INT|process_0~1_combout\ : std_logic;
SIGNAL \U_CPU|U_INT|process_0~2_combout\ : std_logic;
SIGNAL \U_CPU|U_INT|irq_adr[0]~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector3~0_combout\ : std_logic;
SIGNAL \U_CPU|pc~26_combout\ : std_logic;
SIGNAL \U_CPU|Add8~8_combout\ : std_logic;
SIGNAL \U_CPU|Selector3~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector3~2_combout\ : std_logic;
SIGNAL \U_CPU|retr~5_combout\ : std_logic;
SIGNAL \U_CPU|Selector3~3_combout\ : std_logic;
SIGNAL \U_CPU|Selector3~4_combout\ : std_logic;
SIGNAL \U_CPU|Add7~8_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[4]~26_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[4]~27_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[4]~28_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[4]~29_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[4]~30_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[3]~21_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[3]~22_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[3]~23_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[3]~24_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[3]~25_combout\ : std_logic;
SIGNAL \U_CPU|Equal9~0_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[2]~0_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[2]~17_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[2]~18_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[2]~16_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[2]~19_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[2]~20_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[1]~12_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[1]~13_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[1]~11_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[1]~14_combout\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[1]~15_combout\ : std_logic;
SIGNAL \U_CPU|Equal10~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector25~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector25~1_combout\ : std_logic;
SIGNAL \U_CPU|state.func~q\ : std_logic;
SIGNAL \U_CPU|Selector20~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector20~2_combout\ : std_logic;
SIGNAL \U_CPU|state~12_combout\ : std_logic;
SIGNAL \U_CPU|Selector23~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector23~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector23~2_combout\ : std_logic;
SIGNAL \U_CPU|state.fetch~q\ : std_logic;
SIGNAL \U_CPU|Selector21~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector21~1_combout\ : std_logic;
SIGNAL \U_CPU|state.reset~q\ : std_logic;
SIGNAL \U_CPU|rom_adr_a[0]~10_combout\ : std_logic;
SIGNAL \U_CPU|Equal0~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector17~2_combout\ : std_logic;
SIGNAL \U_CPU|Selector17~1_combout\ : std_logic;
SIGNAL \U_CPU|Selector17~0_combout\ : std_logic;
SIGNAL \U_CPU|Selector17~3_combout\ : std_logic;
SIGNAL \U_CPU|Add0~36_combout\ : std_logic;
SIGNAL \U_CPU|Add0~41_combout\ : std_logic;
SIGNAL \U_CPU|Add10~12_combout\ : std_logic;
SIGNAL \U_CPU|address[8]~21_combout\ : std_logic;
SIGNAL \U_CPU|address[8]~9_combout\ : std_logic;
SIGNAL \BUS_M|LessThan0~0_combout\ : std_logic;
SIGNAL \BUS_M|io_we~0_combout\ : std_logic;
SIGNAL \UA0|BUS_S|data_o[0]~3_combout\ : std_logic;
SIGNAL \BANK0|pin[0]~feeder_combout\ : std_logic;
SIGNAL \altera_internal_jtag~TDO\ : std_logic;
SIGNAL \U_CPU|U_ALU|acu\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \U_CPU|address\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \U_CPU|nest\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \SRAM|altsyncram_component|auto_generated|altsyncram1|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \FLASH|altsyncram_component|auto_generated|q_a\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U_CPU|cont\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \FLASH|altsyncram_component|auto_generated|q_b\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U_CPU|data_o\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UA0|ucontb\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U_CPU|U_INT|irq_adr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \T0|preScaler\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\ : std_logic_vector(9 DOWNTO 0);
SIGNAL \UA0|T\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \UA0|preScaler\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\ : std_logic_vector(6 DOWNTO 0);
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \U_CPU|inst\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U_CPU|stack\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U_CPU|inst_next\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \BANK0|pin\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \BANK0|dir\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U_CPU|pc\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U_CPU|stat\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U_CPU|retr\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UA0|uconta\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \T0|cmpa\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U_CPU|U_INT|last_irqs\ : std_logic_vector(5 DOWNTO 0);
SIGNAL \UA0|ustat\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \T0|tcon\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UA0|ucmp\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \T0|T\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \UA0|TX_buf\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \BANK0|ir_trg\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \BANK0|ire\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \BANK0|irqs\ : std_logic_vector(1 DOWNTO 0);
SIGNAL \BANK0|pin_buff\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\ : std_logic_vector(0 DOWNTO 0);
SIGNAL \UA0|cnts\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \UA0|baud_cnt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\ : std_logic_vector(30 DOWNTO 0);
SIGNAL \UA0|rx_sync_cnt\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\ : std_logic_vector(15 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\ : std_logic_vector(8 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\ : std_logic_vector(4 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\ : std_logic_vector(2 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\ : std_logic_vector(3 DOWNTO 0);
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ : std_logic;
SIGNAL \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TMSUTAP\ : std_logic;
SIGNAL \UA0|ALT_INV_uconta\ : std_logic_vector(7 DOWNTO 6);
SIGNAL \BANK0|ALT_INV_dir\ : std_logic_vector(7 DOWNTO 0);
SIGNAL \U_CPU|ALT_INV_state.func~q\ : std_logic;
SIGNAL \U_CPU|ALT_INV_state.fetch~q\ : std_logic;
SIGNAL \SRAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ : std_logic;
SIGNAL \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ : std_logic;
SIGNAL \ALT_INV_rst~input_o\ : std_logic;

BEGIN

ww_altera_reserved_tms <= altera_reserved_tms;
ww_altera_reserved_tck <= altera_reserved_tck;
ww_altera_reserved_tdi <= altera_reserved_tdi;
altera_reserved_tdo <= ww_altera_reserved_tdo;
ww_clk <= clk;
ww_rst <= rst;
ww_devoe <= devoe;
ww_devclrn <= devclrn;
ww_devpor <= devpor;

\SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\ <= (gnd & \BUS_M|ram_data_o[7]~23_combout\ & \BUS_M|ram_data_o[6]~22_combout\ & \BUS_M|ram_data_o[5]~21_combout\ & \BUS_M|ram_data_o[4]~20_combout\ & 
\BUS_M|ram_data_o[3]~19_combout\ & \BUS_M|ram_data_o[2]~18_combout\ & \BUS_M|ram_data_o[1]~17_combout\ & \BUS_M|ram_data_o[0]~16_combout\);

\SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\ <= (gnd & \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7) & \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6) & 
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5) & \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4) & \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3) & 
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2) & \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1) & \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

\SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\ <= (\U_CPU|address[9]~8_combout\ & \U_CPU|address[8]~9_combout\ & \U_CPU|address\(7) & \U_CPU|address\(6) & \BUS_M|ram_adr[5]~5_combout\ & \BUS_M|ram_adr[4]~4_combout\
& \BUS_M|ram_adr[3]~3_combout\ & \BUS_M|ram_adr[2]~2_combout\ & \BUS_M|ram_adr[1]~1_combout\ & \BUS_M|ram_adr[0]~0_combout\);

\SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\ <= (\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9) & \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8) & 
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7) & \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6) & \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5) & 
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4) & \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3) & \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2) & 
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1) & \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) <= \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(0);
\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(1) <= \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(1);
\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(2) <= \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(2);
\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(3) <= \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(3);
\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(4) <= \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(4);
\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(5) <= \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(5);
\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(6) <= \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(6);
\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(7) <= \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\(7);

\SRAM|altsyncram_component|auto_generated|altsyncram1|q_b\(0) <= \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(0);
\SRAM|altsyncram_component|auto_generated|altsyncram1|q_b\(1) <= \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(1);
\SRAM|altsyncram_component|auto_generated|altsyncram1|q_b\(2) <= \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(2);
\SRAM|altsyncram_component|auto_generated|altsyncram1|q_b\(3) <= \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(3);
\SRAM|altsyncram_component|auto_generated|altsyncram1|q_b\(4) <= \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(4);
\SRAM|altsyncram_component|auto_generated|altsyncram1|q_b\(5) <= \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(5);
\SRAM|altsyncram_component|auto_generated|altsyncram1|q_b\(6) <= \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(6);
\SRAM|altsyncram_component|auto_generated|altsyncram1|q_b\(7) <= \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\(7);

\FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\ <= (gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\ <= (gnd & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\ & \~GND~combout\);

\FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\ <= (\~GND~combout\ & \U_CPU|rom_adr_a[8]~46_combout\ & \U_CPU|rom_adr_a[7]~45_combout\ & \U_CPU|rom_adr_a[6]~40_combout\ & \U_CPU|rom_adr_a[5]~35_combout\ & 
\U_CPU|rom_adr_a[4]~30_combout\ & \U_CPU|rom_adr_a[3]~25_combout\ & \U_CPU|rom_adr_a[2]~20_combout\ & \U_CPU|rom_adr_a[1]~15_combout\ & \U_CPU|rom_adr_a[0]~10_combout\);

\FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\ <= (\U_CPU|rom_adr_b[9]~18_combout\ & \U_CPU|rom_adr_b[8]~16_combout\ & \U_CPU|rom_adr_b[7]~14_combout\ & \U_CPU|rom_adr_b[6]~12_combout\ & \U_CPU|rom_adr_b[5]~10_combout\ & 
\U_CPU|rom_adr_b[4]~8_combout\ & \U_CPU|rom_adr_b[3]~6_combout\ & \U_CPU|rom_adr_b[2]~4_combout\ & \U_CPU|rom_adr_b[1]~2_combout\ & \U_CPU|rom_adr_b[0]~0_combout\);

\FLASH|altsyncram_component|auto_generated|q_a\(0) <= \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(0);
\FLASH|altsyncram_component|auto_generated|q_a\(1) <= \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(1);
\FLASH|altsyncram_component|auto_generated|q_a\(2) <= \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(2);
\FLASH|altsyncram_component|auto_generated|q_a\(3) <= \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(3);
\FLASH|altsyncram_component|auto_generated|q_a\(4) <= \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(4);
\FLASH|altsyncram_component|auto_generated|q_a\(5) <= \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(5);
\FLASH|altsyncram_component|auto_generated|q_a\(6) <= \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(6);
\FLASH|altsyncram_component|auto_generated|q_a\(7) <= \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\(7);

\FLASH|altsyncram_component|auto_generated|q_b\(0) <= \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(0);
\FLASH|altsyncram_component|auto_generated|q_b\(1) <= \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(1);
\FLASH|altsyncram_component|auto_generated|q_b\(2) <= \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(2);
\FLASH|altsyncram_component|auto_generated|q_b\(3) <= \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(3);
\FLASH|altsyncram_component|auto_generated|q_b\(4) <= \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(4);
\FLASH|altsyncram_component|auto_generated|q_b\(5) <= \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(5);
\FLASH|altsyncram_component|auto_generated|q_b\(6) <= \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(6);
\FLASH|altsyncram_component|auto_generated|q_b\(7) <= \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\(7);

\UA0|clk_baud~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \UA0|clk_baud~q\);

\altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \altera_internal_jtag~TCKUTAP\);

\UA0|clk_rx~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \UA0|clk_rx~q\);

\UA0|clk_tx~clkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \UA0|clk_tx~q\);

\clk~inputclkctrl_INCLK_bus\ <= (vcc & vcc & vcc & \clk~input_o\);
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\;
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\ <= NOT \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\;
\ALT_INV_altera_internal_jtag~TMSUTAP\ <= NOT \altera_internal_jtag~TMSUTAP\;
\UA0|ALT_INV_uconta\(7) <= NOT \UA0|uconta\(7);
\UA0|ALT_INV_uconta\(6) <= NOT \UA0|uconta\(6);
\BANK0|ALT_INV_dir\(7) <= NOT \BANK0|dir\(7);
\BANK0|ALT_INV_dir\(6) <= NOT \BANK0|dir\(6);
\BANK0|ALT_INV_dir\(5) <= NOT \BANK0|dir\(5);
\BANK0|ALT_INV_dir\(4) <= NOT \BANK0|dir\(4);
\BANK0|ALT_INV_dir\(3) <= NOT \BANK0|dir\(3);
\BANK0|ALT_INV_dir\(2) <= NOT \BANK0|dir\(2);
\BANK0|ALT_INV_dir\(1) <= NOT \BANK0|dir\(1);
\BANK0|ALT_INV_dir\(0) <= NOT \BANK0|dir\(0);
\U_CPU|ALT_INV_state.func~q\ <= NOT \U_CPU|state.func~q\;
\U_CPU|ALT_INV_state.fetch~q\ <= NOT \U_CPU|state.fetch~q\;
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\ <= NOT \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\;
\ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\ <= NOT \altera_internal_jtag~TCKUTAPclkctrl_outclk\;
\ALT_INV_rst~input_o\ <= NOT \rst~input_o\;

-- Location: IOOBUF_X38_Y34_N16
\pins[0]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANK0|pin\(0),
	oe => \BANK0|ALT_INV_dir\(0),
	devoe => ww_devoe,
	o => pins(0));

-- Location: IOOBUF_X49_Y34_N2
\pins[1]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANK0|pin\(1),
	oe => \BANK0|ALT_INV_dir\(1),
	devoe => ww_devoe,
	o => pins(1));

-- Location: IOOBUF_X49_Y34_N9
\pins[2]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANK0|pin\(2),
	oe => \BANK0|ALT_INV_dir\(2),
	devoe => ww_devoe,
	o => pins(2));

-- Location: IOOBUF_X40_Y34_N2
\pins[3]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANK0|pin\(3),
	oe => \BANK0|ALT_INV_dir\(3),
	devoe => ww_devoe,
	o => pins(3));

-- Location: IOOBUF_X0_Y25_N9
\pins[4]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANK0|pin\(4),
	oe => \BANK0|ALT_INV_dir\(4),
	devoe => ww_devoe,
	o => pins(4));

-- Location: IOOBUF_X0_Y26_N16
\pins[5]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANK0|pin\(5),
	oe => \BANK0|ALT_INV_dir\(5),
	devoe => ww_devoe,
	o => pins(5));

-- Location: IOOBUF_X0_Y28_N9
\pins[6]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANK0|pin\(6),
	oe => \BANK0|ALT_INV_dir\(6),
	devoe => ww_devoe,
	o => pins(6));

-- Location: IOOBUF_X0_Y10_N23
\pins[7]~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \BANK0|pin\(7),
	oe => \BANK0|ALT_INV_dir\(7),
	devoe => ww_devoe,
	o => pins(7));

-- Location: IOOBUF_X0_Y17_N15
\altera_reserved_tdo~output\ : cycloneive_io_obuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	open_drain_output => "false")
-- pragma translate_on
PORT MAP (
	i => \altera_internal_jtag~TDO\,
	devoe => ww_devoe,
	o => ww_altera_reserved_tdo);

-- Location: IOIBUF_X27_Y0_N22
\clk~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_clk,
	o => \clk~input_o\);

-- Location: CLKCTRL_G18
\clk~inputclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \clk~inputclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \clk~inputclkctrl_outclk\);

-- Location: LCCOMB_X31_Y15_N4
\~GND\ : cycloneive_lcell_comb
-- Equation(s):
-- \~GND~combout\ = GND

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \~GND~combout\);

-- Location: IOIBUF_X53_Y14_N1
\rst~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_rst,
	o => \rst~input_o\);

-- Location: LCCOMB_X31_Y18_N22
\U_CPU|Selector24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector24~0_combout\ = (\U_CPU|Selector21~0_combout\ & (!\U_CPU|Equal10~0_combout\ & (\U_CPU|Equal0~0_combout\ & \rst~input_o\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector21~0_combout\,
	datab => \U_CPU|Equal10~0_combout\,
	datac => \U_CPU|Equal0~0_combout\,
	datad => \rst~input_o\,
	combout => \U_CPU|Selector24~0_combout\);

-- Location: FF_X31_Y18_N23
\U_CPU|state.execute\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector24~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|state.execute~q\);

-- Location: LCCOMB_X29_Y20_N6
\U_CPU|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector0~0_combout\ = (\U_CPU|state.func~q\ & (\U_CPU|cont\(3))) # (!\U_CPU|state.func~q\ & (((!\U_CPU|state.execute~q\ & !\U_CPU|state.fetch~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(3),
	datab => \U_CPU|state.execute~q\,
	datac => \U_CPU|state.func~q\,
	datad => \U_CPU|state.fetch~q\,
	combout => \U_CPU|Selector0~0_combout\);

-- Location: LCCOMB_X29_Y20_N0
\U_CPU|rom_adr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr~0_combout\ = (\U_CPU|state.func~q\ & \U_CPU|cont\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|state.func~q\,
	datac => \U_CPU|cont\(3),
	combout => \U_CPU|rom_adr~0_combout\);

-- Location: LCCOMB_X30_Y20_N12
\U_CPU|Selector19~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector19~0_combout\ = (\U_CPU|state.func~q\ & (\U_CPU|cont\(3) $ (\U_CPU|cont\(0) $ (\U_CPU|cont\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(3),
	datab => \U_CPU|cont\(0),
	datac => \U_CPU|state.func~q\,
	datad => \U_CPU|cont\(1),
	combout => \U_CPU|Selector19~0_combout\);

-- Location: LCCOMB_X30_Y20_N6
\U_CPU|Selector19~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector19~1_combout\ = (\U_CPU|Selector19~0_combout\) # ((!\U_CPU|state.func~q\ & (\U_CPU|state.fetch~q\ & \U_CPU|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector19~0_combout\,
	datab => \U_CPU|state.func~q\,
	datac => \U_CPU|state.fetch~q\,
	datad => \U_CPU|Equal0~0_combout\,
	combout => \U_CPU|Selector19~1_combout\);

-- Location: LCCOMB_X24_Y21_N26
\U_CPU|Equal10~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Equal10~1_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(4) & !\FLASH|altsyncram_component|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	combout => \U_CPU|Equal10~1_combout\);

-- Location: LCCOMB_X24_Y21_N24
\U_CPU|address~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address~6_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(6) & !\FLASH|altsyncram_component|auto_generated|q_a\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	combout => \U_CPU|address~6_combout\);

-- Location: LCCOMB_X24_Y21_N4
\U_CPU|Selector42~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector42~4_combout\ = (\U_CPU|state.fetch~q\ & (\rst~input_o\ & (\U_CPU|Equal10~1_combout\ & \U_CPU|address~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.fetch~q\,
	datab => \rst~input_o\,
	datac => \U_CPU|Equal10~1_combout\,
	datad => \U_CPU|address~6_combout\,
	combout => \U_CPU|Selector42~4_combout\);

-- Location: LCCOMB_X35_Y21_N6
\U_CPU|cont~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|cont~1_combout\ = (\U_CPU|cont\(2) & \U_CPU|cont\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_CPU|cont\(2),
	datad => \U_CPU|cont\(1),
	combout => \U_CPU|cont~1_combout\);

-- Location: LCCOMB_X35_Y21_N30
\U_CPU|Selector42~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector42~6_combout\ = (!\U_CPU|cont\(3) & (\U_CPU|state.func~q\ & (\rst~input_o\ & !\U_CPU|cont~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(3),
	datab => \U_CPU|state.func~q\,
	datac => \rst~input_o\,
	datad => \U_CPU|cont~1_combout\,
	combout => \U_CPU|Selector42~6_combout\);

-- Location: LCCOMB_X32_Y22_N16
\U_CPU|Selector42~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector42~5_combout\ = (\U_CPU|Selector42~4_combout\) # (\U_CPU|Selector42~6_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Selector42~4_combout\,
	datad => \U_CPU|Selector42~6_combout\,
	combout => \U_CPU|Selector42~5_combout\);

-- Location: FF_X32_Y22_N17
\U_CPU|we\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector42~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|we~q\);

-- Location: LCCOMB_X29_Y21_N12
\U_CPU|Add10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add10~0_combout\ = \U_CPU|stack\(0) $ (VCC)
-- \U_CPU|Add10~1\ = CARRY(\U_CPU|stack\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stack\(0),
	datad => VCC,
	combout => \U_CPU|Add10~0_combout\,
	cout => \U_CPU|Add10~1\);

-- Location: LCCOMB_X35_Y21_N20
\U_CPU|Add0~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~21_combout\ = (\U_CPU|state.reset~q\ & ((\U_CPU|stack\(0)))) # (!\U_CPU|state.reset~q\ & (!\U_CPU|cont\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.reset~q\,
	datac => \U_CPU|cont\(0),
	datad => \U_CPU|stack\(0),
	combout => \U_CPU|Add0~21_combout\);

-- Location: LCCOMB_X35_Y21_N18
\U_CPU|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~20_combout\ = (\U_CPU|state.reset~q\) # (\U_CPU|stack\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.reset~q\,
	datad => \U_CPU|stack\(0),
	combout => \U_CPU|Add0~20_combout\);

-- Location: LCCOMB_X34_Y18_N8
\U_CPU|Add0~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~23_cout\ = CARRY(!\U_CPU|state.reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|state.reset~q\,
	datad => VCC,
	cout => \U_CPU|Add0~23_cout\);

-- Location: LCCOMB_X34_Y18_N10
\U_CPU|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~24_combout\ = (\U_CPU|Add0~21_combout\ & ((\U_CPU|Add0~20_combout\ & (\U_CPU|Add0~23_cout\ & VCC)) # (!\U_CPU|Add0~20_combout\ & (!\U_CPU|Add0~23_cout\)))) # (!\U_CPU|Add0~21_combout\ & ((\U_CPU|Add0~20_combout\ & (!\U_CPU|Add0~23_cout\)) # 
-- (!\U_CPU|Add0~20_combout\ & ((\U_CPU|Add0~23_cout\) # (GND)))))
-- \U_CPU|Add0~25\ = CARRY((\U_CPU|Add0~21_combout\ & (!\U_CPU|Add0~20_combout\ & !\U_CPU|Add0~23_cout\)) # (!\U_CPU|Add0~21_combout\ & ((!\U_CPU|Add0~23_cout\) # (!\U_CPU|Add0~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add0~21_combout\,
	datab => \U_CPU|Add0~20_combout\,
	datad => VCC,
	cin => \U_CPU|Add0~23_cout\,
	combout => \U_CPU|Add0~24_combout\,
	cout => \U_CPU|Add0~25\);

-- Location: LCCOMB_X35_Y21_N12
\U_CPU|Add0~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~47_combout\ = (\U_CPU|cont\(3) & ((\U_CPU|state.func~q\ & (\U_CPU|Add10~0_combout\)) # (!\U_CPU|state.func~q\ & ((\U_CPU|Add0~24_combout\))))) # (!\U_CPU|cont\(3) & (((\U_CPU|Add0~24_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(3),
	datab => \U_CPU|state.func~q\,
	datac => \U_CPU|Add10~0_combout\,
	datad => \U_CPU|Add0~24_combout\,
	combout => \U_CPU|Add0~47_combout\);

-- Location: LCCOMB_X35_Y21_N14
\U_CPU|cont~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|cont~4_combout\ = (\U_CPU|cont\(0) & (\U_CPU|cont\(2) & \U_CPU|cont\(1))) # (!\U_CPU|cont\(0) & (!\U_CPU|cont\(2) & !\U_CPU|cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(0),
	datac => \U_CPU|cont\(2),
	datad => \U_CPU|cont\(1),
	combout => \U_CPU|cont~4_combout\);

-- Location: LCCOMB_X35_Y21_N24
\U_CPU|stack[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|stack[1]~0_combout\ = ((\U_CPU|cont\(3) & (\U_CPU|cont~4_combout\)) # (!\U_CPU|cont\(3) & ((\U_CPU|cont~1_combout\)))) # (!\rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(3),
	datab => \U_CPU|cont~4_combout\,
	datac => \rst~input_o\,
	datad => \U_CPU|cont~1_combout\,
	combout => \U_CPU|stack[1]~0_combout\);

-- Location: LCCOMB_X35_Y21_N10
\U_CPU|stack[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|stack[1]~1_combout\ = (\U_CPU|state.func~q\ & ((!\U_CPU|stack[1]~0_combout\))) # (!\U_CPU|state.func~q\ & (!\U_CPU|state.reset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.reset~q\,
	datac => \U_CPU|state.func~q\,
	datad => \U_CPU|stack[1]~0_combout\,
	combout => \U_CPU|stack[1]~1_combout\);

-- Location: FF_X35_Y21_N13
\U_CPU|stack[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Add0~47_combout\,
	ena => \U_CPU|stack[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|stack\(0));

-- Location: LCCOMB_X29_Y21_N14
\U_CPU|Add10~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add10~2_combout\ = (\U_CPU|stack\(1) & (\U_CPU|Add10~1\ & VCC)) # (!\U_CPU|stack\(1) & (!\U_CPU|Add10~1\))
-- \U_CPU|Add10~3\ = CARRY((!\U_CPU|stack\(1) & !\U_CPU|Add10~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stack\(1),
	datad => VCC,
	cin => \U_CPU|Add10~1\,
	combout => \U_CPU|Add10~2_combout\,
	cout => \U_CPU|Add10~3\);

-- Location: LCCOMB_X30_Y19_N0
\U_CPU|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~18_combout\ = (!\U_CPU|state.reset~q\ & \U_CPU|stack\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.reset~q\,
	datad => \U_CPU|stack\(1),
	combout => \U_CPU|Add0~18_combout\);

-- Location: LCCOMB_X35_Y21_N0
\U_CPU|Add0~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~19_combout\ = (\U_CPU|state.reset~q\ & ((\U_CPU|stack\(1)))) # (!\U_CPU|state.reset~q\ & (!\U_CPU|cont\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.reset~q\,
	datab => \U_CPU|cont\(1),
	datac => \U_CPU|stack\(1),
	combout => \U_CPU|Add0~19_combout\);

-- Location: LCCOMB_X34_Y18_N12
\U_CPU|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~26_combout\ = ((\U_CPU|Add0~18_combout\ $ (\U_CPU|Add0~19_combout\ $ (!\U_CPU|Add0~25\)))) # (GND)
-- \U_CPU|Add0~27\ = CARRY((\U_CPU|Add0~18_combout\ & ((\U_CPU|Add0~19_combout\) # (!\U_CPU|Add0~25\))) # (!\U_CPU|Add0~18_combout\ & (\U_CPU|Add0~19_combout\ & !\U_CPU|Add0~25\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add0~18_combout\,
	datab => \U_CPU|Add0~19_combout\,
	datad => VCC,
	cin => \U_CPU|Add0~25\,
	combout => \U_CPU|Add0~26_combout\,
	cout => \U_CPU|Add0~27\);

-- Location: LCCOMB_X35_Y21_N26
\U_CPU|Add0~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~46_combout\ = (\U_CPU|cont\(3) & ((\U_CPU|state.func~q\ & (\U_CPU|Add10~2_combout\)) # (!\U_CPU|state.func~q\ & ((\U_CPU|Add0~26_combout\))))) # (!\U_CPU|cont\(3) & (((\U_CPU|Add0~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(3),
	datab => \U_CPU|state.func~q\,
	datac => \U_CPU|Add10~2_combout\,
	datad => \U_CPU|Add0~26_combout\,
	combout => \U_CPU|Add0~46_combout\);

-- Location: FF_X35_Y21_N27
\U_CPU|stack[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Add0~46_combout\,
	ena => \U_CPU|stack[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|stack\(1));

-- Location: LCCOMB_X29_Y21_N16
\U_CPU|Add10~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add10~4_combout\ = (\U_CPU|stack\(2) & ((GND) # (!\U_CPU|Add10~3\))) # (!\U_CPU|stack\(2) & (\U_CPU|Add10~3\ $ (GND)))
-- \U_CPU|Add10~5\ = CARRY((\U_CPU|stack\(2)) # (!\U_CPU|Add10~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stack\(2),
	datad => VCC,
	cin => \U_CPU|Add10~3\,
	combout => \U_CPU|Add10~4_combout\,
	cout => \U_CPU|Add10~5\);

-- Location: LCCOMB_X29_Y21_N18
\U_CPU|Add10~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add10~6_combout\ = (\U_CPU|stack\(3) & (\U_CPU|Add10~5\ & VCC)) # (!\U_CPU|stack\(3) & (!\U_CPU|Add10~5\))
-- \U_CPU|Add10~7\ = CARRY((!\U_CPU|stack\(3) & !\U_CPU|Add10~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|stack\(3),
	datad => VCC,
	cin => \U_CPU|Add10~5\,
	combout => \U_CPU|Add10~6_combout\,
	cout => \U_CPU|Add10~7\);

-- Location: LCCOMB_X34_Y18_N28
\U_CPU|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~16_combout\ = (\U_CPU|stack\(2) & !\U_CPU|state.reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stack\(2),
	datac => \U_CPU|state.reset~q\,
	combout => \U_CPU|Add0~16_combout\);

-- Location: LCCOMB_X34_Y18_N14
\U_CPU|Add0~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~28_combout\ = (\U_CPU|Add0~17_combout\ & ((\U_CPU|Add0~16_combout\ & (\U_CPU|Add0~27\ & VCC)) # (!\U_CPU|Add0~16_combout\ & (!\U_CPU|Add0~27\)))) # (!\U_CPU|Add0~17_combout\ & ((\U_CPU|Add0~16_combout\ & (!\U_CPU|Add0~27\)) # 
-- (!\U_CPU|Add0~16_combout\ & ((\U_CPU|Add0~27\) # (GND)))))
-- \U_CPU|Add0~29\ = CARRY((\U_CPU|Add0~17_combout\ & (!\U_CPU|Add0~16_combout\ & !\U_CPU|Add0~27\)) # (!\U_CPU|Add0~17_combout\ & ((!\U_CPU|Add0~27\) # (!\U_CPU|Add0~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add0~17_combout\,
	datab => \U_CPU|Add0~16_combout\,
	datad => VCC,
	cin => \U_CPU|Add0~27\,
	combout => \U_CPU|Add0~28_combout\,
	cout => \U_CPU|Add0~29\);

-- Location: LCCOMB_X34_Y18_N16
\U_CPU|Add0~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~30_combout\ = ((\U_CPU|stack\(3) $ (\U_CPU|state.reset~q\ $ (\U_CPU|Add0~29\)))) # (GND)
-- \U_CPU|Add0~31\ = CARRY((\U_CPU|stack\(3) & ((!\U_CPU|Add0~29\) # (!\U_CPU|state.reset~q\))) # (!\U_CPU|stack\(3) & (!\U_CPU|state.reset~q\ & !\U_CPU|Add0~29\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stack\(3),
	datab => \U_CPU|state.reset~q\,
	datad => VCC,
	cin => \U_CPU|Add0~29\,
	combout => \U_CPU|Add0~30_combout\,
	cout => \U_CPU|Add0~31\);

-- Location: LCCOMB_X34_Y18_N6
\U_CPU|Add0~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~44_combout\ = (\U_CPU|cont\(3) & ((\U_CPU|state.func~q\ & (\U_CPU|Add10~6_combout\)) # (!\U_CPU|state.func~q\ & ((\U_CPU|Add0~30_combout\))))) # (!\U_CPU|cont\(3) & (((\U_CPU|Add0~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011111110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add10~6_combout\,
	datab => \U_CPU|cont\(3),
	datac => \U_CPU|state.func~q\,
	datad => \U_CPU|Add0~30_combout\,
	combout => \U_CPU|Add0~44_combout\);

-- Location: FF_X34_Y18_N7
\U_CPU|stack[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Add0~44_combout\,
	ena => \U_CPU|stack[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|stack\(3));

-- Location: LCCOMB_X29_Y21_N20
\U_CPU|Add10~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add10~8_combout\ = (\U_CPU|stack\(4) & ((GND) # (!\U_CPU|Add10~7\))) # (!\U_CPU|stack\(4) & (\U_CPU|Add10~7\ $ (GND)))
-- \U_CPU|Add10~9\ = CARRY((\U_CPU|stack\(4)) # (!\U_CPU|Add10~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|stack\(4),
	datad => VCC,
	cin => \U_CPU|Add10~7\,
	combout => \U_CPU|Add10~8_combout\,
	cout => \U_CPU|Add10~9\);

-- Location: LCCOMB_X34_Y18_N18
\U_CPU|Add0~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~32_combout\ = (\U_CPU|stack\(4) & ((\U_CPU|state.reset~q\ & (!\U_CPU|Add0~31\)) # (!\U_CPU|state.reset~q\ & (\U_CPU|Add0~31\ & VCC)))) # (!\U_CPU|stack\(4) & ((\U_CPU|state.reset~q\ & ((\U_CPU|Add0~31\) # (GND))) # (!\U_CPU|state.reset~q\ & 
-- (!\U_CPU|Add0~31\))))
-- \U_CPU|Add0~33\ = CARRY((\U_CPU|stack\(4) & (\U_CPU|state.reset~q\ & !\U_CPU|Add0~31\)) # (!\U_CPU|stack\(4) & ((\U_CPU|state.reset~q\) # (!\U_CPU|Add0~31\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100101001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stack\(4),
	datab => \U_CPU|state.reset~q\,
	datad => VCC,
	cin => \U_CPU|Add0~31\,
	combout => \U_CPU|Add0~32_combout\,
	cout => \U_CPU|Add0~33\);

-- Location: LCCOMB_X35_Y21_N16
\U_CPU|Add0~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~43_combout\ = (\U_CPU|cont\(3) & ((\U_CPU|state.func~q\ & (\U_CPU|Add10~8_combout\)) # (!\U_CPU|state.func~q\ & ((\U_CPU|Add0~32_combout\))))) # (!\U_CPU|cont\(3) & (((\U_CPU|Add0~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(3),
	datab => \U_CPU|state.func~q\,
	datac => \U_CPU|Add10~8_combout\,
	datad => \U_CPU|Add0~32_combout\,
	combout => \U_CPU|Add0~43_combout\);

-- Location: FF_X35_Y21_N17
\U_CPU|stack[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Add0~43_combout\,
	ena => \U_CPU|stack[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|stack\(4));

-- Location: LCCOMB_X29_Y21_N22
\U_CPU|Add10~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add10~10_combout\ = (\U_CPU|stack\(5) & (\U_CPU|Add10~9\ & VCC)) # (!\U_CPU|stack\(5) & (!\U_CPU|Add10~9\))
-- \U_CPU|Add10~11\ = CARRY((!\U_CPU|stack\(5) & !\U_CPU|Add10~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|stack\(5),
	datad => VCC,
	cin => \U_CPU|Add10~9\,
	combout => \U_CPU|Add10~10_combout\,
	cout => \U_CPU|Add10~11\);

-- Location: LCCOMB_X34_Y18_N20
\U_CPU|Add0~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~34_combout\ = ((\U_CPU|state.reset~q\ $ (\U_CPU|stack\(5) $ (\U_CPU|Add0~33\)))) # (GND)
-- \U_CPU|Add0~35\ = CARRY((\U_CPU|state.reset~q\ & (\U_CPU|stack\(5) & !\U_CPU|Add0~33\)) # (!\U_CPU|state.reset~q\ & ((\U_CPU|stack\(5)) # (!\U_CPU|Add0~33\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011001001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.reset~q\,
	datab => \U_CPU|stack\(5),
	datad => VCC,
	cin => \U_CPU|Add0~33\,
	combout => \U_CPU|Add0~34_combout\,
	cout => \U_CPU|Add0~35\);

-- Location: LCCOMB_X34_Y18_N4
\U_CPU|Add0~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~42_combout\ = (\U_CPU|state.func~q\ & ((\U_CPU|cont\(3) & (\U_CPU|Add10~10_combout\)) # (!\U_CPU|cont\(3) & ((\U_CPU|Add0~34_combout\))))) # (!\U_CPU|state.func~q\ & (((\U_CPU|Add0~34_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.func~q\,
	datab => \U_CPU|cont\(3),
	datac => \U_CPU|Add10~10_combout\,
	datad => \U_CPU|Add0~34_combout\,
	combout => \U_CPU|Add0~42_combout\);

-- Location: FF_X34_Y18_N5
\U_CPU|stack[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Add0~42_combout\,
	ena => \U_CPU|stack[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|stack\(5));

-- Location: LCCOMB_X34_Y18_N22
\U_CPU|Add0~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~36_combout\ = (\U_CPU|stack\(6) & ((\U_CPU|state.reset~q\ & ((\U_CPU|Add0~35\) # (GND))) # (!\U_CPU|state.reset~q\ & (!\U_CPU|Add0~35\)))) # (!\U_CPU|stack\(6) & ((\U_CPU|state.reset~q\ & (!\U_CPU|Add0~35\)) # (!\U_CPU|state.reset~q\ & 
-- (\U_CPU|Add0~35\ & VCC))))
-- \U_CPU|Add0~37\ = CARRY((\U_CPU|stack\(6) & ((\U_CPU|state.reset~q\) # (!\U_CPU|Add0~35\))) # (!\U_CPU|stack\(6) & (\U_CPU|state.reset~q\ & !\U_CPU|Add0~35\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011010001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stack\(6),
	datab => \U_CPU|state.reset~q\,
	datad => VCC,
	cin => \U_CPU|Add0~35\,
	combout => \U_CPU|Add0~36_combout\,
	cout => \U_CPU|Add0~37\);

-- Location: LCCOMB_X34_Y18_N24
\U_CPU|Add0~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~38_combout\ = \U_CPU|state.reset~q\ $ (\U_CPU|Add0~37\ $ (!\U_CPU|stack\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|state.reset~q\,
	datad => \U_CPU|stack\(7),
	cin => \U_CPU|Add0~37\,
	combout => \U_CPU|Add0~38_combout\);

-- Location: LCCOMB_X34_Y18_N0
\U_CPU|Add0~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~40_combout\ = (\U_CPU|state.func~q\ & ((\U_CPU|cont\(3) & (!\U_CPU|Add10~14_combout\)) # (!\U_CPU|cont\(3) & ((!\U_CPU|Add0~38_combout\))))) # (!\U_CPU|state.func~q\ & (((!\U_CPU|Add0~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100001111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.func~q\,
	datab => \U_CPU|cont\(3),
	datac => \U_CPU|Add10~14_combout\,
	datad => \U_CPU|Add0~38_combout\,
	combout => \U_CPU|Add0~40_combout\);

-- Location: FF_X34_Y18_N1
\U_CPU|stack[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Add0~40_combout\,
	ena => \U_CPU|stack[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|stack\(7));

-- Location: LCCOMB_X29_Y21_N24
\U_CPU|Add10~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add10~12_combout\ = (\U_CPU|stack\(6) & (\U_CPU|Add10~11\ $ (GND))) # (!\U_CPU|stack\(6) & ((GND) # (!\U_CPU|Add10~11\)))
-- \U_CPU|Add10~13\ = CARRY((!\U_CPU|Add10~11\) # (!\U_CPU|stack\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|stack\(6),
	datad => VCC,
	cin => \U_CPU|Add10~11\,
	combout => \U_CPU|Add10~12_combout\,
	cout => \U_CPU|Add10~13\);

-- Location: LCCOMB_X29_Y21_N26
\U_CPU|Add10~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add10~14_combout\ = \U_CPU|Add10~13\ $ (\U_CPU|stack\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U_CPU|stack\(7),
	cin => \U_CPU|Add10~13\,
	combout => \U_CPU|Add10~14_combout\);

-- Location: LCCOMB_X27_Y21_N20
\U_CPU|address~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address~4_combout\ = (\U_CPU|Equal10~0_combout\ & ((\U_CPU|state.fetch~q\) # ((!\U_CPU|cont\(3) & \U_CPU|state.func~q\)))) # (!\U_CPU|Equal10~0_combout\ & (((!\U_CPU|cont\(3) & \U_CPU|state.func~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Equal10~0_combout\,
	datab => \U_CPU|state.fetch~q\,
	datac => \U_CPU|cont\(3),
	datad => \U_CPU|state.func~q\,
	combout => \U_CPU|address~4_combout\);

-- Location: LCCOMB_X27_Y21_N4
\U_CPU|address[9]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address[9]~20_combout\ = (\U_CPU|address~4_combout\ & (!\U_CPU|stack\(7))) # (!\U_CPU|address~4_combout\ & (((\U_CPU|cont\(3) & \U_CPU|state.func~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stack\(7),
	datab => \U_CPU|address~4_combout\,
	datac => \U_CPU|cont\(3),
	datad => \U_CPU|state.func~q\,
	combout => \U_CPU|address[9]~20_combout\);

-- Location: LCCOMB_X31_Y20_N10
\U_CPU|inst[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|inst[5]~feeder_combout\ = \FLASH|altsyncram_component|auto_generated|q_a\(5)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	combout => \U_CPU|inst[5]~feeder_combout\);

-- Location: LCCOMB_X24_Y21_N16
\U_CPU|inst[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|inst[6]~0_combout\ = (\U_CPU|state.fetch~q\ & \rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.fetch~q\,
	datac => \rst~input_o\,
	combout => \U_CPU|inst[6]~0_combout\);

-- Location: FF_X31_Y20_N11
\U_CPU|inst[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|inst[5]~feeder_combout\,
	ena => \U_CPU|inst[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|inst\(5));

-- Location: FF_X31_Y20_N29
\U_CPU|inst[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	sload => VCC,
	ena => \U_CPU|inst[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|inst\(7));

-- Location: FF_X31_Y20_N9
\U_CPU|inst[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	sload => VCC,
	ena => \U_CPU|inst[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|inst\(6));

-- Location: LCCOMB_X31_Y20_N30
\U_CPU|address~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address~5_combout\ = (!\U_CPU|inst\(5) & (!\U_CPU|inst\(7) & (\U_CPU|state.execute~q\ & \U_CPU|inst\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(5),
	datab => \U_CPU|inst\(7),
	datac => \U_CPU|state.execute~q\,
	datad => \U_CPU|inst\(6),
	combout => \U_CPU|address~5_combout\);

-- Location: LCCOMB_X24_Y21_N18
\U_CPU|address[9]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address[9]~7_combout\ = (\U_CPU|address~5_combout\) # ((\U_CPU|state.fetch~q\ & (!\FLASH|altsyncram_component|auto_generated|q_a\(5) & \U_CPU|address~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.fetch~q\,
	datab => \U_CPU|address~5_combout\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datad => \U_CPU|address~6_combout\,
	combout => \U_CPU|address[9]~7_combout\);

-- Location: LCCOMB_X27_Y21_N14
\U_CPU|address[9]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address[9]~8_combout\ = (\U_CPU|address[9]~20_combout\ & (!\U_CPU|address[9]~7_combout\ & ((\U_CPU|Add10~14_combout\) # (\U_CPU|address~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add10~14_combout\,
	datab => \U_CPU|address~4_combout\,
	datac => \U_CPU|address[9]~20_combout\,
	datad => \U_CPU|address[9]~7_combout\,
	combout => \U_CPU|address[9]~8_combout\);

-- Location: LCCOMB_X34_Y21_N2
\BUS_M|ram_we~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|ram_we~0_combout\ = (\U_CPU|we~q\ & ((\U_CPU|address[9]~8_combout\) # (!\BUS_M|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|LessThan0~0_combout\,
	datac => \U_CPU|we~q\,
	datad => \U_CPU|address[9]~8_combout\,
	combout => \BUS_M|ram_we~0_combout\);

-- Location: IOIBUF_X0_Y18_N22
\altera_reserved_tms~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tms,
	o => \altera_reserved_tms~input_o\);

-- Location: IOIBUF_X0_Y19_N22
\altera_reserved_tck~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tck,
	o => \altera_reserved_tck~input_o\);

-- Location: IOIBUF_X0_Y20_N22
\altera_reserved_tdi~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => ww_altera_reserved_tdi,
	o => \altera_reserved_tdi~input_o\);

-- Location: JTAG_X1_Y17_N0
altera_internal_jtag : cycloneive_jtag
PORT MAP (
	tms => \altera_reserved_tms~input_o\,
	tck => \altera_reserved_tck~input_o\,
	tdi => \altera_reserved_tdi~input_o\,
	tdouser => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\,
	tdo => \altera_internal_jtag~TDO\,
	tmsutap => \altera_internal_jtag~TMSUTAP\,
	tckutap => \altera_internal_jtag~TCKUTAP\,
	tdiutap => \altera_internal_jtag~TDIUTAP\);

-- Location: LCCOMB_X23_Y16_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\);

-- Location: FF_X23_Y16_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9));

-- Location: LCCOMB_X19_Y17_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\);

-- Location: FF_X19_Y17_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[10]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~9_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10));

-- Location: LCCOMB_X19_Y17_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\);

-- Location: FF_X19_Y17_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[13]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~12_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13));

-- Location: LCCOMB_X19_Y17_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(13),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\);

-- Location: FF_X19_Y17_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[14]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~13_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14));

-- Location: LCCOMB_X19_Y17_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\);

-- Location: FF_X19_Y17_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[11]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~10_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11));

-- Location: LCCOMB_X19_Y17_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(10),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\);

-- Location: FF_X19_Y17_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[12]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12));

-- Location: LCCOMB_X19_Y17_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(12),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(14),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\);

-- Location: LCCOMB_X19_Y17_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\);

-- Location: FF_X19_Y17_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[15]~feeder_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15));

-- Location: LCCOMB_X21_Y18_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\);

-- Location: FF_X21_Y18_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~4_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4));

-- Location: LCCOMB_X21_Y18_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\);

-- Location: FF_X21_Y18_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~5_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5));

-- Location: LCCOMB_X21_Y18_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\);

-- Location: FF_X21_Y18_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~6_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6));

-- Location: LCCOMB_X21_Y18_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\);

-- Location: FF_X21_Y18_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7));

-- Location: LCCOMB_X21_Y18_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\);

-- Location: FF_X21_Y18_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8));

-- Location: LCCOMB_X23_Y16_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\);

-- Location: FF_X23_Y16_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0));

-- Location: LCCOMB_X23_Y16_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\);

-- Location: FF_X23_Y16_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~2_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1));

-- Location: LCCOMB_X23_Y16_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\);

-- Location: FF_X23_Y16_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt~0_combout\,
	sclr => \ALT_INV_altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2));

-- Location: LCCOMB_X23_Y16_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010101110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TMSUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|tms_cnt\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\);

-- Location: FF_X23_Y16_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0));

-- Location: LCCOMB_X19_Y17_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\);

-- Location: FF_X19_Y17_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~1_combout\,
	sclr => \altera_internal_jtag~TMSUTAP\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1));

-- Location: LCCOMB_X19_Y17_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\);

-- Location: FF_X19_Y17_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2));

-- Location: LCCOMB_X19_Y17_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\);

-- Location: FF_X19_Y17_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3));

-- Location: LCCOMB_X32_Y17_N4
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	datad => VCC,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\,
	cout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\);

-- Location: LCCOMB_X32_Y17_N6
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	datad => VCC,
	cin => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~11\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13_combout\,
	cout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14\);

-- Location: LCCOMB_X32_Y17_N8
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	datad => VCC,
	cin => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~14\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout\,
	cout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16\);

-- Location: LCCOMB_X32_Y17_N10
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	datad => VCC,
	cin => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~16\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17_combout\,
	cout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18\);

-- Location: LCCOMB_X32_Y17_N12
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	datad => VCC,
	cin => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~18\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	cout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20\);

-- Location: LCCOMB_X32_Y17_N14
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	datad => VCC,
	cin => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~20\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21_combout\,
	cout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22\);

-- Location: LCCOMB_X32_Y17_N16
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	datad => VCC,
	cin => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~22\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23_combout\,
	cout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24\);

-- Location: LCCOMB_X32_Y17_N18
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	datad => VCC,
	cin => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~24\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\,
	cout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26\);

-- Location: LCCOMB_X32_Y17_N20
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~27\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	datad => VCC,
	cin => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~26\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~27_combout\,
	cout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28\);

-- Location: LCCOMB_X32_Y17_N22
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~29\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	cin => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~28\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~29_combout\);

-- Location: LCCOMB_X21_Y18_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(7),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\);

-- Location: FF_X21_Y18_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\);

-- Location: LCCOMB_X23_Y18_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\);

-- Location: LCCOMB_X25_Y18_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\);

-- Location: FF_X25_Y18_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~5_combout\,
	asdata => \~GND~combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8));

-- Location: LCCOMB_X21_Y18_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\);

-- Location: LCCOMB_X23_Y18_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\);

-- Location: LCCOMB_X23_Y17_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\);

-- Location: FF_X23_Y17_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[1]~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1));

-- Location: LCCOMB_X23_Y17_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\);

-- Location: LCCOMB_X23_Y17_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~4_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\);

-- Location: FF_X23_Y17_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[2]~5_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2));

-- Location: LCCOMB_X19_Y17_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\);

-- Location: FF_X19_Y17_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\);

-- Location: LCCOMB_X21_Y18_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\);

-- Location: FF_X23_Y18_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\);

-- Location: LCCOMB_X24_Y17_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\);

-- Location: FF_X24_Y17_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\);

-- Location: LCCOMB_X21_Y18_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\);

-- Location: LCCOMB_X23_Y16_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(2),
	datac => \altera_internal_jtag~TMSUTAP\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\);

-- Location: LCCOMB_X19_Y18_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \altera_internal_jtag~TMSUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\);

-- Location: LCCOMB_X20_Y17_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\);

-- Location: FF_X20_Y17_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[9]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9));

-- Location: LCCOMB_X20_Y17_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\);

-- Location: FF_X20_Y17_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[8]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8));

-- Location: FF_X20_Y17_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7));

-- Location: FF_X20_Y17_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6));

-- Location: FF_X20_Y17_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5));

-- Location: FF_X20_Y17_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4));

-- Location: LCCOMB_X20_Y17_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\);

-- Location: FF_X20_Y17_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[3]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3));

-- Location: LCCOMB_X20_Y17_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\);

-- Location: FF_X20_Y17_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[2]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2));

-- Location: LCCOMB_X20_Y17_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\);

-- Location: FF_X20_Y17_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[1]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1));

-- Location: LCCOMB_X20_Y17_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\);

-- Location: FF_X20_Y17_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg[0]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(11),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0));

-- Location: LCCOMB_X20_Y17_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(7),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(6),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(9),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\);

-- Location: LCCOMB_X20_Y17_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\);

-- Location: LCCOMB_X20_Y17_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\);

-- Location: FF_X20_Y17_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\);

-- Location: LCCOMB_X19_Y17_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(15),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\);

-- Location: LCCOMB_X23_Y16_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~1_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena_proc~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\);

-- Location: FF_X23_Y16_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|node_ena~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3));

-- Location: LCCOMB_X25_Y17_N24
\SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\);

-- Location: FF_X23_Y18_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\);

-- Location: LCCOMB_X23_Y18_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\);

-- Location: FF_X23_Y18_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\);

-- Location: LCCOMB_X23_Y18_N28
\SRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\);

-- Location: LCCOMB_X25_Y18_N16
\SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\);

-- Location: LCCOMB_X32_Y18_N20
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\);

-- Location: FF_X32_Y18_N21
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[1]~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1));

-- Location: LCCOMB_X32_Y18_N22
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout\);

-- Location: FF_X32_Y18_N23
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[2]~1_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2));

-- Location: LCCOMB_X32_Y18_N24
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001111000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\);

-- Location: FF_X32_Y18_N25
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg[0]~2_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][3]~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0));

-- Location: LCCOMB_X32_Y18_N30
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout\);

-- Location: LCCOMB_X26_Y17_N2
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\);

-- Location: LCCOMB_X27_Y17_N0
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~2_combout\,
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~1_combout\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout\);

-- Location: FF_X32_Y17_N23
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[9]~29_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9));

-- Location: FF_X32_Y17_N21
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[8]~27_combout\,
	asdata => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(9),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8));

-- Location: FF_X32_Y17_N19
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~25_combout\,
	asdata => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7));

-- Location: FF_X32_Y17_N17
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[6]~23_combout\,
	asdata => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6));

-- Location: FF_X32_Y17_N15
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[5]~21_combout\,
	asdata => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5));

-- Location: FF_X32_Y17_N13
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[4]~19_combout\,
	asdata => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4));

-- Location: FF_X32_Y17_N11
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[3]~17_combout\,
	asdata => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3));

-- Location: FF_X32_Y17_N9
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[2]~15_combout\,
	asdata => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2));

-- Location: FF_X32_Y17_N7
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[1]~13_combout\,
	asdata => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1));

-- Location: FF_X32_Y17_N5
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[0]~10_combout\,
	asdata => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_irf_reg[1][0]~q\,
	sload => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~4_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg[7]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0));

-- Location: LCCOMB_X24_Y17_N24
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(0),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\);

-- Location: LCCOMB_X24_Y17_N10
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(5),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout\);

-- Location: LCCOMB_X26_Y17_N8
\SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\);

-- Location: FF_X24_Y17_N11
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[5]~feeder_combout\,
	clrn => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5));

-- Location: LCCOMB_X24_Y17_N4
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(6),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout\);

-- Location: FF_X24_Y17_N5
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[6]~feeder_combout\,
	clrn => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6));

-- Location: LCCOMB_X23_Y17_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(6),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\);

-- Location: LCCOMB_X23_Y17_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\);

-- Location: FF_X23_Y17_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~13_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7));

-- Location: LCCOMB_X23_Y17_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(5),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\);

-- Location: FF_X23_Y17_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~12_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6));

-- Location: FF_X24_Y17_N9
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(4),
	clrn => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4));

-- Location: LCCOMB_X23_Y17_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\);

-- Location: FF_X23_Y17_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~11_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5));

-- Location: LCCOMB_X24_Y17_N22
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(3),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\);

-- Location: FF_X24_Y17_N23
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[3]~feeder_combout\,
	clrn => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3));

-- Location: LCCOMB_X23_Y17_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\);

-- Location: FF_X23_Y17_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~10_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4));

-- Location: LCCOMB_X23_Y18_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout\);

-- Location: FF_X23_Y18_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\);

-- Location: LCCOMB_X24_Y17_N18
\SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~0_combout\);

-- Location: FF_X24_Y17_N25
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[0]~feeder_combout\,
	clrn => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0));

-- Location: LCCOMB_X23_Y17_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\);

-- Location: FF_X23_Y17_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~4_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1));

-- Location: LCCOMB_X23_Y18_N24
\SRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][4]~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\);

-- Location: FF_X23_Y18_N25
\SRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\);

-- Location: LCCOMB_X23_Y17_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|is_in_use_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\);

-- Location: FF_X23_Y17_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~3_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0));

-- Location: LCCOMB_X20_Y18_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout\);

-- Location: FF_X20_Y18_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg~6_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0));

-- Location: LCCOMB_X23_Y17_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\);

-- Location: LCCOMB_X24_Y17_N12
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(2),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\);

-- Location: FF_X24_Y17_N13
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[2]~feeder_combout\,
	clrn => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2));

-- Location: LCCOMB_X23_Y17_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~1_combout\,
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\);

-- Location: LCCOMB_X23_Y17_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_mode_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\);

-- Location: LCCOMB_X23_Y17_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110011101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~7_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\);

-- Location: LCCOMB_X23_Y17_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~6_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout\);

-- Location: FF_X23_Y17_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[3]~9_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3));

-- Location: FF_X24_Y17_N19
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_addr_reg\(1),
	clrn => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ALT_INV_process_0~0_combout\,
	sload => VCC,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1));

-- Location: LCCOMB_X23_Y17_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ir_loaded_address_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\);

-- Location: FF_X23_Y17_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg[2]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2));

-- Location: LCCOMB_X21_Y18_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\);

-- Location: FF_X21_Y18_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\);

-- Location: LCCOMB_X20_Y18_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\);

-- Location: LCCOMB_X20_Y18_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~9_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\);

-- Location: FF_X20_Y18_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|reset_ena_reg_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0));

-- Location: LCCOMB_X20_Y18_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_tdo_sel_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\);

-- Location: LCCOMB_X23_Y18_N18
\SRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\);

-- Location: FF_X23_Y18_N19
\SRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\);

-- Location: LCCOMB_X27_Y21_N2
\U_CPU|address~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address~10_combout\ = (!\FLASH|altsyncram_component|auto_generated|q_a\(7) & (\U_CPU|state.fetch~q\ & (\FLASH|altsyncram_component|auto_generated|q_a\(6) & !\FLASH|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	datab => \U_CPU|state.fetch~q\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	combout => \U_CPU|address~10_combout\);

-- Location: LCCOMB_X29_Y21_N8
\U_CPU|address[4]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address[4]~11_combout\ = (!\U_CPU|address~10_combout\ & (!\U_CPU|address~5_combout\ & ((\U_CPU|address~4_combout\) # (\U_CPU|rom_adr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|address~10_combout\,
	datab => \U_CPU|address~5_combout\,
	datac => \U_CPU|address~4_combout\,
	datad => \U_CPU|rom_adr~0_combout\,
	combout => \U_CPU|address[4]~11_combout\);

-- Location: LCCOMB_X24_Y20_N24
\U_CPU|Equal8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Equal8~0_combout\ = (((\FLASH|altsyncram_component|auto_generated|q_a\(6)) # (\FLASH|altsyncram_component|auto_generated|q_a\(7))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(5))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	combout => \U_CPU|Equal8~0_combout\);

-- Location: LCCOMB_X24_Y21_N30
\U_CPU|stat[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|stat[6]~feeder_combout\ = \U_CPU|address~6_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \U_CPU|address~6_combout\,
	combout => \U_CPU|stat[6]~feeder_combout\);

-- Location: FF_X24_Y21_N31
\U_CPU|stat[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|stat[6]~feeder_combout\,
	ena => \U_CPU|inst[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|stat\(6));

-- Location: LCCOMB_X31_Y18_N16
\U_CPU|Mux24~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux24~0_combout\ = (!\U_CPU|Equal0~0_combout\ & \U_CPU|U_INT|irq~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Equal0~0_combout\,
	datad => \U_CPU|U_INT|irq~q\,
	combout => \U_CPU|Mux24~0_combout\);

-- Location: FF_X31_Y18_N17
\U_CPU|cont[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Mux24~0_combout\,
	asdata => \~GND~combout\,
	sclr => \U_CPU|ALT_INV_state.fetch~q\,
	sload => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|cont\(5));

-- Location: LCCOMB_X26_Y19_N0
\U_CPU|U_INT|irq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_INT|irq~0_combout\ = ((!\U_CPU|cont\(5) & \U_CPU|U_INT|irq~q\)) # (!\U_CPU|U_INT|process_0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|cont\(5),
	datac => \U_CPU|U_INT|irq~q\,
	datad => \U_CPU|U_INT|process_0~2_combout\,
	combout => \U_CPU|U_INT|irq~0_combout\);

-- Location: FF_X26_Y19_N1
\U_CPU|U_INT|irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|U_INT|irq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|U_INT|irq~q\);

-- Location: LCCOMB_X28_Y20_N12
\U_CPU|rom_adr_a[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[2]~1_combout\ = (!\U_CPU|state.fetch~q\ & ((\U_CPU|stat\(6)) # ((\U_CPU|U_INT|irq~q\) # (!\U_CPU|state.execute~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stat\(6),
	datab => \U_CPU|state.execute~q\,
	datac => \U_CPU|U_INT|irq~q\,
	datad => \U_CPU|state.fetch~q\,
	combout => \U_CPU|rom_adr_a[2]~1_combout\);

-- Location: LCCOMB_X28_Y20_N30
\U_CPU|rom_adr_a[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[2]~2_combout\ = (\U_CPU|rom_adr_a[2]~1_combout\) # ((\U_CPU|state.fetch~q\ & \U_CPU|Equal8~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|state.fetch~q\,
	datac => \U_CPU|Equal8~0_combout\,
	datad => \U_CPU|rom_adr_a[2]~1_combout\,
	combout => \U_CPU|rom_adr_a[2]~2_combout\);

-- Location: LCCOMB_X29_Y21_N10
\U_CPU|address[4]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address[4]~12_combout\ = (\U_CPU|address~10_combout\) # ((!\U_CPU|address~5_combout\ & \U_CPU|address~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|address~5_combout\,
	datac => \U_CPU|address~4_combout\,
	datad => \U_CPU|address~10_combout\,
	combout => \U_CPU|address[4]~12_combout\);

-- Location: FF_X29_Y21_N5
\U_CPU|inst_next[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \FLASH|altsyncram_component|auto_generated|q_b\(5),
	sload => VCC,
	ena => \U_CPU|inst[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|inst_next\(5));

-- Location: LCCOMB_X29_Y21_N4
\U_CPU|address[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address[5]~19_combout\ = (\U_CPU|address[4]~12_combout\ & ((\FLASH|altsyncram_component|auto_generated|q_b\(5)) # ((!\U_CPU|address[9]~7_combout\)))) # (!\U_CPU|address[4]~12_combout\ & (((\U_CPU|inst_next\(5) & \U_CPU|address[9]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|address[4]~12_combout\,
	datab => \FLASH|altsyncram_component|auto_generated|q_b\(5),
	datac => \U_CPU|inst_next\(5),
	datad => \U_CPU|address[9]~7_combout\,
	combout => \U_CPU|address[5]~19_combout\);

-- Location: LCCOMB_X29_Y21_N30
\U_CPU|address[5]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address\(5) = (\U_CPU|address[5]~19_combout\ & (((\U_CPU|stack\(3))) # (!\U_CPU|address[4]~11_combout\))) # (!\U_CPU|address[5]~19_combout\ & (\U_CPU|address[4]~11_combout\ & ((\U_CPU|Add10~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|address[5]~19_combout\,
	datab => \U_CPU|address[4]~11_combout\,
	datac => \U_CPU|stack\(3),
	datad => \U_CPU|Add10~6_combout\,
	combout => \U_CPU|address\(5));

-- Location: LCCOMB_X28_Y21_N28
\UA0|BUS_S|adr_match~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|adr_match~0_combout\ = (!\U_CPU|address[9]~8_combout\ & (\BUS_M|LessThan0~0_combout\ & (!\U_CPU|address\(5) & \U_CPU|address\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|address[9]~8_combout\,
	datab => \BUS_M|LessThan0~0_combout\,
	datac => \U_CPU|address\(5),
	datad => \U_CPU|address\(4),
	combout => \UA0|BUS_S|adr_match~0_combout\);

-- Location: LCCOMB_X28_Y21_N22
\BUS_M|space.io~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|space.io~0_combout\ = (\U_CPU|address[9]~8_combout\) # (((!\U_CPU|address\(5) & !\U_CPU|address\(4))) # (!\BUS_M|LessThan0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|address[9]~8_combout\,
	datab => \BUS_M|LessThan0~0_combout\,
	datac => \U_CPU|address\(5),
	datad => \U_CPU|address\(4),
	combout => \BUS_M|space.io~0_combout\);

-- Location: FF_X35_Y21_N3
\U_CPU|inst_next[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \FLASH|altsyncram_component|auto_generated|q_b\(3),
	sload => VCC,
	ena => \U_CPU|inst[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|inst_next\(3));

-- Location: LCCOMB_X35_Y21_N2
\U_CPU|address[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address[3]~17_combout\ = (\U_CPU|address[9]~7_combout\ & ((\U_CPU|address[4]~12_combout\ & (\FLASH|altsyncram_component|auto_generated|q_b\(3))) # (!\U_CPU|address[4]~12_combout\ & ((\U_CPU|inst_next\(3)))))) # (!\U_CPU|address[9]~7_combout\ & 
-- (((\U_CPU|address[4]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_b\(3),
	datab => \U_CPU|address[9]~7_combout\,
	datac => \U_CPU|inst_next\(3),
	datad => \U_CPU|address[4]~12_combout\,
	combout => \U_CPU|address[3]~17_combout\);

-- Location: LCCOMB_X35_Y21_N28
\U_CPU|address[3]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address\(3) = (\U_CPU|address[4]~11_combout\ & ((\U_CPU|address[3]~17_combout\ & (\U_CPU|stack\(1))) # (!\U_CPU|address[3]~17_combout\ & ((\U_CPU|Add10~2_combout\))))) # (!\U_CPU|address[4]~11_combout\ & (((\U_CPU|address[3]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stack\(1),
	datab => \U_CPU|Add10~2_combout\,
	datac => \U_CPU|address[4]~11_combout\,
	datad => \U_CPU|address[3]~17_combout\,
	combout => \U_CPU|address\(3));

-- Location: LCCOMB_X32_Y20_N26
\U_CPU|inst_next[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|inst_next[1]~feeder_combout\ = \FLASH|altsyncram_component|auto_generated|q_b\(1)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \FLASH|altsyncram_component|auto_generated|q_b\(1),
	combout => \U_CPU|inst_next[1]~feeder_combout\);

-- Location: FF_X32_Y20_N27
\U_CPU|inst_next[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|inst_next[1]~feeder_combout\,
	ena => \U_CPU|inst[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|inst_next\(1));

-- Location: LCCOMB_X31_Y21_N2
\U_CPU|address[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address[1]~15_combout\ = (\U_CPU|address~10_combout\ & (((\FLASH|altsyncram_component|auto_generated|q_b\(1))))) # (!\U_CPU|address~10_combout\ & (\U_CPU|address~5_combout\ & (\U_CPU|inst_next\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|address~5_combout\,
	datab => \U_CPU|address~10_combout\,
	datac => \U_CPU|inst_next\(1),
	datad => \FLASH|altsyncram_component|auto_generated|q_b\(1),
	combout => \U_CPU|address[1]~15_combout\);

-- Location: LCCOMB_X28_Y21_N12
\BUS_M|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|LessThan0~1_combout\ = (!\U_CPU|address\(5) & !\U_CPU|address\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_CPU|address\(5),
	datad => \U_CPU|address\(4),
	combout => \BUS_M|LessThan0~1_combout\);

-- Location: LCCOMB_X28_Y21_N2
\BUS_M|io_adr[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|io_adr[1]~2_combout\ = (!\U_CPU|address[9]~8_combout\ & (\U_CPU|address[1]~15_combout\ & (!\BUS_M|LessThan0~1_combout\ & \BUS_M|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|address[9]~8_combout\,
	datab => \U_CPU|address[1]~15_combout\,
	datac => \BUS_M|LessThan0~1_combout\,
	datad => \BUS_M|LessThan0~0_combout\,
	combout => \BUS_M|io_adr[1]~2_combout\);

-- Location: LCCOMB_X28_Y21_N6
\BUS_M|io_adr[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|io_adr[3]~1_combout\ = (!\U_CPU|address[9]~8_combout\ & (\BUS_M|LessThan0~0_combout\ & (!\BUS_M|LessThan0~1_combout\ & \U_CPU|address\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|address[9]~8_combout\,
	datab => \BUS_M|LessThan0~0_combout\,
	datac => \BUS_M|LessThan0~1_combout\,
	datad => \U_CPU|address\(3),
	combout => \BUS_M|io_adr[3]~1_combout\);

-- Location: LCCOMB_X28_Y22_N8
\UA0|BUS_S|adr_match~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|adr_match~1_combout\ = (((\BUS_M|io_adr[1]~2_combout\ & \U_CPU|address\(2))) # (!\BUS_M|io_adr[3]~1_combout\)) # (!\UA0|BUS_S|adr_match~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_adr[1]~2_combout\,
	datab => \U_CPU|address\(2),
	datac => \UA0|BUS_S|adr_match~0_combout\,
	datad => \BUS_M|io_adr[3]~1_combout\,
	combout => \UA0|BUS_S|adr_match~1_combout\);

-- Location: LCCOMB_X28_Y21_N30
\BUS_M|data_o[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[0]~10_combout\ = (!\U_CPU|address[9]~8_combout\ & (!\BUS_M|LessThan0~1_combout\ & (\BUS_M|LessThan0~0_combout\ & !\U_CPU|we~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|address[9]~8_combout\,
	datab => \BUS_M|LessThan0~1_combout\,
	datac => \BUS_M|LessThan0~0_combout\,
	datad => \U_CPU|we~q\,
	combout => \BUS_M|data_o[0]~10_combout\);

-- Location: LCCOMB_X28_Y21_N4
\BANK0|BUS_S|adr_match~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|BUS_S|adr_match~0_combout\ = (!\U_CPU|address\(4) & (!\BUS_M|space.io~0_combout\ & (\U_CPU|address\(5) & !\U_CPU|address\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|address\(4),
	datab => \BUS_M|space.io~0_combout\,
	datac => \U_CPU|address\(5),
	datad => \U_CPU|address\(3),
	combout => \BANK0|BUS_S|adr_match~0_combout\);

-- Location: LCCOMB_X28_Y22_N4
\BUS_M|data_o[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[0]~11_combout\ = (\BUS_M|data_o[0]~10_combout\ & (((\BUS_M|space.io~0_combout\) # (!\T0|BUS_S|LessThan1~0_combout\)) # (!\BANK0|BUS_S|adr_match~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[0]~10_combout\,
	datab => \BANK0|BUS_S|adr_match~0_combout\,
	datac => \T0|BUS_S|LessThan1~0_combout\,
	datad => \BUS_M|space.io~0_combout\,
	combout => \BUS_M|data_o[0]~11_combout\);

-- Location: LCCOMB_X28_Y20_N14
\U_CPU|retr~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|retr~0_combout\ = (\U_CPU|stat\(6) & (\U_CPU|pc\(0))) # (!\U_CPU|stat\(6) & ((\U_CPU|Add7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stat\(6),
	datac => \U_CPU|pc\(0),
	datad => \U_CPU|Add7~0_combout\,
	combout => \U_CPU|retr~0_combout\);

-- Location: LCCOMB_X32_Y19_N4
\U_CPU|pc[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|pc[0]~16_combout\ = (\U_CPU|state.execute~q\ & (!\U_CPU|U_INT|irq~q\)) # (!\U_CPU|state.execute~q\ & ((\U_CPU|state.func~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|U_INT|irq~q\,
	datac => \U_CPU|state.execute~q\,
	datad => \U_CPU|state.func~q\,
	combout => \U_CPU|pc[0]~16_combout\);

-- Location: LCCOMB_X28_Y20_N28
\U_CPU|pc~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|pc~22_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(7) & (((\U_CPU|Add7~0_combout\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(7) & ((\FLASH|altsyncram_component|auto_generated|q_a\(6) & (\U_CPU|pc\(0))) # 
-- (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\U_CPU|Add7~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc\(0),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datad => \U_CPU|Add7~0_combout\,
	combout => \U_CPU|pc~22_combout\);

-- Location: LCCOMB_X23_Y21_N2
\U_CPU|rom_adr_b[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_b[0]~0_combout\ = (((\U_CPU|state.reset~q\ & \U_CPU|rom_adr_a[0]~9_combout\)))
-- \U_CPU|rom_adr_b[0]~1\ = CARRY((\U_CPU|state.reset~q\ & \U_CPU|rom_adr_a[0]~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.reset~q\,
	datab => \U_CPU|rom_adr_a[0]~9_combout\,
	datad => VCC,
	combout => \U_CPU|rom_adr_b[0]~0_combout\,
	cout => \U_CPU|rom_adr_b[0]~1\);

-- Location: LCCOMB_X23_Y21_N4
\U_CPU|rom_adr_b[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_b[1]~2_combout\ = (\U_CPU|rom_adr_b[0]~1\ & (((!\U_CPU|rom_adr_a[1]~14_combout\)) # (!\U_CPU|state.reset~q\))) # (!\U_CPU|rom_adr_b[0]~1\ & (((\U_CPU|state.reset~q\ & \U_CPU|rom_adr_a[1]~14_combout\)) # (GND)))
-- \U_CPU|rom_adr_b[1]~3\ = CARRY(((!\U_CPU|rom_adr_b[0]~1\) # (!\U_CPU|rom_adr_a[1]~14_combout\)) # (!\U_CPU|state.reset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.reset~q\,
	datab => \U_CPU|rom_adr_a[1]~14_combout\,
	datad => VCC,
	cin => \U_CPU|rom_adr_b[0]~1\,
	combout => \U_CPU|rom_adr_b[1]~2_combout\,
	cout => \U_CPU|rom_adr_b[1]~3\);

-- Location: LCCOMB_X23_Y21_N6
\U_CPU|rom_adr_b[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_b[2]~4_combout\ = (\U_CPU|rom_adr_b[1]~3\ & (\U_CPU|state.reset~q\ & (\U_CPU|rom_adr_a[2]~19_combout\ & VCC))) # (!\U_CPU|rom_adr_b[1]~3\ & ((((\U_CPU|state.reset~q\ & \U_CPU|rom_adr_a[2]~19_combout\)))))
-- \U_CPU|rom_adr_b[2]~5\ = CARRY((\U_CPU|state.reset~q\ & (\U_CPU|rom_adr_a[2]~19_combout\ & !\U_CPU|rom_adr_b[1]~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.reset~q\,
	datab => \U_CPU|rom_adr_a[2]~19_combout\,
	datad => VCC,
	cin => \U_CPU|rom_adr_b[1]~3\,
	combout => \U_CPU|rom_adr_b[2]~4_combout\,
	cout => \U_CPU|rom_adr_b[2]~5\);

-- Location: LCCOMB_X23_Y21_N8
\U_CPU|rom_adr_b[3]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_b[3]~6_combout\ = (\U_CPU|state.reset~q\ & ((\U_CPU|rom_adr_a[3]~24_combout\ & (!\U_CPU|rom_adr_b[2]~5\)) # (!\U_CPU|rom_adr_a[3]~24_combout\ & ((\U_CPU|rom_adr_b[2]~5\) # (GND))))) # (!\U_CPU|state.reset~q\ & (((!\U_CPU|rom_adr_b[2]~5\))))
-- \U_CPU|rom_adr_b[3]~7\ = CARRY(((\U_CPU|state.reset~q\ & !\U_CPU|rom_adr_a[3]~24_combout\)) # (!\U_CPU|rom_adr_b[2]~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.reset~q\,
	datab => \U_CPU|rom_adr_a[3]~24_combout\,
	datad => VCC,
	cin => \U_CPU|rom_adr_b[2]~5\,
	combout => \U_CPU|rom_adr_b[3]~6_combout\,
	cout => \U_CPU|rom_adr_b[3]~7\);

-- Location: LCCOMB_X23_Y21_N10
\U_CPU|rom_adr_b[4]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_b[4]~8_combout\ = (\U_CPU|rom_adr_b[3]~7\ & (\U_CPU|state.reset~q\ & (\U_CPU|rom_adr_a[4]~29_combout\ & VCC))) # (!\U_CPU|rom_adr_b[3]~7\ & ((((\U_CPU|state.reset~q\ & \U_CPU|rom_adr_a[4]~29_combout\)))))
-- \U_CPU|rom_adr_b[4]~9\ = CARRY((\U_CPU|state.reset~q\ & (\U_CPU|rom_adr_a[4]~29_combout\ & !\U_CPU|rom_adr_b[3]~7\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.reset~q\,
	datab => \U_CPU|rom_adr_a[4]~29_combout\,
	datad => VCC,
	cin => \U_CPU|rom_adr_b[3]~7\,
	combout => \U_CPU|rom_adr_b[4]~8_combout\,
	cout => \U_CPU|rom_adr_b[4]~9\);

-- Location: LCCOMB_X23_Y21_N12
\U_CPU|rom_adr_b[5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_b[5]~10_combout\ = (\U_CPU|rom_adr_b[4]~9\ & (((!\U_CPU|rom_adr_a[5]~34_combout\)) # (!\U_CPU|state.reset~q\))) # (!\U_CPU|rom_adr_b[4]~9\ & (((\U_CPU|state.reset~q\ & \U_CPU|rom_adr_a[5]~34_combout\)) # (GND)))
-- \U_CPU|rom_adr_b[5]~11\ = CARRY(((!\U_CPU|rom_adr_b[4]~9\) # (!\U_CPU|rom_adr_a[5]~34_combout\)) # (!\U_CPU|state.reset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.reset~q\,
	datab => \U_CPU|rom_adr_a[5]~34_combout\,
	datad => VCC,
	cin => \U_CPU|rom_adr_b[4]~9\,
	combout => \U_CPU|rom_adr_b[5]~10_combout\,
	cout => \U_CPU|rom_adr_b[5]~11\);

-- Location: LCCOMB_X23_Y21_N14
\U_CPU|rom_adr_b[6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_b[6]~12_combout\ = (\U_CPU|rom_adr_b[5]~11\ & (\U_CPU|state.reset~q\ & (\U_CPU|rom_adr_a[6]~39_combout\ & VCC))) # (!\U_CPU|rom_adr_b[5]~11\ & ((((\U_CPU|state.reset~q\ & \U_CPU|rom_adr_a[6]~39_combout\)))))
-- \U_CPU|rom_adr_b[6]~13\ = CARRY((\U_CPU|state.reset~q\ & (\U_CPU|rom_adr_a[6]~39_combout\ & !\U_CPU|rom_adr_b[5]~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.reset~q\,
	datab => \U_CPU|rom_adr_a[6]~39_combout\,
	datad => VCC,
	cin => \U_CPU|rom_adr_b[5]~11\,
	combout => \U_CPU|rom_adr_b[6]~12_combout\,
	cout => \U_CPU|rom_adr_b[6]~13\);

-- Location: LCCOMB_X23_Y21_N16
\U_CPU|rom_adr_b[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_b[7]~14_combout\ = (\U_CPU|rom_adr_b[6]~13\ & (((!\U_CPU|rom_adr_a[7]~44_combout\)) # (!\U_CPU|state.reset~q\))) # (!\U_CPU|rom_adr_b[6]~13\ & (((\U_CPU|state.reset~q\ & \U_CPU|rom_adr_a[7]~44_combout\)) # (GND)))
-- \U_CPU|rom_adr_b[7]~15\ = CARRY(((!\U_CPU|rom_adr_b[6]~13\) # (!\U_CPU|rom_adr_a[7]~44_combout\)) # (!\U_CPU|state.reset~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100001111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.reset~q\,
	datab => \U_CPU|rom_adr_a[7]~44_combout\,
	datad => VCC,
	cin => \U_CPU|rom_adr_b[6]~13\,
	combout => \U_CPU|rom_adr_b[7]~14_combout\,
	cout => \U_CPU|rom_adr_b[7]~15\);

-- Location: LCCOMB_X30_Y19_N6
\U_CPU|rom_adr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr~2_combout\ = (\U_CPU|rom_adr~1_combout\ & ((!\U_CPU|U_INT|irq~q\) # (!\U_CPU|state.execute~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|state.execute~q\,
	datac => \U_CPU|U_INT|irq~q\,
	datad => \U_CPU|rom_adr~1_combout\,
	combout => \U_CPU|rom_adr~2_combout\);

-- Location: LCCOMB_X23_Y21_N18
\U_CPU|rom_adr_b[8]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_b[8]~16_combout\ = (\U_CPU|rom_adr_b[7]~15\ & (\U_CPU|state.reset~q\ & (\U_CPU|rom_adr~2_combout\ & VCC))) # (!\U_CPU|rom_adr_b[7]~15\ & ((((\U_CPU|state.reset~q\ & \U_CPU|rom_adr~2_combout\)))))
-- \U_CPU|rom_adr_b[8]~17\ = CARRY((\U_CPU|state.reset~q\ & (\U_CPU|rom_adr~2_combout\ & !\U_CPU|rom_adr_b[7]~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100001000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.reset~q\,
	datab => \U_CPU|rom_adr~2_combout\,
	datad => VCC,
	cin => \U_CPU|rom_adr_b[7]~15\,
	combout => \U_CPU|rom_adr_b[8]~16_combout\,
	cout => \U_CPU|rom_adr_b[8]~17\);

-- Location: LCCOMB_X23_Y21_N20
\U_CPU|rom_adr_b[9]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_b[9]~18_combout\ = \U_CPU|rom_adr_b[8]~17\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_CPU|rom_adr_b[8]~17\,
	combout => \U_CPU|rom_adr_b[9]~18_combout\);

-- Location: M9K_X22_Y21_N0
\FLASH|altsyncram_component|auto_generated|ram_block1a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000020C010109C0203221151024722908821012151824022890821A30118A881081048E45131584A56091542254211348249221149041149C01070041C01070",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "IO_Port.mif",
	init_file_layout => "port_a",
	logical_ram_name => "ROM:FLASH|altsyncram:altsyncram_component|altsyncram_0mr3:auto_generated|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock0",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock0",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock0",
	port_b_write_enable_clock => "clock0",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => GND,
	portare => VCC,
	portbwe => GND,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	portadatain => \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTADATAIN_bus\,
	portbdatain => \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAIN_bus\,
	portaaddr => \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTAADDR_bus\,
	portbaddr => \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus\,
	portbdataout => \FLASH|altsyncram_component|auto_generated|ram_block1a0_PORTBDATAOUT_bus\);

-- Location: FF_X30_Y21_N17
\U_CPU|inst[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \FLASH|altsyncram_component|auto_generated|q_a\(0),
	sload => VCC,
	ena => \U_CPU|inst[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|inst\(0));

-- Location: FF_X30_Y21_N25
\U_CPU|inst[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \FLASH|altsyncram_component|auto_generated|q_a\(1),
	sload => VCC,
	ena => \U_CPU|inst[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|inst\(1));

-- Location: LCCOMB_X31_Y23_N0
\U_CPU|Mux66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux66~0_combout\ = (\U_CPU|inst\(1) & ((\U_CPU|gprs[2][7]~q\) # ((\U_CPU|inst\(0))))) # (!\U_CPU|inst\(1) & (((\U_CPU|gprs[0][7]~q\ & !\U_CPU|inst\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(1),
	datab => \U_CPU|gprs[2][7]~q\,
	datac => \U_CPU|gprs[0][7]~q\,
	datad => \U_CPU|inst\(0),
	combout => \U_CPU|Mux66~0_combout\);

-- Location: FF_X29_Y21_N29
\U_CPU|inst_next[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \FLASH|altsyncram_component|auto_generated|q_b\(7),
	sload => VCC,
	ena => \U_CPU|inst[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|inst_next\(7));

-- Location: LCCOMB_X34_Y23_N18
\U_CPU|gprs[2][0]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][0]~33_combout\ = (\U_CPU|inst\(6) & ((\U_CPU|inst_next\(1)) # ((!\U_CPU|inst\(1) & !\U_CPU|inst\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(1),
	datab => \U_CPU|inst\(0),
	datac => \U_CPU|inst\(6),
	datad => \U_CPU|inst_next\(1),
	combout => \U_CPU|gprs[2][0]~33_combout\);

-- Location: LCCOMB_X34_Y23_N4
\U_CPU|Selector67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector67~0_combout\ = (\U_CPU|Selector59~2_combout\ & ((\U_CPU|gprs[2][7]~q\) # ((!\U_CPU|gprs[2][0]~33_combout\)))) # (!\U_CPU|Selector59~2_combout\ & (((\U_CPU|inst_next\(7) & \U_CPU|gprs[2][0]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][7]~q\,
	datab => \U_CPU|Selector59~2_combout\,
	datac => \U_CPU|inst_next\(7),
	datad => \U_CPU|gprs[2][0]~33_combout\,
	combout => \U_CPU|Selector67~0_combout\);

-- Location: FF_X31_Y20_N5
\U_CPU|inst[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \FLASH|altsyncram_component|auto_generated|q_a\(3),
	sload => VCC,
	ena => \U_CPU|inst[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|inst\(3));

-- Location: LCCOMB_X31_Y20_N4
\U_CPU|gprs~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs~51_combout\ = (\U_CPU|inst\(2) & (\U_CPU|inst\(3) & \U_CPU|inst\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(2),
	datac => \U_CPU|inst\(3),
	datad => \U_CPU|inst\(7),
	combout => \U_CPU|gprs~51_combout\);

-- Location: LCCOMB_X35_Y22_N10
\U_CPU|gprs[3][7]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[3][7]~19_combout\ = (\U_CPU|gprs~51_combout\ & (\U_CPU|U_ALU|acu\(7))) # (!\U_CPU|gprs~51_combout\ & ((\U_CPU|Selector67~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu\(7),
	datab => \U_CPU|Selector67~0_combout\,
	datad => \U_CPU|gprs~51_combout\,
	combout => \U_CPU|gprs[3][7]~19_combout\);

-- Location: FF_X29_Y21_N1
\U_CPU|inst_next[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \FLASH|altsyncram_component|auto_generated|q_b\(4),
	sload => VCC,
	ena => \U_CPU|inst[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|inst_next\(4));

-- Location: LCCOMB_X31_Y19_N26
\U_CPU|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|LessThan1~0_combout\ = (\U_CPU|inst_next\(4)) # ((\U_CPU|inst_next\(7)) # ((\U_CPU|inst_next\(6)) # (\U_CPU|inst_next\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(4),
	datab => \U_CPU|inst_next\(7),
	datac => \U_CPU|inst_next\(6),
	datad => \U_CPU|inst_next\(5),
	combout => \U_CPU|LessThan1~0_combout\);

-- Location: LCCOMB_X32_Y23_N28
\U_CPU|gprs[0][7]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][7]~20_combout\ = (\U_CPU|inst\(6) & ((\U_CPU|inst\(0)) # (\U_CPU|inst\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|inst\(0),
	datac => \U_CPU|inst\(1),
	datad => \U_CPU|inst\(6),
	combout => \U_CPU|gprs[0][7]~20_combout\);

-- Location: LCCOMB_X34_Y22_N28
\U_CPU|gprs[3][0]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[3][0]~52_combout\ = ((!\U_CPU|gprs~51_combout\ & (\U_CPU|LessThan1~0_combout\ & \U_CPU|gprs[0][7]~20_combout\))) # (!\U_CPU|state.execute~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs~51_combout\,
	datab => \U_CPU|LessThan1~0_combout\,
	datac => \U_CPU|state.execute~q\,
	datad => \U_CPU|gprs[0][7]~20_combout\,
	combout => \U_CPU|gprs[3][0]~52_combout\);

-- Location: LCCOMB_X30_Y20_N26
\U_CPU|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Equal3~0_combout\ = (!\U_CPU|cont\(1) & (!\U_CPU|cont\(0) & \U_CPU|cont\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(1),
	datab => \U_CPU|cont\(0),
	datac => \U_CPU|cont\(2),
	combout => \U_CPU|Equal3~0_combout\);

-- Location: LCCOMB_X34_Y20_N6
\U_CPU|gprs[3][0]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[3][0]~53_combout\ = (((!\rst~input_o\) # (!\U_CPU|Equal3~0_combout\)) # (!\U_CPU|cont\(3))) # (!\U_CPU|state.func~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.func~q\,
	datab => \U_CPU|cont\(3),
	datac => \U_CPU|Equal3~0_combout\,
	datad => \rst~input_o\,
	combout => \U_CPU|gprs[3][0]~53_combout\);

-- Location: FF_X32_Y20_N25
\U_CPU|inst_next[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \FLASH|altsyncram_component|auto_generated|q_b\(0),
	sload => VCC,
	ena => \U_CPU|inst[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|inst_next\(0));

-- Location: FF_X35_Y21_N23
\U_CPU|inst_next[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \FLASH|altsyncram_component|auto_generated|q_b\(2),
	sload => VCC,
	ena => \U_CPU|inst[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|inst_next\(2));

-- Location: LCCOMB_X32_Y20_N20
\U_CPU|gprs[3][0]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[3][0]~55_combout\ = (\U_CPU|inst_next\(3)) # ((\U_CPU|inst_next\(1) & ((\U_CPU|inst_next\(0)) # (\U_CPU|inst_next\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(1),
	datab => \U_CPU|inst_next\(0),
	datac => \U_CPU|inst_next\(3),
	datad => \U_CPU|inst_next\(2),
	combout => \U_CPU|gprs[3][0]~55_combout\);

-- Location: LCCOMB_X34_Y20_N10
\U_CPU|gprs[3][0]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[3][0]~56_combout\ = (\U_CPU|gprs[0][7]~20_combout\ & ((\U_CPU|LessThan1~0_combout\ & ((\U_CPU|state.func~q\))) # (!\U_CPU|LessThan1~0_combout\ & (\U_CPU|gprs[3][0]~55_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|LessThan1~0_combout\,
	datab => \U_CPU|gprs[3][0]~55_combout\,
	datac => \U_CPU|state.func~q\,
	datad => \U_CPU|gprs[0][7]~20_combout\,
	combout => \U_CPU|gprs[3][0]~56_combout\);

-- Location: FF_X31_Y20_N25
\U_CPU|inst[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	sload => VCC,
	ena => \U_CPU|inst[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|inst\(4));

-- Location: LCCOMB_X31_Y20_N24
\U_CPU|gprs[2][0]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][0]~29_combout\ = (!\U_CPU|inst\(4) & (\U_CPU|inst\(5) $ (\U_CPU|inst\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(5),
	datac => \U_CPU|inst\(4),
	datad => \U_CPU|inst\(6),
	combout => \U_CPU|gprs[2][0]~29_combout\);

-- Location: LCCOMB_X34_Y20_N16
\U_CPU|gprs[3][0]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[3][0]~54_combout\ = (((!\U_CPU|LessThan1~0_combout\) # (!\rst~input_o\)) # (!\U_CPU|cont\(3))) # (!\U_CPU|Equal3~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Equal3~0_combout\,
	datab => \U_CPU|cont\(3),
	datac => \rst~input_o\,
	datad => \U_CPU|LessThan1~0_combout\,
	combout => \U_CPU|gprs[3][0]~54_combout\);

-- Location: LCCOMB_X34_Y20_N28
\U_CPU|gprs[3][0]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[3][0]~57_combout\ = (!\U_CPU|inst\(7) & (((\U_CPU|gprs[3][0]~56_combout\ & \U_CPU|gprs[3][0]~54_combout\)) # (!\U_CPU|gprs[2][0]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[3][0]~56_combout\,
	datab => \U_CPU|gprs[2][0]~29_combout\,
	datac => \U_CPU|inst\(7),
	datad => \U_CPU|gprs[3][0]~54_combout\,
	combout => \U_CPU|gprs[3][0]~57_combout\);

-- Location: LCCOMB_X31_Y20_N14
\U_CPU|gprs[3][0]~58\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[3][0]~58_combout\ = (\U_CPU|gprs[3][0]~56_combout\ & (\U_CPU|inst\(7) & ((!\U_CPU|inst\(2)) # (!\U_CPU|inst\(3))))) # (!\U_CPU|gprs[3][0]~56_combout\ & (((!\U_CPU|inst\(2))) # (!\U_CPU|inst\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[3][0]~56_combout\,
	datab => \U_CPU|inst\(3),
	datac => \U_CPU|inst\(2),
	datad => \U_CPU|inst\(7),
	combout => \U_CPU|gprs[3][0]~58_combout\);

-- Location: LCCOMB_X34_Y20_N18
\U_CPU|Selector4~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector4~5_combout\ = (\rst~input_o\ & \U_CPU|state.execute~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \rst~input_o\,
	datad => \U_CPU|state.execute~q\,
	combout => \U_CPU|Selector4~5_combout\);

-- Location: LCCOMB_X34_Y20_N14
\U_CPU|gprs[3][0]~59\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[3][0]~59_combout\ = ((!\U_CPU|gprs[3][0]~57_combout\ & (!\U_CPU|gprs[3][0]~58_combout\ & \U_CPU|Selector4~5_combout\))) # (!\U_CPU|gprs[3][0]~53_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101011101010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[3][0]~53_combout\,
	datab => \U_CPU|gprs[3][0]~57_combout\,
	datac => \U_CPU|gprs[3][0]~58_combout\,
	datad => \U_CPU|Selector4~5_combout\,
	combout => \U_CPU|gprs[3][0]~59_combout\);

-- Location: FF_X35_Y22_N11
\U_CPU|gprs[3][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[3][7]~19_combout\,
	asdata => \BUS_M|data_o[7]~57_combout\,
	sload => \U_CPU|gprs[3][0]~52_combout\,
	ena => \U_CPU|gprs[3][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[3][7]~q\);

-- Location: LCCOMB_X31_Y21_N24
\U_CPU|gprs[0][7]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][7]~21_combout\ = (\U_CPU|gprs[0][7]~20_combout\ & (\U_CPU|inst_next\(2) & ((\U_CPU|inst_next\(0))))) # (!\U_CPU|gprs[0][7]~20_combout\ & (((\U_CPU|inst\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(2),
	datab => \U_CPU|inst\(6),
	datac => \U_CPU|inst_next\(0),
	datad => \U_CPU|gprs[0][7]~20_combout\,
	combout => \U_CPU|gprs[0][7]~21_combout\);

-- Location: LCCOMB_X29_Y17_N6
\U_CPU|cont~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|cont~8_combout\ = (\U_CPU|cont\(1) & (!\U_CPU|cont\(0) & \U_CPU|cont\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(1),
	datac => \U_CPU|cont\(0),
	datad => \U_CPU|cont\(2),
	combout => \U_CPU|cont~8_combout\);

-- Location: LCCOMB_X29_Y17_N0
\U_CPU|Selector4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector4~2_combout\ = (!\rst~input_o\ & ((\U_CPU|state.execute~q\) # ((\U_CPU|state.fetch~q\) # (\U_CPU|state.func~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.execute~q\,
	datab => \U_CPU|state.fetch~q\,
	datac => \U_CPU|state.func~q\,
	datad => \rst~input_o\,
	combout => \U_CPU|Selector4~2_combout\);

-- Location: LCCOMB_X29_Y17_N18
\U_CPU|Selector4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector4~3_combout\ = (\U_CPU|Selector4~2_combout\) # ((\U_CPU|state.fetch~q\ & ((\FLASH|altsyncram_component|auto_generated|q_a\(7)) # (!\FLASH|altsyncram_component|auto_generated|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datab => \U_CPU|state.fetch~q\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	datad => \U_CPU|Selector4~2_combout\,
	combout => \U_CPU|Selector4~3_combout\);

-- Location: LCCOMB_X29_Y17_N12
\U_CPU|Selector4~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector4~4_combout\ = (!\U_CPU|pc\(3) & ((\U_CPU|Selector4~3_combout\) # ((!\U_CPU|cont~8_combout\ & \U_CPU|state.func~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont~8_combout\,
	datab => \U_CPU|Selector4~3_combout\,
	datac => \U_CPU|state.func~q\,
	datad => \U_CPU|pc\(3),
	combout => \U_CPU|Selector4~4_combout\);

-- Location: LCCOMB_X29_Y17_N16
\U_CPU|Selector4~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector4~12_combout\ = (\rst~input_o\ & (\U_CPU|cont\(3) & (\U_CPU|state.func~q\ & \U_CPU|cont~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U_CPU|cont\(3),
	datac => \U_CPU|state.func~q\,
	datad => \U_CPU|cont~8_combout\,
	combout => \U_CPU|Selector4~12_combout\);

-- Location: LCCOMB_X29_Y17_N24
\U_CPU|nest[3]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|nest[3]~10_combout\ = (\U_CPU|state.func~q\ & \rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.func~q\,
	datad => \rst~input_o\,
	combout => \U_CPU|nest[3]~10_combout\);

-- Location: LCCOMB_X29_Y17_N30
\U_CPU|Selector4~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector4~8_combout\ = (\U_CPU|cont~8_combout\ & (\U_CPU|nest[3]~10_combout\ & (!\U_CPU|cont\(3) & \U_CPU|inst_next\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont~8_combout\,
	datab => \U_CPU|nest[3]~10_combout\,
	datac => \U_CPU|cont\(3),
	datad => \U_CPU|inst_next\(3),
	combout => \U_CPU|Selector4~8_combout\);

-- Location: LCCOMB_X28_Y22_N22
\BUS_M|data_o[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[0]~12_combout\ = (\BUS_M|data_o[0]~11_combout\ & !\UA0|BUS_S|adr_match~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BUS_M|data_o[0]~11_combout\,
	datad => \UA0|BUS_S|adr_match~1_combout\,
	combout => \BUS_M|data_o[0]~12_combout\);

-- Location: LCCOMB_X34_Y21_N22
\BUS_M|data_o[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[1]~13_combout\ = (!\U_CPU|we~q\ & ((\U_CPU|address[9]~8_combout\) # (!\BUS_M|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|LessThan0~0_combout\,
	datac => \U_CPU|we~q\,
	datad => \U_CPU|address[9]~8_combout\,
	combout => \BUS_M|data_o[1]~13_combout\);

-- Location: LCCOMB_X28_Y21_N14
\BUS_M|io_adr[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|io_adr[2]~4_combout\ = (!\U_CPU|address[9]~8_combout\ & (\BUS_M|LessThan0~0_combout\ & (!\BUS_M|LessThan0~1_combout\ & \U_CPU|address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|address[9]~8_combout\,
	datab => \BUS_M|LessThan0~0_combout\,
	datac => \BUS_M|LessThan0~1_combout\,
	datad => \U_CPU|address\(2),
	combout => \BUS_M|io_adr[2]~4_combout\);

-- Location: LCCOMB_X29_Y22_N16
\BUS_M|data_o[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[1]~14_combout\ = (\BUS_M|io_adr[2]~4_combout\ & (\BANK0|BUS_S|adr_match~0_combout\ & \BUS_M|io_adr[1]~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BUS_M|io_adr[2]~4_combout\,
	datac => \BANK0|BUS_S|adr_match~0_combout\,
	datad => \BUS_M|io_adr[1]~2_combout\,
	combout => \BUS_M|data_o[1]~14_combout\);

-- Location: LCCOMB_X32_Y20_N24
\BUS_M|io_adr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|io_adr[0]~0_combout\ = (\U_CPU|address~10_combout\ & (\FLASH|altsyncram_component|auto_generated|q_b\(0))) # (!\U_CPU|address~10_combout\ & (((\U_CPU|address~5_combout\ & \U_CPU|inst_next\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_b\(0),
	datab => \U_CPU|address~5_combout\,
	datac => \U_CPU|inst_next\(0),
	datad => \U_CPU|address~10_combout\,
	combout => \BUS_M|io_adr[0]~0_combout\);

-- Location: LCCOMB_X28_Y21_N20
\BUS_M|io_adr[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|io_adr[0]~3_combout\ = (!\U_CPU|address[9]~8_combout\ & (\BUS_M|io_adr[0]~0_combout\ & (!\BUS_M|LessThan0~1_combout\ & \BUS_M|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|address[9]~8_combout\,
	datab => \BUS_M|io_adr[0]~0_combout\,
	datac => \BUS_M|LessThan0~1_combout\,
	datad => \BUS_M|LessThan0~0_combout\,
	combout => \BUS_M|io_adr[0]~3_combout\);

-- Location: LCCOMB_X27_Y22_N10
\BANK0|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|Equal2~0_combout\ = (\BUS_M|io_adr[0]~3_combout\ & !\BUS_M|io_adr[1]~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BUS_M|io_adr[0]~3_combout\,
	datad => \BUS_M|io_adr[1]~2_combout\,
	combout => \BANK0|Equal2~0_combout\);

-- Location: LCCOMB_X26_Y21_N16
\BANK0|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|Equal3~0_combout\ = (!\BUS_M|io_adr[1]~2_combout\ & !\BUS_M|io_adr[0]~3_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BUS_M|io_adr[1]~2_combout\,
	datac => \BUS_M|io_adr[0]~3_combout\,
	combout => \BANK0|Equal3~0_combout\);

-- Location: LCCOMB_X27_Y22_N30
\BUS_M|data_o[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[1]~15_combout\ = (\BANK0|BUS_S|adr_match~0_combout\ & (\BUS_M|io_adr[2]~4_combout\ & ((\BANK0|Equal2~0_combout\) # (\BANK0|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANK0|Equal2~0_combout\,
	datab => \BANK0|BUS_S|adr_match~0_combout\,
	datac => \BANK0|Equal3~0_combout\,
	datad => \BUS_M|io_adr[2]~4_combout\,
	combout => \BUS_M|data_o[1]~15_combout\);

-- Location: LCCOMB_X27_Y22_N4
\BUS_M|data_o[1]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[1]~16_combout\ = (\BANK0|BUS_S|adr_match~0_combout\ & (!\BUS_M|io_adr[0]~3_combout\ & \BUS_M|io_adr[2]~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANK0|BUS_S|adr_match~0_combout\,
	datab => \BUS_M|io_adr[0]~3_combout\,
	datad => \BUS_M|io_adr[2]~4_combout\,
	combout => \BUS_M|data_o[1]~16_combout\);

-- Location: LCCOMB_X27_Y18_N6
\UA0|BUS_S|data_o[7]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[7]~9_combout\ = (\BUS_M|io_adr[3]~1_combout\ & (\UA0|Equal4~0_combout\ & ((!\BUS_M|io_adr[1]~2_combout\) # (!\BUS_M|io_adr[0]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_adr[3]~1_combout\,
	datab => \BUS_M|io_adr[0]~3_combout\,
	datac => \UA0|Equal4~0_combout\,
	datad => \BUS_M|io_adr[1]~2_combout\,
	combout => \UA0|BUS_S|data_o[7]~9_combout\);

-- Location: LCCOMB_X29_Y18_N14
\UA0|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Equal0~0_combout\ = (!\BUS_M|io_adr[1]~2_combout\ & (\BUS_M|io_adr[3]~1_combout\ & (\BUS_M|io_adr[2]~4_combout\ & \UA0|BUS_S|adr_match~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_adr[1]~2_combout\,
	datab => \BUS_M|io_adr[3]~1_combout\,
	datac => \BUS_M|io_adr[2]~4_combout\,
	datad => \UA0|BUS_S|adr_match~0_combout\,
	combout => \UA0|Equal0~0_combout\);

-- Location: LCCOMB_X27_Y18_N28
\UA0|BUS_S|data_o[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[7]~8_combout\ = (\BUS_M|io_adr[3]~1_combout\ & (\UA0|Equal4~0_combout\ & (\BUS_M|io_adr[0]~3_combout\ $ (!\BUS_M|io_adr[1]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_adr[3]~1_combout\,
	datab => \BUS_M|io_adr[0]~3_combout\,
	datac => \UA0|Equal4~0_combout\,
	datad => \BUS_M|io_adr[1]~2_combout\,
	combout => \UA0|BUS_S|data_o[7]~8_combout\);

-- Location: LCCOMB_X26_Y18_N12
\UA0|BUS_S|data_o[7]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[7]~10_combout\ = (!\UA0|BUS_S|data_o[7]~9_combout\ & ((\UA0|BUS_S|data_o[7]~8_combout\) # ((!\BUS_M|io_adr[0]~3_combout\ & \UA0|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|data_o[7]~9_combout\,
	datab => \BUS_M|io_adr[0]~3_combout\,
	datac => \UA0|Equal0~0_combout\,
	datad => \UA0|BUS_S|data_o[7]~8_combout\,
	combout => \UA0|BUS_S|data_o[7]~10_combout\);

-- Location: LCCOMB_X31_Y20_N8
\U_CPU|gprs~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs~24_combout\ = (\U_CPU|inst\(2) & (!\U_CPU|inst\(3) & \U_CPU|inst\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(2),
	datab => \U_CPU|inst\(3),
	datad => \U_CPU|inst\(7),
	combout => \U_CPU|gprs~24_combout\);

-- Location: LCCOMB_X30_Y18_N16
\U_CPU|Selector33~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector33~0_combout\ = (\U_CPU|state.execute~q\ & (((\U_CPU|stat\(6))))) # (!\U_CPU|state.execute~q\ & (\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((!\FLASH|altsyncram_component|auto_generated|q_a\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datab => \U_CPU|stat\(6),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	datad => \U_CPU|state.execute~q\,
	combout => \U_CPU|Selector33~0_combout\);

-- Location: LCCOMB_X27_Y22_N20
\BANK0|dir[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|dir[0]~0_combout\ = (\BUS_M|io_adr[2]~4_combout\ & (\BANK0|BUS_S|adr_match~0_combout\ & (\BUS_M|io_we~0_combout\ & \BANK0|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_adr[2]~4_combout\,
	datab => \BANK0|BUS_S|adr_match~0_combout\,
	datac => \BUS_M|io_we~0_combout\,
	datad => \BANK0|Equal2~0_combout\,
	combout => \BANK0|dir[0]~0_combout\);

-- Location: FF_X27_Y22_N17
\BANK0|dir[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \UA0|BUS_S|data_o[0]~3_combout\,
	sload => VCC,
	ena => \BANK0|dir[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|dir\(0));

-- Location: IOIBUF_X38_Y34_N15
\pins[0]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => pins(0),
	o => \pins[0]~input_o\);

-- Location: LCCOMB_X31_Y22_N28
\BANK0|pin_buff[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|pin_buff[0]~1_combout\ = (\BUS_M|io_we~0_combout\ & (((\BANK0|pin_buff\(0))))) # (!\BUS_M|io_we~0_combout\ & ((\BANK0|dir\(0) & (\pins[0]~input_o\)) # (!\BANK0|dir\(0) & ((\BANK0|pin_buff\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_we~0_combout\,
	datab => \pins[0]~input_o\,
	datac => \BANK0|pin_buff\(0),
	datad => \BANK0|dir\(0),
	combout => \BANK0|pin_buff[0]~1_combout\);

-- Location: FF_X31_Y22_N29
\BANK0|pin_buff[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BANK0|pin_buff[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|pin_buff\(0));

-- Location: LCCOMB_X29_Y22_N10
\BANK0|Equal2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|Equal2~1_combout\ = (\BANK0|BUS_S|adr_match~0_combout\ & (!\BUS_M|space.io~0_combout\ & \U_CPU|address\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANK0|BUS_S|adr_match~0_combout\,
	datac => \BUS_M|space.io~0_combout\,
	datad => \U_CPU|address\(2),
	combout => \BANK0|Equal2~1_combout\);

-- Location: LCCOMB_X29_Y22_N20
\BANK0|ir_trg[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|ir_trg[7]~0_combout\ = (\BUS_M|io_we~0_combout\ & (\BUS_M|io_adr[1]~2_combout\ & (\BUS_M|io_adr[0]~3_combout\ & \BANK0|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_we~0_combout\,
	datab => \BUS_M|io_adr[1]~2_combout\,
	datac => \BUS_M|io_adr[0]~3_combout\,
	datad => \BANK0|Equal2~1_combout\,
	combout => \BANK0|ir_trg[7]~0_combout\);

-- Location: FF_X29_Y22_N7
\BANK0|ir_trg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \UA0|BUS_S|data_o[0]~3_combout\,
	sload => VCC,
	ena => \BANK0|ir_trg[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|ir_trg\(0));

-- Location: LCCOMB_X29_Y22_N14
\BANK0|ire[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|ire[7]~0_combout\ = (\BUS_M|io_we~0_combout\ & (\BUS_M|io_adr[1]~2_combout\ & (!\BUS_M|io_adr[0]~3_combout\ & \BANK0|Equal2~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_we~0_combout\,
	datab => \BUS_M|io_adr[1]~2_combout\,
	datac => \BUS_M|io_adr[0]~3_combout\,
	datad => \BANK0|Equal2~1_combout\,
	combout => \BANK0|ire[7]~0_combout\);

-- Location: FF_X29_Y22_N9
\BANK0|ire[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|BUS_S|data_o[0]~3_combout\,
	ena => \BANK0|ire[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|ire\(0));

-- Location: LCCOMB_X31_Y22_N6
\BANK0|irqs~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|irqs~2_combout\ = (\BANK0|ire\(0) & ((\BANK0|pin_buff\(0) & (!\pins[0]~input_o\ & \BANK0|ir_trg\(0))) # (!\BANK0|pin_buff\(0) & (\pins[0]~input_o\ & !\BANK0|ir_trg\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANK0|pin_buff\(0),
	datab => \pins[0]~input_o\,
	datac => \BANK0|ir_trg\(0),
	datad => \BANK0|ire\(0),
	combout => \BANK0|irqs~2_combout\);

-- Location: LCCOMB_X31_Y22_N4
\BANK0|irqs~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|irqs~3_combout\ = (\BANK0|dir\(0) & (!\BUS_M|io_we~0_combout\ & \BANK0|irqs~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BANK0|dir\(0),
	datac => \BUS_M|io_we~0_combout\,
	datad => \BANK0|irqs~2_combout\,
	combout => \BANK0|irqs~3_combout\);

-- Location: FF_X31_Y22_N5
\BANK0|irqs[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BANK0|irqs~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|irqs\(0));

-- Location: LCCOMB_X26_Y19_N26
\U_CPU|U_INT|irq_adr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_INT|irq_adr~1_combout\ = (\BANK0|irqs\(0)) # (!\BANK0|irqs\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANK0|irqs\(1),
	datac => \BANK0|irqs\(0),
	combout => \U_CPU|U_INT|irq_adr~1_combout\);

-- Location: LCCOMB_X32_Y19_N26
\U_CPU|cont~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|cont~11_combout\ = (!\U_CPU|cont\(1) & (!\U_CPU|cont\(0) & (\U_CPU|cont\(3) & !\U_CPU|cont\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(1),
	datab => \U_CPU|cont\(0),
	datac => \U_CPU|cont\(3),
	datad => \U_CPU|cont\(2),
	combout => \U_CPU|cont~11_combout\);

-- Location: LCCOMB_X32_Y19_N8
\U_CPU|nest[0]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|nest[0]~11_combout\ = \U_CPU|nest\(0) $ (VCC)
-- \U_CPU|nest[0]~12\ = CARRY(\U_CPU|nest\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|nest\(0),
	datad => VCC,
	combout => \U_CPU|nest[0]~11_combout\,
	cout => \U_CPU|nest[0]~12\);

-- Location: LCCOMB_X31_Y18_N14
\U_CPU|nest[3]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|nest[3]~27_combout\ = (!\U_CPU|state~12_combout\ & (\U_CPU|state.func~q\ & \rst~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|state~12_combout\,
	datac => \U_CPU|state.func~q\,
	datad => \rst~input_o\,
	combout => \U_CPU|nest[3]~27_combout\);

-- Location: FF_X32_Y19_N9
\U_CPU|nest[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|nest[0]~11_combout\,
	ena => \U_CPU|nest[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|nest\(0));

-- Location: LCCOMB_X32_Y19_N10
\U_CPU|nest[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|nest[1]~13_combout\ = (\U_CPU|cont\(3) & ((\U_CPU|nest\(1) & (\U_CPU|nest[0]~12\ & VCC)) # (!\U_CPU|nest\(1) & (!\U_CPU|nest[0]~12\)))) # (!\U_CPU|cont\(3) & ((\U_CPU|nest\(1) & (!\U_CPU|nest[0]~12\)) # (!\U_CPU|nest\(1) & ((\U_CPU|nest[0]~12\) # 
-- (GND)))))
-- \U_CPU|nest[1]~14\ = CARRY((\U_CPU|cont\(3) & (!\U_CPU|nest\(1) & !\U_CPU|nest[0]~12\)) # (!\U_CPU|cont\(3) & ((!\U_CPU|nest[0]~12\) # (!\U_CPU|nest\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(3),
	datab => \U_CPU|nest\(1),
	datad => VCC,
	cin => \U_CPU|nest[0]~12\,
	combout => \U_CPU|nest[1]~13_combout\,
	cout => \U_CPU|nest[1]~14\);

-- Location: FF_X32_Y19_N11
\U_CPU|nest[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|nest[1]~13_combout\,
	ena => \U_CPU|nest[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|nest\(1));

-- Location: LCCOMB_X32_Y19_N12
\U_CPU|nest[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|nest[2]~15_combout\ = ((\U_CPU|cont\(3) $ (\U_CPU|nest\(2) $ (!\U_CPU|nest[1]~14\)))) # (GND)
-- \U_CPU|nest[2]~16\ = CARRY((\U_CPU|cont\(3) & ((\U_CPU|nest\(2)) # (!\U_CPU|nest[1]~14\))) # (!\U_CPU|cont\(3) & (\U_CPU|nest\(2) & !\U_CPU|nest[1]~14\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(3),
	datab => \U_CPU|nest\(2),
	datad => VCC,
	cin => \U_CPU|nest[1]~14\,
	combout => \U_CPU|nest[2]~15_combout\,
	cout => \U_CPU|nest[2]~16\);

-- Location: FF_X32_Y19_N13
\U_CPU|nest[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|nest[2]~15_combout\,
	ena => \U_CPU|nest[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|nest\(2));

-- Location: LCCOMB_X32_Y19_N14
\U_CPU|nest[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|nest[3]~17_combout\ = (\U_CPU|cont\(3) & ((\U_CPU|nest\(3) & (\U_CPU|nest[2]~16\ & VCC)) # (!\U_CPU|nest\(3) & (!\U_CPU|nest[2]~16\)))) # (!\U_CPU|cont\(3) & ((\U_CPU|nest\(3) & (!\U_CPU|nest[2]~16\)) # (!\U_CPU|nest\(3) & ((\U_CPU|nest[2]~16\) # 
-- (GND)))))
-- \U_CPU|nest[3]~18\ = CARRY((\U_CPU|cont\(3) & (!\U_CPU|nest\(3) & !\U_CPU|nest[2]~16\)) # (!\U_CPU|cont\(3) & ((!\U_CPU|nest[2]~16\) # (!\U_CPU|nest\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(3),
	datab => \U_CPU|nest\(3),
	datad => VCC,
	cin => \U_CPU|nest[2]~16\,
	combout => \U_CPU|nest[3]~17_combout\,
	cout => \U_CPU|nest[3]~18\);

-- Location: FF_X32_Y19_N15
\U_CPU|nest[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|nest[3]~17_combout\,
	ena => \U_CPU|nest[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|nest\(3));

-- Location: LCCOMB_X32_Y19_N16
\U_CPU|nest[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|nest[4]~19_combout\ = ((\U_CPU|cont\(3) $ (\U_CPU|nest\(4) $ (!\U_CPU|nest[3]~18\)))) # (GND)
-- \U_CPU|nest[4]~20\ = CARRY((\U_CPU|cont\(3) & ((\U_CPU|nest\(4)) # (!\U_CPU|nest[3]~18\))) # (!\U_CPU|cont\(3) & (\U_CPU|nest\(4) & !\U_CPU|nest[3]~18\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(3),
	datab => \U_CPU|nest\(4),
	datad => VCC,
	cin => \U_CPU|nest[3]~18\,
	combout => \U_CPU|nest[4]~19_combout\,
	cout => \U_CPU|nest[4]~20\);

-- Location: FF_X32_Y19_N17
\U_CPU|nest[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|nest[4]~19_combout\,
	ena => \U_CPU|nest[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|nest\(4));

-- Location: LCCOMB_X32_Y19_N18
\U_CPU|nest[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|nest[5]~21_combout\ = (\U_CPU|cont\(3) & ((\U_CPU|nest\(5) & (\U_CPU|nest[4]~20\ & VCC)) # (!\U_CPU|nest\(5) & (!\U_CPU|nest[4]~20\)))) # (!\U_CPU|cont\(3) & ((\U_CPU|nest\(5) & (!\U_CPU|nest[4]~20\)) # (!\U_CPU|nest\(5) & ((\U_CPU|nest[4]~20\) # 
-- (GND)))))
-- \U_CPU|nest[5]~22\ = CARRY((\U_CPU|cont\(3) & (!\U_CPU|nest\(5) & !\U_CPU|nest[4]~20\)) # (!\U_CPU|cont\(3) & ((!\U_CPU|nest[4]~20\) # (!\U_CPU|nest\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(3),
	datab => \U_CPU|nest\(5),
	datad => VCC,
	cin => \U_CPU|nest[4]~20\,
	combout => \U_CPU|nest[5]~21_combout\,
	cout => \U_CPU|nest[5]~22\);

-- Location: FF_X32_Y19_N19
\U_CPU|nest[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|nest[5]~21_combout\,
	ena => \U_CPU|nest[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|nest\(5));

-- Location: LCCOMB_X32_Y19_N20
\U_CPU|nest[6]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|nest[6]~23_combout\ = ((\U_CPU|cont\(3) $ (\U_CPU|nest\(6) $ (!\U_CPU|nest[5]~22\)))) # (GND)
-- \U_CPU|nest[6]~24\ = CARRY((\U_CPU|cont\(3) & ((\U_CPU|nest\(6)) # (!\U_CPU|nest[5]~22\))) # (!\U_CPU|cont\(3) & (\U_CPU|nest\(6) & !\U_CPU|nest[5]~22\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(3),
	datab => \U_CPU|nest\(6),
	datad => VCC,
	cin => \U_CPU|nest[5]~22\,
	combout => \U_CPU|nest[6]~23_combout\,
	cout => \U_CPU|nest[6]~24\);

-- Location: FF_X32_Y19_N21
\U_CPU|nest[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|nest[6]~23_combout\,
	ena => \U_CPU|nest[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|nest\(6));

-- Location: LCCOMB_X31_Y15_N14
\U_CPU|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add5~0_combout\ = \U_CPU|nest\(0) $ (VCC)
-- \U_CPU|Add5~1\ = CARRY(\U_CPU|nest\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|nest\(0),
	datad => VCC,
	combout => \U_CPU|Add5~0_combout\,
	cout => \U_CPU|Add5~1\);

-- Location: LCCOMB_X31_Y15_N16
\U_CPU|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add5~2_combout\ = (\U_CPU|nest\(1) & (\U_CPU|Add5~1\ & VCC)) # (!\U_CPU|nest\(1) & (!\U_CPU|Add5~1\))
-- \U_CPU|Add5~3\ = CARRY((!\U_CPU|nest\(1) & !\U_CPU|Add5~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|nest\(1),
	datad => VCC,
	cin => \U_CPU|Add5~1\,
	combout => \U_CPU|Add5~2_combout\,
	cout => \U_CPU|Add5~3\);

-- Location: LCCOMB_X31_Y15_N18
\U_CPU|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add5~4_combout\ = (\U_CPU|nest\(2) & ((GND) # (!\U_CPU|Add5~3\))) # (!\U_CPU|nest\(2) & (\U_CPU|Add5~3\ $ (GND)))
-- \U_CPU|Add5~5\ = CARRY((\U_CPU|nest\(2)) # (!\U_CPU|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|nest\(2),
	datad => VCC,
	cin => \U_CPU|Add5~3\,
	combout => \U_CPU|Add5~4_combout\,
	cout => \U_CPU|Add5~5\);

-- Location: LCCOMB_X31_Y15_N20
\U_CPU|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add5~6_combout\ = (\U_CPU|nest\(3) & (\U_CPU|Add5~5\ & VCC)) # (!\U_CPU|nest\(3) & (!\U_CPU|Add5~5\))
-- \U_CPU|Add5~7\ = CARRY((!\U_CPU|nest\(3) & !\U_CPU|Add5~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|nest\(3),
	datad => VCC,
	cin => \U_CPU|Add5~5\,
	combout => \U_CPU|Add5~6_combout\,
	cout => \U_CPU|Add5~7\);

-- Location: LCCOMB_X31_Y15_N22
\U_CPU|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add5~8_combout\ = (\U_CPU|nest\(4) & ((GND) # (!\U_CPU|Add5~7\))) # (!\U_CPU|nest\(4) & (\U_CPU|Add5~7\ $ (GND)))
-- \U_CPU|Add5~9\ = CARRY((\U_CPU|nest\(4)) # (!\U_CPU|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|nest\(4),
	datad => VCC,
	cin => \U_CPU|Add5~7\,
	combout => \U_CPU|Add5~8_combout\,
	cout => \U_CPU|Add5~9\);

-- Location: LCCOMB_X31_Y15_N24
\U_CPU|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add5~10_combout\ = (\U_CPU|nest\(5) & (\U_CPU|Add5~9\ & VCC)) # (!\U_CPU|nest\(5) & (!\U_CPU|Add5~9\))
-- \U_CPU|Add5~11\ = CARRY((!\U_CPU|nest\(5) & !\U_CPU|Add5~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|nest\(5),
	datad => VCC,
	cin => \U_CPU|Add5~9\,
	combout => \U_CPU|Add5~10_combout\,
	cout => \U_CPU|Add5~11\);

-- Location: LCCOMB_X31_Y15_N26
\U_CPU|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add5~12_combout\ = (\U_CPU|nest\(6) & ((GND) # (!\U_CPU|Add5~11\))) # (!\U_CPU|nest\(6) & (\U_CPU|Add5~11\ $ (GND)))
-- \U_CPU|Add5~13\ = CARRY((\U_CPU|nest\(6)) # (!\U_CPU|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|nest\(6),
	datad => VCC,
	cin => \U_CPU|Add5~11\,
	combout => \U_CPU|Add5~12_combout\,
	cout => \U_CPU|Add5~13\);

-- Location: LCCOMB_X32_Y19_N22
\U_CPU|nest[7]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|nest[7]~25_combout\ = \U_CPU|cont\(3) $ (\U_CPU|nest[6]~24\ $ (\U_CPU|nest\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010101011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(3),
	datad => \U_CPU|nest\(7),
	cin => \U_CPU|nest[6]~24\,
	combout => \U_CPU|nest[7]~25_combout\);

-- Location: FF_X32_Y19_N23
\U_CPU|nest[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|nest[7]~25_combout\,
	ena => \U_CPU|nest[3]~27_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|nest\(7));

-- Location: LCCOMB_X31_Y15_N28
\U_CPU|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add5~14_combout\ = \U_CPU|Add5~13\ $ (!\U_CPU|nest\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U_CPU|nest\(7),
	cin => \U_CPU|Add5~13\,
	combout => \U_CPU|Add5~14_combout\);

-- Location: LCCOMB_X31_Y15_N2
\U_CPU|cont~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|cont~13_combout\ = (!\U_CPU|Add5~12_combout\ & (!\U_CPU|Add5~14_combout\ & (!\U_CPU|Add5~8_combout\ & !\U_CPU|Add5~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add5~12_combout\,
	datab => \U_CPU|Add5~14_combout\,
	datac => \U_CPU|Add5~8_combout\,
	datad => \U_CPU|Add5~10_combout\,
	combout => \U_CPU|cont~13_combout\);

-- Location: LCCOMB_X31_Y15_N8
\U_CPU|cont~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|cont~12_combout\ = (!\U_CPU|Add5~6_combout\ & (!\U_CPU|Add5~4_combout\ & (!\U_CPU|Add5~0_combout\ & !\U_CPU|Add5~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add5~6_combout\,
	datab => \U_CPU|Add5~4_combout\,
	datac => \U_CPU|Add5~0_combout\,
	datad => \U_CPU|Add5~2_combout\,
	combout => \U_CPU|cont~12_combout\);

-- Location: LCCOMB_X32_Y19_N24
\U_CPU|cont~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|cont~14_combout\ = (\U_CPU|cont~11_combout\ & (\U_CPU|cont~13_combout\ & \U_CPU|cont~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont~11_combout\,
	datab => \U_CPU|cont~13_combout\,
	datad => \U_CPU|cont~12_combout\,
	combout => \U_CPU|cont~14_combout\);

-- Location: FF_X32_Y19_N25
\U_CPU|cont[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|cont~14_combout\,
	asdata => \~GND~combout\,
	sclr => \U_CPU|ALT_INV_state.func~q\,
	sload => \ALT_INV_rst~input_o\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|cont\(6));

-- Location: LCCOMB_X26_Y19_N20
\U_CPU|U_INT|irq_adr~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_INT|irq_adr~2_combout\ = (!\U_CPU|cont\(6) & ((\U_CPU|U_INT|process_0~2_combout\ & ((\U_CPU|U_INT|irq_adr\(1)))) # (!\U_CPU|U_INT|process_0~2_combout\ & (!\U_CPU|U_INT|irq_adr~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|irq_adr~1_combout\,
	datab => \U_CPU|U_INT|process_0~2_combout\,
	datac => \U_CPU|U_INT|irq_adr\(1),
	datad => \U_CPU|cont\(6),
	combout => \U_CPU|U_INT|irq_adr~2_combout\);

-- Location: FF_X26_Y19_N21
\U_CPU|U_INT|irq_adr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|U_INT|irq_adr~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|U_INT|irq_adr\(1));

-- Location: LCCOMB_X29_Y19_N16
\U_CPU|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add6~0_combout\ = \U_CPU|pc\(1) $ (VCC)
-- \U_CPU|Add6~1\ = CARRY(\U_CPU|pc\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|pc\(1),
	datad => VCC,
	combout => \U_CPU|Add6~0_combout\,
	cout => \U_CPU|Add6~1\);

-- Location: LCCOMB_X30_Y16_N8
\U_CPU|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add7~0_combout\ = \U_CPU|pc\(0) $ (VCC)
-- \U_CPU|Add7~1\ = CARRY(\U_CPU|pc\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc\(0),
	datad => VCC,
	combout => \U_CPU|Add7~0_combout\,
	cout => \U_CPU|Add7~1\);

-- Location: LCCOMB_X30_Y16_N10
\U_CPU|Add7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add7~2_combout\ = (\U_CPU|pc\(1) & (!\U_CPU|Add7~1\)) # (!\U_CPU|pc\(1) & ((\U_CPU|Add7~1\) # (GND)))
-- \U_CPU|Add7~3\ = CARRY((!\U_CPU|Add7~1\) # (!\U_CPU|pc\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|pc\(1),
	datad => VCC,
	cin => \U_CPU|Add7~1\,
	combout => \U_CPU|Add7~2_combout\,
	cout => \U_CPU|Add7~3\);

-- Location: LCCOMB_X31_Y17_N28
\U_CPU|pc~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|pc~23_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\FLASH|altsyncram_component|auto_generated|q_a\(7) & ((\U_CPU|Add7~2_combout\))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(7) & (\U_CPU|Add6~0_combout\)))) # 
-- (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & (((\U_CPU|Add7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	datac => \U_CPU|Add6~0_combout\,
	datad => \U_CPU|Add7~2_combout\,
	combout => \U_CPU|pc~23_combout\);

-- Location: LCCOMB_X29_Y19_N0
\U_CPU|Add8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add8~0_combout\ = (\U_CPU|pc\(0) & (\FLASH|altsyncram_component|auto_generated|q_a\(0) $ (VCC))) # (!\U_CPU|pc\(0) & (\FLASH|altsyncram_component|auto_generated|q_a\(0) & VCC))
-- \U_CPU|Add8~1\ = CARRY((\U_CPU|pc\(0) & \FLASH|altsyncram_component|auto_generated|q_a\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110011010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc\(0),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(0),
	datad => VCC,
	combout => \U_CPU|Add8~0_combout\,
	cout => \U_CPU|Add8~1\);

-- Location: LCCOMB_X29_Y19_N2
\U_CPU|Add8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add8~2_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(1) & ((\U_CPU|pc\(1) & (\U_CPU|Add8~1\ & VCC)) # (!\U_CPU|pc\(1) & (!\U_CPU|Add8~1\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(1) & ((\U_CPU|pc\(1) & (!\U_CPU|Add8~1\)) 
-- # (!\U_CPU|pc\(1) & ((\U_CPU|Add8~1\) # (GND)))))
-- \U_CPU|Add8~3\ = CARRY((\FLASH|altsyncram_component|auto_generated|q_a\(1) & (!\U_CPU|pc\(1) & !\U_CPU|Add8~1\)) # (!\FLASH|altsyncram_component|auto_generated|q_a\(1) & ((!\U_CPU|Add8~1\) # (!\U_CPU|pc\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(1),
	datab => \U_CPU|pc\(1),
	datad => VCC,
	cin => \U_CPU|Add8~1\,
	combout => \U_CPU|Add8~2_combout\,
	cout => \U_CPU|Add8~3\);

-- Location: LCCOMB_X31_Y17_N0
\U_CPU|Selector6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector6~0_combout\ = (\U_CPU|pc[0]~17_combout\ & (((\FLASH|altsyncram_component|auto_generated|q_a\(6))))) # (!\U_CPU|pc[0]~17_combout\ & ((\FLASH|altsyncram_component|auto_generated|q_a\(6) & (\FLASH|altsyncram_component|auto_generated|q_b\(1))) 
-- # (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\U_CPU|Add7~2_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_b\(1),
	datab => \U_CPU|pc[0]~17_combout\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datad => \U_CPU|Add7~2_combout\,
	combout => \U_CPU|Selector6~0_combout\);

-- Location: LCCOMB_X31_Y17_N10
\U_CPU|Selector6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector6~1_combout\ = (\U_CPU|pc[0]~17_combout\ & ((\U_CPU|Selector6~0_combout\ & (\U_CPU|pc~23_combout\)) # (!\U_CPU|Selector6~0_combout\ & ((\U_CPU|Add8~2_combout\))))) # (!\U_CPU|pc[0]~17_combout\ & (((\U_CPU|Selector6~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc[0]~17_combout\,
	datab => \U_CPU|pc~23_combout\,
	datac => \U_CPU|Add8~2_combout\,
	datad => \U_CPU|Selector6~0_combout\,
	combout => \U_CPU|Selector6~1_combout\);

-- Location: LCCOMB_X31_Y15_N30
\U_CPU|Selector6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector6~2_combout\ = (\U_CPU|pc[0]~16_combout\ & (\U_CPU|state.execute~q\)) # (!\U_CPU|pc[0]~16_combout\ & ((\U_CPU|state.execute~q\ & (!\U_CPU|U_INT|irq_adr\(1))) # (!\U_CPU|state.execute~q\ & ((\U_CPU|Selector6~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001110110001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc[0]~16_combout\,
	datab => \U_CPU|state.execute~q\,
	datac => \U_CPU|U_INT|irq_adr\(1),
	datad => \U_CPU|Selector6~1_combout\,
	combout => \U_CPU|Selector6~2_combout\);

-- Location: LCCOMB_X31_Y17_N12
\U_CPU|retr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|retr~3_combout\ = (\U_CPU|stat\(6) & (\U_CPU|Add6~0_combout\)) # (!\U_CPU|stat\(6) & ((\U_CPU|Add7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Add6~0_combout\,
	datac => \U_CPU|stat\(6),
	datad => \U_CPU|Add7~2_combout\,
	combout => \U_CPU|retr~3_combout\);

-- Location: LCCOMB_X30_Y19_N10
\U_CPU|Selector6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector6~3_combout\ = (\U_CPU|pc[0]~16_combout\ & ((\U_CPU|Selector6~2_combout\ & ((\U_CPU|retr~3_combout\))) # (!\U_CPU|Selector6~2_combout\ & (\U_CPU|inst_next\(1))))) # (!\U_CPU|pc[0]~16_combout\ & (((\U_CPU|Selector6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(1),
	datab => \U_CPU|pc[0]~16_combout\,
	datac => \U_CPU|Selector6~2_combout\,
	datad => \U_CPU|retr~3_combout\,
	combout => \U_CPU|Selector6~3_combout\);

-- Location: LCCOMB_X28_Y21_N18
\T0|BUS_S|data_o[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[2]~0_combout\ = (\UA0|BUS_S|adr_match~0_combout\ & ((\BUS_M|space.io~0_combout\) # ((!\U_CPU|we~q\ & !\T0|BUS_S|LessThan1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|we~q\,
	datab => \T0|BUS_S|LessThan1~0_combout\,
	datac => \BUS_M|space.io~0_combout\,
	datad => \UA0|BUS_S|adr_match~0_combout\,
	combout => \T0|BUS_S|data_o[2]~0_combout\);

-- Location: LCCOMB_X28_Y21_N10
\T0|Equal2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Equal2~0_combout\ = (\BUS_M|io_adr[0]~3_combout\) # ((\BUS_M|io_adr[1]~2_combout\) # ((\BUS_M|io_adr[2]~4_combout\) # (!\UA0|BUS_S|adr_match~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_adr[0]~3_combout\,
	datab => \BUS_M|io_adr[1]~2_combout\,
	datac => \BUS_M|io_adr[2]~4_combout\,
	datad => \UA0|BUS_S|adr_match~0_combout\,
	combout => \T0|Equal2~0_combout\);

-- Location: LCCOMB_X26_Y21_N28
\T0|BUS_S|data_o[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[2]~2_combout\ = (!\BUS_M|io_adr[3]~1_combout\ & (!\BUS_M|io_adr[1]~2_combout\ & (\BUS_M|io_adr[0]~3_combout\ & !\BUS_M|io_adr[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_adr[3]~1_combout\,
	datab => \BUS_M|io_adr[1]~2_combout\,
	datac => \BUS_M|io_adr[0]~3_combout\,
	datad => \BUS_M|io_adr[2]~4_combout\,
	combout => \T0|BUS_S|data_o[2]~2_combout\);

-- Location: LCCOMB_X26_Y21_N8
\T0|BUS_S|data_o[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[2]~5_combout\ = ((\T0|BUS_S|data_o[2]~2_combout\ & ((\BUS_M|io_adr[3]~1_combout\) # (\T0|Equal2~0_combout\)))) # (!\T0|BUS_S|data_o[2]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_adr[3]~1_combout\,
	datab => \T0|BUS_S|data_o[2]~0_combout\,
	datac => \T0|Equal2~0_combout\,
	datad => \T0|BUS_S|data_o[2]~2_combout\,
	combout => \T0|BUS_S|data_o[2]~5_combout\);

-- Location: LCCOMB_X31_Y17_N2
\U_CPU|Selector32~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector32~0_combout\ = (\U_CPU|Selector33~0_combout\ & (\U_CPU|Add6~0_combout\)) # (!\U_CPU|Selector33~0_combout\ & ((\U_CPU|Add7~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Add6~0_combout\,
	datac => \U_CPU|Selector33~0_combout\,
	datad => \U_CPU|Add7~2_combout\,
	combout => \U_CPU|Selector32~0_combout\);

-- Location: LCCOMB_X31_Y18_N24
\U_CPU|retr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|retr[1]~1_combout\ = ((!\U_CPU|state.execute~q\ & \U_CPU|U_INT|irq~q\)) # (!\rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.execute~q\,
	datac => \U_CPU|U_INT|irq~q\,
	datad => \rst~input_o\,
	combout => \U_CPU|retr[1]~1_combout\);

-- Location: LCCOMB_X31_Y18_N18
\U_CPU|retr[1]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|retr[1]~2_combout\ = (!\U_CPU|retr[1]~1_combout\ & ((\U_CPU|U_INT|irq~q\) # ((\U_CPU|state.fetch~q\ & !\U_CPU|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.fetch~q\,
	datab => \U_CPU|retr[1]~1_combout\,
	datac => \U_CPU|Equal0~0_combout\,
	datad => \U_CPU|U_INT|irq~q\,
	combout => \U_CPU|retr[1]~2_combout\);

-- Location: FF_X31_Y17_N3
\U_CPU|retr[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector32~0_combout\,
	ena => \U_CPU|retr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|retr\(1));

-- Location: LCCOMB_X30_Y20_N24
\U_CPU|Selector40~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector40~2_combout\ = (\U_CPU|retr\(1) & ((\U_CPU|cont\(1)) # ((\U_CPU|cont\(0)) # (!\U_CPU|cont\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(1),
	datab => \U_CPU|cont\(0),
	datac => \U_CPU|cont\(2),
	datad => \U_CPU|retr\(1),
	combout => \U_CPU|Selector40~2_combout\);

-- Location: LCCOMB_X32_Y23_N22
\U_CPU|gprs[1][6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[1][6]~25_combout\ = ((\U_CPU|LessThan1~0_combout\ & (!\U_CPU|gprs~24_combout\ & \U_CPU|gprs[0][7]~20_combout\))) # (!\U_CPU|state.execute~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|LessThan1~0_combout\,
	datab => \U_CPU|gprs~24_combout\,
	datac => \U_CPU|state.execute~q\,
	datad => \U_CPU|gprs[0][7]~20_combout\,
	combout => \U_CPU|gprs[1][6]~25_combout\);

-- Location: LCCOMB_X32_Y23_N2
\U_CPU|gprs[1][3]~65\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[1][3]~65_combout\ = (\U_CPU|gprs~24_combout\) # ((!\U_CPU|inst\(1) & (!\U_CPU|inst\(0) & \U_CPU|inst\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(1),
	datab => \U_CPU|gprs~24_combout\,
	datac => \U_CPU|inst\(0),
	datad => \U_CPU|inst\(6),
	combout => \U_CPU|gprs[1][3]~65_combout\);

-- Location: LCCOMB_X31_Y20_N26
\U_CPU|gprs~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs~34_combout\ = (\U_CPU|inst\(3) & (!\U_CPU|inst\(2) & \U_CPU|inst\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|inst\(3),
	datac => \U_CPU|inst\(2),
	datad => \U_CPU|inst\(7),
	combout => \U_CPU|gprs~34_combout\);

-- Location: LCCOMB_X32_Y23_N16
\U_CPU|gprs[2][0]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][0]~35_combout\ = ((\U_CPU|LessThan1~0_combout\ & (\U_CPU|gprs[0][7]~20_combout\ & !\U_CPU|gprs~34_combout\))) # (!\U_CPU|state.execute~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|LessThan1~0_combout\,
	datab => \U_CPU|gprs[0][7]~20_combout\,
	datac => \U_CPU|state.execute~q\,
	datad => \U_CPU|gprs~34_combout\,
	combout => \U_CPU|gprs[2][0]~35_combout\);

-- Location: LCCOMB_X34_Y23_N6
\U_CPU|gprs[2][1]~60\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][1]~60_combout\ = (\U_CPU|gprs~34_combout\) # ((!\U_CPU|inst\(1) & (!\U_CPU|inst\(0) & \U_CPU|inst\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(1),
	datab => \U_CPU|inst\(0),
	datac => \U_CPU|inst\(6),
	datad => \U_CPU|gprs~34_combout\,
	combout => \U_CPU|gprs[2][1]~60_combout\);

-- Location: LCCOMB_X29_Y19_N22
\U_CPU|Add6~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add6~6_combout\ = (\U_CPU|pc\(4) & (!\U_CPU|Add6~5\)) # (!\U_CPU|pc\(4) & ((\U_CPU|Add6~5\) # (GND)))
-- \U_CPU|Add6~7\ = CARRY((!\U_CPU|Add6~5\) # (!\U_CPU|pc\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|pc\(4),
	datad => VCC,
	cin => \U_CPU|Add6~5\,
	combout => \U_CPU|Add6~6_combout\,
	cout => \U_CPU|Add6~7\);

-- Location: LCCOMB_X28_Y19_N2
\U_CPU|Selector29~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector29~0_combout\ = (\U_CPU|Selector33~0_combout\ & ((\U_CPU|Add6~6_combout\))) # (!\U_CPU|Selector33~0_combout\ & (\U_CPU|Add7~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add7~8_combout\,
	datab => \U_CPU|Add6~6_combout\,
	datad => \U_CPU|Selector33~0_combout\,
	combout => \U_CPU|Selector29~0_combout\);

-- Location: FF_X28_Y19_N3
\U_CPU|retr[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector29~0_combout\,
	ena => \U_CPU|retr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|retr\(4));

-- Location: LCCOMB_X30_Y20_N20
\U_CPU|Selector37~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector37~2_combout\ = (\U_CPU|retr\(4) & ((\U_CPU|cont\(1)) # ((\U_CPU|cont\(0)) # (!\U_CPU|cont\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(1),
	datab => \U_CPU|retr\(4),
	datac => \U_CPU|cont\(2),
	datad => \U_CPU|cont\(0),
	combout => \U_CPU|Selector37~2_combout\);

-- Location: LCCOMB_X30_Y23_N0
\U_CPU|Selector37~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector37~0_combout\ = (\U_CPU|cont\(1) & ((\U_CPU|cont\(0)) # ((\U_CPU|gprs[2][4]~q\)))) # (!\U_CPU|cont\(1) & (!\U_CPU|cont\(0) & (\U_CPU|gprs[0][4]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(1),
	datab => \U_CPU|cont\(0),
	datac => \U_CPU|gprs[0][4]~q\,
	datad => \U_CPU|gprs[2][4]~q\,
	combout => \U_CPU|Selector37~0_combout\);

-- Location: LCCOMB_X30_Y23_N18
\U_CPU|Selector37~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector37~1_combout\ = (\U_CPU|Selector37~0_combout\ & (((\U_CPU|gprs[3][4]~q\) # (!\U_CPU|cont\(0))))) # (!\U_CPU|Selector37~0_combout\ & (\U_CPU|gprs[1][4]~q\ & (\U_CPU|cont\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][4]~q\,
	datab => \U_CPU|Selector37~0_combout\,
	datac => \U_CPU|cont\(0),
	datad => \U_CPU|gprs[3][4]~q\,
	combout => \U_CPU|Selector37~1_combout\);

-- Location: LCCOMB_X30_Y20_N4
\U_CPU|data_o[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|data_o[4]~2_combout\ = (\U_CPU|cont\(2) & (\U_CPU|Selector37~2_combout\)) # (!\U_CPU|cont\(2) & ((\U_CPU|Selector37~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(2),
	datab => \U_CPU|Selector37~2_combout\,
	datad => \U_CPU|Selector37~1_combout\,
	combout => \U_CPU|data_o[4]~2_combout\);

-- Location: LCCOMB_X30_Y23_N24
\U_CPU|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux3~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(0) & (((\FLASH|altsyncram_component|auto_generated|q_a\(1)) # (\U_CPU|gprs[1][4]~q\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(0) & (\U_CPU|gprs[0][4]~q\ & 
-- (!\FLASH|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(0),
	datab => \U_CPU|gprs[0][4]~q\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(1),
	datad => \U_CPU|gprs[1][4]~q\,
	combout => \U_CPU|Mux3~0_combout\);

-- Location: LCCOMB_X30_Y23_N10
\U_CPU|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux3~1_combout\ = (\U_CPU|Mux3~0_combout\ & (((\U_CPU|gprs[3][4]~q\) # (!\FLASH|altsyncram_component|auto_generated|q_a\(1))))) # (!\U_CPU|Mux3~0_combout\ & (\U_CPU|gprs[2][4]~q\ & (\FLASH|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][4]~q\,
	datab => \U_CPU|Mux3~0_combout\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(1),
	datad => \U_CPU|gprs[3][4]~q\,
	combout => \U_CPU|Mux3~1_combout\);

-- Location: LCCOMB_X31_Y19_N6
\U_CPU|data_o[7]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|data_o[7]~5_combout\ = (!\FLASH|altsyncram_component|auto_generated|q_b\(6) & (!\FLASH|altsyncram_component|auto_generated|q_b\(4) & (!\FLASH|altsyncram_component|auto_generated|q_b\(5) & !\FLASH|altsyncram_component|auto_generated|q_b\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_b\(6),
	datab => \FLASH|altsyncram_component|auto_generated|q_b\(4),
	datac => \FLASH|altsyncram_component|auto_generated|q_b\(5),
	datad => \FLASH|altsyncram_component|auto_generated|q_b\(7),
	combout => \U_CPU|data_o[7]~5_combout\);

-- Location: LCCOMB_X32_Y22_N20
\U_CPU|data_o[7]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|data_o[7]~6_combout\ = (\U_CPU|Selector42~6_combout\) # ((\U_CPU|Selector42~4_combout\ & !\U_CPU|data_o[7]~5_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Selector42~4_combout\,
	datac => \U_CPU|data_o[7]~5_combout\,
	datad => \U_CPU|Selector42~6_combout\,
	combout => \U_CPU|data_o[7]~6_combout\);

-- Location: FF_X30_Y20_N5
\U_CPU|data_o[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|data_o[4]~2_combout\,
	asdata => \U_CPU|Mux3~1_combout\,
	sload => \U_CPU|ALT_INV_state.func~q\,
	ena => \U_CPU|data_o[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|data_o\(4));

-- Location: LCCOMB_X26_Y21_N0
\BUS_M|io_data_o[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|io_data_o[4]~4_combout\ = (\U_CPU|data_o\(4) & \BUS_M|io_we~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|data_o\(4),
	datad => \BUS_M|io_we~0_combout\,
	combout => \BUS_M|io_data_o[4]~4_combout\);

-- Location: LCCOMB_X27_Y19_N0
\T0|cmpa[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|cmpa[6]~0_combout\ = (!\BUS_M|space.io~0_combout\ & (\U_CPU|we~q\ & !\U_CPU|address\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BUS_M|space.io~0_combout\,
	datac => \U_CPU|we~q\,
	datad => \U_CPU|address\(3),
	combout => \T0|cmpa[6]~0_combout\);

-- Location: LCCOMB_X27_Y19_N10
\T0|cmpa[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|cmpa[6]~1_combout\ = (\BUS_M|io_adr[1]~2_combout\ & (\UA0|Equal4~0_combout\ & (!\BUS_M|io_adr[0]~3_combout\ & \T0|cmpa[6]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_adr[1]~2_combout\,
	datab => \UA0|Equal4~0_combout\,
	datac => \BUS_M|io_adr[0]~3_combout\,
	datad => \T0|cmpa[6]~0_combout\,
	combout => \T0|cmpa[6]~1_combout\);

-- Location: FF_X25_Y21_N23
\T0|cmpa[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BUS_M|io_data_o[4]~4_combout\,
	sload => VCC,
	ena => \T0|cmpa[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|cmpa\(4));

-- Location: LCCOMB_X26_Y21_N6
\T0|tcon[6]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|tcon[6]~2_combout\ = (\T0|cmpa[6]~0_combout\ & (!\BUS_M|io_adr[1]~2_combout\ & (\BUS_M|io_adr[0]~3_combout\ & \UA0|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|cmpa[6]~0_combout\,
	datab => \BUS_M|io_adr[1]~2_combout\,
	datac => \BUS_M|io_adr[0]~3_combout\,
	datad => \UA0|Equal4~0_combout\,
	combout => \T0|tcon[6]~2_combout\);

-- Location: FF_X26_Y21_N1
\T0|tcon[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BUS_M|io_data_o[4]~4_combout\,
	ena => \T0|tcon[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|tcon\(4));

-- Location: LCCOMB_X28_Y21_N24
\T0|BUS_S|data_o[2]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[2]~3_combout\ = (\UA0|Equal4~0_combout\ & (!\BUS_M|io_adr[0]~3_combout\ & (!\BUS_M|io_adr[3]~1_combout\ & \BUS_M|io_adr[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|Equal4~0_combout\,
	datab => \BUS_M|io_adr[0]~3_combout\,
	datac => \BUS_M|io_adr[3]~1_combout\,
	datad => \BUS_M|io_adr[1]~2_combout\,
	combout => \T0|BUS_S|data_o[2]~3_combout\);

-- Location: LCCOMB_X26_Y21_N2
\T0|BUS_S|data_o[2]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[2]~1_combout\ = (\T0|BUS_S|data_o[2]~0_combout\ & (((\BUS_M|io_adr[3]~1_combout\) # (!\BANK0|Equal3~0_combout\)) # (!\UA0|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|BUS_S|data_o[2]~0_combout\,
	datab => \UA0|Equal4~0_combout\,
	datac => \BUS_M|io_adr[3]~1_combout\,
	datad => \BANK0|Equal3~0_combout\,
	combout => \T0|BUS_S|data_o[2]~1_combout\);

-- Location: LCCOMB_X26_Y21_N14
\T0|BUS_S|data_o[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[2]~4_combout\ = (\T0|BUS_S|data_o[2]~1_combout\ & (((\T0|BUS_S|data_o[2]~2_combout\) # (\T0|BUS_S|data_o[2]~3_combout\)) # (!\T0|BUS_S|data_o[2]~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|BUS_S|data_o[2]~0_combout\,
	datab => \T0|BUS_S|data_o[2]~2_combout\,
	datac => \T0|BUS_S|data_o[2]~3_combout\,
	datad => \T0|BUS_S|data_o[2]~1_combout\,
	combout => \T0|BUS_S|data_o[2]~4_combout\);

-- Location: LCCOMB_X29_Y19_N18
\U_CPU|Add6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add6~2_combout\ = (\U_CPU|pc\(2) & (!\U_CPU|Add6~1\)) # (!\U_CPU|pc\(2) & ((\U_CPU|Add6~1\) # (GND)))
-- \U_CPU|Add6~3\ = CARRY((!\U_CPU|Add6~1\) # (!\U_CPU|pc\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|pc\(2),
	datad => VCC,
	cin => \U_CPU|Add6~1\,
	combout => \U_CPU|Add6~2_combout\,
	cout => \U_CPU|Add6~3\);

-- Location: LCCOMB_X29_Y19_N20
\U_CPU|Add6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add6~4_combout\ = (\U_CPU|pc\(3) & (!\U_CPU|Add6~3\ & VCC)) # (!\U_CPU|pc\(3) & (\U_CPU|Add6~3\ $ (GND)))
-- \U_CPU|Add6~5\ = CARRY((!\U_CPU|pc\(3) & !\U_CPU|Add6~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101000000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc\(3),
	datad => VCC,
	cin => \U_CPU|Add6~3\,
	combout => \U_CPU|Add6~4_combout\,
	cout => \U_CPU|Add6~5\);

-- Location: LCCOMB_X30_Y18_N26
\U_CPU|Selector30~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector30~0_combout\ = (\U_CPU|Selector33~0_combout\ & (\U_CPU|Add6~4_combout\)) # (!\U_CPU|Selector33~0_combout\ & ((\U_CPU|Add7~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Selector33~0_combout\,
	datac => \U_CPU|Add6~4_combout\,
	datad => \U_CPU|Add7~6_combout\,
	combout => \U_CPU|Selector30~0_combout\);

-- Location: FF_X30_Y18_N27
\U_CPU|retr[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector30~0_combout\,
	ena => \U_CPU|retr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|retr\(3));

-- Location: LCCOMB_X30_Y20_N10
\U_CPU|Selector38~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector38~2_combout\ = (\U_CPU|retr\(3) & ((\U_CPU|cont\(1)) # ((\U_CPU|cont\(0)) # (!\U_CPU|cont\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(1),
	datab => \U_CPU|cont\(0),
	datac => \U_CPU|cont\(2),
	datad => \U_CPU|retr\(3),
	combout => \U_CPU|Selector38~2_combout\);

-- Location: LCCOMB_X31_Y15_N10
\U_CPU|Equal1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Equal1~1_combout\ = (!\U_CPU|nest\(7) & (!\U_CPU|nest\(5) & (!\U_CPU|nest\(6) & !\U_CPU|nest\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|nest\(7),
	datab => \U_CPU|nest\(5),
	datac => \U_CPU|nest\(6),
	datad => \U_CPU|nest\(4),
	combout => \U_CPU|Equal1~1_combout\);

-- Location: LCCOMB_X31_Y15_N0
\U_CPU|Equal1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Equal1~0_combout\ = (!\U_CPU|nest\(0) & (!\U_CPU|nest\(3) & (!\U_CPU|nest\(1) & !\U_CPU|nest\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|nest\(0),
	datab => \U_CPU|nest\(3),
	datac => \U_CPU|nest\(1),
	datad => \U_CPU|nest\(2),
	combout => \U_CPU|Equal1~0_combout\);

-- Location: LCCOMB_X31_Y15_N12
\U_CPU|Equal1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Equal1~2_combout\ = (\U_CPU|Equal1~1_combout\ & \U_CPU|Equal1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Equal1~1_combout\,
	datad => \U_CPU|Equal1~0_combout\,
	combout => \U_CPU|Equal1~2_combout\);

-- Location: LCCOMB_X31_Y18_N4
\U_CPU|stat[5]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|stat[5]~0_combout\ = (\U_CPU|inst[6]~0_combout\ & (\U_CPU|Equal10~0_combout\ & (\U_CPU|Equal0~0_combout\ & \U_CPU|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst[6]~0_combout\,
	datab => \U_CPU|Equal10~0_combout\,
	datac => \U_CPU|Equal0~0_combout\,
	datad => \U_CPU|Equal1~2_combout\,
	combout => \U_CPU|stat[5]~0_combout\);

-- Location: LCCOMB_X32_Y22_N2
\U_CPU|stat[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|stat[5]~1_combout\ = (\U_CPU|stat\(5)) # (\U_CPU|stat[5]~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_CPU|stat\(5),
	datad => \U_CPU|stat[5]~0_combout\,
	combout => \U_CPU|stat[5]~1_combout\);

-- Location: FF_X32_Y22_N3
\U_CPU|stat[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|stat[5]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|stat\(5));

-- Location: LCCOMB_X32_Y20_N4
\U_CPU|gprs[0][7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][7]~23_combout\ = (\U_CPU|inst_next\(2)) # ((\U_CPU|inst_next\(1) & \U_CPU|inst_next\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(2),
	datac => \U_CPU|inst_next\(1),
	datad => \U_CPU|inst_next\(0),
	combout => \U_CPU|gprs[0][7]~23_combout\);

-- Location: LCCOMB_X34_Y23_N16
\U_CPU|gprs[0][7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][7]~22_combout\ = (\U_CPU|inst_next\(1) & !\U_CPU|inst_next\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(1),
	datad => \U_CPU|inst_next\(2),
	combout => \U_CPU|gprs[0][7]~22_combout\);

-- Location: LCCOMB_X35_Y20_N12
\U_CPU|Selector53~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector53~0_combout\ = (\U_CPU|gprs[0][7]~23_combout\ & ((\U_CPU|stat\(5)) # ((\U_CPU|gprs[0][7]~22_combout\)))) # (!\U_CPU|gprs[0][7]~23_combout\ & (((\U_CPU|gprs[0][5]~q\ & !\U_CPU|gprs[0][7]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stat\(5),
	datab => \U_CPU|gprs[0][7]~23_combout\,
	datac => \U_CPU|gprs[0][5]~q\,
	datad => \U_CPU|gprs[0][7]~22_combout\,
	combout => \U_CPU|Selector53~0_combout\);

-- Location: LCCOMB_X32_Y20_N30
\U_CPU|Selector61~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector61~0_combout\ = (\U_CPU|inst_next\(0) & (((\U_CPU|inst_next\(2))))) # (!\U_CPU|inst_next\(0) & ((\U_CPU|inst_next\(2) & ((\U_CPU|stat\(5)))) # (!\U_CPU|inst_next\(2) & (\U_CPU|gprs[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][5]~q\,
	datab => \U_CPU|stat\(5),
	datac => \U_CPU|inst_next\(0),
	datad => \U_CPU|inst_next\(2),
	combout => \U_CPU|Selector61~0_combout\);

-- Location: LCCOMB_X29_Y19_N24
\U_CPU|Add6~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add6~8_combout\ = (\U_CPU|pc\(5) & (\U_CPU|Add6~7\ $ (GND))) # (!\U_CPU|pc\(5) & (!\U_CPU|Add6~7\ & VCC))
-- \U_CPU|Add6~9\ = CARRY((\U_CPU|pc\(5) & !\U_CPU|Add6~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|pc\(5),
	datad => VCC,
	cin => \U_CPU|Add6~7\,
	combout => \U_CPU|Add6~8_combout\,
	cout => \U_CPU|Add6~9\);

-- Location: LCCOMB_X30_Y16_N14
\U_CPU|Add7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add7~6_combout\ = (\U_CPU|pc\(3) & ((\U_CPU|Add7~5\) # (GND))) # (!\U_CPU|pc\(3) & (!\U_CPU|Add7~5\))
-- \U_CPU|Add7~7\ = CARRY((\U_CPU|pc\(3)) # (!\U_CPU|Add7~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010110101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc\(3),
	datad => VCC,
	cin => \U_CPU|Add7~5\,
	combout => \U_CPU|Add7~6_combout\,
	cout => \U_CPU|Add7~7\);

-- Location: LCCOMB_X30_Y16_N16
\U_CPU|Add7~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add7~8_combout\ = (\U_CPU|pc\(4) & (\U_CPU|Add7~7\ $ (GND))) # (!\U_CPU|pc\(4) & (!\U_CPU|Add7~7\ & VCC))
-- \U_CPU|Add7~9\ = CARRY((\U_CPU|pc\(4) & !\U_CPU|Add7~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|pc\(4),
	datad => VCC,
	cin => \U_CPU|Add7~7\,
	combout => \U_CPU|Add7~8_combout\,
	cout => \U_CPU|Add7~9\);

-- Location: LCCOMB_X30_Y16_N18
\U_CPU|Add7~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add7~10_combout\ = (\U_CPU|pc\(5) & (!\U_CPU|Add7~9\)) # (!\U_CPU|pc\(5) & ((\U_CPU|Add7~9\) # (GND)))
-- \U_CPU|Add7~11\ = CARRY((!\U_CPU|Add7~9\) # (!\U_CPU|pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc\(5),
	datad => VCC,
	cin => \U_CPU|Add7~9\,
	combout => \U_CPU|Add7~10_combout\,
	cout => \U_CPU|Add7~11\);

-- Location: LCCOMB_X30_Y18_N2
\U_CPU|Selector28~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector28~0_combout\ = (\U_CPU|Selector33~0_combout\ & (\U_CPU|Add6~8_combout\)) # (!\U_CPU|Selector33~0_combout\ & ((\U_CPU|Add7~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Selector33~0_combout\,
	datac => \U_CPU|Add6~8_combout\,
	datad => \U_CPU|Add7~10_combout\,
	combout => \U_CPU|Selector28~0_combout\);

-- Location: FF_X30_Y18_N3
\U_CPU|retr[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector28~0_combout\,
	ena => \U_CPU|retr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|retr\(5));

-- Location: LCCOMB_X32_Y20_N0
\U_CPU|Selector61~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector61~1_combout\ = (\U_CPU|Selector61~0_combout\ & (((\U_CPU|retr\(5))) # (!\U_CPU|inst_next\(0)))) # (!\U_CPU|Selector61~0_combout\ & (\U_CPU|inst_next\(0) & (\U_CPU|gprs[1][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector61~0_combout\,
	datab => \U_CPU|inst_next\(0),
	datac => \U_CPU|gprs[1][5]~q\,
	datad => \U_CPU|retr\(5),
	combout => \U_CPU|Selector61~1_combout\);

-- Location: LCCOMB_X35_Y20_N14
\U_CPU|Selector69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector69~0_combout\ = (\U_CPU|Selector61~2_combout\ & (((\U_CPU|gprs[2][5]~q\)) # (!\U_CPU|gprs[2][0]~33_combout\))) # (!\U_CPU|Selector61~2_combout\ & (\U_CPU|gprs[2][0]~33_combout\ & (\U_CPU|inst_next\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector61~2_combout\,
	datab => \U_CPU|gprs[2][0]~33_combout\,
	datac => \U_CPU|inst_next\(5),
	datad => \U_CPU|gprs[2][5]~q\,
	combout => \U_CPU|Selector69~0_combout\);

-- Location: LCCOMB_X35_Y22_N6
\U_CPU|gprs[3][5]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[3][5]~11_combout\ = (\U_CPU|gprs~51_combout\ & (\U_CPU|U_ALU|acu\(5))) # (!\U_CPU|gprs~51_combout\ & ((\U_CPU|Selector69~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs~51_combout\,
	datab => \U_CPU|U_ALU|acu\(5),
	datad => \U_CPU|Selector69~0_combout\,
	combout => \U_CPU|gprs[3][5]~11_combout\);

-- Location: FF_X35_Y22_N7
\U_CPU|gprs[3][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[3][5]~11_combout\,
	asdata => \BUS_M|data_o[5]~44_combout\,
	sload => \U_CPU|gprs[3][0]~52_combout\,
	ena => \U_CPU|gprs[3][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[3][5]~q\);

-- Location: LCCOMB_X35_Y20_N8
\U_CPU|Mux68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux68~0_combout\ = (\U_CPU|inst\(0) & (\U_CPU|inst\(1))) # (!\U_CPU|inst\(0) & ((\U_CPU|inst\(1) & ((\U_CPU|gprs[2][5]~q\))) # (!\U_CPU|inst\(1) & (\U_CPU|gprs[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(0),
	datab => \U_CPU|inst\(1),
	datac => \U_CPU|gprs[0][5]~q\,
	datad => \U_CPU|gprs[2][5]~q\,
	combout => \U_CPU|Mux68~0_combout\);

-- Location: LCCOMB_X35_Y20_N18
\U_CPU|Mux68~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux68~1_combout\ = (\U_CPU|Mux68~0_combout\ & (((\U_CPU|gprs[3][5]~q\) # (!\U_CPU|inst\(0))))) # (!\U_CPU|Mux68~0_combout\ & (\U_CPU|gprs[1][5]~q\ & ((\U_CPU|inst\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][5]~q\,
	datab => \U_CPU|gprs[3][5]~q\,
	datac => \U_CPU|Mux68~0_combout\,
	datad => \U_CPU|inst\(0),
	combout => \U_CPU|Mux68~1_combout\);

-- Location: LCCOMB_X35_Y20_N22
\U_CPU|Selector61~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector61~2_combout\ = (\U_CPU|gprs[0][7]~20_combout\ & ((\U_CPU|Selector61~1_combout\) # ((\U_CPU|gprs[2][0]~33_combout\)))) # (!\U_CPU|gprs[0][7]~20_combout\ & (((!\U_CPU|gprs[2][0]~33_combout\ & \U_CPU|Mux68~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector61~1_combout\,
	datab => \U_CPU|gprs[0][7]~20_combout\,
	datac => \U_CPU|gprs[2][0]~33_combout\,
	datad => \U_CPU|Mux68~1_combout\,
	combout => \U_CPU|Selector61~2_combout\);

-- Location: LCCOMB_X35_Y20_N24
\U_CPU|Selector61~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector61~3_combout\ = (\U_CPU|Selector61~2_combout\ & (((\U_CPU|gprs[3][5]~q\)) # (!\U_CPU|gprs[2][0]~33_combout\))) # (!\U_CPU|Selector61~2_combout\ & (\U_CPU|gprs[2][0]~33_combout\ & (\U_CPU|inst_next\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector61~2_combout\,
	datab => \U_CPU|gprs[2][0]~33_combout\,
	datac => \U_CPU|inst_next\(5),
	datad => \U_CPU|gprs[3][5]~q\,
	combout => \U_CPU|Selector61~3_combout\);

-- Location: LCCOMB_X34_Y23_N30
\U_CPU|gprs[2][5]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][5]~9_combout\ = (\U_CPU|gprs~34_combout\ & ((\U_CPU|U_ALU|acu\(5)))) # (!\U_CPU|gprs~34_combout\ & (\U_CPU|Selector61~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector61~3_combout\,
	datab => \U_CPU|U_ALU|acu\(5),
	datad => \U_CPU|gprs~34_combout\,
	combout => \U_CPU|gprs[2][5]~9_combout\);

-- Location: LCCOMB_X30_Y20_N28
\U_CPU|gprs[0][7]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][7]~36_combout\ = (\U_CPU|cont\(3) & (\U_CPU|cont\(0) & !\U_CPU|cont\(2)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(3),
	datab => \U_CPU|cont\(0),
	datac => \U_CPU|cont\(2),
	combout => \U_CPU|gprs[0][7]~36_combout\);

-- Location: LCCOMB_X34_Y20_N26
\U_CPU|gprs[2][0]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][0]~38_combout\ = (((!\U_CPU|gprs[0][7]~36_combout\) # (!\rst~input_o\)) # (!\U_CPU|cont\(1))) # (!\U_CPU|LessThan1~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|LessThan1~0_combout\,
	datab => \U_CPU|cont\(1),
	datac => \rst~input_o\,
	datad => \U_CPU|gprs[0][7]~36_combout\,
	combout => \U_CPU|gprs[2][0]~38_combout\);

-- Location: LCCOMB_X32_Y20_N8
\U_CPU|gprs[2][0]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][0]~39_combout\ = (\U_CPU|inst_next\(3)) # ((\U_CPU|inst_next\(1) & ((\U_CPU|inst_next\(2)) # (!\U_CPU|inst_next\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(1),
	datab => \U_CPU|inst_next\(0),
	datac => \U_CPU|inst_next\(3),
	datad => \U_CPU|inst_next\(2),
	combout => \U_CPU|gprs[2][0]~39_combout\);

-- Location: LCCOMB_X34_Y20_N20
\U_CPU|gprs[2][0]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][0]~40_combout\ = (\U_CPU|gprs[0][7]~20_combout\ & ((\U_CPU|LessThan1~0_combout\ & ((\U_CPU|state.func~q\))) # (!\U_CPU|LessThan1~0_combout\ & (\U_CPU|gprs[2][0]~39_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|LessThan1~0_combout\,
	datab => \U_CPU|gprs[2][0]~39_combout\,
	datac => \U_CPU|state.func~q\,
	datad => \U_CPU|gprs[0][7]~20_combout\,
	combout => \U_CPU|gprs[2][0]~40_combout\);

-- Location: LCCOMB_X34_Y20_N30
\U_CPU|gprs[2][0]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][0]~41_combout\ = (!\U_CPU|inst\(7) & (((\U_CPU|gprs[2][0]~38_combout\ & \U_CPU|gprs[2][0]~40_combout\)) # (!\U_CPU|gprs[2][0]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][0]~38_combout\,
	datab => \U_CPU|gprs[2][0]~29_combout\,
	datac => \U_CPU|inst\(7),
	datad => \U_CPU|gprs[2][0]~40_combout\,
	combout => \U_CPU|gprs[2][0]~41_combout\);

-- Location: LCCOMB_X34_Y20_N24
\U_CPU|gprs[2][0]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][0]~37_combout\ = (((!\rst~input_o\) # (!\U_CPU|cont\(1))) # (!\U_CPU|gprs[0][7]~36_combout\)) # (!\U_CPU|state.func~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.func~q\,
	datab => \U_CPU|gprs[0][7]~36_combout\,
	datac => \U_CPU|cont\(1),
	datad => \rst~input_o\,
	combout => \U_CPU|gprs[2][0]~37_combout\);

-- Location: LCCOMB_X34_Y20_N8
\U_CPU|gprs[2][0]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][0]~42_combout\ = (\U_CPU|inst\(7) & ((\U_CPU|inst\(2)) # ((!\U_CPU|inst\(3))))) # (!\U_CPU|inst\(7) & (!\U_CPU|gprs[2][0]~40_combout\ & ((\U_CPU|inst\(2)) # (!\U_CPU|inst\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101011001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(7),
	datab => \U_CPU|inst\(2),
	datac => \U_CPU|inst\(3),
	datad => \U_CPU|gprs[2][0]~40_combout\,
	combout => \U_CPU|gprs[2][0]~42_combout\);

-- Location: LCCOMB_X34_Y20_N2
\U_CPU|gprs[2][0]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][0]~43_combout\ = ((!\U_CPU|gprs[2][0]~41_combout\ & (!\U_CPU|gprs[2][0]~42_combout\ & \U_CPU|Selector4~5_combout\))) # (!\U_CPU|gprs[2][0]~37_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011011100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][0]~41_combout\,
	datab => \U_CPU|gprs[2][0]~37_combout\,
	datac => \U_CPU|gprs[2][0]~42_combout\,
	datad => \U_CPU|Selector4~5_combout\,
	combout => \U_CPU|gprs[2][0]~43_combout\);

-- Location: FF_X34_Y23_N31
\U_CPU|gprs[2][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[2][5]~9_combout\,
	asdata => \BUS_M|data_o[5]~44_combout\,
	sload => \U_CPU|gprs[2][0]~35_combout\,
	ena => \U_CPU|gprs[2][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[2][5]~q\);

-- Location: LCCOMB_X35_Y20_N6
\U_CPU|Selector53~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector53~1_combout\ = (\U_CPU|Selector53~0_combout\ & (((\U_CPU|gprs[3][5]~q\)) # (!\U_CPU|gprs[0][7]~22_combout\))) # (!\U_CPU|Selector53~0_combout\ & (\U_CPU|gprs[0][7]~22_combout\ & (\U_CPU|gprs[2][5]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector53~0_combout\,
	datab => \U_CPU|gprs[0][7]~22_combout\,
	datac => \U_CPU|gprs[2][5]~q\,
	datad => \U_CPU|gprs[3][5]~q\,
	combout => \U_CPU|Selector53~1_combout\);

-- Location: LCCOMB_X35_Y20_N4
\U_CPU|Selector53~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector53~2_combout\ = (\U_CPU|gprs[0][7]~20_combout\ & ((\U_CPU|Selector53~1_combout\) # ((\U_CPU|gprs[0][7]~21_combout\)))) # (!\U_CPU|gprs[0][7]~20_combout\ & (((!\U_CPU|gprs[0][7]~21_combout\ & \U_CPU|Mux68~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector53~1_combout\,
	datab => \U_CPU|gprs[0][7]~20_combout\,
	datac => \U_CPU|gprs[0][7]~21_combout\,
	datad => \U_CPU|Mux68~1_combout\,
	combout => \U_CPU|Selector53~2_combout\);

-- Location: LCCOMB_X31_Y21_N10
\U_CPU|Selector53~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector53~3_combout\ = (\U_CPU|Selector53~2_combout\ & (((\U_CPU|retr\(5))) # (!\U_CPU|gprs[0][7]~21_combout\))) # (!\U_CPU|Selector53~2_combout\ & (\U_CPU|gprs[0][7]~21_combout\ & ((\U_CPU|inst_next\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector53~2_combout\,
	datab => \U_CPU|gprs[0][7]~21_combout\,
	datac => \U_CPU|retr\(5),
	datad => \U_CPU|inst_next\(5),
	combout => \U_CPU|Selector53~3_combout\);

-- Location: LCCOMB_X32_Y23_N14
\U_CPU|gprs[1][5]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[1][5]~8_combout\ = (\U_CPU|gprs~24_combout\ & (\U_CPU|U_ALU|acu\(5))) # (!\U_CPU|gprs~24_combout\ & ((\U_CPU|Selector53~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu\(5),
	datab => \U_CPU|gprs~24_combout\,
	datad => \U_CPU|Selector53~3_combout\,
	combout => \U_CPU|gprs[1][5]~8_combout\);

-- Location: LCCOMB_X29_Y17_N28
\U_CPU|gprs[1][6]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[1][6]~31_combout\ = (((!\U_CPU|cont\(1)) # (!\U_CPU|state.func~q\)) # (!\U_CPU|cont\(3))) # (!\rst~input_o\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U_CPU|cont\(3),
	datac => \U_CPU|state.func~q\,
	datad => \U_CPU|cont\(1),
	combout => \U_CPU|gprs[1][6]~31_combout\);

-- Location: LCCOMB_X31_Y20_N6
\U_CPU|gprs[1][6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[1][6]~26_combout\ = (((\U_CPU|inst\(3)) # (!\U_CPU|state.execute~q\)) # (!\rst~input_o\)) # (!\U_CPU|inst\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(2),
	datab => \rst~input_o\,
	datac => \U_CPU|inst\(3),
	datad => \U_CPU|state.execute~q\,
	combout => \U_CPU|gprs[1][6]~26_combout\);

-- Location: LCCOMB_X32_Y20_N6
\U_CPU|gprs[1][6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[1][6]~27_combout\ = (\U_CPU|inst_next\(3)) # ((\U_CPU|inst_next\(1) & ((\U_CPU|inst_next\(2)))) # (!\U_CPU|inst_next\(1) & (\U_CPU|inst_next\(0) & !\U_CPU|inst_next\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(1),
	datab => \U_CPU|inst_next\(0),
	datac => \U_CPU|inst_next\(3),
	datad => \U_CPU|inst_next\(2),
	combout => \U_CPU|gprs[1][6]~27_combout\);

-- Location: LCCOMB_X34_Y20_N12
\U_CPU|gprs[1][6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[1][6]~28_combout\ = (\U_CPU|gprs[0][7]~20_combout\ & ((\U_CPU|LessThan1~0_combout\ & (\U_CPU|state.func~q\)) # (!\U_CPU|LessThan1~0_combout\ & ((\U_CPU|gprs[1][6]~27_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|LessThan1~0_combout\,
	datab => \U_CPU|gprs[0][7]~20_combout\,
	datac => \U_CPU|state.func~q\,
	datad => \U_CPU|gprs[1][6]~27_combout\,
	combout => \U_CPU|gprs[1][6]~28_combout\);

-- Location: LCCOMB_X34_Y20_N22
\U_CPU|gprs[1][6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[1][6]~30_combout\ = (\U_CPU|gprs[1][6]~26_combout\) # ((!\U_CPU|inst\(7) & ((\U_CPU|gprs[1][6]~28_combout\) # (!\U_CPU|gprs[2][0]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110101011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][6]~26_combout\,
	datab => \U_CPU|gprs[2][0]~29_combout\,
	datac => \U_CPU|inst\(7),
	datad => \U_CPU|gprs[1][6]~28_combout\,
	combout => \U_CPU|gprs[1][6]~30_combout\);

-- Location: LCCOMB_X29_Y17_N22
\U_CPU|gprs[1][6]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[1][6]~32_combout\ = ((!\U_CPU|cont~8_combout\ & (!\U_CPU|gprs[1][6]~31_combout\ & !\U_CPU|cont\(0)))) # (!\U_CPU|gprs[1][6]~30_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont~8_combout\,
	datab => \U_CPU|gprs[1][6]~31_combout\,
	datac => \U_CPU|cont\(0),
	datad => \U_CPU|gprs[1][6]~30_combout\,
	combout => \U_CPU|gprs[1][6]~32_combout\);

-- Location: FF_X32_Y23_N15
\U_CPU|gprs[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[1][5]~8_combout\,
	asdata => \BUS_M|data_o[5]~44_combout\,
	sload => \U_CPU|gprs[1][6]~25_combout\,
	ena => \U_CPU|gprs[1][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[1][5]~q\);

-- Location: LCCOMB_X35_Y20_N0
\U_CPU|Mux116~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux116~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(0) & (((\FLASH|altsyncram_component|auto_generated|q_a\(1))))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(0) & ((\FLASH|altsyncram_component|auto_generated|q_a\(1) & 
-- ((\U_CPU|gprs[2][5]~q\))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(1) & (\U_CPU|gprs[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][5]~q\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(0),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(1),
	datad => \U_CPU|gprs[2][5]~q\,
	combout => \U_CPU|Mux116~0_combout\);

-- Location: LCCOMB_X35_Y20_N26
\U_CPU|Mux116~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux116~1_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(0) & ((\U_CPU|Mux116~0_combout\ & ((\U_CPU|gprs[3][5]~q\))) # (!\U_CPU|Mux116~0_combout\ & (\U_CPU|gprs[1][5]~q\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(0) & 
-- (((\U_CPU|Mux116~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][5]~q\,
	datab => \U_CPU|gprs[3][5]~q\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(0),
	datad => \U_CPU|Mux116~0_combout\,
	combout => \U_CPU|Mux116~1_combout\);

-- Location: LCCOMB_X35_Y20_N20
\U_CPU|Mux124~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux124~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(2) & (\FLASH|altsyncram_component|auto_generated|q_a\(3))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(2) & ((\FLASH|altsyncram_component|auto_generated|q_a\(3) & 
-- ((\U_CPU|gprs[2][5]~q\))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(3) & (\U_CPU|gprs[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(2),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(3),
	datac => \U_CPU|gprs[0][5]~q\,
	datad => \U_CPU|gprs[2][5]~q\,
	combout => \U_CPU|Mux124~0_combout\);

-- Location: LCCOMB_X35_Y20_N30
\U_CPU|Mux124~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux124~1_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(2) & ((\U_CPU|Mux124~0_combout\ & ((\U_CPU|gprs[3][5]~q\))) # (!\U_CPU|Mux124~0_combout\ & (\U_CPU|gprs[1][5]~q\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(2) & 
-- (((\U_CPU|Mux124~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][5]~q\,
	datab => \U_CPU|gprs[3][5]~q\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(2),
	datad => \U_CPU|Mux124~0_combout\,
	combout => \U_CPU|Mux124~1_combout\);

-- Location: LCCOMB_X21_Y20_N22
\U_CPU|U_ALU|result~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|result~12_combout\ = (\U_CPU|Mux116~1_combout\ & \U_CPU|Mux124~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Mux116~1_combout\,
	datac => \U_CPU|Mux124~1_combout\,
	combout => \U_CPU|U_ALU|result~12_combout\);

-- Location: LCCOMB_X21_Y20_N16
\U_CPU|U_ALU|result~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|result~13_combout\ = (\U_CPU|Mux116~1_combout\) # (\U_CPU|Mux124~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Mux116~1_combout\,
	datac => \U_CPU|Mux124~1_combout\,
	combout => \U_CPU|U_ALU|result~13_combout\);

-- Location: LCCOMB_X21_Y20_N18
\U_CPU|U_ALU|acu[5]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[5]~3_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(4) & ((\U_CPU|U_ALU|result~13_combout\))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(4) & (\U_CPU|U_ALU|result~12_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|result~12_combout\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datad => \U_CPU|U_ALU|result~13_combout\,
	combout => \U_CPU|U_ALU|acu[5]~3_combout\);

-- Location: LCCOMB_X30_Y21_N20
\U_CPU|Mux127~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux127~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(2) & (((\FLASH|altsyncram_component|auto_generated|q_a\(3))) # (!\U_CPU|gprs[1][2]~q\))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(2) & 
-- (((!\FLASH|altsyncram_component|auto_generated|q_a\(3) & !\U_CPU|gprs[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010011000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][2]~q\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(2),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(3),
	datad => \U_CPU|gprs[0][2]~q\,
	combout => \U_CPU|Mux127~0_combout\);

-- Location: LCCOMB_X30_Y21_N12
\U_CPU|Selector64~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector64~3_combout\ = (\U_CPU|Selector64~2_combout\ & ((\U_CPU|gprs[3][2]~q\) # ((!\U_CPU|gprs[2][0]~33_combout\)))) # (!\U_CPU|Selector64~2_combout\ & (((\U_CPU|gprs[2][0]~33_combout\ & \U_CPU|inst_next\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[3][2]~q\,
	datab => \U_CPU|Selector64~2_combout\,
	datac => \U_CPU|gprs[2][0]~33_combout\,
	datad => \U_CPU|inst_next\(2),
	combout => \U_CPU|Selector64~3_combout\);

-- Location: LCCOMB_X34_Y23_N0
\U_CPU|gprs[2][2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][2]~4_combout\ = (\U_CPU|gprs~34_combout\ & ((\U_CPU|U_ALU|acu\(2)))) # (!\U_CPU|gprs~34_combout\ & (\U_CPU|Selector64~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector64~3_combout\,
	datab => \U_CPU|U_ALU|acu\(2),
	datad => \U_CPU|gprs~34_combout\,
	combout => \U_CPU|gprs[2][2]~4_combout\);

-- Location: FF_X34_Y23_N1
\U_CPU|gprs[2][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[2][2]~4_combout\,
	asdata => \BUS_M|data_o[2]~30_combout\,
	sload => \U_CPU|gprs[2][0]~35_combout\,
	ena => \U_CPU|gprs[2][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[2][2]~q\);

-- Location: LCCOMB_X30_Y21_N22
\U_CPU|Mux127~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux127~1_combout\ = (\U_CPU|Mux127~0_combout\ & (((!\FLASH|altsyncram_component|auto_generated|q_a\(3))) # (!\U_CPU|gprs[3][2]~q\))) # (!\U_CPU|Mux127~0_combout\ & (((\FLASH|altsyncram_component|auto_generated|q_a\(3) & !\U_CPU|gprs[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100110001111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[3][2]~q\,
	datab => \U_CPU|Mux127~0_combout\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(3),
	datad => \U_CPU|gprs[2][2]~q\,
	combout => \U_CPU|Mux127~1_combout\);

-- Location: LCCOMB_X20_Y20_N28
\U_CPU|U_ALU|acu[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[4]~17_combout\ = (\U_CPU|Mux127~1_combout\ & (!\U_CPU|Mux122~1_combout\ & !\U_CPU|U_ALU|ShiftLeft0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux127~1_combout\,
	datab => \U_CPU|Mux122~1_combout\,
	datac => \U_CPU|U_ALU|ShiftLeft0~0_combout\,
	combout => \U_CPU|U_ALU|acu[4]~17_combout\);

-- Location: LCCOMB_X24_Y20_N10
\U_CPU|U_ALU|acu[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[4]~30_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(5) & (\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\FLASH|altsyncram_component|auto_generated|q_a\(4)) # (\U_CPU|U_ALU|acu[4]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datad => \U_CPU|U_ALU|acu[4]~17_combout\,
	combout => \U_CPU|U_ALU|acu[4]~30_combout\);

-- Location: LCCOMB_X31_Y20_N12
\U_CPU|gprs[0][3]~69\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][3]~69_combout\ = (\U_CPU|inst\(6) & ((\U_CPU|inst\(3)) # ((\U_CPU|inst\(2)) # (!\U_CPU|inst\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(6),
	datab => \U_CPU|inst\(3),
	datac => \U_CPU|inst\(2),
	datad => \U_CPU|inst\(7),
	combout => \U_CPU|gprs[0][3]~69_combout\);

-- Location: LCCOMB_X34_Y22_N6
\U_CPU|gprs[0][3]~68\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][3]~68_combout\ = (\U_CPU|gprs~44_combout\) # ((!\U_CPU|inst\(0) & (\U_CPU|inst\(6) & !\U_CPU|inst\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(0),
	datab => \U_CPU|inst\(6),
	datac => \U_CPU|inst\(1),
	datad => \U_CPU|gprs~44_combout\,
	combout => \U_CPU|gprs[0][3]~68_combout\);

-- Location: LCCOMB_X32_Y20_N12
\U_CPU|gprs[2][1]~63\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][1]~63_combout\ = (\U_CPU|inst_next\(1)) # ((!\U_CPU|inst_next\(2) & \U_CPU|inst_next\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(2),
	datac => \U_CPU|inst_next\(1),
	datad => \U_CPU|inst_next\(0),
	combout => \U_CPU|gprs[2][1]~63_combout\);

-- Location: LCCOMB_X32_Y20_N18
\U_CPU|gprs[2][1]~62\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][1]~62_combout\ = (\U_CPU|inst_next\(1)) # ((\U_CPU|inst_next\(2) & \U_CPU|inst_next\(0)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(2),
	datac => \U_CPU|inst_next\(1),
	datad => \U_CPU|inst_next\(0),
	combout => \U_CPU|gprs[2][1]~62_combout\);

-- Location: LCCOMB_X31_Y24_N4
\U_CPU|Selector65~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector65~0_combout\ = (\U_CPU|gprs[2][1]~63_combout\ & ((\U_CPU|gprs[3][1]~q\) # ((!\U_CPU|gprs[2][1]~62_combout\)))) # (!\U_CPU|gprs[2][1]~63_combout\ & (((\U_CPU|retr\(1) & \U_CPU|gprs[2][1]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[3][1]~q\,
	datab => \U_CPU|gprs[2][1]~63_combout\,
	datac => \U_CPU|retr\(1),
	datad => \U_CPU|gprs[2][1]~62_combout\,
	combout => \U_CPU|Selector65~0_combout\);

-- Location: LCCOMB_X34_Y23_N8
\U_CPU|gprs[2][1]~61\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][1]~61_combout\ = (\U_CPU|inst_next\(1)) # (\U_CPU|inst_next\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(1),
	datad => \U_CPU|inst_next\(2),
	combout => \U_CPU|gprs[2][1]~61_combout\);

-- Location: LCCOMB_X31_Y24_N30
\U_CPU|Selector65~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector65~1_combout\ = (\U_CPU|Selector65~0_combout\ & ((\U_CPU|gprs[1][1]~q\) # ((\U_CPU|gprs[2][1]~61_combout\)))) # (!\U_CPU|Selector65~0_combout\ & (((\U_CPU|gprs[0][1]~q\ & !\U_CPU|gprs[2][1]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][1]~q\,
	datab => \U_CPU|Selector65~0_combout\,
	datac => \U_CPU|gprs[0][1]~q\,
	datad => \U_CPU|gprs[2][1]~61_combout\,
	combout => \U_CPU|Selector65~1_combout\);

-- Location: LCCOMB_X31_Y20_N16
\U_CPU|gprs[2][1]~64\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][1]~64_combout\ = (\U_CPU|inst\(6) & (((\U_CPU|inst\(2)) # (!\U_CPU|inst\(7))) # (!\U_CPU|inst\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(6),
	datab => \U_CPU|inst\(3),
	datac => \U_CPU|inst\(2),
	datad => \U_CPU|inst\(7),
	combout => \U_CPU|gprs[2][1]~64_combout\);

-- Location: LCCOMB_X32_Y24_N26
\U_CPU|Selector65~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector65~2_combout\ = (\U_CPU|gprs[2][1]~64_combout\ & (((\U_CPU|Selector65~1_combout\) # (\U_CPU|gprs[2][1]~60_combout\)))) # (!\U_CPU|gprs[2][1]~64_combout\ & (\U_CPU|Mux72~1_combout\ & ((!\U_CPU|gprs[2][1]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux72~1_combout\,
	datab => \U_CPU|Selector65~1_combout\,
	datac => \U_CPU|gprs[2][1]~64_combout\,
	datad => \U_CPU|gprs[2][1]~60_combout\,
	combout => \U_CPU|Selector65~2_combout\);

-- Location: LCCOMB_X34_Y23_N22
\U_CPU|Selector65~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector65~3_combout\ = (\U_CPU|gprs[2][1]~60_combout\ & ((\U_CPU|Selector65~2_combout\ & ((\U_CPU|inst_next\(1)))) # (!\U_CPU|Selector65~2_combout\ & (\U_CPU|U_ALU|acu\(1))))) # (!\U_CPU|gprs[2][1]~60_combout\ & (((\U_CPU|Selector65~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][1]~60_combout\,
	datab => \U_CPU|U_ALU|acu\(1),
	datac => \U_CPU|Selector65~2_combout\,
	datad => \U_CPU|inst_next\(1),
	combout => \U_CPU|Selector65~3_combout\);

-- Location: LCCOMB_X34_Y23_N14
\U_CPU|Selector65~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector65~4_combout\ = (\U_CPU|gprs[2][0]~35_combout\ & ((\BUS_M|data_o[1]~25_combout\))) # (!\U_CPU|gprs[2][0]~35_combout\ & (\U_CPU|Selector65~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][0]~35_combout\,
	datac => \U_CPU|Selector65~3_combout\,
	datad => \BUS_M|data_o[1]~25_combout\,
	combout => \U_CPU|Selector65~4_combout\);

-- Location: FF_X34_Y23_N15
\U_CPU|gprs[2][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector65~4_combout\,
	ena => \U_CPU|gprs[2][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[2][1]~q\);

-- Location: LCCOMB_X32_Y20_N22
\U_CPU|gprs[0][3]~66\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][3]~66_combout\ = (\U_CPU|inst_next\(2) & ((\U_CPU|inst_next\(0)))) # (!\U_CPU|inst_next\(2) & (!\U_CPU|inst_next\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(2),
	datac => \U_CPU|inst_next\(1),
	datad => \U_CPU|inst_next\(0),
	combout => \U_CPU|gprs[0][3]~66_combout\);

-- Location: LCCOMB_X31_Y24_N0
\U_CPU|Selector49~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector49~0_combout\ = (\U_CPU|gprs[0][7]~23_combout\ & (\U_CPU|retr\(1) & (\U_CPU|gprs[0][3]~66_combout\))) # (!\U_CPU|gprs[0][7]~23_combout\ & (((\U_CPU|gprs[1][1]~q\) # (!\U_CPU|gprs[0][3]~66_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010110000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][7]~23_combout\,
	datab => \U_CPU|retr\(1),
	datac => \U_CPU|gprs[0][3]~66_combout\,
	datad => \U_CPU|gprs[1][1]~q\,
	combout => \U_CPU|Selector49~0_combout\);

-- Location: LCCOMB_X31_Y24_N18
\U_CPU|Selector49~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector49~1_combout\ = (\U_CPU|Selector49~0_combout\ & ((\U_CPU|gprs[2][1]~q\) # ((!\U_CPU|gprs[0][7]~22_combout\)))) # (!\U_CPU|Selector49~0_combout\ & (((\U_CPU|gprs[3][1]~q\ & \U_CPU|gprs[0][7]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][1]~q\,
	datab => \U_CPU|Selector49~0_combout\,
	datac => \U_CPU|gprs[3][1]~q\,
	datad => \U_CPU|gprs[0][7]~22_combout\,
	combout => \U_CPU|Selector49~1_combout\);

-- Location: LCCOMB_X32_Y24_N20
\U_CPU|Selector49~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector49~2_combout\ = (\U_CPU|gprs[0][3]~69_combout\ & (((\U_CPU|gprs[0][3]~68_combout\) # (\U_CPU|Selector49~1_combout\)))) # (!\U_CPU|gprs[0][3]~69_combout\ & (\U_CPU|Mux72~1_combout\ & (!\U_CPU|gprs[0][3]~68_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux72~1_combout\,
	datab => \U_CPU|gprs[0][3]~69_combout\,
	datac => \U_CPU|gprs[0][3]~68_combout\,
	datad => \U_CPU|Selector49~1_combout\,
	combout => \U_CPU|Selector49~2_combout\);

-- Location: LCCOMB_X34_Y22_N26
\U_CPU|Selector49~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector49~3_combout\ = (\U_CPU|Selector49~2_combout\ & (((\U_CPU|inst_next\(1)) # (!\U_CPU|gprs[0][3]~68_combout\)))) # (!\U_CPU|Selector49~2_combout\ & (\U_CPU|U_ALU|acu\(1) & ((\U_CPU|gprs[0][3]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector49~2_combout\,
	datab => \U_CPU|U_ALU|acu\(1),
	datac => \U_CPU|inst_next\(1),
	datad => \U_CPU|gprs[0][3]~68_combout\,
	combout => \U_CPU|Selector49~3_combout\);

-- Location: LCCOMB_X34_Y22_N18
\U_CPU|gprs[0][7]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][7]~45_combout\ = ((!\U_CPU|gprs~44_combout\ & (\U_CPU|LessThan1~0_combout\ & \U_CPU|gprs[0][7]~20_combout\))) # (!\U_CPU|state.execute~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs~44_combout\,
	datab => \U_CPU|LessThan1~0_combout\,
	datac => \U_CPU|state.execute~q\,
	datad => \U_CPU|gprs[0][7]~20_combout\,
	combout => \U_CPU|gprs[0][7]~45_combout\);

-- Location: LCCOMB_X34_Y22_N30
\U_CPU|Selector49~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector49~4_combout\ = (\U_CPU|gprs[0][7]~45_combout\ & ((\BUS_M|data_o[1]~25_combout\))) # (!\U_CPU|gprs[0][7]~45_combout\ & (\U_CPU|Selector49~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector49~3_combout\,
	datac => \BUS_M|data_o[1]~25_combout\,
	datad => \U_CPU|gprs[0][7]~45_combout\,
	combout => \U_CPU|Selector49~4_combout\);

-- Location: LCCOMB_X32_Y20_N2
\U_CPU|gprs[0][7]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][7]~47_combout\ = (\U_CPU|inst_next\(3)) # ((\U_CPU|inst_next\(1) & ((\U_CPU|inst_next\(2)))) # (!\U_CPU|inst_next\(1) & (!\U_CPU|inst_next\(0) & !\U_CPU|inst_next\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(1),
	datab => \U_CPU|inst_next\(0),
	datac => \U_CPU|inst_next\(3),
	datad => \U_CPU|inst_next\(2),
	combout => \U_CPU|gprs[0][7]~47_combout\);

-- Location: LCCOMB_X34_Y20_N4
\U_CPU|gprs[0][7]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][7]~48_combout\ = (\U_CPU|gprs[0][7]~20_combout\ & ((\U_CPU|LessThan1~0_combout\ & ((\U_CPU|state.func~q\))) # (!\U_CPU|LessThan1~0_combout\ & (\U_CPU|gprs[0][7]~47_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|LessThan1~0_combout\,
	datab => \U_CPU|gprs[0][7]~47_combout\,
	datac => \U_CPU|state.func~q\,
	datad => \U_CPU|gprs[0][7]~20_combout\,
	combout => \U_CPU|gprs[0][7]~48_combout\);

-- Location: LCCOMB_X31_Y20_N2
\U_CPU|gprs[0][7]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][7]~46_combout\ = (\U_CPU|inst\(2)) # (((\U_CPU|inst\(3)) # (!\U_CPU|state.execute~q\)) # (!\rst~input_o\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(2),
	datab => \rst~input_o\,
	datac => \U_CPU|inst\(3),
	datad => \U_CPU|state.execute~q\,
	combout => \U_CPU|gprs[0][7]~46_combout\);

-- Location: LCCOMB_X31_Y20_N20
\U_CPU|gprs[0][7]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][7]~49_combout\ = (\U_CPU|gprs[0][7]~46_combout\) # ((!\U_CPU|inst\(7) & ((\U_CPU|gprs[0][7]~48_combout\) # (!\U_CPU|gprs[2][0]~29_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][7]~48_combout\,
	datab => \U_CPU|gprs[2][0]~29_combout\,
	datac => \U_CPU|gprs[0][7]~46_combout\,
	datad => \U_CPU|inst\(7),
	combout => \U_CPU|gprs[0][7]~49_combout\);

-- Location: LCCOMB_X30_Y20_N22
\U_CPU|gprs[0][7]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][7]~50_combout\ = ((!\U_CPU|cont\(1) & (\U_CPU|gprs[0][7]~36_combout\ & \U_CPU|nest[3]~10_combout\))) # (!\U_CPU|gprs[0][7]~49_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(1),
	datab => \U_CPU|gprs[0][7]~36_combout\,
	datac => \U_CPU|gprs[0][7]~49_combout\,
	datad => \U_CPU|nest[3]~10_combout\,
	combout => \U_CPU|gprs[0][7]~50_combout\);

-- Location: FF_X34_Y22_N31
\U_CPU|gprs[0][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector49~4_combout\,
	ena => \U_CPU|gprs[0][7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[0][1]~q\);

-- Location: LCCOMB_X31_Y24_N12
\U_CPU|Mux128~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux128~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(3) & (((\FLASH|altsyncram_component|auto_generated|q_a\(2)) # (\U_CPU|gprs[2][1]~q\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(3) & (\U_CPU|gprs[0][1]~q\ & 
-- (!\FLASH|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(3),
	datab => \U_CPU|gprs[0][1]~q\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(2),
	datad => \U_CPU|gprs[2][1]~q\,
	combout => \U_CPU|Mux128~0_combout\);

-- Location: LCCOMB_X31_Y24_N22
\U_CPU|Mux128~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux128~1_combout\ = (\U_CPU|Mux128~0_combout\ & (((\U_CPU|gprs[3][1]~q\) # (!\FLASH|altsyncram_component|auto_generated|q_a\(2))))) # (!\U_CPU|Mux128~0_combout\ & (\U_CPU|gprs[1][1]~q\ & (\FLASH|altsyncram_component|auto_generated|q_a\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][1]~q\,
	datab => \U_CPU|Mux128~0_combout\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(2),
	datad => \U_CPU|gprs[3][1]~q\,
	combout => \U_CPU|Mux128~1_combout\);

-- Location: LCCOMB_X32_Y21_N0
\U_CPU|Selector58~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector58~0_combout\ = (\U_CPU|gprs[0][7]~23_combout\ & ((\U_CPU|U_ALU|Equal0~2_combout\) # ((\U_CPU|gprs[0][7]~22_combout\)))) # (!\U_CPU|gprs[0][7]~23_combout\ & (((\U_CPU|gprs[0][0]~q\ & !\U_CPU|gprs[0][7]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Equal0~2_combout\,
	datab => \U_CPU|gprs[0][7]~23_combout\,
	datac => \U_CPU|gprs[0][0]~q\,
	datad => \U_CPU|gprs[0][7]~22_combout\,
	combout => \U_CPU|Selector58~0_combout\);

-- Location: LCCOMB_X32_Y21_N4
\U_CPU|Selector74~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector74~0_combout\ = (\U_CPU|gprs[2][0]~33_combout\ & ((\U_CPU|Selector66~2_combout\ & ((\U_CPU|gprs[2][0]~q\))) # (!\U_CPU|Selector66~2_combout\ & (\U_CPU|inst_next\(0))))) # (!\U_CPU|gprs[2][0]~33_combout\ & (((\U_CPU|Selector66~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][0]~33_combout\,
	datab => \U_CPU|inst_next\(0),
	datac => \U_CPU|gprs[2][0]~q\,
	datad => \U_CPU|Selector66~2_combout\,
	combout => \U_CPU|Selector74~0_combout\);

-- Location: LCCOMB_X32_Y21_N24
\U_CPU|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux7~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(1) & (((\FLASH|altsyncram_component|auto_generated|q_a\(0))))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(1) & ((\FLASH|altsyncram_component|auto_generated|q_a\(0) & 
-- ((\U_CPU|gprs[1][0]~q\))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(0) & (\U_CPU|gprs[0][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][0]~q\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(1),
	datac => \U_CPU|gprs[1][0]~q\,
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(0),
	combout => \U_CPU|Mux7~0_combout\);

-- Location: LCCOMB_X32_Y21_N26
\U_CPU|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux7~1_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(1) & ((\U_CPU|Mux7~0_combout\ & ((\U_CPU|gprs[3][0]~q\))) # (!\U_CPU|Mux7~0_combout\ & (\U_CPU|gprs[2][0]~q\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(1) & 
-- (\U_CPU|Mux7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(1),
	datab => \U_CPU|Mux7~0_combout\,
	datac => \U_CPU|gprs[2][0]~q\,
	datad => \U_CPU|gprs[3][0]~q\,
	combout => \U_CPU|Mux7~1_combout\);

-- Location: LCCOMB_X25_Y20_N24
\U_CPU|U_ALU|acu[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[0]~16_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(6)) # (!\FLASH|altsyncram_component|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	combout => \U_CPU|U_ALU|acu[0]~16_combout\);

-- Location: LCCOMB_X20_Y20_N18
\U_CPU|U_ALU|acu[0]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[0]~14_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(5) & ((\FLASH|altsyncram_component|auto_generated|q_a\(4)) # ((!\U_CPU|U_ALU|ShiftLeft0~0_combout\ & !\U_CPU|Mux122~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datac => \U_CPU|U_ALU|ShiftLeft0~0_combout\,
	datad => \U_CPU|Mux122~1_combout\,
	combout => \U_CPU|U_ALU|acu[0]~14_combout\);

-- Location: LCCOMB_X20_Y23_N12
\U_CPU|U_ALU|ShiftLeft0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftLeft0~1_combout\ = (!\U_CPU|Mux128~1_combout\ & (!\U_CPU|Mux129~1_combout\ & \U_CPU|Mux7~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Mux128~1_combout\,
	datac => \U_CPU|Mux129~1_combout\,
	datad => \U_CPU|Mux7~1_combout\,
	combout => \U_CPU|U_ALU|ShiftLeft0~1_combout\);

-- Location: LCCOMB_X20_Y23_N22
\U_CPU|U_ALU|Mux8~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux8~2_combout\ = (\U_CPU|U_ALU|ShiftLeft0~1_combout\ & (!\U_CPU|Mux122~1_combout\ & (\U_CPU|Mux127~1_combout\ & !\U_CPU|U_ALU|ShiftLeft0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|ShiftLeft0~1_combout\,
	datab => \U_CPU|Mux122~1_combout\,
	datac => \U_CPU|Mux127~1_combout\,
	datad => \U_CPU|U_ALU|ShiftLeft0~0_combout\,
	combout => \U_CPU|U_ALU|Mux8~2_combout\);

-- Location: LCCOMB_X20_Y23_N2
\U_CPU|U_ALU|result~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|result~0_combout\ = \U_CPU|Mux129~1_combout\ $ (\U_CPU|Mux7~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_CPU|Mux129~1_combout\,
	datad => \U_CPU|Mux7~1_combout\,
	combout => \U_CPU|U_ALU|result~0_combout\);

-- Location: LCCOMB_X20_Y23_N0
\U_CPU|U_ALU|Mux8~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux8~3_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(5) & (\FLASH|altsyncram_component|auto_generated|q_a\(4))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(5) & ((\FLASH|altsyncram_component|auto_generated|q_a\(4) & 
-- (\U_CPU|U_ALU|Mux8~2_combout\)) # (!\FLASH|altsyncram_component|auto_generated|q_a\(4) & ((\U_CPU|U_ALU|result~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datac => \U_CPU|U_ALU|Mux8~2_combout\,
	datad => \U_CPU|U_ALU|result~0_combout\,
	combout => \U_CPU|U_ALU|Mux8~3_combout\);

-- Location: LCCOMB_X20_Y21_N4
\U_CPU|U_ALU|ShiftRight0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftRight0~2_combout\ = (\U_CPU|Mux129~1_combout\ & ((\U_CPU|Mux116~1_combout\))) # (!\U_CPU|Mux129~1_combout\ & (\U_CPU|Mux3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux3~1_combout\,
	datac => \U_CPU|Mux116~1_combout\,
	datad => \U_CPU|Mux129~1_combout\,
	combout => \U_CPU|U_ALU|ShiftRight0~2_combout\);

-- Location: LCCOMB_X29_Y19_N26
\U_CPU|Add6~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add6~10_combout\ = (\U_CPU|pc\(6) & (!\U_CPU|Add6~9\)) # (!\U_CPU|pc\(6) & ((\U_CPU|Add6~9\) # (GND)))
-- \U_CPU|Add6~11\ = CARRY((!\U_CPU|Add6~9\) # (!\U_CPU|pc\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc\(6),
	datad => VCC,
	cin => \U_CPU|Add6~9\,
	combout => \U_CPU|Add6~10_combout\,
	cout => \U_CPU|Add6~11\);

-- Location: LCCOMB_X31_Y19_N2
\U_CPU|Selector27~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector27~0_combout\ = (\U_CPU|Selector33~0_combout\ & (\U_CPU|Add6~10_combout\)) # (!\U_CPU|Selector33~0_combout\ & ((\U_CPU|Add7~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Add6~10_combout\,
	datac => \U_CPU|Add7~12_combout\,
	datad => \U_CPU|Selector33~0_combout\,
	combout => \U_CPU|Selector27~0_combout\);

-- Location: FF_X31_Y19_N3
\U_CPU|retr[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector27~0_combout\,
	ena => \U_CPU|retr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|retr\(6));

-- Location: LCCOMB_X35_Y23_N16
\U_CPU|Selector44~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector44~0_combout\ = (\U_CPU|gprs[0][7]~23_combout\ & (((\U_CPU|gprs[0][7]~22_combout\)))) # (!\U_CPU|gprs[0][7]~23_combout\ & ((\U_CPU|gprs[0][7]~22_combout\ & (\U_CPU|gprs[2][6]~q\)) # (!\U_CPU|gprs[0][7]~22_combout\ & 
-- ((\U_CPU|gprs[1][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][6]~q\,
	datab => \U_CPU|gprs[0][7]~23_combout\,
	datac => \U_CPU|gprs[0][7]~22_combout\,
	datad => \U_CPU|gprs[1][6]~q\,
	combout => \U_CPU|Selector44~0_combout\);

-- Location: LCCOMB_X35_Y23_N10
\U_CPU|Selector44~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector44~1_combout\ = (\U_CPU|gprs[0][7]~23_combout\ & ((\U_CPU|Selector44~0_combout\ & (\U_CPU|gprs[3][6]~q\)) # (!\U_CPU|Selector44~0_combout\ & ((\U_CPU|stat\(6)))))) # (!\U_CPU|gprs[0][7]~23_combout\ & (((\U_CPU|Selector44~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[3][6]~q\,
	datab => \U_CPU|gprs[0][7]~23_combout\,
	datac => \U_CPU|stat\(6),
	datad => \U_CPU|Selector44~0_combout\,
	combout => \U_CPU|Selector44~1_combout\);

-- Location: LCCOMB_X35_Y23_N28
\U_CPU|Selector44~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector44~2_combout\ = (\U_CPU|gprs[0][7]~20_combout\ & (((\U_CPU|gprs[0][7]~21_combout\) # (\U_CPU|Selector44~1_combout\)))) # (!\U_CPU|gprs[0][7]~20_combout\ & (\U_CPU|Mux67~1_combout\ & (!\U_CPU|gprs[0][7]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][7]~20_combout\,
	datab => \U_CPU|Mux67~1_combout\,
	datac => \U_CPU|gprs[0][7]~21_combout\,
	datad => \U_CPU|Selector44~1_combout\,
	combout => \U_CPU|Selector44~2_combout\);

-- Location: LCCOMB_X31_Y19_N20
\U_CPU|Selector44~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector44~3_combout\ = (\U_CPU|gprs[0][7]~21_combout\ & ((\U_CPU|Selector44~2_combout\ & (\U_CPU|retr\(6))) # (!\U_CPU|Selector44~2_combout\ & ((\U_CPU|inst_next\(6)))))) # (!\U_CPU|gprs[0][7]~21_combout\ & (((\U_CPU|Selector44~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][7]~21_combout\,
	datab => \U_CPU|retr\(6),
	datac => \U_CPU|inst_next\(6),
	datad => \U_CPU|Selector44~2_combout\,
	combout => \U_CPU|Selector44~3_combout\);

-- Location: LCCOMB_X34_Y22_N20
\U_CPU|gprs[0][6]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][6]~14_combout\ = (\U_CPU|gprs~44_combout\ & (\U_CPU|U_ALU|acu\(6))) # (!\U_CPU|gprs~44_combout\ & ((\U_CPU|Selector44~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs~44_combout\,
	datab => \U_CPU|U_ALU|acu\(6),
	datad => \U_CPU|Selector44~3_combout\,
	combout => \U_CPU|gprs[0][6]~14_combout\);

-- Location: FF_X34_Y22_N21
\U_CPU|gprs[0][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[0][6]~14_combout\,
	asdata => \BUS_M|data_o[6]~48_combout\,
	sload => \U_CPU|gprs[0][7]~45_combout\,
	ena => \U_CPU|gprs[0][7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[0][6]~q\);

-- Location: LCCOMB_X35_Y23_N20
\U_CPU|Selector52~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector52~0_combout\ = (\U_CPU|gprs[0][7]~22_combout\ & (\U_CPU|gprs[0][7]~23_combout\)) # (!\U_CPU|gprs[0][7]~22_combout\ & ((\U_CPU|gprs[0][7]~23_combout\ & (\U_CPU|stat\(6))) # (!\U_CPU|gprs[0][7]~23_combout\ & ((\U_CPU|gprs[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][7]~22_combout\,
	datab => \U_CPU|gprs[0][7]~23_combout\,
	datac => \U_CPU|stat\(6),
	datad => \U_CPU|gprs[0][6]~q\,
	combout => \U_CPU|Selector52~0_combout\);

-- Location: LCCOMB_X35_Y23_N22
\U_CPU|Selector52~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector52~1_combout\ = (\U_CPU|gprs[0][7]~22_combout\ & ((\U_CPU|Selector52~0_combout\ & (\U_CPU|gprs[3][6]~q\)) # (!\U_CPU|Selector52~0_combout\ & ((\U_CPU|gprs[2][6]~q\))))) # (!\U_CPU|gprs[0][7]~22_combout\ & (\U_CPU|Selector52~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][7]~22_combout\,
	datab => \U_CPU|Selector52~0_combout\,
	datac => \U_CPU|gprs[3][6]~q\,
	datad => \U_CPU|gprs[2][6]~q\,
	combout => \U_CPU|Selector52~1_combout\);

-- Location: LCCOMB_X31_Y19_N8
\U_CPU|Selector52~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector52~2_combout\ = (\U_CPU|gprs[0][7]~21_combout\ & (\U_CPU|gprs[0][7]~20_combout\)) # (!\U_CPU|gprs[0][7]~21_combout\ & ((\U_CPU|gprs[0][7]~20_combout\ & ((\U_CPU|Selector52~1_combout\))) # (!\U_CPU|gprs[0][7]~20_combout\ & 
-- (\U_CPU|Mux67~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][7]~21_combout\,
	datab => \U_CPU|gprs[0][7]~20_combout\,
	datac => \U_CPU|Mux67~1_combout\,
	datad => \U_CPU|Selector52~1_combout\,
	combout => \U_CPU|Selector52~2_combout\);

-- Location: LCCOMB_X31_Y19_N10
\U_CPU|Selector52~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector52~3_combout\ = (\U_CPU|gprs[0][7]~21_combout\ & ((\U_CPU|Selector52~2_combout\ & ((\U_CPU|retr\(6)))) # (!\U_CPU|Selector52~2_combout\ & (\U_CPU|inst_next\(6))))) # (!\U_CPU|gprs[0][7]~21_combout\ & (\U_CPU|Selector52~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][7]~21_combout\,
	datab => \U_CPU|Selector52~2_combout\,
	datac => \U_CPU|inst_next\(6),
	datad => \U_CPU|retr\(6),
	combout => \U_CPU|Selector52~3_combout\);

-- Location: LCCOMB_X32_Y23_N20
\U_CPU|gprs[1][6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[1][6]~13_combout\ = (\U_CPU|gprs~24_combout\ & ((\U_CPU|U_ALU|acu\(6)))) # (!\U_CPU|gprs~24_combout\ & (\U_CPU|Selector52~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector52~3_combout\,
	datab => \U_CPU|U_ALU|acu\(6),
	datad => \U_CPU|gprs~24_combout\,
	combout => \U_CPU|gprs[1][6]~13_combout\);

-- Location: FF_X32_Y23_N21
\U_CPU|gprs[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[1][6]~13_combout\,
	asdata => \BUS_M|data_o[6]~48_combout\,
	sload => \U_CPU|gprs[1][6]~25_combout\,
	ena => \U_CPU|gprs[1][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[1][6]~q\);

-- Location: LCCOMB_X35_Y23_N4
\U_CPU|Mux67~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux67~0_combout\ = (\U_CPU|inst\(1) & (((\U_CPU|inst\(0))))) # (!\U_CPU|inst\(1) & ((\U_CPU|inst\(0) & (\U_CPU|gprs[1][6]~q\)) # (!\U_CPU|inst\(0) & ((\U_CPU|gprs[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(1),
	datab => \U_CPU|gprs[1][6]~q\,
	datac => \U_CPU|inst\(0),
	datad => \U_CPU|gprs[0][6]~q\,
	combout => \U_CPU|Mux67~0_combout\);

-- Location: LCCOMB_X35_Y23_N14
\U_CPU|Mux67~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux67~1_combout\ = (\U_CPU|Mux67~0_combout\ & (((\U_CPU|gprs[3][6]~q\) # (!\U_CPU|inst\(1))))) # (!\U_CPU|Mux67~0_combout\ & (\U_CPU|gprs[2][6]~q\ & ((\U_CPU|inst\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][6]~q\,
	datab => \U_CPU|Mux67~0_combout\,
	datac => \U_CPU|gprs[3][6]~q\,
	datad => \U_CPU|inst\(1),
	combout => \U_CPU|Mux67~1_combout\);

-- Location: LCCOMB_X32_Y20_N10
\U_CPU|Selector60~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector60~0_combout\ = (\U_CPU|inst_next\(0) & (((\U_CPU|inst_next\(2))))) # (!\U_CPU|inst_next\(0) & ((\U_CPU|inst_next\(2) & ((\U_CPU|stat\(6)))) # (!\U_CPU|inst_next\(2) & (\U_CPU|gprs[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][6]~q\,
	datab => \U_CPU|inst_next\(0),
	datac => \U_CPU|stat\(6),
	datad => \U_CPU|inst_next\(2),
	combout => \U_CPU|Selector60~0_combout\);

-- Location: LCCOMB_X32_Y20_N28
\U_CPU|Selector60~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector60~1_combout\ = (\U_CPU|Selector60~0_combout\ & ((\U_CPU|retr\(6)) # ((!\U_CPU|inst_next\(0))))) # (!\U_CPU|Selector60~0_combout\ & (((\U_CPU|gprs[1][6]~q\ & \U_CPU|inst_next\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector60~0_combout\,
	datab => \U_CPU|retr\(6),
	datac => \U_CPU|gprs[1][6]~q\,
	datad => \U_CPU|inst_next\(0),
	combout => \U_CPU|Selector60~1_combout\);

-- Location: LCCOMB_X35_Y23_N0
\U_CPU|Selector60~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector60~2_combout\ = (\U_CPU|gprs[0][7]~20_combout\ & (((\U_CPU|gprs[2][0]~33_combout\) # (\U_CPU|Selector60~1_combout\)))) # (!\U_CPU|gprs[0][7]~20_combout\ & (\U_CPU|Mux67~1_combout\ & (!\U_CPU|gprs[2][0]~33_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][7]~20_combout\,
	datab => \U_CPU|Mux67~1_combout\,
	datac => \U_CPU|gprs[2][0]~33_combout\,
	datad => \U_CPU|Selector60~1_combout\,
	combout => \U_CPU|Selector60~2_combout\);

-- Location: LCCOMB_X35_Y23_N30
\U_CPU|Selector68~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector68~0_combout\ = (\U_CPU|gprs[2][0]~33_combout\ & ((\U_CPU|Selector60~2_combout\ & (\U_CPU|gprs[2][6]~q\)) # (!\U_CPU|Selector60~2_combout\ & ((\U_CPU|inst_next\(6)))))) # (!\U_CPU|gprs[2][0]~33_combout\ & (((\U_CPU|Selector60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][6]~q\,
	datab => \U_CPU|inst_next\(6),
	datac => \U_CPU|gprs[2][0]~33_combout\,
	datad => \U_CPU|Selector60~2_combout\,
	combout => \U_CPU|Selector68~0_combout\);

-- Location: LCCOMB_X35_Y22_N20
\U_CPU|gprs[3][6]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[3][6]~15_combout\ = (\U_CPU|gprs~51_combout\ & ((\U_CPU|U_ALU|acu\(6)))) # (!\U_CPU|gprs~51_combout\ & (\U_CPU|Selector68~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector68~0_combout\,
	datab => \U_CPU|U_ALU|acu\(6),
	datad => \U_CPU|gprs~51_combout\,
	combout => \U_CPU|gprs[3][6]~15_combout\);

-- Location: FF_X35_Y22_N21
\U_CPU|gprs[3][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[3][6]~15_combout\,
	asdata => \BUS_M|data_o[6]~48_combout\,
	sload => \U_CPU|gprs[3][0]~52_combout\,
	ena => \U_CPU|gprs[3][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[3][6]~q\);

-- Location: LCCOMB_X35_Y23_N12
\U_CPU|Mux123~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux123~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(3) & (((\FLASH|altsyncram_component|auto_generated|q_a\(2))))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(3) & ((\FLASH|altsyncram_component|auto_generated|q_a\(2) & 
-- (\U_CPU|gprs[1][6]~q\)) # (!\FLASH|altsyncram_component|auto_generated|q_a\(2) & ((\U_CPU|gprs[0][6]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(3),
	datab => \U_CPU|gprs[1][6]~q\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(2),
	datad => \U_CPU|gprs[0][6]~q\,
	combout => \U_CPU|Mux123~0_combout\);

-- Location: LCCOMB_X35_Y23_N6
\U_CPU|Mux123~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux123~1_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(3) & ((\U_CPU|Mux123~0_combout\ & ((\U_CPU|gprs[3][6]~q\))) # (!\U_CPU|Mux123~0_combout\ & (\U_CPU|gprs[2][6]~q\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(3) & 
-- (((\U_CPU|Mux123~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][6]~q\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(3),
	datac => \U_CPU|gprs[3][6]~q\,
	datad => \U_CPU|Mux123~0_combout\,
	combout => \U_CPU|Mux123~1_combout\);

-- Location: LCCOMB_X20_Y20_N6
\U_CPU|U_ALU|result~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|result~2_combout\ = \U_CPU|Mux1~1_combout\ $ (\U_CPU|Mux123~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux1~1_combout\,
	datad => \U_CPU|Mux123~1_combout\,
	combout => \U_CPU|U_ALU|result~2_combout\);

-- Location: LCCOMB_X31_Y24_N24
\U_CPU|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux6~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(1) & (((\FLASH|altsyncram_component|auto_generated|q_a\(0)) # (\U_CPU|gprs[2][1]~q\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(1) & (\U_CPU|gprs[0][1]~q\ & 
-- (!\FLASH|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(1),
	datab => \U_CPU|gprs[0][1]~q\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(0),
	datad => \U_CPU|gprs[2][1]~q\,
	combout => \U_CPU|Mux6~0_combout\);

-- Location: LCCOMB_X31_Y24_N10
\U_CPU|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux6~1_combout\ = (\U_CPU|Mux6~0_combout\ & (((\U_CPU|gprs[3][1]~q\) # (!\FLASH|altsyncram_component|auto_generated|q_a\(0))))) # (!\U_CPU|Mux6~0_combout\ & (\U_CPU|gprs[1][1]~q\ & (\FLASH|altsyncram_component|auto_generated|q_a\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][1]~q\,
	datab => \U_CPU|Mux6~0_combout\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(0),
	datad => \U_CPU|gprs[3][1]~q\,
	combout => \U_CPU|Mux6~1_combout\);

-- Location: LCCOMB_X20_Y23_N24
\U_CPU|U_ALU|ShiftLeft0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftLeft0~4_combout\ = (\U_CPU|Mux129~1_combout\ & ((\U_CPU|Mux6~1_combout\))) # (!\U_CPU|Mux129~1_combout\ & (\U_CPU|Mux119~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux119~1_combout\,
	datac => \U_CPU|Mux129~1_combout\,
	datad => \U_CPU|Mux6~1_combout\,
	combout => \U_CPU|U_ALU|ShiftLeft0~4_combout\);

-- Location: LCCOMB_X20_Y23_N18
\U_CPU|U_ALU|ShiftLeft0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftLeft0~5_combout\ = (\U_CPU|Mux128~1_combout\ & (\U_CPU|Mux7~1_combout\ & (!\U_CPU|Mux129~1_combout\))) # (!\U_CPU|Mux128~1_combout\ & (((\U_CPU|U_ALU|ShiftLeft0~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux7~1_combout\,
	datab => \U_CPU|Mux128~1_combout\,
	datac => \U_CPU|Mux129~1_combout\,
	datad => \U_CPU|U_ALU|ShiftLeft0~4_combout\,
	combout => \U_CPU|U_ALU|ShiftLeft0~5_combout\);

-- Location: LCCOMB_X19_Y21_N18
\U_CPU|U_ALU|acu[0]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[0]~13_combout\ = ((!\U_CPU|Mux128~1_combout\ & \U_CPU|Mux129~1_combout\)) # (!\U_CPU|Mux127~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux128~1_combout\,
	datac => \U_CPU|Mux129~1_combout\,
	datad => \U_CPU|Mux127~1_combout\,
	combout => \U_CPU|U_ALU|acu[0]~13_combout\);

-- Location: LCCOMB_X19_Y21_N16
\U_CPU|U_ALU|acu[0]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[0]~12_combout\ = (\U_CPU|Mux128~1_combout\) # (!\U_CPU|Mux127~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_CPU|Mux128~1_combout\,
	datad => \U_CPU|Mux127~1_combout\,
	combout => \U_CPU|U_ALU|acu[0]~12_combout\);

-- Location: LCCOMB_X19_Y21_N8
\U_CPU|U_ALU|Mux2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux2~0_combout\ = (\U_CPU|U_ALU|acu[0]~13_combout\ & ((\U_CPU|Mux116~1_combout\) # ((\U_CPU|U_ALU|acu[0]~12_combout\)))) # (!\U_CPU|U_ALU|acu[0]~13_combout\ & (((\U_CPU|Mux1~1_combout\ & !\U_CPU|U_ALU|acu[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux116~1_combout\,
	datab => \U_CPU|U_ALU|acu[0]~13_combout\,
	datac => \U_CPU|Mux1~1_combout\,
	datad => \U_CPU|U_ALU|acu[0]~12_combout\,
	combout => \U_CPU|U_ALU|Mux2~0_combout\);

-- Location: LCCOMB_X31_Y20_N18
\U_CPU|gprs[1][3]~67\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[1][3]~67_combout\ = (\U_CPU|inst\(6) & ((\U_CPU|inst\(3)) # ((!\U_CPU|inst\(7)) # (!\U_CPU|inst\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(6),
	datab => \U_CPU|inst\(3),
	datac => \U_CPU|inst\(2),
	datad => \U_CPU|inst\(7),
	combout => \U_CPU|gprs[1][3]~67_combout\);

-- Location: LCCOMB_X31_Y20_N22
\U_CPU|gprs[3][4]~71\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[3][4]~71_combout\ = (\U_CPU|inst\(6) & (((!\U_CPU|inst\(7)) # (!\U_CPU|inst\(2))) # (!\U_CPU|inst\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(6),
	datab => \U_CPU|inst\(3),
	datac => \U_CPU|inst\(2),
	datad => \U_CPU|inst\(7),
	combout => \U_CPU|gprs[3][4]~71_combout\);

-- Location: LCCOMB_X35_Y22_N12
\U_CPU|gprs[3][4]~70\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[3][4]~70_combout\ = (\U_CPU|gprs~51_combout\) # ((!\U_CPU|inst\(0) & (!\U_CPU|inst\(1) & \U_CPU|inst\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs~51_combout\,
	datab => \U_CPU|inst\(0),
	datac => \U_CPU|inst\(1),
	datad => \U_CPU|inst\(6),
	combout => \U_CPU|gprs[3][4]~70_combout\);

-- Location: LCCOMB_X32_Y24_N16
\U_CPU|Selector47~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector47~2_combout\ = (\U_CPU|gprs[0][3]~68_combout\ & ((\U_CPU|gprs[0][3]~69_combout\) # ((\U_CPU|U_ALU|acu\(3))))) # (!\U_CPU|gprs[0][3]~68_combout\ & (!\U_CPU|gprs[0][3]~69_combout\ & ((\U_CPU|Mux70~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][3]~68_combout\,
	datab => \U_CPU|gprs[0][3]~69_combout\,
	datac => \U_CPU|U_ALU|acu\(3),
	datad => \U_CPU|Mux70~1_combout\,
	combout => \U_CPU|Selector47~2_combout\);

-- Location: LCCOMB_X36_Y24_N8
\U_CPU|Selector47~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector47~0_combout\ = (\U_CPU|gprs[0][3]~66_combout\ & ((\U_CPU|gprs[0][7]~23_combout\ & (\U_CPU|retr\(3))) # (!\U_CPU|gprs[0][7]~23_combout\ & ((\U_CPU|gprs[1][3]~q\))))) # (!\U_CPU|gprs[0][3]~66_combout\ & (((!\U_CPU|gprs[0][7]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|retr\(3),
	datab => \U_CPU|gprs[0][3]~66_combout\,
	datac => \U_CPU|gprs[1][3]~q\,
	datad => \U_CPU|gprs[0][7]~23_combout\,
	combout => \U_CPU|Selector47~0_combout\);

-- Location: LCCOMB_X36_Y24_N2
\U_CPU|Selector47~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector47~1_combout\ = (\U_CPU|Selector47~0_combout\ & ((\U_CPU|gprs[2][3]~q\) # ((!\U_CPU|gprs[0][7]~22_combout\)))) # (!\U_CPU|Selector47~0_combout\ & (((\U_CPU|gprs[3][3]~q\ & \U_CPU|gprs[0][7]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][3]~q\,
	datab => \U_CPU|Selector47~0_combout\,
	datac => \U_CPU|gprs[3][3]~q\,
	datad => \U_CPU|gprs[0][7]~22_combout\,
	combout => \U_CPU|Selector47~1_combout\);

-- Location: LCCOMB_X32_Y24_N2
\U_CPU|Selector47~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector47~3_combout\ = (\U_CPU|Selector47~2_combout\ & ((\U_CPU|inst_next\(3)) # ((!\U_CPU|gprs[0][3]~69_combout\)))) # (!\U_CPU|Selector47~2_combout\ & (((\U_CPU|gprs[0][3]~69_combout\ & \U_CPU|Selector47~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(3),
	datab => \U_CPU|Selector47~2_combout\,
	datac => \U_CPU|gprs[0][3]~69_combout\,
	datad => \U_CPU|Selector47~1_combout\,
	combout => \U_CPU|Selector47~3_combout\);

-- Location: LCCOMB_X35_Y22_N24
\U_CPU|Selector47~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector47~4_combout\ = (\U_CPU|gprs[0][7]~45_combout\ & ((\BUS_M|data_o[3]~35_combout\))) # (!\U_CPU|gprs[0][7]~45_combout\ & (\U_CPU|Selector47~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector47~3_combout\,
	datab => \BUS_M|data_o[3]~35_combout\,
	datac => \U_CPU|gprs[0][7]~45_combout\,
	combout => \U_CPU|Selector47~4_combout\);

-- Location: FF_X35_Y22_N25
\U_CPU|gprs[0][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector47~4_combout\,
	ena => \U_CPU|gprs[0][7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[0][3]~q\);

-- Location: LCCOMB_X36_Y24_N24
\U_CPU|Mux70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux70~0_combout\ = (\U_CPU|inst\(0) & (((\U_CPU|inst\(1))))) # (!\U_CPU|inst\(0) & ((\U_CPU|inst\(1) & (\U_CPU|gprs[2][3]~q\)) # (!\U_CPU|inst\(1) & ((\U_CPU|gprs[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][3]~q\,
	datab => \U_CPU|inst\(0),
	datac => \U_CPU|inst\(1),
	datad => \U_CPU|gprs[0][3]~q\,
	combout => \U_CPU|Mux70~0_combout\);

-- Location: LCCOMB_X36_Y24_N26
\U_CPU|Mux70~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux70~1_combout\ = (\U_CPU|inst\(0) & ((\U_CPU|Mux70~0_combout\ & (\U_CPU|gprs[3][3]~q\)) # (!\U_CPU|Mux70~0_combout\ & ((\U_CPU|gprs[1][3]~q\))))) # (!\U_CPU|inst\(0) & (((\U_CPU|Mux70~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[3][3]~q\,
	datab => \U_CPU|inst\(0),
	datac => \U_CPU|gprs[1][3]~q\,
	datad => \U_CPU|Mux70~0_combout\,
	combout => \U_CPU|Mux70~1_combout\);

-- Location: LCCOMB_X32_Y24_N4
\U_CPU|Selector71~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector71~2_combout\ = (\U_CPU|gprs[3][4]~71_combout\ & (((\U_CPU|gprs[3][4]~70_combout\)))) # (!\U_CPU|gprs[3][4]~71_combout\ & ((\U_CPU|gprs[3][4]~70_combout\ & (\U_CPU|U_ALU|acu\(3))) # (!\U_CPU|gprs[3][4]~70_combout\ & 
-- ((\U_CPU|Mux70~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu\(3),
	datab => \U_CPU|gprs[3][4]~71_combout\,
	datac => \U_CPU|gprs[3][4]~70_combout\,
	datad => \U_CPU|Mux70~1_combout\,
	combout => \U_CPU|Selector71~2_combout\);

-- Location: LCCOMB_X36_Y24_N20
\U_CPU|Selector71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector71~0_combout\ = (\U_CPU|gprs[2][1]~62_combout\ & ((\U_CPU|gprs[2][1]~63_combout\ & (\U_CPU|gprs[2][3]~q\)) # (!\U_CPU|gprs[2][1]~63_combout\ & ((\U_CPU|retr\(3)))))) # (!\U_CPU|gprs[2][1]~62_combout\ & (((\U_CPU|gprs[2][1]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][3]~q\,
	datab => \U_CPU|gprs[2][1]~62_combout\,
	datac => \U_CPU|retr\(3),
	datad => \U_CPU|gprs[2][1]~63_combout\,
	combout => \U_CPU|Selector71~0_combout\);

-- Location: LCCOMB_X36_Y24_N30
\U_CPU|Selector71~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector71~1_combout\ = (\U_CPU|gprs[2][1]~61_combout\ & (((\U_CPU|Selector71~0_combout\)))) # (!\U_CPU|gprs[2][1]~61_combout\ & ((\U_CPU|Selector71~0_combout\ & (\U_CPU|gprs[1][3]~q\)) # (!\U_CPU|Selector71~0_combout\ & ((\U_CPU|gprs[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][3]~q\,
	datab => \U_CPU|gprs[0][3]~q\,
	datac => \U_CPU|gprs[2][1]~61_combout\,
	datad => \U_CPU|Selector71~0_combout\,
	combout => \U_CPU|Selector71~1_combout\);

-- Location: LCCOMB_X32_Y24_N14
\U_CPU|Selector71~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector71~3_combout\ = (\U_CPU|gprs[3][4]~71_combout\ & ((\U_CPU|Selector71~2_combout\ & (\U_CPU|inst_next\(3))) # (!\U_CPU|Selector71~2_combout\ & ((\U_CPU|Selector71~1_combout\))))) # (!\U_CPU|gprs[3][4]~71_combout\ & 
-- (((\U_CPU|Selector71~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(3),
	datab => \U_CPU|gprs[3][4]~71_combout\,
	datac => \U_CPU|Selector71~2_combout\,
	datad => \U_CPU|Selector71~1_combout\,
	combout => \U_CPU|Selector71~3_combout\);

-- Location: LCCOMB_X35_Y22_N2
\U_CPU|Selector71~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector71~4_combout\ = (\U_CPU|gprs[3][0]~52_combout\ & ((\BUS_M|data_o[3]~35_combout\))) # (!\U_CPU|gprs[3][0]~52_combout\ & (\U_CPU|Selector71~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Selector71~3_combout\,
	datac => \BUS_M|data_o[3]~35_combout\,
	datad => \U_CPU|gprs[3][0]~52_combout\,
	combout => \U_CPU|Selector71~4_combout\);

-- Location: FF_X35_Y22_N3
\U_CPU|gprs[3][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector71~4_combout\,
	ena => \U_CPU|gprs[3][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[3][3]~q\);

-- Location: LCCOMB_X36_Y24_N28
\U_CPU|Mux126~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux126~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(2) & (((\FLASH|altsyncram_component|auto_generated|q_a\(3))))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(2) & ((\FLASH|altsyncram_component|auto_generated|q_a\(3) & 
-- (\U_CPU|gprs[2][3]~q\)) # (!\FLASH|altsyncram_component|auto_generated|q_a\(3) & ((\U_CPU|gprs[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][3]~q\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(2),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(3),
	datad => \U_CPU|gprs[0][3]~q\,
	combout => \U_CPU|Mux126~0_combout\);

-- Location: LCCOMB_X36_Y24_N6
\U_CPU|Mux126~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux126~1_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(2) & ((\U_CPU|Mux126~0_combout\ & (\U_CPU|gprs[3][3]~q\)) # (!\U_CPU|Mux126~0_combout\ & ((\U_CPU|gprs[1][3]~q\))))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(2) & 
-- (((\U_CPU|Mux126~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[3][3]~q\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(2),
	datac => \U_CPU|gprs[1][3]~q\,
	datad => \U_CPU|Mux126~0_combout\,
	combout => \U_CPU|Mux126~1_combout\);

-- Location: LCCOMB_X25_Y20_N10
\U_CPU|U_ALU|result~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|result~6_combout\ = (\U_CPU|Mux126~1_combout\ & \U_CPU|Mux4~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Mux126~1_combout\,
	datad => \U_CPU|Mux4~1_combout\,
	combout => \U_CPU|U_ALU|result~6_combout\);

-- Location: LCCOMB_X25_Y20_N28
\U_CPU|U_ALU|result~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|result~7_combout\ = (\U_CPU|Mux126~1_combout\) # (\U_CPU|Mux4~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Mux126~1_combout\,
	datad => \U_CPU|Mux4~1_combout\,
	combout => \U_CPU|U_ALU|result~7_combout\);

-- Location: LCCOMB_X25_Y20_N2
\U_CPU|U_ALU|acu[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[3]~1_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(4) & ((\U_CPU|U_ALU|result~7_combout\))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(4) & (\U_CPU|U_ALU|result~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|result~6_combout\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datad => \U_CPU|U_ALU|result~7_combout\,
	combout => \U_CPU|U_ALU|acu[3]~1_combout\);

-- Location: LCCOMB_X19_Y21_N22
\U_CPU|U_ALU|ShiftLeft0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftLeft0~8_combout\ = (\U_CPU|Mux128~1_combout\ & ((\U_CPU|Mux129~1_combout\ & (\U_CPU|Mux7~1_combout\)) # (!\U_CPU|Mux129~1_combout\ & ((\U_CPU|Mux6~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux128~1_combout\,
	datab => \U_CPU|Mux7~1_combout\,
	datac => \U_CPU|Mux129~1_combout\,
	datad => \U_CPU|Mux6~1_combout\,
	combout => \U_CPU|U_ALU|ShiftLeft0~8_combout\);

-- Location: LCCOMB_X20_Y21_N12
\U_CPU|U_ALU|ShiftLeft0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftLeft0~9_combout\ = (\U_CPU|Mux129~1_combout\ & (\U_CPU|Mux119~1_combout\)) # (!\U_CPU|Mux129~1_combout\ & ((\U_CPU|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Mux129~1_combout\,
	datac => \U_CPU|Mux119~1_combout\,
	datad => \U_CPU|Mux4~1_combout\,
	combout => \U_CPU|U_ALU|ShiftLeft0~9_combout\);

-- Location: LCCOMB_X19_Y21_N0
\U_CPU|U_ALU|ShiftLeft0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftLeft0~10_combout\ = (\U_CPU|U_ALU|ShiftLeft0~8_combout\) # ((\U_CPU|U_ALU|ShiftLeft0~9_combout\ & !\U_CPU|Mux128~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|ShiftLeft0~8_combout\,
	datab => \U_CPU|U_ALU|ShiftLeft0~9_combout\,
	datac => \U_CPU|Mux128~1_combout\,
	combout => \U_CPU|U_ALU|ShiftLeft0~10_combout\);

-- Location: LCCOMB_X24_Y20_N30
\U_CPU|U_ALU|acu[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[2]~20_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(5)) # (!\FLASH|altsyncram_component|auto_generated|q_a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	combout => \U_CPU|U_ALU|acu[2]~20_combout\);

-- Location: LCCOMB_X24_Y20_N28
\U_CPU|U_ALU|acu[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[2]~19_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\FLASH|altsyncram_component|auto_generated|q_a\(4)) # (\FLASH|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	combout => \U_CPU|U_ALU|acu[2]~19_combout\);

-- Location: LCCOMB_X20_Y21_N22
\U_CPU|U_ALU|ShiftRight0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftRight0~4_combout\ = (\U_CPU|Mux129~1_combout\ & (\U_CPU|Mux3~1_combout\)) # (!\U_CPU|Mux129~1_combout\ & ((\U_CPU|Mux4~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Mux129~1_combout\,
	datac => \U_CPU|Mux3~1_combout\,
	datad => \U_CPU|Mux4~1_combout\,
	combout => \U_CPU|U_ALU|ShiftRight0~4_combout\);

-- Location: LCCOMB_X20_Y21_N0
\U_CPU|U_ALU|acu[2]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[2]~21_combout\ = (!\U_CPU|Mux122~1_combout\ & (!\FLASH|altsyncram_component|auto_generated|q_a\(4) & (!\U_CPU|U_ALU|ShiftLeft0~0_combout\ & \U_CPU|Mux127~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux122~1_combout\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datac => \U_CPU|U_ALU|ShiftLeft0~0_combout\,
	datad => \U_CPU|Mux127~1_combout\,
	combout => \U_CPU|U_ALU|acu[2]~21_combout\);

-- Location: LCCOMB_X20_Y21_N10
\U_CPU|U_ALU|acu[2]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[2]~22_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(4)) # ((\U_CPU|Mux128~1_combout\ & \U_CPU|U_ALU|acu[2]~21_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Mux128~1_combout\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datad => \U_CPU|U_ALU|acu[2]~21_combout\,
	combout => \U_CPU|U_ALU|acu[2]~22_combout\);

-- Location: LCCOMB_X20_Y21_N20
\U_CPU|U_ALU|acu[2]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[2]~23_combout\ = (!\U_CPU|U_ALU|acu[2]~21_combout\ & ((\U_CPU|U_ALU|acu[2]~22_combout\) # ((!\U_CPU|Mux122~1_combout\ & !\U_CPU|U_ALU|ShiftLeft0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux122~1_combout\,
	datab => \U_CPU|U_ALU|acu[2]~21_combout\,
	datac => \U_CPU|U_ALU|ShiftLeft0~0_combout\,
	datad => \U_CPU|U_ALU|acu[2]~22_combout\,
	combout => \U_CPU|U_ALU|acu[2]~23_combout\);

-- Location: LCCOMB_X19_Y21_N14
\U_CPU|U_ALU|ShiftRight0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftRight0~8_combout\ = (!\U_CPU|Mux128~1_combout\ & (!\U_CPU|Mux129~1_combout\ & \U_CPU|Mux0~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux128~1_combout\,
	datac => \U_CPU|Mux129~1_combout\,
	datad => \U_CPU|Mux0~1_combout\,
	combout => \U_CPU|U_ALU|ShiftRight0~8_combout\);

-- Location: LCCOMB_X20_Y21_N26
\U_CPU|U_ALU|Mux5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux5~0_combout\ = (\U_CPU|U_ALU|acu[2]~23_combout\ & ((\U_CPU|U_ALU|acu[2]~22_combout\ & (!\U_CPU|Mux4~1_combout\)) # (!\U_CPU|U_ALU|acu[2]~22_combout\ & ((\U_CPU|U_ALU|ShiftRight0~8_combout\))))) # (!\U_CPU|U_ALU|acu[2]~23_combout\ & 
-- (((\U_CPU|U_ALU|acu[2]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux4~1_combout\,
	datab => \U_CPU|U_ALU|acu[2]~23_combout\,
	datac => \U_CPU|U_ALU|ShiftRight0~8_combout\,
	datad => \U_CPU|U_ALU|acu[2]~22_combout\,
	combout => \U_CPU|U_ALU|Mux5~0_combout\);

-- Location: LCCOMB_X20_Y21_N16
\U_CPU|U_ALU|ShiftRight0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftRight0~5_combout\ = (\U_CPU|Mux129~1_combout\ & ((\U_CPU|Mux1~1_combout\))) # (!\U_CPU|Mux129~1_combout\ & (\U_CPU|Mux116~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Mux129~1_combout\,
	datac => \U_CPU|Mux116~1_combout\,
	datad => \U_CPU|Mux1~1_combout\,
	combout => \U_CPU|U_ALU|ShiftRight0~5_combout\);

-- Location: LCCOMB_X20_Y21_N28
\U_CPU|U_ALU|Mux5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux5~1_combout\ = (\U_CPU|U_ALU|acu[2]~21_combout\ & ((\U_CPU|U_ALU|Mux5~0_combout\ & ((\U_CPU|U_ALU|ShiftRight0~5_combout\))) # (!\U_CPU|U_ALU|Mux5~0_combout\ & (\U_CPU|U_ALU|ShiftRight0~4_combout\)))) # (!\U_CPU|U_ALU|acu[2]~21_combout\ & 
-- (((\U_CPU|U_ALU|Mux5~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|ShiftRight0~4_combout\,
	datab => \U_CPU|U_ALU|acu[2]~21_combout\,
	datac => \U_CPU|U_ALU|Mux5~0_combout\,
	datad => \U_CPU|U_ALU|ShiftRight0~5_combout\,
	combout => \U_CPU|U_ALU|Mux5~1_combout\);

-- Location: LCCOMB_X21_Y20_N14
\U_CPU|U_ALU|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Add0~4_combout\ = \U_CPU|Mux126~1_combout\ $ (\FLASH|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_CPU|Mux126~1_combout\,
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	combout => \U_CPU|U_ALU|Add0~4_combout\);

-- Location: LCCOMB_X24_Y20_N18
\U_CPU|U_ALU|Add0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Add0~5_combout\ = \U_CPU|Mux127~1_combout\ $ (\FLASH|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux127~1_combout\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	combout => \U_CPU|U_ALU|Add0~5_combout\);

-- Location: LCCOMB_X25_Y19_N28
\U_CPU|U_ALU|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Add0~6_combout\ = \FLASH|altsyncram_component|auto_generated|q_a\(4) $ (\U_CPU|Mux128~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datac => \U_CPU|Mux128~1_combout\,
	combout => \U_CPU|U_ALU|Add0~6_combout\);

-- Location: LCCOMB_X25_Y19_N30
\U_CPU|U_ALU|Add0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Add0~7_combout\ = \FLASH|altsyncram_component|auto_generated|q_a\(4) $ (\U_CPU|Mux129~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datad => \U_CPU|Mux129~1_combout\,
	combout => \U_CPU|U_ALU|Add0~7_combout\);

-- Location: LCCOMB_X25_Y19_N8
\U_CPU|U_ALU|Add0~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Add0~9_cout\ = CARRY(\FLASH|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datad => VCC,
	cout => \U_CPU|U_ALU|Add0~9_cout\);

-- Location: LCCOMB_X25_Y19_N10
\U_CPU|U_ALU|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Add0~10_combout\ = (\U_CPU|U_ALU|Add0~7_combout\ & ((\U_CPU|Mux7~1_combout\ & (\U_CPU|U_ALU|Add0~9_cout\ & VCC)) # (!\U_CPU|Mux7~1_combout\ & (!\U_CPU|U_ALU|Add0~9_cout\)))) # (!\U_CPU|U_ALU|Add0~7_combout\ & ((\U_CPU|Mux7~1_combout\ & 
-- (!\U_CPU|U_ALU|Add0~9_cout\)) # (!\U_CPU|Mux7~1_combout\ & ((\U_CPU|U_ALU|Add0~9_cout\) # (GND)))))
-- \U_CPU|U_ALU|Add0~11\ = CARRY((\U_CPU|U_ALU|Add0~7_combout\ & (!\U_CPU|Mux7~1_combout\ & !\U_CPU|U_ALU|Add0~9_cout\)) # (!\U_CPU|U_ALU|Add0~7_combout\ & ((!\U_CPU|U_ALU|Add0~9_cout\) # (!\U_CPU|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Add0~7_combout\,
	datab => \U_CPU|Mux7~1_combout\,
	datad => VCC,
	cin => \U_CPU|U_ALU|Add0~9_cout\,
	combout => \U_CPU|U_ALU|Add0~10_combout\,
	cout => \U_CPU|U_ALU|Add0~11\);

-- Location: LCCOMB_X25_Y19_N12
\U_CPU|U_ALU|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Add0~12_combout\ = ((\U_CPU|U_ALU|Add0~6_combout\ $ (\U_CPU|Mux6~1_combout\ $ (!\U_CPU|U_ALU|Add0~11\)))) # (GND)
-- \U_CPU|U_ALU|Add0~13\ = CARRY((\U_CPU|U_ALU|Add0~6_combout\ & ((\U_CPU|Mux6~1_combout\) # (!\U_CPU|U_ALU|Add0~11\))) # (!\U_CPU|U_ALU|Add0~6_combout\ & (\U_CPU|Mux6~1_combout\ & !\U_CPU|U_ALU|Add0~11\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Add0~6_combout\,
	datab => \U_CPU|Mux6~1_combout\,
	datad => VCC,
	cin => \U_CPU|U_ALU|Add0~11\,
	combout => \U_CPU|U_ALU|Add0~12_combout\,
	cout => \U_CPU|U_ALU|Add0~13\);

-- Location: LCCOMB_X25_Y19_N14
\U_CPU|U_ALU|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Add0~14_combout\ = (\U_CPU|U_ALU|Add0~5_combout\ & ((\U_CPU|Mux119~1_combout\ & (!\U_CPU|U_ALU|Add0~13\)) # (!\U_CPU|Mux119~1_combout\ & ((\U_CPU|U_ALU|Add0~13\) # (GND))))) # (!\U_CPU|U_ALU|Add0~5_combout\ & ((\U_CPU|Mux119~1_combout\ & 
-- (\U_CPU|U_ALU|Add0~13\ & VCC)) # (!\U_CPU|Mux119~1_combout\ & (!\U_CPU|U_ALU|Add0~13\))))
-- \U_CPU|U_ALU|Add0~15\ = CARRY((\U_CPU|U_ALU|Add0~5_combout\ & ((!\U_CPU|U_ALU|Add0~13\) # (!\U_CPU|Mux119~1_combout\))) # (!\U_CPU|U_ALU|Add0~5_combout\ & (!\U_CPU|Mux119~1_combout\ & !\U_CPU|U_ALU|Add0~13\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Add0~5_combout\,
	datab => \U_CPU|Mux119~1_combout\,
	datad => VCC,
	cin => \U_CPU|U_ALU|Add0~13\,
	combout => \U_CPU|U_ALU|Add0~14_combout\,
	cout => \U_CPU|U_ALU|Add0~15\);

-- Location: LCCOMB_X25_Y19_N16
\U_CPU|U_ALU|Add0~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Add0~16_combout\ = ((\U_CPU|U_ALU|Add0~4_combout\ $ (\U_CPU|Mux4~1_combout\ $ (!\U_CPU|U_ALU|Add0~15\)))) # (GND)
-- \U_CPU|U_ALU|Add0~17\ = CARRY((\U_CPU|U_ALU|Add0~4_combout\ & ((\U_CPU|Mux4~1_combout\) # (!\U_CPU|U_ALU|Add0~15\))) # (!\U_CPU|U_ALU|Add0~4_combout\ & (\U_CPU|Mux4~1_combout\ & !\U_CPU|U_ALU|Add0~15\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Add0~4_combout\,
	datab => \U_CPU|Mux4~1_combout\,
	datad => VCC,
	cin => \U_CPU|U_ALU|Add0~15\,
	combout => \U_CPU|U_ALU|Add0~16_combout\,
	cout => \U_CPU|U_ALU|Add0~17\);

-- Location: LCCOMB_X24_Y20_N4
\U_CPU|U_ALU|Mux5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux5~2_combout\ = (\U_CPU|U_ALU|acu[2]~20_combout\ & ((\U_CPU|U_ALU|acu[2]~19_combout\ & (\U_CPU|U_ALU|Mux5~1_combout\)) # (!\U_CPU|U_ALU|acu[2]~19_combout\ & ((\U_CPU|U_ALU|Add0~16_combout\))))) # (!\U_CPU|U_ALU|acu[2]~20_combout\ & 
-- (!\U_CPU|U_ALU|acu[2]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu[2]~20_combout\,
	datab => \U_CPU|U_ALU|acu[2]~19_combout\,
	datac => \U_CPU|U_ALU|Mux5~1_combout\,
	datad => \U_CPU|U_ALU|Add0~16_combout\,
	combout => \U_CPU|U_ALU|Mux5~2_combout\);

-- Location: LCCOMB_X24_Y20_N8
\U_CPU|U_ALU|acu[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[2]~29_combout\ = (!\FLASH|altsyncram_component|auto_generated|q_a\(5) & (\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\U_CPU|U_ALU|acu[4]~17_combout\) # (!\FLASH|altsyncram_component|auto_generated|q_a\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datad => \U_CPU|U_ALU|acu[4]~17_combout\,
	combout => \U_CPU|U_ALU|acu[2]~29_combout\);

-- Location: LCCOMB_X25_Y20_N22
\U_CPU|U_ALU|result~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|result~8_combout\ = \U_CPU|Mux126~1_combout\ $ (\U_CPU|Mux4~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Mux126~1_combout\,
	datad => \U_CPU|Mux4~1_combout\,
	combout => \U_CPU|U_ALU|result~8_combout\);

-- Location: LCCOMB_X24_Y20_N6
\U_CPU|U_ALU|Mux5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux5~3_combout\ = (\U_CPU|U_ALU|Mux5~2_combout\ & (((\U_CPU|U_ALU|result~8_combout\) # (!\U_CPU|U_ALU|acu[2]~29_combout\)))) # (!\U_CPU|U_ALU|Mux5~2_combout\ & (\U_CPU|U_ALU|ShiftLeft0~10_combout\ & (\U_CPU|U_ALU|acu[2]~29_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|ShiftLeft0~10_combout\,
	datab => \U_CPU|U_ALU|Mux5~2_combout\,
	datac => \U_CPU|U_ALU|acu[2]~29_combout\,
	datad => \U_CPU|U_ALU|result~8_combout\,
	combout => \U_CPU|U_ALU|Mux5~3_combout\);

-- Location: FF_X25_Y20_N3
\U_CPU|U_ALU|acu[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|U_ALU|acu[3]~1_combout\,
	asdata => \U_CPU|U_ALU|Mux5~3_combout\,
	sload => \U_CPU|U_ALU|acu[0]~16_combout\,
	ena => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|U_ALU|acu\(3));

-- Location: LCCOMB_X32_Y24_N0
\U_CPU|Selector55~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector55~2_combout\ = (\U_CPU|gprs[1][3]~65_combout\ & ((\U_CPU|gprs[1][3]~67_combout\) # ((\U_CPU|U_ALU|acu\(3))))) # (!\U_CPU|gprs[1][3]~65_combout\ & (!\U_CPU|gprs[1][3]~67_combout\ & ((\U_CPU|Mux70~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][3]~65_combout\,
	datab => \U_CPU|gprs[1][3]~67_combout\,
	datac => \U_CPU|U_ALU|acu\(3),
	datad => \U_CPU|Mux70~1_combout\,
	combout => \U_CPU|Selector55~2_combout\);

-- Location: LCCOMB_X36_Y24_N12
\U_CPU|Selector55~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector55~0_combout\ = (\U_CPU|gprs[0][3]~66_combout\ & ((\U_CPU|gprs[0][7]~23_combout\ & ((\U_CPU|retr\(3)))) # (!\U_CPU|gprs[0][7]~23_combout\ & (\U_CPU|gprs[0][3]~q\)))) # (!\U_CPU|gprs[0][3]~66_combout\ & (((!\U_CPU|gprs[0][7]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][3]~66_combout\,
	datab => \U_CPU|gprs[0][3]~q\,
	datac => \U_CPU|retr\(3),
	datad => \U_CPU|gprs[0][7]~23_combout\,
	combout => \U_CPU|Selector55~0_combout\);

-- Location: LCCOMB_X36_Y24_N14
\U_CPU|Selector55~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector55~1_combout\ = (\U_CPU|gprs[0][7]~22_combout\ & ((\U_CPU|Selector55~0_combout\ & (\U_CPU|gprs[2][3]~q\)) # (!\U_CPU|Selector55~0_combout\ & ((\U_CPU|gprs[3][3]~q\))))) # (!\U_CPU|gprs[0][7]~22_combout\ & (((\U_CPU|Selector55~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][7]~22_combout\,
	datab => \U_CPU|gprs[2][3]~q\,
	datac => \U_CPU|gprs[3][3]~q\,
	datad => \U_CPU|Selector55~0_combout\,
	combout => \U_CPU|Selector55~1_combout\);

-- Location: LCCOMB_X32_Y24_N10
\U_CPU|Selector55~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector55~3_combout\ = (\U_CPU|Selector55~2_combout\ & ((\U_CPU|inst_next\(3)) # ((!\U_CPU|gprs[1][3]~67_combout\)))) # (!\U_CPU|Selector55~2_combout\ & (((\U_CPU|Selector55~1_combout\ & \U_CPU|gprs[1][3]~67_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(3),
	datab => \U_CPU|Selector55~2_combout\,
	datac => \U_CPU|Selector55~1_combout\,
	datad => \U_CPU|gprs[1][3]~67_combout\,
	combout => \U_CPU|Selector55~3_combout\);

-- Location: LCCOMB_X32_Y23_N0
\U_CPU|Selector55~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector55~4_combout\ = (\U_CPU|gprs[1][6]~25_combout\ & (\BUS_M|data_o[3]~35_combout\)) # (!\U_CPU|gprs[1][6]~25_combout\ & ((\U_CPU|Selector55~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][6]~25_combout\,
	datac => \BUS_M|data_o[3]~35_combout\,
	datad => \U_CPU|Selector55~3_combout\,
	combout => \U_CPU|Selector55~4_combout\);

-- Location: FF_X32_Y23_N1
\U_CPU|gprs[1][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector55~4_combout\,
	ena => \U_CPU|gprs[1][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[1][3]~q\);

-- Location: LCCOMB_X36_Y24_N0
\U_CPU|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux4~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(0) & (((\FLASH|altsyncram_component|auto_generated|q_a\(1))))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(0) & ((\FLASH|altsyncram_component|auto_generated|q_a\(1) & 
-- (\U_CPU|gprs[2][3]~q\)) # (!\FLASH|altsyncram_component|auto_generated|q_a\(1) & ((\U_CPU|gprs[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][3]~q\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(0),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(1),
	datad => \U_CPU|gprs[0][3]~q\,
	combout => \U_CPU|Mux4~0_combout\);

-- Location: LCCOMB_X36_Y24_N18
\U_CPU|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux4~1_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(0) & ((\U_CPU|Mux4~0_combout\ & ((\U_CPU|gprs[3][3]~q\))) # (!\U_CPU|Mux4~0_combout\ & (\U_CPU|gprs[1][3]~q\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(0) & 
-- (((\U_CPU|Mux4~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][3]~q\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(0),
	datac => \U_CPU|gprs[3][3]~q\,
	datad => \U_CPU|Mux4~0_combout\,
	combout => \U_CPU|Mux4~1_combout\);

-- Location: LCCOMB_X20_Y21_N2
\U_CPU|U_ALU|ShiftLeft0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftLeft0~3_combout\ = (\U_CPU|Mux129~1_combout\ & ((\U_CPU|Mux4~1_combout\))) # (!\U_CPU|Mux129~1_combout\ & (\U_CPU|Mux3~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Mux129~1_combout\,
	datac => \U_CPU|Mux3~1_combout\,
	datad => \U_CPU|Mux4~1_combout\,
	combout => \U_CPU|U_ALU|ShiftLeft0~3_combout\);

-- Location: LCCOMB_X19_Y21_N26
\U_CPU|U_ALU|Mux2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux2~1_combout\ = (\U_CPU|U_ALU|Mux2~0_combout\ & ((\U_CPU|U_ALU|ShiftLeft0~5_combout\) # ((!\U_CPU|U_ALU|acu[0]~12_combout\)))) # (!\U_CPU|U_ALU|Mux2~0_combout\ & (((\U_CPU|U_ALU|ShiftLeft0~3_combout\ & \U_CPU|U_ALU|acu[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|ShiftLeft0~5_combout\,
	datab => \U_CPU|U_ALU|Mux2~0_combout\,
	datac => \U_CPU|U_ALU|ShiftLeft0~3_combout\,
	datad => \U_CPU|U_ALU|acu[0]~12_combout\,
	combout => \U_CPU|U_ALU|Mux2~1_combout\);

-- Location: LCCOMB_X20_Y20_N16
\U_CPU|U_ALU|Mux2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux2~2_combout\ = (\U_CPU|U_ALU|Mux2~1_combout\ & (!\U_CPU|Mux122~1_combout\ & !\U_CPU|U_ALU|ShiftLeft0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Mux2~1_combout\,
	datab => \U_CPU|Mux122~1_combout\,
	datac => \U_CPU|U_ALU|ShiftLeft0~0_combout\,
	combout => \U_CPU|U_ALU|Mux2~2_combout\);

-- Location: LCCOMB_X20_Y20_N26
\U_CPU|U_ALU|Mux2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux2~3_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(5) & (((\FLASH|altsyncram_component|auto_generated|q_a\(4))))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(5) & ((\FLASH|altsyncram_component|auto_generated|q_a\(4) & 
-- ((\U_CPU|U_ALU|Mux2~2_combout\))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(4) & (\U_CPU|U_ALU|result~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|result~2_combout\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datad => \U_CPU|U_ALU|Mux2~2_combout\,
	combout => \U_CPU|U_ALU|Mux2~3_combout\);

-- Location: LCCOMB_X20_Y20_N2
\U_CPU|U_ALU|ShiftRight0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftRight0~7_combout\ = (!\U_CPU|Mux128~1_combout\ & ((\U_CPU|Mux129~1_combout\ & (\U_CPU|Mux0~1_combout\)) # (!\U_CPU|Mux129~1_combout\ & ((\U_CPU|Mux1~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux0~1_combout\,
	datab => \U_CPU|Mux128~1_combout\,
	datac => \U_CPU|Mux129~1_combout\,
	datad => \U_CPU|Mux1~1_combout\,
	combout => \U_CPU|U_ALU|ShiftRight0~7_combout\);

-- Location: LCCOMB_X24_Y20_N12
\U_CPU|U_ALU|acu[6]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[6]~18_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(5) & ((\FLASH|altsyncram_component|auto_generated|q_a\(4)) # (\U_CPU|U_ALU|acu[4]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datad => \U_CPU|U_ALU|acu[4]~17_combout\,
	combout => \U_CPU|U_ALU|acu[6]~18_combout\);

-- Location: LCCOMB_X20_Y20_N12
\U_CPU|U_ALU|Mux2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux2~4_combout\ = (\U_CPU|U_ALU|Mux2~3_combout\ & (((!\U_CPU|Mux1~1_combout\) # (!\U_CPU|U_ALU|acu[6]~18_combout\)))) # (!\U_CPU|U_ALU|Mux2~3_combout\ & (\U_CPU|U_ALU|ShiftRight0~7_combout\ & (\U_CPU|U_ALU|acu[6]~18_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Mux2~3_combout\,
	datab => \U_CPU|U_ALU|ShiftRight0~7_combout\,
	datac => \U_CPU|U_ALU|acu[6]~18_combout\,
	datad => \U_CPU|Mux1~1_combout\,
	combout => \U_CPU|U_ALU|Mux2~4_combout\);

-- Location: LCCOMB_X20_Y20_N24
\U_CPU|U_ALU|Add0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Add0~1_combout\ = \FLASH|altsyncram_component|auto_generated|q_a\(4) $ (\U_CPU|Mux123~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datad => \U_CPU|Mux123~1_combout\,
	combout => \U_CPU|U_ALU|Add0~1_combout\);

-- Location: LCCOMB_X25_Y19_N0
\U_CPU|U_ALU|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Add0~2_combout\ = \FLASH|altsyncram_component|auto_generated|q_a\(4) $ (\U_CPU|Mux124~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datac => \U_CPU|Mux124~1_combout\,
	combout => \U_CPU|U_ALU|Add0~2_combout\);

-- Location: LCCOMB_X25_Y19_N2
\U_CPU|U_ALU|Add0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Add0~3_combout\ = \FLASH|altsyncram_component|auto_generated|q_a\(4) $ (\U_CPU|Mux125~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datac => \U_CPU|Mux125~1_combout\,
	combout => \U_CPU|U_ALU|Add0~3_combout\);

-- Location: LCCOMB_X25_Y19_N18
\U_CPU|U_ALU|Add0~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Add0~18_combout\ = (\U_CPU|Mux3~1_combout\ & ((\U_CPU|U_ALU|Add0~3_combout\ & (\U_CPU|U_ALU|Add0~17\ & VCC)) # (!\U_CPU|U_ALU|Add0~3_combout\ & (!\U_CPU|U_ALU|Add0~17\)))) # (!\U_CPU|Mux3~1_combout\ & ((\U_CPU|U_ALU|Add0~3_combout\ & 
-- (!\U_CPU|U_ALU|Add0~17\)) # (!\U_CPU|U_ALU|Add0~3_combout\ & ((\U_CPU|U_ALU|Add0~17\) # (GND)))))
-- \U_CPU|U_ALU|Add0~19\ = CARRY((\U_CPU|Mux3~1_combout\ & (!\U_CPU|U_ALU|Add0~3_combout\ & !\U_CPU|U_ALU|Add0~17\)) # (!\U_CPU|Mux3~1_combout\ & ((!\U_CPU|U_ALU|Add0~17\) # (!\U_CPU|U_ALU|Add0~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux3~1_combout\,
	datab => \U_CPU|U_ALU|Add0~3_combout\,
	datad => VCC,
	cin => \U_CPU|U_ALU|Add0~17\,
	combout => \U_CPU|U_ALU|Add0~18_combout\,
	cout => \U_CPU|U_ALU|Add0~19\);

-- Location: LCCOMB_X25_Y19_N20
\U_CPU|U_ALU|Add0~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Add0~20_combout\ = ((\U_CPU|Mux116~1_combout\ $ (\U_CPU|U_ALU|Add0~2_combout\ $ (!\U_CPU|U_ALU|Add0~19\)))) # (GND)
-- \U_CPU|U_ALU|Add0~21\ = CARRY((\U_CPU|Mux116~1_combout\ & ((\U_CPU|U_ALU|Add0~2_combout\) # (!\U_CPU|U_ALU|Add0~19\))) # (!\U_CPU|Mux116~1_combout\ & (\U_CPU|U_ALU|Add0~2_combout\ & !\U_CPU|U_ALU|Add0~19\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux116~1_combout\,
	datab => \U_CPU|U_ALU|Add0~2_combout\,
	datad => VCC,
	cin => \U_CPU|U_ALU|Add0~19\,
	combout => \U_CPU|U_ALU|Add0~20_combout\,
	cout => \U_CPU|U_ALU|Add0~21\);

-- Location: LCCOMB_X25_Y19_N22
\U_CPU|U_ALU|Add0~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Add0~22_combout\ = (\U_CPU|U_ALU|Add0~1_combout\ & ((\U_CPU|Mux1~1_combout\ & (\U_CPU|U_ALU|Add0~21\ & VCC)) # (!\U_CPU|Mux1~1_combout\ & (!\U_CPU|U_ALU|Add0~21\)))) # (!\U_CPU|U_ALU|Add0~1_combout\ & ((\U_CPU|Mux1~1_combout\ & 
-- (!\U_CPU|U_ALU|Add0~21\)) # (!\U_CPU|Mux1~1_combout\ & ((\U_CPU|U_ALU|Add0~21\) # (GND)))))
-- \U_CPU|U_ALU|Add0~23\ = CARRY((\U_CPU|U_ALU|Add0~1_combout\ & (!\U_CPU|Mux1~1_combout\ & !\U_CPU|U_ALU|Add0~21\)) # (!\U_CPU|U_ALU|Add0~1_combout\ & ((!\U_CPU|U_ALU|Add0~21\) # (!\U_CPU|Mux1~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001011000010111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Add0~1_combout\,
	datab => \U_CPU|Mux1~1_combout\,
	datad => VCC,
	cin => \U_CPU|U_ALU|Add0~21\,
	combout => \U_CPU|U_ALU|Add0~22_combout\,
	cout => \U_CPU|U_ALU|Add0~23\);

-- Location: LCCOMB_X25_Y20_N14
\U_CPU|U_ALU|acu[0]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[0]~15_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(6)) # ((\FLASH|altsyncram_component|auto_generated|q_a\(5) & \FLASH|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	combout => \U_CPU|U_ALU|acu[0]~15_combout\);

-- Location: LCCOMB_X21_Y20_N30
\U_CPU|U_ALU|Mux2~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux2~5_combout\ = (\U_CPU|U_ALU|acu[0]~15_combout\ & ((\U_CPU|U_ALU|Mux2~4_combout\) # ((!\U_CPU|U_ALU|acu[0]~16_combout\)))) # (!\U_CPU|U_ALU|acu[0]~15_combout\ & (((\U_CPU|U_ALU|Add0~22_combout\ & \U_CPU|U_ALU|acu[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Mux2~4_combout\,
	datab => \U_CPU|U_ALU|Add0~22_combout\,
	datac => \U_CPU|U_ALU|acu[0]~15_combout\,
	datad => \U_CPU|U_ALU|acu[0]~16_combout\,
	combout => \U_CPU|U_ALU|Mux2~5_combout\);

-- Location: LCCOMB_X21_Y20_N20
\U_CPU|U_ALU|Mux2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux2~6_combout\ = (\U_CPU|U_ALU|Mux2~5_combout\ & ((\U_CPU|U_ALU|acu[0]~16_combout\) # ((\U_CPU|Mux1~1_combout\) # (\U_CPU|Mux123~1_combout\)))) # (!\U_CPU|U_ALU|Mux2~5_combout\ & (!\U_CPU|U_ALU|acu[0]~16_combout\ & (\U_CPU|Mux1~1_combout\ & 
-- \U_CPU|Mux123~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Mux2~5_combout\,
	datab => \U_CPU|U_ALU|acu[0]~16_combout\,
	datac => \U_CPU|Mux1~1_combout\,
	datad => \U_CPU|Mux123~1_combout\,
	combout => \U_CPU|U_ALU|Mux2~6_combout\);

-- Location: FF_X21_Y20_N21
\U_CPU|U_ALU|acu[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|U_ALU|Mux2~6_combout\,
	ena => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|U_ALU|acu\(6));

-- Location: LCCOMB_X35_Y23_N18
\U_CPU|Selector60~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector60~3_combout\ = (\U_CPU|gprs[2][0]~33_combout\ & ((\U_CPU|Selector60~2_combout\ & (\U_CPU|gprs[3][6]~q\)) # (!\U_CPU|Selector60~2_combout\ & ((\U_CPU|inst_next\(6)))))) # (!\U_CPU|gprs[2][0]~33_combout\ & (((\U_CPU|Selector60~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[3][6]~q\,
	datab => \U_CPU|inst_next\(6),
	datac => \U_CPU|gprs[2][0]~33_combout\,
	datad => \U_CPU|Selector60~2_combout\,
	combout => \U_CPU|Selector60~3_combout\);

-- Location: LCCOMB_X34_Y23_N12
\U_CPU|gprs[2][6]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][6]~12_combout\ = (\U_CPU|gprs~34_combout\ & (\U_CPU|U_ALU|acu\(6))) # (!\U_CPU|gprs~34_combout\ & ((\U_CPU|Selector60~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu\(6),
	datab => \U_CPU|gprs~34_combout\,
	datad => \U_CPU|Selector60~3_combout\,
	combout => \U_CPU|gprs[2][6]~12_combout\);

-- Location: FF_X34_Y23_N13
\U_CPU|gprs[2][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[2][6]~12_combout\,
	asdata => \BUS_M|data_o[6]~48_combout\,
	sload => \U_CPU|gprs[2][0]~35_combout\,
	ena => \U_CPU|gprs[2][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[2][6]~q\);

-- Location: LCCOMB_X35_Y23_N24
\U_CPU|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux1~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(0) & (((\FLASH|altsyncram_component|auto_generated|q_a\(1)) # (\U_CPU|gprs[1][6]~q\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(0) & (\U_CPU|gprs[0][6]~q\ & 
-- (!\FLASH|altsyncram_component|auto_generated|q_a\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][6]~q\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(0),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(1),
	datad => \U_CPU|gprs[1][6]~q\,
	combout => \U_CPU|Mux1~0_combout\);

-- Location: LCCOMB_X35_Y23_N2
\U_CPU|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux1~1_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(1) & ((\U_CPU|Mux1~0_combout\ & ((\U_CPU|gprs[3][6]~q\))) # (!\U_CPU|Mux1~0_combout\ & (\U_CPU|gprs[2][6]~q\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(1) & 
-- (((\U_CPU|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][6]~q\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(1),
	datac => \U_CPU|gprs[3][6]~q\,
	datad => \U_CPU|Mux1~0_combout\,
	combout => \U_CPU|Mux1~1_combout\);

-- Location: LCCOMB_X20_Y21_N18
\U_CPU|U_ALU|ShiftRight0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftRight0~1_combout\ = (\U_CPU|Mux128~1_combout\ & ((\U_CPU|Mux129~1_combout\ & (\U_CPU|Mux0~1_combout\)) # (!\U_CPU|Mux129~1_combout\ & ((\U_CPU|Mux1~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux129~1_combout\,
	datab => \U_CPU|Mux128~1_combout\,
	datac => \U_CPU|Mux0~1_combout\,
	datad => \U_CPU|Mux1~1_combout\,
	combout => \U_CPU|U_ALU|ShiftRight0~1_combout\);

-- Location: LCCOMB_X19_Y21_N30
\U_CPU|U_ALU|ShiftRight0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftRight0~3_combout\ = (\U_CPU|U_ALU|ShiftRight0~1_combout\) # ((\U_CPU|U_ALU|ShiftRight0~2_combout\ & !\U_CPU|Mux128~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|ShiftRight0~2_combout\,
	datac => \U_CPU|Mux128~1_combout\,
	datad => \U_CPU|U_ALU|ShiftRight0~1_combout\,
	combout => \U_CPU|U_ALU|ShiftRight0~3_combout\);

-- Location: LCCOMB_X19_Y21_N4
\U_CPU|U_ALU|Mux8~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux8~0_combout\ = (\U_CPU|U_ALU|acu[0]~13_combout\ & ((\U_CPU|Mux6~1_combout\) # ((\U_CPU|U_ALU|acu[0]~12_combout\)))) # (!\U_CPU|U_ALU|acu[0]~13_combout\ & (((\U_CPU|Mux7~1_combout\ & !\U_CPU|U_ALU|acu[0]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux6~1_combout\,
	datab => \U_CPU|U_ALU|acu[0]~13_combout\,
	datac => \U_CPU|Mux7~1_combout\,
	datad => \U_CPU|U_ALU|acu[0]~12_combout\,
	combout => \U_CPU|U_ALU|Mux8~0_combout\);

-- Location: LCCOMB_X20_Y21_N24
\U_CPU|U_ALU|ShiftRight0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftRight0~0_combout\ = (\U_CPU|Mux129~1_combout\ & ((\U_CPU|Mux4~1_combout\))) # (!\U_CPU|Mux129~1_combout\ & (\U_CPU|Mux119~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Mux129~1_combout\,
	datac => \U_CPU|Mux119~1_combout\,
	datad => \U_CPU|Mux4~1_combout\,
	combout => \U_CPU|U_ALU|ShiftRight0~0_combout\);

-- Location: LCCOMB_X19_Y21_N24
\U_CPU|U_ALU|Mux8~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux8~1_combout\ = (\U_CPU|U_ALU|acu[0]~12_combout\ & ((\U_CPU|U_ALU|Mux8~0_combout\ & (\U_CPU|U_ALU|ShiftRight0~3_combout\)) # (!\U_CPU|U_ALU|Mux8~0_combout\ & ((\U_CPU|U_ALU|ShiftRight0~0_combout\))))) # (!\U_CPU|U_ALU|acu[0]~12_combout\ & 
-- (((\U_CPU|U_ALU|Mux8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|ShiftRight0~3_combout\,
	datab => \U_CPU|U_ALU|acu[0]~12_combout\,
	datac => \U_CPU|U_ALU|Mux8~0_combout\,
	datad => \U_CPU|U_ALU|ShiftRight0~0_combout\,
	combout => \U_CPU|U_ALU|Mux8~1_combout\);

-- Location: LCCOMB_X20_Y23_N10
\U_CPU|U_ALU|Mux8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux8~4_combout\ = (\U_CPU|U_ALU|acu[0]~14_combout\ & ((\U_CPU|U_ALU|Mux8~3_combout\ & ((!\U_CPU|Mux7~1_combout\))) # (!\U_CPU|U_ALU|Mux8~3_combout\ & (\U_CPU|U_ALU|Mux8~1_combout\)))) # (!\U_CPU|U_ALU|acu[0]~14_combout\ & 
-- (\U_CPU|U_ALU|Mux8~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110010011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu[0]~14_combout\,
	datab => \U_CPU|U_ALU|Mux8~3_combout\,
	datac => \U_CPU|U_ALU|Mux8~1_combout\,
	datad => \U_CPU|Mux7~1_combout\,
	combout => \U_CPU|U_ALU|Mux8~4_combout\);

-- Location: LCCOMB_X25_Y20_N12
\U_CPU|U_ALU|Mux8~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux8~5_combout\ = (\U_CPU|U_ALU|acu[0]~15_combout\ & ((\U_CPU|U_ALU|Mux8~4_combout\) # ((!\U_CPU|U_ALU|acu[0]~16_combout\)))) # (!\U_CPU|U_ALU|acu[0]~15_combout\ & (((\U_CPU|U_ALU|Add0~10_combout\ & \U_CPU|U_ALU|acu[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Mux8~4_combout\,
	datab => \U_CPU|U_ALU|acu[0]~15_combout\,
	datac => \U_CPU|U_ALU|Add0~10_combout\,
	datad => \U_CPU|U_ALU|acu[0]~16_combout\,
	combout => \U_CPU|U_ALU|Mux8~5_combout\);

-- Location: LCCOMB_X25_Y20_N4
\U_CPU|U_ALU|Mux8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux8~6_combout\ = (\U_CPU|Mux7~1_combout\ & ((\U_CPU|U_ALU|Mux8~5_combout\) # ((!\U_CPU|U_ALU|acu[0]~16_combout\ & \U_CPU|Mux129~1_combout\)))) # (!\U_CPU|Mux7~1_combout\ & (\U_CPU|U_ALU|Mux8~5_combout\ & ((\U_CPU|U_ALU|acu[0]~16_combout\) # 
-- (\U_CPU|Mux129~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux7~1_combout\,
	datab => \U_CPU|U_ALU|acu[0]~16_combout\,
	datac => \U_CPU|Mux129~1_combout\,
	datad => \U_CPU|U_ALU|Mux8~5_combout\,
	combout => \U_CPU|U_ALU|Mux8~6_combout\);

-- Location: FF_X25_Y20_N5
\U_CPU|U_ALU|acu[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|U_ALU|Mux8~6_combout\,
	ena => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|U_ALU|acu\(0));

-- Location: LCCOMB_X35_Y22_N0
\U_CPU|gprs[3][0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[3][0]~3_combout\ = (\U_CPU|gprs~51_combout\ & ((\U_CPU|U_ALU|acu\(0)))) # (!\U_CPU|gprs~51_combout\ & (\U_CPU|Selector74~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs~51_combout\,
	datab => \U_CPU|Selector74~0_combout\,
	datad => \U_CPU|U_ALU|acu\(0),
	combout => \U_CPU|gprs[3][0]~3_combout\);

-- Location: LCCOMB_X25_Y22_N0
\BUS_M|io_data_o[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|io_data_o[0]~0_combout\ = (\U_CPU|data_o\(0) & \BUS_M|io_we~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_CPU|data_o\(0),
	datad => \BUS_M|io_we~0_combout\,
	combout => \BUS_M|io_data_o[0]~0_combout\);

-- Location: FF_X25_Y21_N15
\T0|cmpa[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BUS_M|io_data_o[0]~0_combout\,
	sload => VCC,
	ena => \T0|cmpa[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|cmpa\(0));

-- Location: FF_X25_Y22_N1
\T0|tcon[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BUS_M|io_data_o[0]~0_combout\,
	ena => \T0|tcon[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|tcon\(0));

-- Location: LCCOMB_X26_Y22_N6
\T0|Add2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add2~0_combout\ = \T0|T\(0) $ (VCC)
-- \T0|Add2~1\ = CARRY(\T0|T\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T0|T\(0),
	datad => VCC,
	combout => \T0|Add2~0_combout\,
	cout => \T0|Add2~1\);

-- Location: LCCOMB_X26_Y22_N0
\T0|T~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|T~0_combout\ = (\BUS_M|io_we~0_combout\ & (((\U_CPU|data_o\(0))))) # (!\BUS_M|io_we~0_combout\ & (!\T0|main~4_combout\ & ((\T0|Add2~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_we~0_combout\,
	datab => \T0|main~4_combout\,
	datac => \U_CPU|data_o\(0),
	datad => \T0|Add2~0_combout\,
	combout => \T0|T~0_combout\);

-- Location: LCCOMB_X25_Y22_N16
\BUS_M|io_data_o[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|io_data_o[1]~1_combout\ = (\U_CPU|data_o\(1) & \BUS_M|io_we~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_CPU|data_o\(1),
	datad => \BUS_M|io_we~0_combout\,
	combout => \BUS_M|io_data_o[1]~1_combout\);

-- Location: FF_X25_Y22_N17
\T0|tcon[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BUS_M|io_data_o[1]~1_combout\,
	ena => \T0|tcon[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|tcon\(1));

-- Location: LCCOMB_X26_Y24_N8
\T0|ShiftLeft0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|ShiftLeft0~0_combout\ = (\T0|tcon\(1)) # (\T0|tcon\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T0|tcon\(1),
	datac => \T0|tcon\(2),
	combout => \T0|ShiftLeft0~0_combout\);

-- Location: LCCOMB_X26_Y24_N14
\T0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add0~0_combout\ = (((!\T0|tcon\(0) & !\T0|ShiftLeft0~0_combout\)))
-- \T0|Add0~1\ = CARRY((!\T0|tcon\(0) & !\T0|ShiftLeft0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|tcon\(0),
	datab => \T0|ShiftLeft0~0_combout\,
	datad => VCC,
	combout => \T0|Add0~0_combout\,
	cout => \T0|Add0~1\);

-- Location: LCCOMB_X27_Y24_N0
\T0|preScaler[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|preScaler[0]~9_combout\ = \T0|preScaler\(0) $ (VCC)
-- \T0|preScaler[0]~10\ = CARRY(\T0|preScaler\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T0|preScaler\(0),
	datad => VCC,
	combout => \T0|preScaler[0]~9_combout\,
	cout => \T0|preScaler[0]~10\);

-- Location: LCCOMB_X31_Y23_N8
\U_CPU|Selector34~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector34~0_combout\ = (\U_CPU|cont\(1) & (\U_CPU|cont\(0))) # (!\U_CPU|cont\(1) & ((\U_CPU|cont\(0) & ((\U_CPU|gprs[1][7]~q\))) # (!\U_CPU|cont\(0) & (\U_CPU|gprs[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(1),
	datab => \U_CPU|cont\(0),
	datac => \U_CPU|gprs[0][7]~q\,
	datad => \U_CPU|gprs[1][7]~q\,
	combout => \U_CPU|Selector34~0_combout\);

-- Location: LCCOMB_X31_Y23_N2
\U_CPU|Selector34~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector34~1_combout\ = (\U_CPU|cont\(1) & ((\U_CPU|Selector34~0_combout\ & (\U_CPU|gprs[3][7]~q\)) # (!\U_CPU|Selector34~0_combout\ & ((\U_CPU|gprs[2][7]~q\))))) # (!\U_CPU|cont\(1) & (\U_CPU|Selector34~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(1),
	datab => \U_CPU|Selector34~0_combout\,
	datac => \U_CPU|gprs[3][7]~q\,
	datad => \U_CPU|gprs[2][7]~q\,
	combout => \U_CPU|Selector34~1_combout\);

-- Location: LCCOMB_X32_Y22_N24
\U_CPU|data_o[7]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|data_o[7]~4_combout\ = (\U_CPU|cont\(2) & \U_CPU|state.func~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_CPU|cont\(2),
	datad => \U_CPU|state.func~q\,
	combout => \U_CPU|data_o[7]~4_combout\);

-- Location: LCCOMB_X32_Y19_N2
\U_CPU|data_o[7]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|data_o[7]~3_combout\ = (\U_CPU|state.func~q\ & (((!\U_CPU|cont\(1) & !\U_CPU|cont\(0))) # (!\U_CPU|cont\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(2),
	datab => \U_CPU|state.func~q\,
	datac => \U_CPU|cont\(1),
	datad => \U_CPU|cont\(0),
	combout => \U_CPU|data_o[7]~3_combout\);

-- Location: LCCOMB_X32_Y22_N30
\U_CPU|Selector34~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector34~2_combout\ = (\U_CPU|data_o[7]~4_combout\ & ((\U_CPU|retr\(7)) # ((\U_CPU|data_o[7]~3_combout\)))) # (!\U_CPU|data_o[7]~4_combout\ & (((\U_CPU|Mux0~1_combout\ & !\U_CPU|data_o[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|retr\(7),
	datab => \U_CPU|data_o[7]~4_combout\,
	datac => \U_CPU|Mux0~1_combout\,
	datad => \U_CPU|data_o[7]~3_combout\,
	combout => \U_CPU|Selector34~2_combout\);

-- Location: LCCOMB_X32_Y22_N4
\U_CPU|Selector34~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector34~3_combout\ = (\U_CPU|Selector34~2_combout\ & ((\U_CPU|U_INT|irq~q\) # ((!\U_CPU|data_o[7]~3_combout\)))) # (!\U_CPU|Selector34~2_combout\ & (((\U_CPU|Selector34~1_combout\ & \U_CPU|data_o[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|irq~q\,
	datab => \U_CPU|Selector34~1_combout\,
	datac => \U_CPU|Selector34~2_combout\,
	datad => \U_CPU|data_o[7]~3_combout\,
	combout => \U_CPU|Selector34~3_combout\);

-- Location: FF_X32_Y22_N5
\U_CPU|data_o[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector34~3_combout\,
	ena => \U_CPU|data_o[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|data_o\(7));

-- Location: LCCOMB_X26_Y21_N24
\BUS_M|io_data_o[7]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|io_data_o[7]~7_combout\ = (\U_CPU|data_o\(7) & \BUS_M|io_we~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|data_o\(7),
	datad => \BUS_M|io_we~0_combout\,
	combout => \BUS_M|io_data_o[7]~7_combout\);

-- Location: FF_X26_Y21_N25
\T0|tcon[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BUS_M|io_data_o[7]~7_combout\,
	ena => \T0|tcon[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|tcon\(7));

-- Location: LCCOMB_X27_Y24_N30
\T0|preScaler[7]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|preScaler[7]~8_combout\ = (\T0|tcon\(7) & !\BUS_M|io_we~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|tcon\(7),
	datac => \BUS_M|io_we~0_combout\,
	combout => \T0|preScaler[7]~8_combout\);

-- Location: FF_X27_Y24_N1
\T0|preScaler[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|preScaler[0]~9_combout\,
	sclr => \T0|Equal3~4_combout\,
	ena => \T0|preScaler[7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|preScaler\(0));

-- Location: LCCOMB_X26_Y24_N16
\T0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add0~2_combout\ = (\T0|tcon\(0) & ((\T0|ShiftLeft0~0_combout\ & (!\T0|Add0~1\)) # (!\T0|ShiftLeft0~0_combout\ & (\T0|Add0~1\ & VCC)))) # (!\T0|tcon\(0) & (((!\T0|Add0~1\))))
-- \T0|Add0~3\ = CARRY((!\T0|Add0~1\ & ((\T0|ShiftLeft0~0_combout\) # (!\T0|tcon\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T0|tcon\(0),
	datab => \T0|ShiftLeft0~0_combout\,
	datad => VCC,
	cin => \T0|Add0~1\,
	combout => \T0|Add0~2_combout\,
	cout => \T0|Add0~3\);

-- Location: LCCOMB_X27_Y24_N2
\T0|preScaler[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|preScaler[1]~11_combout\ = (\T0|preScaler\(1) & (!\T0|preScaler[0]~10\)) # (!\T0|preScaler\(1) & ((\T0|preScaler[0]~10\) # (GND)))
-- \T0|preScaler[1]~12\ = CARRY((!\T0|preScaler[0]~10\) # (!\T0|preScaler\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T0|preScaler\(1),
	datad => VCC,
	cin => \T0|preScaler[0]~10\,
	combout => \T0|preScaler[1]~11_combout\,
	cout => \T0|preScaler[1]~12\);

-- Location: FF_X27_Y24_N3
\T0|preScaler[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|preScaler[1]~11_combout\,
	sclr => \T0|Equal3~4_combout\,
	ena => \T0|preScaler[7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|preScaler\(1));

-- Location: LCCOMB_X27_Y24_N26
\T0|Equal3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Equal3~0_combout\ = (\T0|Add0~0_combout\ & (\T0|preScaler\(0) & (\T0|Add0~2_combout\ $ (!\T0|preScaler\(1))))) # (!\T0|Add0~0_combout\ & (!\T0|preScaler\(0) & (\T0|Add0~2_combout\ $ (!\T0|preScaler\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|Add0~0_combout\,
	datab => \T0|preScaler\(0),
	datac => \T0|Add0~2_combout\,
	datad => \T0|preScaler\(1),
	combout => \T0|Equal3~0_combout\);

-- Location: LCCOMB_X26_Y24_N6
\T0|ShiftLeft0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|ShiftLeft0~3_combout\ = (\T0|tcon\(1) & \T0|tcon\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T0|tcon\(1),
	datac => \T0|tcon\(2),
	combout => \T0|ShiftLeft0~3_combout\);

-- Location: LCCOMB_X26_Y24_N4
\T0|ShiftLeft0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|ShiftLeft0~2_combout\ = (!\T0|tcon\(1) & \T0|tcon\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011000000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T0|tcon\(1),
	datac => \T0|tcon\(2),
	combout => \T0|ShiftLeft0~2_combout\);

-- Location: LCCOMB_X26_Y24_N2
\T0|ShiftLeft0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|ShiftLeft0~1_combout\ = (\T0|tcon\(1) & !\T0|tcon\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T0|tcon\(1),
	datac => \T0|tcon\(2),
	combout => \T0|ShiftLeft0~1_combout\);

-- Location: LCCOMB_X26_Y24_N18
\T0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add0~4_combout\ = (\T0|Add0~3\ & ((((!\T0|tcon\(0) & \T0|ShiftLeft0~1_combout\))))) # (!\T0|Add0~3\ & (((!\T0|tcon\(0) & \T0|ShiftLeft0~1_combout\)) # (GND)))
-- \T0|Add0~5\ = CARRY(((!\T0|tcon\(0) & \T0|ShiftLeft0~1_combout\)) # (!\T0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T0|tcon\(0),
	datab => \T0|ShiftLeft0~1_combout\,
	datad => VCC,
	cin => \T0|Add0~3\,
	combout => \T0|Add0~4_combout\,
	cout => \T0|Add0~5\);

-- Location: LCCOMB_X26_Y24_N20
\T0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add0~6_combout\ = (\T0|tcon\(0) & ((\T0|ShiftLeft0~1_combout\ & (\T0|Add0~5\ & VCC)) # (!\T0|ShiftLeft0~1_combout\ & (!\T0|Add0~5\)))) # (!\T0|tcon\(0) & (((!\T0|Add0~5\))))
-- \T0|Add0~7\ = CARRY((!\T0|Add0~5\ & ((!\T0|ShiftLeft0~1_combout\) # (!\T0|tcon\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T0|tcon\(0),
	datab => \T0|ShiftLeft0~1_combout\,
	datad => VCC,
	cin => \T0|Add0~5\,
	combout => \T0|Add0~6_combout\,
	cout => \T0|Add0~7\);

-- Location: LCCOMB_X26_Y24_N22
\T0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add0~8_combout\ = (\T0|Add0~7\ & ((((!\T0|tcon\(0) & \T0|ShiftLeft0~2_combout\))))) # (!\T0|Add0~7\ & (((!\T0|tcon\(0) & \T0|ShiftLeft0~2_combout\)) # (GND)))
-- \T0|Add0~9\ = CARRY(((!\T0|tcon\(0) & \T0|ShiftLeft0~2_combout\)) # (!\T0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011010001001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T0|tcon\(0),
	datab => \T0|ShiftLeft0~2_combout\,
	datad => VCC,
	cin => \T0|Add0~7\,
	combout => \T0|Add0~8_combout\,
	cout => \T0|Add0~9\);

-- Location: LCCOMB_X26_Y24_N24
\T0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add0~10_combout\ = (\T0|tcon\(0) & ((\T0|ShiftLeft0~2_combout\ & (\T0|Add0~9\ & VCC)) # (!\T0|ShiftLeft0~2_combout\ & (!\T0|Add0~9\)))) # (!\T0|tcon\(0) & (((!\T0|Add0~9\))))
-- \T0|Add0~11\ = CARRY((!\T0|Add0~9\ & ((!\T0|ShiftLeft0~2_combout\) # (!\T0|tcon\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000011100000111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T0|tcon\(0),
	datab => \T0|ShiftLeft0~2_combout\,
	datad => VCC,
	cin => \T0|Add0~9\,
	combout => \T0|Add0~10_combout\,
	cout => \T0|Add0~11\);

-- Location: LCCOMB_X26_Y24_N26
\T0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add0~12_combout\ = (\T0|Add0~11\ & ((((\T0|ShiftLeft0~3_combout\ & !\T0|tcon\(0)))))) # (!\T0|Add0~11\ & (((\T0|ShiftLeft0~3_combout\ & !\T0|tcon\(0))) # (GND)))
-- \T0|Add0~13\ = CARRY(((\T0|ShiftLeft0~3_combout\ & !\T0|tcon\(0))) # (!\T0|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001000101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T0|ShiftLeft0~3_combout\,
	datab => \T0|tcon\(0),
	datad => VCC,
	cin => \T0|Add0~11\,
	combout => \T0|Add0~12_combout\,
	cout => \T0|Add0~13\);

-- Location: LCCOMB_X26_Y24_N28
\T0|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add0~14_combout\ = \T0|Add0~13\ $ (((!\T0|ShiftLeft0~3_combout\) # (!\T0|tcon\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T0|tcon\(0),
	datad => \T0|ShiftLeft0~3_combout\,
	cin => \T0|Add0~13\,
	combout => \T0|Add0~14_combout\);

-- Location: LCCOMB_X27_Y24_N4
\T0|preScaler[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|preScaler[2]~13_combout\ = (\T0|preScaler\(2) & (\T0|preScaler[1]~12\ $ (GND))) # (!\T0|preScaler\(2) & (!\T0|preScaler[1]~12\ & VCC))
-- \T0|preScaler[2]~14\ = CARRY((\T0|preScaler\(2) & !\T0|preScaler[1]~12\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T0|preScaler\(2),
	datad => VCC,
	cin => \T0|preScaler[1]~12\,
	combout => \T0|preScaler[2]~13_combout\,
	cout => \T0|preScaler[2]~14\);

-- Location: FF_X27_Y24_N5
\T0|preScaler[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|preScaler[2]~13_combout\,
	sclr => \T0|Equal3~4_combout\,
	ena => \T0|preScaler[7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|preScaler\(2));

-- Location: LCCOMB_X27_Y24_N6
\T0|preScaler[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|preScaler[3]~15_combout\ = (\T0|preScaler\(3) & (!\T0|preScaler[2]~14\)) # (!\T0|preScaler\(3) & ((\T0|preScaler[2]~14\) # (GND)))
-- \T0|preScaler[3]~16\ = CARRY((!\T0|preScaler[2]~14\) # (!\T0|preScaler\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T0|preScaler\(3),
	datad => VCC,
	cin => \T0|preScaler[2]~14\,
	combout => \T0|preScaler[3]~15_combout\,
	cout => \T0|preScaler[3]~16\);

-- Location: FF_X27_Y24_N7
\T0|preScaler[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|preScaler[3]~15_combout\,
	sclr => \T0|Equal3~4_combout\,
	ena => \T0|preScaler[7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|preScaler\(3));

-- Location: LCCOMB_X27_Y24_N8
\T0|preScaler[4]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|preScaler[4]~17_combout\ = (\T0|preScaler\(4) & (\T0|preScaler[3]~16\ $ (GND))) # (!\T0|preScaler\(4) & (!\T0|preScaler[3]~16\ & VCC))
-- \T0|preScaler[4]~18\ = CARRY((\T0|preScaler\(4) & !\T0|preScaler[3]~16\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T0|preScaler\(4),
	datad => VCC,
	cin => \T0|preScaler[3]~16\,
	combout => \T0|preScaler[4]~17_combout\,
	cout => \T0|preScaler[4]~18\);

-- Location: FF_X27_Y24_N9
\T0|preScaler[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|preScaler[4]~17_combout\,
	sclr => \T0|Equal3~4_combout\,
	ena => \T0|preScaler[7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|preScaler\(4));

-- Location: LCCOMB_X27_Y24_N10
\T0|preScaler[5]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|preScaler[5]~19_combout\ = (\T0|preScaler\(5) & (!\T0|preScaler[4]~18\)) # (!\T0|preScaler\(5) & ((\T0|preScaler[4]~18\) # (GND)))
-- \T0|preScaler[5]~20\ = CARRY((!\T0|preScaler[4]~18\) # (!\T0|preScaler\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T0|preScaler\(5),
	datad => VCC,
	cin => \T0|preScaler[4]~18\,
	combout => \T0|preScaler[5]~19_combout\,
	cout => \T0|preScaler[5]~20\);

-- Location: FF_X27_Y24_N11
\T0|preScaler[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|preScaler[5]~19_combout\,
	sclr => \T0|Equal3~4_combout\,
	ena => \T0|preScaler[7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|preScaler\(5));

-- Location: LCCOMB_X27_Y24_N12
\T0|preScaler[6]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|preScaler[6]~21_combout\ = (\T0|preScaler\(6) & (\T0|preScaler[5]~20\ $ (GND))) # (!\T0|preScaler\(6) & (!\T0|preScaler[5]~20\ & VCC))
-- \T0|preScaler[6]~22\ = CARRY((\T0|preScaler\(6) & !\T0|preScaler[5]~20\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T0|preScaler\(6),
	datad => VCC,
	cin => \T0|preScaler[5]~20\,
	combout => \T0|preScaler[6]~21_combout\,
	cout => \T0|preScaler[6]~22\);

-- Location: FF_X27_Y24_N13
\T0|preScaler[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|preScaler[6]~21_combout\,
	sclr => \T0|Equal3~4_combout\,
	ena => \T0|preScaler[7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|preScaler\(6));

-- Location: LCCOMB_X27_Y24_N14
\T0|preScaler[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|preScaler[7]~23_combout\ = \T0|preScaler\(7) $ (\T0|preScaler[6]~22\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T0|preScaler\(7),
	cin => \T0|preScaler[6]~22\,
	combout => \T0|preScaler[7]~23_combout\);

-- Location: FF_X27_Y24_N15
\T0|preScaler[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|preScaler[7]~23_combout\,
	sclr => \T0|Equal3~4_combout\,
	ena => \T0|preScaler[7]~8_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|preScaler\(7));

-- Location: LCCOMB_X27_Y24_N16
\T0|Equal3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Equal3~3_combout\ = (\T0|Add0~12_combout\ & (\T0|preScaler\(6) & (\T0|Add0~14_combout\ $ (!\T0|preScaler\(7))))) # (!\T0|Add0~12_combout\ & (!\T0|preScaler\(6) & (\T0|Add0~14_combout\ $ (!\T0|preScaler\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|Add0~12_combout\,
	datab => \T0|Add0~14_combout\,
	datac => \T0|preScaler\(7),
	datad => \T0|preScaler\(6),
	combout => \T0|Equal3~3_combout\);

-- Location: LCCOMB_X27_Y24_N22
\T0|Equal3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Equal3~2_combout\ = (\T0|preScaler\(5) & (\T0|Add0~10_combout\ & (\T0|Add0~8_combout\ $ (!\T0|preScaler\(4))))) # (!\T0|preScaler\(5) & (!\T0|Add0~10_combout\ & (\T0|Add0~8_combout\ $ (!\T0|preScaler\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|preScaler\(5),
	datab => \T0|Add0~8_combout\,
	datac => \T0|preScaler\(4),
	datad => \T0|Add0~10_combout\,
	combout => \T0|Equal3~2_combout\);

-- Location: LCCOMB_X27_Y24_N28
\T0|Equal3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Equal3~1_combout\ = (\T0|preScaler\(3) & (\T0|Add0~6_combout\ & (\T0|Add0~4_combout\ $ (!\T0|preScaler\(2))))) # (!\T0|preScaler\(3) & (!\T0|Add0~6_combout\ & (\T0|Add0~4_combout\ $ (!\T0|preScaler\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|preScaler\(3),
	datab => \T0|Add0~4_combout\,
	datac => \T0|preScaler\(2),
	datad => \T0|Add0~6_combout\,
	combout => \T0|Equal3~1_combout\);

-- Location: LCCOMB_X27_Y24_N18
\T0|Equal3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Equal3~4_combout\ = (\T0|Equal3~0_combout\ & (\T0|Equal3~3_combout\ & (\T0|Equal3~2_combout\ & \T0|Equal3~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|Equal3~0_combout\,
	datab => \T0|Equal3~3_combout\,
	datac => \T0|Equal3~2_combout\,
	datad => \T0|Equal3~1_combout\,
	combout => \T0|Equal3~4_combout\);

-- Location: LCCOMB_X26_Y21_N4
\T0|T[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|T[0]~1_combout\ = (\BUS_M|io_we~0_combout\ & ((\BUS_M|io_adr[3]~1_combout\) # ((!\UA0|Equal4~0_combout\) # (!\BANK0|Equal3~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_adr[3]~1_combout\,
	datab => \BANK0|Equal3~0_combout\,
	datac => \BUS_M|io_we~0_combout\,
	datad => \UA0|Equal4~0_combout\,
	combout => \T0|T[0]~1_combout\);

-- Location: LCCOMB_X27_Y24_N20
\T0|T[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|T[0]~2_combout\ = (!\T0|T[0]~1_combout\ & ((\BUS_M|io_we~0_combout\) # ((\T0|Equal3~4_combout\ & \T0|tcon\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_we~0_combout\,
	datab => \T0|Equal3~4_combout\,
	datac => \T0|tcon\(7),
	datad => \T0|T[0]~1_combout\,
	combout => \T0|T[0]~2_combout\);

-- Location: FF_X26_Y22_N1
\T0|T[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|T~0_combout\,
	ena => \T0|T[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|T\(0));

-- Location: LCCOMB_X25_Y22_N28
\T0|BUS_S|data_o[0]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[0]~6_combout\ = (\T0|BUS_S|data_o[2]~5_combout\ & ((\BUS_M|io_data_o[0]~0_combout\) # ((\T0|BUS_S|data_o[2]~1_combout\)))) # (!\T0|BUS_S|data_o[2]~5_combout\ & (((\T0|T\(0) & !\T0|BUS_S|data_o[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|BUS_S|data_o[2]~5_combout\,
	datab => \BUS_M|io_data_o[0]~0_combout\,
	datac => \T0|T\(0),
	datad => \T0|BUS_S|data_o[2]~1_combout\,
	combout => \T0|BUS_S|data_o[0]~6_combout\);

-- Location: LCCOMB_X25_Y22_N14
\T0|BUS_S|data_o[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[0]~7_combout\ = (\T0|BUS_S|data_o[2]~4_combout\ & ((\T0|BUS_S|data_o[0]~6_combout\ & ((\T0|tcon\(0)))) # (!\T0|BUS_S|data_o[0]~6_combout\ & (\T0|cmpa\(0))))) # (!\T0|BUS_S|data_o[2]~4_combout\ & (((\T0|BUS_S|data_o[0]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|cmpa\(0),
	datab => \T0|tcon\(0),
	datac => \T0|BUS_S|data_o[2]~4_combout\,
	datad => \T0|BUS_S|data_o[0]~6_combout\,
	combout => \T0|BUS_S|data_o[0]~7_combout\);

-- Location: LCCOMB_X26_Y18_N8
\T0|BUS_S|data_o[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[0]~9_combout\ = (!\T0|BUS_S|data_o~8_combout\ & \T0|BUS_S|data_o[0]~7_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T0|BUS_S|data_o~8_combout\,
	datad => \T0|BUS_S|data_o[0]~7_combout\,
	combout => \T0|BUS_S|data_o[0]~9_combout\);

-- Location: LCCOMB_X29_Y18_N18
\UA0|Mux23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Mux23~0_combout\ = (\UA0|Equal4~0_combout\ & (\BUS_M|io_adr[3]~1_combout\ & (\BUS_M|io_adr[0]~3_combout\ & \BUS_M|io_adr[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|Equal4~0_combout\,
	datab => \BUS_M|io_adr[3]~1_combout\,
	datac => \BUS_M|io_adr[0]~3_combout\,
	datad => \BUS_M|io_adr[1]~2_combout\,
	combout => \UA0|Mux23~0_combout\);

-- Location: LCCOMB_X26_Y18_N30
\UA0|ucontb[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|ucontb[0]~0_combout\ = (\BUS_M|io_we~0_combout\ & \UA0|Mux23~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \BUS_M|io_we~0_combout\,
	datac => \UA0|Mux23~0_combout\,
	combout => \UA0|ucontb[0]~0_combout\);

-- Location: FF_X26_Y18_N9
\UA0|ucontb[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|BUS_S|data_o[0]~9_combout\,
	ena => \UA0|ucontb[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ucontb\(0));

-- Location: LCCOMB_X27_Y6_N2
\UA0|T[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|T[0]~8_combout\ = \UA0|T\(0) $ (VCC)
-- \UA0|T[0]~9\ = CARRY(\UA0|T\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UA0|T\(0),
	datad => VCC,
	combout => \UA0|T[0]~8_combout\,
	cout => \UA0|T[0]~9\);

-- Location: LCCOMB_X28_Y18_N4
\UA0|uconta[7]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|uconta[7]~2_combout\ = !\T0|BUS_S|data_o[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T0|BUS_S|data_o[7]~30_combout\,
	combout => \UA0|uconta[7]~2_combout\);

-- Location: LCCOMB_X29_Y18_N28
\UA0|Mux9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Mux9~0_combout\ = (\UA0|Equal4~0_combout\ & (\BUS_M|io_adr[3]~1_combout\ & (!\BUS_M|io_adr[0]~3_combout\ & \BUS_M|io_adr[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|Equal4~0_combout\,
	datab => \BUS_M|io_adr[3]~1_combout\,
	datac => \BUS_M|io_adr[0]~3_combout\,
	datad => \BUS_M|io_adr[1]~2_combout\,
	combout => \UA0|Mux9~0_combout\);

-- Location: LCCOMB_X29_Y18_N26
\UA0|uconta[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|uconta[6]~0_combout\ = (\BUS_M|io_we~0_combout\ & \UA0|Mux9~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BUS_M|io_we~0_combout\,
	datad => \UA0|Mux9~0_combout\,
	combout => \UA0|uconta[6]~0_combout\);

-- Location: FF_X28_Y18_N5
\UA0|uconta[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|uconta[7]~2_combout\,
	ena => \UA0|uconta[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|uconta\(7));

-- Location: LCCOMB_X35_Y23_N8
\U_CPU|Selector35~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector35~0_combout\ = (\U_CPU|cont\(0) & (((\U_CPU|cont\(1))))) # (!\U_CPU|cont\(0) & ((\U_CPU|cont\(1) & ((\U_CPU|gprs[2][6]~q\))) # (!\U_CPU|cont\(1) & (\U_CPU|gprs[0][6]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][6]~q\,
	datab => \U_CPU|cont\(0),
	datac => \U_CPU|cont\(1),
	datad => \U_CPU|gprs[2][6]~q\,
	combout => \U_CPU|Selector35~0_combout\);

-- Location: LCCOMB_X35_Y23_N26
\U_CPU|Selector35~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector35~1_combout\ = (\U_CPU|Selector35~0_combout\ & ((\U_CPU|gprs[3][6]~q\) # ((!\U_CPU|cont\(0))))) # (!\U_CPU|Selector35~0_combout\ & (((\U_CPU|gprs[1][6]~q\ & \U_CPU|cont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[3][6]~q\,
	datab => \U_CPU|gprs[1][6]~q\,
	datac => \U_CPU|Selector35~0_combout\,
	datad => \U_CPU|cont\(0),
	combout => \U_CPU|Selector35~1_combout\);

-- Location: LCCOMB_X32_Y22_N28
\U_CPU|Selector35~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector35~2_combout\ = (\U_CPU|data_o[7]~3_combout\ & ((\U_CPU|data_o[7]~4_combout\) # ((\U_CPU|Selector35~1_combout\)))) # (!\U_CPU|data_o[7]~3_combout\ & (!\U_CPU|data_o[7]~4_combout\ & (\U_CPU|Mux1~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|data_o[7]~3_combout\,
	datab => \U_CPU|data_o[7]~4_combout\,
	datac => \U_CPU|Mux1~1_combout\,
	datad => \U_CPU|Selector35~1_combout\,
	combout => \U_CPU|Selector35~2_combout\);

-- Location: LCCOMB_X32_Y22_N10
\U_CPU|Selector35~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector35~3_combout\ = (\U_CPU|Selector35~2_combout\ & (((\U_CPU|stat\(6)) # (!\U_CPU|data_o[7]~4_combout\)))) # (!\U_CPU|Selector35~2_combout\ & (\U_CPU|retr\(6) & ((\U_CPU|data_o[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|retr\(6),
	datab => \U_CPU|Selector35~2_combout\,
	datac => \U_CPU|stat\(6),
	datad => \U_CPU|data_o[7]~4_combout\,
	combout => \U_CPU|Selector35~3_combout\);

-- Location: FF_X32_Y22_N11
\U_CPU|data_o[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector35~3_combout\,
	ena => \U_CPU|data_o[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|data_o\(6));

-- Location: LCCOMB_X25_Y22_N12
\BUS_M|io_data_o[6]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|io_data_o[6]~6_combout\ = (\U_CPU|data_o\(6) & \BUS_M|io_we~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|data_o\(6),
	datad => \BUS_M|io_we~0_combout\,
	combout => \BUS_M|io_data_o[6]~6_combout\);

-- Location: LCCOMB_X26_Y22_N8
\T0|Add2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add2~2_combout\ = (\T0|T\(1) & (!\T0|Add2~1\)) # (!\T0|T\(1) & ((\T0|Add2~1\) # (GND)))
-- \T0|Add2~3\ = CARRY((!\T0|Add2~1\) # (!\T0|T\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T0|T\(1),
	datad => VCC,
	cin => \T0|Add2~1\,
	combout => \T0|Add2~2_combout\,
	cout => \T0|Add2~3\);

-- Location: LCCOMB_X26_Y22_N10
\T0|Add2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add2~4_combout\ = (\T0|T\(2) & (\T0|Add2~3\ $ (GND))) # (!\T0|T\(2) & (!\T0|Add2~3\ & VCC))
-- \T0|Add2~5\ = CARRY((\T0|T\(2) & !\T0|Add2~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T0|T\(2),
	datad => VCC,
	cin => \T0|Add2~3\,
	combout => \T0|Add2~4_combout\,
	cout => \T0|Add2~5\);

-- Location: LCCOMB_X26_Y22_N28
\T0|T~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|T~4_combout\ = (\BUS_M|io_we~0_combout\ & (((\U_CPU|data_o\(2))))) # (!\BUS_M|io_we~0_combout\ & (!\T0|main~4_combout\ & ((\T0|Add2~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_we~0_combout\,
	datab => \T0|main~4_combout\,
	datac => \U_CPU|data_o\(2),
	datad => \T0|Add2~4_combout\,
	combout => \T0|T~4_combout\);

-- Location: FF_X26_Y22_N29
\T0|T[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|T~4_combout\,
	ena => \T0|T[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|T\(2));

-- Location: LCCOMB_X26_Y22_N12
\T0|Add2~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add2~6_combout\ = (\T0|T\(3) & (!\T0|Add2~5\)) # (!\T0|T\(3) & ((\T0|Add2~5\) # (GND)))
-- \T0|Add2~7\ = CARRY((!\T0|Add2~5\) # (!\T0|T\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T0|T\(3),
	datad => VCC,
	cin => \T0|Add2~5\,
	combout => \T0|Add2~6_combout\,
	cout => \T0|Add2~7\);

-- Location: LCCOMB_X26_Y22_N30
\T0|T~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|T~5_combout\ = (\BUS_M|io_we~0_combout\ & (((\U_CPU|data_o\(3))))) # (!\BUS_M|io_we~0_combout\ & (!\T0|main~4_combout\ & ((\T0|Add2~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_we~0_combout\,
	datab => \T0|main~4_combout\,
	datac => \U_CPU|data_o\(3),
	datad => \T0|Add2~6_combout\,
	combout => \T0|T~5_combout\);

-- Location: FF_X26_Y22_N31
\T0|T[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|T~5_combout\,
	ena => \T0|T[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|T\(3));

-- Location: LCCOMB_X26_Y22_N14
\T0|Add2~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add2~8_combout\ = (\T0|T\(4) & (\T0|Add2~7\ $ (GND))) # (!\T0|T\(4) & (!\T0|Add2~7\ & VCC))
-- \T0|Add2~9\ = CARRY((\T0|T\(4) & !\T0|Add2~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T0|T\(4),
	datad => VCC,
	cin => \T0|Add2~7\,
	combout => \T0|Add2~8_combout\,
	cout => \T0|Add2~9\);

-- Location: LCCOMB_X26_Y22_N16
\T0|Add2~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add2~10_combout\ = (\T0|T\(5) & (!\T0|Add2~9\)) # (!\T0|T\(5) & ((\T0|Add2~9\) # (GND)))
-- \T0|Add2~11\ = CARRY((!\T0|Add2~9\) # (!\T0|T\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T0|T\(5),
	datad => VCC,
	cin => \T0|Add2~9\,
	combout => \T0|Add2~10_combout\,
	cout => \T0|Add2~11\);

-- Location: LCCOMB_X26_Y22_N4
\T0|T~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|T~7_combout\ = (\BUS_M|io_we~0_combout\ & (((\U_CPU|data_o\(5))))) # (!\BUS_M|io_we~0_combout\ & (!\T0|main~4_combout\ & ((\T0|Add2~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_we~0_combout\,
	datab => \T0|main~4_combout\,
	datac => \U_CPU|data_o\(5),
	datad => \T0|Add2~10_combout\,
	combout => \T0|T~7_combout\);

-- Location: FF_X26_Y22_N5
\T0|T[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|T~7_combout\,
	ena => \T0|T[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|T\(5));

-- Location: LCCOMB_X26_Y22_N18
\T0|Add2~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add2~12_combout\ = (\T0|T\(6) & (\T0|Add2~11\ $ (GND))) # (!\T0|T\(6) & (!\T0|Add2~11\ & VCC))
-- \T0|Add2~13\ = CARRY((\T0|T\(6) & !\T0|Add2~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T0|T\(6),
	datad => VCC,
	cin => \T0|Add2~11\,
	combout => \T0|Add2~12_combout\,
	cout => \T0|Add2~13\);

-- Location: LCCOMB_X25_Y22_N30
\T0|T~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|T~8_combout\ = (\BUS_M|io_we~0_combout\ & (\U_CPU|data_o\(6))) # (!\BUS_M|io_we~0_combout\ & (((\T0|Add2~12_combout\ & !\T0|main~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|data_o\(6),
	datab => \BUS_M|io_we~0_combout\,
	datac => \T0|Add2~12_combout\,
	datad => \T0|main~4_combout\,
	combout => \T0|T~8_combout\);

-- Location: FF_X25_Y22_N31
\T0|T[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|T~8_combout\,
	ena => \T0|T[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|T\(6));

-- Location: LCCOMB_X25_Y22_N8
\T0|BUS_S|data_o[6]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[6]~25_combout\ = (\T0|BUS_S|data_o[2]~1_combout\ & (((\T0|BUS_S|data_o[2]~5_combout\)))) # (!\T0|BUS_S|data_o[2]~1_combout\ & ((\T0|BUS_S|data_o[2]~5_combout\ & (\BUS_M|io_data_o[6]~6_combout\)) # (!\T0|BUS_S|data_o[2]~5_combout\ & 
-- ((\T0|T\(6))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_data_o[6]~6_combout\,
	datab => \T0|BUS_S|data_o[2]~1_combout\,
	datac => \T0|T\(6),
	datad => \T0|BUS_S|data_o[2]~5_combout\,
	combout => \T0|BUS_S|data_o[6]~25_combout\);

-- Location: FF_X25_Y21_N27
\T0|cmpa[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BUS_M|io_data_o[6]~6_combout\,
	sload => VCC,
	ena => \T0|cmpa[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|cmpa\(6));

-- Location: FF_X25_Y22_N13
\T0|tcon[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BUS_M|io_data_o[6]~6_combout\,
	ena => \T0|tcon[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|tcon\(6));

-- Location: LCCOMB_X26_Y18_N24
\T0|BUS_S|data_o[6]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[6]~26_combout\ = (\T0|BUS_S|data_o[6]~25_combout\ & (((\T0|tcon\(6)) # (!\T0|BUS_S|data_o[2]~4_combout\)))) # (!\T0|BUS_S|data_o[6]~25_combout\ & (\T0|cmpa\(6) & ((\T0|BUS_S|data_o[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|BUS_S|data_o[6]~25_combout\,
	datab => \T0|cmpa\(6),
	datac => \T0|tcon\(6),
	datad => \T0|BUS_S|data_o[2]~4_combout\,
	combout => \T0|BUS_S|data_o[6]~26_combout\);

-- Location: LCCOMB_X26_Y18_N26
\T0|BUS_S|data_o[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[6]~27_combout\ = (!\T0|BUS_S|data_o~8_combout\ & \T0|BUS_S|data_o[6]~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T0|BUS_S|data_o~8_combout\,
	datad => \T0|BUS_S|data_o[6]~26_combout\,
	combout => \T0|BUS_S|data_o[6]~27_combout\);

-- Location: LCCOMB_X29_Y18_N4
\UA0|uconta[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|uconta[6]~1_combout\ = !\T0|BUS_S|data_o[6]~27_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T0|BUS_S|data_o[6]~27_combout\,
	combout => \UA0|uconta[6]~1_combout\);

-- Location: FF_X29_Y18_N5
\UA0|uconta[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|uconta[6]~1_combout\,
	ena => \UA0|uconta[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|uconta\(6));

-- Location: LCCOMB_X27_Y6_N24
\UA0|clk_baud~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|clk_baud~0_combout\ = (!\BUS_M|io_we~0_combout\ & ((!\UA0|uconta\(6)) # (!\UA0|uconta\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|uconta\(7),
	datab => \UA0|uconta\(6),
	datac => \BUS_M|io_we~0_combout\,
	combout => \UA0|clk_baud~0_combout\);

-- Location: FF_X27_Y6_N3
\UA0|T[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|T[0]~8_combout\,
	sclr => \UA0|Equal6~4_combout\,
	ena => \UA0|clk_baud~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|T\(0));

-- Location: LCCOMB_X27_Y6_N4
\UA0|T[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|T[1]~10_combout\ = (\UA0|T\(1) & (!\UA0|T[0]~9\)) # (!\UA0|T\(1) & ((\UA0|T[0]~9\) # (GND)))
-- \UA0|T[1]~11\ = CARRY((!\UA0|T[0]~9\) # (!\UA0|T\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UA0|T\(1),
	datad => VCC,
	cin => \UA0|T[0]~9\,
	combout => \UA0|T[1]~10_combout\,
	cout => \UA0|T[1]~11\);

-- Location: FF_X27_Y6_N5
\UA0|T[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|T[1]~10_combout\,
	sclr => \UA0|Equal6~4_combout\,
	ena => \UA0|clk_baud~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|T\(1));

-- Location: LCCOMB_X27_Y6_N6
\UA0|T[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|T[2]~12_combout\ = (\UA0|T\(2) & (\UA0|T[1]~11\ $ (GND))) # (!\UA0|T\(2) & (!\UA0|T[1]~11\ & VCC))
-- \UA0|T[2]~13\ = CARRY((\UA0|T\(2) & !\UA0|T[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|T\(2),
	datad => VCC,
	cin => \UA0|T[1]~11\,
	combout => \UA0|T[2]~12_combout\,
	cout => \UA0|T[2]~13\);

-- Location: FF_X27_Y6_N7
\UA0|T[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|T[2]~12_combout\,
	sclr => \UA0|Equal6~4_combout\,
	ena => \UA0|clk_baud~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|T\(2));

-- Location: LCCOMB_X27_Y6_N8
\UA0|T[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|T[3]~14_combout\ = (\UA0|T\(3) & (!\UA0|T[2]~13\)) # (!\UA0|T\(3) & ((\UA0|T[2]~13\) # (GND)))
-- \UA0|T[3]~15\ = CARRY((!\UA0|T[2]~13\) # (!\UA0|T\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UA0|T\(3),
	datad => VCC,
	cin => \UA0|T[2]~13\,
	combout => \UA0|T[3]~14_combout\,
	cout => \UA0|T[3]~15\);

-- Location: FF_X27_Y6_N9
\UA0|T[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|T[3]~14_combout\,
	sclr => \UA0|Equal6~4_combout\,
	ena => \UA0|clk_baud~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|T\(3));

-- Location: LCCOMB_X27_Y6_N10
\UA0|T[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|T[4]~16_combout\ = (\UA0|T\(4) & (\UA0|T[3]~15\ $ (GND))) # (!\UA0|T\(4) & (!\UA0|T[3]~15\ & VCC))
-- \UA0|T[4]~17\ = CARRY((\UA0|T\(4) & !\UA0|T[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|T\(4),
	datad => VCC,
	cin => \UA0|T[3]~15\,
	combout => \UA0|T[4]~16_combout\,
	cout => \UA0|T[4]~17\);

-- Location: FF_X27_Y6_N11
\UA0|T[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|T[4]~16_combout\,
	sclr => \UA0|Equal6~4_combout\,
	ena => \UA0|clk_baud~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|T\(4));

-- Location: LCCOMB_X27_Y6_N12
\UA0|T[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|T[5]~18_combout\ = (\UA0|T\(5) & (!\UA0|T[4]~17\)) # (!\UA0|T\(5) & ((\UA0|T[4]~17\) # (GND)))
-- \UA0|T[5]~19\ = CARRY((!\UA0|T[4]~17\) # (!\UA0|T\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|T\(5),
	datad => VCC,
	cin => \UA0|T[4]~17\,
	combout => \UA0|T[5]~18_combout\,
	cout => \UA0|T[5]~19\);

-- Location: FF_X27_Y6_N13
\UA0|T[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|T[5]~18_combout\,
	sclr => \UA0|Equal6~4_combout\,
	ena => \UA0|clk_baud~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|T\(5));

-- Location: LCCOMB_X27_Y6_N14
\UA0|T[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|T[6]~20_combout\ = (\UA0|T\(6) & (\UA0|T[5]~19\ $ (GND))) # (!\UA0|T\(6) & (!\UA0|T[5]~19\ & VCC))
-- \UA0|T[6]~21\ = CARRY((\UA0|T\(6) & !\UA0|T[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UA0|T\(6),
	datad => VCC,
	cin => \UA0|T[5]~19\,
	combout => \UA0|T[6]~20_combout\,
	cout => \UA0|T[6]~21\);

-- Location: FF_X27_Y6_N15
\UA0|T[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|T[6]~20_combout\,
	sclr => \UA0|Equal6~4_combout\,
	ena => \UA0|clk_baud~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|T\(6));

-- Location: LCCOMB_X27_Y6_N16
\UA0|T[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|T[7]~22_combout\ = \UA0|T\(7) $ (\UA0|T[6]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|T\(7),
	cin => \UA0|T[6]~21\,
	combout => \UA0|T[7]~22_combout\);

-- Location: FF_X27_Y6_N17
\UA0|T[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|T[7]~22_combout\,
	sclr => \UA0|Equal6~4_combout\,
	ena => \UA0|clk_baud~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|T\(7));

-- Location: LCCOMB_X26_Y18_N4
\UA0|ucmp[6]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|ucmp[6]~0_combout\ = (\UA0|Equal0~0_combout\ & (\BUS_M|io_we~0_combout\ & !\BUS_M|io_adr[0]~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UA0|Equal0~0_combout\,
	datac => \BUS_M|io_we~0_combout\,
	datad => \BUS_M|io_adr[0]~3_combout\,
	combout => \UA0|ucmp[6]~0_combout\);

-- Location: FF_X27_Y18_N3
\UA0|ucmp[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \T0|BUS_S|data_o[6]~27_combout\,
	sload => VCC,
	ena => \UA0|ucmp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ucmp\(6));

-- Location: FF_X27_Y18_N13
\UA0|ucmp[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \T0|BUS_S|data_o[7]~30_combout\,
	sload => VCC,
	ena => \UA0|ucmp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ucmp\(7));

-- Location: LCCOMB_X27_Y18_N2
\UA0|Equal6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Equal6~3_combout\ = (\UA0|T\(7) & (\UA0|ucmp\(7) & (\UA0|T\(6) $ (!\UA0|ucmp\(6))))) # (!\UA0|T\(7) & (!\UA0|ucmp\(7) & (\UA0|T\(6) $ (!\UA0|ucmp\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|T\(7),
	datab => \UA0|T\(6),
	datac => \UA0|ucmp\(6),
	datad => \UA0|ucmp\(7),
	combout => \UA0|Equal6~3_combout\);

-- Location: FF_X26_Y21_N27
\T0|tcon[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BUS_M|io_data_o[3]~3_combout\,
	ena => \T0|tcon[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|tcon\(3));

-- Location: LCCOMB_X26_Y21_N12
\T0|BUS_S|data_o[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[3]~16_combout\ = (\T0|BUS_S|data_o[2]~5_combout\ & (((\BUS_M|io_data_o[3]~3_combout\) # (\T0|BUS_S|data_o[2]~1_combout\)))) # (!\T0|BUS_S|data_o[2]~5_combout\ & (\T0|T\(3) & ((!\T0|BUS_S|data_o[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|T\(3),
	datab => \BUS_M|io_data_o[3]~3_combout\,
	datac => \T0|BUS_S|data_o[2]~5_combout\,
	datad => \T0|BUS_S|data_o[2]~1_combout\,
	combout => \T0|BUS_S|data_o[3]~16_combout\);

-- Location: LCCOMB_X26_Y21_N30
\T0|BUS_S|data_o[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[3]~17_combout\ = (\T0|BUS_S|data_o[2]~4_combout\ & ((\T0|BUS_S|data_o[3]~16_combout\ & (\T0|tcon\(3))) # (!\T0|BUS_S|data_o[3]~16_combout\ & ((\T0|cmpa\(3)))))) # (!\T0|BUS_S|data_o[2]~4_combout\ & (((\T0|BUS_S|data_o[3]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|tcon\(3),
	datab => \T0|cmpa\(3),
	datac => \T0|BUS_S|data_o[2]~4_combout\,
	datad => \T0|BUS_S|data_o[3]~16_combout\,
	combout => \T0|BUS_S|data_o[3]~17_combout\);

-- Location: LCCOMB_X27_Y19_N14
\T0|BUS_S|data_o[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[3]~18_combout\ = (\T0|BUS_S|data_o[3]~17_combout\ & !\T0|BUS_S|data_o~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T0|BUS_S|data_o[3]~17_combout\,
	datad => \T0|BUS_S|data_o~8_combout\,
	combout => \T0|BUS_S|data_o[3]~18_combout\);

-- Location: LCCOMB_X27_Y18_N10
\UA0|ucmp[3]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|ucmp[3]~2_combout\ = !\T0|BUS_S|data_o[3]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T0|BUS_S|data_o[3]~18_combout\,
	combout => \UA0|ucmp[3]~2_combout\);

-- Location: FF_X27_Y18_N11
\UA0|ucmp[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|ucmp[3]~2_combout\,
	ena => \UA0|ucmp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ucmp\(3));

-- Location: LCCOMB_X27_Y18_N16
\UA0|Equal6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Equal6~1_combout\ = (\UA0|T\(3) & (!\UA0|ucmp\(3) & (\UA0|T\(2) $ (!\UA0|ucmp\(2))))) # (!\UA0|T\(3) & (\UA0|ucmp\(3) & (\UA0|T\(2) $ (!\UA0|ucmp\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|T\(3),
	datab => \UA0|T\(2),
	datac => \UA0|ucmp\(2),
	datad => \UA0|ucmp\(3),
	combout => \UA0|Equal6~1_combout\);

-- Location: LCCOMB_X27_Y19_N8
\T0|BUS_S|data_o[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[5]~24_combout\ = (\T0|BUS_S|data_o[5]~23_combout\ & !\T0|BUS_S|data_o~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T0|BUS_S|data_o[5]~23_combout\,
	datad => \T0|BUS_S|data_o~8_combout\,
	combout => \T0|BUS_S|data_o[5]~24_combout\);

-- Location: FF_X26_Y18_N15
\UA0|ucmp[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \T0|BUS_S|data_o[5]~24_combout\,
	sload => VCC,
	ena => \UA0|ucmp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ucmp\(5));

-- Location: LCCOMB_X27_Y19_N4
\T0|BUS_S|data_o[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[4]~21_combout\ = (!\T0|BUS_S|data_o~8_combout\ & \T0|BUS_S|data_o[4]~20_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T0|BUS_S|data_o~8_combout\,
	datad => \T0|BUS_S|data_o[4]~20_combout\,
	combout => \T0|BUS_S|data_o[4]~21_combout\);

-- Location: LCCOMB_X27_Y18_N24
\UA0|ucmp[4]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|ucmp[4]~3_combout\ = !\T0|BUS_S|data_o[4]~21_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T0|BUS_S|data_o[4]~21_combout\,
	combout => \UA0|ucmp[4]~3_combout\);

-- Location: FF_X27_Y18_N25
\UA0|ucmp[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|ucmp[4]~3_combout\,
	ena => \UA0|ucmp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ucmp\(4));

-- Location: LCCOMB_X26_Y18_N14
\UA0|Equal6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Equal6~2_combout\ = (\UA0|T\(4) & (!\UA0|ucmp\(4) & (\UA0|T\(5) $ (!\UA0|ucmp\(5))))) # (!\UA0|T\(4) & (\UA0|ucmp\(4) & (\UA0|T\(5) $ (!\UA0|ucmp\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|T\(4),
	datab => \UA0|T\(5),
	datac => \UA0|ucmp\(5),
	datad => \UA0|ucmp\(4),
	combout => \UA0|Equal6~2_combout\);

-- Location: FF_X26_Y18_N19
\UA0|ucmp[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \T0|BUS_S|data_o[0]~9_combout\,
	sload => VCC,
	ena => \UA0|ucmp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ucmp\(0));

-- Location: LCCOMB_X26_Y18_N28
\T0|BUS_S|data_o[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[1]~12_combout\ = (!\T0|BUS_S|data_o~8_combout\ & \T0|BUS_S|data_o[1]~11_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T0|BUS_S|data_o~8_combout\,
	datad => \T0|BUS_S|data_o[1]~11_combout\,
	combout => \T0|BUS_S|data_o[1]~12_combout\);

-- Location: LCCOMB_X26_Y18_N22
\UA0|ucmp[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|ucmp[1]~1_combout\ = !\T0|BUS_S|data_o[1]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T0|BUS_S|data_o[1]~12_combout\,
	combout => \UA0|ucmp[1]~1_combout\);

-- Location: FF_X26_Y18_N23
\UA0|ucmp[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|ucmp[1]~1_combout\,
	ena => \UA0|ucmp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ucmp\(1));

-- Location: LCCOMB_X26_Y18_N18
\UA0|Equal6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Equal6~0_combout\ = (\UA0|T\(1) & (!\UA0|ucmp\(1) & (\UA0|T\(0) $ (!\UA0|ucmp\(0))))) # (!\UA0|T\(1) & (\UA0|ucmp\(1) & (\UA0|T\(0) $ (!\UA0|ucmp\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000110000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|T\(1),
	datab => \UA0|T\(0),
	datac => \UA0|ucmp\(0),
	datad => \UA0|ucmp\(1),
	combout => \UA0|Equal6~0_combout\);

-- Location: LCCOMB_X26_Y18_N16
\UA0|Equal6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Equal6~4_combout\ = (\UA0|Equal6~3_combout\ & (\UA0|Equal6~1_combout\ & (\UA0|Equal6~2_combout\ & \UA0|Equal6~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|Equal6~3_combout\,
	datab => \UA0|Equal6~1_combout\,
	datac => \UA0|Equal6~2_combout\,
	datad => \UA0|Equal6~0_combout\,
	combout => \UA0|Equal6~4_combout\);

-- Location: LCCOMB_X28_Y14_N8
\UA0|preScaler[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|preScaler[0]~8_combout\ = \UA0|preScaler\(0) $ (VCC)
-- \UA0|preScaler[0]~9\ = CARRY(\UA0|preScaler\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UA0|preScaler\(0),
	datad => VCC,
	combout => \UA0|preScaler[0]~8_combout\,
	cout => \UA0|preScaler[0]~9\);

-- Location: LCCOMB_X27_Y6_N26
\UA0|clk_baud~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|clk_baud~2_combout\ = (\UA0|Equal6~4_combout\ & (!\BUS_M|io_we~0_combout\ & ((!\UA0|uconta\(6)) # (!\UA0|uconta\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|uconta\(7),
	datab => \UA0|Equal6~4_combout\,
	datac => \UA0|uconta\(6),
	datad => \BUS_M|io_we~0_combout\,
	combout => \UA0|clk_baud~2_combout\);

-- Location: FF_X28_Y14_N9
\UA0|preScaler[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|preScaler[0]~8_combout\,
	sclr => \UA0|Equal7~4_combout\,
	ena => \UA0|clk_baud~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|preScaler\(0));

-- Location: LCCOMB_X28_Y14_N10
\UA0|preScaler[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|preScaler[1]~10_combout\ = (\UA0|preScaler\(1) & (!\UA0|preScaler[0]~9\)) # (!\UA0|preScaler\(1) & ((\UA0|preScaler[0]~9\) # (GND)))
-- \UA0|preScaler[1]~11\ = CARRY((!\UA0|preScaler[0]~9\) # (!\UA0|preScaler\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|preScaler\(1),
	datad => VCC,
	cin => \UA0|preScaler[0]~9\,
	combout => \UA0|preScaler[1]~10_combout\,
	cout => \UA0|preScaler[1]~11\);

-- Location: FF_X28_Y14_N11
\UA0|preScaler[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|preScaler[1]~10_combout\,
	sclr => \UA0|Equal7~4_combout\,
	ena => \UA0|clk_baud~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|preScaler\(1));

-- Location: LCCOMB_X28_Y14_N12
\UA0|preScaler[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|preScaler[2]~12_combout\ = (\UA0|preScaler\(2) & (\UA0|preScaler[1]~11\ $ (GND))) # (!\UA0|preScaler\(2) & (!\UA0|preScaler[1]~11\ & VCC))
-- \UA0|preScaler[2]~13\ = CARRY((\UA0|preScaler\(2) & !\UA0|preScaler[1]~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|preScaler\(2),
	datad => VCC,
	cin => \UA0|preScaler[1]~11\,
	combout => \UA0|preScaler[2]~12_combout\,
	cout => \UA0|preScaler[2]~13\);

-- Location: FF_X28_Y14_N13
\UA0|preScaler[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|preScaler[2]~12_combout\,
	sclr => \UA0|Equal7~4_combout\,
	ena => \UA0|clk_baud~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|preScaler\(2));

-- Location: LCCOMB_X28_Y14_N14
\UA0|preScaler[3]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|preScaler[3]~14_combout\ = (\UA0|preScaler\(3) & (!\UA0|preScaler[2]~13\)) # (!\UA0|preScaler\(3) & ((\UA0|preScaler[2]~13\) # (GND)))
-- \UA0|preScaler[3]~15\ = CARRY((!\UA0|preScaler[2]~13\) # (!\UA0|preScaler\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UA0|preScaler\(3),
	datad => VCC,
	cin => \UA0|preScaler[2]~13\,
	combout => \UA0|preScaler[3]~14_combout\,
	cout => \UA0|preScaler[3]~15\);

-- Location: FF_X28_Y14_N15
\UA0|preScaler[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|preScaler[3]~14_combout\,
	sclr => \UA0|Equal7~4_combout\,
	ena => \UA0|clk_baud~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|preScaler\(3));

-- Location: LCCOMB_X28_Y14_N16
\UA0|preScaler[4]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|preScaler[4]~16_combout\ = (\UA0|preScaler\(4) & (\UA0|preScaler[3]~15\ $ (GND))) # (!\UA0|preScaler\(4) & (!\UA0|preScaler[3]~15\ & VCC))
-- \UA0|preScaler[4]~17\ = CARRY((\UA0|preScaler\(4) & !\UA0|preScaler[3]~15\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UA0|preScaler\(4),
	datad => VCC,
	cin => \UA0|preScaler[3]~15\,
	combout => \UA0|preScaler[4]~16_combout\,
	cout => \UA0|preScaler[4]~17\);

-- Location: FF_X28_Y14_N17
\UA0|preScaler[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|preScaler[4]~16_combout\,
	sclr => \UA0|Equal7~4_combout\,
	ena => \UA0|clk_baud~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|preScaler\(4));

-- Location: LCCOMB_X28_Y14_N18
\UA0|preScaler[5]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|preScaler[5]~18_combout\ = (\UA0|preScaler\(5) & (!\UA0|preScaler[4]~17\)) # (!\UA0|preScaler\(5) & ((\UA0|preScaler[4]~17\) # (GND)))
-- \UA0|preScaler[5]~19\ = CARRY((!\UA0|preScaler[4]~17\) # (!\UA0|preScaler\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UA0|preScaler\(5),
	datad => VCC,
	cin => \UA0|preScaler[4]~17\,
	combout => \UA0|preScaler[5]~18_combout\,
	cout => \UA0|preScaler[5]~19\);

-- Location: FF_X28_Y14_N19
\UA0|preScaler[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|preScaler[5]~18_combout\,
	sclr => \UA0|Equal7~4_combout\,
	ena => \UA0|clk_baud~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|preScaler\(5));

-- Location: LCCOMB_X28_Y14_N20
\UA0|preScaler[6]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|preScaler[6]~20_combout\ = (\UA0|preScaler\(6) & (\UA0|preScaler[5]~19\ $ (GND))) # (!\UA0|preScaler\(6) & (!\UA0|preScaler[5]~19\ & VCC))
-- \UA0|preScaler[6]~21\ = CARRY((\UA0|preScaler\(6) & !\UA0|preScaler[5]~19\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UA0|preScaler\(6),
	datad => VCC,
	cin => \UA0|preScaler[5]~19\,
	combout => \UA0|preScaler[6]~20_combout\,
	cout => \UA0|preScaler[6]~21\);

-- Location: FF_X28_Y14_N21
\UA0|preScaler[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|preScaler[6]~20_combout\,
	sclr => \UA0|Equal7~4_combout\,
	ena => \UA0|clk_baud~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|preScaler\(6));

-- Location: LCCOMB_X28_Y14_N22
\UA0|preScaler[7]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|preScaler[7]~22_combout\ = \UA0|preScaler\(7) $ (\UA0|preScaler[6]~21\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|preScaler\(7),
	cin => \UA0|preScaler[6]~21\,
	combout => \UA0|preScaler[7]~22_combout\);

-- Location: FF_X28_Y14_N23
\UA0|preScaler[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|preScaler[7]~22_combout\,
	sclr => \UA0|Equal7~4_combout\,
	ena => \UA0|clk_baud~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|preScaler\(7));

-- Location: FF_X26_Y18_N27
\UA0|ucontb[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|BUS_S|data_o[6]~27_combout\,
	ena => \UA0|ucontb[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ucontb\(6));

-- Location: LCCOMB_X28_Y18_N28
\UA0|ShiftLeft0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|ShiftLeft0~3_combout\ = (\UA0|ucontb\(6) & \UA0|ucontb\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UA0|ucontb\(6),
	datad => \UA0|ucontb\(7),
	combout => \UA0|ShiftLeft0~3_combout\);

-- Location: LCCOMB_X28_Y18_N24
\UA0|ucontb[5]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|ucontb[5]~1_combout\ = !\T0|BUS_S|data_o[5]~24_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T0|BUS_S|data_o[5]~24_combout\,
	combout => \UA0|ucontb[5]~1_combout\);

-- Location: FF_X28_Y18_N25
\UA0|ucontb[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|ucontb[5]~1_combout\,
	ena => \UA0|ucontb[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ucontb\(5));

-- Location: LCCOMB_X28_Y18_N26
\UA0|ShiftLeft0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|ShiftLeft0~2_combout\ = (!\UA0|ucontb\(6) & \UA0|ucontb\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UA0|ucontb\(6),
	datad => \UA0|ucontb\(7),
	combout => \UA0|ShiftLeft0~2_combout\);

-- Location: LCCOMB_X28_Y18_N0
\UA0|ShiftLeft0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|ShiftLeft0~1_combout\ = (\UA0|ucontb\(6) & !\UA0|ucontb\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UA0|ucontb\(6),
	datad => \UA0|ucontb\(7),
	combout => \UA0|ShiftLeft0~1_combout\);

-- Location: LCCOMB_X28_Y18_N30
\UA0|ShiftLeft0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|ShiftLeft0~0_combout\ = (\UA0|ucontb\(6)) # (\UA0|ucontb\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UA0|ucontb\(6),
	datad => \UA0|ucontb\(7),
	combout => \UA0|ShiftLeft0~0_combout\);

-- Location: LCCOMB_X28_Y18_N6
\UA0|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Add0~0_combout\ = (((!\UA0|ShiftLeft0~0_combout\ & \UA0|ucontb\(5))))
-- \UA0|Add0~1\ = CARRY((!\UA0|ShiftLeft0~0_combout\ & \UA0|ucontb\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|ShiftLeft0~0_combout\,
	datab => \UA0|ucontb\(5),
	datad => VCC,
	combout => \UA0|Add0~0_combout\,
	cout => \UA0|Add0~1\);

-- Location: LCCOMB_X28_Y18_N8
\UA0|Add0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Add0~2_combout\ = (\UA0|ShiftLeft0~0_combout\ & (((!\UA0|Add0~1\)))) # (!\UA0|ShiftLeft0~0_combout\ & ((\UA0|ucontb\(5) & (!\UA0|Add0~1\)) # (!\UA0|ucontb\(5) & (\UA0|Add0~1\ & VCC))))
-- \UA0|Add0~3\ = CARRY((!\UA0|Add0~1\ & ((\UA0|ShiftLeft0~0_combout\) # (\UA0|ucontb\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111000001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|ShiftLeft0~0_combout\,
	datab => \UA0|ucontb\(5),
	datad => VCC,
	cin => \UA0|Add0~1\,
	combout => \UA0|Add0~2_combout\,
	cout => \UA0|Add0~3\);

-- Location: LCCOMB_X28_Y18_N10
\UA0|Add0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Add0~4_combout\ = (\UA0|Add0~3\ & ((((\UA0|ShiftLeft0~1_combout\ & \UA0|ucontb\(5)))))) # (!\UA0|Add0~3\ & (((\UA0|ShiftLeft0~1_combout\ & \UA0|ucontb\(5))) # (GND)))
-- \UA0|Add0~5\ = CARRY(((\UA0|ShiftLeft0~1_combout\ & \UA0|ucontb\(5))) # (!\UA0|Add0~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|ShiftLeft0~1_combout\,
	datab => \UA0|ucontb\(5),
	datad => VCC,
	cin => \UA0|Add0~3\,
	combout => \UA0|Add0~4_combout\,
	cout => \UA0|Add0~5\);

-- Location: LCCOMB_X28_Y18_N12
\UA0|Add0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Add0~6_combout\ = (\UA0|ShiftLeft0~1_combout\ & ((\UA0|ucontb\(5) & (!\UA0|Add0~5\)) # (!\UA0|ucontb\(5) & (\UA0|Add0~5\ & VCC)))) # (!\UA0|ShiftLeft0~1_combout\ & (((!\UA0|Add0~5\))))
-- \UA0|Add0~7\ = CARRY((!\UA0|Add0~5\ & ((\UA0|ucontb\(5)) # (!\UA0|ShiftLeft0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|ShiftLeft0~1_combout\,
	datab => \UA0|ucontb\(5),
	datad => VCC,
	cin => \UA0|Add0~5\,
	combout => \UA0|Add0~6_combout\,
	cout => \UA0|Add0~7\);

-- Location: LCCOMB_X28_Y18_N14
\UA0|Add0~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Add0~8_combout\ = (\UA0|Add0~7\ & ((((\UA0|ShiftLeft0~2_combout\ & \UA0|ucontb\(5)))))) # (!\UA0|Add0~7\ & (((\UA0|ShiftLeft0~2_combout\ & \UA0|ucontb\(5))) # (GND)))
-- \UA0|Add0~9\ = CARRY(((\UA0|ShiftLeft0~2_combout\ & \UA0|ucontb\(5))) # (!\UA0|Add0~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|ShiftLeft0~2_combout\,
	datab => \UA0|ucontb\(5),
	datad => VCC,
	cin => \UA0|Add0~7\,
	combout => \UA0|Add0~8_combout\,
	cout => \UA0|Add0~9\);

-- Location: LCCOMB_X28_Y18_N16
\UA0|Add0~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Add0~10_combout\ = (\UA0|ShiftLeft0~2_combout\ & ((\UA0|ucontb\(5) & (!\UA0|Add0~9\)) # (!\UA0|ucontb\(5) & (\UA0|Add0~9\ & VCC)))) # (!\UA0|ShiftLeft0~2_combout\ & (((!\UA0|Add0~9\))))
-- \UA0|Add0~11\ = CARRY((!\UA0|Add0~9\ & ((\UA0|ucontb\(5)) # (!\UA0|ShiftLeft0~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110100001101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|ShiftLeft0~2_combout\,
	datab => \UA0|ucontb\(5),
	datad => VCC,
	cin => \UA0|Add0~9\,
	combout => \UA0|Add0~10_combout\,
	cout => \UA0|Add0~11\);

-- Location: LCCOMB_X28_Y18_N18
\UA0|Add0~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Add0~12_combout\ = (\UA0|Add0~11\ & ((((\UA0|ShiftLeft0~3_combout\ & \UA0|ucontb\(5)))))) # (!\UA0|Add0~11\ & (((\UA0|ShiftLeft0~3_combout\ & \UA0|ucontb\(5))) # (GND)))
-- \UA0|Add0~13\ = CARRY(((\UA0|ShiftLeft0~3_combout\ & \UA0|ucontb\(5))) # (!\UA0|Add0~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111100010001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|ShiftLeft0~3_combout\,
	datab => \UA0|ucontb\(5),
	datad => VCC,
	cin => \UA0|Add0~11\,
	combout => \UA0|Add0~12_combout\,
	cout => \UA0|Add0~13\);

-- Location: LCCOMB_X28_Y18_N20
\UA0|Add0~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Add0~14_combout\ = \UA0|Add0~13\ $ (((\UA0|ucontb\(5)) # (!\UA0|ShiftLeft0~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UA0|ShiftLeft0~3_combout\,
	datad => \UA0|ucontb\(5),
	cin => \UA0|Add0~13\,
	combout => \UA0|Add0~14_combout\);

-- Location: LCCOMB_X28_Y14_N6
\UA0|Equal7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Equal7~3_combout\ = (\UA0|preScaler\(7) & (\UA0|Add0~14_combout\ & (\UA0|preScaler\(6) $ (!\UA0|Add0~12_combout\)))) # (!\UA0|preScaler\(7) & (!\UA0|Add0~14_combout\ & (\UA0|preScaler\(6) $ (!\UA0|Add0~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|preScaler\(7),
	datab => \UA0|preScaler\(6),
	datac => \UA0|Add0~12_combout\,
	datad => \UA0|Add0~14_combout\,
	combout => \UA0|Equal7~3_combout\);

-- Location: LCCOMB_X28_Y14_N4
\UA0|Equal7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Equal7~2_combout\ = (\UA0|Add0~10_combout\ & (\UA0|preScaler\(5) & (\UA0|preScaler\(4) $ (!\UA0|Add0~8_combout\)))) # (!\UA0|Add0~10_combout\ & (!\UA0|preScaler\(5) & (\UA0|preScaler\(4) $ (!\UA0|Add0~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|Add0~10_combout\,
	datab => \UA0|preScaler\(4),
	datac => \UA0|Add0~8_combout\,
	datad => \UA0|preScaler\(5),
	combout => \UA0|Equal7~2_combout\);

-- Location: LCCOMB_X28_Y14_N26
\UA0|Equal7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Equal7~1_combout\ = (\UA0|preScaler\(2) & (\UA0|Add0~4_combout\ & (\UA0|Add0~6_combout\ $ (!\UA0|preScaler\(3))))) # (!\UA0|preScaler\(2) & (!\UA0|Add0~4_combout\ & (\UA0|Add0~6_combout\ $ (!\UA0|preScaler\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|preScaler\(2),
	datab => \UA0|Add0~6_combout\,
	datac => \UA0|preScaler\(3),
	datad => \UA0|Add0~4_combout\,
	combout => \UA0|Equal7~1_combout\);

-- Location: LCCOMB_X28_Y14_N0
\UA0|Equal7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Equal7~0_combout\ = (\UA0|preScaler\(1) & (\UA0|Add0~2_combout\ & (\UA0|Add0~0_combout\ $ (!\UA0|preScaler\(0))))) # (!\UA0|preScaler\(1) & (!\UA0|Add0~2_combout\ & (\UA0|Add0~0_combout\ $ (!\UA0|preScaler\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|preScaler\(1),
	datab => \UA0|Add0~0_combout\,
	datac => \UA0|preScaler\(0),
	datad => \UA0|Add0~2_combout\,
	combout => \UA0|Equal7~0_combout\);

-- Location: LCCOMB_X28_Y14_N24
\UA0|Equal7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Equal7~4_combout\ = (\UA0|Equal7~3_combout\ & (\UA0|Equal7~2_combout\ & (\UA0|Equal7~1_combout\ & \UA0|Equal7~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|Equal7~3_combout\,
	datab => \UA0|Equal7~2_combout\,
	datac => \UA0|Equal7~1_combout\,
	datad => \UA0|Equal7~0_combout\,
	combout => \UA0|Equal7~4_combout\);

-- Location: LCCOMB_X28_Y1_N30
\UA0|clk_baud~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|clk_baud~1_combout\ = (\UA0|Equal6~4_combout\ & (\UA0|clk_baud~0_combout\ & \UA0|Equal7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UA0|Equal6~4_combout\,
	datac => \UA0|clk_baud~0_combout\,
	datad => \UA0|Equal7~4_combout\,
	combout => \UA0|clk_baud~1_combout\);

-- Location: FF_X28_Y1_N31
\UA0|clk_baud\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~input_o\,
	d => \UA0|clk_baud~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|clk_baud~q\);

-- Location: CLKCTRL_G16
\UA0|clk_baud~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \UA0|clk_baud~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \UA0|clk_baud~clkctrl_outclk\);

-- Location: LCCOMB_X26_Y3_N8
\UA0|Add5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Add5~0_combout\ = \UA0|baud_cnt\(0) $ (VCC)
-- \UA0|Add5~1\ = CARRY(\UA0|baud_cnt\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UA0|baud_cnt\(0),
	datad => VCC,
	combout => \UA0|Add5~0_combout\,
	cout => \UA0|Add5~1\);

-- Location: FF_X26_Y3_N9
\UA0|baud_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_baud~clkctrl_outclk\,
	d => \UA0|Add5~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|baud_cnt\(0));

-- Location: LCCOMB_X26_Y3_N10
\UA0|Add5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Add5~2_combout\ = (\UA0|baud_cnt\(1) & (!\UA0|Add5~1\)) # (!\UA0|baud_cnt\(1) & ((\UA0|Add5~1\) # (GND)))
-- \UA0|Add5~3\ = CARRY((!\UA0|Add5~1\) # (!\UA0|baud_cnt\(1)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|baud_cnt\(1),
	datad => VCC,
	cin => \UA0|Add5~1\,
	combout => \UA0|Add5~2_combout\,
	cout => \UA0|Add5~3\);

-- Location: FF_X26_Y3_N11
\UA0|baud_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_baud~clkctrl_outclk\,
	d => \UA0|Add5~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|baud_cnt\(1));

-- Location: LCCOMB_X26_Y3_N12
\UA0|Add5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Add5~4_combout\ = (\UA0|baud_cnt\(2) & (\UA0|Add5~3\ $ (GND))) # (!\UA0|baud_cnt\(2) & (!\UA0|Add5~3\ & VCC))
-- \UA0|Add5~5\ = CARRY((\UA0|baud_cnt\(2) & !\UA0|Add5~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UA0|baud_cnt\(2),
	datad => VCC,
	cin => \UA0|Add5~3\,
	combout => \UA0|Add5~4_combout\,
	cout => \UA0|Add5~5\);

-- Location: FF_X26_Y3_N13
\UA0|baud_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_baud~clkctrl_outclk\,
	d => \UA0|Add5~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|baud_cnt\(2));

-- Location: LCCOMB_X27_Y19_N24
\UA0|uconta[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|uconta[3]~feeder_combout\ = \T0|BUS_S|data_o[3]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T0|BUS_S|data_o[3]~18_combout\,
	combout => \UA0|uconta[3]~feeder_combout\);

-- Location: FF_X27_Y19_N25
\UA0|uconta[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|uconta[3]~feeder_combout\,
	ena => \UA0|uconta[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|uconta\(3));

-- Location: LCCOMB_X25_Y6_N10
\UA0|rx_sync_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|rx_sync_cnt~1_combout\ = \UA0|baud_cnt\(2) $ (!\UA0|uconta\(3))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UA0|baud_cnt\(2),
	datad => \UA0|uconta\(3),
	combout => \UA0|rx_sync_cnt~1_combout\);

-- Location: LCCOMB_X27_Y14_N8
\UA0|rx_st.idle~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|rx_st.idle~feeder_combout\ = VCC

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	combout => \UA0|rx_st.idle~feeder_combout\);

-- Location: FF_X27_Y14_N9
\UA0|rx_st.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_rx~clkctrl_outclk\,
	d => \UA0|rx_st.idle~feeder_combout\,
	ena => \UA0|ALT_INV_uconta\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|rx_st.idle~q\);

-- Location: LCCOMB_X27_Y14_N30
\UA0|Add7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Add7~0_combout\ = (\UA0|cnts\(4) & \UA0|cnts\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|cnts\(4),
	datad => \UA0|cnts\(5),
	combout => \UA0|Add7~0_combout\);

-- Location: LCCOMB_X27_Y14_N12
\UA0|cnts~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|cnts~3_combout\ = (\UA0|cnts\(6) & (!\UA0|Add7~0_combout\ & ((\UA0|cnts\(7)) # (!\UA0|Equal12~0_combout\)))) # (!\UA0|cnts\(6) & (((\UA0|Add7~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111110110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|cnts\(7),
	datab => \UA0|Equal12~0_combout\,
	datac => \UA0|cnts\(6),
	datad => \UA0|Add7~0_combout\,
	combout => \UA0|cnts~3_combout\);

-- Location: LCCOMB_X27_Y14_N20
\UA0|Selector11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Selector11~0_combout\ = (\UA0|rx_sync~q\ & ((\UA0|rx_st.start~q\) # ((!\UA0|Equal12~1_combout\ & \UA0|rx_st.bits~q\)))) # (!\UA0|rx_sync~q\ & (!\UA0|Equal12~1_combout\ & (\UA0|rx_st.bits~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|rx_sync~q\,
	datab => \UA0|Equal12~1_combout\,
	datac => \UA0|rx_st.bits~q\,
	datad => \UA0|rx_st.start~q\,
	combout => \UA0|Selector11~0_combout\);

-- Location: FF_X27_Y14_N21
\UA0|rx_st.bits\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_rx~clkctrl_outclk\,
	d => \UA0|Selector11~0_combout\,
	ena => \UA0|ALT_INV_uconta\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|rx_st.bits~q\);

-- Location: LCCOMB_X27_Y14_N28
\UA0|cnts[6]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|cnts[6]~1_combout\ = (!\UA0|uconta\(6) & \UA0|rx_st.bits~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UA0|uconta\(6),
	datad => \UA0|rx_st.bits~q\,
	combout => \UA0|cnts[6]~1_combout\);

-- Location: FF_X27_Y14_N13
\UA0|cnts[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_rx~clkctrl_outclk\,
	d => \UA0|cnts~3_combout\,
	ena => \UA0|cnts[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|cnts\(6));

-- Location: LCCOMB_X27_Y14_N22
\UA0|cnts~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|cnts~4_combout\ = (\UA0|Add7~0_combout\ & ((\UA0|cnts\(7) & ((!\UA0|cnts\(6)))) # (!\UA0|cnts\(7) & (!\UA0|Equal12~0_combout\ & \UA0|cnts\(6))))) # (!\UA0|Add7~0_combout\ & (((\UA0|cnts\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|Add7~0_combout\,
	datab => \UA0|Equal12~0_combout\,
	datac => \UA0|cnts\(7),
	datad => \UA0|cnts\(6),
	combout => \UA0|cnts~4_combout\);

-- Location: FF_X27_Y14_N23
\UA0|cnts[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_rx~clkctrl_outclk\,
	d => \UA0|cnts~4_combout\,
	ena => \UA0|cnts[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|cnts\(7));

-- Location: LCCOMB_X27_Y14_N6
\UA0|cnts~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|cnts~0_combout\ = (!\UA0|cnts\(4) & ((\UA0|cnts\(7)) # ((!\UA0|cnts\(6)) # (!\UA0|Equal12~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|cnts\(7),
	datab => \UA0|Equal12~0_combout\,
	datac => \UA0|cnts\(4),
	datad => \UA0|cnts\(6),
	combout => \UA0|cnts~0_combout\);

-- Location: FF_X27_Y14_N7
\UA0|cnts[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_rx~clkctrl_outclk\,
	d => \UA0|cnts~0_combout\,
	ena => \UA0|cnts[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|cnts\(4));

-- Location: LCCOMB_X27_Y14_N24
\UA0|cnts~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|cnts~2_combout\ = (!\UA0|Equal12~1_combout\ & (\UA0|cnts\(5) $ (\UA0|cnts\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UA0|Equal12~1_combout\,
	datac => \UA0|cnts\(5),
	datad => \UA0|cnts\(4),
	combout => \UA0|cnts~2_combout\);

-- Location: FF_X27_Y14_N25
\UA0|cnts[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_rx~clkctrl_outclk\,
	d => \UA0|cnts~2_combout\,
	ena => \UA0|cnts[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|cnts\(5));

-- Location: FF_X26_Y18_N29
\UA0|ucontb[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|BUS_S|data_o[1]~12_combout\,
	ena => \UA0|ucontb[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ucontb\(1));

-- Location: LCCOMB_X27_Y14_N18
\UA0|Equal12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Equal12~0_combout\ = (\UA0|ucontb\(0) & (!\UA0|cnts\(4) & (\UA0|cnts\(5) $ (\UA0|ucontb\(1))))) # (!\UA0|ucontb\(0) & (\UA0|cnts\(4) & (\UA0|cnts\(5) $ (\UA0|ucontb\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|ucontb\(0),
	datab => \UA0|cnts\(5),
	datac => \UA0|ucontb\(1),
	datad => \UA0|cnts\(4),
	combout => \UA0|Equal12~0_combout\);

-- Location: LCCOMB_X27_Y14_N16
\UA0|Equal12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Equal12~1_combout\ = (\UA0|Equal12~0_combout\ & (!\UA0|cnts\(7) & \UA0|cnts\(6)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UA0|Equal12~0_combout\,
	datac => \UA0|cnts\(7),
	datad => \UA0|cnts\(6),
	combout => \UA0|Equal12~1_combout\);

-- Location: FF_X27_Y18_N5
\UA0|ucontb[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \T0|BUS_S|data_o[3]~18_combout\,
	sload => VCC,
	ena => \UA0|ucontb[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ucontb\(3));

-- Location: LCCOMB_X27_Y14_N0
\UA0|Selector12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Selector12~0_combout\ = (\UA0|Equal12~1_combout\ & (\UA0|ucontb\(3) & \UA0|rx_st.bits~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UA0|Equal12~1_combout\,
	datac => \UA0|ucontb\(3),
	datad => \UA0|rx_st.bits~q\,
	combout => \UA0|Selector12~0_combout\);

-- Location: FF_X27_Y14_N1
\UA0|rx_st.bitParity\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_rx~clkctrl_outclk\,
	d => \UA0|Selector12~0_combout\,
	ena => \UA0|ALT_INV_uconta\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|rx_st.bitParity~q\);

-- Location: LCCOMB_X27_Y14_N2
\UA0|Selector13~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Selector13~0_combout\ = (\UA0|rx_st.bitParity~q\) # ((\UA0|Equal12~1_combout\ & (!\UA0|ucontb\(3) & \UA0|rx_st.bits~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|rx_st.bitParity~q\,
	datab => \UA0|Equal12~1_combout\,
	datac => \UA0|ucontb\(3),
	datad => \UA0|rx_st.bits~q\,
	combout => \UA0|Selector13~0_combout\);

-- Location: FF_X27_Y14_N3
\UA0|rx_st.stop1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_rx~clkctrl_outclk\,
	d => \UA0|Selector13~0_combout\,
	ena => \UA0|ALT_INV_uconta\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|rx_st.stop1~q\);

-- Location: LCCOMB_X27_Y14_N26
\UA0|Selector10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Selector10~0_combout\ = ((\UA0|rx_st.stop1~q\) # ((!\UA0|rx_sync~q\ & \UA0|rx_st.start~q\))) # (!\UA0|rx_st.idle~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111101110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|rx_sync~q\,
	datab => \UA0|rx_st.idle~q\,
	datac => \UA0|rx_st.start~q\,
	datad => \UA0|rx_st.stop1~q\,
	combout => \UA0|Selector10~0_combout\);

-- Location: FF_X27_Y14_N27
\UA0|rx_st.start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_rx~clkctrl_outclk\,
	d => \UA0|Selector10~0_combout\,
	ena => \UA0|ALT_INV_uconta\(6),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|rx_st.start~q\);

-- Location: LCCOMB_X25_Y6_N14
\UA0|rx_sync~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|rx_sync~0_combout\ = (\UA0|rx_sync~q\ & ((!\UA0|rx_st.start~q\) # (!\UA0|clk_rx~q\))) # (!\UA0|rx_sync~q\ & ((\UA0|rx_st.start~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|clk_rx~q\,
	datac => \UA0|rx_sync~q\,
	datad => \UA0|rx_st.start~q\,
	combout => \UA0|rx_sync~0_combout\);

-- Location: FF_X25_Y6_N15
\UA0|rx_sync\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_baud~clkctrl_outclk\,
	d => \UA0|rx_sync~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|rx_sync~q\);

-- Location: LCCOMB_X25_Y6_N24
\UA0|baud~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|baud~7_combout\ = (!\UA0|rx_sync~q\ & \UA0|rx_st.start~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UA0|rx_sync~q\,
	datad => \UA0|rx_st.start~q\,
	combout => \UA0|baud~7_combout\);

-- Location: FF_X25_Y6_N11
\UA0|rx_sync_cnt[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_baud~clkctrl_outclk\,
	d => \UA0|rx_sync_cnt~1_combout\,
	ena => \UA0|baud~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|rx_sync_cnt\(2));

-- Location: LCCOMB_X25_Y6_N22
\UA0|baud~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|baud~5_combout\ = (\UA0|baud_cnt\(1) & (\UA0|baud_cnt\(0) & (\UA0|baud_cnt\(3) $ (!\UA0|uconta\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|baud_cnt\(3),
	datab => \UA0|uconta\(3),
	datac => \UA0|baud_cnt\(1),
	datad => \UA0|baud_cnt\(0),
	combout => \UA0|baud~5_combout\);

-- Location: LCCOMB_X26_Y3_N14
\UA0|Add5~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Add5~6_combout\ = (\UA0|baud_cnt\(3) & (!\UA0|Add5~5\)) # (!\UA0|baud_cnt\(3) & ((\UA0|Add5~5\) # (GND)))
-- \UA0|Add5~7\ = CARRY((!\UA0|Add5~5\) # (!\UA0|baud_cnt\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UA0|baud_cnt\(3),
	datad => VCC,
	cin => \UA0|Add5~5\,
	combout => \UA0|Add5~6_combout\,
	cout => \UA0|Add5~7\);

-- Location: LCCOMB_X26_Y3_N16
\UA0|Add5~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Add5~8_combout\ = (\UA0|baud_cnt\(4) & (\UA0|Add5~7\ $ (GND))) # (!\UA0|baud_cnt\(4) & (!\UA0|Add5~7\ & VCC))
-- \UA0|Add5~9\ = CARRY((\UA0|baud_cnt\(4) & !\UA0|Add5~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UA0|baud_cnt\(4),
	datad => VCC,
	cin => \UA0|Add5~7\,
	combout => \UA0|Add5~8_combout\,
	cout => \UA0|Add5~9\);

-- Location: LCCOMB_X26_Y3_N0
\UA0|baud_cnt~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|baud_cnt~0_combout\ = (\UA0|Add5~8_combout\ & (((!\UA0|baud~5_combout\) # (!\UA0|baud_cnt\(2))) # (!\UA0|baud~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|baud~1_combout\,
	datab => \UA0|baud_cnt\(2),
	datac => \UA0|baud~5_combout\,
	datad => \UA0|Add5~8_combout\,
	combout => \UA0|baud_cnt~0_combout\);

-- Location: FF_X26_Y3_N1
\UA0|baud_cnt[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_baud~clkctrl_outclk\,
	d => \UA0|baud_cnt~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|baud_cnt\(4));

-- Location: LCCOMB_X26_Y3_N18
\UA0|Add5~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Add5~10_combout\ = (\UA0|baud_cnt\(5) & (!\UA0|Add5~9\)) # (!\UA0|baud_cnt\(5) & ((\UA0|Add5~9\) # (GND)))
-- \UA0|Add5~11\ = CARRY((!\UA0|Add5~9\) # (!\UA0|baud_cnt\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|baud_cnt\(5),
	datad => VCC,
	cin => \UA0|Add5~9\,
	combout => \UA0|Add5~10_combout\,
	cout => \UA0|Add5~11\);

-- Location: LCCOMB_X26_Y3_N26
\UA0|baud_cnt~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|baud_cnt~1_combout\ = (\UA0|Add5~10_combout\ & (((!\UA0|baud~5_combout\) # (!\UA0|baud_cnt\(2))) # (!\UA0|baud~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|baud~1_combout\,
	datab => \UA0|baud_cnt\(2),
	datac => \UA0|baud~5_combout\,
	datad => \UA0|Add5~10_combout\,
	combout => \UA0|baud_cnt~1_combout\);

-- Location: FF_X26_Y3_N27
\UA0|baud_cnt[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_baud~clkctrl_outclk\,
	d => \UA0|baud_cnt~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|baud_cnt\(5));

-- Location: LCCOMB_X26_Y3_N20
\UA0|Add5~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Add5~12_combout\ = (\UA0|baud_cnt\(6) & (\UA0|Add5~11\ $ (GND))) # (!\UA0|baud_cnt\(6) & (!\UA0|Add5~11\ & VCC))
-- \UA0|Add5~13\ = CARRY((\UA0|baud_cnt\(6) & !\UA0|Add5~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \UA0|baud_cnt\(6),
	datad => VCC,
	cin => \UA0|Add5~11\,
	combout => \UA0|Add5~12_combout\,
	cout => \UA0|Add5~13\);

-- Location: LCCOMB_X26_Y3_N4
\UA0|baud_cnt~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|baud_cnt~2_combout\ = (\UA0|Add5~12_combout\ & (((!\UA0|baud~5_combout\) # (!\UA0|baud_cnt\(2))) # (!\UA0|baud~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|baud~1_combout\,
	datab => \UA0|baud_cnt\(2),
	datac => \UA0|baud~5_combout\,
	datad => \UA0|Add5~12_combout\,
	combout => \UA0|baud_cnt~2_combout\);

-- Location: FF_X26_Y3_N5
\UA0|baud_cnt[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_baud~clkctrl_outclk\,
	d => \UA0|baud_cnt~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|baud_cnt\(6));

-- Location: LCCOMB_X26_Y3_N22
\UA0|Add5~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Add5~14_combout\ = \UA0|Add5~13\ $ (\UA0|baud_cnt\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \UA0|baud_cnt\(7),
	cin => \UA0|Add5~13\,
	combout => \UA0|Add5~14_combout\);

-- Location: LCCOMB_X26_Y3_N6
\UA0|baud_cnt~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|baud_cnt~3_combout\ = (\UA0|Add5~14_combout\ & (((!\UA0|baud_cnt\(2)) # (!\UA0|baud~5_combout\)) # (!\UA0|baud~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|baud~1_combout\,
	datab => \UA0|baud~5_combout\,
	datac => \UA0|Add5~14_combout\,
	datad => \UA0|baud_cnt\(2),
	combout => \UA0|baud_cnt~3_combout\);

-- Location: FF_X26_Y3_N7
\UA0|baud_cnt[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_baud~clkctrl_outclk\,
	d => \UA0|baud_cnt~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|baud_cnt\(7));

-- Location: LCCOMB_X26_Y3_N24
\UA0|baud~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|baud~1_combout\ = (!\UA0|baud_cnt\(7) & (!\UA0|baud_cnt\(6) & (!\UA0|baud_cnt\(5) & !\UA0|baud_cnt\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|baud_cnt\(7),
	datab => \UA0|baud_cnt\(6),
	datac => \UA0|baud_cnt\(5),
	datad => \UA0|baud_cnt\(4),
	combout => \UA0|baud~1_combout\);

-- Location: LCCOMB_X26_Y3_N2
\UA0|baud_cnt~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|baud_cnt~4_combout\ = (\UA0|Add5~6_combout\ & (((!\UA0|baud_cnt\(2)) # (!\UA0|baud~5_combout\)) # (!\UA0|baud~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|baud~1_combout\,
	datab => \UA0|baud~5_combout\,
	datac => \UA0|Add5~6_combout\,
	datad => \UA0|baud_cnt\(2),
	combout => \UA0|baud_cnt~4_combout\);

-- Location: FF_X26_Y3_N3
\UA0|baud_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_baud~clkctrl_outclk\,
	d => \UA0|baud_cnt~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|baud_cnt\(3));

-- Location: LCCOMB_X25_Y6_N0
\UA0|rx_sync_cnt[3]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|rx_sync_cnt[3]~0_combout\ = (\UA0|baud~7_combout\ & ((\UA0|uconta\(3) & (!\UA0|baud_cnt\(3))) # (!\UA0|uconta\(3) & ((\UA0|rx_sync_cnt\(3)))))) # (!\UA0|baud~7_combout\ & (((\UA0|rx_sync_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|baud_cnt\(3),
	datab => \UA0|baud~7_combout\,
	datac => \UA0|rx_sync_cnt\(3),
	datad => \UA0|uconta\(3),
	combout => \UA0|rx_sync_cnt[3]~0_combout\);

-- Location: FF_X25_Y6_N1
\UA0|rx_sync_cnt[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_baud~clkctrl_outclk\,
	d => \UA0|rx_sync_cnt[3]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|rx_sync_cnt\(3));

-- Location: LCCOMB_X25_Y6_N4
\UA0|baud~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|baud~3_combout\ = (\UA0|rx_sync_cnt\(2) & (\UA0|baud_cnt\(2) & (\UA0|rx_sync_cnt\(3) $ (!\UA0|baud_cnt\(3))))) # (!\UA0|rx_sync_cnt\(2) & (!\UA0|baud_cnt\(2) & (\UA0|rx_sync_cnt\(3) $ (!\UA0|baud_cnt\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|rx_sync_cnt\(2),
	datab => \UA0|rx_sync_cnt\(3),
	datac => \UA0|baud_cnt\(2),
	datad => \UA0|baud_cnt\(3),
	combout => \UA0|baud~3_combout\);

-- Location: LCCOMB_X25_Y6_N26
\UA0|rx_sync_cnt[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|rx_sync_cnt[0]~feeder_combout\ = \UA0|baud_cnt\(0)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UA0|baud_cnt\(0),
	combout => \UA0|rx_sync_cnt[0]~feeder_combout\);

-- Location: FF_X25_Y6_N27
\UA0|rx_sync_cnt[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_baud~clkctrl_outclk\,
	d => \UA0|rx_sync_cnt[0]~feeder_combout\,
	ena => \UA0|baud~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|rx_sync_cnt\(0));

-- Location: FF_X25_Y6_N17
\UA0|rx_sync_cnt[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_baud~clkctrl_outclk\,
	asdata => \UA0|baud_cnt\(1),
	sload => VCC,
	ena => \UA0|baud~7_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|rx_sync_cnt\(1));

-- Location: LCCOMB_X25_Y6_N12
\UA0|baud~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|baud~2_combout\ = (\UA0|rx_sync_cnt\(0) & (\UA0|baud_cnt\(0) & (\UA0|rx_sync_cnt\(1) $ (!\UA0|baud_cnt\(1))))) # (!\UA0|rx_sync_cnt\(0) & (!\UA0|baud_cnt\(0) & (\UA0|rx_sync_cnt\(1) $ (!\UA0|baud_cnt\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|rx_sync_cnt\(0),
	datab => \UA0|rx_sync_cnt\(1),
	datac => \UA0|baud_cnt\(1),
	datad => \UA0|baud_cnt\(0),
	combout => \UA0|baud~2_combout\);

-- Location: LCCOMB_X28_Y1_N26
\UA0|baud~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|baud~4_combout\ = (\UA0|baud~3_combout\ & (\UA0|baud~2_combout\ & (\UA0|rx_sync~q\ & \UA0|baud~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|baud~3_combout\,
	datab => \UA0|baud~2_combout\,
	datac => \UA0|rx_sync~q\,
	datad => \UA0|baud~1_combout\,
	combout => \UA0|baud~4_combout\);

-- Location: FF_X28_Y1_N27
\UA0|clk_rx\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_baud~q\,
	d => \UA0|baud~4_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|clk_rx~q\);

-- Location: CLKCTRL_G19
\UA0|clk_rx~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \UA0|clk_rx~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \UA0|clk_rx~clkctrl_outclk\);

-- Location: FF_X27_Y18_N27
\UA0|ucontb[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \T0|BUS_S|data_o[2]~15_combout\,
	sload => VCC,
	ena => \UA0|ucontb[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ucontb\(2));

-- Location: LCCOMB_X27_Y15_N0
\UA0|ustat[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|ustat[0]~0_combout\ = (\UA0|uconta\(6) & (((\UA0|ustat\(0))))) # (!\UA0|uconta\(6) & ((\UA0|rx_st.bitParity~q\ & (\UA0|ucontb\(2))) # (!\UA0|rx_st.bitParity~q\ & ((\UA0|ustat\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|ucontb\(2),
	datab => \UA0|uconta\(6),
	datac => \UA0|ustat\(0),
	datad => \UA0|rx_st.bitParity~q\,
	combout => \UA0|ustat[0]~0_combout\);

-- Location: FF_X27_Y15_N1
\UA0|ustat[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_rx~clkctrl_outclk\,
	d => \UA0|ustat[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ustat\(0));

-- Location: LCCOMB_X29_Y18_N0
\UA0|BUS_S|data_o[0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[0]~1_combout\ = (\UA0|Equal0~0_combout\ & ((\BUS_M|io_adr[0]~3_combout\ & (\UA0|ustat\(0))) # (!\BUS_M|io_adr[0]~3_combout\ & ((\UA0|ucmp\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000110010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|ustat\(0),
	datab => \UA0|Equal0~0_combout\,
	datac => \BUS_M|io_adr[0]~3_combout\,
	datad => \UA0|ucmp\(0),
	combout => \UA0|BUS_S|data_o[0]~1_combout\);

-- Location: FF_X29_Y18_N11
\UA0|uconta[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \T0|BUS_S|data_o[0]~9_combout\,
	sload => VCC,
	ena => \UA0|uconta[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|uconta\(0));

-- Location: LCCOMB_X29_Y18_N24
\UA0|TX_buf[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|TX_buf[0]~feeder_combout\ = \T0|BUS_S|data_o[0]~9_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T0|BUS_S|data_o[0]~9_combout\,
	combout => \UA0|TX_buf[0]~feeder_combout\);

-- Location: LCCOMB_X27_Y19_N20
\UA0|TX_buf[7]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|TX_buf[7]~0_combout\ = (\BANK0|Equal3~0_combout\ & (\BUS_M|io_we~0_combout\ & (\BUS_M|io_adr[3]~1_combout\ & \UA0|Equal4~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANK0|Equal3~0_combout\,
	datab => \BUS_M|io_we~0_combout\,
	datac => \BUS_M|io_adr[3]~1_combout\,
	datad => \UA0|Equal4~0_combout\,
	combout => \UA0|TX_buf[7]~0_combout\);

-- Location: FF_X29_Y18_N25
\UA0|TX_buf[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|TX_buf[0]~feeder_combout\,
	ena => \UA0|TX_buf[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|TX_buf\(0));

-- Location: LCCOMB_X29_Y18_N10
\UA0|BUS_S|data_o[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[0]~0_combout\ = (\UA0|Equal5~2_combout\ & ((\UA0|TX_buf\(0)) # ((\UA0|Mux9~0_combout\ & \UA0|uconta\(0))))) # (!\UA0|Equal5~2_combout\ & (\UA0|Mux9~0_combout\ & (\UA0|uconta\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|Equal5~2_combout\,
	datab => \UA0|Mux9~0_combout\,
	datac => \UA0|uconta\(0),
	datad => \UA0|TX_buf\(0),
	combout => \UA0|BUS_S|data_o[0]~0_combout\);

-- Location: LCCOMB_X29_Y18_N20
\UA0|BUS_S|data_o[0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[0]~2_combout\ = (\UA0|BUS_S|data_o[0]~1_combout\) # ((\UA0|BUS_S|data_o[0]~0_combout\) # ((\UA0|ucontb\(0) & \UA0|Mux23~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|ucontb\(0),
	datab => \UA0|Mux23~0_combout\,
	datac => \UA0|BUS_S|data_o[0]~1_combout\,
	datad => \UA0|BUS_S|data_o[0]~0_combout\,
	combout => \UA0|BUS_S|data_o[0]~2_combout\);

-- Location: LCCOMB_X28_Y22_N16
\BUS_M|data_o[0]~52\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[0]~52_combout\ = (\UA0|BUS_S|adr_match~1_combout\ & (!\T0|BUS_S|data_o~8_combout\ & (\BUS_M|data_o[0]~11_combout\ & \T0|BUS_S|data_o[0]~7_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|adr_match~1_combout\,
	datab => \T0|BUS_S|data_o~8_combout\,
	datac => \BUS_M|data_o[0]~11_combout\,
	datad => \T0|BUS_S|data_o[0]~7_combout\,
	combout => \BUS_M|data_o[0]~52_combout\);

-- Location: LCCOMB_X34_Y21_N4
\BUS_M|ram_adr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|ram_adr[0]~0_combout\ = (\BUS_M|io_adr[0]~0_combout\ & ((\U_CPU|address[9]~8_combout\) # (!\BUS_M|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|LessThan0~0_combout\,
	datab => \BUS_M|io_adr[0]~0_combout\,
	datad => \U_CPU|address[9]~8_combout\,
	combout => \BUS_M|ram_adr[0]~0_combout\);

-- Location: LCCOMB_X34_Y21_N14
\BUS_M|ram_adr[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|ram_adr[1]~1_combout\ = (\U_CPU|address[1]~15_combout\ & ((\U_CPU|address[9]~8_combout\) # (!\BUS_M|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|LessThan0~0_combout\,
	datac => \U_CPU|address[1]~15_combout\,
	datad => \U_CPU|address[9]~8_combout\,
	combout => \BUS_M|ram_adr[1]~1_combout\);

-- Location: LCCOMB_X34_Y21_N0
\BUS_M|ram_adr[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|ram_adr[2]~2_combout\ = (\U_CPU|address\(2) & ((\U_CPU|address[9]~8_combout\) # (!\BUS_M|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|LessThan0~0_combout\,
	datac => \U_CPU|address\(2),
	datad => \U_CPU|address[9]~8_combout\,
	combout => \BUS_M|ram_adr[2]~2_combout\);

-- Location: LCCOMB_X34_Y21_N18
\BUS_M|ram_adr[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|ram_adr[3]~3_combout\ = (\U_CPU|address\(3) & ((\U_CPU|address[9]~8_combout\) # (!\BUS_M|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|LessThan0~0_combout\,
	datac => \U_CPU|address\(3),
	datad => \U_CPU|address[9]~8_combout\,
	combout => \BUS_M|ram_adr[3]~3_combout\);

-- Location: LCCOMB_X34_Y21_N20
\BUS_M|ram_adr[4]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|ram_adr[4]~4_combout\ = (\U_CPU|address\(4) & ((\U_CPU|address[9]~8_combout\) # (!\BUS_M|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|LessThan0~0_combout\,
	datac => \U_CPU|address\(4),
	datad => \U_CPU|address[9]~8_combout\,
	combout => \BUS_M|ram_adr[4]~4_combout\);

-- Location: LCCOMB_X28_Y21_N26
\BUS_M|ram_adr[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|ram_adr[5]~5_combout\ = (\U_CPU|address\(5) & ((\U_CPU|address[9]~8_combout\) # (!\BUS_M|LessThan0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|address[9]~8_combout\,
	datac => \U_CPU|address\(5),
	datad => \BUS_M|LessThan0~0_combout\,
	combout => \BUS_M|ram_adr[5]~5_combout\);

-- Location: LCCOMB_X29_Y21_N28
\U_CPU|address[7]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address[7]~14_combout\ = (\U_CPU|address[4]~12_combout\ & ((\FLASH|altsyncram_component|auto_generated|q_b\(7)) # ((!\U_CPU|address[9]~7_combout\)))) # (!\U_CPU|address[4]~12_combout\ & (((\U_CPU|inst_next\(7) & \U_CPU|address[9]~7_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|address[4]~12_combout\,
	datab => \FLASH|altsyncram_component|auto_generated|q_b\(7),
	datac => \U_CPU|inst_next\(7),
	datad => \U_CPU|address[9]~7_combout\,
	combout => \U_CPU|address[7]~14_combout\);

-- Location: LCCOMB_X29_Y21_N6
\U_CPU|address[7]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address\(7) = (\U_CPU|address[4]~11_combout\ & ((\U_CPU|address[7]~14_combout\ & ((\U_CPU|stack\(5)))) # (!\U_CPU|address[7]~14_combout\ & (\U_CPU|Add10~10_combout\)))) # (!\U_CPU|address[4]~11_combout\ & (((\U_CPU|address[7]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add10~10_combout\,
	datab => \U_CPU|address[4]~11_combout\,
	datac => \U_CPU|stack\(5),
	datad => \U_CPU|address[7]~14_combout\,
	combout => \U_CPU|address\(7));

-- Location: LCCOMB_X34_Y21_N12
\BUS_M|ram_data_o[1]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|ram_data_o[1]~17_combout\ = (\U_CPU|data_o\(1) & (\U_CPU|we~q\ & ((\U_CPU|address[9]~8_combout\) # (!\BUS_M|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|LessThan0~0_combout\,
	datab => \U_CPU|data_o\(1),
	datac => \U_CPU|we~q\,
	datad => \U_CPU|address[9]~8_combout\,
	combout => \BUS_M|ram_data_o[1]~17_combout\);

-- Location: LCCOMB_X25_Y22_N4
\BUS_M|ram_data_o[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|ram_data_o[2]~18_combout\ = (\U_CPU|data_o\(2) & (\U_CPU|we~q\ & ((\U_CPU|address[9]~8_combout\) # (!\BUS_M|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|LessThan0~0_combout\,
	datab => \U_CPU|data_o\(2),
	datac => \U_CPU|address[9]~8_combout\,
	datad => \U_CPU|we~q\,
	combout => \BUS_M|ram_data_o[2]~18_combout\);

-- Location: LCCOMB_X34_Y21_N30
\BUS_M|ram_data_o[3]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|ram_data_o[3]~19_combout\ = (\U_CPU|data_o\(3) & (\U_CPU|we~q\ & ((\U_CPU|address[9]~8_combout\) # (!\BUS_M|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|LessThan0~0_combout\,
	datab => \U_CPU|data_o\(3),
	datac => \U_CPU|we~q\,
	datad => \U_CPU|address[9]~8_combout\,
	combout => \BUS_M|ram_data_o[3]~19_combout\);

-- Location: LCCOMB_X34_Y21_N24
\BUS_M|ram_data_o[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|ram_data_o[4]~20_combout\ = (\U_CPU|data_o\(4) & (\U_CPU|we~q\ & ((\U_CPU|address[9]~8_combout\) # (!\BUS_M|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|LessThan0~0_combout\,
	datab => \U_CPU|data_o\(4),
	datac => \U_CPU|we~q\,
	datad => \U_CPU|address[9]~8_combout\,
	combout => \BUS_M|ram_data_o[4]~20_combout\);

-- Location: LCCOMB_X34_Y21_N26
\BUS_M|ram_data_o[5]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|ram_data_o[5]~21_combout\ = (\U_CPU|data_o\(5) & (\U_CPU|we~q\ & ((\U_CPU|address[9]~8_combout\) # (!\BUS_M|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|LessThan0~0_combout\,
	datab => \U_CPU|data_o\(5),
	datac => \U_CPU|we~q\,
	datad => \U_CPU|address[9]~8_combout\,
	combout => \BUS_M|ram_data_o[5]~21_combout\);

-- Location: LCCOMB_X25_Y22_N22
\BUS_M|ram_data_o[6]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|ram_data_o[6]~22_combout\ = (\U_CPU|we~q\ & (\U_CPU|data_o\(6) & ((\U_CPU|address[9]~8_combout\) # (!\BUS_M|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|LessThan0~0_combout\,
	datab => \U_CPU|we~q\,
	datac => \U_CPU|address[9]~8_combout\,
	datad => \U_CPU|data_o\(6),
	combout => \BUS_M|ram_data_o[6]~22_combout\);

-- Location: LCCOMB_X34_Y21_N28
\BUS_M|ram_data_o[7]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|ram_data_o[7]~23_combout\ = (\U_CPU|data_o\(7) & (\U_CPU|we~q\ & ((\U_CPU|address[9]~8_combout\) # (!\BUS_M|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|LessThan0~0_combout\,
	datab => \U_CPU|data_o\(7),
	datac => \U_CPU|we~q\,
	datad => \U_CPU|address[9]~8_combout\,
	combout => \BUS_M|ram_data_o[7]~23_combout\);

-- Location: LCCOMB_X32_Y18_N18
\SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][1]~q\,
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(0),
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(2),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_shift_cntr_reg\(1),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\);

-- Location: M9K_X33_Y18_N0
\SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0\ : cycloneive_ram_block
-- pragma translate_off
GENERIC MAP (
	mem_init4 => X"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init3 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init2 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init1 => X"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	mem_init0 => X"000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000E700BF400C3078000401000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
	clk0_core_clock_enable => "ena0",
	clk0_input_clock_enable => "ena0",
	data_interleave_offset_in_bits => 1,
	data_interleave_width_in_bits => 1,
	init_file => "RAM.mif",
	init_file_layout => "port_a",
	logical_ram_name => "RAM:SRAM|altsyncram:altsyncram_component|altsyncram_9eu3:auto_generated|altsyncram_trr2:altsyncram1|ALTSYNCRAM",
	mixed_port_feed_through_mode => "dont_care",
	operation_mode => "bidir_dual_port",
	port_a_address_clear => "none",
	port_a_address_width => 10,
	port_a_byte_enable_clock => "none",
	port_a_data_out_clear => "none",
	port_a_data_out_clock => "none",
	port_a_data_width => 9,
	port_a_first_address => 0,
	port_a_first_bit_number => 0,
	port_a_last_address => 1023,
	port_a_logical_ram_depth => 1024,
	port_a_logical_ram_width => 8,
	port_a_read_during_write_mode => "new_data_with_nbe_read",
	port_b_address_clear => "none",
	port_b_address_clock => "clock1",
	port_b_address_width => 10,
	port_b_data_in_clock => "clock1",
	port_b_data_out_clear => "none",
	port_b_data_out_clock => "none",
	port_b_data_width => 9,
	port_b_first_address => 0,
	port_b_first_bit_number => 0,
	port_b_last_address => 1023,
	port_b_logical_ram_depth => 1024,
	port_b_logical_ram_width => 8,
	port_b_read_during_write_mode => "new_data_with_nbe_read",
	port_b_read_enable_clock => "clock1",
	port_b_write_enable_clock => "clock1",
	ram_block_type => "M9K")
-- pragma translate_on
PORT MAP (
	portawe => \BUS_M|ram_we~0_combout\,
	portare => VCC,
	portbwe => \SRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\,
	portbre => VCC,
	clk0 => \clk~inputclkctrl_outclk\,
	clk1 => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	ena0 => \BUS_M|space.sram~2_combout\,
	portadatain => \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAIN_bus\,
	portbdatain => \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAIN_bus\,
	portaaddr => \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTAADDR_bus\,
	portbaddr => \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBADDR_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	portadataout => \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTADATAOUT_bus\,
	portbdataout => \SRAM|altsyncram_component|auto_generated|altsyncram1|ram_block3a0_PORTBDATAOUT_bus\);

-- Location: LCCOMB_X32_Y18_N10
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datab => \altera_internal_jtag~TDIUTAP\,
	datac => \SRAM|altsyncram_component|auto_generated|altsyncram1|q_b\(7),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\);

-- Location: LCCOMB_X32_Y18_N28
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~3_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\);

-- Location: FF_X32_Y18_N11
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~8_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7));

-- Location: LCCOMB_X32_Y18_N16
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \SRAM|altsyncram_component|auto_generated|altsyncram1|q_b\(6),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(7),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\);

-- Location: FF_X32_Y18_N17
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~7_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6));

-- Location: LCCOMB_X32_Y18_N6
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \SRAM|altsyncram_component|auto_generated|altsyncram1|q_b\(5),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(6),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\);

-- Location: FF_X32_Y18_N7
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~6_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5));

-- Location: LCCOMB_X32_Y18_N12
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(5),
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datad => \SRAM|altsyncram_component|auto_generated|altsyncram1|q_b\(4),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\);

-- Location: FF_X32_Y18_N13
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~5_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4));

-- Location: LCCOMB_X32_Y18_N26
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(4),
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datad => \SRAM|altsyncram_component|auto_generated|altsyncram1|q_b\(3),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\);

-- Location: FF_X32_Y18_N27
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~4_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3));

-- Location: LCCOMB_X32_Y18_N0
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(3),
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datad => \SRAM|altsyncram_component|auto_generated|altsyncram1|q_b\(2),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\);

-- Location: FF_X32_Y18_N1
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~3_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2));

-- Location: LCCOMB_X32_Y18_N2
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \SRAM|altsyncram_component|auto_generated|altsyncram1|q_b\(1),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(2),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\);

-- Location: FF_X32_Y18_N3
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~2_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1));

-- Location: LCCOMB_X31_Y22_N8
\BUS_M|data_o[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[0]~19_combout\ = (\BUS_M|data_o[0]~10_combout\ & (\T0|BUS_S|LessThan1~0_combout\ & (\BANK0|BUS_S|adr_match~0_combout\ & !\BUS_M|space.io~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[0]~10_combout\,
	datab => \T0|BUS_S|LessThan1~0_combout\,
	datac => \BANK0|BUS_S|adr_match~0_combout\,
	datad => \BUS_M|space.io~0_combout\,
	combout => \BUS_M|data_o[0]~19_combout\);

-- Location: LCCOMB_X27_Y22_N16
\BUS_M|data_o[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[0]~17_combout\ = (\BUS_M|data_o[1]~15_combout\ & ((\BUS_M|data_o[1]~16_combout\ & ((\BANK0|pin\(0)))) # (!\BUS_M|data_o[1]~16_combout\ & (\BANK0|dir\(0))))) # (!\BUS_M|data_o[1]~15_combout\ & (\BUS_M|data_o[1]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[1]~15_combout\,
	datab => \BUS_M|data_o[1]~16_combout\,
	datac => \BANK0|dir\(0),
	datad => \BANK0|pin\(0),
	combout => \BUS_M|data_o[0]~17_combout\);

-- Location: LCCOMB_X29_Y22_N6
\BUS_M|data_o[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[0]~18_combout\ = (\BUS_M|data_o[0]~17_combout\ & (((\BANK0|ire\(0))) # (!\BUS_M|data_o[1]~14_combout\))) # (!\BUS_M|data_o[0]~17_combout\ & (\BUS_M|data_o[1]~14_combout\ & (\BANK0|ir_trg\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[0]~17_combout\,
	datab => \BUS_M|data_o[1]~14_combout\,
	datac => \BANK0|ir_trg\(0),
	datad => \BANK0|ire\(0),
	combout => \BUS_M|data_o[0]~18_combout\);

-- Location: LCCOMB_X29_Y22_N18
\BUS_M|data_o[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[0]~20_combout\ = (\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & ((\BUS_M|data_o[1]~13_combout\) # ((\BUS_M|data_o[0]~19_combout\ & \BUS_M|data_o[0]~18_combout\)))) # 
-- (!\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(0) & (((\BUS_M|data_o[0]~19_combout\ & \BUS_M|data_o[0]~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(0),
	datab => \BUS_M|data_o[1]~13_combout\,
	datac => \BUS_M|data_o[0]~19_combout\,
	datad => \BUS_M|data_o[0]~18_combout\,
	combout => \BUS_M|data_o[0]~20_combout\);

-- Location: LCCOMB_X29_Y22_N4
\BUS_M|data_o[0]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[0]~21_combout\ = (\BUS_M|data_o[0]~52_combout\) # ((\BUS_M|data_o[0]~20_combout\) # ((\UA0|BUS_S|data_o[0]~2_combout\ & \BUS_M|data_o[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|data_o[0]~2_combout\,
	datab => \BUS_M|data_o[0]~12_combout\,
	datac => \BUS_M|data_o[0]~52_combout\,
	datad => \BUS_M|data_o[0]~20_combout\,
	combout => \BUS_M|data_o[0]~21_combout\);

-- Location: FF_X35_Y22_N1
\U_CPU|gprs[3][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[3][0]~3_combout\,
	asdata => \BUS_M|data_o[0]~21_combout\,
	sload => \U_CPU|gprs[3][0]~52_combout\,
	ena => \U_CPU|gprs[3][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[3][0]~q\);

-- Location: LCCOMB_X32_Y21_N18
\U_CPU|Selector58~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector58~1_combout\ = (\U_CPU|gprs[0][7]~22_combout\ & ((\U_CPU|Selector58~0_combout\ & ((\U_CPU|gprs[3][0]~q\))) # (!\U_CPU|Selector58~0_combout\ & (\U_CPU|gprs[2][0]~q\)))) # (!\U_CPU|gprs[0][7]~22_combout\ & (\U_CPU|Selector58~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][7]~22_combout\,
	datab => \U_CPU|Selector58~0_combout\,
	datac => \U_CPU|gprs[2][0]~q\,
	datad => \U_CPU|gprs[3][0]~q\,
	combout => \U_CPU|Selector58~1_combout\);

-- Location: LCCOMB_X31_Y21_N26
\U_CPU|Selector58~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector58~2_combout\ = (\U_CPU|gprs[0][7]~21_combout\ & (((\U_CPU|gprs[0][7]~20_combout\)))) # (!\U_CPU|gprs[0][7]~21_combout\ & ((\U_CPU|gprs[0][7]~20_combout\ & ((\U_CPU|Selector58~1_combout\))) # (!\U_CPU|gprs[0][7]~20_combout\ & 
-- (\U_CPU|Mux73~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux73~1_combout\,
	datab => \U_CPU|gprs[0][7]~21_combout\,
	datac => \U_CPU|Selector58~1_combout\,
	datad => \U_CPU|gprs[0][7]~20_combout\,
	combout => \U_CPU|Selector58~2_combout\);

-- Location: LCCOMB_X28_Y20_N10
\U_CPU|Selector33~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector33~1_combout\ = (\U_CPU|Selector33~0_combout\ & ((\U_CPU|pc\(0)))) # (!\U_CPU|Selector33~0_combout\ & (\U_CPU|Add7~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add7~0_combout\,
	datac => \U_CPU|pc\(0),
	datad => \U_CPU|Selector33~0_combout\,
	combout => \U_CPU|Selector33~1_combout\);

-- Location: FF_X28_Y20_N11
\U_CPU|retr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector33~1_combout\,
	ena => \U_CPU|retr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|retr\(0));

-- Location: LCCOMB_X31_Y21_N12
\U_CPU|Selector58~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector58~3_combout\ = (\U_CPU|Selector58~2_combout\ & (((\U_CPU|retr\(0))) # (!\U_CPU|gprs[0][7]~21_combout\))) # (!\U_CPU|Selector58~2_combout\ & (\U_CPU|gprs[0][7]~21_combout\ & (\U_CPU|inst_next\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector58~2_combout\,
	datab => \U_CPU|gprs[0][7]~21_combout\,
	datac => \U_CPU|inst_next\(0),
	datad => \U_CPU|retr\(0),
	combout => \U_CPU|Selector58~3_combout\);

-- Location: LCCOMB_X32_Y23_N24
\U_CPU|gprs[1][0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[1][0]~0_combout\ = (\U_CPU|gprs~24_combout\ & ((\U_CPU|U_ALU|acu\(0)))) # (!\U_CPU|gprs~24_combout\ & (\U_CPU|Selector58~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector58~3_combout\,
	datab => \U_CPU|U_ALU|acu\(0),
	datad => \U_CPU|gprs~24_combout\,
	combout => \U_CPU|gprs[1][0]~0_combout\);

-- Location: FF_X32_Y23_N25
\U_CPU|gprs[1][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[1][0]~0_combout\,
	asdata => \BUS_M|data_o[0]~21_combout\,
	sload => \U_CPU|gprs[1][6]~25_combout\,
	ena => \U_CPU|gprs[1][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[1][0]~q\);

-- Location: LCCOMB_X32_Y21_N12
\U_CPU|Mux129~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux129~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(3) & (((\FLASH|altsyncram_component|auto_generated|q_a\(2))))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(3) & ((\FLASH|altsyncram_component|auto_generated|q_a\(2) & 
-- (\U_CPU|gprs[1][0]~q\)) # (!\FLASH|altsyncram_component|auto_generated|q_a\(2) & ((\U_CPU|gprs[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][0]~q\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(3),
	datac => \U_CPU|gprs[0][0]~q\,
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(2),
	combout => \U_CPU|Mux129~0_combout\);

-- Location: LCCOMB_X32_Y21_N14
\U_CPU|Mux129~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux129~1_combout\ = (\U_CPU|Mux129~0_combout\ & (((\U_CPU|gprs[3][0]~q\)) # (!\FLASH|altsyncram_component|auto_generated|q_a\(3)))) # (!\U_CPU|Mux129~0_combout\ & (\FLASH|altsyncram_component|auto_generated|q_a\(3) & (\U_CPU|gprs[2][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux129~0_combout\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(3),
	datac => \U_CPU|gprs[2][0]~q\,
	datad => \U_CPU|gprs[3][0]~q\,
	combout => \U_CPU|Mux129~1_combout\);

-- Location: LCCOMB_X19_Y21_N28
\U_CPU|U_ALU|ShiftRight0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftRight0~6_combout\ = (\U_CPU|Mux128~1_combout\ & (\U_CPU|Mux0~1_combout\ & (!\U_CPU|Mux129~1_combout\))) # (!\U_CPU|Mux128~1_combout\ & (((\U_CPU|U_ALU|ShiftRight0~5_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux128~1_combout\,
	datab => \U_CPU|Mux0~1_combout\,
	datac => \U_CPU|Mux129~1_combout\,
	datad => \U_CPU|U_ALU|ShiftRight0~5_combout\,
	combout => \U_CPU|U_ALU|ShiftRight0~6_combout\);

-- Location: LCCOMB_X21_Y20_N6
\U_CPU|U_ALU|acu[4]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[4]~24_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(5) & \FLASH|altsyncram_component|auto_generated|q_a\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	combout => \U_CPU|U_ALU|acu[4]~24_combout\);

-- Location: LCCOMB_X21_Y20_N24
\U_CPU|U_ALU|acu[4]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[4]~25_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\FLASH|altsyncram_component|auto_generated|q_a\(4)) # (!\FLASH|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	combout => \U_CPU|U_ALU|acu[4]~25_combout\);

-- Location: LCCOMB_X19_Y21_N12
\U_CPU|U_ALU|ShiftLeft0~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftLeft0~7_combout\ = (\U_CPU|Mux129~1_combout\ & (\U_CPU|Mux3~1_combout\)) # (!\U_CPU|Mux129~1_combout\ & ((\U_CPU|Mux116~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux129~1_combout\,
	datab => \U_CPU|Mux3~1_combout\,
	datad => \U_CPU|Mux116~1_combout\,
	combout => \U_CPU|U_ALU|ShiftLeft0~7_combout\);

-- Location: LCCOMB_X20_Y23_N20
\U_CPU|U_ALU|acu[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[4]~26_combout\ = (!\U_CPU|U_ALU|ShiftLeft0~0_combout\ & (!\U_CPU|Mux122~1_combout\ & (\U_CPU|Mux127~1_combout\ & \FLASH|altsyncram_component|auto_generated|q_a\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|ShiftLeft0~0_combout\,
	datab => \U_CPU|Mux122~1_combout\,
	datac => \U_CPU|Mux127~1_combout\,
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	combout => \U_CPU|U_ALU|acu[4]~26_combout\);

-- Location: LCCOMB_X20_Y23_N30
\U_CPU|U_ALU|acu[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[4]~27_combout\ = (\U_CPU|U_ALU|acu[4]~26_combout\ & ((\U_CPU|Mux128~1_combout\))) # (!\U_CPU|U_ALU|acu[4]~26_combout\ & (\FLASH|altsyncram_component|auto_generated|q_a\(4)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datac => \U_CPU|Mux128~1_combout\,
	datad => \U_CPU|U_ALU|acu[4]~26_combout\,
	combout => \U_CPU|U_ALU|acu[4]~27_combout\);

-- Location: LCCOMB_X20_Y23_N4
\U_CPU|U_ALU|ShiftLeft0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftLeft0~2_combout\ = (!\U_CPU|Mux128~1_combout\ & ((\U_CPU|Mux129~1_combout\ & (\U_CPU|Mux7~1_combout\)) # (!\U_CPU|Mux129~1_combout\ & ((\U_CPU|Mux6~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010001100100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux7~1_combout\,
	datab => \U_CPU|Mux128~1_combout\,
	datac => \U_CPU|Mux129~1_combout\,
	datad => \U_CPU|Mux6~1_combout\,
	combout => \U_CPU|U_ALU|ShiftLeft0~2_combout\);

-- Location: LCCOMB_X25_Y19_N4
\U_CPU|U_ALU|result~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|result~14_combout\ = \U_CPU|Mux124~1_combout\ $ (\U_CPU|Mux116~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_CPU|Mux124~1_combout\,
	datad => \U_CPU|Mux116~1_combout\,
	combout => \U_CPU|U_ALU|result~14_combout\);

-- Location: LCCOMB_X20_Y23_N16
\U_CPU|U_ALU|acu[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[4]~28_combout\ = (!\U_CPU|U_ALU|acu[4]~26_combout\ & (((!\U_CPU|U_ALU|ShiftLeft0~0_combout\ & !\U_CPU|Mux122~1_combout\)) # (!\U_CPU|U_ALU|acu[4]~27_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000011111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|ShiftLeft0~0_combout\,
	datab => \U_CPU|Mux122~1_combout\,
	datac => \U_CPU|U_ALU|acu[4]~27_combout\,
	datad => \U_CPU|U_ALU|acu[4]~26_combout\,
	combout => \U_CPU|U_ALU|acu[4]~28_combout\);

-- Location: LCCOMB_X20_Y23_N14
\U_CPU|U_ALU|Mux3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux3~0_combout\ = (\U_CPU|U_ALU|acu[4]~27_combout\ & (\U_CPU|U_ALU|ShiftLeft0~2_combout\ & ((\U_CPU|U_ALU|acu[4]~28_combout\)))) # (!\U_CPU|U_ALU|acu[4]~27_combout\ & (((\U_CPU|U_ALU|result~14_combout\) # (!\U_CPU|U_ALU|acu[4]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu[4]~27_combout\,
	datab => \U_CPU|U_ALU|ShiftLeft0~2_combout\,
	datac => \U_CPU|U_ALU|result~14_combout\,
	datad => \U_CPU|U_ALU|acu[4]~28_combout\,
	combout => \U_CPU|U_ALU|Mux3~0_combout\);

-- Location: LCCOMB_X20_Y21_N6
\U_CPU|U_ALU|Mux3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux3~1_combout\ = (\U_CPU|U_ALU|Mux3~0_combout\ & ((\U_CPU|U_ALU|ShiftLeft0~7_combout\) # ((!\U_CPU|U_ALU|acu[4]~26_combout\)))) # (!\U_CPU|U_ALU|Mux3~0_combout\ & (((\U_CPU|U_ALU|ShiftLeft0~9_combout\ & \U_CPU|U_ALU|acu[4]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|ShiftLeft0~7_combout\,
	datab => \U_CPU|U_ALU|Mux3~0_combout\,
	datac => \U_CPU|U_ALU|ShiftLeft0~9_combout\,
	datad => \U_CPU|U_ALU|acu[4]~26_combout\,
	combout => \U_CPU|U_ALU|Mux3~1_combout\);

-- Location: LCCOMB_X21_Y20_N10
\U_CPU|U_ALU|Mux3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux3~2_combout\ = (\U_CPU|U_ALU|acu[4]~24_combout\ & (\U_CPU|U_ALU|acu[4]~25_combout\)) # (!\U_CPU|U_ALU|acu[4]~24_combout\ & ((\U_CPU|U_ALU|acu[4]~25_combout\ & (\U_CPU|U_ALU|Mux3~1_combout\)) # (!\U_CPU|U_ALU|acu[4]~25_combout\ & 
-- ((\U_CPU|U_ALU|Add0~20_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu[4]~24_combout\,
	datab => \U_CPU|U_ALU|acu[4]~25_combout\,
	datac => \U_CPU|U_ALU|Mux3~1_combout\,
	datad => \U_CPU|U_ALU|Add0~20_combout\,
	combout => \U_CPU|U_ALU|Mux3~2_combout\);

-- Location: LCCOMB_X21_Y20_N4
\U_CPU|U_ALU|Mux3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux3~3_combout\ = (\U_CPU|U_ALU|acu[4]~30_combout\ & ((\U_CPU|U_ALU|Mux3~2_combout\ & ((!\U_CPU|Mux116~1_combout\))) # (!\U_CPU|U_ALU|Mux3~2_combout\ & (\U_CPU|U_ALU|ShiftRight0~6_combout\)))) # (!\U_CPU|U_ALU|acu[4]~30_combout\ & 
-- (((\U_CPU|U_ALU|Mux3~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu[4]~30_combout\,
	datab => \U_CPU|U_ALU|ShiftRight0~6_combout\,
	datac => \U_CPU|Mux116~1_combout\,
	datad => \U_CPU|U_ALU|Mux3~2_combout\,
	combout => \U_CPU|U_ALU|Mux3~3_combout\);

-- Location: FF_X21_Y20_N19
\U_CPU|U_ALU|acu[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|U_ALU|acu[5]~3_combout\,
	asdata => \U_CPU|U_ALU|Mux3~3_combout\,
	sload => \U_CPU|U_ALU|acu[0]~16_combout\,
	ena => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|U_ALU|acu\(5));

-- Location: LCCOMB_X21_Y20_N26
\U_CPU|U_ALU|result~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|result~9_combout\ = (\U_CPU|Mux125~1_combout\ & \U_CPU|Mux3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux125~1_combout\,
	datad => \U_CPU|Mux3~1_combout\,
	combout => \U_CPU|U_ALU|result~9_combout\);

-- Location: LCCOMB_X21_Y20_N28
\U_CPU|U_ALU|result~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|result~10_combout\ = (\U_CPU|Mux125~1_combout\) # (\U_CPU|Mux3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux125~1_combout\,
	datad => \U_CPU|Mux3~1_combout\,
	combout => \U_CPU|U_ALU|result~10_combout\);

-- Location: LCCOMB_X21_Y20_N8
\U_CPU|U_ALU|acu[4]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[4]~2_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(4) & ((\U_CPU|U_ALU|result~10_combout\))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(4) & (\U_CPU|U_ALU|result~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|result~9_combout\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datad => \U_CPU|U_ALU|result~10_combout\,
	combout => \U_CPU|U_ALU|acu[4]~2_combout\);

-- Location: LCCOMB_X23_Y23_N16
\U_CPU|U_ALU|result~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|result~11_combout\ = \U_CPU|Mux125~1_combout\ $ (\U_CPU|Mux3~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_CPU|Mux125~1_combout\,
	datad => \U_CPU|Mux3~1_combout\,
	combout => \U_CPU|U_ALU|result~11_combout\);

-- Location: LCCOMB_X20_Y23_N26
\U_CPU|U_ALU|Mux4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux4~0_combout\ = (\U_CPU|U_ALU|acu[4]~28_combout\ & ((\U_CPU|U_ALU|acu[4]~27_combout\ & (\U_CPU|U_ALU|ShiftLeft0~1_combout\)) # (!\U_CPU|U_ALU|acu[4]~27_combout\ & ((\U_CPU|U_ALU|result~11_combout\))))) # (!\U_CPU|U_ALU|acu[4]~28_combout\ & 
-- (((!\U_CPU|U_ALU|acu[4]~27_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000111110000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|ShiftLeft0~1_combout\,
	datab => \U_CPU|U_ALU|acu[4]~28_combout\,
	datac => \U_CPU|U_ALU|acu[4]~27_combout\,
	datad => \U_CPU|U_ALU|result~11_combout\,
	combout => \U_CPU|U_ALU|Mux4~0_combout\);

-- Location: LCCOMB_X20_Y23_N28
\U_CPU|U_ALU|Mux4~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux4~1_combout\ = (\U_CPU|U_ALU|Mux4~0_combout\ & (((\U_CPU|U_ALU|ShiftLeft0~3_combout\) # (!\U_CPU|U_ALU|acu[4]~26_combout\)))) # (!\U_CPU|U_ALU|Mux4~0_combout\ & (\U_CPU|U_ALU|ShiftLeft0~4_combout\ & ((\U_CPU|U_ALU|acu[4]~26_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Mux4~0_combout\,
	datab => \U_CPU|U_ALU|ShiftLeft0~4_combout\,
	datac => \U_CPU|U_ALU|ShiftLeft0~3_combout\,
	datad => \U_CPU|U_ALU|acu[4]~26_combout\,
	combout => \U_CPU|U_ALU|Mux4~1_combout\);

-- Location: LCCOMB_X21_Y20_N2
\U_CPU|U_ALU|Mux4~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux4~2_combout\ = (\U_CPU|U_ALU|acu[4]~24_combout\ & (\U_CPU|U_ALU|acu[4]~25_combout\)) # (!\U_CPU|U_ALU|acu[4]~24_combout\ & ((\U_CPU|U_ALU|acu[4]~25_combout\ & ((\U_CPU|U_ALU|Mux4~1_combout\))) # (!\U_CPU|U_ALU|acu[4]~25_combout\ & 
-- (\U_CPU|U_ALU|Add0~18_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu[4]~24_combout\,
	datab => \U_CPU|U_ALU|acu[4]~25_combout\,
	datac => \U_CPU|U_ALU|Add0~18_combout\,
	datad => \U_CPU|U_ALU|Mux4~1_combout\,
	combout => \U_CPU|U_ALU|Mux4~2_combout\);

-- Location: LCCOMB_X21_Y20_N12
\U_CPU|U_ALU|Mux4~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux4~3_combout\ = (\U_CPU|U_ALU|Mux4~2_combout\ & (((!\U_CPU|U_ALU|acu[4]~30_combout\)) # (!\U_CPU|Mux3~1_combout\))) # (!\U_CPU|U_ALU|Mux4~2_combout\ & (((\U_CPU|U_ALU|ShiftRight0~3_combout\ & \U_CPU|U_ALU|acu[4]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux3~1_combout\,
	datab => \U_CPU|U_ALU|Mux4~2_combout\,
	datac => \U_CPU|U_ALU|ShiftRight0~3_combout\,
	datad => \U_CPU|U_ALU|acu[4]~30_combout\,
	combout => \U_CPU|U_ALU|Mux4~3_combout\);

-- Location: FF_X21_Y20_N9
\U_CPU|U_ALU|acu[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|U_ALU|acu[4]~2_combout\,
	asdata => \U_CPU|U_ALU|Mux4~3_combout\,
	sload => \U_CPU|U_ALU|acu[0]~16_combout\,
	ena => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|U_ALU|acu\(4));

-- Location: LCCOMB_X25_Y20_N18
\U_CPU|U_ALU|Equal0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Equal0~1_combout\ = (!\U_CPU|U_ALU|acu\(4) & (!\U_CPU|U_ALU|acu\(3) & (!\U_CPU|U_ALU|acu\(2) & !\U_CPU|U_ALU|acu\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu\(4),
	datab => \U_CPU|U_ALU|acu\(3),
	datac => \U_CPU|U_ALU|acu\(2),
	datad => \U_CPU|U_ALU|acu\(8),
	combout => \U_CPU|U_ALU|Equal0~1_combout\);

-- Location: LCCOMB_X32_Y23_N26
\U_CPU|U_ALU|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Equal0~0_combout\ = (!\U_CPU|U_ALU|acu\(1) & (!\U_CPU|U_ALU|acu\(6) & (!\U_CPU|U_ALU|acu\(0) & !\U_CPU|U_ALU|acu\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu\(1),
	datab => \U_CPU|U_ALU|acu\(6),
	datac => \U_CPU|U_ALU|acu\(0),
	datad => \U_CPU|U_ALU|acu\(7),
	combout => \U_CPU|U_ALU|Equal0~0_combout\);

-- Location: LCCOMB_X32_Y23_N4
\U_CPU|U_ALU|Equal0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Equal0~2_combout\ = (!\U_CPU|U_ALU|acu\(5) & (\U_CPU|U_ALU|Equal0~1_combout\ & \U_CPU|U_ALU|Equal0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu\(5),
	datab => \U_CPU|U_ALU|Equal0~1_combout\,
	datac => \U_CPU|U_ALU|Equal0~0_combout\,
	combout => \U_CPU|U_ALU|Equal0~2_combout\);

-- Location: LCCOMB_X32_Y21_N16
\U_CPU|Selector50~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector50~0_combout\ = (\U_CPU|gprs[0][7]~23_combout\ & (((\U_CPU|gprs[0][7]~22_combout\)))) # (!\U_CPU|gprs[0][7]~23_combout\ & ((\U_CPU|gprs[0][7]~22_combout\ & ((\U_CPU|gprs[2][0]~q\))) # (!\U_CPU|gprs[0][7]~22_combout\ & 
-- (\U_CPU|gprs[1][0]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][0]~q\,
	datab => \U_CPU|gprs[2][0]~q\,
	datac => \U_CPU|gprs[0][7]~23_combout\,
	datad => \U_CPU|gprs[0][7]~22_combout\,
	combout => \U_CPU|Selector50~0_combout\);

-- Location: LCCOMB_X32_Y21_N10
\U_CPU|Selector50~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector50~1_combout\ = (\U_CPU|Selector50~0_combout\ & (((\U_CPU|gprs[3][0]~q\) # (!\U_CPU|gprs[0][7]~23_combout\)))) # (!\U_CPU|Selector50~0_combout\ & (\U_CPU|U_ALU|Equal0~2_combout\ & (\U_CPU|gprs[0][7]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Equal0~2_combout\,
	datab => \U_CPU|Selector50~0_combout\,
	datac => \U_CPU|gprs[0][7]~23_combout\,
	datad => \U_CPU|gprs[3][0]~q\,
	combout => \U_CPU|Selector50~1_combout\);

-- Location: LCCOMB_X31_Y21_N14
\U_CPU|Selector50~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector50~2_combout\ = (\U_CPU|gprs[0][7]~21_combout\ & (((\U_CPU|gprs[0][7]~20_combout\)))) # (!\U_CPU|gprs[0][7]~21_combout\ & ((\U_CPU|gprs[0][7]~20_combout\ & ((\U_CPU|Selector50~1_combout\))) # (!\U_CPU|gprs[0][7]~20_combout\ & 
-- (\U_CPU|Mux73~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux73~1_combout\,
	datab => \U_CPU|gprs[0][7]~21_combout\,
	datac => \U_CPU|Selector50~1_combout\,
	datad => \U_CPU|gprs[0][7]~20_combout\,
	combout => \U_CPU|Selector50~2_combout\);

-- Location: LCCOMB_X31_Y21_N0
\U_CPU|Selector50~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector50~3_combout\ = (\U_CPU|Selector50~2_combout\ & ((\U_CPU|retr\(0)) # ((!\U_CPU|gprs[0][7]~21_combout\)))) # (!\U_CPU|Selector50~2_combout\ & (((\U_CPU|inst_next\(0) & \U_CPU|gprs[0][7]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector50~2_combout\,
	datab => \U_CPU|retr\(0),
	datac => \U_CPU|inst_next\(0),
	datad => \U_CPU|gprs[0][7]~21_combout\,
	combout => \U_CPU|Selector50~3_combout\);

-- Location: LCCOMB_X34_Y22_N8
\U_CPU|gprs[0][0]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][0]~2_combout\ = (\U_CPU|gprs~44_combout\ & ((\U_CPU|U_ALU|acu\(0)))) # (!\U_CPU|gprs~44_combout\ & (\U_CPU|Selector50~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs~44_combout\,
	datab => \U_CPU|Selector50~3_combout\,
	datad => \U_CPU|U_ALU|acu\(0),
	combout => \U_CPU|gprs[0][0]~2_combout\);

-- Location: FF_X34_Y22_N9
\U_CPU|gprs[0][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[0][0]~2_combout\,
	asdata => \BUS_M|data_o[0]~21_combout\,
	sload => \U_CPU|gprs[0][7]~45_combout\,
	ena => \U_CPU|gprs[0][7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[0][0]~q\);

-- Location: LCCOMB_X32_Y21_N20
\U_CPU|Mux73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux73~0_combout\ = (\U_CPU|inst\(0) & (((\U_CPU|gprs[1][0]~q\) # (\U_CPU|inst\(1))))) # (!\U_CPU|inst\(0) & (\U_CPU|gprs[0][0]~q\ & ((!\U_CPU|inst\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][0]~q\,
	datab => \U_CPU|inst\(0),
	datac => \U_CPU|gprs[1][0]~q\,
	datad => \U_CPU|inst\(1),
	combout => \U_CPU|Mux73~0_combout\);

-- Location: LCCOMB_X32_Y21_N6
\U_CPU|Mux73~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux73~1_combout\ = (\U_CPU|inst\(1) & ((\U_CPU|Mux73~0_combout\ & ((\U_CPU|gprs[3][0]~q\))) # (!\U_CPU|Mux73~0_combout\ & (\U_CPU|gprs[2][0]~q\)))) # (!\U_CPU|inst\(1) & (\U_CPU|Mux73~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(1),
	datab => \U_CPU|Mux73~0_combout\,
	datac => \U_CPU|gprs[2][0]~q\,
	datad => \U_CPU|gprs[3][0]~q\,
	combout => \U_CPU|Mux73~1_combout\);

-- Location: LCCOMB_X32_Y21_N8
\U_CPU|Selector66~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector66~0_combout\ = (\U_CPU|inst_next\(0) & ((\U_CPU|gprs[1][0]~q\) # ((\U_CPU|inst_next\(2))))) # (!\U_CPU|inst_next\(0) & (((\U_CPU|gprs[0][0]~q\ & !\U_CPU|inst_next\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][0]~q\,
	datab => \U_CPU|inst_next\(0),
	datac => \U_CPU|gprs[0][0]~q\,
	datad => \U_CPU|inst_next\(2),
	combout => \U_CPU|Selector66~0_combout\);

-- Location: LCCOMB_X32_Y21_N2
\U_CPU|Selector66~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector66~1_combout\ = (\U_CPU|Selector66~0_combout\ & (((\U_CPU|retr\(0)) # (!\U_CPU|inst_next\(2))))) # (!\U_CPU|Selector66~0_combout\ & (\U_CPU|U_ALU|Equal0~2_combout\ & ((\U_CPU|inst_next\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Equal0~2_combout\,
	datab => \U_CPU|Selector66~0_combout\,
	datac => \U_CPU|retr\(0),
	datad => \U_CPU|inst_next\(2),
	combout => \U_CPU|Selector66~1_combout\);

-- Location: LCCOMB_X32_Y21_N28
\U_CPU|Selector66~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector66~2_combout\ = (\U_CPU|gprs[0][7]~20_combout\ & (((\U_CPU|Selector66~1_combout\) # (\U_CPU|gprs[2][0]~33_combout\)))) # (!\U_CPU|gprs[0][7]~20_combout\ & (\U_CPU|Mux73~1_combout\ & ((!\U_CPU|gprs[2][0]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux73~1_combout\,
	datab => \U_CPU|Selector66~1_combout\,
	datac => \U_CPU|gprs[0][7]~20_combout\,
	datad => \U_CPU|gprs[2][0]~33_combout\,
	combout => \U_CPU|Selector66~2_combout\);

-- Location: LCCOMB_X32_Y21_N22
\U_CPU|Selector66~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector66~3_combout\ = (\U_CPU|gprs[2][0]~33_combout\ & ((\U_CPU|Selector66~2_combout\ & ((\U_CPU|gprs[3][0]~q\))) # (!\U_CPU|Selector66~2_combout\ & (\U_CPU|inst_next\(0))))) # (!\U_CPU|gprs[2][0]~33_combout\ & (\U_CPU|Selector66~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][0]~33_combout\,
	datab => \U_CPU|Selector66~2_combout\,
	datac => \U_CPU|inst_next\(0),
	datad => \U_CPU|gprs[3][0]~q\,
	combout => \U_CPU|Selector66~3_combout\);

-- Location: LCCOMB_X34_Y23_N24
\U_CPU|gprs[2][0]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][0]~1_combout\ = (\U_CPU|gprs~34_combout\ & ((\U_CPU|U_ALU|acu\(0)))) # (!\U_CPU|gprs~34_combout\ & (\U_CPU|Selector66~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector66~3_combout\,
	datab => \U_CPU|gprs~34_combout\,
	datad => \U_CPU|U_ALU|acu\(0),
	combout => \U_CPU|gprs[2][0]~1_combout\);

-- Location: FF_X34_Y23_N25
\U_CPU|gprs[2][0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[2][0]~1_combout\,
	asdata => \BUS_M|data_o[0]~21_combout\,
	sload => \U_CPU|gprs[2][0]~35_combout\,
	ena => \U_CPU|gprs[2][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[2][0]~q\);

-- Location: LCCOMB_X32_Y22_N12
\U_CPU|Selector41~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector41~0_combout\ = (\U_CPU|cont\(0) & (((\U_CPU|cont\(1))))) # (!\U_CPU|cont\(0) & ((\U_CPU|cont\(1) & (\U_CPU|gprs[2][0]~q\)) # (!\U_CPU|cont\(1) & ((\U_CPU|gprs[0][0]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][0]~q\,
	datab => \U_CPU|cont\(0),
	datac => \U_CPU|cont\(1),
	datad => \U_CPU|gprs[0][0]~q\,
	combout => \U_CPU|Selector41~0_combout\);

-- Location: LCCOMB_X32_Y22_N6
\U_CPU|Selector41~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector41~1_combout\ = (\U_CPU|Selector41~0_combout\ & (((\U_CPU|gprs[3][0]~q\)) # (!\U_CPU|cont\(0)))) # (!\U_CPU|Selector41~0_combout\ & (\U_CPU|cont\(0) & (\U_CPU|gprs[1][0]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector41~0_combout\,
	datab => \U_CPU|cont\(0),
	datac => \U_CPU|gprs[1][0]~q\,
	datad => \U_CPU|gprs[3][0]~q\,
	combout => \U_CPU|Selector41~1_combout\);

-- Location: LCCOMB_X32_Y22_N26
\U_CPU|Selector41~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector41~2_combout\ = (\U_CPU|data_o[7]~3_combout\ & (((\U_CPU|data_o[7]~4_combout\)))) # (!\U_CPU|data_o[7]~3_combout\ & ((\U_CPU|data_o[7]~4_combout\ & ((\U_CPU|retr\(0)))) # (!\U_CPU|data_o[7]~4_combout\ & (\U_CPU|Mux7~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|data_o[7]~3_combout\,
	datab => \U_CPU|Mux7~1_combout\,
	datac => \U_CPU|retr\(0),
	datad => \U_CPU|data_o[7]~4_combout\,
	combout => \U_CPU|Selector41~2_combout\);

-- Location: LCCOMB_X32_Y22_N18
\U_CPU|Selector41~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector41~3_combout\ = (\U_CPU|Selector41~2_combout\ & (((\U_CPU|U_ALU|Equal0~2_combout\) # (!\U_CPU|data_o[7]~3_combout\)))) # (!\U_CPU|Selector41~2_combout\ & (\U_CPU|Selector41~1_combout\ & ((\U_CPU|data_o[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector41~1_combout\,
	datab => \U_CPU|U_ALU|Equal0~2_combout\,
	datac => \U_CPU|Selector41~2_combout\,
	datad => \U_CPU|data_o[7]~3_combout\,
	combout => \U_CPU|Selector41~3_combout\);

-- Location: FF_X32_Y22_N19
\U_CPU|data_o[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector41~3_combout\,
	ena => \U_CPU|data_o[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|data_o\(0));

-- Location: LCCOMB_X25_Y22_N18
\BUS_M|ram_data_o[0]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|ram_data_o[0]~16_combout\ = (\U_CPU|we~q\ & (\U_CPU|data_o\(0) & ((\U_CPU|address[9]~8_combout\) # (!\BUS_M|LessThan0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|LessThan0~0_combout\,
	datab => \U_CPU|we~q\,
	datac => \U_CPU|data_o\(0),
	datad => \U_CPU|address[9]~8_combout\,
	combout => \BUS_M|ram_data_o[0]~16_combout\);

-- Location: FF_X27_Y19_N15
\UA0|TX_buf[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|BUS_S|data_o[3]~18_combout\,
	ena => \UA0|TX_buf[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|TX_buf\(3));

-- Location: LCCOMB_X27_Y19_N26
\UA0|BUS_S|data_o[3]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[3]~15_combout\ = (\UA0|uconta\(3) & (((!\BUS_M|io_adr[3]~1_combout\) # (!\UA0|Equal4~0_combout\)) # (!\BANK0|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANK0|Equal2~0_combout\,
	datab => \UA0|Equal4~0_combout\,
	datac => \BUS_M|io_adr[3]~1_combout\,
	datad => \UA0|uconta\(3),
	combout => \UA0|BUS_S|data_o[3]~15_combout\);

-- Location: LCCOMB_X27_Y18_N22
\UA0|BUS_S|data_o[3]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[3]~16_combout\ = (\UA0|BUS_S|data_o[7]~9_combout\ & ((\UA0|BUS_S|data_o[7]~8_combout\ & (\UA0|TX_buf\(3))) # (!\UA0|BUS_S|data_o[7]~8_combout\ & ((\UA0|BUS_S|data_o[3]~15_combout\))))) # (!\UA0|BUS_S|data_o[7]~9_combout\ & 
-- (((\UA0|BUS_S|data_o[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|data_o[7]~9_combout\,
	datab => \UA0|TX_buf\(3),
	datac => \UA0|BUS_S|data_o[3]~15_combout\,
	datad => \UA0|BUS_S|data_o[7]~8_combout\,
	combout => \UA0|BUS_S|data_o[3]~16_combout\);

-- Location: LCCOMB_X27_Y18_N4
\UA0|BUS_S|data_o[3]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[3]~17_combout\ = (\UA0|BUS_S|data_o[3]~16_combout\ & (((\UA0|ucontb\(3)) # (!\UA0|BUS_S|data_o[7]~10_combout\)))) # (!\UA0|BUS_S|data_o[3]~16_combout\ & (!\UA0|ucmp\(3) & ((\UA0|BUS_S|data_o[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|data_o[3]~16_combout\,
	datab => \UA0|ucmp\(3),
	datac => \UA0|ucontb\(3),
	datad => \UA0|BUS_S|data_o[7]~10_combout\,
	combout => \UA0|BUS_S|data_o[3]~17_combout\);

-- Location: LCCOMB_X30_Y22_N20
\UA0|BUS_S|data_o[3]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[3]~18_combout\ = (\UA0|BUS_S|adr_match~1_combout\ & (((\T0|BUS_S|data_o[3]~18_combout\)))) # (!\UA0|BUS_S|adr_match~1_combout\ & (!\BUS_M|io_we~0_combout\ & (\UA0|BUS_S|data_o[3]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_we~0_combout\,
	datab => \UA0|BUS_S|data_o[3]~17_combout\,
	datac => \T0|BUS_S|data_o[3]~18_combout\,
	datad => \UA0|BUS_S|adr_match~1_combout\,
	combout => \UA0|BUS_S|data_o[3]~18_combout\);

-- Location: FF_X30_Y22_N21
\BANK0|ire[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|BUS_S|data_o[3]~18_combout\,
	ena => \BANK0|ire[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|ire\(3));

-- Location: FF_X30_Y22_N29
\BANK0|ir_trg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \UA0|BUS_S|data_o[3]~18_combout\,
	sload => VCC,
	ena => \BANK0|ir_trg[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|ir_trg\(3));

-- Location: FF_X27_Y22_N25
\BANK0|dir[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \UA0|BUS_S|data_o[3]~18_combout\,
	sload => VCC,
	ena => \BANK0|dir[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|dir\(3));

-- Location: LCCOMB_X29_Y24_N20
\BANK0|pin[3]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|pin[3]~feeder_combout\ = \UA0|BUS_S|data_o[3]~18_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UA0|BUS_S|data_o[3]~18_combout\,
	combout => \BANK0|pin[3]~feeder_combout\);

-- Location: LCCOMB_X27_Y22_N0
\BANK0|pin[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|pin[0]~0_combout\ = (\BANK0|Equal3~0_combout\ & (\BUS_M|io_we~0_combout\ & (\BANK0|BUS_S|adr_match~0_combout\ & \BUS_M|io_adr[2]~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANK0|Equal3~0_combout\,
	datab => \BUS_M|io_we~0_combout\,
	datac => \BANK0|BUS_S|adr_match~0_combout\,
	datad => \BUS_M|io_adr[2]~4_combout\,
	combout => \BANK0|pin[0]~0_combout\);

-- Location: FF_X29_Y24_N21
\BANK0|pin[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BANK0|pin[3]~feeder_combout\,
	ena => \BANK0|pin[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|pin\(3));

-- Location: LCCOMB_X27_Y22_N24
\BUS_M|data_o[3]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[3]~32_combout\ = (\BUS_M|data_o[1]~15_combout\ & ((\BUS_M|data_o[1]~16_combout\ & ((\BANK0|pin\(3)))) # (!\BUS_M|data_o[1]~16_combout\ & (\BANK0|dir\(3))))) # (!\BUS_M|data_o[1]~15_combout\ & (\BUS_M|data_o[1]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[1]~15_combout\,
	datab => \BUS_M|data_o[1]~16_combout\,
	datac => \BANK0|dir\(3),
	datad => \BANK0|pin\(3),
	combout => \BUS_M|data_o[3]~32_combout\);

-- Location: LCCOMB_X30_Y22_N28
\BUS_M|data_o[3]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[3]~33_combout\ = (\BUS_M|data_o[1]~14_combout\ & ((\BUS_M|data_o[3]~32_combout\ & (\BANK0|ire\(3))) # (!\BUS_M|data_o[3]~32_combout\ & ((\BANK0|ir_trg\(3)))))) # (!\BUS_M|data_o[1]~14_combout\ & (((\BUS_M|data_o[3]~32_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[1]~14_combout\,
	datab => \BANK0|ire\(3),
	datac => \BANK0|ir_trg\(3),
	datad => \BUS_M|data_o[3]~32_combout\,
	combout => \BUS_M|data_o[3]~33_combout\);

-- Location: LCCOMB_X30_Y22_N22
\BUS_M|data_o[3]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[3]~34_combout\ = (\BUS_M|data_o[1]~13_combout\ & ((\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(3)) # ((\BUS_M|data_o[0]~19_combout\ & \BUS_M|data_o[3]~33_combout\)))) # (!\BUS_M|data_o[1]~13_combout\ & 
-- (((\BUS_M|data_o[0]~19_combout\ & \BUS_M|data_o[3]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[1]~13_combout\,
	datab => \SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(3),
	datac => \BUS_M|data_o[0]~19_combout\,
	datad => \BUS_M|data_o[3]~33_combout\,
	combout => \BUS_M|data_o[3]~34_combout\);

-- Location: LCCOMB_X28_Y22_N18
\BUS_M|data_o[3]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[3]~31_combout\ = (\UA0|BUS_S|adr_match~1_combout\ & (!\T0|BUS_S|data_o~8_combout\ & (\BUS_M|data_o[0]~11_combout\ & \T0|BUS_S|data_o[3]~17_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|adr_match~1_combout\,
	datab => \T0|BUS_S|data_o~8_combout\,
	datac => \BUS_M|data_o[0]~11_combout\,
	datad => \T0|BUS_S|data_o[3]~17_combout\,
	combout => \BUS_M|data_o[3]~31_combout\);

-- Location: LCCOMB_X30_Y22_N16
\BUS_M|data_o[3]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[3]~35_combout\ = (\BUS_M|data_o[3]~34_combout\) # ((\BUS_M|data_o[3]~31_combout\) # ((\UA0|BUS_S|data_o[3]~17_combout\ & \BUS_M|data_o[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[3]~34_combout\,
	datab => \UA0|BUS_S|data_o[3]~17_combout\,
	datac => \BUS_M|data_o[3]~31_combout\,
	datad => \BUS_M|data_o[0]~12_combout\,
	combout => \BUS_M|data_o[3]~35_combout\);

-- Location: LCCOMB_X32_Y24_N28
\U_CPU|Selector63~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector63~2_combout\ = (\U_CPU|gprs[2][1]~64_combout\ & (((\U_CPU|gprs[2][1]~60_combout\)))) # (!\U_CPU|gprs[2][1]~64_combout\ & ((\U_CPU|gprs[2][1]~60_combout\ & ((\U_CPU|U_ALU|acu\(3)))) # (!\U_CPU|gprs[2][1]~60_combout\ & 
-- (\U_CPU|Mux70~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][1]~64_combout\,
	datab => \U_CPU|Mux70~1_combout\,
	datac => \U_CPU|U_ALU|acu\(3),
	datad => \U_CPU|gprs[2][1]~60_combout\,
	combout => \U_CPU|Selector63~2_combout\);

-- Location: LCCOMB_X36_Y24_N4
\U_CPU|Selector63~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector63~0_combout\ = (\U_CPU|gprs[2][1]~62_combout\ & ((\U_CPU|gprs[2][1]~63_combout\ & (\U_CPU|gprs[3][3]~q\)) # (!\U_CPU|gprs[2][1]~63_combout\ & ((\U_CPU|retr\(3)))))) # (!\U_CPU|gprs[2][1]~62_combout\ & (((\U_CPU|gprs[2][1]~63_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[3][3]~q\,
	datab => \U_CPU|gprs[2][1]~62_combout\,
	datac => \U_CPU|retr\(3),
	datad => \U_CPU|gprs[2][1]~63_combout\,
	combout => \U_CPU|Selector63~0_combout\);

-- Location: LCCOMB_X36_Y24_N22
\U_CPU|Selector63~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector63~1_combout\ = (\U_CPU|gprs[2][1]~61_combout\ & (((\U_CPU|Selector63~0_combout\)))) # (!\U_CPU|gprs[2][1]~61_combout\ & ((\U_CPU|Selector63~0_combout\ & (\U_CPU|gprs[1][3]~q\)) # (!\U_CPU|Selector63~0_combout\ & ((\U_CPU|gprs[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][3]~q\,
	datab => \U_CPU|gprs[2][1]~61_combout\,
	datac => \U_CPU|Selector63~0_combout\,
	datad => \U_CPU|gprs[0][3]~q\,
	combout => \U_CPU|Selector63~1_combout\);

-- Location: LCCOMB_X32_Y24_N30
\U_CPU|Selector63~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector63~3_combout\ = (\U_CPU|gprs[2][1]~64_combout\ & ((\U_CPU|Selector63~2_combout\ & ((\U_CPU|inst_next\(3)))) # (!\U_CPU|Selector63~2_combout\ & (\U_CPU|Selector63~1_combout\)))) # (!\U_CPU|gprs[2][1]~64_combout\ & 
-- (\U_CPU|Selector63~2_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][1]~64_combout\,
	datab => \U_CPU|Selector63~2_combout\,
	datac => \U_CPU|Selector63~1_combout\,
	datad => \U_CPU|inst_next\(3),
	combout => \U_CPU|Selector63~3_combout\);

-- Location: LCCOMB_X34_Y23_N20
\U_CPU|Selector63~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector63~4_combout\ = (\U_CPU|gprs[2][0]~35_combout\ & (\BUS_M|data_o[3]~35_combout\)) # (!\U_CPU|gprs[2][0]~35_combout\ & ((\U_CPU|Selector63~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][0]~35_combout\,
	datac => \BUS_M|data_o[3]~35_combout\,
	datad => \U_CPU|Selector63~3_combout\,
	combout => \U_CPU|Selector63~4_combout\);

-- Location: FF_X34_Y23_N21
\U_CPU|gprs[2][3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector63~4_combout\,
	ena => \U_CPU|gprs[2][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[2][3]~q\);

-- Location: LCCOMB_X36_Y24_N16
\U_CPU|Selector38~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector38~0_combout\ = (\U_CPU|cont\(1) & (\U_CPU|cont\(0))) # (!\U_CPU|cont\(1) & ((\U_CPU|cont\(0) & (\U_CPU|gprs[1][3]~q\)) # (!\U_CPU|cont\(0) & ((\U_CPU|gprs[0][3]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(1),
	datab => \U_CPU|cont\(0),
	datac => \U_CPU|gprs[1][3]~q\,
	datad => \U_CPU|gprs[0][3]~q\,
	combout => \U_CPU|Selector38~0_combout\);

-- Location: LCCOMB_X36_Y24_N10
\U_CPU|Selector38~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector38~1_combout\ = (\U_CPU|Selector38~0_combout\ & (((\U_CPU|gprs[3][3]~q\) # (!\U_CPU|cont\(1))))) # (!\U_CPU|Selector38~0_combout\ & (\U_CPU|gprs[2][3]~q\ & ((\U_CPU|cont\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][3]~q\,
	datab => \U_CPU|Selector38~0_combout\,
	datac => \U_CPU|gprs[3][3]~q\,
	datad => \U_CPU|cont\(1),
	combout => \U_CPU|Selector38~1_combout\);

-- Location: LCCOMB_X30_Y20_N18
\U_CPU|data_o[3]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|data_o[3]~1_combout\ = (\U_CPU|cont\(2) & (\U_CPU|Selector38~2_combout\)) # (!\U_CPU|cont\(2) & ((\U_CPU|Selector38~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector38~2_combout\,
	datab => \U_CPU|cont\(2),
	datad => \U_CPU|Selector38~1_combout\,
	combout => \U_CPU|data_o[3]~1_combout\);

-- Location: FF_X30_Y20_N19
\U_CPU|data_o[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|data_o[3]~1_combout\,
	asdata => \U_CPU|Mux4~1_combout\,
	sload => \U_CPU|ALT_INV_state.func~q\,
	ena => \U_CPU|data_o[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|data_o\(3));

-- Location: LCCOMB_X26_Y21_N26
\BUS_M|io_data_o[3]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|io_data_o[3]~3_combout\ = (\U_CPU|data_o\(3) & \BUS_M|io_we~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_CPU|data_o\(3),
	datad => \BUS_M|io_we~0_combout\,
	combout => \BUS_M|io_data_o[3]~3_combout\);

-- Location: FF_X25_Y21_N21
\T0|cmpa[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BUS_M|io_data_o[3]~3_combout\,
	sload => VCC,
	ena => \T0|cmpa[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|cmpa\(3));

-- Location: FF_X25_Y21_N19
\T0|cmpa[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BUS_M|io_data_o[2]~2_combout\,
	sload => VCC,
	ena => \T0|cmpa[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|cmpa\(2));

-- Location: FF_X25_Y21_N17
\T0|cmpa[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BUS_M|io_data_o[1]~1_combout\,
	sload => VCC,
	ena => \T0|cmpa[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|cmpa\(1));

-- Location: LCCOMB_X25_Y21_N14
\T0|Add1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add1~0_combout\ = \T0|cmpa\(0) $ (VCC)
-- \T0|Add1~1\ = CARRY(\T0|cmpa\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|cmpa\(0),
	datad => VCC,
	combout => \T0|Add1~0_combout\,
	cout => \T0|Add1~1\);

-- Location: LCCOMB_X25_Y21_N16
\T0|Add1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add1~2_combout\ = (\T0|cmpa\(1) & (\T0|Add1~1\ & VCC)) # (!\T0|cmpa\(1) & (!\T0|Add1~1\))
-- \T0|Add1~3\ = CARRY((!\T0|cmpa\(1) & !\T0|Add1~1\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T0|cmpa\(1),
	datad => VCC,
	cin => \T0|Add1~1\,
	combout => \T0|Add1~2_combout\,
	cout => \T0|Add1~3\);

-- Location: LCCOMB_X25_Y21_N18
\T0|Add1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add1~4_combout\ = (\T0|cmpa\(2) & ((GND) # (!\T0|Add1~3\))) # (!\T0|cmpa\(2) & (\T0|Add1~3\ $ (GND)))
-- \T0|Add1~5\ = CARRY((\T0|cmpa\(2)) # (!\T0|Add1~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T0|cmpa\(2),
	datad => VCC,
	cin => \T0|Add1~3\,
	combout => \T0|Add1~4_combout\,
	cout => \T0|Add1~5\);

-- Location: LCCOMB_X25_Y21_N20
\T0|Add1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add1~6_combout\ = (\T0|cmpa\(3) & (\T0|Add1~5\ & VCC)) # (!\T0|cmpa\(3) & (!\T0|Add1~5\))
-- \T0|Add1~7\ = CARRY((!\T0|cmpa\(3) & !\T0|Add1~5\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T0|cmpa\(3),
	datad => VCC,
	cin => \T0|Add1~5\,
	combout => \T0|Add1~6_combout\,
	cout => \T0|Add1~7\);

-- Location: LCCOMB_X25_Y21_N22
\T0|Add1~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add1~8_combout\ = (\T0|cmpa\(4) & ((GND) # (!\T0|Add1~7\))) # (!\T0|cmpa\(4) & (\T0|Add1~7\ $ (GND)))
-- \T0|Add1~9\ = CARRY((\T0|cmpa\(4)) # (!\T0|Add1~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \T0|cmpa\(4),
	datad => VCC,
	cin => \T0|Add1~7\,
	combout => \T0|Add1~8_combout\,
	cout => \T0|Add1~9\);

-- Location: LCCOMB_X25_Y21_N24
\T0|Add1~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add1~10_combout\ = (\T0|cmpa\(5) & (\T0|Add1~9\ & VCC)) # (!\T0|cmpa\(5) & (!\T0|Add1~9\))
-- \T0|Add1~11\ = CARRY((!\T0|cmpa\(5) & !\T0|Add1~9\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T0|cmpa\(5),
	datad => VCC,
	cin => \T0|Add1~9\,
	combout => \T0|Add1~10_combout\,
	cout => \T0|Add1~11\);

-- Location: LCCOMB_X25_Y21_N10
\T0|main~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|main~2_combout\ = (\T0|T\(4) & (\T0|Add1~8_combout\ & (\T0|Add1~10_combout\ $ (!\T0|T\(5))))) # (!\T0|T\(4) & (!\T0|Add1~8_combout\ & (\T0|Add1~10_combout\ $ (!\T0|T\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|T\(4),
	datab => \T0|Add1~10_combout\,
	datac => \T0|Add1~8_combout\,
	datad => \T0|T\(5),
	combout => \T0|main~2_combout\);

-- Location: LCCOMB_X25_Y21_N6
\T0|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Equal4~0_combout\ = \T0|Add1~4_combout\ $ (\T0|T\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \T0|Add1~4_combout\,
	datad => \T0|T\(2),
	combout => \T0|Equal4~0_combout\);

-- Location: LCCOMB_X25_Y21_N4
\T0|main~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|main~0_combout\ = (\T0|T\(1) & (\T0|Add1~2_combout\ & (\T0|T\(0) $ (!\T0|Add1~0_combout\)))) # (!\T0|T\(1) & (!\T0|Add1~2_combout\ & (\T0|T\(0) $ (!\T0|Add1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001001000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|T\(1),
	datab => \T0|T\(0),
	datac => \T0|Add1~0_combout\,
	datad => \T0|Add1~2_combout\,
	combout => \T0|main~0_combout\);

-- Location: LCCOMB_X25_Y21_N0
\T0|main~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|main~1_combout\ = (!\T0|Equal4~0_combout\ & (\T0|main~0_combout\ & (\T0|Add1~6_combout\ $ (!\T0|T\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|Equal4~0_combout\,
	datab => \T0|Add1~6_combout\,
	datac => \T0|main~0_combout\,
	datad => \T0|T\(3),
	combout => \T0|main~1_combout\);

-- Location: FF_X26_Y22_N27
\T0|tcon[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BUS_M|io_data_o[5]~5_combout\,
	ena => \T0|tcon[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|tcon\(5));

-- Location: LCCOMB_X25_Y21_N26
\T0|Add1~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add1~12_combout\ = (\T0|cmpa\(6) & ((GND) # (!\T0|Add1~11\))) # (!\T0|cmpa\(6) & (\T0|Add1~11\ $ (GND)))
-- \T0|Add1~13\ = CARRY((\T0|cmpa\(6)) # (!\T0|Add1~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101010101111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T0|cmpa\(6),
	datad => VCC,
	cin => \T0|Add1~11\,
	combout => \T0|Add1~12_combout\,
	cout => \T0|Add1~13\);

-- Location: FF_X26_Y21_N23
\T0|cmpa[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BUS_M|io_data_o[7]~7_combout\,
	sload => VCC,
	ena => \T0|cmpa[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|cmpa\(7));

-- Location: LCCOMB_X25_Y21_N28
\T0|Add1~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add1~14_combout\ = \T0|Add1~13\ $ (!\T0|cmpa\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \T0|cmpa\(7),
	cin => \T0|Add1~13\,
	combout => \T0|Add1~14_combout\);

-- Location: LCCOMB_X26_Y22_N20
\T0|Add2~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|Add2~14_combout\ = \T0|T\(7) $ (\T0|Add2~13\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \T0|T\(7),
	cin => \T0|Add2~13\,
	combout => \T0|Add2~14_combout\);

-- Location: LCCOMB_X26_Y22_N22
\T0|T~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|T~9_combout\ = (\BUS_M|io_we~0_combout\ & (((\U_CPU|data_o\(7))))) # (!\BUS_M|io_we~0_combout\ & (!\T0|main~4_combout\ & ((\T0|Add2~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_we~0_combout\,
	datab => \T0|main~4_combout\,
	datac => \U_CPU|data_o\(7),
	datad => \T0|Add2~14_combout\,
	combout => \T0|T~9_combout\);

-- Location: FF_X26_Y22_N23
\T0|T[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|T~9_combout\,
	ena => \T0|T[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|T\(7));

-- Location: LCCOMB_X25_Y21_N12
\T0|main~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|main~3_combout\ = (\T0|Add1~12_combout\ & (\T0|T\(6) & (\T0|Add1~14_combout\ $ (!\T0|T\(7))))) # (!\T0|Add1~12_combout\ & (!\T0|T\(6) & (\T0|Add1~14_combout\ $ (!\T0|T\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010000100001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|Add1~12_combout\,
	datab => \T0|Add1~14_combout\,
	datac => \T0|T\(6),
	datad => \T0|T\(7),
	combout => \T0|main~3_combout\);

-- Location: LCCOMB_X25_Y21_N30
\T0|main~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|main~4_combout\ = (\T0|main~2_combout\ & (\T0|main~1_combout\ & (\T0|tcon\(5) & \T0|main~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|main~2_combout\,
	datab => \T0|main~1_combout\,
	datac => \T0|tcon\(5),
	datad => \T0|main~3_combout\,
	combout => \T0|main~4_combout\);

-- Location: LCCOMB_X26_Y22_N24
\T0|T~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|T~6_combout\ = (\BUS_M|io_we~0_combout\ & (((\U_CPU|data_o\(4))))) # (!\BUS_M|io_we~0_combout\ & (!\T0|main~4_combout\ & (\T0|Add2~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_we~0_combout\,
	datab => \T0|main~4_combout\,
	datac => \T0|Add2~8_combout\,
	datad => \U_CPU|data_o\(4),
	combout => \T0|T~6_combout\);

-- Location: FF_X26_Y22_N25
\T0|T[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|T~6_combout\,
	ena => \T0|T[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|T\(4));

-- Location: LCCOMB_X26_Y21_N18
\T0|BUS_S|data_o[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[4]~19_combout\ = (\T0|BUS_S|data_o[2]~5_combout\ & ((\BUS_M|io_data_o[4]~4_combout\) # ((\T0|BUS_S|data_o[2]~1_combout\)))) # (!\T0|BUS_S|data_o[2]~5_combout\ & (((\T0|T\(4) & !\T0|BUS_S|data_o[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|BUS_S|data_o[2]~5_combout\,
	datab => \BUS_M|io_data_o[4]~4_combout\,
	datac => \T0|T\(4),
	datad => \T0|BUS_S|data_o[2]~1_combout\,
	combout => \T0|BUS_S|data_o[4]~19_combout\);

-- Location: LCCOMB_X26_Y21_N20
\T0|BUS_S|data_o[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[4]~20_combout\ = (\T0|BUS_S|data_o[2]~4_combout\ & ((\T0|BUS_S|data_o[4]~19_combout\ & ((\T0|tcon\(4)))) # (!\T0|BUS_S|data_o[4]~19_combout\ & (\T0|cmpa\(4))))) # (!\T0|BUS_S|data_o[2]~4_combout\ & (((\T0|BUS_S|data_o[4]~19_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|cmpa\(4),
	datab => \T0|tcon\(4),
	datac => \T0|BUS_S|data_o[2]~4_combout\,
	datad => \T0|BUS_S|data_o[4]~19_combout\,
	combout => \T0|BUS_S|data_o[4]~20_combout\);

-- Location: LCCOMB_X27_Y19_N6
\BUS_M|data_o[4]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[4]~36_combout\ = (\BUS_M|data_o[0]~11_combout\ & (!\T0|BUS_S|data_o~8_combout\ & (\UA0|BUS_S|adr_match~1_combout\ & \T0|BUS_S|data_o[4]~20_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[0]~11_combout\,
	datab => \T0|BUS_S|data_o~8_combout\,
	datac => \UA0|BUS_S|adr_match~1_combout\,
	datad => \T0|BUS_S|data_o[4]~20_combout\,
	combout => \BUS_M|data_o[4]~36_combout\);

-- Location: FF_X27_Y18_N19
\UA0|ucontb[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \T0|BUS_S|data_o[4]~21_combout\,
	sload => VCC,
	ena => \UA0|ucontb[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ucontb\(4));

-- Location: FF_X27_Y19_N5
\UA0|TX_buf[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|BUS_S|data_o[4]~21_combout\,
	ena => \UA0|TX_buf[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|TX_buf\(4));

-- Location: FF_X27_Y19_N31
\UA0|uconta[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \T0|BUS_S|data_o[4]~21_combout\,
	sload => VCC,
	ena => \UA0|uconta[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|uconta\(4));

-- Location: LCCOMB_X27_Y19_N30
\UA0|BUS_S|data_o[4]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[4]~19_combout\ = (\UA0|uconta\(4) & (((!\BANK0|Equal2~0_combout\) # (!\UA0|Equal4~0_combout\)) # (!\BUS_M|io_adr[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_adr[3]~1_combout\,
	datab => \UA0|Equal4~0_combout\,
	datac => \UA0|uconta\(4),
	datad => \BANK0|Equal2~0_combout\,
	combout => \UA0|BUS_S|data_o[4]~19_combout\);

-- Location: LCCOMB_X27_Y18_N20
\UA0|BUS_S|data_o[4]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[4]~20_combout\ = (\UA0|BUS_S|data_o[7]~9_combout\ & ((\UA0|BUS_S|data_o[7]~8_combout\ & (\UA0|TX_buf\(4))) # (!\UA0|BUS_S|data_o[7]~8_combout\ & ((\UA0|BUS_S|data_o[4]~19_combout\))))) # (!\UA0|BUS_S|data_o[7]~9_combout\ & 
-- (((\UA0|BUS_S|data_o[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|data_o[7]~9_combout\,
	datab => \UA0|TX_buf\(4),
	datac => \UA0|BUS_S|data_o[4]~19_combout\,
	datad => \UA0|BUS_S|data_o[7]~8_combout\,
	combout => \UA0|BUS_S|data_o[4]~20_combout\);

-- Location: LCCOMB_X27_Y18_N18
\UA0|BUS_S|data_o[4]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[4]~21_combout\ = (\UA0|BUS_S|data_o[7]~10_combout\ & ((\UA0|BUS_S|data_o[4]~20_combout\ & ((\UA0|ucontb\(4)))) # (!\UA0|BUS_S|data_o[4]~20_combout\ & (!\UA0|ucmp\(4))))) # (!\UA0|BUS_S|data_o[7]~10_combout\ & 
-- (((\UA0|BUS_S|data_o[4]~20_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010100100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|data_o[7]~10_combout\,
	datab => \UA0|ucmp\(4),
	datac => \UA0|ucontb\(4),
	datad => \UA0|BUS_S|data_o[4]~20_combout\,
	combout => \UA0|BUS_S|data_o[4]~21_combout\);

-- Location: LCCOMB_X30_Y22_N6
\UA0|BUS_S|data_o[4]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[4]~22_combout\ = (\UA0|BUS_S|adr_match~1_combout\ & (((\T0|BUS_S|data_o[4]~21_combout\)))) # (!\UA0|BUS_S|adr_match~1_combout\ & (\UA0|BUS_S|data_o[4]~21_combout\ & (!\BUS_M|io_we~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|adr_match~1_combout\,
	datab => \UA0|BUS_S|data_o[4]~21_combout\,
	datac => \BUS_M|io_we~0_combout\,
	datad => \T0|BUS_S|data_o[4]~21_combout\,
	combout => \UA0|BUS_S|data_o[4]~22_combout\);

-- Location: FF_X27_Y22_N13
\BANK0|dir[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \UA0|BUS_S|data_o[4]~22_combout\,
	sload => VCC,
	ena => \BANK0|dir[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|dir\(4));

-- Location: LCCOMB_X27_Y22_N26
\BANK0|pin[4]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|pin[4]~feeder_combout\ = \UA0|BUS_S|data_o[4]~22_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UA0|BUS_S|data_o[4]~22_combout\,
	combout => \BANK0|pin[4]~feeder_combout\);

-- Location: FF_X27_Y22_N27
\BANK0|pin[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BANK0|pin[4]~feeder_combout\,
	ena => \BANK0|pin[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|pin\(4));

-- Location: LCCOMB_X27_Y22_N12
\BUS_M|data_o[4]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[4]~37_combout\ = (\BUS_M|data_o[1]~15_combout\ & ((\BUS_M|data_o[1]~16_combout\ & ((\BANK0|pin\(4)))) # (!\BUS_M|data_o[1]~16_combout\ & (\BANK0|dir\(4))))) # (!\BUS_M|data_o[1]~15_combout\ & (\BUS_M|data_o[1]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[1]~15_combout\,
	datab => \BUS_M|data_o[1]~16_combout\,
	datac => \BANK0|dir\(4),
	datad => \BANK0|pin\(4),
	combout => \BUS_M|data_o[4]~37_combout\);

-- Location: FF_X30_Y22_N3
\BANK0|ir_trg[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \UA0|BUS_S|data_o[4]~22_combout\,
	sload => VCC,
	ena => \BANK0|ir_trg[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|ir_trg\(4));

-- Location: FF_X30_Y22_N7
\BANK0|ire[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|BUS_S|data_o[4]~22_combout\,
	ena => \BANK0|ire[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|ire\(4));

-- Location: LCCOMB_X30_Y22_N2
\BUS_M|data_o[4]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[4]~38_combout\ = (\BUS_M|data_o[1]~14_combout\ & ((\BUS_M|data_o[4]~37_combout\ & ((\BANK0|ire\(4)))) # (!\BUS_M|data_o[4]~37_combout\ & (\BANK0|ir_trg\(4))))) # (!\BUS_M|data_o[1]~14_combout\ & (\BUS_M|data_o[4]~37_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[1]~14_combout\,
	datab => \BUS_M|data_o[4]~37_combout\,
	datac => \BANK0|ir_trg\(4),
	datad => \BANK0|ire\(4),
	combout => \BUS_M|data_o[4]~38_combout\);

-- Location: LCCOMB_X31_Y22_N22
\BUS_M|data_o[4]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[4]~39_combout\ = (\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & ((\BUS_M|data_o[1]~13_combout\) # ((\BUS_M|data_o[0]~19_combout\ & \BUS_M|data_o[4]~38_combout\)))) # 
-- (!\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(4) & (((\BUS_M|data_o[0]~19_combout\ & \BUS_M|data_o[4]~38_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(4),
	datab => \BUS_M|data_o[1]~13_combout\,
	datac => \BUS_M|data_o[0]~19_combout\,
	datad => \BUS_M|data_o[4]~38_combout\,
	combout => \BUS_M|data_o[4]~39_combout\);

-- Location: LCCOMB_X30_Y22_N12
\BUS_M|data_o[4]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[4]~40_combout\ = (\BUS_M|data_o[4]~36_combout\) # ((\BUS_M|data_o[4]~39_combout\) # ((\BUS_M|data_o[0]~12_combout\ & \UA0|BUS_S|data_o[4]~21_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[4]~36_combout\,
	datab => \BUS_M|data_o[0]~12_combout\,
	datac => \UA0|BUS_S|data_o[4]~21_combout\,
	datad => \BUS_M|data_o[4]~39_combout\,
	combout => \BUS_M|data_o[4]~40_combout\);

-- Location: LCCOMB_X30_Y23_N16
\U_CPU|Selector46~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector46~0_combout\ = (\U_CPU|gprs[0][3]~66_combout\ & ((\U_CPU|gprs[0][7]~23_combout\ & (\U_CPU|retr\(4))) # (!\U_CPU|gprs[0][7]~23_combout\ & ((\U_CPU|gprs[1][4]~q\))))) # (!\U_CPU|gprs[0][3]~66_combout\ & (!\U_CPU|gprs[0][7]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][3]~66_combout\,
	datab => \U_CPU|gprs[0][7]~23_combout\,
	datac => \U_CPU|retr\(4),
	datad => \U_CPU|gprs[1][4]~q\,
	combout => \U_CPU|Selector46~0_combout\);

-- Location: LCCOMB_X30_Y23_N2
\U_CPU|Selector46~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector46~1_combout\ = (\U_CPU|Selector46~0_combout\ & ((\U_CPU|gprs[2][4]~q\) # ((!\U_CPU|gprs[0][7]~22_combout\)))) # (!\U_CPU|Selector46~0_combout\ & (((\U_CPU|gprs[3][4]~q\ & \U_CPU|gprs[0][7]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][4]~q\,
	datab => \U_CPU|gprs[3][4]~q\,
	datac => \U_CPU|Selector46~0_combout\,
	datad => \U_CPU|gprs[0][7]~22_combout\,
	combout => \U_CPU|Selector46~1_combout\);

-- Location: LCCOMB_X32_Y24_N18
\U_CPU|Selector46~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector46~2_combout\ = (\U_CPU|gprs[0][3]~68_combout\ & (\U_CPU|gprs[0][3]~69_combout\)) # (!\U_CPU|gprs[0][3]~68_combout\ & ((\U_CPU|gprs[0][3]~69_combout\ & ((\U_CPU|Selector46~1_combout\))) # (!\U_CPU|gprs[0][3]~69_combout\ & 
-- (\U_CPU|Mux69~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][3]~68_combout\,
	datab => \U_CPU|gprs[0][3]~69_combout\,
	datac => \U_CPU|Mux69~1_combout\,
	datad => \U_CPU|Selector46~1_combout\,
	combout => \U_CPU|Selector46~2_combout\);

-- Location: LCCOMB_X34_Y22_N0
\U_CPU|Selector46~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector46~3_combout\ = (\U_CPU|Selector46~2_combout\ & (((\U_CPU|inst_next\(4)) # (!\U_CPU|gprs[0][3]~68_combout\)))) # (!\U_CPU|Selector46~2_combout\ & (\U_CPU|U_ALU|acu\(4) & ((\U_CPU|gprs[0][3]~68_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector46~2_combout\,
	datab => \U_CPU|U_ALU|acu\(4),
	datac => \U_CPU|inst_next\(4),
	datad => \U_CPU|gprs[0][3]~68_combout\,
	combout => \U_CPU|Selector46~3_combout\);

-- Location: LCCOMB_X34_Y22_N2
\U_CPU|Selector46~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector46~4_combout\ = (\U_CPU|gprs[0][7]~45_combout\ & (\BUS_M|data_o[4]~40_combout\)) # (!\U_CPU|gprs[0][7]~45_combout\ & ((\U_CPU|Selector46~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[4]~40_combout\,
	datab => \U_CPU|gprs[0][7]~45_combout\,
	datad => \U_CPU|Selector46~3_combout\,
	combout => \U_CPU|Selector46~4_combout\);

-- Location: FF_X34_Y22_N3
\U_CPU|gprs[0][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector46~4_combout\,
	ena => \U_CPU|gprs[0][7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[0][4]~q\);

-- Location: LCCOMB_X30_Y23_N4
\U_CPU|Selector70~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector70~0_combout\ = (\U_CPU|gprs[2][1]~63_combout\ & (((\U_CPU|gprs[2][4]~q\)) # (!\U_CPU|gprs[2][1]~62_combout\))) # (!\U_CPU|gprs[2][1]~63_combout\ & (\U_CPU|gprs[2][1]~62_combout\ & (\U_CPU|retr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][1]~63_combout\,
	datab => \U_CPU|gprs[2][1]~62_combout\,
	datac => \U_CPU|retr\(4),
	datad => \U_CPU|gprs[2][4]~q\,
	combout => \U_CPU|Selector70~0_combout\);

-- Location: LCCOMB_X30_Y23_N14
\U_CPU|Selector70~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector70~1_combout\ = (\U_CPU|Selector70~0_combout\ & ((\U_CPU|gprs[1][4]~q\) # ((\U_CPU|gprs[2][1]~61_combout\)))) # (!\U_CPU|Selector70~0_combout\ & (((\U_CPU|gprs[0][4]~q\ & !\U_CPU|gprs[2][1]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][4]~q\,
	datab => \U_CPU|gprs[0][4]~q\,
	datac => \U_CPU|Selector70~0_combout\,
	datad => \U_CPU|gprs[2][1]~61_combout\,
	combout => \U_CPU|Selector70~1_combout\);

-- Location: LCCOMB_X32_Y24_N12
\U_CPU|Selector70~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector70~2_combout\ = (\U_CPU|gprs[3][4]~70_combout\ & (((\U_CPU|gprs[3][4]~71_combout\)))) # (!\U_CPU|gprs[3][4]~70_combout\ & ((\U_CPU|gprs[3][4]~71_combout\ & (\U_CPU|Selector70~1_combout\)) # (!\U_CPU|gprs[3][4]~71_combout\ & 
-- ((\U_CPU|Mux69~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector70~1_combout\,
	datab => \U_CPU|Mux69~1_combout\,
	datac => \U_CPU|gprs[3][4]~70_combout\,
	datad => \U_CPU|gprs[3][4]~71_combout\,
	combout => \U_CPU|Selector70~2_combout\);

-- Location: LCCOMB_X32_Y24_N6
\U_CPU|Selector70~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector70~3_combout\ = (\U_CPU|Selector70~2_combout\ & ((\U_CPU|inst_next\(4)) # ((!\U_CPU|gprs[3][4]~70_combout\)))) # (!\U_CPU|Selector70~2_combout\ & (((\U_CPU|gprs[3][4]~70_combout\ & \U_CPU|U_ALU|acu\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector70~2_combout\,
	datab => \U_CPU|inst_next\(4),
	datac => \U_CPU|gprs[3][4]~70_combout\,
	datad => \U_CPU|U_ALU|acu\(4),
	combout => \U_CPU|Selector70~3_combout\);

-- Location: LCCOMB_X34_Y22_N12
\U_CPU|Selector70~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector70~4_combout\ = (\U_CPU|gprs[3][0]~52_combout\ & ((\BUS_M|data_o[4]~40_combout\))) # (!\U_CPU|gprs[3][0]~52_combout\ & (\U_CPU|Selector70~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector70~3_combout\,
	datab => \U_CPU|gprs[3][0]~52_combout\,
	datad => \BUS_M|data_o[4]~40_combout\,
	combout => \U_CPU|Selector70~4_combout\);

-- Location: FF_X34_Y22_N13
\U_CPU|gprs[3][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector70~4_combout\,
	ena => \U_CPU|gprs[3][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[3][4]~q\);

-- Location: LCCOMB_X30_Y23_N8
\U_CPU|Mux69~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux69~0_combout\ = (\U_CPU|inst\(1) & (\U_CPU|inst\(0))) # (!\U_CPU|inst\(1) & ((\U_CPU|inst\(0) & ((\U_CPU|gprs[1][4]~q\))) # (!\U_CPU|inst\(0) & (\U_CPU|gprs[0][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(1),
	datab => \U_CPU|inst\(0),
	datac => \U_CPU|gprs[0][4]~q\,
	datad => \U_CPU|gprs[1][4]~q\,
	combout => \U_CPU|Mux69~0_combout\);

-- Location: LCCOMB_X30_Y23_N26
\U_CPU|Mux69~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux69~1_combout\ = (\U_CPU|inst\(1) & ((\U_CPU|Mux69~0_combout\ & (\U_CPU|gprs[3][4]~q\)) # (!\U_CPU|Mux69~0_combout\ & ((\U_CPU|gprs[2][4]~q\))))) # (!\U_CPU|inst\(1) & (((\U_CPU|Mux69~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(1),
	datab => \U_CPU|gprs[3][4]~q\,
	datac => \U_CPU|Mux69~0_combout\,
	datad => \U_CPU|gprs[2][4]~q\,
	combout => \U_CPU|Mux69~1_combout\);

-- Location: LCCOMB_X30_Y23_N20
\U_CPU|Selector62~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector62~0_combout\ = (\U_CPU|gprs[2][1]~63_combout\ & (((\U_CPU|gprs[3][4]~q\)) # (!\U_CPU|gprs[2][1]~62_combout\))) # (!\U_CPU|gprs[2][1]~63_combout\ & (\U_CPU|gprs[2][1]~62_combout\ & (\U_CPU|retr\(4))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][1]~63_combout\,
	datab => \U_CPU|gprs[2][1]~62_combout\,
	datac => \U_CPU|retr\(4),
	datad => \U_CPU|gprs[3][4]~q\,
	combout => \U_CPU|Selector62~0_combout\);

-- Location: LCCOMB_X30_Y23_N30
\U_CPU|Selector62~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector62~1_combout\ = (\U_CPU|Selector62~0_combout\ & ((\U_CPU|gprs[1][4]~q\) # ((\U_CPU|gprs[2][1]~61_combout\)))) # (!\U_CPU|Selector62~0_combout\ & (((\U_CPU|gprs[0][4]~q\ & !\U_CPU|gprs[2][1]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][4]~q\,
	datab => \U_CPU|Selector62~0_combout\,
	datac => \U_CPU|gprs[0][4]~q\,
	datad => \U_CPU|gprs[2][1]~61_combout\,
	combout => \U_CPU|Selector62~1_combout\);

-- Location: LCCOMB_X34_Y23_N10
\U_CPU|Selector62~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector62~2_combout\ = (\U_CPU|gprs[2][1]~60_combout\ & (((\U_CPU|gprs[2][1]~64_combout\)))) # (!\U_CPU|gprs[2][1]~60_combout\ & ((\U_CPU|gprs[2][1]~64_combout\ & ((\U_CPU|Selector62~1_combout\))) # (!\U_CPU|gprs[2][1]~64_combout\ & 
-- (\U_CPU|Mux69~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][1]~60_combout\,
	datab => \U_CPU|Mux69~1_combout\,
	datac => \U_CPU|gprs[2][1]~64_combout\,
	datad => \U_CPU|Selector62~1_combout\,
	combout => \U_CPU|Selector62~2_combout\);

-- Location: LCCOMB_X34_Y23_N28
\U_CPU|Selector62~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector62~3_combout\ = (\U_CPU|Selector62~2_combout\ & ((\U_CPU|inst_next\(4)) # ((!\U_CPU|gprs[2][1]~60_combout\)))) # (!\U_CPU|Selector62~2_combout\ & (((\U_CPU|U_ALU|acu\(4) & \U_CPU|gprs[2][1]~60_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector62~2_combout\,
	datab => \U_CPU|inst_next\(4),
	datac => \U_CPU|U_ALU|acu\(4),
	datad => \U_CPU|gprs[2][1]~60_combout\,
	combout => \U_CPU|Selector62~3_combout\);

-- Location: LCCOMB_X34_Y23_N2
\U_CPU|Selector62~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector62~4_combout\ = (\U_CPU|gprs[2][0]~35_combout\ & ((\BUS_M|data_o[4]~40_combout\))) # (!\U_CPU|gprs[2][0]~35_combout\ & (\U_CPU|Selector62~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][0]~35_combout\,
	datab => \U_CPU|Selector62~3_combout\,
	datad => \BUS_M|data_o[4]~40_combout\,
	combout => \U_CPU|Selector62~4_combout\);

-- Location: FF_X34_Y23_N3
\U_CPU|gprs[2][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector62~4_combout\,
	ena => \U_CPU|gprs[2][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[2][4]~q\);

-- Location: LCCOMB_X30_Y23_N28
\U_CPU|Selector54~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector54~0_combout\ = (\U_CPU|gprs[0][3]~66_combout\ & ((\U_CPU|gprs[0][7]~23_combout\ & ((\U_CPU|retr\(4)))) # (!\U_CPU|gprs[0][7]~23_combout\ & (\U_CPU|gprs[0][4]~q\)))) # (!\U_CPU|gprs[0][3]~66_combout\ & (!\U_CPU|gprs[0][7]~23_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][3]~66_combout\,
	datab => \U_CPU|gprs[0][7]~23_combout\,
	datac => \U_CPU|gprs[0][4]~q\,
	datad => \U_CPU|retr\(4),
	combout => \U_CPU|Selector54~0_combout\);

-- Location: LCCOMB_X30_Y23_N22
\U_CPU|Selector54~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector54~1_combout\ = (\U_CPU|Selector54~0_combout\ & ((\U_CPU|gprs[2][4]~q\) # ((!\U_CPU|gprs[0][7]~22_combout\)))) # (!\U_CPU|Selector54~0_combout\ & (((\U_CPU|gprs[3][4]~q\ & \U_CPU|gprs[0][7]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][4]~q\,
	datab => \U_CPU|gprs[3][4]~q\,
	datac => \U_CPU|Selector54~0_combout\,
	datad => \U_CPU|gprs[0][7]~22_combout\,
	combout => \U_CPU|Selector54~1_combout\);

-- Location: LCCOMB_X32_Y24_N24
\U_CPU|Selector54~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector54~2_combout\ = (\U_CPU|gprs[1][3]~67_combout\ & ((\U_CPU|Selector54~1_combout\) # ((\U_CPU|gprs[1][3]~65_combout\)))) # (!\U_CPU|gprs[1][3]~67_combout\ & (((\U_CPU|Mux69~1_combout\ & !\U_CPU|gprs[1][3]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector54~1_combout\,
	datab => \U_CPU|gprs[1][3]~67_combout\,
	datac => \U_CPU|Mux69~1_combout\,
	datad => \U_CPU|gprs[1][3]~65_combout\,
	combout => \U_CPU|Selector54~2_combout\);

-- Location: LCCOMB_X32_Y23_N12
\U_CPU|Selector54~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector54~3_combout\ = (\U_CPU|gprs[1][3]~65_combout\ & ((\U_CPU|Selector54~2_combout\ & (\U_CPU|inst_next\(4))) # (!\U_CPU|Selector54~2_combout\ & ((\U_CPU|U_ALU|acu\(4)))))) # (!\U_CPU|gprs[1][3]~65_combout\ & (((\U_CPU|Selector54~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][3]~65_combout\,
	datab => \U_CPU|inst_next\(4),
	datac => \U_CPU|Selector54~2_combout\,
	datad => \U_CPU|U_ALU|acu\(4),
	combout => \U_CPU|Selector54~3_combout\);

-- Location: LCCOMB_X32_Y23_N6
\U_CPU|Selector54~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector54~4_combout\ = (\U_CPU|gprs[1][6]~25_combout\ & ((\BUS_M|data_o[4]~40_combout\))) # (!\U_CPU|gprs[1][6]~25_combout\ & (\U_CPU|Selector54~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector54~3_combout\,
	datac => \U_CPU|gprs[1][6]~25_combout\,
	datad => \BUS_M|data_o[4]~40_combout\,
	combout => \U_CPU|Selector54~4_combout\);

-- Location: FF_X32_Y23_N7
\U_CPU|gprs[1][4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector54~4_combout\,
	ena => \U_CPU|gprs[1][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[1][4]~q\);

-- Location: LCCOMB_X30_Y23_N12
\U_CPU|Mux125~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux125~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(3) & (((\FLASH|altsyncram_component|auto_generated|q_a\(2))))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(3) & ((\FLASH|altsyncram_component|auto_generated|q_a\(2) & 
-- (\U_CPU|gprs[1][4]~q\)) # (!\FLASH|altsyncram_component|auto_generated|q_a\(2) & ((\U_CPU|gprs[0][4]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][4]~q\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(3),
	datac => \U_CPU|gprs[0][4]~q\,
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(2),
	combout => \U_CPU|Mux125~0_combout\);

-- Location: LCCOMB_X30_Y23_N6
\U_CPU|Mux125~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux125~1_combout\ = (\U_CPU|Mux125~0_combout\ & ((\U_CPU|gprs[3][4]~q\) # ((!\FLASH|altsyncram_component|auto_generated|q_a\(3))))) # (!\U_CPU|Mux125~0_combout\ & (((\FLASH|altsyncram_component|auto_generated|q_a\(3) & \U_CPU|gprs[2][4]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux125~0_combout\,
	datab => \U_CPU|gprs[3][4]~q\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(3),
	datad => \U_CPU|gprs[2][4]~q\,
	combout => \U_CPU|Mux125~1_combout\);

-- Location: LCCOMB_X21_Y20_N0
\U_CPU|U_ALU|ShiftLeft0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftLeft0~0_combout\ = (\U_CPU|Mux125~1_combout\) # ((\U_CPU|Mux124~1_combout\) # ((\U_CPU|Mux126~1_combout\) # (\U_CPU|Mux123~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux125~1_combout\,
	datab => \U_CPU|Mux124~1_combout\,
	datac => \U_CPU|Mux126~1_combout\,
	datad => \U_CPU|Mux123~1_combout\,
	combout => \U_CPU|U_ALU|ShiftLeft0~0_combout\);

-- Location: LCCOMB_X20_Y23_N6
\U_CPU|U_ALU|Mux7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux7~2_combout\ = (!\U_CPU|U_ALU|ShiftLeft0~0_combout\ & (\U_CPU|Mux127~1_combout\ & (\U_CPU|U_ALU|ShiftLeft0~2_combout\ & !\U_CPU|Mux122~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|ShiftLeft0~0_combout\,
	datab => \U_CPU|Mux127~1_combout\,
	datac => \U_CPU|U_ALU|ShiftLeft0~2_combout\,
	datad => \U_CPU|Mux122~1_combout\,
	combout => \U_CPU|U_ALU|Mux7~2_combout\);

-- Location: LCCOMB_X20_Y20_N20
\U_CPU|U_ALU|result~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|result~1_combout\ = \U_CPU|Mux6~1_combout\ $ (\U_CPU|Mux128~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_CPU|Mux6~1_combout\,
	datad => \U_CPU|Mux128~1_combout\,
	combout => \U_CPU|U_ALU|result~1_combout\);

-- Location: LCCOMB_X20_Y20_N30
\U_CPU|U_ALU|Mux7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux7~3_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(5) & (((\FLASH|altsyncram_component|auto_generated|q_a\(4))))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(5) & ((\FLASH|altsyncram_component|auto_generated|q_a\(4) & 
-- (\U_CPU|U_ALU|Mux7~2_combout\)) # (!\FLASH|altsyncram_component|auto_generated|q_a\(4) & ((\U_CPU|U_ALU|result~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Mux7~2_combout\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datad => \U_CPU|U_ALU|result~1_combout\,
	combout => \U_CPU|U_ALU|Mux7~3_combout\);

-- Location: LCCOMB_X19_Y21_N10
\U_CPU|U_ALU|Mux7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux7~0_combout\ = (\U_CPU|U_ALU|acu[0]~13_combout\ & (((\U_CPU|U_ALU|acu[0]~12_combout\)))) # (!\U_CPU|U_ALU|acu[0]~13_combout\ & ((\U_CPU|U_ALU|acu[0]~12_combout\ & ((\U_CPU|U_ALU|ShiftRight0~4_combout\))) # (!\U_CPU|U_ALU|acu[0]~12_combout\ 
-- & (\U_CPU|Mux6~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux6~1_combout\,
	datab => \U_CPU|U_ALU|acu[0]~13_combout\,
	datac => \U_CPU|U_ALU|acu[0]~12_combout\,
	datad => \U_CPU|U_ALU|ShiftRight0~4_combout\,
	combout => \U_CPU|U_ALU|Mux7~0_combout\);

-- Location: LCCOMB_X19_Y21_N6
\U_CPU|U_ALU|Mux7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux7~1_combout\ = (\U_CPU|U_ALU|Mux7~0_combout\ & ((\U_CPU|U_ALU|ShiftRight0~6_combout\) # ((!\U_CPU|U_ALU|acu[0]~13_combout\)))) # (!\U_CPU|U_ALU|Mux7~0_combout\ & (((\U_CPU|Mux119~1_combout\ & \U_CPU|U_ALU|acu[0]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Mux7~0_combout\,
	datab => \U_CPU|U_ALU|ShiftRight0~6_combout\,
	datac => \U_CPU|Mux119~1_combout\,
	datad => \U_CPU|U_ALU|acu[0]~13_combout\,
	combout => \U_CPU|U_ALU|Mux7~1_combout\);

-- Location: LCCOMB_X20_Y20_N8
\U_CPU|U_ALU|Mux7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux7~4_combout\ = (\U_CPU|U_ALU|Mux7~3_combout\ & (((!\U_CPU|U_ALU|acu[0]~14_combout\) # (!\U_CPU|Mux6~1_combout\)))) # (!\U_CPU|U_ALU|Mux7~3_combout\ & (\U_CPU|U_ALU|Mux7~1_combout\ & ((\U_CPU|U_ALU|acu[0]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Mux7~3_combout\,
	datab => \U_CPU|U_ALU|Mux7~1_combout\,
	datac => \U_CPU|Mux6~1_combout\,
	datad => \U_CPU|U_ALU|acu[0]~14_combout\,
	combout => \U_CPU|U_ALU|Mux7~4_combout\);

-- Location: LCCOMB_X25_Y20_N26
\U_CPU|U_ALU|Mux7~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux7~5_combout\ = (\U_CPU|U_ALU|acu[0]~15_combout\ & ((\U_CPU|U_ALU|Mux7~4_combout\) # ((!\U_CPU|U_ALU|acu[0]~16_combout\)))) # (!\U_CPU|U_ALU|acu[0]~15_combout\ & (((\U_CPU|U_ALU|Add0~12_combout\ & \U_CPU|U_ALU|acu[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Mux7~4_combout\,
	datab => \U_CPU|U_ALU|Add0~12_combout\,
	datac => \U_CPU|U_ALU|acu[0]~15_combout\,
	datad => \U_CPU|U_ALU|acu[0]~16_combout\,
	combout => \U_CPU|U_ALU|Mux7~5_combout\);

-- Location: LCCOMB_X25_Y20_N30
\U_CPU|U_ALU|Mux7~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux7~6_combout\ = (\U_CPU|U_ALU|Mux7~5_combout\ & ((\U_CPU|Mux6~1_combout\) # ((\U_CPU|Mux128~1_combout\) # (\U_CPU|U_ALU|acu[0]~16_combout\)))) # (!\U_CPU|U_ALU|Mux7~5_combout\ & (\U_CPU|Mux6~1_combout\ & (\U_CPU|Mux128~1_combout\ & 
-- !\U_CPU|U_ALU|acu[0]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Mux7~5_combout\,
	datab => \U_CPU|Mux6~1_combout\,
	datac => \U_CPU|Mux128~1_combout\,
	datad => \U_CPU|U_ALU|acu[0]~16_combout\,
	combout => \U_CPU|U_ALU|Mux7~6_combout\);

-- Location: FF_X25_Y20_N31
\U_CPU|U_ALU|acu[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|U_ALU|Mux7~6_combout\,
	ena => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|U_ALU|acu\(1));

-- Location: LCCOMB_X31_Y24_N28
\U_CPU|Selector57~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector57~0_combout\ = (\U_CPU|gprs[0][3]~66_combout\ & ((\U_CPU|gprs[0][7]~23_combout\ & ((\U_CPU|retr\(1)))) # (!\U_CPU|gprs[0][7]~23_combout\ & (\U_CPU|gprs[0][1]~q\)))) # (!\U_CPU|gprs[0][3]~66_combout\ & (((!\U_CPU|gprs[0][7]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011011101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][3]~66_combout\,
	datab => \U_CPU|gprs[0][1]~q\,
	datac => \U_CPU|retr\(1),
	datad => \U_CPU|gprs[0][7]~23_combout\,
	combout => \U_CPU|Selector57~0_combout\);

-- Location: LCCOMB_X31_Y24_N6
\U_CPU|Selector57~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector57~1_combout\ = (\U_CPU|Selector57~0_combout\ & ((\U_CPU|gprs[2][1]~q\) # ((!\U_CPU|gprs[0][7]~22_combout\)))) # (!\U_CPU|Selector57~0_combout\ & (((\U_CPU|gprs[3][1]~q\ & \U_CPU|gprs[0][7]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][1]~q\,
	datab => \U_CPU|Selector57~0_combout\,
	datac => \U_CPU|gprs[3][1]~q\,
	datad => \U_CPU|gprs[0][7]~22_combout\,
	combout => \U_CPU|Selector57~1_combout\);

-- Location: LCCOMB_X32_Y24_N8
\U_CPU|Selector57~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector57~2_combout\ = (\U_CPU|gprs[1][3]~67_combout\ & (((\U_CPU|Selector57~1_combout\) # (\U_CPU|gprs[1][3]~65_combout\)))) # (!\U_CPU|gprs[1][3]~67_combout\ & (\U_CPU|Mux72~1_combout\ & ((!\U_CPU|gprs[1][3]~65_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux72~1_combout\,
	datab => \U_CPU|gprs[1][3]~67_combout\,
	datac => \U_CPU|Selector57~1_combout\,
	datad => \U_CPU|gprs[1][3]~65_combout\,
	combout => \U_CPU|Selector57~2_combout\);

-- Location: LCCOMB_X32_Y23_N30
\U_CPU|Selector57~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector57~3_combout\ = (\U_CPU|gprs[1][3]~65_combout\ & ((\U_CPU|Selector57~2_combout\ & ((\U_CPU|inst_next\(1)))) # (!\U_CPU|Selector57~2_combout\ & (\U_CPU|U_ALU|acu\(1))))) # (!\U_CPU|gprs[1][3]~65_combout\ & (((\U_CPU|Selector57~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu\(1),
	datab => \U_CPU|gprs[1][3]~65_combout\,
	datac => \U_CPU|inst_next\(1),
	datad => \U_CPU|Selector57~2_combout\,
	combout => \U_CPU|Selector57~3_combout\);

-- Location: LCCOMB_X32_Y23_N10
\U_CPU|Selector57~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector57~4_combout\ = (\U_CPU|gprs[1][6]~25_combout\ & (\BUS_M|data_o[1]~25_combout\)) # (!\U_CPU|gprs[1][6]~25_combout\ & ((\U_CPU|Selector57~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[1]~25_combout\,
	datac => \U_CPU|gprs[1][6]~25_combout\,
	datad => \U_CPU|Selector57~3_combout\,
	combout => \U_CPU|Selector57~4_combout\);

-- Location: FF_X32_Y23_N11
\U_CPU|gprs[1][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector57~4_combout\,
	ena => \U_CPU|gprs[1][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[1][1]~q\);

-- Location: LCCOMB_X31_Y24_N8
\U_CPU|Mux72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux72~0_combout\ = (\U_CPU|inst\(0) & (\U_CPU|inst\(1))) # (!\U_CPU|inst\(0) & ((\U_CPU|inst\(1) & ((\U_CPU|gprs[2][1]~q\))) # (!\U_CPU|inst\(1) & (\U_CPU|gprs[0][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(0),
	datab => \U_CPU|inst\(1),
	datac => \U_CPU|gprs[0][1]~q\,
	datad => \U_CPU|gprs[2][1]~q\,
	combout => \U_CPU|Mux72~0_combout\);

-- Location: LCCOMB_X31_Y24_N26
\U_CPU|Mux72~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux72~1_combout\ = (\U_CPU|Mux72~0_combout\ & (((\U_CPU|gprs[3][1]~q\) # (!\U_CPU|inst\(0))))) # (!\U_CPU|Mux72~0_combout\ & (\U_CPU|gprs[1][1]~q\ & (\U_CPU|inst\(0))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][1]~q\,
	datab => \U_CPU|Mux72~0_combout\,
	datac => \U_CPU|inst\(0),
	datad => \U_CPU|gprs[3][1]~q\,
	combout => \U_CPU|Mux72~1_combout\);

-- Location: LCCOMB_X31_Y24_N20
\U_CPU|Selector73~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector73~0_combout\ = (\U_CPU|gprs[2][1]~63_combout\ & ((\U_CPU|gprs[2][1]~q\) # ((!\U_CPU|gprs[2][1]~62_combout\)))) # (!\U_CPU|gprs[2][1]~63_combout\ & (((\U_CPU|retr\(1) & \U_CPU|gprs[2][1]~62_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[2][1]~q\,
	datab => \U_CPU|gprs[2][1]~63_combout\,
	datac => \U_CPU|retr\(1),
	datad => \U_CPU|gprs[2][1]~62_combout\,
	combout => \U_CPU|Selector73~0_combout\);

-- Location: LCCOMB_X31_Y24_N14
\U_CPU|Selector73~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector73~1_combout\ = (\U_CPU|Selector73~0_combout\ & ((\U_CPU|gprs[1][1]~q\) # ((\U_CPU|gprs[2][1]~61_combout\)))) # (!\U_CPU|Selector73~0_combout\ & (((\U_CPU|gprs[0][1]~q\ & !\U_CPU|gprs[2][1]~61_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][1]~q\,
	datab => \U_CPU|Selector73~0_combout\,
	datac => \U_CPU|gprs[0][1]~q\,
	datad => \U_CPU|gprs[2][1]~61_combout\,
	combout => \U_CPU|Selector73~1_combout\);

-- Location: LCCOMB_X32_Y24_N22
\U_CPU|Selector73~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector73~2_combout\ = (\U_CPU|gprs[3][4]~71_combout\ & (((\U_CPU|gprs[3][4]~70_combout\) # (\U_CPU|Selector73~1_combout\)))) # (!\U_CPU|gprs[3][4]~71_combout\ & (\U_CPU|Mux72~1_combout\ & (!\U_CPU|gprs[3][4]~70_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111011000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux72~1_combout\,
	datab => \U_CPU|gprs[3][4]~71_combout\,
	datac => \U_CPU|gprs[3][4]~70_combout\,
	datad => \U_CPU|Selector73~1_combout\,
	combout => \U_CPU|Selector73~2_combout\);

-- Location: LCCOMB_X35_Y22_N22
\U_CPU|Selector73~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector73~3_combout\ = (\U_CPU|Selector73~2_combout\ & (((\U_CPU|inst_next\(1)) # (!\U_CPU|gprs[3][4]~70_combout\)))) # (!\U_CPU|Selector73~2_combout\ & (\U_CPU|U_ALU|acu\(1) & ((\U_CPU|gprs[3][4]~70_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector73~2_combout\,
	datab => \U_CPU|U_ALU|acu\(1),
	datac => \U_CPU|inst_next\(1),
	datad => \U_CPU|gprs[3][4]~70_combout\,
	combout => \U_CPU|Selector73~3_combout\);

-- Location: LCCOMB_X34_Y22_N24
\U_CPU|Selector73~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector73~4_combout\ = (\U_CPU|gprs[3][0]~52_combout\ & (\BUS_M|data_o[1]~25_combout\)) # (!\U_CPU|gprs[3][0]~52_combout\ & ((\U_CPU|Selector73~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|gprs[3][0]~52_combout\,
	datac => \BUS_M|data_o[1]~25_combout\,
	datad => \U_CPU|Selector73~3_combout\,
	combout => \U_CPU|Selector73~4_combout\);

-- Location: FF_X34_Y22_N25
\U_CPU|gprs[3][1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector73~4_combout\,
	ena => \U_CPU|gprs[3][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[3][1]~q\);

-- Location: LCCOMB_X31_Y24_N16
\U_CPU|Selector40~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector40~0_combout\ = (\U_CPU|cont\(0) & ((\U_CPU|gprs[1][1]~q\) # ((\U_CPU|cont\(1))))) # (!\U_CPU|cont\(0) & (((\U_CPU|gprs[0][1]~q\ & !\U_CPU|cont\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][1]~q\,
	datab => \U_CPU|cont\(0),
	datac => \U_CPU|gprs[0][1]~q\,
	datad => \U_CPU|cont\(1),
	combout => \U_CPU|Selector40~0_combout\);

-- Location: LCCOMB_X31_Y24_N2
\U_CPU|Selector40~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector40~1_combout\ = (\U_CPU|Selector40~0_combout\ & ((\U_CPU|gprs[3][1]~q\) # ((!\U_CPU|cont\(1))))) # (!\U_CPU|Selector40~0_combout\ & (((\U_CPU|cont\(1) & \U_CPU|gprs[2][1]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[3][1]~q\,
	datab => \U_CPU|Selector40~0_combout\,
	datac => \U_CPU|cont\(1),
	datad => \U_CPU|gprs[2][1]~q\,
	combout => \U_CPU|Selector40~1_combout\);

-- Location: LCCOMB_X30_Y20_N16
\U_CPU|data_o[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|data_o[1]~0_combout\ = (\U_CPU|cont\(2) & (\U_CPU|Selector40~2_combout\)) # (!\U_CPU|cont\(2) & ((\U_CPU|Selector40~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(2),
	datab => \U_CPU|Selector40~2_combout\,
	datad => \U_CPU|Selector40~1_combout\,
	combout => \U_CPU|data_o[1]~0_combout\);

-- Location: FF_X30_Y20_N17
\U_CPU|data_o[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|data_o[1]~0_combout\,
	asdata => \U_CPU|Mux6~1_combout\,
	sload => \U_CPU|ALT_INV_state.func~q\,
	ena => \U_CPU|data_o[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|data_o\(1));

-- Location: LCCOMB_X26_Y22_N2
\T0|T~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|T~3_combout\ = (\BUS_M|io_we~0_combout\ & (\U_CPU|data_o\(1))) # (!\BUS_M|io_we~0_combout\ & (((!\T0|main~4_combout\ & \T0|Add2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|data_o\(1),
	datab => \T0|main~4_combout\,
	datac => \T0|Add2~2_combout\,
	datad => \BUS_M|io_we~0_combout\,
	combout => \T0|T~3_combout\);

-- Location: FF_X26_Y22_N3
\T0|T[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|T~3_combout\,
	ena => \T0|T[0]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|T\(1));

-- Location: LCCOMB_X25_Y22_N26
\T0|BUS_S|data_o[1]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[1]~10_combout\ = (\T0|BUS_S|data_o[2]~5_combout\ & (((\BUS_M|io_data_o[1]~1_combout\) # (\T0|BUS_S|data_o[2]~1_combout\)))) # (!\T0|BUS_S|data_o[2]~5_combout\ & (\T0|T\(1) & ((!\T0|BUS_S|data_o[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|BUS_S|data_o[2]~5_combout\,
	datab => \T0|T\(1),
	datac => \BUS_M|io_data_o[1]~1_combout\,
	datad => \T0|BUS_S|data_o[2]~1_combout\,
	combout => \T0|BUS_S|data_o[1]~10_combout\);

-- Location: LCCOMB_X25_Y22_N20
\T0|BUS_S|data_o[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[1]~11_combout\ = (\T0|BUS_S|data_o[1]~10_combout\ & ((\T0|tcon\(1)) # ((!\T0|BUS_S|data_o[2]~4_combout\)))) # (!\T0|BUS_S|data_o[1]~10_combout\ & (((\T0|BUS_S|data_o[2]~4_combout\ & \T0|cmpa\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|BUS_S|data_o[1]~10_combout\,
	datab => \T0|tcon\(1),
	datac => \T0|BUS_S|data_o[2]~4_combout\,
	datad => \T0|cmpa\(1),
	combout => \T0|BUS_S|data_o[1]~11_combout\);

-- Location: LCCOMB_X28_Y22_N10
\BUS_M|data_o[1]~53\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[1]~53_combout\ = (\UA0|BUS_S|adr_match~1_combout\ & (!\T0|BUS_S|data_o~8_combout\ & (\BUS_M|data_o[0]~11_combout\ & \T0|BUS_S|data_o[1]~11_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|adr_match~1_combout\,
	datab => \T0|BUS_S|data_o~8_combout\,
	datac => \BUS_M|data_o[0]~11_combout\,
	datad => \T0|BUS_S|data_o[1]~11_combout\,
	combout => \BUS_M|data_o[1]~53_combout\);

-- Location: FF_X30_Y22_N9
\BANK0|ire[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|BUS_S|data_o[1]~7_combout\,
	ena => \BANK0|ire[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|ire\(1));

-- Location: FF_X30_Y22_N1
\BANK0|ir_trg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \UA0|BUS_S|data_o[1]~7_combout\,
	sload => VCC,
	ena => \BANK0|ir_trg[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|ir_trg\(1));

-- Location: LCCOMB_X29_Y24_N10
\BANK0|pin[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|pin[1]~feeder_combout\ = \UA0|BUS_S|data_o[1]~7_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UA0|BUS_S|data_o[1]~7_combout\,
	combout => \BANK0|pin[1]~feeder_combout\);

-- Location: FF_X29_Y24_N11
\BANK0|pin[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BANK0|pin[1]~feeder_combout\,
	ena => \BANK0|pin[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|pin\(1));

-- Location: LCCOMB_X27_Y22_N18
\BUS_M|data_o[1]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[1]~22_combout\ = (\BUS_M|data_o[1]~15_combout\ & ((\BUS_M|data_o[1]~16_combout\ & ((\BANK0|pin\(1)))) # (!\BUS_M|data_o[1]~16_combout\ & (\BANK0|dir\(1))))) # (!\BUS_M|data_o[1]~15_combout\ & (\BUS_M|data_o[1]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[1]~15_combout\,
	datab => \BUS_M|data_o[1]~16_combout\,
	datac => \BANK0|dir\(1),
	datad => \BANK0|pin\(1),
	combout => \BUS_M|data_o[1]~22_combout\);

-- Location: LCCOMB_X30_Y22_N0
\BUS_M|data_o[1]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[1]~23_combout\ = (\BUS_M|data_o[1]~14_combout\ & ((\BUS_M|data_o[1]~22_combout\ & (\BANK0|ire\(1))) # (!\BUS_M|data_o[1]~22_combout\ & ((\BANK0|ir_trg\(1)))))) # (!\BUS_M|data_o[1]~14_combout\ & (((\BUS_M|data_o[1]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[1]~14_combout\,
	datab => \BANK0|ire\(1),
	datac => \BANK0|ir_trg\(1),
	datad => \BUS_M|data_o[1]~22_combout\,
	combout => \BUS_M|data_o[1]~23_combout\);

-- Location: LCCOMB_X30_Y22_N18
\BUS_M|data_o[1]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[1]~24_combout\ = (\BUS_M|data_o[1]~13_combout\ & ((\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(1)) # ((\BUS_M|data_o[0]~19_combout\ & \BUS_M|data_o[1]~23_combout\)))) # (!\BUS_M|data_o[1]~13_combout\ & 
-- (((\BUS_M|data_o[0]~19_combout\ & \BUS_M|data_o[1]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[1]~13_combout\,
	datab => \SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(1),
	datac => \BUS_M|data_o[0]~19_combout\,
	datad => \BUS_M|data_o[1]~23_combout\,
	combout => \BUS_M|data_o[1]~24_combout\);

-- Location: LCCOMB_X30_Y22_N4
\BUS_M|data_o[1]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[1]~25_combout\ = (\BUS_M|data_o[1]~53_combout\) # ((\BUS_M|data_o[1]~24_combout\) # ((\UA0|BUS_S|data_o[1]~6_combout\ & \BUS_M|data_o[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|data_o[1]~6_combout\,
	datab => \BUS_M|data_o[0]~12_combout\,
	datac => \BUS_M|data_o[1]~53_combout\,
	datad => \BUS_M|data_o[1]~24_combout\,
	combout => \BUS_M|data_o[1]~25_combout\);

-- Location: LCCOMB_X29_Y20_N16
\U_CPU|Selector6~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector6~4_combout\ = (\U_CPU|Selector6~3_combout\ & (((\U_CPU|rom_adr~0_combout\ & \BUS_M|data_o[1]~25_combout\)) # (!\U_CPU|Selector0~0_combout\))) # (!\U_CPU|Selector6~3_combout\ & (\U_CPU|rom_adr~0_combout\ & ((\BUS_M|data_o[1]~25_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector6~3_combout\,
	datab => \U_CPU|rom_adr~0_combout\,
	datac => \U_CPU|Selector0~0_combout\,
	datad => \BUS_M|data_o[1]~25_combout\,
	combout => \U_CPU|Selector6~4_combout\);

-- Location: LCCOMB_X27_Y21_N18
\U_CPU|pc[0]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|pc[0]~18_combout\ = ((\FLASH|altsyncram_component|auto_generated|q_a\(7)) # ((!\FLASH|altsyncram_component|auto_generated|q_a\(4) & !\FLASH|altsyncram_component|auto_generated|q_a\(6)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	combout => \U_CPU|pc[0]~18_combout\);

-- Location: LCCOMB_X28_Y20_N16
\U_CPU|pc[0]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|pc[0]~19_combout\ = (\rst~input_o\ & (((\U_CPU|pc[0]~18_combout\ & \U_CPU|state.fetch~q\)))) # (!\rst~input_o\ & ((\U_CPU|state.execute~q\) # ((\U_CPU|state.fetch~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010101000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U_CPU|state.execute~q\,
	datac => \U_CPU|pc[0]~18_combout\,
	datad => \U_CPU|state.fetch~q\,
	combout => \U_CPU|pc[0]~19_combout\);

-- Location: LCCOMB_X29_Y20_N8
\U_CPU|pc[0]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|pc[0]~20_combout\ = (!\U_CPU|pc[0]~19_combout\ & (((\rst~input_o\ & \U_CPU|cont~8_combout\)) # (!\U_CPU|state.func~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101100000011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U_CPU|state.func~q\,
	datac => \U_CPU|pc[0]~19_combout\,
	datad => \U_CPU|cont~8_combout\,
	combout => \U_CPU|pc[0]~20_combout\);

-- Location: FF_X29_Y20_N17
\U_CPU|pc[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector6~4_combout\,
	ena => \U_CPU|pc[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|pc\(1));

-- Location: LCCOMB_X30_Y16_N12
\U_CPU|Add7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add7~4_combout\ = (\U_CPU|pc\(2) & (\U_CPU|Add7~3\ $ (GND))) # (!\U_CPU|pc\(2) & (!\U_CPU|Add7~3\ & VCC))
-- \U_CPU|Add7~5\ = CARRY((\U_CPU|pc\(2) & !\U_CPU|Add7~3\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc\(2),
	datad => VCC,
	cin => \U_CPU|Add7~3\,
	combout => \U_CPU|Add7~4_combout\,
	cout => \U_CPU|Add7~5\);

-- Location: LCCOMB_X31_Y17_N26
\U_CPU|Selector31~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector31~0_combout\ = (\U_CPU|Selector33~0_combout\ & ((\U_CPU|Add6~2_combout\))) # (!\U_CPU|Selector33~0_combout\ & (\U_CPU|Add7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Selector33~0_combout\,
	datac => \U_CPU|Add7~4_combout\,
	datad => \U_CPU|Add6~2_combout\,
	combout => \U_CPU|Selector31~0_combout\);

-- Location: FF_X31_Y17_N27
\U_CPU|retr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector31~0_combout\,
	ena => \U_CPU|retr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|retr\(2));

-- Location: LCCOMB_X30_Y21_N30
\U_CPU|Selector56~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector56~0_combout\ = (\U_CPU|gprs[0][7]~23_combout\ & (((\U_CPU|U_ALU|acu\(8)) # (\U_CPU|gprs[0][7]~22_combout\)))) # (!\U_CPU|gprs[0][7]~23_combout\ & (\U_CPU|gprs[0][2]~q\ & ((!\U_CPU|gprs[0][7]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][2]~q\,
	datab => \U_CPU|U_ALU|acu\(8),
	datac => \U_CPU|gprs[0][7]~23_combout\,
	datad => \U_CPU|gprs[0][7]~22_combout\,
	combout => \U_CPU|Selector56~0_combout\);

-- Location: LCCOMB_X30_Y21_N0
\U_CPU|Selector56~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector56~1_combout\ = (\U_CPU|Selector56~0_combout\ & ((\U_CPU|gprs[3][2]~q\) # ((!\U_CPU|gprs[0][7]~22_combout\)))) # (!\U_CPU|Selector56~0_combout\ & (((\U_CPU|gprs[2][2]~q\ & \U_CPU|gprs[0][7]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[3][2]~q\,
	datab => \U_CPU|gprs[2][2]~q\,
	datac => \U_CPU|Selector56~0_combout\,
	datad => \U_CPU|gprs[0][7]~22_combout\,
	combout => \U_CPU|Selector56~1_combout\);

-- Location: LCCOMB_X31_Y21_N16
\U_CPU|Selector56~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector56~2_combout\ = (\U_CPU|gprs[0][7]~21_combout\ & (((\U_CPU|gprs[0][7]~20_combout\)))) # (!\U_CPU|gprs[0][7]~21_combout\ & ((\U_CPU|gprs[0][7]~20_combout\ & ((\U_CPU|Selector56~1_combout\))) # (!\U_CPU|gprs[0][7]~20_combout\ & 
-- (\U_CPU|Mux71~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux71~1_combout\,
	datab => \U_CPU|gprs[0][7]~21_combout\,
	datac => \U_CPU|Selector56~1_combout\,
	datad => \U_CPU|gprs[0][7]~20_combout\,
	combout => \U_CPU|Selector56~2_combout\);

-- Location: LCCOMB_X31_Y21_N18
\U_CPU|Selector56~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector56~3_combout\ = (\U_CPU|Selector56~2_combout\ & ((\U_CPU|retr\(2)) # ((!\U_CPU|gprs[0][7]~21_combout\)))) # (!\U_CPU|Selector56~2_combout\ & (((\U_CPU|inst_next\(2) & \U_CPU|gprs[0][7]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|retr\(2),
	datab => \U_CPU|Selector56~2_combout\,
	datac => \U_CPU|inst_next\(2),
	datad => \U_CPU|gprs[0][7]~21_combout\,
	combout => \U_CPU|Selector56~3_combout\);

-- Location: LCCOMB_X32_Y23_N8
\U_CPU|gprs[1][2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[1][2]~5_combout\ = (\U_CPU|gprs~24_combout\ & (\U_CPU|U_ALU|acu\(2))) # (!\U_CPU|gprs~24_combout\ & ((\U_CPU|Selector56~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu\(2),
	datab => \U_CPU|gprs~24_combout\,
	datad => \U_CPU|Selector56~3_combout\,
	combout => \U_CPU|gprs[1][2]~5_combout\);

-- Location: FF_X32_Y23_N9
\U_CPU|gprs[1][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[1][2]~5_combout\,
	asdata => \BUS_M|data_o[2]~30_combout\,
	sload => \U_CPU|gprs[1][6]~25_combout\,
	ena => \U_CPU|gprs[1][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[1][2]~q\);

-- Location: LCCOMB_X30_Y21_N16
\U_CPU|Mux71~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux71~0_combout\ = (\U_CPU|inst\(1) & (((\U_CPU|inst\(0))))) # (!\U_CPU|inst\(1) & ((\U_CPU|inst\(0) & (\U_CPU|gprs[1][2]~q\)) # (!\U_CPU|inst\(0) & ((\U_CPU|gprs[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][2]~q\,
	datab => \U_CPU|inst\(1),
	datac => \U_CPU|inst\(0),
	datad => \U_CPU|gprs[0][2]~q\,
	combout => \U_CPU|Mux71~0_combout\);

-- Location: LCCOMB_X30_Y21_N26
\U_CPU|Mux71~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux71~1_combout\ = (\U_CPU|inst\(1) & ((\U_CPU|Mux71~0_combout\ & (\U_CPU|gprs[3][2]~q\)) # (!\U_CPU|Mux71~0_combout\ & ((\U_CPU|gprs[2][2]~q\))))) # (!\U_CPU|inst\(1) & (((\U_CPU|Mux71~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[3][2]~q\,
	datab => \U_CPU|inst\(1),
	datac => \U_CPU|Mux71~0_combout\,
	datad => \U_CPU|gprs[2][2]~q\,
	combout => \U_CPU|Mux71~1_combout\);

-- Location: LCCOMB_X30_Y21_N14
\U_CPU|Selector64~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector64~0_combout\ = (\U_CPU|inst_next\(2) & (((\U_CPU|inst_next\(0))))) # (!\U_CPU|inst_next\(2) & ((\U_CPU|inst_next\(0) & (\U_CPU|gprs[1][2]~q\)) # (!\U_CPU|inst_next\(0) & ((\U_CPU|gprs[0][2]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][2]~q\,
	datab => \U_CPU|inst_next\(2),
	datac => \U_CPU|inst_next\(0),
	datad => \U_CPU|gprs[0][2]~q\,
	combout => \U_CPU|Selector64~0_combout\);

-- Location: LCCOMB_X30_Y21_N8
\U_CPU|Selector64~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector64~1_combout\ = (\U_CPU|Selector64~0_combout\ & ((\U_CPU|retr\(2)) # ((!\U_CPU|inst_next\(2))))) # (!\U_CPU|Selector64~0_combout\ & (((\U_CPU|U_ALU|acu\(8) & \U_CPU|inst_next\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|retr\(2),
	datab => \U_CPU|U_ALU|acu\(8),
	datac => \U_CPU|Selector64~0_combout\,
	datad => \U_CPU|inst_next\(2),
	combout => \U_CPU|Selector64~1_combout\);

-- Location: LCCOMB_X31_Y21_N22
\U_CPU|Selector64~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector64~2_combout\ = (\U_CPU|gprs[0][7]~20_combout\ & (((\U_CPU|Selector64~1_combout\) # (\U_CPU|gprs[2][0]~33_combout\)))) # (!\U_CPU|gprs[0][7]~20_combout\ & (\U_CPU|Mux71~1_combout\ & ((!\U_CPU|gprs[2][0]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux71~1_combout\,
	datab => \U_CPU|gprs[0][7]~20_combout\,
	datac => \U_CPU|Selector64~1_combout\,
	datad => \U_CPU|gprs[2][0]~33_combout\,
	combout => \U_CPU|Selector64~2_combout\);

-- Location: LCCOMB_X30_Y21_N6
\U_CPU|Selector72~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector72~0_combout\ = (\U_CPU|Selector64~2_combout\ & ((\U_CPU|gprs[2][2]~q\) # ((!\U_CPU|gprs[2][0]~33_combout\)))) # (!\U_CPU|Selector64~2_combout\ & (((\U_CPU|gprs[2][0]~33_combout\ & \U_CPU|inst_next\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector64~2_combout\,
	datab => \U_CPU|gprs[2][2]~q\,
	datac => \U_CPU|gprs[2][0]~33_combout\,
	datad => \U_CPU|inst_next\(2),
	combout => \U_CPU|Selector72~0_combout\);

-- Location: LCCOMB_X34_Y21_N16
\U_CPU|gprs[3][2]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[3][2]~7_combout\ = (\U_CPU|gprs~51_combout\ & ((\U_CPU|U_ALU|acu\(2)))) # (!\U_CPU|gprs~51_combout\ & (\U_CPU|Selector72~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector72~0_combout\,
	datab => \U_CPU|U_ALU|acu\(2),
	datad => \U_CPU|gprs~51_combout\,
	combout => \U_CPU|gprs[3][2]~7_combout\);

-- Location: FF_X34_Y21_N17
\U_CPU|gprs[3][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[3][2]~7_combout\,
	asdata => \BUS_M|data_o[2]~30_combout\,
	sload => \U_CPU|gprs[3][0]~52_combout\,
	ena => \U_CPU|gprs[3][0]~59_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[3][2]~q\);

-- Location: LCCOMB_X30_Y21_N24
\U_CPU|Mux119~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux119~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(0) & ((\U_CPU|gprs[1][2]~q\) # ((\FLASH|altsyncram_component|auto_generated|q_a\(1))))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(0) & 
-- (((!\FLASH|altsyncram_component|auto_generated|q_a\(1) & \U_CPU|gprs[0][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][2]~q\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(0),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(1),
	datad => \U_CPU|gprs[0][2]~q\,
	combout => \U_CPU|Mux119~0_combout\);

-- Location: LCCOMB_X30_Y21_N18
\U_CPU|Mux119~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux119~1_combout\ = (\U_CPU|Mux119~0_combout\ & ((\U_CPU|gprs[3][2]~q\) # ((!\FLASH|altsyncram_component|auto_generated|q_a\(1))))) # (!\U_CPU|Mux119~0_combout\ & (((\FLASH|altsyncram_component|auto_generated|q_a\(1) & \U_CPU|gprs[2][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[3][2]~q\,
	datab => \U_CPU|Mux119~0_combout\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(1),
	datad => \U_CPU|gprs[2][2]~q\,
	combout => \U_CPU|Mux119~1_combout\);

-- Location: LCCOMB_X24_Y20_N16
\U_CPU|U_ALU|result~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|result~4_combout\ = (\U_CPU|Mux119~1_combout\) # (!\U_CPU|Mux127~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Mux119~1_combout\,
	datac => \U_CPU|Mux127~1_combout\,
	combout => \U_CPU|U_ALU|result~4_combout\);

-- Location: LCCOMB_X24_Y20_N14
\U_CPU|U_ALU|result~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|result~3_combout\ = (\U_CPU|Mux119~1_combout\ & !\U_CPU|Mux127~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Mux119~1_combout\,
	datac => \U_CPU|Mux127~1_combout\,
	combout => \U_CPU|U_ALU|result~3_combout\);

-- Location: LCCOMB_X25_Y20_N8
\U_CPU|U_ALU|acu[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|acu[2]~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(4) & (\U_CPU|U_ALU|result~4_combout\)) # (!\FLASH|altsyncram_component|auto_generated|q_a\(4) & ((\U_CPU|U_ALU|result~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|result~4_combout\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datad => \U_CPU|U_ALU|result~3_combout\,
	combout => \U_CPU|U_ALU|acu[2]~0_combout\);

-- Location: LCCOMB_X24_Y20_N2
\U_CPU|U_ALU|result~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|result~5_combout\ = \U_CPU|Mux119~1_combout\ $ (\U_CPU|Mux127~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Mux119~1_combout\,
	datac => \U_CPU|Mux127~1_combout\,
	combout => \U_CPU|U_ALU|result~5_combout\);

-- Location: LCCOMB_X20_Y21_N14
\U_CPU|U_ALU|Mux6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux6~0_combout\ = (\U_CPU|U_ALU|acu[2]~22_combout\ & (((!\U_CPU|U_ALU|acu[2]~23_combout\) # (!\U_CPU|Mux119~1_combout\)))) # (!\U_CPU|U_ALU|acu[2]~22_combout\ & (\U_CPU|U_ALU|ShiftRight0~7_combout\ & ((\U_CPU|U_ALU|acu[2]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu[2]~22_combout\,
	datab => \U_CPU|U_ALU|ShiftRight0~7_combout\,
	datac => \U_CPU|Mux119~1_combout\,
	datad => \U_CPU|U_ALU|acu[2]~23_combout\,
	combout => \U_CPU|U_ALU|Mux6~0_combout\);

-- Location: LCCOMB_X20_Y21_N8
\U_CPU|U_ALU|Mux6~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux6~1_combout\ = (\U_CPU|U_ALU|Mux6~0_combout\ & (((\U_CPU|U_ALU|ShiftRight0~2_combout\)) # (!\U_CPU|U_ALU|acu[2]~21_combout\))) # (!\U_CPU|U_ALU|Mux6~0_combout\ & (\U_CPU|U_ALU|acu[2]~21_combout\ & ((\U_CPU|U_ALU|ShiftRight0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Mux6~0_combout\,
	datab => \U_CPU|U_ALU|acu[2]~21_combout\,
	datac => \U_CPU|U_ALU|ShiftRight0~2_combout\,
	datad => \U_CPU|U_ALU|ShiftRight0~0_combout\,
	combout => \U_CPU|U_ALU|Mux6~1_combout\);

-- Location: LCCOMB_X24_Y20_N0
\U_CPU|U_ALU|Mux6~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux6~2_combout\ = (\U_CPU|U_ALU|acu[2]~20_combout\ & ((\U_CPU|U_ALU|acu[2]~19_combout\ & (\U_CPU|U_ALU|Mux6~1_combout\)) # (!\U_CPU|U_ALU|acu[2]~19_combout\ & ((\U_CPU|U_ALU|Add0~14_combout\))))) # (!\U_CPU|U_ALU|acu[2]~20_combout\ & 
-- (!\U_CPU|U_ALU|acu[2]~19_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu[2]~20_combout\,
	datab => \U_CPU|U_ALU|acu[2]~19_combout\,
	datac => \U_CPU|U_ALU|Mux6~1_combout\,
	datad => \U_CPU|U_ALU|Add0~14_combout\,
	combout => \U_CPU|U_ALU|Mux6~2_combout\);

-- Location: LCCOMB_X24_Y20_N26
\U_CPU|U_ALU|Mux6~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux6~3_combout\ = (\U_CPU|U_ALU|acu[2]~29_combout\ & ((\U_CPU|U_ALU|Mux6~2_combout\ & (!\U_CPU|U_ALU|result~5_combout\)) # (!\U_CPU|U_ALU|Mux6~2_combout\ & ((\U_CPU|U_ALU|ShiftLeft0~5_combout\))))) # (!\U_CPU|U_ALU|acu[2]~29_combout\ & 
-- (((\U_CPU|U_ALU|Mux6~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|result~5_combout\,
	datab => \U_CPU|U_ALU|ShiftLeft0~5_combout\,
	datac => \U_CPU|U_ALU|acu[2]~29_combout\,
	datad => \U_CPU|U_ALU|Mux6~2_combout\,
	combout => \U_CPU|U_ALU|Mux6~3_combout\);

-- Location: FF_X25_Y20_N9
\U_CPU|U_ALU|acu[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|U_ALU|acu[2]~0_combout\,
	asdata => \U_CPU|U_ALU|Mux6~3_combout\,
	sload => \U_CPU|U_ALU|acu[0]~16_combout\,
	ena => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|U_ALU|acu\(2));

-- Location: LCCOMB_X30_Y21_N10
\U_CPU|Selector48~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector48~0_combout\ = (\U_CPU|gprs[0][7]~23_combout\ & (((\U_CPU|gprs[0][7]~22_combout\)))) # (!\U_CPU|gprs[0][7]~23_combout\ & ((\U_CPU|gprs[0][7]~22_combout\ & ((\U_CPU|gprs[2][2]~q\))) # (!\U_CPU|gprs[0][7]~22_combout\ & 
-- (\U_CPU|gprs[1][2]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][2]~q\,
	datab => \U_CPU|gprs[2][2]~q\,
	datac => \U_CPU|gprs[0][7]~23_combout\,
	datad => \U_CPU|gprs[0][7]~22_combout\,
	combout => \U_CPU|Selector48~0_combout\);

-- Location: LCCOMB_X30_Y21_N28
\U_CPU|Selector48~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector48~1_combout\ = (\U_CPU|Selector48~0_combout\ & (((\U_CPU|gprs[3][2]~q\) # (!\U_CPU|gprs[0][7]~23_combout\)))) # (!\U_CPU|Selector48~0_combout\ & (\U_CPU|U_ALU|acu\(8) & (\U_CPU|gprs[0][7]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector48~0_combout\,
	datab => \U_CPU|U_ALU|acu\(8),
	datac => \U_CPU|gprs[0][7]~23_combout\,
	datad => \U_CPU|gprs[3][2]~q\,
	combout => \U_CPU|Selector48~1_combout\);

-- Location: LCCOMB_X31_Y21_N4
\U_CPU|Selector48~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector48~2_combout\ = (\U_CPU|gprs[0][7]~21_combout\ & (((\U_CPU|gprs[0][7]~20_combout\)))) # (!\U_CPU|gprs[0][7]~21_combout\ & ((\U_CPU|gprs[0][7]~20_combout\ & (\U_CPU|Selector48~1_combout\)) # (!\U_CPU|gprs[0][7]~20_combout\ & 
-- ((\U_CPU|Mux71~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector48~1_combout\,
	datab => \U_CPU|gprs[0][7]~21_combout\,
	datac => \U_CPU|Mux71~1_combout\,
	datad => \U_CPU|gprs[0][7]~20_combout\,
	combout => \U_CPU|Selector48~2_combout\);

-- Location: LCCOMB_X31_Y21_N6
\U_CPU|Selector48~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector48~3_combout\ = (\U_CPU|Selector48~2_combout\ & (((\U_CPU|retr\(2)) # (!\U_CPU|gprs[0][7]~21_combout\)))) # (!\U_CPU|Selector48~2_combout\ & (\U_CPU|inst_next\(2) & ((\U_CPU|gprs[0][7]~21_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(2),
	datab => \U_CPU|Selector48~2_combout\,
	datac => \U_CPU|retr\(2),
	datad => \U_CPU|gprs[0][7]~21_combout\,
	combout => \U_CPU|Selector48~3_combout\);

-- Location: LCCOMB_X34_Y22_N16
\U_CPU|gprs[0][2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][2]~6_combout\ = (\U_CPU|gprs~44_combout\ & (\U_CPU|U_ALU|acu\(2))) # (!\U_CPU|gprs~44_combout\ & ((\U_CPU|Selector48~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs~44_combout\,
	datab => \U_CPU|U_ALU|acu\(2),
	datad => \U_CPU|Selector48~3_combout\,
	combout => \U_CPU|gprs[0][2]~6_combout\);

-- Location: FF_X34_Y22_N17
\U_CPU|gprs[0][2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[0][2]~6_combout\,
	asdata => \BUS_M|data_o[2]~30_combout\,
	sload => \U_CPU|gprs[0][7]~45_combout\,
	ena => \U_CPU|gprs[0][7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[0][2]~q\);

-- Location: LCCOMB_X30_Y21_N2
\U_CPU|Selector39~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector39~0_combout\ = (\U_CPU|cont\(1) & (((\U_CPU|gprs[2][2]~q\) # (\U_CPU|cont\(0))))) # (!\U_CPU|cont\(1) & (\U_CPU|gprs[0][2]~q\ & ((!\U_CPU|cont\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][2]~q\,
	datab => \U_CPU|gprs[2][2]~q\,
	datac => \U_CPU|cont\(1),
	datad => \U_CPU|cont\(0),
	combout => \U_CPU|Selector39~0_combout\);

-- Location: LCCOMB_X30_Y21_N4
\U_CPU|Selector39~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector39~1_combout\ = (\U_CPU|cont\(0) & ((\U_CPU|Selector39~0_combout\ & ((\U_CPU|gprs[3][2]~q\))) # (!\U_CPU|Selector39~0_combout\ & (\U_CPU|gprs[1][2]~q\)))) # (!\U_CPU|cont\(0) & (\U_CPU|Selector39~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(0),
	datab => \U_CPU|Selector39~0_combout\,
	datac => \U_CPU|gprs[1][2]~q\,
	datad => \U_CPU|gprs[3][2]~q\,
	combout => \U_CPU|Selector39~1_combout\);

-- Location: LCCOMB_X32_Y22_N22
\U_CPU|Selector39~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector39~2_combout\ = (\U_CPU|data_o[7]~4_combout\ & (((\U_CPU|data_o[7]~3_combout\)))) # (!\U_CPU|data_o[7]~4_combout\ & ((\U_CPU|data_o[7]~3_combout\ & (\U_CPU|Selector39~1_combout\)) # (!\U_CPU|data_o[7]~3_combout\ & 
-- ((\U_CPU|Mux119~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector39~1_combout\,
	datab => \U_CPU|data_o[7]~4_combout\,
	datac => \U_CPU|Mux119~1_combout\,
	datad => \U_CPU|data_o[7]~3_combout\,
	combout => \U_CPU|Selector39~2_combout\);

-- Location: LCCOMB_X32_Y22_N14
\U_CPU|Selector39~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector39~3_combout\ = (\U_CPU|Selector39~2_combout\ & (((\U_CPU|U_ALU|acu\(8)) # (!\U_CPU|data_o[7]~4_combout\)))) # (!\U_CPU|Selector39~2_combout\ & (\U_CPU|retr\(2) & ((\U_CPU|data_o[7]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector39~2_combout\,
	datab => \U_CPU|retr\(2),
	datac => \U_CPU|U_ALU|acu\(8),
	datad => \U_CPU|data_o[7]~4_combout\,
	combout => \U_CPU|Selector39~3_combout\);

-- Location: FF_X32_Y22_N15
\U_CPU|data_o[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector39~3_combout\,
	ena => \U_CPU|data_o[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|data_o\(2));

-- Location: LCCOMB_X25_Y22_N6
\BUS_M|io_data_o[2]~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|io_data_o[2]~2_combout\ = (\U_CPU|data_o\(2) & \BUS_M|io_we~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_CPU|data_o\(2),
	datad => \BUS_M|io_we~0_combout\,
	combout => \BUS_M|io_data_o[2]~2_combout\);

-- Location: FF_X25_Y22_N7
\T0|tcon[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BUS_M|io_data_o[2]~2_combout\,
	ena => \T0|tcon[6]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|tcon\(2));

-- Location: LCCOMB_X25_Y22_N24
\T0|BUS_S|data_o[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[2]~13_combout\ = (\T0|BUS_S|data_o[2]~5_combout\ & (((\BUS_M|io_data_o[2]~2_combout\) # (\T0|BUS_S|data_o[2]~1_combout\)))) # (!\T0|BUS_S|data_o[2]~5_combout\ & (\T0|T\(2) & ((!\T0|BUS_S|data_o[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|BUS_S|data_o[2]~5_combout\,
	datab => \T0|T\(2),
	datac => \BUS_M|io_data_o[2]~2_combout\,
	datad => \T0|BUS_S|data_o[2]~1_combout\,
	combout => \T0|BUS_S|data_o[2]~13_combout\);

-- Location: LCCOMB_X25_Y22_N10
\T0|BUS_S|data_o[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[2]~14_combout\ = (\T0|BUS_S|data_o[2]~4_combout\ & ((\T0|BUS_S|data_o[2]~13_combout\ & (\T0|tcon\(2))) # (!\T0|BUS_S|data_o[2]~13_combout\ & ((\T0|cmpa\(2)))))) # (!\T0|BUS_S|data_o[2]~4_combout\ & (((\T0|BUS_S|data_o[2]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|tcon\(2),
	datab => \T0|cmpa\(2),
	datac => \T0|BUS_S|data_o[2]~4_combout\,
	datad => \T0|BUS_S|data_o[2]~13_combout\,
	combout => \T0|BUS_S|data_o[2]~14_combout\);

-- Location: LCCOMB_X27_Y19_N18
\T0|BUS_S|data_o[2]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[2]~15_combout\ = (\T0|BUS_S|data_o[2]~14_combout\ & !\T0|BUS_S|data_o~8_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T0|BUS_S|data_o[2]~14_combout\,
	datad => \T0|BUS_S|data_o~8_combout\,
	combout => \T0|BUS_S|data_o[2]~15_combout\);

-- Location: FF_X27_Y18_N17
\UA0|ucmp[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \T0|BUS_S|data_o[2]~15_combout\,
	sload => VCC,
	ena => \UA0|ucmp[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ucmp\(2));

-- Location: FF_X27_Y19_N19
\UA0|TX_buf[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|BUS_S|data_o[2]~15_combout\,
	ena => \UA0|TX_buf[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|TX_buf\(2));

-- Location: FF_X27_Y19_N29
\UA0|uconta[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \T0|BUS_S|data_o[2]~15_combout\,
	sload => VCC,
	ena => \UA0|uconta[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|uconta\(2));

-- Location: LCCOMB_X27_Y19_N28
\UA0|BUS_S|data_o[2]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[2]~11_combout\ = (\UA0|uconta\(2) & (((!\BANK0|Equal2~0_combout\) # (!\UA0|Equal4~0_combout\)) # (!\BUS_M|io_adr[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_adr[3]~1_combout\,
	datab => \UA0|Equal4~0_combout\,
	datac => \UA0|uconta\(2),
	datad => \BANK0|Equal2~0_combout\,
	combout => \UA0|BUS_S|data_o[2]~11_combout\);

-- Location: LCCOMB_X27_Y18_N0
\UA0|BUS_S|data_o[2]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[2]~12_combout\ = (\UA0|BUS_S|data_o[7]~9_combout\ & ((\UA0|BUS_S|data_o[7]~8_combout\ & (\UA0|TX_buf\(2))) # (!\UA0|BUS_S|data_o[7]~8_combout\ & ((\UA0|BUS_S|data_o[2]~11_combout\))))) # (!\UA0|BUS_S|data_o[7]~9_combout\ & 
-- (\UA0|BUS_S|data_o[7]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|data_o[7]~9_combout\,
	datab => \UA0|BUS_S|data_o[7]~8_combout\,
	datac => \UA0|TX_buf\(2),
	datad => \UA0|BUS_S|data_o[2]~11_combout\,
	combout => \UA0|BUS_S|data_o[2]~12_combout\);

-- Location: LCCOMB_X27_Y18_N26
\UA0|BUS_S|data_o[2]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[2]~13_combout\ = (\UA0|BUS_S|data_o[7]~10_combout\ & ((\UA0|BUS_S|data_o[2]~12_combout\ & ((\UA0|ucontb\(2)))) # (!\UA0|BUS_S|data_o[2]~12_combout\ & (\UA0|ucmp\(2))))) # (!\UA0|BUS_S|data_o[7]~10_combout\ & 
-- (((\UA0|BUS_S|data_o[2]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|data_o[7]~10_combout\,
	datab => \UA0|ucmp\(2),
	datac => \UA0|ucontb\(2),
	datad => \UA0|BUS_S|data_o[2]~12_combout\,
	combout => \UA0|BUS_S|data_o[2]~13_combout\);

-- Location: LCCOMB_X30_Y22_N26
\UA0|BUS_S|data_o[2]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[2]~14_combout\ = (\UA0|BUS_S|adr_match~1_combout\ & (((\T0|BUS_S|data_o[2]~15_combout\)))) # (!\UA0|BUS_S|adr_match~1_combout\ & (\UA0|BUS_S|data_o[2]~13_combout\ & (!\BUS_M|io_we~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|data_o[2]~13_combout\,
	datab => \BUS_M|io_we~0_combout\,
	datac => \T0|BUS_S|data_o[2]~15_combout\,
	datad => \UA0|BUS_S|adr_match~1_combout\,
	combout => \UA0|BUS_S|data_o[2]~14_combout\);

-- Location: FF_X27_Y22_N23
\BANK0|dir[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \UA0|BUS_S|data_o[2]~14_combout\,
	sload => VCC,
	ena => \BANK0|dir[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|dir\(2));

-- Location: LCCOMB_X27_Y22_N28
\BANK0|pin[2]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|pin[2]~feeder_combout\ = \UA0|BUS_S|data_o[2]~14_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UA0|BUS_S|data_o[2]~14_combout\,
	combout => \BANK0|pin[2]~feeder_combout\);

-- Location: FF_X27_Y22_N29
\BANK0|pin[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BANK0|pin[2]~feeder_combout\,
	ena => \BANK0|pin[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|pin\(2));

-- Location: LCCOMB_X27_Y22_N22
\BUS_M|data_o[2]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[2]~27_combout\ = (\BUS_M|data_o[1]~15_combout\ & ((\BUS_M|data_o[1]~16_combout\ & ((\BANK0|pin\(2)))) # (!\BUS_M|data_o[1]~16_combout\ & (\BANK0|dir\(2))))) # (!\BUS_M|data_o[1]~15_combout\ & (\BUS_M|data_o[1]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[1]~15_combout\,
	datab => \BUS_M|data_o[1]~16_combout\,
	datac => \BANK0|dir\(2),
	datad => \BANK0|pin\(2),
	combout => \BUS_M|data_o[2]~27_combout\);

-- Location: FF_X30_Y22_N15
\BANK0|ir_trg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \UA0|BUS_S|data_o[2]~14_combout\,
	sload => VCC,
	ena => \BANK0|ir_trg[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|ir_trg\(2));

-- Location: FF_X30_Y22_N27
\BANK0|ire[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|BUS_S|data_o[2]~14_combout\,
	ena => \BANK0|ire[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|ire\(2));

-- Location: LCCOMB_X30_Y22_N14
\BUS_M|data_o[2]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[2]~28_combout\ = (\BUS_M|data_o[1]~14_combout\ & ((\BUS_M|data_o[2]~27_combout\ & ((\BANK0|ire\(2)))) # (!\BUS_M|data_o[2]~27_combout\ & (\BANK0|ir_trg\(2))))) # (!\BUS_M|data_o[1]~14_combout\ & (\BUS_M|data_o[2]~27_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[1]~14_combout\,
	datab => \BUS_M|data_o[2]~27_combout\,
	datac => \BANK0|ir_trg\(2),
	datad => \BANK0|ire\(2),
	combout => \BUS_M|data_o[2]~28_combout\);

-- Location: LCCOMB_X30_Y22_N24
\BUS_M|data_o[2]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[2]~29_combout\ = (\BUS_M|data_o[1]~13_combout\ & ((\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(2)) # ((\BUS_M|data_o[2]~28_combout\ & \BUS_M|data_o[0]~19_combout\)))) # (!\BUS_M|data_o[1]~13_combout\ & 
-- (\BUS_M|data_o[2]~28_combout\ & (\BUS_M|data_o[0]~19_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[1]~13_combout\,
	datab => \BUS_M|data_o[2]~28_combout\,
	datac => \BUS_M|data_o[0]~19_combout\,
	datad => \SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(2),
	combout => \BUS_M|data_o[2]~29_combout\);

-- Location: LCCOMB_X28_Y22_N24
\BUS_M|data_o[2]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[2]~26_combout\ = (\UA0|BUS_S|adr_match~1_combout\ & (!\T0|BUS_S|data_o~8_combout\ & (\BUS_M|data_o[0]~11_combout\ & \T0|BUS_S|data_o[2]~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|adr_match~1_combout\,
	datab => \T0|BUS_S|data_o~8_combout\,
	datac => \BUS_M|data_o[0]~11_combout\,
	datad => \T0|BUS_S|data_o[2]~14_combout\,
	combout => \BUS_M|data_o[2]~26_combout\);

-- Location: LCCOMB_X30_Y22_N10
\BUS_M|data_o[2]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[2]~30_combout\ = (\BUS_M|data_o[2]~29_combout\) # ((\BUS_M|data_o[2]~26_combout\) # ((\BUS_M|data_o[0]~12_combout\ & \UA0|BUS_S|data_o[2]~13_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[0]~12_combout\,
	datab => \BUS_M|data_o[2]~29_combout\,
	datac => \UA0|BUS_S|data_o[2]~13_combout\,
	datad => \BUS_M|data_o[2]~26_combout\,
	combout => \BUS_M|data_o[2]~30_combout\);

-- Location: LCCOMB_X31_Y17_N18
\U_CPU|retr~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|retr~4_combout\ = (\U_CPU|stat\(6) & ((\U_CPU|Add6~2_combout\))) # (!\U_CPU|stat\(6) & (\U_CPU|Add7~4_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|stat\(6),
	datac => \U_CPU|Add7~4_combout\,
	datad => \U_CPU|Add6~2_combout\,
	combout => \U_CPU|retr~4_combout\);

-- Location: LCCOMB_X31_Y17_N6
\U_CPU|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector5~0_combout\ = (\U_CPU|pc[0]~17_combout\ & (((\FLASH|altsyncram_component|auto_generated|q_a\(6))))) # (!\U_CPU|pc[0]~17_combout\ & ((\FLASH|altsyncram_component|auto_generated|q_a\(6) & (\FLASH|altsyncram_component|auto_generated|q_b\(2))) 
-- # (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\U_CPU|Add7~4_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_b\(2),
	datab => \U_CPU|pc[0]~17_combout\,
	datac => \U_CPU|Add7~4_combout\,
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	combout => \U_CPU|Selector5~0_combout\);

-- Location: LCCOMB_X31_Y17_N14
\U_CPU|pc~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|pc~24_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\FLASH|altsyncram_component|auto_generated|q_a\(7) & (\U_CPU|Add7~4_combout\)) # (!\FLASH|altsyncram_component|auto_generated|q_a\(7) & ((\U_CPU|Add6~2_combout\))))) # 
-- (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & (((\U_CPU|Add7~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	datac => \U_CPU|Add7~4_combout\,
	datad => \U_CPU|Add6~2_combout\,
	combout => \U_CPU|pc~24_combout\);

-- Location: LCCOMB_X29_Y19_N4
\U_CPU|Add8~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add8~4_combout\ = ((\FLASH|altsyncram_component|auto_generated|q_a\(2) $ (\U_CPU|pc\(2) $ (!\U_CPU|Add8~3\)))) # (GND)
-- \U_CPU|Add8~5\ = CARRY((\FLASH|altsyncram_component|auto_generated|q_a\(2) & ((\U_CPU|pc\(2)) # (!\U_CPU|Add8~3\))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(2) & (\U_CPU|pc\(2) & !\U_CPU|Add8~3\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(2),
	datab => \U_CPU|pc\(2),
	datad => VCC,
	cin => \U_CPU|Add8~3\,
	combout => \U_CPU|Add8~4_combout\,
	cout => \U_CPU|Add8~5\);

-- Location: LCCOMB_X31_Y17_N8
\U_CPU|Selector5~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector5~1_combout\ = (\U_CPU|Selector5~0_combout\ & (((\U_CPU|pc~24_combout\)) # (!\U_CPU|pc[0]~17_combout\))) # (!\U_CPU|Selector5~0_combout\ & (\U_CPU|pc[0]~17_combout\ & ((\U_CPU|Add8~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector5~0_combout\,
	datab => \U_CPU|pc[0]~17_combout\,
	datac => \U_CPU|pc~24_combout\,
	datad => \U_CPU|Add8~4_combout\,
	combout => \U_CPU|Selector5~1_combout\);

-- Location: LCCOMB_X26_Y19_N14
\U_CPU|U_INT|irq_adr~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_INT|irq_adr~3_combout\ = (\BANK0|irqs\(0) & !\U_CPU|cont\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BANK0|irqs\(0),
	datad => \U_CPU|cont\(6),
	combout => \U_CPU|U_INT|irq_adr~3_combout\);

-- Location: LCCOMB_X26_Y19_N28
\U_CPU|U_INT|last_irqs[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_INT|last_irqs[1]~0_combout\ = (\U_CPU|cont\(6)) # (!\U_CPU|U_INT|process_0~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111111001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|cont\(6),
	datac => \U_CPU|U_INT|process_0~2_combout\,
	combout => \U_CPU|U_INT|last_irqs[1]~0_combout\);

-- Location: FF_X26_Y19_N15
\U_CPU|U_INT|irq_adr[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|U_INT|irq_adr~3_combout\,
	ena => \U_CPU|U_INT|last_irqs[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|U_INT|irq_adr\(2));

-- Location: LCCOMB_X32_Y19_N6
\U_CPU|Selector5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector5~2_combout\ = (\U_CPU|state.execute~q\ & (((\U_CPU|pc[0]~16_combout\) # (!\U_CPU|U_INT|irq_adr\(2))))) # (!\U_CPU|state.execute~q\ & (\U_CPU|Selector5~1_combout\ & (!\U_CPU|pc[0]~16_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector5~1_combout\,
	datab => \U_CPU|state.execute~q\,
	datac => \U_CPU|pc[0]~16_combout\,
	datad => \U_CPU|U_INT|irq_adr\(2),
	combout => \U_CPU|Selector5~2_combout\);

-- Location: LCCOMB_X32_Y19_N0
\U_CPU|Selector5~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector5~3_combout\ = (\U_CPU|pc[0]~16_combout\ & ((\U_CPU|Selector5~2_combout\ & (\U_CPU|retr~4_combout\)) # (!\U_CPU|Selector5~2_combout\ & ((\U_CPU|inst_next\(2)))))) # (!\U_CPU|pc[0]~16_combout\ & (((\U_CPU|Selector5~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|retr~4_combout\,
	datab => \U_CPU|pc[0]~16_combout\,
	datac => \U_CPU|inst_next\(2),
	datad => \U_CPU|Selector5~2_combout\,
	combout => \U_CPU|Selector5~3_combout\);

-- Location: LCCOMB_X29_Y20_N18
\U_CPU|Selector5~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector5~4_combout\ = (\U_CPU|Selector0~0_combout\ & (\U_CPU|rom_adr~0_combout\ & (\BUS_M|data_o[2]~30_combout\))) # (!\U_CPU|Selector0~0_combout\ & ((\U_CPU|Selector5~3_combout\) # ((\U_CPU|rom_adr~0_combout\ & \BUS_M|data_o[2]~30_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector0~0_combout\,
	datab => \U_CPU|rom_adr~0_combout\,
	datac => \BUS_M|data_o[2]~30_combout\,
	datad => \U_CPU|Selector5~3_combout\,
	combout => \U_CPU|Selector5~4_combout\);

-- Location: FF_X29_Y20_N19
\U_CPU|pc[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector5~4_combout\,
	ena => \U_CPU|pc[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|pc\(2));

-- Location: LCCOMB_X29_Y19_N6
\U_CPU|Add8~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add8~6_combout\ = (\U_CPU|pc\(3) & ((\FLASH|altsyncram_component|auto_generated|q_a\(3) & (!\U_CPU|Add8~5\)) # (!\FLASH|altsyncram_component|auto_generated|q_a\(3) & ((\U_CPU|Add8~5\) # (GND))))) # (!\U_CPU|pc\(3) & 
-- ((\FLASH|altsyncram_component|auto_generated|q_a\(3) & (\U_CPU|Add8~5\ & VCC)) # (!\FLASH|altsyncram_component|auto_generated|q_a\(3) & (!\U_CPU|Add8~5\))))
-- \U_CPU|Add8~7\ = CARRY((\U_CPU|pc\(3) & ((!\U_CPU|Add8~5\) # (!\FLASH|altsyncram_component|auto_generated|q_a\(3)))) # (!\U_CPU|pc\(3) & (!\FLASH|altsyncram_component|auto_generated|q_a\(3) & !\U_CPU|Add8~5\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100100101011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc\(3),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(3),
	datad => VCC,
	cin => \U_CPU|Add8~5\,
	combout => \U_CPU|Add8~6_combout\,
	cout => \U_CPU|Add8~7\);

-- Location: LCCOMB_X30_Y16_N0
\U_CPU|pc~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|pc~21_combout\ = (\U_CPU|U_ALU|acu\(8) & ((\U_CPU|Add8~6_combout\))) # (!\U_CPU|U_ALU|acu\(8) & (\U_CPU|Add7~6_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|U_ALU|acu\(8),
	datac => \U_CPU|Add7~6_combout\,
	datad => \U_CPU|Add8~6_combout\,
	combout => \U_CPU|pc~21_combout\);

-- Location: LCCOMB_X30_Y16_N2
\U_CPU|Mux12~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux12~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(4) & ((\FLASH|altsyncram_component|auto_generated|q_a\(6)) # ((\U_CPU|pc~21_combout\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(4) & 
-- (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & (!\U_CPU|pc\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110001001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datac => \U_CPU|pc\(3),
	datad => \U_CPU|pc~21_combout\,
	combout => \U_CPU|Mux12~0_combout\);

-- Location: LCCOMB_X30_Y18_N28
\U_CPU|pc~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|pc~25_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\FLASH|altsyncram_component|auto_generated|q_a\(7) & ((\U_CPU|Add7~6_combout\))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(7) & (\U_CPU|Add6~4_combout\)))) # 
-- (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & (((\U_CPU|Add7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datab => \U_CPU|Add6~4_combout\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	datad => \U_CPU|Add7~6_combout\,
	combout => \U_CPU|pc~25_combout\);

-- Location: LCCOMB_X30_Y18_N18
\U_CPU|Mux12~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux12~1_combout\ = (\U_CPU|Mux12~0_combout\ & (((\U_CPU|pc~25_combout\) # (!\FLASH|altsyncram_component|auto_generated|q_a\(6))))) # (!\U_CPU|Mux12~0_combout\ & (\FLASH|altsyncram_component|auto_generated|q_b\(3) & 
-- (\FLASH|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_b\(3),
	datab => \U_CPU|Mux12~0_combout\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datad => \U_CPU|pc~25_combout\,
	combout => \U_CPU|Mux12~1_combout\);

-- Location: LCCOMB_X29_Y17_N8
\U_CPU|Selector4~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector4~9_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(5) & (!\FLASH|altsyncram_component|auto_generated|q_a\(7) & (\U_CPU|inst[6]~0_combout\ & \U_CPU|Mux12~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	datac => \U_CPU|inst[6]~0_combout\,
	datad => \U_CPU|Mux12~1_combout\,
	combout => \U_CPU|Selector4~9_combout\);

-- Location: LCCOMB_X30_Y19_N20
\U_CPU|Selector4~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector4~6_combout\ = (!\U_CPU|U_INT|irq~q\ & ((\U_CPU|stat\(6) & ((\U_CPU|Add6~4_combout\))) # (!\U_CPU|stat\(6) & (\U_CPU|Add7~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stat\(6),
	datab => \U_CPU|Add7~6_combout\,
	datac => \U_CPU|Add6~4_combout\,
	datad => \U_CPU|U_INT|irq~q\,
	combout => \U_CPU|Selector4~6_combout\);

-- Location: LCCOMB_X30_Y19_N22
\U_CPU|Selector4~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector4~7_combout\ = (\U_CPU|Selector4~5_combout\ & ((\U_CPU|Selector4~6_combout\) # ((!\U_CPU|U_INT|irq_adr\(0) & \U_CPU|U_INT|irq~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|irq_adr\(0),
	datab => \U_CPU|Selector4~6_combout\,
	datac => \U_CPU|U_INT|irq~q\,
	datad => \U_CPU|Selector4~5_combout\,
	combout => \U_CPU|Selector4~7_combout\);

-- Location: LCCOMB_X29_Y17_N26
\U_CPU|Selector4~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector4~10_combout\ = (\U_CPU|Selector4~8_combout\) # ((\U_CPU|Selector4~9_combout\) # ((\U_CPU|Selector4~7_combout\) # (!\U_CPU|state.reset~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector4~8_combout\,
	datab => \U_CPU|Selector4~9_combout\,
	datac => \U_CPU|state.reset~q\,
	datad => \U_CPU|Selector4~7_combout\,
	combout => \U_CPU|Selector4~10_combout\);

-- Location: LCCOMB_X29_Y17_N10
\U_CPU|Selector4~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector4~11_combout\ = (!\U_CPU|Selector4~4_combout\ & (!\U_CPU|Selector4~10_combout\ & ((!\BUS_M|data_o[3]~35_combout\) # (!\U_CPU|Selector4~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector4~4_combout\,
	datab => \U_CPU|Selector4~12_combout\,
	datac => \U_CPU|Selector4~10_combout\,
	datad => \BUS_M|data_o[3]~35_combout\,
	combout => \U_CPU|Selector4~11_combout\);

-- Location: FF_X29_Y17_N11
\U_CPU|pc[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector4~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|pc\(3));

-- Location: LCCOMB_X29_Y19_N28
\U_CPU|Add6~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add6~12_combout\ = (\U_CPU|pc\(7) & (\U_CPU|Add6~11\ $ (GND))) # (!\U_CPU|pc\(7) & (!\U_CPU|Add6~11\ & VCC))
-- \U_CPU|Add6~13\ = CARRY((\U_CPU|pc\(7) & !\U_CPU|Add6~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|pc\(7),
	datad => VCC,
	cin => \U_CPU|Add6~11\,
	combout => \U_CPU|Add6~12_combout\,
	cout => \U_CPU|Add6~13\);

-- Location: LCCOMB_X31_Y19_N16
\U_CPU|Selector26~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector26~0_combout\ = (\U_CPU|Selector33~0_combout\ & (\U_CPU|Add6~12_combout\)) # (!\U_CPU|Selector33~0_combout\ & ((\U_CPU|Add7~14_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Add6~12_combout\,
	datac => \U_CPU|Add7~14_combout\,
	datad => \U_CPU|Selector33~0_combout\,
	combout => \U_CPU|Selector26~0_combout\);

-- Location: FF_X31_Y19_N17
\U_CPU|retr[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector26~0_combout\,
	ena => \U_CPU|retr[1]~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|retr\(7));

-- Location: LCCOMB_X31_Y23_N28
\U_CPU|Selector51~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector51~0_combout\ = (\U_CPU|gprs[0][7]~22_combout\ & (((\U_CPU|gprs[0][7]~23_combout\)))) # (!\U_CPU|gprs[0][7]~22_combout\ & ((\U_CPU|gprs[0][7]~23_combout\ & (\U_CPU|U_INT|irq~q\)) # (!\U_CPU|gprs[0][7]~23_combout\ & 
-- ((\U_CPU|gprs[0][7]~q\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|irq~q\,
	datab => \U_CPU|gprs[0][7]~q\,
	datac => \U_CPU|gprs[0][7]~22_combout\,
	datad => \U_CPU|gprs[0][7]~23_combout\,
	combout => \U_CPU|Selector51~0_combout\);

-- Location: LCCOMB_X31_Y23_N14
\U_CPU|Selector51~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector51~1_combout\ = (\U_CPU|gprs[0][7]~22_combout\ & ((\U_CPU|Selector51~0_combout\ & ((\U_CPU|gprs[3][7]~q\))) # (!\U_CPU|Selector51~0_combout\ & (\U_CPU|gprs[2][7]~q\)))) # (!\U_CPU|gprs[0][7]~22_combout\ & (((\U_CPU|Selector51~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][7]~22_combout\,
	datab => \U_CPU|gprs[2][7]~q\,
	datac => \U_CPU|gprs[3][7]~q\,
	datad => \U_CPU|Selector51~0_combout\,
	combout => \U_CPU|Selector51~1_combout\);

-- Location: LCCOMB_X31_Y23_N12
\U_CPU|Selector51~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector51~2_combout\ = (\U_CPU|gprs[0][7]~21_combout\ & (((\U_CPU|gprs[0][7]~20_combout\)))) # (!\U_CPU|gprs[0][7]~21_combout\ & ((\U_CPU|gprs[0][7]~20_combout\ & (\U_CPU|Selector51~1_combout\)) # (!\U_CPU|gprs[0][7]~20_combout\ & 
-- ((\U_CPU|Mux66~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][7]~21_combout\,
	datab => \U_CPU|Selector51~1_combout\,
	datac => \U_CPU|gprs[0][7]~20_combout\,
	datad => \U_CPU|Mux66~1_combout\,
	combout => \U_CPU|Selector51~2_combout\);

-- Location: LCCOMB_X31_Y19_N12
\U_CPU|Selector51~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector51~3_combout\ = (\U_CPU|gprs[0][7]~21_combout\ & ((\U_CPU|Selector51~2_combout\ & (\U_CPU|retr\(7))) # (!\U_CPU|Selector51~2_combout\ & ((\U_CPU|inst_next\(7)))))) # (!\U_CPU|gprs[0][7]~21_combout\ & (((\U_CPU|Selector51~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][7]~21_combout\,
	datab => \U_CPU|retr\(7),
	datac => \U_CPU|inst_next\(7),
	datad => \U_CPU|Selector51~2_combout\,
	combout => \U_CPU|Selector51~3_combout\);

-- Location: LCCOMB_X32_Y23_N18
\U_CPU|gprs[1][7]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[1][7]~16_combout\ = (\U_CPU|gprs~24_combout\ & (\U_CPU|U_ALU|acu\(7))) # (!\U_CPU|gprs~24_combout\ & ((\U_CPU|Selector51~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu\(7),
	datab => \U_CPU|Selector51~3_combout\,
	datad => \U_CPU|gprs~24_combout\,
	combout => \U_CPU|gprs[1][7]~16_combout\);

-- Location: FF_X32_Y23_N19
\U_CPU|gprs[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[1][7]~16_combout\,
	asdata => \BUS_M|data_o[7]~57_combout\,
	sload => \U_CPU|gprs[1][6]~25_combout\,
	ena => \U_CPU|gprs[1][6]~32_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[1][7]~q\);

-- Location: LCCOMB_X31_Y23_N10
\U_CPU|Mux66~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux66~1_combout\ = (\U_CPU|inst\(0) & ((\U_CPU|Mux66~0_combout\ & (\U_CPU|gprs[3][7]~q\)) # (!\U_CPU|Mux66~0_combout\ & ((\U_CPU|gprs[1][7]~q\))))) # (!\U_CPU|inst\(0) & (\U_CPU|Mux66~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(0),
	datab => \U_CPU|Mux66~0_combout\,
	datac => \U_CPU|gprs[3][7]~q\,
	datad => \U_CPU|gprs[1][7]~q\,
	combout => \U_CPU|Mux66~1_combout\);

-- Location: LCCOMB_X32_Y20_N14
\U_CPU|Selector59~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector59~0_combout\ = (\U_CPU|inst_next\(2) & ((\U_CPU|inst_next\(0)) # ((\U_CPU|U_INT|irq~q\)))) # (!\U_CPU|inst_next\(2) & (!\U_CPU|inst_next\(0) & ((\U_CPU|gprs[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(2),
	datab => \U_CPU|inst_next\(0),
	datac => \U_CPU|U_INT|irq~q\,
	datad => \U_CPU|gprs[0][7]~q\,
	combout => \U_CPU|Selector59~0_combout\);

-- Location: LCCOMB_X32_Y20_N16
\U_CPU|Selector59~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector59~1_combout\ = (\U_CPU|Selector59~0_combout\ & (((\U_CPU|retr\(7)) # (!\U_CPU|inst_next\(0))))) # (!\U_CPU|Selector59~0_combout\ & (\U_CPU|gprs[1][7]~q\ & ((\U_CPU|inst_next\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][7]~q\,
	datab => \U_CPU|Selector59~0_combout\,
	datac => \U_CPU|retr\(7),
	datad => \U_CPU|inst_next\(0),
	combout => \U_CPU|Selector59~1_combout\);

-- Location: LCCOMB_X31_Y23_N30
\U_CPU|Selector59~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector59~2_combout\ = (\U_CPU|gprs[0][7]~20_combout\ & (((\U_CPU|Selector59~1_combout\) # (\U_CPU|gprs[2][0]~33_combout\)))) # (!\U_CPU|gprs[0][7]~20_combout\ & (\U_CPU|Mux66~1_combout\ & ((!\U_CPU|gprs[2][0]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux66~1_combout\,
	datab => \U_CPU|Selector59~1_combout\,
	datac => \U_CPU|gprs[0][7]~20_combout\,
	datad => \U_CPU|gprs[2][0]~33_combout\,
	combout => \U_CPU|Selector59~2_combout\);

-- Location: LCCOMB_X31_Y23_N16
\U_CPU|Selector59~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector59~3_combout\ = (\U_CPU|Selector59~2_combout\ & (((\U_CPU|gprs[3][7]~q\)) # (!\U_CPU|gprs[2][0]~33_combout\))) # (!\U_CPU|Selector59~2_combout\ & (\U_CPU|gprs[2][0]~33_combout\ & ((\U_CPU|inst_next\(7)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector59~2_combout\,
	datab => \U_CPU|gprs[2][0]~33_combout\,
	datac => \U_CPU|gprs[3][7]~q\,
	datad => \U_CPU|inst_next\(7),
	combout => \U_CPU|Selector59~3_combout\);

-- Location: LCCOMB_X34_Y23_N26
\U_CPU|gprs[2][7]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[2][7]~17_combout\ = (\U_CPU|gprs~34_combout\ & ((\U_CPU|U_ALU|acu\(7)))) # (!\U_CPU|gprs~34_combout\ & (\U_CPU|Selector59~3_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector59~3_combout\,
	datab => \U_CPU|U_ALU|acu\(7),
	datad => \U_CPU|gprs~34_combout\,
	combout => \U_CPU|gprs[2][7]~17_combout\);

-- Location: FF_X34_Y23_N27
\U_CPU|gprs[2][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[2][7]~17_combout\,
	asdata => \BUS_M|data_o[7]~57_combout\,
	sload => \U_CPU|gprs[2][0]~35_combout\,
	ena => \U_CPU|gprs[2][0]~43_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[2][7]~q\);

-- Location: LCCOMB_X31_Y23_N24
\U_CPU|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux0~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(1) & ((\FLASH|altsyncram_component|auto_generated|q_a\(0)) # ((\U_CPU|gprs[2][7]~q\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(1) & 
-- (!\FLASH|altsyncram_component|auto_generated|q_a\(0) & (\U_CPU|gprs[0][7]~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(1),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(0),
	datac => \U_CPU|gprs[0][7]~q\,
	datad => \U_CPU|gprs[2][7]~q\,
	combout => \U_CPU|Mux0~0_combout\);

-- Location: LCCOMB_X31_Y23_N26
\U_CPU|Mux0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux0~1_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(0) & ((\U_CPU|Mux0~0_combout\ & (\U_CPU|gprs[3][7]~q\)) # (!\U_CPU|Mux0~0_combout\ & ((\U_CPU|gprs[1][7]~q\))))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(0) & 
-- (\U_CPU|Mux0~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(0),
	datab => \U_CPU|Mux0~0_combout\,
	datac => \U_CPU|gprs[3][7]~q\,
	datad => \U_CPU|gprs[1][7]~q\,
	combout => \U_CPU|Mux0~1_combout\);

-- Location: LCCOMB_X20_Y20_N22
\U_CPU|U_ALU|ShiftLeft0~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|ShiftLeft0~6_combout\ = (\U_CPU|Mux128~1_combout\) # (\U_CPU|Mux129~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|Mux128~1_combout\,
	datac => \U_CPU|Mux129~1_combout\,
	combout => \U_CPU|U_ALU|ShiftLeft0~6_combout\);

-- Location: LCCOMB_X19_Y21_N2
\U_CPU|U_ALU|Mux1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux1~0_combout\ = (\U_CPU|U_ALU|acu[0]~13_combout\ & (((\U_CPU|U_ALU|ShiftLeft0~10_combout\) # (!\U_CPU|U_ALU|acu[0]~12_combout\)))) # (!\U_CPU|U_ALU|acu[0]~13_combout\ & (\U_CPU|U_ALU|ShiftLeft0~7_combout\ & 
-- (\U_CPU|U_ALU|acu[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|ShiftLeft0~7_combout\,
	datab => \U_CPU|U_ALU|acu[0]~13_combout\,
	datac => \U_CPU|U_ALU|acu[0]~12_combout\,
	datad => \U_CPU|U_ALU|ShiftLeft0~10_combout\,
	combout => \U_CPU|U_ALU|Mux1~0_combout\);

-- Location: LCCOMB_X19_Y21_N20
\U_CPU|U_ALU|Mux1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux1~1_combout\ = (\U_CPU|U_ALU|ShiftLeft0~0_combout\ & (((!\U_CPU|U_ALU|Mux1~0_combout\)))) # (!\U_CPU|U_ALU|ShiftLeft0~0_combout\ & ((\U_CPU|U_ALU|acu[0]~12_combout\) # ((\U_CPU|Mux1~1_combout\ & \U_CPU|U_ALU|Mux1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111100111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux1~1_combout\,
	datab => \U_CPU|U_ALU|Mux1~0_combout\,
	datac => \U_CPU|U_ALU|ShiftLeft0~0_combout\,
	datad => \U_CPU|U_ALU|acu[0]~12_combout\,
	combout => \U_CPU|U_ALU|Mux1~1_combout\);

-- Location: LCCOMB_X20_Y21_N30
\U_CPU|U_ALU|Mux1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux1~2_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(4) & ((\U_CPU|U_ALU|Mux1~0_combout\ & ((\U_CPU|U_ALU|Mux1~1_combout\))) # (!\U_CPU|U_ALU|Mux1~0_combout\ & (\U_CPU|Mux0~1_combout\ & !\U_CPU|U_ALU|Mux1~1_combout\)))) # 
-- (!\FLASH|altsyncram_component|auto_generated|q_a\(4) & (((\U_CPU|Mux0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Mux1~0_combout\,
	datab => \U_CPU|Mux0~1_combout\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datad => \U_CPU|U_ALU|Mux1~1_combout\,
	combout => \U_CPU|U_ALU|Mux1~2_combout\);

-- Location: LCCOMB_X20_Y20_N0
\U_CPU|U_ALU|Mux1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux1~3_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(5) & (\FLASH|altsyncram_component|auto_generated|q_a\(4))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(5) & ((\U_CPU|U_ALU|Mux1~2_combout\ & 
-- ((!\U_CPU|Mux122~1_combout\))) # (!\U_CPU|U_ALU|Mux1~2_combout\ & (!\FLASH|altsyncram_component|auto_generated|q_a\(4) & \U_CPU|Mux122~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100110111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datac => \U_CPU|U_ALU|Mux1~2_combout\,
	datad => \U_CPU|Mux122~1_combout\,
	combout => \U_CPU|U_ALU|Mux1~3_combout\);

-- Location: LCCOMB_X20_Y20_N10
\U_CPU|U_ALU|Mux1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux1~4_combout\ = (\U_CPU|U_ALU|acu[6]~18_combout\ & ((\U_CPU|Mux0~1_combout\ & (!\U_CPU|U_ALU|ShiftLeft0~6_combout\ & !\U_CPU|U_ALU|Mux1~3_combout\)) # (!\U_CPU|Mux0~1_combout\ & ((\U_CPU|U_ALU|Mux1~3_combout\))))) # 
-- (!\U_CPU|U_ALU|acu[6]~18_combout\ & (((\U_CPU|U_ALU|Mux1~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|ShiftLeft0~6_combout\,
	datab => \U_CPU|U_ALU|acu[6]~18_combout\,
	datac => \U_CPU|Mux0~1_combout\,
	datad => \U_CPU|U_ALU|Mux1~3_combout\,
	combout => \U_CPU|U_ALU|Mux1~4_combout\);

-- Location: LCCOMB_X25_Y19_N24
\U_CPU|U_ALU|Add0~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Add0~24_combout\ = ((\U_CPU|U_ALU|Add0~0_combout\ $ (\U_CPU|Mux0~1_combout\ $ (!\U_CPU|U_ALU|Add0~23\)))) # (GND)
-- \U_CPU|U_ALU|Add0~25\ = CARRY((\U_CPU|U_ALU|Add0~0_combout\ & ((\U_CPU|Mux0~1_combout\) # (!\U_CPU|U_ALU|Add0~23\))) # (!\U_CPU|U_ALU|Add0~0_combout\ & (\U_CPU|Mux0~1_combout\ & !\U_CPU|U_ALU|Add0~23\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110100110001110",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Add0~0_combout\,
	datab => \U_CPU|Mux0~1_combout\,
	datad => VCC,
	cin => \U_CPU|U_ALU|Add0~23\,
	combout => \U_CPU|U_ALU|Add0~24_combout\,
	cout => \U_CPU|U_ALU|Add0~25\);

-- Location: LCCOMB_X25_Y20_N16
\U_CPU|U_ALU|Mux1~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux1~5_combout\ = (\U_CPU|U_ALU|acu[0]~15_combout\ & ((\U_CPU|U_ALU|Mux1~4_combout\) # ((!\U_CPU|U_ALU|acu[0]~16_combout\)))) # (!\U_CPU|U_ALU|acu[0]~15_combout\ & (((\U_CPU|U_ALU|Add0~24_combout\ & \U_CPU|U_ALU|acu[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|Mux1~4_combout\,
	datab => \U_CPU|U_ALU|Add0~24_combout\,
	datac => \U_CPU|U_ALU|acu[0]~15_combout\,
	datad => \U_CPU|U_ALU|acu[0]~16_combout\,
	combout => \U_CPU|U_ALU|Mux1~5_combout\);

-- Location: LCCOMB_X25_Y20_N0
\U_CPU|U_ALU|Mux1~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux1~6_combout\ = (\U_CPU|Mux0~1_combout\ & ((\U_CPU|U_ALU|Mux1~5_combout\) # ((\U_CPU|Mux122~1_combout\ & !\U_CPU|U_ALU|acu[0]~16_combout\)))) # (!\U_CPU|Mux0~1_combout\ & (\U_CPU|U_ALU|Mux1~5_combout\ & ((\U_CPU|Mux122~1_combout\) # 
-- (\U_CPU|U_ALU|acu[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux0~1_combout\,
	datab => \U_CPU|U_ALU|Mux1~5_combout\,
	datac => \U_CPU|Mux122~1_combout\,
	datad => \U_CPU|U_ALU|acu[0]~16_combout\,
	combout => \U_CPU|U_ALU|Mux1~6_combout\);

-- Location: FF_X25_Y20_N1
\U_CPU|U_ALU|acu[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|U_ALU|Mux1~6_combout\,
	ena => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|U_ALU|acu\(7));

-- Location: LCCOMB_X31_Y23_N18
\U_CPU|Selector43~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector43~0_combout\ = (\U_CPU|gprs[0][7]~23_combout\ & (((\U_CPU|gprs[0][7]~22_combout\)))) # (!\U_CPU|gprs[0][7]~23_combout\ & ((\U_CPU|gprs[0][7]~22_combout\ & ((\U_CPU|gprs[2][7]~q\))) # (!\U_CPU|gprs[0][7]~22_combout\ & 
-- (\U_CPU|gprs[1][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][7]~23_combout\,
	datab => \U_CPU|gprs[1][7]~q\,
	datac => \U_CPU|gprs[0][7]~22_combout\,
	datad => \U_CPU|gprs[2][7]~q\,
	combout => \U_CPU|Selector43~0_combout\);

-- Location: LCCOMB_X31_Y23_N4
\U_CPU|Selector43~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector43~1_combout\ = (\U_CPU|Selector43~0_combout\ & (((\U_CPU|gprs[3][7]~q\) # (!\U_CPU|gprs[0][7]~23_combout\)))) # (!\U_CPU|Selector43~0_combout\ & (\U_CPU|U_INT|irq~q\ & ((\U_CPU|gprs[0][7]~23_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|irq~q\,
	datab => \U_CPU|Selector43~0_combout\,
	datac => \U_CPU|gprs[3][7]~q\,
	datad => \U_CPU|gprs[0][7]~23_combout\,
	combout => \U_CPU|Selector43~1_combout\);

-- Location: LCCOMB_X31_Y23_N6
\U_CPU|Selector43~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector43~2_combout\ = (\U_CPU|gprs[0][7]~21_combout\ & (((\U_CPU|gprs[0][7]~20_combout\)))) # (!\U_CPU|gprs[0][7]~21_combout\ & ((\U_CPU|gprs[0][7]~20_combout\ & (\U_CPU|Selector43~1_combout\)) # (!\U_CPU|gprs[0][7]~20_combout\ & 
-- ((\U_CPU|Mux66~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][7]~21_combout\,
	datab => \U_CPU|Selector43~1_combout\,
	datac => \U_CPU|gprs[0][7]~20_combout\,
	datad => \U_CPU|Mux66~1_combout\,
	combout => \U_CPU|Selector43~2_combout\);

-- Location: LCCOMB_X31_Y19_N14
\U_CPU|Selector43~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector43~3_combout\ = (\U_CPU|gprs[0][7]~21_combout\ & ((\U_CPU|Selector43~2_combout\ & (\U_CPU|retr\(7))) # (!\U_CPU|Selector43~2_combout\ & ((\U_CPU|inst_next\(7)))))) # (!\U_CPU|gprs[0][7]~21_combout\ & (((\U_CPU|Selector43~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][7]~21_combout\,
	datab => \U_CPU|retr\(7),
	datac => \U_CPU|inst_next\(7),
	datad => \U_CPU|Selector43~2_combout\,
	combout => \U_CPU|Selector43~3_combout\);

-- Location: LCCOMB_X34_Y22_N10
\U_CPU|gprs[0][7]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][7]~18_combout\ = (\U_CPU|gprs~44_combout\ & (\U_CPU|U_ALU|acu\(7))) # (!\U_CPU|gprs~44_combout\ & ((\U_CPU|Selector43~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_ALU|acu\(7),
	datab => \U_CPU|Selector43~3_combout\,
	datad => \U_CPU|gprs~44_combout\,
	combout => \U_CPU|gprs[0][7]~18_combout\);

-- Location: FF_X34_Y22_N11
\U_CPU|gprs[0][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[0][7]~18_combout\,
	asdata => \BUS_M|data_o[7]~57_combout\,
	sload => \U_CPU|gprs[0][7]~45_combout\,
	ena => \U_CPU|gprs[0][7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[0][7]~q\);

-- Location: LCCOMB_X31_Y23_N20
\U_CPU|Mux122~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux122~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(2) & (((\FLASH|altsyncram_component|auto_generated|q_a\(3))))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(2) & ((\FLASH|altsyncram_component|auto_generated|q_a\(3) & 
-- ((\U_CPU|gprs[2][7]~q\))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(3) & (\U_CPU|gprs[0][7]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(2),
	datab => \U_CPU|gprs[0][7]~q\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(3),
	datad => \U_CPU|gprs[2][7]~q\,
	combout => \U_CPU|Mux122~0_combout\);

-- Location: LCCOMB_X31_Y23_N22
\U_CPU|Mux122~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Mux122~1_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(2) & ((\U_CPU|Mux122~0_combout\ & (\U_CPU|gprs[3][7]~q\)) # (!\U_CPU|Mux122~0_combout\ & ((\U_CPU|gprs[1][7]~q\))))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(2) & 
-- (\U_CPU|Mux122~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(2),
	datab => \U_CPU|Mux122~0_combout\,
	datac => \U_CPU|gprs[3][7]~q\,
	datad => \U_CPU|gprs[1][7]~q\,
	combout => \U_CPU|Mux122~1_combout\);

-- Location: LCCOMB_X20_Y23_N8
\U_CPU|U_ALU|Add0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Add0~0_combout\ = \FLASH|altsyncram_component|auto_generated|q_a\(4) $ (\U_CPU|Mux122~1_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datad => \U_CPU|Mux122~1_combout\,
	combout => \U_CPU|U_ALU|Add0~0_combout\);

-- Location: LCCOMB_X25_Y19_N26
\U_CPU|U_ALU|Add0~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Add0~26_combout\ = \U_CPU|U_ALU|Add0~25\ $ (\FLASH|altsyncram_component|auto_generated|q_a\(4))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	cin => \U_CPU|U_ALU|Add0~25\,
	combout => \U_CPU|U_ALU|Add0~26_combout\);

-- Location: LCCOMB_X28_Y20_N24
\U_CPU|U_ALU|Mux0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_ALU|Mux0~0_combout\ = (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & \U_CPU|U_ALU|Add0~26_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datad => \U_CPU|U_ALU|Add0~26_combout\,
	combout => \U_CPU|U_ALU|Mux0~0_combout\);

-- Location: FF_X28_Y20_N25
\U_CPU|U_ALU|acu[8]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|U_ALU|Mux0~0_combout\,
	sclr => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	ena => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|U_ALU|acu\(8));

-- Location: LCCOMB_X25_Y20_N20
\U_CPU|pc[0]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|pc[0]~17_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(6) & (\FLASH|altsyncram_component|auto_generated|q_a\(4))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\U_CPU|U_ALU|acu\(8))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datad => \U_CPU|U_ALU|acu\(8),
	combout => \U_CPU|pc[0]~17_combout\);

-- Location: LCCOMB_X28_Y20_N0
\U_CPU|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector7~0_combout\ = (\U_CPU|pc[0]~17_combout\ & (((\FLASH|altsyncram_component|auto_generated|q_a\(6))))) # (!\U_CPU|pc[0]~17_combout\ & ((\FLASH|altsyncram_component|auto_generated|q_a\(6) & (\FLASH|altsyncram_component|auto_generated|q_b\(0))) 
-- # (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\U_CPU|Add7~0_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_b\(0),
	datab => \U_CPU|pc[0]~17_combout\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datad => \U_CPU|Add7~0_combout\,
	combout => \U_CPU|Selector7~0_combout\);

-- Location: LCCOMB_X28_Y20_N26
\U_CPU|Selector7~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector7~1_combout\ = (\U_CPU|Selector7~0_combout\ & ((\U_CPU|pc~22_combout\) # ((!\U_CPU|pc[0]~17_combout\)))) # (!\U_CPU|Selector7~0_combout\ & (((\U_CPU|pc[0]~17_combout\ & \U_CPU|Add8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc~22_combout\,
	datab => \U_CPU|Selector7~0_combout\,
	datac => \U_CPU|pc[0]~17_combout\,
	datad => \U_CPU|Add8~0_combout\,
	combout => \U_CPU|Selector7~1_combout\);

-- Location: LCCOMB_X28_Y20_N4
\U_CPU|Selector7~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector7~2_combout\ = (\U_CPU|state.execute~q\ & (((\U_CPU|pc[0]~16_combout\)) # (!\U_CPU|U_INT|irq_adr\(0)))) # (!\U_CPU|state.execute~q\ & (((\U_CPU|Selector7~1_combout\ & !\U_CPU|pc[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|irq_adr\(0),
	datab => \U_CPU|state.execute~q\,
	datac => \U_CPU|Selector7~1_combout\,
	datad => \U_CPU|pc[0]~16_combout\,
	combout => \U_CPU|Selector7~2_combout\);

-- Location: LCCOMB_X29_Y20_N4
\U_CPU|Selector7~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector7~3_combout\ = (\U_CPU|pc[0]~16_combout\ & ((\U_CPU|Selector7~2_combout\ & (\U_CPU|retr~0_combout\)) # (!\U_CPU|Selector7~2_combout\ & ((\U_CPU|inst_next\(0)))))) # (!\U_CPU|pc[0]~16_combout\ & (((\U_CPU|Selector7~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|retr~0_combout\,
	datab => \U_CPU|pc[0]~16_combout\,
	datac => \U_CPU|Selector7~2_combout\,
	datad => \U_CPU|inst_next\(0),
	combout => \U_CPU|Selector7~3_combout\);

-- Location: LCCOMB_X29_Y20_N2
\U_CPU|Selector7~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector7~4_combout\ = (\U_CPU|Selector0~0_combout\ & (((\BUS_M|data_o[0]~21_combout\ & \U_CPU|rom_adr~0_combout\)))) # (!\U_CPU|Selector0~0_combout\ & ((\U_CPU|Selector7~3_combout\) # ((\BUS_M|data_o[0]~21_combout\ & \U_CPU|rom_adr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector0~0_combout\,
	datab => \U_CPU|Selector7~3_combout\,
	datac => \BUS_M|data_o[0]~21_combout\,
	datad => \U_CPU|rom_adr~0_combout\,
	combout => \U_CPU|Selector7~4_combout\);

-- Location: FF_X29_Y20_N3
\U_CPU|pc[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector7~4_combout\,
	ena => \U_CPU|pc[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|pc\(0));

-- Location: LCCOMB_X31_Y21_N28
\U_CPU|cont~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|cont~9_combout\ = (\U_CPU|cont\(1) & (\U_CPU|cont\(4) & ((\U_CPU|cont\(0)) # (!\U_CPU|cont\(2))))) # (!\U_CPU|cont\(1) & ((\U_CPU|cont\(4)) # ((\U_CPU|cont\(0) & \U_CPU|cont\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(1),
	datab => \U_CPU|cont\(4),
	datac => \U_CPU|cont\(0),
	datad => \U_CPU|cont\(2),
	combout => \U_CPU|cont~9_combout\);

-- Location: LCCOMB_X34_Y20_N0
\U_CPU|cont~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|cont~10_combout\ = (\U_CPU|Equal3~0_combout\) # ((\U_CPU|cont\(3)) # ((!\rst~input_o\) # (!\U_CPU|cont\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Equal3~0_combout\,
	datab => \U_CPU|cont\(3),
	datac => \U_CPU|cont\(2),
	datad => \rst~input_o\,
	combout => \U_CPU|cont~10_combout\);

-- Location: LCCOMB_X31_Y21_N8
\U_CPU|cont[4]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|cont[4]~0_combout\ = (\U_CPU|cont~10_combout\ & ((\U_CPU|cont\(4)))) # (!\U_CPU|cont~10_combout\ & (\U_CPU|cont~9_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|cont~9_combout\,
	datac => \U_CPU|cont\(4),
	datad => \U_CPU|cont~10_combout\,
	combout => \U_CPU|cont[4]~0_combout\);

-- Location: LCCOMB_X31_Y21_N30
\U_CPU|Selector16~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector16~0_combout\ = (\U_CPU|cont\(4) & \U_CPU|state.reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_CPU|cont\(4),
	datad => \U_CPU|state.reset~q\,
	combout => \U_CPU|Selector16~0_combout\);

-- Location: FF_X31_Y21_N9
\U_CPU|cont[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|cont[4]~0_combout\,
	asdata => \U_CPU|Selector16~0_combout\,
	sload => \U_CPU|ALT_INV_state.func~q\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|cont\(4));

-- Location: LCCOMB_X29_Y20_N12
\U_CPU|rom_adr_a[2]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[2]~4_combout\ = (\U_CPU|U_INT|irq~q\ & ((\U_CPU|state.execute~q\) # ((!\U_CPU|cont\(4) & \U_CPU|rom_adr~0_combout\)))) # (!\U_CPU|U_INT|irq~q\ & (!\U_CPU|cont\(4) & ((\U_CPU|rom_adr~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|irq~q\,
	datab => \U_CPU|cont\(4),
	datac => \U_CPU|state.execute~q\,
	datad => \U_CPU|rom_adr~0_combout\,
	combout => \U_CPU|rom_adr_a[2]~4_combout\);

-- Location: LCCOMB_X29_Y20_N22
\U_CPU|rom_adr_a[2]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[2]~5_combout\ = (\U_CPU|U_INT|irq~q\ & ((\U_CPU|state.execute~q\) # ((\U_CPU|state.func~q\ & \U_CPU|cont\(4))))) # (!\U_CPU|U_INT|irq~q\ & (\U_CPU|state.func~q\ & ((\U_CPU|cont\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|irq~q\,
	datab => \U_CPU|state.func~q\,
	datac => \U_CPU|state.execute~q\,
	datad => \U_CPU|cont\(4),
	combout => \U_CPU|rom_adr_a[2]~5_combout\);

-- Location: LCCOMB_X30_Y19_N26
\U_CPU|rom_adr_a[0]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[0]~7_combout\ = (\U_CPU|rom_adr_a[2]~4_combout\ & (((!\U_CPU|rom_adr_a[2]~5_combout\)) # (!\U_CPU|U_INT|irq_adr\(0)))) # (!\U_CPU|rom_adr_a[2]~4_combout\ & (((\U_CPU|rom_adr_a[2]~5_combout\ & \U_CPU|inst_next\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|irq_adr\(0),
	datab => \U_CPU|rom_adr_a[2]~4_combout\,
	datac => \U_CPU|rom_adr_a[2]~5_combout\,
	datad => \U_CPU|inst_next\(0),
	combout => \U_CPU|rom_adr_a[0]~7_combout\);

-- Location: LCCOMB_X30_Y19_N24
\U_CPU|rom_adr_a[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[2]~6_combout\ = (!\U_CPU|rom_adr_a[2]~5_combout\ & ((\U_CPU|rom_adr_a[2]~4_combout\) # ((\U_CPU|stat\(6) & \U_CPU|state.execute~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stat\(6),
	datab => \U_CPU|state.execute~q\,
	datac => \U_CPU|rom_adr_a[2]~5_combout\,
	datad => \U_CPU|rom_adr_a[2]~4_combout\,
	combout => \U_CPU|rom_adr_a[2]~6_combout\);

-- Location: LCCOMB_X28_Y20_N20
\U_CPU|rom_adr_a[0]~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[0]~8_combout\ = (\U_CPU|rom_adr_a[0]~7_combout\ & ((\U_CPU|retr\(0)) # ((!\U_CPU|rom_adr_a[2]~6_combout\)))) # (!\U_CPU|rom_adr_a[0]~7_combout\ & (((\U_CPU|pc\(0) & \U_CPU|rom_adr_a[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|retr\(0),
	datab => \U_CPU|rom_adr_a[0]~7_combout\,
	datac => \U_CPU|pc\(0),
	datad => \U_CPU|rom_adr_a[2]~6_combout\,
	combout => \U_CPU|rom_adr_a[0]~8_combout\);

-- Location: LCCOMB_X28_Y20_N8
\U_CPU|rom_adr_a[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[0]~3_combout\ = (\U_CPU|rom_adr_a[2]~2_combout\ & ((\U_CPU|rom_adr_a[2]~0_combout\) # ((\FLASH|altsyncram_component|auto_generated|q_b\(0))))) # (!\U_CPU|rom_adr_a[2]~2_combout\ & (!\U_CPU|rom_adr_a[2]~0_combout\ & 
-- ((\U_CPU|Add8~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|rom_adr_a[2]~2_combout\,
	datab => \U_CPU|rom_adr_a[2]~0_combout\,
	datac => \FLASH|altsyncram_component|auto_generated|q_b\(0),
	datad => \U_CPU|Add8~0_combout\,
	combout => \U_CPU|rom_adr_a[0]~3_combout\);

-- Location: LCCOMB_X28_Y20_N22
\U_CPU|rom_adr_a[0]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[0]~9_combout\ = (\U_CPU|rom_adr_a[0]~3_combout\ & (((\U_CPU|rom_adr_a[0]~8_combout\) # (!\U_CPU|rom_adr_a[2]~0_combout\)))) # (!\U_CPU|rom_adr_a[0]~3_combout\ & (\U_CPU|Add7~0_combout\ & ((\U_CPU|rom_adr_a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add7~0_combout\,
	datab => \U_CPU|rom_adr_a[0]~8_combout\,
	datac => \U_CPU|rom_adr_a[0]~3_combout\,
	datad => \U_CPU|rom_adr_a[2]~0_combout\,
	combout => \U_CPU|rom_adr_a[0]~9_combout\);

-- Location: FF_X31_Y20_N27
\U_CPU|inst[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \FLASH|altsyncram_component|auto_generated|q_a\(2),
	sload => VCC,
	ena => \U_CPU|inst[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|inst\(2));

-- Location: LCCOMB_X31_Y20_N28
\U_CPU|gprs~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs~44_combout\ = (!\U_CPU|inst\(2) & (!\U_CPU|inst\(3) & \U_CPU|inst\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst\(2),
	datab => \U_CPU|inst\(3),
	datac => \U_CPU|inst\(7),
	combout => \U_CPU|gprs~44_combout\);

-- Location: LCCOMB_X35_Y20_N10
\U_CPU|Selector45~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector45~0_combout\ = (\U_CPU|gprs[0][7]~23_combout\ & (((\U_CPU|gprs[0][7]~22_combout\)))) # (!\U_CPU|gprs[0][7]~23_combout\ & ((\U_CPU|gprs[0][7]~22_combout\ & ((\U_CPU|gprs[2][5]~q\))) # (!\U_CPU|gprs[0][7]~22_combout\ & 
-- (\U_CPU|gprs[1][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[1][5]~q\,
	datab => \U_CPU|gprs[2][5]~q\,
	datac => \U_CPU|gprs[0][7]~23_combout\,
	datad => \U_CPU|gprs[0][7]~22_combout\,
	combout => \U_CPU|Selector45~0_combout\);

-- Location: LCCOMB_X35_Y20_N28
\U_CPU|Selector45~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector45~1_combout\ = (\U_CPU|gprs[0][7]~23_combout\ & ((\U_CPU|Selector45~0_combout\ & ((\U_CPU|gprs[3][5]~q\))) # (!\U_CPU|Selector45~0_combout\ & (\U_CPU|stat\(5))))) # (!\U_CPU|gprs[0][7]~23_combout\ & (((\U_CPU|Selector45~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stat\(5),
	datab => \U_CPU|gprs[3][5]~q\,
	datac => \U_CPU|gprs[0][7]~23_combout\,
	datad => \U_CPU|Selector45~0_combout\,
	combout => \U_CPU|Selector45~1_combout\);

-- Location: LCCOMB_X34_Y21_N8
\U_CPU|Selector45~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector45~2_combout\ = (\U_CPU|gprs[0][7]~20_combout\ & ((\U_CPU|gprs[0][7]~21_combout\) # ((\U_CPU|Selector45~1_combout\)))) # (!\U_CPU|gprs[0][7]~20_combout\ & (!\U_CPU|gprs[0][7]~21_combout\ & (\U_CPU|Mux68~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs[0][7]~20_combout\,
	datab => \U_CPU|gprs[0][7]~21_combout\,
	datac => \U_CPU|Mux68~1_combout\,
	datad => \U_CPU|Selector45~1_combout\,
	combout => \U_CPU|Selector45~2_combout\);

-- Location: LCCOMB_X31_Y21_N20
\U_CPU|Selector45~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector45~3_combout\ = (\U_CPU|gprs[0][7]~21_combout\ & ((\U_CPU|Selector45~2_combout\ & ((\U_CPU|retr\(5)))) # (!\U_CPU|Selector45~2_combout\ & (\U_CPU|inst_next\(5))))) # (!\U_CPU|gprs[0][7]~21_combout\ & (((\U_CPU|Selector45~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(5),
	datab => \U_CPU|gprs[0][7]~21_combout\,
	datac => \U_CPU|retr\(5),
	datad => \U_CPU|Selector45~2_combout\,
	combout => \U_CPU|Selector45~3_combout\);

-- Location: LCCOMB_X34_Y22_N14
\U_CPU|gprs[0][5]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|gprs[0][5]~10_combout\ = (\U_CPU|gprs~44_combout\ & (\U_CPU|U_ALU|acu\(5))) # (!\U_CPU|gprs~44_combout\ & ((\U_CPU|Selector45~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|gprs~44_combout\,
	datab => \U_CPU|U_ALU|acu\(5),
	datad => \U_CPU|Selector45~3_combout\,
	combout => \U_CPU|gprs[0][5]~10_combout\);

-- Location: FF_X34_Y22_N15
\U_CPU|gprs[0][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|gprs[0][5]~10_combout\,
	asdata => \BUS_M|data_o[5]~44_combout\,
	sload => \U_CPU|gprs[0][7]~45_combout\,
	ena => \U_CPU|gprs[0][7]~50_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|gprs[0][5]~q\);

-- Location: LCCOMB_X35_Y20_N16
\U_CPU|Selector36~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector36~0_combout\ = (\U_CPU|cont\(1) & (\U_CPU|cont\(0))) # (!\U_CPU|cont\(1) & ((\U_CPU|cont\(0) & ((\U_CPU|gprs[1][5]~q\))) # (!\U_CPU|cont\(0) & (\U_CPU|gprs[0][5]~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110010011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(1),
	datab => \U_CPU|cont\(0),
	datac => \U_CPU|gprs[0][5]~q\,
	datad => \U_CPU|gprs[1][5]~q\,
	combout => \U_CPU|Selector36~0_combout\);

-- Location: LCCOMB_X35_Y20_N2
\U_CPU|Selector36~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector36~1_combout\ = (\U_CPU|cont\(1) & ((\U_CPU|Selector36~0_combout\ & ((\U_CPU|gprs[3][5]~q\))) # (!\U_CPU|Selector36~0_combout\ & (\U_CPU|gprs[2][5]~q\)))) # (!\U_CPU|cont\(1) & (\U_CPU|Selector36~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(1),
	datab => \U_CPU|Selector36~0_combout\,
	datac => \U_CPU|gprs[2][5]~q\,
	datad => \U_CPU|gprs[3][5]~q\,
	combout => \U_CPU|Selector36~1_combout\);

-- Location: LCCOMB_X32_Y22_N8
\U_CPU|Selector36~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector36~2_combout\ = (\U_CPU|data_o[7]~4_combout\ & (((\U_CPU|retr\(5)) # (\U_CPU|data_o[7]~3_combout\)))) # (!\U_CPU|data_o[7]~4_combout\ & (\U_CPU|Mux116~1_combout\ & ((!\U_CPU|data_o[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Mux116~1_combout\,
	datab => \U_CPU|data_o[7]~4_combout\,
	datac => \U_CPU|retr\(5),
	datad => \U_CPU|data_o[7]~3_combout\,
	combout => \U_CPU|Selector36~2_combout\);

-- Location: LCCOMB_X32_Y22_N0
\U_CPU|Selector36~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector36~3_combout\ = (\U_CPU|Selector36~2_combout\ & (((\U_CPU|stat\(5)) # (!\U_CPU|data_o[7]~3_combout\)))) # (!\U_CPU|Selector36~2_combout\ & (\U_CPU|Selector36~1_combout\ & ((\U_CPU|data_o[7]~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector36~1_combout\,
	datab => \U_CPU|stat\(5),
	datac => \U_CPU|Selector36~2_combout\,
	datad => \U_CPU|data_o[7]~3_combout\,
	combout => \U_CPU|Selector36~3_combout\);

-- Location: FF_X32_Y22_N1
\U_CPU|data_o[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector36~3_combout\,
	ena => \U_CPU|data_o[7]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|data_o\(5));

-- Location: LCCOMB_X26_Y22_N26
\BUS_M|io_data_o[5]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|io_data_o[5]~5_combout\ = (\U_CPU|data_o\(5) & \BUS_M|io_we~0_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_CPU|data_o\(5),
	datad => \BUS_M|io_we~0_combout\,
	combout => \BUS_M|io_data_o[5]~5_combout\);

-- Location: FF_X25_Y21_N25
\T0|cmpa[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \BUS_M|io_data_o[5]~5_combout\,
	sload => VCC,
	ena => \T0|cmpa[6]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|cmpa\(5));

-- Location: LCCOMB_X25_Y21_N8
\T0|BUS_S|data_o[5]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[5]~22_combout\ = (\T0|BUS_S|data_o[2]~1_combout\ & (((\T0|BUS_S|data_o[2]~5_combout\)))) # (!\T0|BUS_S|data_o[2]~1_combout\ & ((\T0|BUS_S|data_o[2]~5_combout\ & ((\BUS_M|io_data_o[5]~5_combout\))) # (!\T0|BUS_S|data_o[2]~5_combout\ & 
-- (\T0|T\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|BUS_S|data_o[2]~1_combout\,
	datab => \T0|T\(5),
	datac => \T0|BUS_S|data_o[2]~5_combout\,
	datad => \BUS_M|io_data_o[5]~5_combout\,
	combout => \T0|BUS_S|data_o[5]~22_combout\);

-- Location: LCCOMB_X25_Y21_N2
\T0|BUS_S|data_o[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[5]~23_combout\ = (\T0|BUS_S|data_o[2]~4_combout\ & ((\T0|BUS_S|data_o[5]~22_combout\ & ((\T0|tcon\(5)))) # (!\T0|BUS_S|data_o[5]~22_combout\ & (\T0|cmpa\(5))))) # (!\T0|BUS_S|data_o[2]~4_combout\ & (((\T0|BUS_S|data_o[5]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|cmpa\(5),
	datab => \T0|tcon\(5),
	datac => \T0|BUS_S|data_o[2]~4_combout\,
	datad => \T0|BUS_S|data_o[5]~22_combout\,
	combout => \T0|BUS_S|data_o[5]~23_combout\);

-- Location: LCCOMB_X28_Y22_N12
\BUS_M|data_o[5]~54\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[5]~54_combout\ = (\UA0|BUS_S|adr_match~1_combout\ & (!\T0|BUS_S|data_o~8_combout\ & (\BUS_M|data_o[0]~11_combout\ & \T0|BUS_S|data_o[5]~23_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|adr_match~1_combout\,
	datab => \T0|BUS_S|data_o~8_combout\,
	datac => \BUS_M|data_o[0]~11_combout\,
	datad => \T0|BUS_S|data_o[5]~23_combout\,
	combout => \BUS_M|data_o[5]~54_combout\);

-- Location: FF_X27_Y19_N9
\UA0|TX_buf[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|BUS_S|data_o[5]~24_combout\,
	ena => \UA0|TX_buf[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|TX_buf\(5));

-- Location: FF_X27_Y19_N3
\UA0|uconta[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \T0|BUS_S|data_o[5]~24_combout\,
	sload => VCC,
	ena => \UA0|uconta[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|uconta\(5));

-- Location: LCCOMB_X27_Y19_N2
\UA0|BUS_S|data_o[5]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[5]~23_combout\ = (\UA0|uconta\(5) & (((!\BANK0|Equal2~0_combout\) # (!\UA0|Equal4~0_combout\)) # (!\BUS_M|io_adr[3]~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_adr[3]~1_combout\,
	datab => \UA0|Equal4~0_combout\,
	datac => \UA0|uconta\(5),
	datad => \BANK0|Equal2~0_combout\,
	combout => \UA0|BUS_S|data_o[5]~23_combout\);

-- Location: LCCOMB_X27_Y18_N30
\UA0|BUS_S|data_o[5]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[5]~24_combout\ = (\UA0|BUS_S|data_o[7]~9_combout\ & ((\UA0|BUS_S|data_o[7]~8_combout\ & (\UA0|TX_buf\(5))) # (!\UA0|BUS_S|data_o[7]~8_combout\ & ((\UA0|BUS_S|data_o[5]~23_combout\))))) # (!\UA0|BUS_S|data_o[7]~9_combout\ & 
-- (((\UA0|BUS_S|data_o[7]~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101101011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|data_o[7]~9_combout\,
	datab => \UA0|TX_buf\(5),
	datac => \UA0|BUS_S|data_o[7]~8_combout\,
	datad => \UA0|BUS_S|data_o[5]~23_combout\,
	combout => \UA0|BUS_S|data_o[5]~24_combout\);

-- Location: LCCOMB_X27_Y18_N8
\UA0|BUS_S|data_o[5]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[5]~25_combout\ = (\UA0|BUS_S|data_o[5]~24_combout\ & (((!\UA0|BUS_S|data_o[7]~10_combout\) # (!\UA0|ucontb\(5))))) # (!\UA0|BUS_S|data_o[5]~24_combout\ & (\UA0|ucmp\(5) & ((\UA0|BUS_S|data_o[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|ucmp\(5),
	datab => \UA0|ucontb\(5),
	datac => \UA0|BUS_S|data_o[5]~24_combout\,
	datad => \UA0|BUS_S|data_o[7]~10_combout\,
	combout => \UA0|BUS_S|data_o[5]~25_combout\);

-- Location: LCCOMB_X29_Y22_N2
\UA0|BUS_S|data_o[5]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[5]~26_combout\ = (\UA0|BUS_S|adr_match~1_combout\ & (((\T0|BUS_S|data_o[5]~24_combout\)))) # (!\UA0|BUS_S|adr_match~1_combout\ & (!\BUS_M|io_we~0_combout\ & (\UA0|BUS_S|data_o[5]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_we~0_combout\,
	datab => \UA0|BUS_S|data_o[5]~25_combout\,
	datac => \T0|BUS_S|data_o[5]~24_combout\,
	datad => \UA0|BUS_S|adr_match~1_combout\,
	combout => \UA0|BUS_S|data_o[5]~26_combout\);

-- Location: FF_X27_Y22_N9
\BANK0|dir[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \UA0|BUS_S|data_o[5]~26_combout\,
	sload => VCC,
	ena => \BANK0|dir[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|dir\(5));

-- Location: LCCOMB_X27_Y22_N6
\BANK0|pin[5]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|pin[5]~feeder_combout\ = \UA0|BUS_S|data_o[5]~26_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UA0|BUS_S|data_o[5]~26_combout\,
	combout => \BANK0|pin[5]~feeder_combout\);

-- Location: FF_X27_Y22_N7
\BANK0|pin[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BANK0|pin[5]~feeder_combout\,
	ena => \BANK0|pin[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|pin\(5));

-- Location: LCCOMB_X27_Y22_N8
\BUS_M|data_o[5]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[5]~41_combout\ = (\BUS_M|data_o[1]~15_combout\ & ((\BUS_M|data_o[1]~16_combout\ & ((\BANK0|pin\(5)))) # (!\BUS_M|data_o[1]~16_combout\ & (\BANK0|dir\(5))))) # (!\BUS_M|data_o[1]~15_combout\ & (\BUS_M|data_o[1]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[1]~15_combout\,
	datab => \BUS_M|data_o[1]~16_combout\,
	datac => \BANK0|dir\(5),
	datad => \BANK0|pin\(5),
	combout => \BUS_M|data_o[5]~41_combout\);

-- Location: FF_X29_Y22_N3
\BANK0|ire[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|BUS_S|data_o[5]~26_combout\,
	ena => \BANK0|ire[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|ire\(5));

-- Location: FF_X29_Y22_N31
\BANK0|ir_trg[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \UA0|BUS_S|data_o[5]~26_combout\,
	sload => VCC,
	ena => \BANK0|ir_trg[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|ir_trg\(5));

-- Location: LCCOMB_X29_Y22_N30
\BUS_M|data_o[5]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[5]~42_combout\ = (\BUS_M|data_o[5]~41_combout\ & ((\BANK0|ire\(5)) # ((!\BUS_M|data_o[1]~14_combout\)))) # (!\BUS_M|data_o[5]~41_combout\ & (((\BANK0|ir_trg\(5) & \BUS_M|data_o[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[5]~41_combout\,
	datab => \BANK0|ire\(5),
	datac => \BANK0|ir_trg\(5),
	datad => \BUS_M|data_o[1]~14_combout\,
	combout => \BUS_M|data_o[5]~42_combout\);

-- Location: LCCOMB_X29_Y22_N0
\BUS_M|data_o[5]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[5]~43_combout\ = (\BUS_M|data_o[5]~42_combout\ & ((\BUS_M|data_o[0]~19_combout\) # ((\BUS_M|data_o[1]~13_combout\ & \SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(5))))) # (!\BUS_M|data_o[5]~42_combout\ & 
-- (\BUS_M|data_o[1]~13_combout\ & ((\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[5]~42_combout\,
	datab => \BUS_M|data_o[1]~13_combout\,
	datac => \BUS_M|data_o[0]~19_combout\,
	datad => \SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(5),
	combout => \BUS_M|data_o[5]~43_combout\);

-- Location: LCCOMB_X29_Y22_N26
\BUS_M|data_o[5]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[5]~44_combout\ = (\BUS_M|data_o[5]~54_combout\) # ((\BUS_M|data_o[5]~43_combout\) # ((\BUS_M|data_o[0]~12_combout\ & \UA0|BUS_S|data_o[5]~25_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[5]~54_combout\,
	datab => \BUS_M|data_o[0]~12_combout\,
	datac => \UA0|BUS_S|data_o[5]~25_combout\,
	datad => \BUS_M|data_o[5]~43_combout\,
	combout => \BUS_M|data_o[5]~44_combout\);

-- Location: LCCOMB_X30_Y18_N10
\U_CPU|retr~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|retr~6_combout\ = (\U_CPU|stat\(6) & (\U_CPU|Add6~8_combout\)) # (!\U_CPU|stat\(6) & ((\U_CPU|Add7~10_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stat\(6),
	datac => \U_CPU|Add6~8_combout\,
	datad => \U_CPU|Add7~10_combout\,
	combout => \U_CPU|retr~6_combout\);

-- Location: LCCOMB_X30_Y18_N6
\U_CPU|pc~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|pc~27_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(7) & (((\U_CPU|Add7~10_combout\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(7) & ((\FLASH|altsyncram_component|auto_generated|q_a\(6) & (\U_CPU|Add6~8_combout\)) # 
-- (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\U_CPU|Add7~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datac => \U_CPU|Add6~8_combout\,
	datad => \U_CPU|Add7~10_combout\,
	combout => \U_CPU|pc~27_combout\);

-- Location: LCCOMB_X29_Y19_N8
\U_CPU|Add8~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add8~8_combout\ = (\U_CPU|pc\(4) & (\U_CPU|Add8~7\ $ (GND))) # (!\U_CPU|pc\(4) & (!\U_CPU|Add8~7\ & VCC))
-- \U_CPU|Add8~9\ = CARRY((\U_CPU|pc\(4) & !\U_CPU|Add8~7\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|pc\(4),
	datad => VCC,
	cin => \U_CPU|Add8~7\,
	combout => \U_CPU|Add8~8_combout\,
	cout => \U_CPU|Add8~9\);

-- Location: LCCOMB_X29_Y19_N10
\U_CPU|Add8~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add8~10_combout\ = (\U_CPU|pc\(5) & (!\U_CPU|Add8~9\)) # (!\U_CPU|pc\(5) & ((\U_CPU|Add8~9\) # (GND)))
-- \U_CPU|Add8~11\ = CARRY((!\U_CPU|Add8~9\) # (!\U_CPU|pc\(5)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|pc\(5),
	datad => VCC,
	cin => \U_CPU|Add8~9\,
	combout => \U_CPU|Add8~10_combout\,
	cout => \U_CPU|Add8~11\);

-- Location: LCCOMB_X30_Y18_N4
\U_CPU|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector2~0_combout\ = (\U_CPU|pc[0]~17_combout\ & (((\FLASH|altsyncram_component|auto_generated|q_a\(6))))) # (!\U_CPU|pc[0]~17_combout\ & ((\FLASH|altsyncram_component|auto_generated|q_a\(6) & (\FLASH|altsyncram_component|auto_generated|q_b\(5))) 
-- # (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\U_CPU|Add7~10_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010111100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc[0]~17_combout\,
	datab => \FLASH|altsyncram_component|auto_generated|q_b\(5),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datad => \U_CPU|Add7~10_combout\,
	combout => \U_CPU|Selector2~0_combout\);

-- Location: LCCOMB_X30_Y18_N14
\U_CPU|Selector2~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector2~1_combout\ = (\U_CPU|Selector2~0_combout\ & ((\U_CPU|pc~27_combout\) # ((!\U_CPU|pc[0]~17_combout\)))) # (!\U_CPU|Selector2~0_combout\ & (((\U_CPU|Add8~10_combout\ & \U_CPU|pc[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc~27_combout\,
	datab => \U_CPU|Add8~10_combout\,
	datac => \U_CPU|Selector2~0_combout\,
	datad => \U_CPU|pc[0]~17_combout\,
	combout => \U_CPU|Selector2~1_combout\);

-- Location: LCCOMB_X30_Y18_N0
\U_CPU|Selector2~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector2~2_combout\ = (\U_CPU|pc[0]~16_combout\ & (((\U_CPU|state.execute~q\)))) # (!\U_CPU|pc[0]~16_combout\ & ((\U_CPU|state.execute~q\ & (!\U_CPU|U_INT|irq_adr\(0))) # (!\U_CPU|state.execute~q\ & ((\U_CPU|Selector2~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101101010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc[0]~16_combout\,
	datab => \U_CPU|U_INT|irq_adr\(0),
	datac => \U_CPU|Selector2~1_combout\,
	datad => \U_CPU|state.execute~q\,
	combout => \U_CPU|Selector2~2_combout\);

-- Location: LCCOMB_X29_Y20_N20
\U_CPU|Selector2~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector2~3_combout\ = (\U_CPU|pc[0]~16_combout\ & ((\U_CPU|Selector2~2_combout\ & ((\U_CPU|retr~6_combout\))) # (!\U_CPU|Selector2~2_combout\ & (\U_CPU|inst_next\(5))))) # (!\U_CPU|pc[0]~16_combout\ & (((\U_CPU|Selector2~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(5),
	datab => \U_CPU|pc[0]~16_combout\,
	datac => \U_CPU|retr~6_combout\,
	datad => \U_CPU|Selector2~2_combout\,
	combout => \U_CPU|Selector2~3_combout\);

-- Location: LCCOMB_X29_Y20_N14
\U_CPU|Selector2~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector2~4_combout\ = (\U_CPU|Selector0~0_combout\ & (\U_CPU|rom_adr~0_combout\ & (\BUS_M|data_o[5]~44_combout\))) # (!\U_CPU|Selector0~0_combout\ & ((\U_CPU|Selector2~3_combout\) # ((\U_CPU|rom_adr~0_combout\ & \BUS_M|data_o[5]~44_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector0~0_combout\,
	datab => \U_CPU|rom_adr~0_combout\,
	datac => \BUS_M|data_o[5]~44_combout\,
	datad => \U_CPU|Selector2~3_combout\,
	combout => \U_CPU|Selector2~4_combout\);

-- Location: FF_X29_Y20_N15
\U_CPU|pc[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector2~4_combout\,
	ena => \U_CPU|pc[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|pc\(5));

-- Location: LCCOMB_X30_Y16_N20
\U_CPU|Add7~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add7~12_combout\ = (\U_CPU|pc\(6) & (\U_CPU|Add7~11\ $ (GND))) # (!\U_CPU|pc\(6) & (!\U_CPU|Add7~11\ & VCC))
-- \U_CPU|Add7~13\ = CARRY((\U_CPU|pc\(6) & !\U_CPU|Add7~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc\(6),
	datad => VCC,
	cin => \U_CPU|Add7~11\,
	combout => \U_CPU|Add7~12_combout\,
	cout => \U_CPU|Add7~13\);

-- Location: LCCOMB_X30_Y16_N22
\U_CPU|Add7~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add7~14_combout\ = (\U_CPU|pc\(7) & (!\U_CPU|Add7~13\)) # (!\U_CPU|pc\(7) & ((\U_CPU|Add7~13\) # (GND)))
-- \U_CPU|Add7~15\ = CARRY((!\U_CPU|Add7~13\) # (!\U_CPU|pc\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|pc\(7),
	datad => VCC,
	cin => \U_CPU|Add7~13\,
	combout => \U_CPU|Add7~14_combout\,
	cout => \U_CPU|Add7~15\);

-- Location: LCCOMB_X30_Y16_N24
\U_CPU|Add7~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add7~16_combout\ = !\U_CPU|Add7~15\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_CPU|Add7~15\,
	combout => \U_CPU|Add7~16_combout\);

-- Location: LCCOMB_X29_Y19_N30
\U_CPU|Add6~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add6~14_combout\ = \U_CPU|Add6~13\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	cin => \U_CPU|Add6~13\,
	combout => \U_CPU|Add6~14_combout\);

-- Location: LCCOMB_X30_Y19_N18
\U_CPU|rom_adr~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr~1_combout\ = (\U_CPU|state.execute~q\ & ((\U_CPU|stat\(6) & ((\U_CPU|Add6~14_combout\))) # (!\U_CPU|stat\(6) & (\U_CPU|Add7~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stat\(6),
	datab => \U_CPU|state.execute~q\,
	datac => \U_CPU|Add7~16_combout\,
	datad => \U_CPU|Add6~14_combout\,
	combout => \U_CPU|rom_adr~1_combout\);

-- Location: LCCOMB_X30_Y19_N4
\U_CPU|rom_adr_a[8]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[8]~46_combout\ = (\U_CPU|state.reset~q\ & (\U_CPU|rom_adr~1_combout\ & ((!\U_CPU|U_INT|irq~q\) # (!\U_CPU|state.execute~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.reset~q\,
	datab => \U_CPU|state.execute~q\,
	datac => \U_CPU|U_INT|irq~q\,
	datad => \U_CPU|rom_adr~1_combout\,
	combout => \U_CPU|rom_adr_a[8]~46_combout\);

-- Location: LCCOMB_X35_Y21_N22
\U_CPU|address[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address[2]~16_combout\ = (\U_CPU|address[9]~7_combout\ & ((\U_CPU|address[4]~12_combout\ & (\FLASH|altsyncram_component|auto_generated|q_b\(2))) # (!\U_CPU|address[4]~12_combout\ & ((\U_CPU|inst_next\(2)))))) # (!\U_CPU|address[9]~7_combout\ & 
-- (((\U_CPU|address[4]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_b\(2),
	datab => \U_CPU|address[9]~7_combout\,
	datac => \U_CPU|inst_next\(2),
	datad => \U_CPU|address[4]~12_combout\,
	combout => \U_CPU|address[2]~16_combout\);

-- Location: LCCOMB_X35_Y21_N8
\U_CPU|address[2]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address\(2) = (\U_CPU|address[4]~11_combout\ & ((\U_CPU|address[2]~16_combout\ & ((\U_CPU|stack\(0)))) # (!\U_CPU|address[2]~16_combout\ & (\U_CPU|Add10~0_combout\)))) # (!\U_CPU|address[4]~11_combout\ & (((\U_CPU|address[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100000111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add10~0_combout\,
	datab => \U_CPU|address[4]~11_combout\,
	datac => \U_CPU|address[2]~16_combout\,
	datad => \U_CPU|stack\(0),
	combout => \U_CPU|address\(2));

-- Location: LCCOMB_X28_Y21_N8
\T0|BUS_S|LessThan1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|LessThan1~0_combout\ = (\U_CPU|address\(3)) # (\U_CPU|address\(2))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|address\(3),
	datad => \U_CPU|address\(2),
	combout => \T0|BUS_S|LessThan1~0_combout\);

-- Location: LCCOMB_X27_Y19_N16
\T0|BUS_S|data_o~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o~8_combout\ = (\UA0|BUS_S|adr_match~0_combout\ & (!\BUS_M|space.io~0_combout\ & (\U_CPU|we~q\ & !\T0|BUS_S|LessThan1~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|adr_match~0_combout\,
	datab => \BUS_M|space.io~0_combout\,
	datac => \U_CPU|we~q\,
	datad => \T0|BUS_S|LessThan1~0_combout\,
	combout => \T0|BUS_S|data_o~8_combout\);

-- Location: LCCOMB_X26_Y21_N10
\T0|BUS_S|data_o[7]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[7]~28_combout\ = (\T0|BUS_S|data_o[2]~5_combout\ & (((\BUS_M|io_data_o[7]~7_combout\) # (\T0|BUS_S|data_o[2]~1_combout\)))) # (!\T0|BUS_S|data_o[2]~5_combout\ & (\T0|T\(7) & ((!\T0|BUS_S|data_o[2]~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|T\(7),
	datab => \T0|BUS_S|data_o[2]~5_combout\,
	datac => \BUS_M|io_data_o[7]~7_combout\,
	datad => \T0|BUS_S|data_o[2]~1_combout\,
	combout => \T0|BUS_S|data_o[7]~28_combout\);

-- Location: LCCOMB_X26_Y21_N22
\T0|BUS_S|data_o[7]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[7]~29_combout\ = (\T0|BUS_S|data_o[2]~4_combout\ & ((\T0|BUS_S|data_o[7]~28_combout\ & (\T0|tcon\(7))) # (!\T0|BUS_S|data_o[7]~28_combout\ & ((\T0|cmpa\(7)))))) # (!\T0|BUS_S|data_o[2]~4_combout\ & (((\T0|BUS_S|data_o[7]~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|tcon\(7),
	datab => \T0|BUS_S|data_o[2]~4_combout\,
	datac => \T0|cmpa\(7),
	datad => \T0|BUS_S|data_o[7]~28_combout\,
	combout => \T0|BUS_S|data_o[7]~29_combout\);

-- Location: LCCOMB_X27_Y21_N0
\T0|BUS_S|data_o[7]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|BUS_S|data_o[7]~30_combout\ = (!\T0|BUS_S|data_o~8_combout\ & \T0|BUS_S|data_o[7]~29_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T0|BUS_S|data_o~8_combout\,
	datad => \T0|BUS_S|data_o[7]~29_combout\,
	combout => \T0|BUS_S|data_o[7]~30_combout\);

-- Location: LCCOMB_X28_Y18_N2
\UA0|ucontb[7]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|ucontb[7]~feeder_combout\ = \T0|BUS_S|data_o[7]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \T0|BUS_S|data_o[7]~30_combout\,
	combout => \UA0|ucontb[7]~feeder_combout\);

-- Location: FF_X28_Y18_N3
\UA0|ucontb[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|ucontb[7]~feeder_combout\,
	ena => \UA0|ucontb[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ucontb\(7));

-- Location: LCCOMB_X27_Y19_N12
\UA0|BUS_S|data_o[7]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[7]~31_combout\ = (!\UA0|uconta\(7) & (((!\UA0|Equal4~0_combout\) # (!\BUS_M|io_adr[3]~1_combout\)) # (!\BANK0|Equal2~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANK0|Equal2~0_combout\,
	datab => \UA0|uconta\(7),
	datac => \BUS_M|io_adr[3]~1_combout\,
	datad => \UA0|Equal4~0_combout\,
	combout => \UA0|BUS_S|data_o[7]~31_combout\);

-- Location: FF_X27_Y21_N1
\UA0|TX_buf[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|BUS_S|data_o[7]~30_combout\,
	ena => \UA0|TX_buf[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|TX_buf\(7));

-- Location: LCCOMB_X27_Y18_N14
\UA0|BUS_S|data_o[7]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[7]~32_combout\ = (\UA0|BUS_S|data_o[7]~9_combout\ & ((\UA0|BUS_S|data_o[7]~8_combout\ & ((\UA0|TX_buf\(7)))) # (!\UA0|BUS_S|data_o[7]~8_combout\ & (\UA0|BUS_S|data_o[7]~31_combout\)))) # (!\UA0|BUS_S|data_o[7]~9_combout\ & 
-- (\UA0|BUS_S|data_o[7]~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|data_o[7]~9_combout\,
	datab => \UA0|BUS_S|data_o[7]~8_combout\,
	datac => \UA0|BUS_S|data_o[7]~31_combout\,
	datad => \UA0|TX_buf\(7),
	combout => \UA0|BUS_S|data_o[7]~32_combout\);

-- Location: LCCOMB_X27_Y18_N12
\UA0|BUS_S|data_o[7]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[7]~33_combout\ = (\UA0|BUS_S|data_o[7]~32_combout\ & ((\UA0|ucontb\(7)) # ((!\UA0|BUS_S|data_o[7]~10_combout\)))) # (!\UA0|BUS_S|data_o[7]~32_combout\ & (((\UA0|ucmp\(7) & \UA0|BUS_S|data_o[7]~10_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|ucontb\(7),
	datab => \UA0|BUS_S|data_o[7]~32_combout\,
	datac => \UA0|ucmp\(7),
	datad => \UA0|BUS_S|data_o[7]~10_combout\,
	combout => \UA0|BUS_S|data_o[7]~33_combout\);

-- Location: LCCOMB_X28_Y22_N0
\BUS_M|data_o[7]~56\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[7]~56_combout\ = (\UA0|BUS_S|adr_match~1_combout\ & (\T0|BUS_S|data_o[7]~30_combout\ & (\BUS_M|data_o[0]~11_combout\))) # (!\UA0|BUS_S|adr_match~1_combout\ & (((\BUS_M|data_o[0]~11_combout\) # (!\UA0|BUS_S|data_o[7]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|BUS_S|data_o[7]~30_combout\,
	datab => \UA0|BUS_S|adr_match~1_combout\,
	datac => \BUS_M|data_o[0]~11_combout\,
	datad => \UA0|BUS_S|data_o[7]~33_combout\,
	combout => \BUS_M|data_o[7]~56_combout\);

-- Location: LCCOMB_X28_Y22_N26
\UA0|BUS_S|data_o[7]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[7]~34_combout\ = (\UA0|BUS_S|adr_match~1_combout\ & (((\T0|BUS_S|data_o[7]~30_combout\)))) # (!\UA0|BUS_S|adr_match~1_combout\ & (!\BUS_M|io_we~0_combout\ & ((\UA0|BUS_S|data_o[7]~33_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011000110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|adr_match~1_combout\,
	datab => \BUS_M|io_we~0_combout\,
	datac => \T0|BUS_S|data_o[7]~30_combout\,
	datad => \UA0|BUS_S|data_o[7]~33_combout\,
	combout => \UA0|BUS_S|data_o[7]~34_combout\);

-- Location: FF_X27_Y22_N15
\BANK0|dir[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \UA0|BUS_S|data_o[7]~34_combout\,
	sload => VCC,
	ena => \BANK0|dir[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|dir\(7));

-- Location: FF_X27_Y22_N5
\BANK0|pin[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \UA0|BUS_S|data_o[7]~34_combout\,
	sload => VCC,
	ena => \BANK0|pin[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|pin\(7));

-- Location: LCCOMB_X27_Y22_N14
\BUS_M|data_o[7]~49\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[7]~49_combout\ = (\BUS_M|data_o[1]~15_combout\ & ((\BUS_M|data_o[1]~16_combout\ & ((\BANK0|pin\(7)))) # (!\BUS_M|data_o[1]~16_combout\ & (\BANK0|dir\(7))))) # (!\BUS_M|data_o[1]~15_combout\ & (\BUS_M|data_o[1]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[1]~15_combout\,
	datab => \BUS_M|data_o[1]~16_combout\,
	datac => \BANK0|dir\(7),
	datad => \BANK0|pin\(7),
	combout => \BUS_M|data_o[7]~49_combout\);

-- Location: FF_X28_Y22_N27
\BANK0|ire[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|BUS_S|data_o[7]~34_combout\,
	ena => \BANK0|ire[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|ire\(7));

-- Location: FF_X28_Y22_N21
\BANK0|ir_trg[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \UA0|BUS_S|data_o[7]~34_combout\,
	sload => VCC,
	ena => \BANK0|ir_trg[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|ir_trg\(7));

-- Location: LCCOMB_X28_Y22_N20
\BUS_M|data_o[7]~50\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[7]~50_combout\ = (\BUS_M|data_o[7]~49_combout\ & ((\BANK0|ire\(7)) # ((!\BUS_M|data_o[1]~14_combout\)))) # (!\BUS_M|data_o[7]~49_combout\ & (((\BANK0|ir_trg\(7) & \BUS_M|data_o[1]~14_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[7]~49_combout\,
	datab => \BANK0|ire\(7),
	datac => \BANK0|ir_trg\(7),
	datad => \BUS_M|data_o[1]~14_combout\,
	combout => \BUS_M|data_o[7]~50_combout\);

-- Location: LCCOMB_X28_Y22_N30
\BUS_M|data_o[7]~51\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[7]~51_combout\ = (\BUS_M|data_o[0]~19_combout\ & ((\BUS_M|data_o[7]~50_combout\) # ((\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(7) & \BUS_M|data_o[1]~13_combout\)))) # (!\BUS_M|data_o[0]~19_combout\ & 
-- (((\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(7) & \BUS_M|data_o[1]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[0]~19_combout\,
	datab => \BUS_M|data_o[7]~50_combout\,
	datac => \SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(7),
	datad => \BUS_M|data_o[1]~13_combout\,
	combout => \BUS_M|data_o[7]~51_combout\);

-- Location: LCCOMB_X28_Y22_N2
\BUS_M|data_o[7]~57\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[7]~57_combout\ = (\BUS_M|data_o[7]~56_combout\ & ((\UA0|BUS_S|data_o[7]~33_combout\) # ((\BUS_M|data_o[7]~51_combout\) # (\UA0|BUS_S|adr_match~1_combout\)))) # (!\BUS_M|data_o[7]~56_combout\ & (\BUS_M|data_o[7]~51_combout\ & 
-- ((\UA0|BUS_S|data_o[7]~33_combout\) # (\UA0|BUS_S|adr_match~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110011101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|data_o[7]~33_combout\,
	datab => \BUS_M|data_o[7]~56_combout\,
	datac => \BUS_M|data_o[7]~51_combout\,
	datad => \UA0|BUS_S|adr_match~1_combout\,
	combout => \BUS_M|data_o[7]~57_combout\);

-- Location: LCCOMB_X28_Y19_N10
\U_CPU|pc~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|pc~29_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(7) & (((\U_CPU|Add7~14_combout\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(7) & ((\FLASH|altsyncram_component|auto_generated|q_a\(6) & (\U_CPU|Add6~12_combout\)) # 
-- (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\U_CPU|Add7~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	datab => \U_CPU|Add6~12_combout\,
	datac => \U_CPU|Add7~14_combout\,
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	combout => \U_CPU|pc~29_combout\);

-- Location: LCCOMB_X29_Y19_N12
\U_CPU|Add8~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add8~12_combout\ = (\U_CPU|pc\(6) & (\U_CPU|Add8~11\ $ (GND))) # (!\U_CPU|pc\(6) & (!\U_CPU|Add8~11\ & VCC))
-- \U_CPU|Add8~13\ = CARRY((\U_CPU|pc\(6) & !\U_CPU|Add8~11\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100001010",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc\(6),
	datad => VCC,
	cin => \U_CPU|Add8~11\,
	combout => \U_CPU|Add8~12_combout\,
	cout => \U_CPU|Add8~13\);

-- Location: LCCOMB_X29_Y19_N14
\U_CPU|Add8~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add8~14_combout\ = \U_CPU|Add8~13\ $ (\U_CPU|pc\(7))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \U_CPU|pc\(7),
	cin => \U_CPU|Add8~13\,
	combout => \U_CPU|Add8~14_combout\);

-- Location: LCCOMB_X28_Y19_N24
\U_CPU|Selector0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector0~1_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\FLASH|altsyncram_component|auto_generated|q_b\(7)) # ((\U_CPU|pc[0]~17_combout\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & (((\U_CPU|Add7~14_combout\ 
-- & !\U_CPU|pc[0]~17_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datab => \FLASH|altsyncram_component|auto_generated|q_b\(7),
	datac => \U_CPU|Add7~14_combout\,
	datad => \U_CPU|pc[0]~17_combout\,
	combout => \U_CPU|Selector0~1_combout\);

-- Location: LCCOMB_X28_Y19_N18
\U_CPU|Selector0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector0~2_combout\ = (\U_CPU|pc[0]~17_combout\ & ((\U_CPU|Selector0~1_combout\ & (\U_CPU|pc~29_combout\)) # (!\U_CPU|Selector0~1_combout\ & ((\U_CPU|Add8~14_combout\))))) # (!\U_CPU|pc[0]~17_combout\ & (((\U_CPU|Selector0~1_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc~29_combout\,
	datab => \U_CPU|pc[0]~17_combout\,
	datac => \U_CPU|Add8~14_combout\,
	datad => \U_CPU|Selector0~1_combout\,
	combout => \U_CPU|Selector0~2_combout\);

-- Location: LCCOMB_X28_Y19_N12
\U_CPU|Selector0~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector0~3_combout\ = (\U_CPU|state.execute~q\ & (((\U_CPU|pc[0]~16_combout\)) # (!\U_CPU|U_INT|irq_adr\(0)))) # (!\U_CPU|state.execute~q\ & (((\U_CPU|Selector0~2_combout\ & !\U_CPU|pc[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000001011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|irq_adr\(0),
	datab => \U_CPU|Selector0~2_combout\,
	datac => \U_CPU|state.execute~q\,
	datad => \U_CPU|pc[0]~16_combout\,
	combout => \U_CPU|Selector0~3_combout\);

-- Location: LCCOMB_X31_Y19_N0
\U_CPU|retr~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|retr~8_combout\ = (\U_CPU|stat\(6) & ((\U_CPU|Add6~12_combout\))) # (!\U_CPU|stat\(6) & (\U_CPU|Add7~14_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|stat\(6),
	datac => \U_CPU|Add7~14_combout\,
	datad => \U_CPU|Add6~12_combout\,
	combout => \U_CPU|retr~8_combout\);

-- Location: LCCOMB_X28_Y19_N30
\U_CPU|Selector0~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector0~4_combout\ = (\U_CPU|Selector0~3_combout\ & ((\U_CPU|retr~8_combout\) # ((!\U_CPU|pc[0]~16_combout\)))) # (!\U_CPU|Selector0~3_combout\ & (((\U_CPU|inst_next\(7) & \U_CPU|pc[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector0~3_combout\,
	datab => \U_CPU|retr~8_combout\,
	datac => \U_CPU|inst_next\(7),
	datad => \U_CPU|pc[0]~16_combout\,
	combout => \U_CPU|Selector0~4_combout\);

-- Location: LCCOMB_X29_Y20_N10
\U_CPU|Selector0~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector0~5_combout\ = (\BUS_M|data_o[7]~57_combout\ & ((\U_CPU|rom_adr~0_combout\) # ((\U_CPU|Selector0~4_combout\ & !\U_CPU|Selector0~0_combout\)))) # (!\BUS_M|data_o[7]~57_combout\ & (((\U_CPU|Selector0~4_combout\ & 
-- !\U_CPU|Selector0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000100011111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[7]~57_combout\,
	datab => \U_CPU|rom_adr~0_combout\,
	datac => \U_CPU|Selector0~4_combout\,
	datad => \U_CPU|Selector0~0_combout\,
	combout => \U_CPU|Selector0~5_combout\);

-- Location: FF_X29_Y20_N11
\U_CPU|pc[7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector0~5_combout\,
	ena => \U_CPU|pc[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|pc\(7));

-- Location: LCCOMB_X28_Y19_N16
\U_CPU|rom_adr_a[7]~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[7]~41_combout\ = (\U_CPU|rom_adr_a[2]~2_combout\ & (((\U_CPU|rom_adr_a[2]~0_combout\)))) # (!\U_CPU|rom_adr_a[2]~2_combout\ & ((\U_CPU|rom_adr_a[2]~0_combout\ & (\U_CPU|Add7~14_combout\)) # (!\U_CPU|rom_adr_a[2]~0_combout\ & 
-- ((\U_CPU|Add8~14_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add7~14_combout\,
	datab => \U_CPU|rom_adr_a[2]~2_combout\,
	datac => \U_CPU|Add8~14_combout\,
	datad => \U_CPU|rom_adr_a[2]~0_combout\,
	combout => \U_CPU|rom_adr_a[7]~41_combout\);

-- Location: LCCOMB_X30_Y19_N8
\U_CPU|rom_adr_a[7]~42\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[7]~42_combout\ = (\U_CPU|rom_adr_a[2]~5_combout\ & ((\U_CPU|rom_adr_a[2]~4_combout\ & (!\U_CPU|U_INT|irq_adr\(0))) # (!\U_CPU|rom_adr_a[2]~4_combout\ & ((\U_CPU|inst_next\(7)))))) # (!\U_CPU|rom_adr_a[2]~5_combout\ & 
-- (((\U_CPU|rom_adr_a[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111011111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|irq_adr\(0),
	datab => \U_CPU|rom_adr_a[2]~5_combout\,
	datac => \U_CPU|inst_next\(7),
	datad => \U_CPU|rom_adr_a[2]~4_combout\,
	combout => \U_CPU|rom_adr_a[7]~42_combout\);

-- Location: LCCOMB_X31_Y19_N18
\U_CPU|rom_adr_a[7]~43\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[7]~43_combout\ = (\U_CPU|rom_adr_a[7]~42_combout\ & (((\U_CPU|retr\(7)) # (!\U_CPU|rom_adr_a[2]~6_combout\)))) # (!\U_CPU|rom_adr_a[7]~42_combout\ & (\U_CPU|Add6~12_combout\ & (\U_CPU|rom_adr_a[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|rom_adr_a[7]~42_combout\,
	datab => \U_CPU|Add6~12_combout\,
	datac => \U_CPU|rom_adr_a[2]~6_combout\,
	datad => \U_CPU|retr\(7),
	combout => \U_CPU|rom_adr_a[7]~43_combout\);

-- Location: LCCOMB_X31_Y19_N28
\U_CPU|rom_adr_a[7]~44\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[7]~44_combout\ = (\U_CPU|rom_adr_a[2]~2_combout\ & ((\U_CPU|rom_adr_a[7]~41_combout\ & (\U_CPU|rom_adr_a[7]~43_combout\)) # (!\U_CPU|rom_adr_a[7]~41_combout\ & ((\FLASH|altsyncram_component|auto_generated|q_b\(7)))))) # 
-- (!\U_CPU|rom_adr_a[2]~2_combout\ & (\U_CPU|rom_adr_a[7]~41_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|rom_adr_a[2]~2_combout\,
	datab => \U_CPU|rom_adr_a[7]~41_combout\,
	datac => \U_CPU|rom_adr_a[7]~43_combout\,
	datad => \FLASH|altsyncram_component|auto_generated|q_b\(7),
	combout => \U_CPU|rom_adr_a[7]~44_combout\);

-- Location: LCCOMB_X23_Y21_N30
\U_CPU|rom_adr_a[7]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[7]~45_combout\ = (\U_CPU|rom_adr_a[7]~44_combout\ & \U_CPU|state.reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|rom_adr_a[7]~44_combout\,
	datac => \U_CPU|state.reset~q\,
	combout => \U_CPU|rom_adr_a[7]~45_combout\);

-- Location: FF_X24_Y21_N29
\U_CPU|inst_next[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \FLASH|altsyncram_component|auto_generated|q_b\(6),
	sload => VCC,
	ena => \U_CPU|inst[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|inst_next\(6));

-- Location: LCCOMB_X24_Y21_N6
\U_CPU|address[6]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address[6]~13_combout\ = (\U_CPU|address[9]~7_combout\ & ((\U_CPU|address[4]~12_combout\ & ((\FLASH|altsyncram_component|auto_generated|q_b\(6)))) # (!\U_CPU|address[4]~12_combout\ & (\U_CPU|inst_next\(6))))) # (!\U_CPU|address[9]~7_combout\ & 
-- (((\U_CPU|address[4]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|address[9]~7_combout\,
	datab => \U_CPU|inst_next\(6),
	datac => \FLASH|altsyncram_component|auto_generated|q_b\(6),
	datad => \U_CPU|address[4]~12_combout\,
	combout => \U_CPU|address[6]~13_combout\);

-- Location: LCCOMB_X24_Y21_N0
\U_CPU|address[6]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address\(6) = (\U_CPU|address[4]~11_combout\ & ((\U_CPU|address[6]~13_combout\ & ((\U_CPU|stack\(4)))) # (!\U_CPU|address[6]~13_combout\ & (\U_CPU|Add10~8_combout\)))) # (!\U_CPU|address[4]~11_combout\ & (((\U_CPU|address[6]~13_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add10~8_combout\,
	datab => \U_CPU|stack\(4),
	datac => \U_CPU|address[4]~11_combout\,
	datad => \U_CPU|address[6]~13_combout\,
	combout => \U_CPU|address\(6));

-- Location: LCCOMB_X34_Y21_N10
\BUS_M|space.sram~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|space.sram~2_combout\ = (\U_CPU|address[9]~8_combout\) # ((\U_CPU|address[8]~9_combout\) # ((\U_CPU|address\(6)) # (\U_CPU|address\(7))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|address[9]~8_combout\,
	datab => \U_CPU|address[8]~9_combout\,
	datac => \U_CPU|address\(6),
	datad => \U_CPU|address\(7),
	combout => \BUS_M|space.sram~2_combout\);

-- Location: LCCOMB_X32_Y18_N8
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|altsyncram1|q_b\(0),
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_0~2_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][3]~q\,
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(1),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\);

-- Location: FF_X32_Y18_N9
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg~0_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0));

-- Location: LCCOMB_X23_Y18_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(5),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\);

-- Location: FF_X23_Y18_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~feeder_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\);

-- Location: LCCOMB_X23_Y18_N22
\SRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000011011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|process_1~0_combout\,
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|bypass_reg_out~q\,
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_data_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][5]~q\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\);

-- Location: LCCOMB_X24_Y18_N16
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\);

-- Location: LCCOMB_X24_Y18_N8
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout\,
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout\);

-- Location: LCCOMB_X23_Y18_N10
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\);

-- Location: LCCOMB_X23_Y18_N6
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout\);

-- Location: FF_X24_Y18_N9
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~4_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0));

-- Location: LCCOMB_X24_Y18_N6
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout\,
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2_combout\);

-- Location: LCCOMB_X24_Y18_N28
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2_combout\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout\);

-- Location: FF_X24_Y18_N29
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~3_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1));

-- Location: LCCOMB_X24_Y18_N2
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~2_combout\,
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout\);

-- Location: FF_X24_Y18_N3
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~5_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2));

-- Location: LCCOMB_X24_Y18_N20
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout\);

-- Location: LCCOMB_X24_Y18_N10
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0110101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout\);

-- Location: LCCOMB_X24_Y18_N26
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001010100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~4_combout\,
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|Add0~0_combout\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout\);

-- Location: FF_X24_Y18_N27
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter~0_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3));

-- Location: LCCOMB_X24_Y18_N4
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout\);

-- Location: LCCOMB_X24_Y18_N30
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(1),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout\);

-- Location: LCCOMB_X24_Y18_N14
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout\,
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout\);

-- Location: LCCOMB_X24_Y18_N18
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~9_combout\,
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10_combout\);

-- Location: LCCOMB_X23_Y18_N12
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_incr_addr~0_combout\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~3_combout\);

-- Location: FF_X24_Y18_N19
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~10_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(3));

-- Location: LCCOMB_X24_Y18_N0
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~7_combout\,
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(3),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout\);

-- Location: FF_X24_Y18_N1
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~8_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(2));

-- Location: LCCOMB_X25_Y18_N18
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout\,
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout\);

-- Location: LCCOMB_X24_Y18_N22
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(2),
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~5_combout\,
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout\);

-- Location: FF_X24_Y18_N23
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~6_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(1));

-- Location: LCCOMB_X24_Y18_N12
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~0_combout\,
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(0),
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(3),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|word_counter\(2),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout\);

-- Location: LCCOMB_X24_Y18_N24
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(1),
	datab => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~1_combout\,
	datac => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout\);

-- Location: FF_X24_Y18_N25
\SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR~2_combout\,
	ena => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR[2]~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(0));

-- Location: LCCOMB_X23_Y18_N16
\SRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~0_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~q\,
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|ram_rom_logic_gen:no_name_gen:info_rom_sr|WORD_SR\(0),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\);

-- Location: LCCOMB_X20_Y18_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \SRAM|altsyncram_component|auto_generated|mgl_prim2|adapted_tdo~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\);

-- Location: LCCOMB_X18_Y18_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\);

-- Location: LCCOMB_X20_Y18_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000100000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\);

-- Location: LCCOMB_X18_Y18_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\);

-- Location: FF_X18_Y18_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[3]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3));

-- Location: FF_X18_Y18_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2));

-- Location: LCCOMB_X18_Y18_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\);

-- Location: FF_X18_Y18_N7
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1));

-- Location: LCCOMB_X18_Y18_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\);

-- Location: FF_X18_Y18_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0));

-- Location: LCCOMB_X18_Y18_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\);

-- Location: LCCOMB_X19_Y18_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg[0]~0_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\);

-- Location: FF_X18_Y18_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0));

-- Location: LCCOMB_X18_Y17_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101010110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\);

-- Location: LCCOMB_X18_Y17_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010010100000101",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~8\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12\);

-- Location: LCCOMB_X18_Y17_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110011001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14\);

-- Location: LCCOMB_X19_Y17_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\);

-- Location: FF_X18_Y17_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~13_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2));

-- Location: LCCOMB_X18_Y17_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100000011",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[2]~14\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16\);

-- Location: FF_X18_Y17_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~15_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3));

-- Location: LCCOMB_X18_Y17_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111110000",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[3]~16\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\);

-- Location: FF_X18_Y17_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~17_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4));

-- Location: LCCOMB_X18_Y17_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout\);

-- Location: LCCOMB_X19_Y17_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~9_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\);

-- Location: FF_X18_Y17_N11
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[0]~7_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0));

-- Location: FF_X18_Y17_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[1]~11_combout\,
	asdata => VCC,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~19_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal[4]~10_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1));

-- Location: LCCOMB_X18_Y17_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout\);

-- Location: LCCOMB_X18_Y17_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout\);

-- Location: LCCOMB_X18_Y17_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110100010011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\);

-- Location: LCCOMB_X19_Y18_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100111000000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~15_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\);

-- Location: LCCOMB_X19_Y18_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~16_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\);

-- Location: LCCOMB_X18_Y17_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001111100011000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\);

-- Location: LCCOMB_X18_Y17_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000010010011100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~13_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\);

-- Location: LCCOMB_X18_Y18_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\);

-- Location: FF_X18_Y18_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[1]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1));

-- Location: LCCOMB_X19_Y18_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~14_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\);

-- Location: LCCOMB_X18_Y17_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000100110001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\);

-- Location: LCCOMB_X18_Y17_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~6_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\);

-- Location: LCCOMB_X18_Y18_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\);

-- Location: FF_X18_Y18_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[2]~feeder_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2));

-- Location: LCCOMB_X19_Y18_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~7_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~5_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\);

-- Location: FF_X18_Y18_N15
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|identity_contrib_shift_reg\(3),
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3));

-- Location: LCCOMB_X18_Y17_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\);

-- Location: LCCOMB_X18_Y18_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric_ident_writedata\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~8_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\);

-- Location: LCCOMB_X18_Y17_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\);

-- Location: LCCOMB_X18_Y17_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\);

-- Location: LCCOMB_X19_Y18_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~11_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|mixer_addr_reg_internal\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\);

-- Location: LCCOMB_X19_Y18_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001110101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~10_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg~12_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\);

-- Location: LCCOMB_X19_Y18_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\);

-- Location: LCCOMB_X19_Y18_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010100010101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\);

-- Location: FF_X19_Y18_N31
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[3]~3_combout\,
	asdata => \altera_internal_jtag~TDIUTAP\,
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3));

-- Location: FF_X19_Y18_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[2]~2_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(3),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2));

-- Location: FF_X19_Y18_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[1]~1_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(2),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1));

-- Location: FF_X19_Y18_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg[0]~0_combout\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(1),
	sload => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_proc~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0));

-- Location: LCCOMB_X20_Y18_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\);

-- Location: LCCOMB_X20_Y18_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|design_hash_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~5_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\);

-- Location: LCCOMB_X20_Y18_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\);

-- Location: LCCOMB_X21_Y18_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \altera_internal_jtag~TDIUTAP\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\);

-- Location: LCCOMB_X20_Y18_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\);

-- Location: FF_X21_Y18_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~3_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3));

-- Location: LCCOMB_X21_Y18_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(3),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\);

-- Location: FF_X21_Y18_N27
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~2_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2));

-- Location: LCCOMB_X21_Y18_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\);

-- Location: FF_X21_Y18_N29
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~1_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1));

-- Location: LCCOMB_X21_Y18_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(1),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\);

-- Location: FF_X21_Y18_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg~0_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0));

-- Location: LCCOMB_X21_Y17_N16
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001111001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => VCC,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\);

-- Location: LCCOMB_X21_Y17_N18
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011110000111111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~12\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15\);

-- Location: LCCOMB_X19_Y18_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\);

-- Location: LCCOMB_X21_Y17_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\);

-- Location: FF_X21_Y17_N19
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~14_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1));

-- Location: LCCOMB_X21_Y17_N20
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100001100001100",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~15\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\);

-- Location: FF_X21_Y17_N21
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~16_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2));

-- Location: LCCOMB_X21_Y17_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101101001011111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => VCC,
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[2]~17\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	cout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\);

-- Location: FF_X21_Y17_N23
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~18_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3));

-- Location: LCCOMB_X21_Y17_N24
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000001111",
	sum_lutc_input => "cin")
-- pragma translate_on
PORT MAP (
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	cin => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[3]~19\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\);

-- Location: FF_X21_Y17_N25
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[4]~20_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4));

-- Location: LCCOMB_X21_Y17_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\);

-- Location: LCCOMB_X21_Y17_N28
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000100010001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~13_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\);

-- Location: FF_X21_Y17_N17
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[0]~11_combout\,
	sclr => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~22_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter[1]~23_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0));

-- Location: LCCOMB_X21_Y17_N10
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\);

-- Location: LCCOMB_X21_Y17_N2
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\);

-- Location: LCCOMB_X21_Y17_N6
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001001100100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(1),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(4),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\);

-- Location: LCCOMB_X21_Y17_N26
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~9_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|word_counter\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\);

-- Location: LCCOMB_X21_Y17_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \altera_internal_jtag~TDIUTAP\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~10_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\);

-- Location: LCCOMB_X19_Y18_N12
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_dr_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout\);

-- Location: FF_X21_Y17_N13
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~11_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3));

-- Location: LCCOMB_X21_Y17_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(3),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\);

-- Location: FF_X21_Y17_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~8_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2));

-- Location: LCCOMB_X21_Y17_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~6_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(2),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\);

-- Location: FF_X21_Y17_N5
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~7_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1));

-- Location: LCCOMB_X21_Y17_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~4_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|clear_signal~combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(1),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\);

-- Location: FF_X21_Y17_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR~5_combout\,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR[0]~12_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0));

-- Location: LCCOMB_X20_Y18_N30
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100010001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~3_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_minor_ver_reg\(0),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg|WORD_SR\(0),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(2),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\);

-- Location: LCCOMB_X20_Y18_N22
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~6_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~7_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~4_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|hub_info_reg_ena~0_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\);

-- Location: LCCOMB_X21_Y18_N4
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011001110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_bypass_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(8),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(3),
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(4),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\);

-- Location: LCCOMB_X20_Y18_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111111110",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~10_combout\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~12_combout\,
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~8_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~2_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\);

-- Location: FF_X20_Y18_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \ALT_INV_altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo_mux_out~11_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|tdo~q\);

-- Location: CLKCTRL_G4
\altera_internal_jtag~TCKUTAPclkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \altera_internal_jtag~TCKUTAPclkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\);

-- Location: LCCOMB_X20_Y17_N8
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0001000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(0),
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|jtag_ir_reg\(1),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~0_combout\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal0~1_combout\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\);

-- Location: FF_X20_Y17_N9
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	d => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|Equal1~0_combout\,
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_dr_scan_proc~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\);

-- Location: LCCOMB_X26_Y17_N12
\SRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|virtual_ir_scan_reg~q\,
	datab => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(5),
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][2]~q\,
	datad => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|splitter_nodes_receive_0\(3),
	combout => \SRAM|altsyncram_component|auto_generated|mgl_prim2|enable_write~0_combout\);

-- Location: LCCOMB_X28_Y1_N28
\UA0|baud~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|baud~6_combout\ = (\UA0|baud~5_combout\ & (\UA0|baud_cnt\(2) & \UA0|baud~1_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|baud~5_combout\,
	datac => \UA0|baud_cnt\(2),
	datad => \UA0|baud~1_combout\,
	combout => \UA0|baud~6_combout\);

-- Location: FF_X28_Y1_N29
\UA0|clk_tx\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_baud~q\,
	d => \UA0|baud~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|clk_tx~q\);

-- Location: CLKCTRL_G15
\UA0|clk_tx~clkctrl\ : cycloneive_clkctrl
-- pragma translate_off
GENERIC MAP (
	clock_type => "global clock",
	ena_register_mode => "none")
-- pragma translate_on
PORT MAP (
	inclk => \UA0|clk_tx~clkctrl_INCLK_bus\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	outclk => \UA0|clk_tx~clkctrl_outclk\);

-- Location: LCCOMB_X29_Y16_N20
\UA0|Add6~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Add6~0_combout\ = (\UA0|cnts\(0) & \UA0|cnts\(1))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UA0|cnts\(0),
	datac => \UA0|cnts\(1),
	combout => \UA0|Add6~0_combout\);

-- Location: LCCOMB_X29_Y16_N12
\UA0|cnts~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|cnts~9_combout\ = (\UA0|cnts\(2) & ((\UA0|Add6~0_combout\ & (!\UA0|cnts\(3) & !\UA0|Equal11~0_combout\)) # (!\UA0|Add6~0_combout\ & (\UA0|cnts\(3))))) # (!\UA0|cnts\(2) & (((\UA0|cnts\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000001111000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|cnts\(2),
	datab => \UA0|Add6~0_combout\,
	datac => \UA0|cnts\(3),
	datad => \UA0|Equal11~0_combout\,
	combout => \UA0|cnts~9_combout\);

-- Location: LCCOMB_X29_Y16_N2
\UA0|cnts[2]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|cnts[2]~6_combout\ = (!\UA0|uconta\(7) & \UA0|tx_st.bits~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UA0|uconta\(7),
	datad => \UA0|tx_st.bits~q\,
	combout => \UA0|cnts[2]~6_combout\);

-- Location: FF_X29_Y16_N13
\UA0|cnts[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_tx~clkctrl_outclk\,
	d => \UA0|cnts~9_combout\,
	ena => \UA0|cnts[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|cnts\(3));

-- Location: LCCOMB_X29_Y16_N26
\UA0|cnts~8\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|cnts~8_combout\ = (\UA0|Add6~0_combout\ & (((!\UA0|cnts\(2))))) # (!\UA0|Add6~0_combout\ & (\UA0|cnts\(2) & ((\UA0|cnts\(3)) # (!\UA0|Equal11~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|cnts\(3),
	datab => \UA0|Add6~0_combout\,
	datac => \UA0|cnts\(2),
	datad => \UA0|Equal11~0_combout\,
	combout => \UA0|cnts~8_combout\);

-- Location: FF_X29_Y16_N27
\UA0|cnts[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_tx~clkctrl_outclk\,
	d => \UA0|cnts~8_combout\,
	ena => \UA0|cnts[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|cnts\(2));

-- Location: LCCOMB_X29_Y16_N4
\UA0|cnts~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|cnts~5_combout\ = (!\UA0|cnts\(0) & (((\UA0|cnts\(3)) # (!\UA0|Equal11~0_combout\)) # (!\UA0|cnts\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100000111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|cnts\(2),
	datab => \UA0|Equal11~0_combout\,
	datac => \UA0|cnts\(0),
	datad => \UA0|cnts\(3),
	combout => \UA0|cnts~5_combout\);

-- Location: FF_X29_Y16_N5
\UA0|cnts[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_tx~clkctrl_outclk\,
	d => \UA0|cnts~5_combout\,
	ena => \UA0|cnts[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|cnts\(0));

-- Location: LCCOMB_X29_Y16_N22
\UA0|cnts~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|cnts~7_combout\ = (!\UA0|Equal11~1_combout\ & (\UA0|cnts\(0) $ (\UA0|cnts\(1))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000111100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UA0|cnts\(0),
	datac => \UA0|cnts\(1),
	datad => \UA0|Equal11~1_combout\,
	combout => \UA0|cnts~7_combout\);

-- Location: FF_X29_Y16_N23
\UA0|cnts[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_tx~clkctrl_outclk\,
	d => \UA0|cnts~7_combout\,
	ena => \UA0|cnts[2]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|cnts\(1));

-- Location: LCCOMB_X29_Y16_N0
\UA0|Equal11~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Equal11~0_combout\ = (\UA0|cnts\(1) & (!\UA0|ucontb\(1) & (\UA0|cnts\(0) $ (\UA0|ucontb\(0))))) # (!\UA0|cnts\(1) & (\UA0|ucontb\(1) & (\UA0|cnts\(0) $ (\UA0|ucontb\(0)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000011001100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|cnts\(1),
	datab => \UA0|ucontb\(1),
	datac => \UA0|cnts\(0),
	datad => \UA0|ucontb\(0),
	combout => \UA0|Equal11~0_combout\);

-- Location: LCCOMB_X29_Y16_N14
\UA0|Equal11~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Equal11~1_combout\ = (\UA0|Equal11~0_combout\ & (\UA0|cnts\(2) & !\UA0|cnts\(3)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UA0|Equal11~0_combout\,
	datac => \UA0|cnts\(2),
	datad => \UA0|cnts\(3),
	combout => \UA0|Equal11~1_combout\);

-- Location: LCCOMB_X29_Y16_N10
\UA0|Selector5~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Selector5~0_combout\ = (\UA0|ucontb\(4) & \UA0|tx_st.stop1~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \UA0|ucontb\(4),
	datad => \UA0|tx_st.stop1~q\,
	combout => \UA0|Selector5~0_combout\);

-- Location: FF_X29_Y16_N11
\UA0|tx_st.stop2\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_tx~clkctrl_outclk\,
	d => \UA0|Selector5~0_combout\,
	ena => \UA0|ALT_INV_uconta\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|tx_st.stop2~q\);

-- Location: LCCOMB_X29_Y16_N30
\UA0|Selector0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Selector0~0_combout\ = (!\UA0|tx_st.stop2~q\ & ((\UA0|ucontb\(4)) # (!\UA0|tx_st.stop1~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UA0|tx_st.stop1~q\,
	datac => \UA0|ucontb\(4),
	datad => \UA0|tx_st.stop2~q\,
	combout => \UA0|Selector0~0_combout\);

-- Location: LCCOMB_X29_Y16_N6
\UA0|tx_st.idle~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|tx_st.idle~feeder_combout\ = \UA0|Selector0~0_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UA0|Selector0~0_combout\,
	combout => \UA0|tx_st.idle~feeder_combout\);

-- Location: FF_X29_Y16_N7
\UA0|tx_st.idle\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_tx~clkctrl_outclk\,
	d => \UA0|tx_st.idle~feeder_combout\,
	ena => \UA0|ALT_INV_uconta\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|tx_st.idle~q\);

-- Location: LCCOMB_X29_Y16_N16
\UA0|tx_st.start~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|tx_st.start~0_combout\ = !\UA0|tx_st.idle~q\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UA0|tx_st.idle~q\,
	combout => \UA0|tx_st.start~0_combout\);

-- Location: FF_X29_Y16_N17
\UA0|tx_st.start\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_tx~clkctrl_outclk\,
	d => \UA0|tx_st.start~0_combout\,
	ena => \UA0|ALT_INV_uconta\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|tx_st.start~q\);

-- Location: LCCOMB_X29_Y16_N18
\UA0|Selector2~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Selector2~0_combout\ = (\UA0|tx_st.start~q\) # ((!\UA0|Equal11~1_combout\ & \UA0|tx_st.bits~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UA0|Equal11~1_combout\,
	datac => \UA0|tx_st.bits~q\,
	datad => \UA0|tx_st.start~q\,
	combout => \UA0|Selector2~0_combout\);

-- Location: FF_X29_Y16_N19
\UA0|tx_st.bits\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_tx~clkctrl_outclk\,
	d => \UA0|Selector2~0_combout\,
	ena => \UA0|ALT_INV_uconta\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|tx_st.bits~q\);

-- Location: LCCOMB_X29_Y16_N8
\UA0|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Selector3~0_combout\ = (\UA0|ucontb\(3) & (\UA0|Equal11~1_combout\ & \UA0|tx_st.bits~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|ucontb\(3),
	datac => \UA0|Equal11~1_combout\,
	datad => \UA0|tx_st.bits~q\,
	combout => \UA0|Selector3~0_combout\);

-- Location: FF_X29_Y16_N9
\UA0|tx_st.bitParity\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_tx~clkctrl_outclk\,
	d => \UA0|Selector3~0_combout\,
	ena => \UA0|ALT_INV_uconta\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|tx_st.bitParity~q\);

-- Location: LCCOMB_X29_Y16_N28
\UA0|Selector4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Selector4~0_combout\ = (\UA0|tx_st.bitParity~q\) # ((!\UA0|ucontb\(3) & (\UA0|tx_st.bits~q\ & \UA0|Equal11~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|ucontb\(3),
	datab => \UA0|tx_st.bits~q\,
	datac => \UA0|tx_st.bitParity~q\,
	datad => \UA0|Equal11~1_combout\,
	combout => \UA0|Selector4~0_combout\);

-- Location: FF_X29_Y16_N29
\UA0|tx_st.stop1\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_tx~clkctrl_outclk\,
	d => \UA0|Selector4~0_combout\,
	ena => \UA0|ALT_INV_uconta\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|tx_st.stop1~q\);

-- Location: LCCOMB_X29_Y16_N24
\UA0|Selector7~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Selector7~0_combout\ = (\UA0|ustat\(6)) # ((\UA0|tx_st.stop1~q\ & (!\UA0|ucontb\(4))) # (!\UA0|tx_st.stop1~q\ & ((\UA0|tx_st.stop2~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|ucontb\(4),
	datab => \UA0|tx_st.stop1~q\,
	datac => \UA0|ustat\(6),
	datad => \UA0|tx_st.stop2~q\,
	combout => \UA0|Selector7~0_combout\);

-- Location: FF_X29_Y16_N25
\UA0|ustat[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_tx~clkctrl_outclk\,
	d => \UA0|Selector7~0_combout\,
	ena => \UA0|ALT_INV_uconta\(7),
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ustat\(6));

-- Location: LCCOMB_X29_Y18_N6
\UA0|BUS_S|data_o[6]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[6]~28_combout\ = (\UA0|Equal0~0_combout\ & ((\BUS_M|io_adr[0]~3_combout\ & ((\UA0|ustat\(6)))) # (!\BUS_M|io_adr[0]~3_combout\ & (\UA0|ucmp\(6)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100100001000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_adr[0]~3_combout\,
	datab => \UA0|Equal0~0_combout\,
	datac => \UA0|ucmp\(6),
	datad => \UA0|ustat\(6),
	combout => \UA0|BUS_S|data_o[6]~28_combout\);

-- Location: FF_X29_Y18_N3
\UA0|TX_buf[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \T0|BUS_S|data_o[6]~27_combout\,
	sload => VCC,
	ena => \UA0|TX_buf[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|TX_buf\(6));

-- Location: LCCOMB_X29_Y18_N2
\UA0|BUS_S|data_o[6]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[6]~27_combout\ = (\UA0|Equal5~2_combout\ & ((\UA0|TX_buf\(6)) # ((!\UA0|uconta\(6) & \UA0|Mux9~0_combout\)))) # (!\UA0|Equal5~2_combout\ & (!\UA0|uconta\(6) & ((\UA0|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011001110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|Equal5~2_combout\,
	datab => \UA0|uconta\(6),
	datac => \UA0|TX_buf\(6),
	datad => \UA0|Mux9~0_combout\,
	combout => \UA0|BUS_S|data_o[6]~27_combout\);

-- Location: LCCOMB_X29_Y18_N16
\UA0|BUS_S|data_o[6]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[6]~29_combout\ = (\UA0|BUS_S|data_o[6]~28_combout\) # ((\UA0|BUS_S|data_o[6]~27_combout\) # ((\UA0|Mux23~0_combout\ & \UA0|ucontb\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|data_o[6]~28_combout\,
	datab => \UA0|Mux23~0_combout\,
	datac => \UA0|ucontb\(6),
	datad => \UA0|BUS_S|data_o[6]~27_combout\,
	combout => \UA0|BUS_S|data_o[6]~29_combout\);

-- Location: LCCOMB_X29_Y22_N12
\UA0|BUS_S|data_o[6]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[6]~30_combout\ = (\UA0|BUS_S|adr_match~1_combout\ & (((\T0|BUS_S|data_o[6]~27_combout\)))) # (!\UA0|BUS_S|adr_match~1_combout\ & (\UA0|BUS_S|data_o[6]~29_combout\ & ((!\BUS_M|io_we~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000011100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|adr_match~1_combout\,
	datab => \UA0|BUS_S|data_o[6]~29_combout\,
	datac => \T0|BUS_S|data_o[6]~27_combout\,
	datad => \BUS_M|io_we~0_combout\,
	combout => \UA0|BUS_S|data_o[6]~30_combout\);

-- Location: FF_X27_Y22_N3
\BANK0|dir[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \UA0|BUS_S|data_o[6]~30_combout\,
	sload => VCC,
	ena => \BANK0|dir[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|dir\(6));

-- Location: LCCOMB_X29_Y24_N6
\BANK0|pin[6]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|pin[6]~feeder_combout\ = \UA0|BUS_S|data_o[6]~30_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UA0|BUS_S|data_o[6]~30_combout\,
	combout => \BANK0|pin[6]~feeder_combout\);

-- Location: FF_X29_Y24_N7
\BANK0|pin[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BANK0|pin[6]~feeder_combout\,
	ena => \BANK0|pin[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|pin\(6));

-- Location: LCCOMB_X27_Y22_N2
\BUS_M|data_o[6]~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[6]~45_combout\ = (\BUS_M|data_o[1]~15_combout\ & ((\BUS_M|data_o[1]~16_combout\ & ((\BANK0|pin\(6)))) # (!\BUS_M|data_o[1]~16_combout\ & (\BANK0|dir\(6))))) # (!\BUS_M|data_o[1]~15_combout\ & (\BUS_M|data_o[1]~16_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110001100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[1]~15_combout\,
	datab => \BUS_M|data_o[1]~16_combout\,
	datac => \BANK0|dir\(6),
	datad => \BANK0|pin\(6),
	combout => \BUS_M|data_o[6]~45_combout\);

-- Location: FF_X29_Y22_N29
\BANK0|ir_trg[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \UA0|BUS_S|data_o[6]~30_combout\,
	sload => VCC,
	ena => \BANK0|ir_trg[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|ir_trg\(6));

-- Location: FF_X29_Y22_N13
\BANK0|ire[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|BUS_S|data_o[6]~30_combout\,
	ena => \BANK0|ire[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|ire\(6));

-- Location: LCCOMB_X29_Y22_N28
\BUS_M|data_o[6]~46\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[6]~46_combout\ = (\BUS_M|data_o[6]~45_combout\ & (((\BANK0|ire\(6))) # (!\BUS_M|data_o[1]~14_combout\))) # (!\BUS_M|data_o[6]~45_combout\ & (\BUS_M|data_o[1]~14_combout\ & (\BANK0|ir_trg\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[6]~45_combout\,
	datab => \BUS_M|data_o[1]~14_combout\,
	datac => \BANK0|ir_trg\(6),
	datad => \BANK0|ire\(6),
	combout => \BUS_M|data_o[6]~46_combout\);

-- Location: LCCOMB_X29_Y22_N22
\BUS_M|data_o[6]~47\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[6]~47_combout\ = (\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & ((\BUS_M|data_o[1]~13_combout\) # ((\BUS_M|data_o[0]~19_combout\ & \BUS_M|data_o[6]~46_combout\)))) # 
-- (!\SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(6) & (\BUS_M|data_o[0]~19_combout\ & ((\BUS_M|data_o[6]~46_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \SRAM|altsyncram_component|auto_generated|altsyncram1|q_a\(6),
	datab => \BUS_M|data_o[0]~19_combout\,
	datac => \BUS_M|data_o[1]~13_combout\,
	datad => \BUS_M|data_o[6]~46_combout\,
	combout => \BUS_M|data_o[6]~47_combout\);

-- Location: LCCOMB_X28_Y22_N14
\BUS_M|data_o[6]~55\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[6]~55_combout\ = (\UA0|BUS_S|adr_match~1_combout\ & (!\T0|BUS_S|data_o~8_combout\ & (\BUS_M|data_o[0]~11_combout\ & \T0|BUS_S|data_o[6]~26_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|adr_match~1_combout\,
	datab => \T0|BUS_S|data_o~8_combout\,
	datac => \BUS_M|data_o[0]~11_combout\,
	datad => \T0|BUS_S|data_o[6]~26_combout\,
	combout => \BUS_M|data_o[6]~55_combout\);

-- Location: LCCOMB_X29_Y22_N24
\BUS_M|data_o[6]~48\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|data_o[6]~48_combout\ = (\BUS_M|data_o[6]~47_combout\) # ((\BUS_M|data_o[6]~55_combout\) # ((\UA0|BUS_S|data_o[6]~29_combout\ & \BUS_M|data_o[0]~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111011111010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|data_o[6]~47_combout\,
	datab => \UA0|BUS_S|data_o[6]~29_combout\,
	datac => \BUS_M|data_o[6]~55_combout\,
	datad => \BUS_M|data_o[0]~12_combout\,
	combout => \BUS_M|data_o[6]~48_combout\);

-- Location: LCCOMB_X24_Y21_N12
\U_CPU|pc~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|pc~28_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(7) & (((\U_CPU|Add7~12_combout\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(7) & ((\FLASH|altsyncram_component|auto_generated|q_a\(6) & (\U_CPU|Add6~10_combout\)) # 
-- (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\U_CPU|Add7~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datac => \U_CPU|Add6~10_combout\,
	datad => \U_CPU|Add7~12_combout\,
	combout => \U_CPU|pc~28_combout\);

-- Location: LCCOMB_X24_Y21_N10
\U_CPU|Selector1~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector1~0_combout\ = (\U_CPU|pc[0]~17_combout\ & (\FLASH|altsyncram_component|auto_generated|q_a\(6))) # (!\U_CPU|pc[0]~17_combout\ & ((\FLASH|altsyncram_component|auto_generated|q_a\(6) & (\FLASH|altsyncram_component|auto_generated|q_b\(6))) # 
-- (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\U_CPU|Add7~12_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101100111001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc[0]~17_combout\,
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datac => \FLASH|altsyncram_component|auto_generated|q_b\(6),
	datad => \U_CPU|Add7~12_combout\,
	combout => \U_CPU|Selector1~0_combout\);

-- Location: LCCOMB_X24_Y21_N20
\U_CPU|Selector1~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector1~1_combout\ = (\U_CPU|pc[0]~17_combout\ & ((\U_CPU|Selector1~0_combout\ & ((\U_CPU|pc~28_combout\))) # (!\U_CPU|Selector1~0_combout\ & (\U_CPU|Add8~12_combout\)))) # (!\U_CPU|pc[0]~17_combout\ & (((\U_CPU|Selector1~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|pc[0]~17_combout\,
	datab => \U_CPU|Add8~12_combout\,
	datac => \U_CPU|pc~28_combout\,
	datad => \U_CPU|Selector1~0_combout\,
	combout => \U_CPU|Selector1~1_combout\);

-- Location: LCCOMB_X24_Y21_N22
\U_CPU|Selector1~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector1~2_combout\ = (\U_CPU|pc[0]~16_combout\ & (((\U_CPU|state.execute~q\)))) # (!\U_CPU|pc[0]~16_combout\ & ((\U_CPU|state.execute~q\ & (!\U_CPU|U_INT|irq_adr\(0))) # (!\U_CPU|state.execute~q\ & ((\U_CPU|Selector1~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101001111010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|irq_adr\(0),
	datab => \U_CPU|pc[0]~16_combout\,
	datac => \U_CPU|state.execute~q\,
	datad => \U_CPU|Selector1~1_combout\,
	combout => \U_CPU|Selector1~2_combout\);

-- Location: LCCOMB_X24_Y21_N8
\U_CPU|retr~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|retr~7_combout\ = (\U_CPU|stat\(6) & (\U_CPU|Add6~10_combout\)) # (!\U_CPU|stat\(6) & ((\U_CPU|Add7~12_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111010110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stat\(6),
	datac => \U_CPU|Add6~10_combout\,
	datad => \U_CPU|Add7~12_combout\,
	combout => \U_CPU|retr~7_combout\);

-- Location: LCCOMB_X24_Y21_N2
\U_CPU|Selector1~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector1~3_combout\ = (\U_CPU|Selector1~2_combout\ & (((\U_CPU|retr~7_combout\) # (!\U_CPU|pc[0]~16_combout\)))) # (!\U_CPU|Selector1~2_combout\ & (\U_CPU|inst_next\(6) & ((\U_CPU|pc[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110010010101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector1~2_combout\,
	datab => \U_CPU|inst_next\(6),
	datac => \U_CPU|retr~7_combout\,
	datad => \U_CPU|pc[0]~16_combout\,
	combout => \U_CPU|Selector1~3_combout\);

-- Location: LCCOMB_X29_Y20_N24
\U_CPU|Selector1~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector1~4_combout\ = (\U_CPU|Selector0~0_combout\ & (\U_CPU|rom_adr~0_combout\ & (\BUS_M|data_o[6]~48_combout\))) # (!\U_CPU|Selector0~0_combout\ & ((\U_CPU|Selector1~3_combout\) # ((\U_CPU|rom_adr~0_combout\ & \BUS_M|data_o[6]~48_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101010111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector0~0_combout\,
	datab => \U_CPU|rom_adr~0_combout\,
	datac => \BUS_M|data_o[6]~48_combout\,
	datad => \U_CPU|Selector1~3_combout\,
	combout => \U_CPU|Selector1~4_combout\);

-- Location: FF_X29_Y20_N25
\U_CPU|pc[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector1~4_combout\,
	ena => \U_CPU|pc[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|pc\(6));

-- Location: LCCOMB_X30_Y19_N14
\U_CPU|rom_adr_a[6]~37\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[6]~37_combout\ = (\U_CPU|rom_adr_a[2]~5_combout\ & ((\U_CPU|rom_adr_a[2]~4_combout\ & (!\U_CPU|U_INT|irq_adr\(0))) # (!\U_CPU|rom_adr_a[2]~4_combout\ & ((\U_CPU|inst_next\(6)))))) # (!\U_CPU|rom_adr_a[2]~5_combout\ & 
-- (((\U_CPU|rom_adr_a[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0101111111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|irq_adr\(0),
	datab => \U_CPU|inst_next\(6),
	datac => \U_CPU|rom_adr_a[2]~5_combout\,
	datad => \U_CPU|rom_adr_a[2]~4_combout\,
	combout => \U_CPU|rom_adr_a[6]~37_combout\);

-- Location: LCCOMB_X31_Y19_N4
\U_CPU|rom_adr_a[6]~38\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[6]~38_combout\ = (\U_CPU|rom_adr_a[6]~37_combout\ & (((\U_CPU|retr\(6)) # (!\U_CPU|rom_adr_a[2]~6_combout\)))) # (!\U_CPU|rom_adr_a[6]~37_combout\ & (\U_CPU|Add6~10_combout\ & (\U_CPU|rom_adr_a[2]~6_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|rom_adr_a[6]~37_combout\,
	datab => \U_CPU|Add6~10_combout\,
	datac => \U_CPU|rom_adr_a[2]~6_combout\,
	datad => \U_CPU|retr\(6),
	combout => \U_CPU|rom_adr_a[6]~38_combout\);

-- Location: LCCOMB_X31_Y19_N24
\U_CPU|rom_adr_a[6]~36\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[6]~36_combout\ = (\U_CPU|rom_adr_a[2]~2_combout\ & ((\U_CPU|rom_adr_a[2]~0_combout\) # ((\FLASH|altsyncram_component|auto_generated|q_b\(6))))) # (!\U_CPU|rom_adr_a[2]~2_combout\ & (!\U_CPU|rom_adr_a[2]~0_combout\ & 
-- ((\U_CPU|Add8~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|rom_adr_a[2]~2_combout\,
	datab => \U_CPU|rom_adr_a[2]~0_combout\,
	datac => \FLASH|altsyncram_component|auto_generated|q_b\(6),
	datad => \U_CPU|Add8~12_combout\,
	combout => \U_CPU|rom_adr_a[6]~36_combout\);

-- Location: LCCOMB_X31_Y19_N22
\U_CPU|rom_adr_a[6]~39\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[6]~39_combout\ = (\U_CPU|rom_adr_a[2]~0_combout\ & ((\U_CPU|rom_adr_a[6]~36_combout\ & ((\U_CPU|rom_adr_a[6]~38_combout\))) # (!\U_CPU|rom_adr_a[6]~36_combout\ & (\U_CPU|Add7~12_combout\)))) # (!\U_CPU|rom_adr_a[2]~0_combout\ & 
-- (((\U_CPU|rom_adr_a[6]~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add7~12_combout\,
	datab => \U_CPU|rom_adr_a[2]~0_combout\,
	datac => \U_CPU|rom_adr_a[6]~38_combout\,
	datad => \U_CPU|rom_adr_a[6]~36_combout\,
	combout => \U_CPU|rom_adr_a[6]~39_combout\);

-- Location: LCCOMB_X23_Y21_N28
\U_CPU|rom_adr_a[6]~40\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[6]~40_combout\ = (\U_CPU|rom_adr_a[6]~39_combout\ & \U_CPU|state.reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|rom_adr_a[6]~39_combout\,
	datac => \U_CPU|state.reset~q\,
	combout => \U_CPU|rom_adr_a[6]~40_combout\);

-- Location: LCCOMB_X30_Y19_N12
\U_CPU|rom_adr_a[5]~32\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[5]~32_combout\ = (\U_CPU|rom_adr_a[2]~4_combout\ & (((!\U_CPU|U_INT|irq_adr\(0)) # (!\U_CPU|rom_adr_a[2]~5_combout\)))) # (!\U_CPU|rom_adr_a[2]~4_combout\ & (\U_CPU|inst_next\(5) & (\U_CPU|rom_adr_a[2]~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010110011101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(5),
	datab => \U_CPU|rom_adr_a[2]~4_combout\,
	datac => \U_CPU|rom_adr_a[2]~5_combout\,
	datad => \U_CPU|U_INT|irq_adr\(0),
	combout => \U_CPU|rom_adr_a[5]~32_combout\);

-- Location: LCCOMB_X30_Y18_N20
\U_CPU|rom_adr_a[5]~33\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[5]~33_combout\ = (\U_CPU|rom_adr_a[5]~32_combout\ & (((\U_CPU|retr\(5))) # (!\U_CPU|rom_adr_a[2]~6_combout\))) # (!\U_CPU|rom_adr_a[5]~32_combout\ & (\U_CPU|rom_adr_a[2]~6_combout\ & (\U_CPU|Add6~8_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110101001100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|rom_adr_a[5]~32_combout\,
	datab => \U_CPU|rom_adr_a[2]~6_combout\,
	datac => \U_CPU|Add6~8_combout\,
	datad => \U_CPU|retr\(5),
	combout => \U_CPU|rom_adr_a[5]~33_combout\);

-- Location: LCCOMB_X30_Y18_N24
\U_CPU|rom_adr_a[5]~31\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[5]~31_combout\ = (\U_CPU|rom_adr_a[2]~0_combout\ & (((\U_CPU|rom_adr_a[2]~2_combout\) # (\U_CPU|Add7~10_combout\)))) # (!\U_CPU|rom_adr_a[2]~0_combout\ & (\U_CPU|Add8~10_combout\ & (!\U_CPU|rom_adr_a[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|rom_adr_a[2]~0_combout\,
	datab => \U_CPU|Add8~10_combout\,
	datac => \U_CPU|rom_adr_a[2]~2_combout\,
	datad => \U_CPU|Add7~10_combout\,
	combout => \U_CPU|rom_adr_a[5]~31_combout\);

-- Location: LCCOMB_X30_Y18_N30
\U_CPU|rom_adr_a[5]~34\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[5]~34_combout\ = (\U_CPU|rom_adr_a[2]~2_combout\ & ((\U_CPU|rom_adr_a[5]~31_combout\ & ((\U_CPU|rom_adr_a[5]~33_combout\))) # (!\U_CPU|rom_adr_a[5]~31_combout\ & (\FLASH|altsyncram_component|auto_generated|q_b\(5))))) # 
-- (!\U_CPU|rom_adr_a[2]~2_combout\ & (((\U_CPU|rom_adr_a[5]~31_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_b\(5),
	datab => \U_CPU|rom_adr_a[5]~33_combout\,
	datac => \U_CPU|rom_adr_a[2]~2_combout\,
	datad => \U_CPU|rom_adr_a[5]~31_combout\,
	combout => \U_CPU|rom_adr_a[5]~34_combout\);

-- Location: LCCOMB_X29_Y17_N4
\U_CPU|rom_adr_a[5]~35\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[5]~35_combout\ = (\U_CPU|state.reset~q\ & \U_CPU|rom_adr_a[5]~34_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.reset~q\,
	datac => \U_CPU|rom_adr_a[5]~34_combout\,
	combout => \U_CPU|rom_adr_a[5]~35_combout\);

-- Location: LCCOMB_X27_Y21_N6
\U_CPU|cont~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|cont~2_combout\ = ((\FLASH|altsyncram_component|auto_generated|q_a\(7)) # (\FLASH|altsyncram_component|auto_generated|q_a\(4) $ (!\FLASH|altsyncram_component|auto_generated|q_a\(6)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111110111110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	combout => \U_CPU|cont~2_combout\);

-- Location: LCCOMB_X27_Y21_N30
\U_CPU|cont~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|cont~3_combout\ = (\rst~input_o\ & (\U_CPU|cont~2_combout\ & ((\U_CPU|Equal10~0_combout\) # (!\U_CPU|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U_CPU|Equal0~0_combout\,
	datac => \U_CPU|Equal10~0_combout\,
	datad => \U_CPU|cont~2_combout\,
	combout => \U_CPU|cont~3_combout\);

-- Location: LCCOMB_X31_Y18_N12
\U_CPU|Selector20~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector20~0_combout\ = (\U_CPU|state.fetch~q\ & (((\U_CPU|Equal0~0_combout\ & \U_CPU|Equal1~2_combout\)) # (!\U_CPU|cont~3_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.fetch~q\,
	datab => \U_CPU|cont~3_combout\,
	datac => \U_CPU|Equal0~0_combout\,
	datad => \U_CPU|Equal1~2_combout\,
	combout => \U_CPU|Selector20~0_combout\);

-- Location: LCCOMB_X35_Y21_N4
\U_CPU|cont~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|cont~5_combout\ = (\rst~input_o\ & ((\U_CPU|cont\(3) & (!\U_CPU|cont~4_combout\)) # (!\U_CPU|cont\(3) & ((!\U_CPU|cont~1_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(3),
	datab => \U_CPU|cont~4_combout\,
	datac => \rst~input_o\,
	datad => \U_CPU|cont~1_combout\,
	combout => \U_CPU|cont~5_combout\);

-- Location: LCCOMB_X30_Y20_N30
\U_CPU|cont[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|cont[1]~6_combout\ = (!\U_CPU|Selector20~0_combout\ & (!\U_CPU|state.execute~q\ & ((\U_CPU|cont~5_combout\) # (!\U_CPU|state.func~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000001",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector20~0_combout\,
	datab => \U_CPU|state.func~q\,
	datac => \U_CPU|state.execute~q\,
	datad => \U_CPU|cont~5_combout\,
	combout => \U_CPU|cont[1]~6_combout\);

-- Location: FF_X30_Y20_N7
\U_CPU|cont[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector19~1_combout\,
	ena => \U_CPU|cont[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|cont\(1));

-- Location: LCCOMB_X30_Y20_N8
\U_CPU|cont~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|cont~7_combout\ = \U_CPU|cont\(2) $ (((\U_CPU|cont\(3) & ((\U_CPU|cont\(0)) # (\U_CPU|cont\(1)))) # (!\U_CPU|cont\(3) & ((!\U_CPU|cont\(1)) # (!\U_CPU|cont\(0))))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100101100101101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(3),
	datab => \U_CPU|cont\(0),
	datac => \U_CPU|cont\(2),
	datad => \U_CPU|cont\(1),
	combout => \U_CPU|cont~7_combout\);

-- Location: LCCOMB_X30_Y20_N0
\U_CPU|Selector18~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector18~0_combout\ = (\U_CPU|state.func~q\ & (((!\U_CPU|cont~7_combout\)))) # (!\U_CPU|state.func~q\ & (\U_CPU|state.fetch~q\ & ((\U_CPU|Equal0~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010111000001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.fetch~q\,
	datab => \U_CPU|state.func~q\,
	datac => \U_CPU|cont~7_combout\,
	datad => \U_CPU|Equal0~0_combout\,
	combout => \U_CPU|Selector18~0_combout\);

-- Location: FF_X30_Y20_N1
\U_CPU|cont[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector18~0_combout\,
	ena => \U_CPU|cont[1]~6_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|cont\(2));

-- Location: LCCOMB_X34_Y18_N30
\U_CPU|Add0~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~17_combout\ = (\U_CPU|state.reset~q\ & (\U_CPU|stack\(2))) # (!\U_CPU|state.reset~q\ & ((!\U_CPU|cont\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010001110100011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stack\(2),
	datab => \U_CPU|cont\(2),
	datac => \U_CPU|state.reset~q\,
	combout => \U_CPU|Add0~17_combout\);

-- Location: LCCOMB_X34_Y18_N26
\U_CPU|Add0~45\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~45_combout\ = (\U_CPU|state.func~q\ & ((\U_CPU|cont\(3) & ((\U_CPU|Add10~4_combout\))) # (!\U_CPU|cont\(3) & (\U_CPU|Add0~28_combout\)))) # (!\U_CPU|state.func~q\ & (((\U_CPU|Add0~28_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100001110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.func~q\,
	datab => \U_CPU|cont\(3),
	datac => \U_CPU|Add0~28_combout\,
	datad => \U_CPU|Add10~4_combout\,
	combout => \U_CPU|Add0~45_combout\);

-- Location: FF_X34_Y18_N27
\U_CPU|stack[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Add0~45_combout\,
	ena => \U_CPU|stack[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|stack\(2));

-- Location: LCCOMB_X29_Y21_N0
\U_CPU|address[4]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address[4]~18_combout\ = (\U_CPU|address[9]~7_combout\ & ((\U_CPU|address[4]~12_combout\ & (\FLASH|altsyncram_component|auto_generated|q_b\(4))) # (!\U_CPU|address[4]~12_combout\ & ((\U_CPU|inst_next\(4)))))) # (!\U_CPU|address[9]~7_combout\ & 
-- (((\U_CPU|address[4]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_b\(4),
	datab => \U_CPU|address[9]~7_combout\,
	datac => \U_CPU|inst_next\(4),
	datad => \U_CPU|address[4]~12_combout\,
	combout => \U_CPU|address[4]~18_combout\);

-- Location: LCCOMB_X29_Y21_N2
\U_CPU|address[4]\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address\(4) = (\U_CPU|address[4]~18_combout\ & ((\U_CPU|stack\(2)) # ((!\U_CPU|address[4]~11_combout\)))) # (!\U_CPU|address[4]~18_combout\ & (((\U_CPU|address[4]~11_combout\ & \U_CPU|Add10~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stack\(2),
	datab => \U_CPU|address[4]~18_combout\,
	datac => \U_CPU|address[4]~11_combout\,
	datad => \U_CPU|Add10~4_combout\,
	combout => \U_CPU|address\(4));

-- Location: LCCOMB_X28_Y21_N16
\UA0|Equal4~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Equal4~0_combout\ = (\U_CPU|address\(4) & (!\BUS_M|space.io~0_combout\ & (!\U_CPU|address\(5) & !\U_CPU|address\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|address\(4),
	datab => \BUS_M|space.io~0_combout\,
	datac => \U_CPU|address\(5),
	datad => \U_CPU|address\(2),
	combout => \UA0|Equal4~0_combout\);

-- Location: LCCOMB_X29_Y18_N12
\UA0|Equal5~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|Equal5~2_combout\ = (\UA0|Equal4~0_combout\ & (\BUS_M|io_adr[3]~1_combout\ & (!\BUS_M|io_adr[0]~3_combout\ & !\BUS_M|io_adr[1]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|Equal4~0_combout\,
	datab => \BUS_M|io_adr[3]~1_combout\,
	datac => \BUS_M|io_adr[0]~3_combout\,
	datad => \BUS_M|io_adr[1]~2_combout\,
	combout => \UA0|Equal5~2_combout\);

-- Location: LCCOMB_X29_Y18_N8
\UA0|TX_buf[1]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|TX_buf[1]~feeder_combout\ = \T0|BUS_S|data_o[1]~12_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \T0|BUS_S|data_o[1]~12_combout\,
	combout => \UA0|TX_buf[1]~feeder_combout\);

-- Location: FF_X29_Y18_N9
\UA0|TX_buf[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \UA0|TX_buf[1]~feeder_combout\,
	ena => \UA0|TX_buf[7]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|TX_buf\(1));

-- Location: FF_X29_Y18_N23
\UA0|uconta[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \T0|BUS_S|data_o[1]~12_combout\,
	sload => VCC,
	ena => \UA0|uconta[6]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|uconta\(1));

-- Location: LCCOMB_X29_Y18_N22
\UA0|BUS_S|data_o[1]~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[1]~4_combout\ = (\UA0|Equal5~2_combout\ & ((\UA0|TX_buf\(1)) # ((\UA0|uconta\(1) & \UA0|Mux9~0_combout\)))) # (!\UA0|Equal5~2_combout\ & (((\UA0|uconta\(1) & \UA0|Mux9~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111100010001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|Equal5~2_combout\,
	datab => \UA0|TX_buf\(1),
	datac => \UA0|uconta\(1),
	datad => \UA0|Mux9~0_combout\,
	combout => \UA0|BUS_S|data_o[1]~4_combout\);

-- Location: LCCOMB_X27_Y15_N18
\UA0|ustat[1]~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|ustat[1]~1_combout\ = (\UA0|ustat\(1)) # ((!\UA0|uconta\(6) & \UA0|rx_st.stop1~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UA0|uconta\(6),
	datac => \UA0|ustat\(1),
	datad => \UA0|rx_st.stop1~q\,
	combout => \UA0|ustat[1]~1_combout\);

-- Location: FF_X27_Y15_N19
\UA0|ustat[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_rx~clkctrl_outclk\,
	d => \UA0|ustat[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|ustat\(1));

-- Location: LCCOMB_X26_Y18_N0
\UA0|BUS_S|data_o[1]~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[1]~5_combout\ = (\UA0|Equal0~0_combout\ & ((\BUS_M|io_adr[0]~3_combout\ & ((\UA0|ustat\(1)))) # (!\BUS_M|io_adr[0]~3_combout\ & (!\UA0|ucmp\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|ucmp\(1),
	datab => \UA0|Equal0~0_combout\,
	datac => \UA0|ustat\(1),
	datad => \BUS_M|io_adr[0]~3_combout\,
	combout => \UA0|BUS_S|data_o[1]~5_combout\);

-- Location: LCCOMB_X26_Y18_N2
\UA0|BUS_S|data_o[1]~6\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[1]~6_combout\ = (\UA0|BUS_S|data_o[1]~4_combout\) # ((\UA0|BUS_S|data_o[1]~5_combout\) # ((\UA0|ucontb\(1) & \UA0|Mux23~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|data_o[1]~4_combout\,
	datab => \UA0|ucontb\(1),
	datac => \UA0|Mux23~0_combout\,
	datad => \UA0|BUS_S|data_o[1]~5_combout\,
	combout => \UA0|BUS_S|data_o[1]~6_combout\);

-- Location: LCCOMB_X30_Y22_N8
\UA0|BUS_S|data_o[1]~7\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[1]~7_combout\ = (\UA0|BUS_S|adr_match~1_combout\ & (((\T0|BUS_S|data_o[1]~12_combout\)))) # (!\UA0|BUS_S|adr_match~1_combout\ & (\UA0|BUS_S|data_o[1]~6_combout\ & (!\BUS_M|io_we~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|BUS_S|data_o[1]~6_combout\,
	datab => \BUS_M|io_we~0_combout\,
	datac => \T0|BUS_S|data_o[1]~12_combout\,
	datad => \UA0|BUS_S|adr_match~1_combout\,
	combout => \UA0|BUS_S|data_o[1]~7_combout\);

-- Location: FF_X27_Y22_N19
\BANK0|dir[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	asdata => \UA0|BUS_S|data_o[1]~7_combout\,
	sload => VCC,
	ena => \BANK0|dir[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|dir\(1));

-- Location: IOIBUF_X49_Y34_N1
\pins[1]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => pins(1),
	o => \pins[1]~input_o\);

-- Location: LCCOMB_X31_Y22_N24
\BANK0|pin_buff[1]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|pin_buff[1]~0_combout\ = (\BANK0|dir\(1) & ((\BUS_M|io_we~0_combout\ & (\BANK0|pin_buff\(1))) # (!\BUS_M|io_we~0_combout\ & ((\pins[1]~input_o\))))) # (!\BANK0|dir\(1) & (((\BANK0|pin_buff\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111001011010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANK0|dir\(1),
	datab => \BUS_M|io_we~0_combout\,
	datac => \BANK0|pin_buff\(1),
	datad => \pins[1]~input_o\,
	combout => \BANK0|pin_buff[1]~0_combout\);

-- Location: FF_X31_Y22_N25
\BANK0|pin_buff[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BANK0|pin_buff[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|pin_buff\(1));

-- Location: LCCOMB_X31_Y22_N10
\BANK0|irqs~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|irqs~0_combout\ = (\BANK0|ire\(1) & ((\pins[1]~input_o\ & (!\BANK0|pin_buff\(1) & !\BANK0|ir_trg\(1))) # (!\pins[1]~input_o\ & (\BANK0|pin_buff\(1) & \BANK0|ir_trg\(1)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \pins[1]~input_o\,
	datab => \BANK0|pin_buff\(1),
	datac => \BANK0|ir_trg\(1),
	datad => \BANK0|ire\(1),
	combout => \BANK0|irqs~0_combout\);

-- Location: LCCOMB_X31_Y22_N2
\BANK0|irqs~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|irqs~1_combout\ = (\BANK0|dir\(1) & (!\BUS_M|io_we~0_combout\ & \BANK0|irqs~0_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANK0|dir\(1),
	datac => \BUS_M|io_we~0_combout\,
	datad => \BANK0|irqs~0_combout\,
	combout => \BANK0|irqs~1_combout\);

-- Location: FF_X31_Y22_N3
\BANK0|irqs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BANK0|irqs~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|irqs\(1));

-- Location: LCCOMB_X26_Y19_N30
\U_CPU|U_INT|last_irqs~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_INT|last_irqs~2_combout\ = (!\BANK0|irqs\(0) & !\U_CPU|cont\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \BANK0|irqs\(0),
	datad => \U_CPU|cont\(6),
	combout => \U_CPU|U_INT|last_irqs~2_combout\);

-- Location: FF_X26_Y19_N31
\U_CPU|U_INT|last_irqs[1]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|U_INT|last_irqs~2_combout\,
	ena => \U_CPU|U_INT|last_irqs[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|U_INT|last_irqs\(1));

-- Location: LCCOMB_X26_Y19_N16
\U_CPU|U_INT|last_irqs~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_INT|last_irqs~3_combout\ = (!\BANK0|irqs\(1) & !\U_CPU|cont\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000001010101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANK0|irqs\(1),
	datad => \U_CPU|cont\(6),
	combout => \U_CPU|U_INT|last_irqs~3_combout\);

-- Location: FF_X26_Y19_N17
\U_CPU|U_INT|last_irqs[2]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|U_INT|last_irqs~3_combout\,
	ena => \U_CPU|U_INT|last_irqs[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|U_INT|last_irqs\(2));

-- Location: LCCOMB_X26_Y19_N10
\U_CPU|U_INT|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_INT|LessThan0~0_combout\ = (\BANK0|irqs\(1) & (!\BANK0|irqs\(0) & (!\U_CPU|U_INT|last_irqs\(1) & !\U_CPU|U_INT|last_irqs\(2)))) # (!\BANK0|irqs\(1) & (((!\BANK0|irqs\(0) & !\U_CPU|U_INT|last_irqs\(1))) # (!\U_CPU|U_INT|last_irqs\(2))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000101010111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANK0|irqs\(1),
	datab => \BANK0|irqs\(0),
	datac => \U_CPU|U_INT|last_irqs\(1),
	datad => \U_CPU|U_INT|last_irqs\(2),
	combout => \U_CPU|U_INT|LessThan0~0_combout\);

-- Location: LCCOMB_X27_Y24_N24
\T0|irq~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \T0|irq~0_combout\ = (\T0|preScaler[7]~8_combout\ & (\T0|tcon\(6) & (\T0|main~4_combout\ & \T0|Equal3~4_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|preScaler[7]~8_combout\,
	datab => \T0|tcon\(6),
	datac => \T0|main~4_combout\,
	datad => \T0|Equal3~4_combout\,
	combout => \T0|irq~0_combout\);

-- Location: FF_X27_Y24_N25
\T0|irq\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \T0|irq~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \T0|irq~q\);

-- Location: LCCOMB_X26_Y19_N12
\U_CPU|U_INT|last_irqs~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_INT|last_irqs~4_combout\ = (!\U_CPU|cont\(6) & !\T0|irq~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|cont\(6),
	datad => \T0|irq~q\,
	combout => \U_CPU|U_INT|last_irqs~4_combout\);

-- Location: FF_X26_Y19_N13
\U_CPU|U_INT|last_irqs[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|U_INT|last_irqs~4_combout\,
	ena => \U_CPU|U_INT|last_irqs[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|U_INT|last_irqs\(3));

-- Location: LCCOMB_X26_Y19_N6
\U_CPU|U_INT|LessThan0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_INT|LessThan0~1_combout\ = ((\U_CPU|U_INT|LessThan0~0_combout\ & ((!\T0|irq~q\) # (!\U_CPU|U_INT|last_irqs\(3)))) # (!\U_CPU|U_INT|LessThan0~0_combout\ & (!\U_CPU|U_INT|last_irqs\(3) & !\T0|irq~q\))) # (!\U_CPU|U_INT|irq_adr\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011101110111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|LessThan0~0_combout\,
	datab => \U_CPU|U_INT|irq_adr\(0),
	datac => \U_CPU|U_INT|last_irqs\(3),
	datad => \T0|irq~q\,
	combout => \U_CPU|U_INT|LessThan0~1_combout\);

-- Location: LCCOMB_X29_Y15_N16
\UA0|irq_tx~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|irq_tx~0_combout\ = (\UA0|uconta\(5) & (!\UA0|Selector0~0_combout\ & !\UA0|uconta\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \UA0|uconta\(5),
	datac => \UA0|Selector0~0_combout\,
	datad => \UA0|uconta\(7),
	combout => \UA0|irq_tx~0_combout\);

-- Location: FF_X29_Y15_N17
\UA0|irq_tx\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \UA0|clk_tx~clkctrl_outclk\,
	d => \UA0|irq_tx~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \UA0|irq_tx~q\);

-- Location: LCCOMB_X26_Y19_N4
\U_CPU|U_INT|last_irqs~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_INT|last_irqs~1_combout\ = (!\UA0|irq_tx~q\ & !\U_CPU|cont\(6))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \UA0|irq_tx~q\,
	datad => \U_CPU|cont\(6),
	combout => \U_CPU|U_INT|last_irqs~1_combout\);

-- Location: FF_X26_Y19_N5
\U_CPU|U_INT|last_irqs[5]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|U_INT|last_irqs~1_combout\,
	ena => \U_CPU|U_INT|last_irqs[1]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|U_INT|last_irqs\(5));

-- Location: LCCOMB_X26_Y19_N24
\U_CPU|U_INT|process_0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_INT|process_0~0_combout\ = (!\BANK0|irqs\(1) & !\BANK0|irqs\(0))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000010100000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BANK0|irqs\(1),
	datac => \BANK0|irqs\(0),
	combout => \U_CPU|U_INT|process_0~0_combout\);

-- Location: LCCOMB_X26_Y19_N2
\U_CPU|U_INT|process_0~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_INT|process_0~1_combout\ = (\U_CPU|cont\(5)) # ((!\T0|irq~q\ & (!\UA0|irq_tx~q\ & \U_CPU|U_INT|process_0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \T0|irq~q\,
	datab => \UA0|irq_tx~q\,
	datac => \U_CPU|cont\(5),
	datad => \U_CPU|U_INT|process_0~0_combout\,
	combout => \U_CPU|U_INT|process_0~1_combout\);

-- Location: LCCOMB_X26_Y19_N8
\U_CPU|U_INT|process_0~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_INT|process_0~2_combout\ = (\U_CPU|U_INT|process_0~1_combout\) # ((\U_CPU|U_INT|LessThan0~1_combout\ & (\UA0|irq_tx~q\ & \U_CPU|U_INT|last_irqs\(5))) # (!\U_CPU|U_INT|LessThan0~1_combout\ & ((\UA0|irq_tx~q\) # (\U_CPU|U_INT|last_irqs\(5)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111010100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|LessThan0~1_combout\,
	datab => \UA0|irq_tx~q\,
	datac => \U_CPU|U_INT|last_irqs\(5),
	datad => \U_CPU|U_INT|process_0~1_combout\,
	combout => \U_CPU|U_INT|process_0~2_combout\);

-- Location: LCCOMB_X26_Y19_N18
\U_CPU|U_INT|irq_adr[0]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|U_INT|irq_adr[0]~0_combout\ = (!\U_CPU|cont\(6) & ((\U_CPU|U_INT|irq_adr\(0)) # (!\U_CPU|U_INT|process_0~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011110011",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|U_INT|process_0~2_combout\,
	datac => \U_CPU|U_INT|irq_adr\(0),
	datad => \U_CPU|cont\(6),
	combout => \U_CPU|U_INT|irq_adr[0]~0_combout\);

-- Location: FF_X26_Y19_N19
\U_CPU|U_INT|irq_adr[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|U_INT|irq_adr[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|U_INT|irq_adr\(0));

-- Location: LCCOMB_X28_Y19_N26
\U_CPU|Selector3~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector3~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\U_CPU|pc[0]~17_combout\) # ((\FLASH|altsyncram_component|auto_generated|q_b\(4))))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & (!\U_CPU|pc[0]~17_combout\ 
-- & ((\U_CPU|Add7~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011100110101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datab => \U_CPU|pc[0]~17_combout\,
	datac => \FLASH|altsyncram_component|auto_generated|q_b\(4),
	datad => \U_CPU|Add7~8_combout\,
	combout => \U_CPU|Selector3~0_combout\);

-- Location: LCCOMB_X28_Y19_N0
\U_CPU|pc~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|pc~26_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(7) & (((\U_CPU|Add7~8_combout\)))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(7) & ((\FLASH|altsyncram_component|auto_generated|q_a\(6) & (\U_CPU|Add6~6_combout\)) # 
-- (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & ((\U_CPU|Add7~8_combout\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111101000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	datab => \U_CPU|Add6~6_combout\,
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datad => \U_CPU|Add7~8_combout\,
	combout => \U_CPU|pc~26_combout\);

-- Location: LCCOMB_X28_Y19_N28
\U_CPU|Selector3~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector3~1_combout\ = (\U_CPU|Selector3~0_combout\ & (((\U_CPU|pc~26_combout\)) # (!\U_CPU|pc[0]~17_combout\))) # (!\U_CPU|Selector3~0_combout\ & (\U_CPU|pc[0]~17_combout\ & ((\U_CPU|Add8~8_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector3~0_combout\,
	datab => \U_CPU|pc[0]~17_combout\,
	datac => \U_CPU|pc~26_combout\,
	datad => \U_CPU|Add8~8_combout\,
	combout => \U_CPU|Selector3~1_combout\);

-- Location: LCCOMB_X28_Y20_N2
\U_CPU|Selector3~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector3~2_combout\ = (\U_CPU|state.execute~q\ & (((\U_CPU|pc[0]~16_combout\)) # (!\U_CPU|U_INT|irq_adr\(0)))) # (!\U_CPU|state.execute~q\ & (((\U_CPU|Selector3~1_combout\ & !\U_CPU|pc[0]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001110100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|irq_adr\(0),
	datab => \U_CPU|state.execute~q\,
	datac => \U_CPU|Selector3~1_combout\,
	datad => \U_CPU|pc[0]~16_combout\,
	combout => \U_CPU|Selector3~2_combout\);

-- Location: LCCOMB_X28_Y19_N22
\U_CPU|retr~5\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|retr~5_combout\ = (\U_CPU|stat\(6) & ((\U_CPU|Add6~6_combout\))) # (!\U_CPU|stat\(6) & (\U_CPU|Add7~8_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111000100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add7~8_combout\,
	datab => \U_CPU|stat\(6),
	datad => \U_CPU|Add6~6_combout\,
	combout => \U_CPU|retr~5_combout\);

-- Location: LCCOMB_X29_Y20_N26
\U_CPU|Selector3~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector3~3_combout\ = (\U_CPU|Selector3~2_combout\ & (((\U_CPU|retr~5_combout\)) # (!\U_CPU|pc[0]~16_combout\))) # (!\U_CPU|Selector3~2_combout\ & (\U_CPU|pc[0]~16_combout\ & ((\U_CPU|inst_next\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011010100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector3~2_combout\,
	datab => \U_CPU|pc[0]~16_combout\,
	datac => \U_CPU|retr~5_combout\,
	datad => \U_CPU|inst_next\(4),
	combout => \U_CPU|Selector3~3_combout\);

-- Location: LCCOMB_X29_Y20_N28
\U_CPU|Selector3~4\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector3~4_combout\ = (\U_CPU|Selector0~0_combout\ & (\U_CPU|rom_adr~0_combout\ & ((\BUS_M|data_o[4]~40_combout\)))) # (!\U_CPU|Selector0~0_combout\ & ((\U_CPU|Selector3~3_combout\) # ((\U_CPU|rom_adr~0_combout\ & \BUS_M|data_o[4]~40_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector0~0_combout\,
	datab => \U_CPU|rom_adr~0_combout\,
	datac => \U_CPU|Selector3~3_combout\,
	datad => \BUS_M|data_o[4]~40_combout\,
	combout => \U_CPU|Selector3~4_combout\);

-- Location: FF_X29_Y20_N29
\U_CPU|pc[4]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector3~4_combout\,
	ena => \U_CPU|pc[0]~20_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|pc\(4));

-- Location: LCCOMB_X28_Y19_N8
\U_CPU|rom_adr_a[4]~26\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[4]~26_combout\ = (\U_CPU|rom_adr_a[2]~2_combout\ & (((\FLASH|altsyncram_component|auto_generated|q_b\(4)) # (\U_CPU|rom_adr_a[2]~0_combout\)))) # (!\U_CPU|rom_adr_a[2]~2_combout\ & (\U_CPU|Add8~8_combout\ & 
-- ((!\U_CPU|rom_adr_a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110011100010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add8~8_combout\,
	datab => \U_CPU|rom_adr_a[2]~2_combout\,
	datac => \FLASH|altsyncram_component|auto_generated|q_b\(4),
	datad => \U_CPU|rom_adr_a[2]~0_combout\,
	combout => \U_CPU|rom_adr_a[4]~26_combout\);

-- Location: LCCOMB_X30_Y19_N2
\U_CPU|rom_adr_a[4]~27\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[4]~27_combout\ = (\U_CPU|rom_adr_a[2]~4_combout\ & (((!\U_CPU|rom_adr_a[2]~5_combout\)) # (!\U_CPU|U_INT|irq_adr\(0)))) # (!\U_CPU|rom_adr_a[2]~4_combout\ & (((\U_CPU|rom_adr_a[2]~5_combout\ & \U_CPU|inst_next\(4)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|irq_adr\(0),
	datab => \U_CPU|rom_adr_a[2]~4_combout\,
	datac => \U_CPU|rom_adr_a[2]~5_combout\,
	datad => \U_CPU|inst_next\(4),
	combout => \U_CPU|rom_adr_a[4]~27_combout\);

-- Location: LCCOMB_X28_Y19_N4
\U_CPU|rom_adr_a[4]~28\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[4]~28_combout\ = (\U_CPU|rom_adr_a[4]~27_combout\ & ((\U_CPU|retr\(4)) # ((!\U_CPU|rom_adr_a[2]~6_combout\)))) # (!\U_CPU|rom_adr_a[4]~27_combout\ & (((\U_CPU|Add6~6_combout\ & \U_CPU|rom_adr_a[2]~6_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010110011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|retr\(4),
	datab => \U_CPU|Add6~6_combout\,
	datac => \U_CPU|rom_adr_a[4]~27_combout\,
	datad => \U_CPU|rom_adr_a[2]~6_combout\,
	combout => \U_CPU|rom_adr_a[4]~28_combout\);

-- Location: LCCOMB_X28_Y19_N6
\U_CPU|rom_adr_a[4]~29\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[4]~29_combout\ = (\U_CPU|rom_adr_a[4]~26_combout\ & (((\U_CPU|rom_adr_a[4]~28_combout\) # (!\U_CPU|rom_adr_a[2]~0_combout\)))) # (!\U_CPU|rom_adr_a[4]~26_combout\ & (\U_CPU|Add7~8_combout\ & ((\U_CPU|rom_adr_a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110001011001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add7~8_combout\,
	datab => \U_CPU|rom_adr_a[4]~26_combout\,
	datac => \U_CPU|rom_adr_a[4]~28_combout\,
	datad => \U_CPU|rom_adr_a[2]~0_combout\,
	combout => \U_CPU|rom_adr_a[4]~29_combout\);

-- Location: LCCOMB_X23_Y21_N26
\U_CPU|rom_adr_a[4]~30\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[4]~30_combout\ = (\U_CPU|rom_adr_a[4]~29_combout\ & \U_CPU|state.reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|rom_adr_a[4]~29_combout\,
	datac => \U_CPU|state.reset~q\,
	combout => \U_CPU|rom_adr_a[4]~30_combout\);

-- Location: LCCOMB_X30_Y18_N8
\U_CPU|rom_adr_a[3]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[3]~21_combout\ = (\U_CPU|rom_adr_a[2]~0_combout\ & (((\U_CPU|rom_adr_a[2]~2_combout\) # (\U_CPU|Add7~6_combout\)))) # (!\U_CPU|rom_adr_a[2]~0_combout\ & (\U_CPU|Add8~6_combout\ & (!\U_CPU|rom_adr_a[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|rom_adr_a[2]~0_combout\,
	datab => \U_CPU|Add8~6_combout\,
	datac => \U_CPU|rom_adr_a[2]~2_combout\,
	datad => \U_CPU|Add7~6_combout\,
	combout => \U_CPU|rom_adr_a[3]~21_combout\);

-- Location: LCCOMB_X30_Y19_N16
\U_CPU|rom_adr_a[3]~22\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[3]~22_combout\ = (\U_CPU|rom_adr_a[2]~4_combout\ & (((!\U_CPU|rom_adr_a[2]~5_combout\)) # (!\U_CPU|U_INT|irq_adr\(0)))) # (!\U_CPU|rom_adr_a[2]~4_combout\ & (((\U_CPU|rom_adr_a[2]~5_combout\ & \U_CPU|inst_next\(3)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|irq_adr\(0),
	datab => \U_CPU|rom_adr_a[2]~4_combout\,
	datac => \U_CPU|rom_adr_a[2]~5_combout\,
	datad => \U_CPU|inst_next\(3),
	combout => \U_CPU|rom_adr_a[3]~22_combout\);

-- Location: LCCOMB_X30_Y18_N12
\U_CPU|rom_adr_a[3]~23\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[3]~23_combout\ = (\U_CPU|rom_adr_a[2]~6_combout\ & ((\U_CPU|rom_adr_a[3]~22_combout\ & (\U_CPU|retr\(3))) # (!\U_CPU|rom_adr_a[3]~22_combout\ & ((\U_CPU|Add6~4_combout\))))) # (!\U_CPU|rom_adr_a[2]~6_combout\ & 
-- (((\U_CPU|rom_adr_a[3]~22_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1011101111000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|retr\(3),
	datab => \U_CPU|rom_adr_a[2]~6_combout\,
	datac => \U_CPU|Add6~4_combout\,
	datad => \U_CPU|rom_adr_a[3]~22_combout\,
	combout => \U_CPU|rom_adr_a[3]~23_combout\);

-- Location: LCCOMB_X30_Y18_N22
\U_CPU|rom_adr_a[3]~24\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[3]~24_combout\ = (\U_CPU|rom_adr_a[3]~21_combout\ & (((\U_CPU|rom_adr_a[3]~23_combout\) # (!\U_CPU|rom_adr_a[2]~2_combout\)))) # (!\U_CPU|rom_adr_a[3]~21_combout\ & (\FLASH|altsyncram_component|auto_generated|q_b\(3) & 
-- (\U_CPU|rom_adr_a[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110110000101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_b\(3),
	datab => \U_CPU|rom_adr_a[3]~21_combout\,
	datac => \U_CPU|rom_adr_a[2]~2_combout\,
	datad => \U_CPU|rom_adr_a[3]~23_combout\,
	combout => \U_CPU|rom_adr_a[3]~24_combout\);

-- Location: LCCOMB_X23_Y20_N0
\U_CPU|rom_adr_a[3]~25\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[3]~25_combout\ = (\U_CPU|rom_adr_a[3]~24_combout\) # (!\U_CPU|state.reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000011111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \U_CPU|rom_adr_a[3]~24_combout\,
	datad => \U_CPU|state.reset~q\,
	combout => \U_CPU|rom_adr_a[3]~25_combout\);

-- Location: LCCOMB_X27_Y21_N24
\U_CPU|Equal9~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Equal9~0_combout\ = (\FLASH|altsyncram_component|auto_generated|q_a\(5) & (!\FLASH|altsyncram_component|auto_generated|q_a\(4) & (!\FLASH|altsyncram_component|auto_generated|q_a\(7) & \FLASH|altsyncram_component|auto_generated|q_a\(6))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000001000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	combout => \U_CPU|Equal9~0_combout\);

-- Location: LCCOMB_X28_Y20_N18
\U_CPU|rom_adr_a[2]~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[2]~0_combout\ = ((!\U_CPU|Equal9~0_combout\ & ((\U_CPU|Equal8~0_combout\) # (!\U_CPU|U_ALU|acu\(8))))) # (!\U_CPU|state.fetch~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111001101110111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Equal9~0_combout\,
	datab => \U_CPU|state.fetch~q\,
	datac => \U_CPU|Equal8~0_combout\,
	datad => \U_CPU|U_ALU|acu\(8),
	combout => \U_CPU|rom_adr_a[2]~0_combout\);

-- Location: LCCOMB_X30_Y19_N30
\U_CPU|rom_adr_a[2]~17\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[2]~17_combout\ = (\U_CPU|rom_adr_a[2]~4_combout\ & (((!\U_CPU|rom_adr_a[2]~5_combout\)) # (!\U_CPU|U_INT|irq_adr\(2)))) # (!\U_CPU|rom_adr_a[2]~4_combout\ & (((\U_CPU|rom_adr_a[2]~5_combout\ & \U_CPU|inst_next\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111110001001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|U_INT|irq_adr\(2),
	datab => \U_CPU|rom_adr_a[2]~4_combout\,
	datac => \U_CPU|rom_adr_a[2]~5_combout\,
	datad => \U_CPU|inst_next\(2),
	combout => \U_CPU|rom_adr_a[2]~17_combout\);

-- Location: LCCOMB_X31_Y17_N20
\U_CPU|rom_adr_a[2]~18\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[2]~18_combout\ = (\U_CPU|rom_adr_a[2]~6_combout\ & ((\U_CPU|rom_adr_a[2]~17_combout\ & (\U_CPU|retr\(2))) # (!\U_CPU|rom_adr_a[2]~17_combout\ & ((\U_CPU|Add6~2_combout\))))) # (!\U_CPU|rom_adr_a[2]~6_combout\ & 
-- (\U_CPU|rom_adr_a[2]~17_combout\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110011011000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|rom_adr_a[2]~6_combout\,
	datab => \U_CPU|rom_adr_a[2]~17_combout\,
	datac => \U_CPU|retr\(2),
	datad => \U_CPU|Add6~2_combout\,
	combout => \U_CPU|rom_adr_a[2]~18_combout\);

-- Location: LCCOMB_X31_Y17_N16
\U_CPU|rom_adr_a[2]~16\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[2]~16_combout\ = (\U_CPU|rom_adr_a[2]~2_combout\ & ((\FLASH|altsyncram_component|auto_generated|q_b\(2)) # ((\U_CPU|rom_adr_a[2]~0_combout\)))) # (!\U_CPU|rom_adr_a[2]~2_combout\ & (((\U_CPU|Add8~4_combout\ & 
-- !\U_CPU|rom_adr_a[2]~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111000010101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_b\(2),
	datab => \U_CPU|Add8~4_combout\,
	datac => \U_CPU|rom_adr_a[2]~2_combout\,
	datad => \U_CPU|rom_adr_a[2]~0_combout\,
	combout => \U_CPU|rom_adr_a[2]~16_combout\);

-- Location: LCCOMB_X31_Y17_N22
\U_CPU|rom_adr_a[2]~19\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[2]~19_combout\ = (\U_CPU|rom_adr_a[2]~0_combout\ & ((\U_CPU|rom_adr_a[2]~16_combout\ & (\U_CPU|rom_adr_a[2]~18_combout\)) # (!\U_CPU|rom_adr_a[2]~16_combout\ & ((\U_CPU|Add7~4_combout\))))) # (!\U_CPU|rom_adr_a[2]~0_combout\ & 
-- (((\U_CPU|rom_adr_a[2]~16_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|rom_adr_a[2]~0_combout\,
	datab => \U_CPU|rom_adr_a[2]~18_combout\,
	datac => \U_CPU|Add7~4_combout\,
	datad => \U_CPU|rom_adr_a[2]~16_combout\,
	combout => \U_CPU|rom_adr_a[2]~19_combout\);

-- Location: LCCOMB_X23_Y21_N0
\U_CPU|rom_adr_a[2]~20\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[2]~20_combout\ = (\U_CPU|rom_adr_a[2]~19_combout\ & \U_CPU|state.reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|rom_adr_a[2]~19_combout\,
	datac => \U_CPU|state.reset~q\,
	combout => \U_CPU|rom_adr_a[2]~20_combout\);

-- Location: LCCOMB_X30_Y19_N28
\U_CPU|rom_adr_a[1]~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[1]~12_combout\ = (\U_CPU|rom_adr_a[2]~5_combout\ & ((\U_CPU|rom_adr_a[2]~4_combout\ & ((!\U_CPU|U_INT|irq_adr\(1)))) # (!\U_CPU|rom_adr_a[2]~4_combout\ & (\U_CPU|inst_next\(1))))) # (!\U_CPU|rom_adr_a[2]~5_combout\ & 
-- (((\U_CPU|rom_adr_a[2]~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0011111110001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|inst_next\(1),
	datab => \U_CPU|rom_adr_a[2]~5_combout\,
	datac => \U_CPU|U_INT|irq_adr\(1),
	datad => \U_CPU|rom_adr_a[2]~4_combout\,
	combout => \U_CPU|rom_adr_a[1]~12_combout\);

-- Location: LCCOMB_X31_Y17_N4
\U_CPU|rom_adr_a[1]~13\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[1]~13_combout\ = (\U_CPU|rom_adr_a[2]~6_combout\ & ((\U_CPU|rom_adr_a[1]~12_combout\ & (\U_CPU|retr\(1))) # (!\U_CPU|rom_adr_a[1]~12_combout\ & ((\U_CPU|Add6~0_combout\))))) # (!\U_CPU|rom_adr_a[2]~6_combout\ & 
-- (((\U_CPU|rom_adr_a[1]~12_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1101110110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|rom_adr_a[2]~6_combout\,
	datab => \U_CPU|retr\(1),
	datac => \U_CPU|Add6~0_combout\,
	datad => \U_CPU|rom_adr_a[1]~12_combout\,
	combout => \U_CPU|rom_adr_a[1]~13_combout\);

-- Location: LCCOMB_X31_Y17_N24
\U_CPU|rom_adr_a[1]~11\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[1]~11_combout\ = (\U_CPU|rom_adr_a[2]~0_combout\ & (((\U_CPU|rom_adr_a[2]~2_combout\) # (\U_CPU|Add7~2_combout\)))) # (!\U_CPU|rom_adr_a[2]~0_combout\ & (\U_CPU|Add8~2_combout\ & (!\U_CPU|rom_adr_a[2]~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010111010100100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|rom_adr_a[2]~0_combout\,
	datab => \U_CPU|Add8~2_combout\,
	datac => \U_CPU|rom_adr_a[2]~2_combout\,
	datad => \U_CPU|Add7~2_combout\,
	combout => \U_CPU|rom_adr_a[1]~11_combout\);

-- Location: LCCOMB_X31_Y17_N30
\U_CPU|rom_adr_a[1]~14\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[1]~14_combout\ = (\U_CPU|rom_adr_a[2]~2_combout\ & ((\U_CPU|rom_adr_a[1]~11_combout\ & ((\U_CPU|rom_adr_a[1]~13_combout\))) # (!\U_CPU|rom_adr_a[1]~11_combout\ & (\FLASH|altsyncram_component|auto_generated|q_b\(1))))) # 
-- (!\U_CPU|rom_adr_a[2]~2_combout\ & (((\U_CPU|rom_adr_a[1]~11_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100111110100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_b\(1),
	datab => \U_CPU|rom_adr_a[1]~13_combout\,
	datac => \U_CPU|rom_adr_a[2]~2_combout\,
	datad => \U_CPU|rom_adr_a[1]~11_combout\,
	combout => \U_CPU|rom_adr_a[1]~14_combout\);

-- Location: LCCOMB_X23_Y21_N22
\U_CPU|rom_adr_a[1]~15\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[1]~15_combout\ = (\U_CPU|rom_adr_a[1]~14_combout\ & \U_CPU|state.reset~q\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100000011000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|rom_adr_a[1]~14_combout\,
	datac => \U_CPU|state.reset~q\,
	combout => \U_CPU|rom_adr_a[1]~15_combout\);

-- Location: LCCOMB_X27_Y21_N26
\U_CPU|Equal10~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Equal10~0_combout\ = (!\FLASH|altsyncram_component|auto_generated|q_a\(7) & (!\FLASH|altsyncram_component|auto_generated|q_a\(6) & (\FLASH|altsyncram_component|auto_generated|q_a\(4) & !\FLASH|altsyncram_component|auto_generated|q_a\(5))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	combout => \U_CPU|Equal10~0_combout\);

-- Location: LCCOMB_X31_Y18_N28
\U_CPU|Selector25~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector25~0_combout\ = (\U_CPU|Selector21~0_combout\ & (((\U_CPU|Equal10~0_combout\ & !\U_CPU|Equal1~2_combout\)) # (!\U_CPU|Equal0~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000101010001010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector21~0_combout\,
	datab => \U_CPU|Equal10~0_combout\,
	datac => \U_CPU|Equal0~0_combout\,
	datad => \U_CPU|Equal1~2_combout\,
	combout => \U_CPU|Selector25~0_combout\);

-- Location: LCCOMB_X31_Y18_N26
\U_CPU|Selector25~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector25~1_combout\ = (\rst~input_o\ & ((\U_CPU|Selector25~0_combout\) # ((\U_CPU|state~12_combout\ & \U_CPU|state.func~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010101010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U_CPU|state~12_combout\,
	datac => \U_CPU|state.func~q\,
	datad => \U_CPU|Selector25~0_combout\,
	combout => \U_CPU|Selector25~1_combout\);

-- Location: FF_X31_Y18_N27
\U_CPU|state.func\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector25~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|state.func~q\);

-- Location: LCCOMB_X31_Y18_N30
\U_CPU|Selector20~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector20~1_combout\ = (\U_CPU|state.func~q\ & (\U_CPU|cont\(0) $ (\U_CPU|cont~5_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010100000101000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.func~q\,
	datab => \U_CPU|cont\(0),
	datac => \U_CPU|cont~5_combout\,
	combout => \U_CPU|Selector20~1_combout\);

-- Location: LCCOMB_X31_Y18_N2
\U_CPU|Selector20~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector20~2_combout\ = (\U_CPU|Selector20~1_combout\) # ((\U_CPU|cont\(0) & ((\U_CPU|state.execute~q\) # (\U_CPU|Selector20~0_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101011101010",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector20~1_combout\,
	datab => \U_CPU|state.execute~q\,
	datac => \U_CPU|cont\(0),
	datad => \U_CPU|Selector20~0_combout\,
	combout => \U_CPU|Selector20~2_combout\);

-- Location: FF_X31_Y18_N3
\U_CPU|cont[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector20~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|cont\(0));

-- Location: LCCOMB_X30_Y20_N2
\U_CPU|state~12\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|state~12_combout\ = (\U_CPU|cont\(0)) # ((\U_CPU|cont\(3) & ((\U_CPU|cont\(2)) # (\U_CPU|cont\(1)))) # (!\U_CPU|cont\(3) & ((!\U_CPU|cont\(1)) # (!\U_CPU|cont\(2)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1110111111111101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|cont\(3),
	datab => \U_CPU|cont\(0),
	datac => \U_CPU|cont\(2),
	datad => \U_CPU|cont\(1),
	combout => \U_CPU|state~12_combout\);

-- Location: LCCOMB_X31_Y20_N0
\U_CPU|Selector23~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector23~0_combout\ = (\rst~input_o\) # ((\U_CPU|state.reset~q\ & !\U_CPU|state.execute~q\))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|state.reset~q\,
	datac => \U_CPU|state.execute~q\,
	datad => \rst~input_o\,
	combout => \U_CPU|Selector23~0_combout\);

-- Location: LCCOMB_X27_Y21_N12
\U_CPU|Selector23~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector23~1_combout\ = (\U_CPU|Selector23~0_combout\ & (((\rst~input_o\ & !\U_CPU|state~12_combout\)) # (!\U_CPU|state.func~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0010000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U_CPU|state~12_combout\,
	datac => \U_CPU|Selector23~0_combout\,
	datad => \U_CPU|state.func~q\,
	combout => \U_CPU|Selector23~1_combout\);

-- Location: LCCOMB_X27_Y21_N16
\U_CPU|Selector23~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector23~2_combout\ = (\U_CPU|Selector23~1_combout\ & (((\rst~input_o\ & !\U_CPU|cont~2_combout\)) # (!\U_CPU|state.fetch~q\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000110010001100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \rst~input_o\,
	datab => \U_CPU|Selector23~1_combout\,
	datac => \U_CPU|state.fetch~q\,
	datad => \U_CPU|cont~2_combout\,
	combout => \U_CPU|Selector23~2_combout\);

-- Location: FF_X27_Y21_N17
\U_CPU|state.fetch\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector23~2_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|state.fetch~q\);

-- Location: LCCOMB_X27_Y21_N10
\U_CPU|Selector21~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector21~0_combout\ = (\U_CPU|state.fetch~q\ & \U_CPU|cont~2_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datab => \U_CPU|state.fetch~q\,
	datad => \U_CPU|cont~2_combout\,
	combout => \U_CPU|Selector21~0_combout\);

-- Location: LCCOMB_X31_Y18_N0
\U_CPU|Selector21~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector21~1_combout\ = (\rst~input_o\ & (((!\U_CPU|Equal1~2_combout\) # (!\U_CPU|Equal10~0_combout\)) # (!\U_CPU|Selector21~0_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111000011110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector21~0_combout\,
	datab => \U_CPU|Equal10~0_combout\,
	datac => \rst~input_o\,
	datad => \U_CPU|Equal1~2_combout\,
	combout => \U_CPU|Selector21~1_combout\);

-- Location: FF_X31_Y18_N1
\U_CPU|state.reset\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector21~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|state.reset~q\);

-- Location: LCCOMB_X23_Y21_N24
\U_CPU|rom_adr_a[0]~10\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|rom_adr_a[0]~10_combout\ = (\U_CPU|state.reset~q\ & \U_CPU|rom_adr_a[0]~9_combout\)

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1010000010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.reset~q\,
	datac => \U_CPU|rom_adr_a[0]~9_combout\,
	combout => \U_CPU|rom_adr_a[0]~10_combout\);

-- Location: LCCOMB_X27_Y21_N28
\U_CPU|Equal0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Equal0~0_combout\ = (((\FLASH|altsyncram_component|auto_generated|q_a\(7)) # (!\FLASH|altsyncram_component|auto_generated|q_a\(6))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(4))) # (!\FLASH|altsyncram_component|auto_generated|q_a\(5))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111011111111111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \FLASH|altsyncram_component|auto_generated|q_a\(5),
	datab => \FLASH|altsyncram_component|auto_generated|q_a\(4),
	datac => \FLASH|altsyncram_component|auto_generated|q_a\(7),
	datad => \FLASH|altsyncram_component|auto_generated|q_a\(6),
	combout => \U_CPU|Equal0~0_combout\);

-- Location: LCCOMB_X31_Y18_N10
\U_CPU|Selector17~2\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector17~2_combout\ = (\U_CPU|state.execute~q\) # ((\U_CPU|state.fetch~q\ & ((\U_CPU|Equal0~0_combout\) # (!\U_CPU|cont~3_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111101111110000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Equal0~0_combout\,
	datab => \U_CPU|cont~3_combout\,
	datac => \U_CPU|state.execute~q\,
	datad => \U_CPU|state.fetch~q\,
	combout => \U_CPU|Selector17~2_combout\);

-- Location: LCCOMB_X31_Y18_N8
\U_CPU|Selector17~1\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector17~1_combout\ = (\U_CPU|state.fetch~q\ & (\U_CPU|cont~3_combout\ & (\U_CPU|Equal0~0_combout\ & !\U_CPU|Equal1~2_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000010000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.fetch~q\,
	datab => \U_CPU|cont~3_combout\,
	datac => \U_CPU|Equal0~0_combout\,
	datad => \U_CPU|Equal1~2_combout\,
	combout => \U_CPU|Selector17~1_combout\);

-- Location: LCCOMB_X31_Y18_N6
\U_CPU|Selector17~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector17~0_combout\ = (\U_CPU|state.func~q\ & (\U_CPU|cont\(3) $ (((!\U_CPU|state~12_combout\ & \rst~input_o\)))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1000001010100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|state.func~q\,
	datab => \U_CPU|state~12_combout\,
	datac => \U_CPU|cont\(3),
	datad => \rst~input_o\,
	combout => \U_CPU|Selector17~0_combout\);

-- Location: LCCOMB_X31_Y18_N20
\U_CPU|Selector17~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Selector17~3_combout\ = (\U_CPU|Selector17~1_combout\) # ((\U_CPU|Selector17~0_combout\) # ((\U_CPU|Selector17~2_combout\ & \U_CPU|cont\(3))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111111101100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Selector17~2_combout\,
	datab => \U_CPU|Selector17~1_combout\,
	datac => \U_CPU|cont\(3),
	datad => \U_CPU|Selector17~0_combout\,
	combout => \U_CPU|Selector17~3_combout\);

-- Location: FF_X31_Y18_N21
\U_CPU|cont[3]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Selector17~3_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|cont\(3));

-- Location: LCCOMB_X34_Y18_N2
\U_CPU|Add0~41\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|Add0~41_combout\ = (\U_CPU|cont\(3) & ((\U_CPU|state.func~q\ & (!\U_CPU|Add10~12_combout\)) # (!\U_CPU|state.func~q\ & ((!\U_CPU|Add0~36_combout\))))) # (!\U_CPU|cont\(3) & (((!\U_CPU|Add0~36_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0100011100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add10~12_combout\,
	datab => \U_CPU|cont\(3),
	datac => \U_CPU|Add0~36_combout\,
	datad => \U_CPU|state.func~q\,
	combout => \U_CPU|Add0~41_combout\);

-- Location: FF_X34_Y18_N3
\U_CPU|stack[6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \U_CPU|Add0~41_combout\,
	ena => \U_CPU|stack[1]~1_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \U_CPU|stack\(6));

-- Location: LCCOMB_X27_Y21_N22
\U_CPU|address[8]~21\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address[8]~21_combout\ = (\U_CPU|address~4_combout\ & (!\U_CPU|stack\(6))) # (!\U_CPU|address~4_combout\ & (((\U_CPU|cont\(3) & \U_CPU|state.func~q\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0111010001000100",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|stack\(6),
	datab => \U_CPU|address~4_combout\,
	datac => \U_CPU|cont\(3),
	datad => \U_CPU|state.func~q\,
	combout => \U_CPU|address[8]~21_combout\);

-- Location: LCCOMB_X27_Y21_N8
\U_CPU|address[8]~9\ : cycloneive_lcell_comb
-- Equation(s):
-- \U_CPU|address[8]~9_combout\ = (\U_CPU|address[8]~21_combout\ & (!\U_CPU|address[9]~7_combout\ & ((\U_CPU|Add10~12_combout\) # (\U_CPU|address~4_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000011100000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|Add10~12_combout\,
	datab => \U_CPU|address~4_combout\,
	datac => \U_CPU|address[8]~21_combout\,
	datad => \U_CPU|address[9]~7_combout\,
	combout => \U_CPU|address[8]~9_combout\);

-- Location: LCCOMB_X28_Y21_N0
\BUS_M|LessThan0~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|LessThan0~0_combout\ = (!\U_CPU|address[8]~9_combout\ & (!\U_CPU|address\(6) & !\U_CPU|address\(7)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000101",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \U_CPU|address[8]~9_combout\,
	datac => \U_CPU|address\(6),
	datad => \U_CPU|address\(7),
	combout => \BUS_M|LessThan0~0_combout\);

-- Location: LCCOMB_X25_Y22_N2
\BUS_M|io_we~0\ : cycloneive_lcell_comb
-- Equation(s):
-- \BUS_M|io_we~0_combout\ = (\BUS_M|LessThan0~0_combout\ & (\U_CPU|we~q\ & (!\U_CPU|address[9]~8_combout\ & !\BUS_M|LessThan0~1_combout\)))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000001000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|LessThan0~0_combout\,
	datab => \U_CPU|we~q\,
	datac => \U_CPU|address[9]~8_combout\,
	datad => \BUS_M|LessThan0~1_combout\,
	combout => \BUS_M|io_we~0_combout\);

-- Location: LCCOMB_X29_Y22_N8
\UA0|BUS_S|data_o[0]~3\ : cycloneive_lcell_comb
-- Equation(s):
-- \UA0|BUS_S|data_o[0]~3_combout\ = (\UA0|BUS_S|adr_match~1_combout\ & (((\T0|BUS_S|data_o[0]~9_combout\)))) # (!\UA0|BUS_S|adr_match~1_combout\ & (!\BUS_M|io_we~0_combout\ & ((\UA0|BUS_S|data_o[0]~2_combout\))))

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1100110001010000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	dataa => \BUS_M|io_we~0_combout\,
	datab => \T0|BUS_S|data_o[0]~9_combout\,
	datac => \UA0|BUS_S|data_o[0]~2_combout\,
	datad => \UA0|BUS_S|adr_match~1_combout\,
	combout => \UA0|BUS_S|data_o[0]~3_combout\);

-- Location: LCCOMB_X29_Y24_N8
\BANK0|pin[0]~feeder\ : cycloneive_lcell_comb
-- Equation(s):
-- \BANK0|pin[0]~feeder_combout\ = \UA0|BUS_S|data_o[0]~3_combout\

-- pragma translate_off
GENERIC MAP (
	lut_mask => "1111111100000000",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datad => \UA0|BUS_S|data_o[0]~3_combout\,
	combout => \BANK0|pin[0]~feeder_combout\);

-- Location: FF_X29_Y24_N9
\BANK0|pin[0]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \clk~inputclkctrl_outclk\,
	d => \BANK0|pin[0]~feeder_combout\,
	ena => \BANK0|pin[0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \BANK0|pin\(0));

-- Location: FF_X24_Y17_N1
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(6),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][6]~q\);

-- Location: FF_X23_Y18_N3
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]\ : dffeas
-- pragma translate_off
GENERIC MAP (
	is_wysiwyg => "true",
	power_up => "low")
-- pragma translate_on
PORT MAP (
	clk => \altera_internal_jtag~TCKUTAPclkctrl_outclk\,
	asdata => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irsr_reg\(7),
	clrn => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|ALT_INV_clr_reg~q\,
	sload => VCC,
	ena => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][0]~0_combout\,
	devclrn => ww_devclrn,
	devpor => ww_devpor,
	q => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|irf_reg[1][7]~q\);

-- Location: LCCOMB_X41_Y26_N0
\auto_hub|~GND\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000000000000000",
	sum_lutc_input => "datac")
-- pragma translate_on
;

-- Location: LCCOMB_X19_Y17_N14
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~q\,
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|clr_reg~_wirecell_combout\);

-- Location: LCCOMB_X20_Y17_N0
\auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell\ : cycloneive_lcell_comb
-- pragma translate_off
GENERIC MAP (
	lut_mask => "0000111100001111",
	sum_lutc_input => "datac")
-- pragma translate_on
PORT MAP (
	datac => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state\(0),
	combout => \auto_hub|instrumentation_fabric_with_node_gen:fabric_gen_new_way:with_jtag_input_gen:instrumentation_fabric|instrumentation_fabric|alt_sld_fab|sldfabric|jtag_hub_gen:real_sld_jtag_hub|shadow_jsm|state[0]~_wirecell_combout\);

-- Location: IOIBUF_X49_Y34_N8
\pins[2]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => pins(2),
	o => \pins[2]~input_o\);

-- Location: IOIBUF_X40_Y34_N1
\pins[3]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => pins(3),
	o => \pins[3]~input_o\);

-- Location: IOIBUF_X0_Y25_N8
\pins[4]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => pins(4),
	o => \pins[4]~input_o\);

-- Location: IOIBUF_X0_Y26_N15
\pins[5]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => pins(5),
	o => \pins[5]~input_o\);

-- Location: IOIBUF_X0_Y28_N8
\pins[6]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => pins(6),
	o => \pins[6]~input_o\);

-- Location: IOIBUF_X0_Y10_N22
\pins[7]~input\ : cycloneive_io_ibuf
-- pragma translate_off
GENERIC MAP (
	bus_hold => "false",
	simulate_z_as => "z")
-- pragma translate_on
PORT MAP (
	i => pins(7),
	o => \pins[7]~input_o\);
END structure;


