Vivado Simulator v2023.2
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L secureip --snapshot design_1_wrapper_func_synth xil_defaultlib.design_1_wrapper xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dbg_hub_CV
Compiling module unisims_ver.GND
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_0_sng_p...
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_0_wrap_...
Compiling module unisims_ver.MUXF7
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_0_rd_ch...
Compiling module unisims_ver.FDSE_default
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_0_wrap_...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_0_wr_ch...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_0_full_...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_0_axi_b...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_0_axi_b...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_0_0
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_1_0_sng_p...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_1_0_wrap_...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_1_0_rd_ch...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_1_0_wrap_...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_1_0_wr_ch...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_1_0_full_...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_1_0_axi_b...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_1_0_axi_b...
Compiling module xil_defaultlib.design_1_axi_bram_ctrl_1_0
Compiling module unisims_ver.VCC
Compiling module xil_defaultlib.design_1_axi_smc_0_cdc_sync
Compiling module unisims_ver.SRL16E_default
Compiling module xil_defaultlib.design_1_axi_smc_0_lpf
Compiling module xil_defaultlib.design_1_axi_smc_0_upcnt_n
Compiling module xil_defaultlib.design_1_axi_smc_0_sequence_psr
Compiling module xil_defaultlib.design_1_axi_smc_0_proc_sys_rese...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_psr_a...
Compiling module xil_defaultlib.design_1_axi_smc_0_clk_map_imp_5...
Compiling module unisims_ver.FDCE_default
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_m00e_...
Compiling module xil_defaultlib.design_1_axi_smc_0_m00_exit_pipe...
Compiling module unisims_ver.RAM32M
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_ba...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_sd...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_m00ar...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_ba...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_sd...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_m00aw...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_ba...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_sd...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_m00bn...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_ba...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_sd...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_m00rn...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_ba...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_sd...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_m00wn...
Compiling module xil_defaultlib.design_1_axi_smc_0_m00_nodes_imp...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_m00s2...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_m01e_...
Compiling module xil_defaultlib.design_1_axi_smc_0_m01_exit_pipe...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_ba...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_sd...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_m01ar...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_ba...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_sd...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_m01aw...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_ba...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_sd...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_m01bn...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_ba...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_sd...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_m01rn...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_ba...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_sd...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_m01wn...
Compiling module xil_defaultlib.design_1_axi_smc_0_m01_nodes_imp...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_m01s2...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_s00a2...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_s00mm...
Compiling module unisims_ver.CARRY4
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_s00si...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_s00tr...
Compiling module xil_defaultlib.design_1_axi_smc_0_s00_entry_pip...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_ba...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_sd...
Compiling module unisims_ver.RAM32X1D
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_ba...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_sd...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_sarn_...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_ba...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_sd...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_ba...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_sd...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_sawn_...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_ba...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_sd...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_sbn_0
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_ba...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_sd...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_srn_0
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_ba...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_sd...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_ba...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_memory_sd...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_xpm_cdc_async...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_swn_0
Compiling module xil_defaultlib.design_1_axi_smc_0_s00_nodes_imp...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_arsw_...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_awsw_...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_bsw_0
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_rsw_0
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3_wsw_0
Compiling module xil_defaultlib.design_1_axi_smc_0_switchboards_...
Compiling module xil_defaultlib.design_1_axi_smc_0_bd_afc3
Compiling module xil_defaultlib.design_1_axi_smc_0
Compiling module unisims_ver.RB36_INTERNAL_VLOG(READ_WIDTH_A=...
Compiling module unisims_ver.RAMB36E1(READ_WIDTH_A=18,READ_WI...
Compiling module xil_defaultlib.design_1_blk_mem_gen_0_0
Compiling module xil_defaultlib.design_1_dma_controller_0_0
Compiling module xil_defaultlib.design_1_jtag_axi_0_0_xpm_cdc_gr...
Compiling module xil_defaultlib.design_1_jtag_axi_0_0_xpm_cdc_gr...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB36E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.design_1_jtag_axi_0_0_xpm_cdc_gr...
Compiling module xil_defaultlib.design_1_jtag_axi_0_0_xpm_cdc_gr...
Compiling module unisims_ver.RB18_INTERNAL_VLOG(RAM_MODE="SDP...
Compiling module unisims_ver.RAMB18E1(RAM_MODE="SDP",READ_WID...
Compiling module xil_defaultlib.design_1_jtag_axi_0_0_xpm_cdc_gr...
Compiling module xil_defaultlib.design_1_jtag_axi_0_0_xpm_cdc_gr...
Compiling module unisims_ver.RAM64M
Compiling module xil_defaultlib.design_1_jtag_axi_0_0_xpm_cdc_gr...
Compiling module xil_defaultlib.design_1_jtag_axi_0_0_xpm_cdc_gr...
Compiling module xil_defaultlib.design_1_jtag_axi_0_0
Compiling module xil_defaultlib.design_1_rst_sys_clock_100M_0_cd...
Compiling module xil_defaultlib.design_1_rst_sys_clock_100M_0_cd...
Compiling module xil_defaultlib.design_1_rst_sys_clock_100M_0_lp...
Compiling module xil_defaultlib.design_1_rst_sys_clock_100M_0_up...
Compiling module xil_defaultlib.design_1_rst_sys_clock_100M_0_se...
Compiling module xil_defaultlib.design_1_rst_sys_clock_100M_0_pr...
Compiling module xil_defaultlib.design_1_rst_sys_clock_100M_0
Compiling module xil_defaultlib.design_1_system_ila_0_0_bd_f60c_...
Compiling module xil_defaultlib.design_1_system_ila_0_0_bd_f60c_...
Compiling module unisims_ver.RB36_INTERNAL_VLOG(DOA_REG=1,DOB...
Compiling module unisims_ver.RAMB36E1(DOA_REG=1,DOB_REG=1,REA...
Compiling module unisims_ver.SRLC16E_default
Compiling module unisims_ver.CFGLUT5_default
Compiling module xil_defaultlib.design_1_system_ila_0_0_bd_f60c_...
Compiling module xil_defaultlib.design_1_system_ila_0_0_bd_f60c_...
Compiling module xil_defaultlib.design_1_system_ila_0_0_bd_f60c_...
Compiling module xil_defaultlib.design_1_system_ila_0_0_bd_f60c_...
Compiling module xil_defaultlib.design_1_system_ila_0_0_bd_f60c_...
Compiling module xil_defaultlib.design_1_system_ila_0_0_bd_f60c_...
Compiling module xil_defaultlib.design_1_system_ila_0_0_bd_f60c
Compiling module xil_defaultlib.design_1_system_ila_0_0
Compiling module xil_defaultlib.design_1_vio_0_0
Compiling module xil_defaultlib.design_1
Compiling module unisims_ver.IBUF
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.glbl
Built simulation snapshot design_1_wrapper_func_synth
