read -sv run_verilog_mid/adder_32b_26_48_14a912be26739dc114471003378ccd41.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_26_48_14a912be26739dc114471003378ccd41_yosys.v
