// Seed: 2718263494
module module_0;
  localparam id_1 = -1;
  wire id_2;
  assign module_2.id_30 = 0;
endmodule
module module_1 #(
    parameter id_6 = 32'd57
) (
    input tri id_0,
    output wire id_1,
    input uwire id_2,
    output supply1 id_3,
    input tri id_4,
    output wire id_5,
    output supply0 _id_6,
    input uwire id_7,
    output tri0 id_8,
    input tri0 id_9,
    input tri id_10[-1 : id_6  !==  1 'b0]
);
  assign id_3 = -1 && id_0;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_30 = 32'd60
) (
    output wor id_0,
    input tri0 id_1,
    input wire id_2,
    input tri id_3,
    input supply0 id_4,
    input tri id_5,
    output tri0 id_6,
    output tri id_7,
    input wand id_8,
    input wire id_9,
    output tri1 id_10,
    output supply1 id_11,
    output tri1 id_12,
    input tri0 id_13,
    output supply0 id_14,
    output supply1 id_15
    , id_56,
    input tri0 id_16,
    input tri0 id_17,
    input wire id_18,
    input tri id_19,
    input uwire id_20,
    input wor id_21,
    input tri0 id_22,
    input tri0 id_23,
    input tri1 id_24,
    input wire id_25,
    output tri1 id_26,
    input supply0 id_27,
    inout tri id_28[-1  ==  1 'h0 : -1],
    input wire id_29,
    input tri _id_30
    , id_57,
    output tri id_31,
    input tri1 id_32,
    input supply1 id_33,
    output supply0 id_34,
    input wand id_35,
    input uwire id_36,
    output supply1 id_37,
    input supply1 id_38,
    input wor id_39,
    output wand id_40,
    output supply1 id_41,
    output tri0 id_42,
    output tri id_43[(  id_30  -  1  ) : -1 'b0],
    output tri1 id_44,
    input wand id_45,
    input uwire id_46,
    output supply1 id_47,
    output tri0 id_48,
    input wor id_49,
    output wor id_50,
    input tri0 id_51,
    input uwire id_52,
    input tri1 id_53[-1 : 1],
    input wor id_54
);
  logic id_58;
  module_0 modCall_1 ();
endmodule
