{
  "family": "STM32F1",
  "architecture": "arm-cortex-m3",
  "vendor": "ST",
  "mcus": {
    "STM32F103C8": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "FSMC": {
          "instances": [
            {
              "name": "FSMC",
              "base": "0xA0000000",
              "irq": 48
            }
          ],
          "registers": {
            "BCR1": {
              "offset": "0x00",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register\n          1"
            },
            "BTR1": {
              "offset": "0x04",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register\n          1"
            },
            "BCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register\n          2"
            },
            "BTR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register\n          2"
            },
            "BCR3": {
              "offset": "0x10",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register\n          3"
            },
            "BTR3": {
              "offset": "0x14",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register\n          3"
            },
            "BCR4": {
              "offset": "0x18",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select control register\n          4"
            },
            "BTR4": {
              "offset": "0x1C",
              "size": 32,
              "description": "SRAM/NOR-Flash chip-select timing register\n          4"
            },
            "PCR2": {
              "offset": "0x60",
              "size": 32,
              "description": "PC Card/NAND Flash control register\n          2"
            },
            "SR2": {
              "offset": "0x64",
              "size": 32,
              "description": "FIFO status and interrupt register\n          2"
            },
            "PMEM2": {
              "offset": "0x68",
              "size": 32,
              "description": "Common memory space timing register\n          2"
            },
            "PATT2": {
              "offset": "0x6C",
              "size": 32,
              "description": "Attribute memory space timing register\n          2"
            },
            "ECCR2": {
              "offset": "0x74",
              "size": 32,
              "description": "ECC result register 2"
            },
            "PCR3": {
              "offset": "0x80",
              "size": 32,
              "description": "PC Card/NAND Flash control register\n          3"
            },
            "SR3": {
              "offset": "0x84",
              "size": 32,
              "description": "FIFO status and interrupt register\n          3"
            },
            "PMEM3": {
              "offset": "0x88",
              "size": 32,
              "description": "Common memory space timing register\n          3"
            },
            "PATT3": {
              "offset": "0x8C",
              "size": 32,
              "description": "Attribute memory space timing register\n          3"
            },
            "ECCR3": {
              "offset": "0x94",
              "size": 32,
              "description": "ECC result register 3"
            },
            "PCR4": {
              "offset": "0xA0",
              "size": 32,
              "description": "PC Card/NAND Flash control register\n          4"
            },
            "SR4": {
              "offset": "0xA4",
              "size": 32,
              "description": "FIFO status and interrupt register\n          4"
            },
            "PMEM4": {
              "offset": "0xA8",
              "size": 32,
              "description": "Common memory space timing register\n          4"
            },
            "PATT4": {
              "offset": "0xAC",
              "size": 32,
              "description": "Attribute memory space timing register\n          4"
            },
            "PIO4": {
              "offset": "0xB0",
              "size": 32,
              "description": "I/O space timing register 4"
            },
            "BWTR1": {
              "offset": "0x104",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers\n          1"
            },
            "BWTR2": {
              "offset": "0x10C",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers\n          2"
            },
            "BWTR3": {
              "offset": "0x114",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers\n          3"
            },
            "BWTR4": {
              "offset": "0x11C",
              "size": 32,
              "description": "SRAM/NOR-Flash write timing registers\n          4"
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "PWR",
              "base": "0x40007000",
              "irq": 1
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Power control register\n          (PWR_CR)"
            },
            "CSR": {
              "offset": "0x04",
              "size": 32,
              "description": "Power control register\n          (PWR_CR)"
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "RCC",
              "base": "0x40021000",
              "irq": 5
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Clock control register"
            },
            "CFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "Clock configuration register\n          (RCC_CFGR)"
            },
            "CIR": {
              "offset": "0x08",
              "size": 32,
              "description": "Clock interrupt register\n          (RCC_CIR)"
            },
            "APB2RSTR": {
              "offset": "0x0C",
              "size": 32,
              "description": "APB2 peripheral reset register\n          (RCC_APB2RSTR)"
            },
            "APB1RSTR": {
              "offset": "0x10",
              "size": 32,
              "description": "APB1 peripheral reset register\n          (RCC_APB1RSTR)"
            },
            "AHBENR": {
              "offset": "0x14",
              "size": 32,
              "description": "AHB Peripheral Clock enable register\n          (RCC_AHBENR)"
            },
            "APB2ENR": {
              "offset": "0x18",
              "size": 32,
              "description": "APB2 peripheral clock enable register\n          (RCC_APB2ENR)"
            },
            "APB1ENR": {
              "offset": "0x1C",
              "size": 32,
              "description": "APB1 peripheral clock enable register\n          (RCC_APB1ENR)"
            },
            "BDCR": {
              "offset": "0x20",
              "size": 32,
              "description": "Backup domain control register\n          (RCC_BDCR)"
            },
            "CSR": {
              "offset": "0x24",
              "size": 32,
              "description": "Control/status register\n          (RCC_CSR)"
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOA",
              "base": "0x40010800"
            },
            {
              "name": "GPIOB",
              "base": "0x40010C00"
            },
            {
              "name": "GPIOC",
              "base": "0x40011000"
            },
            {
              "name": "GPIOD",
              "base": "0x40011400"
            },
            {
              "name": "GPIOE",
              "base": "0x40011800"
            },
            {
              "name": "GPIOF",
              "base": "0x40011C00"
            },
            {
              "name": "GPIOG",
              "base": "0x40012000"
            }
          ],
          "registers": {
            "CRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Port configuration register low\n          (GPIOn_CRL)"
            },
            "CRH": {
              "offset": "0x04",
              "size": 32,
              "description": "Port configuration register high\n          (GPIOn_CRL)"
            },
            "IDR": {
              "offset": "0x08",
              "size": 32,
              "description": "Port input data register\n          (GPIOn_IDR)"
            },
            "ODR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Port output data register\n          (GPIOn_ODR)"
            },
            "BSRR": {
              "offset": "0x10",
              "size": 32,
              "description": "Port bit set/reset register\n          (GPIOn_BSRR)"
            },
            "BRR": {
              "offset": "0x14",
              "size": 32,
              "description": "Port bit reset register\n          (GPIOn_BRR)"
            },
            "LCKR": {
              "offset": "0x18",
              "size": 32,
              "description": "Port configuration lock\n          register"
            }
          }
        },
        "AFIO": {
          "instances": [
            {
              "name": "AFIO",
              "base": "0x40010000"
            }
          ],
          "registers": {
            "EVCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Event Control Register\n          (AFIO_EVCR)"
            },
            "MAPR": {
              "offset": "0x04",
              "size": 32,
              "description": "AF remap and debug I/O configuration\n          register (AFIO_MAPR)"
            },
            "EXTICR1": {
              "offset": "0x08",
              "size": 32,
              "description": "External interrupt configuration register 1\n          (AFIO_EXTICR1)"
            },
            "EXTICR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "External interrupt configuration register 2\n          (AFIO_EXTICR2)"
            },
            "EXTICR3": {
              "offset": "0x10",
              "size": 32,
              "description": "External interrupt configuration register 3\n          (AFIO_EXTICR3)"
            },
            "EXTICR4": {
              "offset": "0x14",
              "size": 32,
              "description": "External interrupt configuration register 4\n          (AFIO_EXTICR4)"
            },
            "MAPR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "AF remap and debug I/O configuration\n          register"
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x40010400",
              "irq": 2
            }
          ],
          "registers": {
            "IMR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt mask register\n          (EXTI_IMR)"
            },
            "EMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Event mask register (EXTI_EMR)"
            },
            "RTSR": {
              "offset": "0x08",
              "size": 32,
              "description": "Rising Trigger selection register\n          (EXTI_RTSR)"
            },
            "FTSR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Falling Trigger selection register\n          (EXTI_FTSR)"
            },
            "SWIER": {
              "offset": "0x10",
              "size": 32,
              "description": "Software interrupt event register\n          (EXTI_SWIER)"
            },
            "PR": {
              "offset": "0x14",
              "size": 32,
              "description": "Pending register (EXTI_PR)"
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "DMA1",
              "base": "0x40020000",
              "irq": 11
            },
            {
              "name": "DMA2",
              "base": "0x40020400",
              "irq": 56
            }
          ],
          "registers": {
            "ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA interrupt status register\n          (DMA_ISR)"
            },
            "IFCR": {
              "offset": "0x04",
              "size": 32,
              "description": "DMA interrupt flag clear register\n          (DMA_IFCR)"
            },
            "CCR1": {
              "offset": "0x08",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA channel 1 number of data\n          register"
            },
            "CPAR1": {
              "offset": "0x10",
              "size": 32,
              "description": "DMA channel 1 peripheral address\n          register"
            },
            "CMAR1": {
              "offset": "0x14",
              "size": 32,
              "description": "DMA channel 1 memory address\n          register"
            },
            "CCR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR2": {
              "offset": "0x20",
              "size": 32,
              "description": "DMA channel 2 number of data\n          register"
            },
            "CPAR2": {
              "offset": "0x24",
              "size": 32,
              "description": "DMA channel 2 peripheral address\n          register"
            },
            "CMAR2": {
              "offset": "0x28",
              "size": 32,
              "description": "DMA channel 2 memory address\n          register"
            },
            "CCR3": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR3": {
              "offset": "0x34",
              "size": 32,
              "description": "DMA channel 3 number of data\n          register"
            },
            "CPAR3": {
              "offset": "0x38",
              "size": 32,
              "description": "DMA channel 3 peripheral address\n          register"
            },
            "CMAR3": {
              "offset": "0x3C",
              "size": 32,
              "description": "DMA channel 3 memory address\n          register"
            },
            "CCR4": {
              "offset": "0x44",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR4": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA channel 4 number of data\n          register"
            },
            "CPAR4": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA channel 4 peripheral address\n          register"
            },
            "CMAR4": {
              "offset": "0x50",
              "size": 32,
              "description": "DMA channel 4 memory address\n          register"
            },
            "CCR5": {
              "offset": "0x58",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR5": {
              "offset": "0x5C",
              "size": 32,
              "description": "DMA channel 5 number of data\n          register"
            },
            "CPAR5": {
              "offset": "0x60",
              "size": 32,
              "description": "DMA channel 5 peripheral address\n          register"
            },
            "CMAR5": {
              "offset": "0x64",
              "size": 32,
              "description": "DMA channel 5 memory address\n          register"
            },
            "CCR6": {
              "offset": "0x6C",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR6": {
              "offset": "0x70",
              "size": 32,
              "description": "DMA channel 6 number of data\n          register"
            },
            "CPAR6": {
              "offset": "0x74",
              "size": 32,
              "description": "DMA channel 6 peripheral address\n          register"
            },
            "CMAR6": {
              "offset": "0x78",
              "size": 32,
              "description": "DMA channel 6 memory address\n          register"
            },
            "CCR7": {
              "offset": "0x80",
              "size": 32,
              "description": "DMA channel configuration register\n          (DMA_CCR)"
            },
            "CNDTR7": {
              "offset": "0x84",
              "size": 32,
              "description": "DMA channel 7 number of data\n          register"
            },
            "CPAR7": {
              "offset": "0x88",
              "size": 32,
              "description": "DMA channel 7 peripheral address\n          register"
            },
            "CMAR7": {
              "offset": "0x8C",
              "size": 32,
              "description": "DMA channel 7 memory address\n          register"
            }
          }
        },
        "SDIO": {
          "instances": [
            {
              "name": "SDIO",
              "base": "0x40018000",
              "irq": 49
            }
          ],
          "registers": {
            "POWER": {
              "offset": "0x00",
              "size": 32,
              "description": "Bits 1:0 = PWRCTRL: Power supply control\n          bits"
            },
            "CLKCR": {
              "offset": "0x04",
              "size": 32,
              "description": "SDI clock control register\n          (SDIO_CLKCR)"
            },
            "ARG": {
              "offset": "0x08",
              "size": 32,
              "description": "Bits 31:0 = : Command argument"
            },
            "CMD": {
              "offset": "0x0C",
              "size": 32,
              "description": "SDIO command register\n          (SDIO_CMD)"
            },
            "RESPCMD": {
              "offset": "0x10",
              "size": 32,
              "description": "SDIO command register"
            },
            "RESPI1": {
              "offset": "0x14",
              "size": 32,
              "description": "Bits 31:0 = CARDSTATUS1"
            },
            "RESP2": {
              "offset": "0x18",
              "size": 32,
              "description": "Bits 31:0 = CARDSTATUS2"
            },
            "RESP3": {
              "offset": "0x1C",
              "size": 32,
              "description": "Bits 31:0 = CARDSTATUS3"
            },
            "RESP4": {
              "offset": "0x20",
              "size": 32,
              "description": "Bits 31:0 = CARDSTATUS4"
            },
            "DTIMER": {
              "offset": "0x24",
              "size": 32,
              "description": "Bits 31:0 = DATATIME: Data timeout\n          period"
            },
            "DLEN": {
              "offset": "0x28",
              "size": 32,
              "description": "Bits 24:0 = DATALENGTH: Data length\n          value"
            },
            "DCTRL": {
              "offset": "0x2C",
              "size": 32,
              "description": "SDIO data control register\n          (SDIO_DCTRL)"
            },
            "DCOUNT": {
              "offset": "0x30",
              "size": 32,
              "description": "Bits 24:0 = DATACOUNT: Data count\n          value"
            },
            "STA": {
              "offset": "0x34",
              "size": 32,
              "description": "SDIO status register\n          (SDIO_STA)"
            },
            "ICR": {
              "offset": "0x38",
              "size": 32,
              "description": "SDIO interrupt clear register\n          (SDIO_ICR)"
            },
            "MASK": {
              "offset": "0x3C",
              "size": 32,
              "description": "SDIO mask register (SDIO_MASK)"
            },
            "FIFOCNT": {
              "offset": "0x48",
              "size": 32,
              "description": "Bits 23:0 = FIFOCOUNT: Remaining number of\n          words to be written to or read from the\n          FIFO"
            },
            "FIFO": {
              "offset": "0x80",
              "size": 32,
              "description": "bits 31:0 = FIFOData: Receive and transmit\n          FIFO data"
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x40002800",
              "irq": 3
            }
          ],
          "registers": {
            "CRH": {
              "offset": "0x00",
              "size": 32,
              "description": "RTC Control Register High"
            },
            "CRL": {
              "offset": "0x04",
              "size": 32,
              "description": "RTC Control Register Low"
            },
            "PRLH": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC Prescaler Load Register\n          High"
            },
            "PRLL": {
              "offset": "0x0C",
              "size": 32,
              "description": "RTC Prescaler Load Register\n          Low"
            },
            "DIVH": {
              "offset": "0x10",
              "size": 32,
              "description": "RTC Prescaler Divider Register\n          High"
            },
            "DIVL": {
              "offset": "0x14",
              "size": 32,
              "description": "RTC Prescaler Divider Register\n          Low"
            },
            "CNTH": {
              "offset": "0x18",
              "size": 32,
              "description": "RTC Counter Register High"
            },
            "CNTL": {
              "offset": "0x1C",
              "size": 32,
              "description": "RTC Counter Register Low"
            },
            "ALRH": {
              "offset": "0x20",
              "size": 32,
              "description": "RTC Alarm Register High"
            },
            "ALRL": {
              "offset": "0x24",
              "size": 32,
              "description": "RTC Alarm Register Low"
            }
          }
        },
        "BKP": {
          "instances": [
            {
              "name": "BKP",
              "base": "0x40006C04"
            }
          ],
          "registers": {
            "DR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR4": {
              "offset": "0x0C",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR5": {
              "offset": "0x10",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR6": {
              "offset": "0x14",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR7": {
              "offset": "0x18",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR8": {
              "offset": "0x1C",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR9": {
              "offset": "0x20",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR10": {
              "offset": "0x24",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR11": {
              "offset": "0x3C",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR12": {
              "offset": "0x40",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR13": {
              "offset": "0x44",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR14": {
              "offset": "0x48",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR15": {
              "offset": "0x4C",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR16": {
              "offset": "0x50",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR17": {
              "offset": "0x54",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR18": {
              "offset": "0x58",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR19": {
              "offset": "0x5C",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR20": {
              "offset": "0x60",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR21": {
              "offset": "0x64",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR22": {
              "offset": "0x68",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR23": {
              "offset": "0x6C",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR24": {
              "offset": "0x70",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR25": {
              "offset": "0x74",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR26": {
              "offset": "0x78",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR27": {
              "offset": "0x7C",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR28": {
              "offset": "0x80",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR29": {
              "offset": "0x84",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR30": {
              "offset": "0x88",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR31": {
              "offset": "0x8C",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR32": {
              "offset": "0x90",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR33": {
              "offset": "0x94",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR34": {
              "offset": "0x98",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR35": {
              "offset": "0x9C",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR36": {
              "offset": "0xA0",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR37": {
              "offset": "0xA4",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR38": {
              "offset": "0xA8",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR39": {
              "offset": "0xAC",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR40": {
              "offset": "0xB0",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR41": {
              "offset": "0xB4",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "DR42": {
              "offset": "0xB8",
              "size": 32,
              "description": "Backup data register (BKP_DR)"
            },
            "RTCCR": {
              "offset": "0x28",
              "size": 32,
              "description": "RTC clock calibration register\n          (BKP_RTCCR)"
            },
            "CR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Backup control register\n          (BKP_CR)"
            },
            "CSR": {
              "offset": "0x30",
              "size": 32,
              "description": "BKP_CSR control/status register\n          (BKP_CSR)"
            }
          }
        },
        "IWDG": {
          "instances": [
            {
              "name": "IWDG",
              "base": "0x40003000"
            }
          ],
          "registers": {
            "KR": {
              "offset": "0x00",
              "size": 32,
              "description": "Key register (IWDG_KR)"
            },
            "PR": {
              "offset": "0x04",
              "size": 32,
              "description": "Prescaler register (IWDG_PR)"
            },
            "RLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Reload register (IWDG_RLR)"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register (IWDG_SR)"
            }
          }
        },
        "WWDG": {
          "instances": [
            {
              "name": "WWDG",
              "base": "0x40002C00",
              "irq": 0
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register (WWDG_CR)"
            },
            "CFR": {
              "offset": "0x04",
              "size": 32,
              "description": "Configuration register\n          (WWDG_CFR)"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "Status register (WWDG_SR)"
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "TIM1",
              "base": "0x40012C00",
              "irq": 24
            },
            {
              "name": "TIM8",
              "base": "0x40013400",
              "irq": 43
            },
            {
              "name": "TIM2",
              "base": "0x40000000",
              "irq": 28
            },
            {
              "name": "TIM3",
              "base": "0x40000400",
              "irq": 29
            },
            {
              "name": "TIM4",
              "base": "0x40000800",
              "irq": 30
            },
            {
              "name": "TIM5",
              "base": "0x40000C00",
              "irq": 50
            },
            {
              "name": "TIM9",
              "base": "0x40014C00",
              "irq": 24
            },
            {
              "name": "TIM12",
              "base": "0x40001800",
              "irq": 43
            },
            {
              "name": "TIM10",
              "base": "0x40015000",
              "irq": 25
            },
            {
              "name": "TIM11",
              "base": "0x40015400",
              "irq": 26
            },
            {
              "name": "TIM13",
              "base": "0x40001C00",
              "irq": 44
            },
            {
              "name": "TIM14",
              "base": "0x40002000",
              "irq": 45
            },
            {
              "name": "TIM6",
              "base": "0x40001000",
              "irq": 54
            },
            {
              "name": "TIM7",
              "base": "0x40001400",
              "irq": 55
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SMCR": {
              "offset": "0x08",
              "size": 32,
              "description": "slave mode control register"
            },
            "DIER": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA/Interrupt enable register"
            },
            "SR": {
              "offset": "0x10",
              "size": 32,
              "description": "status register"
            },
            "EGR": {
              "offset": "0x14",
              "size": 32,
              "description": "event generation register"
            },
            "CCMR1_Output": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register (output\n          mode)"
            },
            "CCMR1_Input": {
              "offset": "0x18",
              "size": 32,
              "description": "capture/compare mode register 1 (input\n          mode)"
            },
            "CCMR2_Output": {
              "offset": "0x1C",
              "size": 32,
              "description": "capture/compare mode register (output\n          mode)"
            },
            "CCMR2_Input": {
              "offset": "0x1C",
              "size": 32,
              "description": "capture/compare mode register 2 (input\n          mode)"
            },
            "CCER": {
              "offset": "0x20",
              "size": 32,
              "description": "capture/compare enable\n          register"
            },
            "CNT": {
              "offset": "0x24",
              "size": 32,
              "description": "counter"
            },
            "PSC": {
              "offset": "0x28",
              "size": 32,
              "description": "prescaler"
            },
            "ARR": {
              "offset": "0x2C",
              "size": 32,
              "description": "auto-reload register"
            },
            "CCR1": {
              "offset": "0x34",
              "size": 32,
              "description": "capture/compare register 1"
            },
            "CCR2": {
              "offset": "0x38",
              "size": 32,
              "description": "capture/compare register 2"
            },
            "CCR3": {
              "offset": "0x3C",
              "size": 32,
              "description": "capture/compare register 3"
            },
            "CCR4": {
              "offset": "0x40",
              "size": 32,
              "description": "capture/compare register 4"
            },
            "DCR": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA control register"
            },
            "DMAR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DMA address for full transfer"
            },
            "RCR": {
              "offset": "0x30",
              "size": 32,
              "description": "repetition counter register"
            },
            "BDTR": {
              "offset": "0x44",
              "size": 32,
              "description": "break and dead-time register"
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C1",
              "base": "0x40005400",
              "irq": 31
            },
            {
              "name": "I2C2",
              "base": "0x40005800",
              "irq": 33
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "OAR1": {
              "offset": "0x08",
              "size": 32,
              "description": "Own address register 1"
            },
            "OAR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Own address register 2"
            },
            "DR": {
              "offset": "0x10",
              "size": 32,
              "description": "Data register"
            },
            "SR1": {
              "offset": "0x14",
              "size": 32,
              "description": "Status register 1"
            },
            "SR2": {
              "offset": "0x18",
              "size": 32,
              "description": "Status register 2"
            },
            "CCR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Clock control register"
            },
            "TRISE": {
              "offset": "0x20",
              "size": 32,
              "description": "TRISE register"
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "SPI1",
              "base": "0x40013000",
              "irq": 35
            },
            {
              "name": "SPI2",
              "base": "0x40003800",
              "irq": 36
            },
            {
              "name": "SPI3",
              "base": "0x40003C00",
              "irq": 51
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 2"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "status register"
            },
            "DR": {
              "offset": "0x0C",
              "size": 32,
              "description": "data register"
            },
            "CRCPR": {
              "offset": "0x10",
              "size": 32,
              "description": "CRC polynomial register"
            },
            "RXCRCR": {
              "offset": "0x14",
              "size": 32,
              "description": "RX CRC register"
            },
            "TXCRCR": {
              "offset": "0x18",
              "size": 32,
              "description": "TX CRC register"
            },
            "I2SCFGR": {
              "offset": "0x1C",
              "size": 32,
              "description": "I2S configuration register"
            },
            "I2SPR": {
              "offset": "0x20",
              "size": 32,
              "description": "I2S prescaler register"
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "USART1",
              "base": "0x40013800",
              "irq": 37
            },
            {
              "name": "USART2",
              "base": "0x40004400",
              "irq": 38
            },
            {
              "name": "USART3",
              "base": "0x40004800",
              "irq": 39
            },
            {
              "name": "UART4",
              "base": "0x40004C00",
              "irq": 52
            },
            {
              "name": "UART5",
              "base": "0x40005000",
              "irq": 53
            }
          ],
          "registers": {
            "SR": {
              "offset": "0x00",
              "size": 32,
              "description": "Status register"
            },
            "DR": {
              "offset": "0x04",
              "size": 32,
              "description": "Data register"
            },
            "BRR": {
              "offset": "0x08",
              "size": 32,
              "description": "Baud rate register"
            },
            "CR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x10",
              "size": 32,
              "description": "Control register 2"
            },
            "CR3": {
              "offset": "0x14",
              "size": 32,
              "description": "Control register 3"
            },
            "GTPR": {
              "offset": "0x18",
              "size": 32,
              "description": "Guard time and prescaler\n          register"
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC1",
              "base": "0x40012400",
              "irq": 18
            },
            {
              "name": "ADC2",
              "base": "0x40012800",
              "irq": 18
            },
            {
              "name": "ADC3",
              "base": "0x40013C00",
              "irq": 47
            }
          ],
          "registers": {
            "SR": {
              "offset": "0x00",
              "size": 32,
              "description": "status register"
            },
            "CR1": {
              "offset": "0x04",
              "size": 32,
              "description": "control register 1"
            },
            "CR2": {
              "offset": "0x08",
              "size": 32,
              "description": "control register 2"
            },
            "SMPR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "sample time register 1"
            },
            "SMPR2": {
              "offset": "0x10",
              "size": 32,
              "description": "sample time register 2"
            },
            "JOFR1": {
              "offset": "0x14",
              "size": 32,
              "description": "injected channel data offset register\n          x"
            },
            "JOFR2": {
              "offset": "0x18",
              "size": 32,
              "description": "injected channel data offset register\n          x"
            },
            "JOFR3": {
              "offset": "0x1C",
              "size": 32,
              "description": "injected channel data offset register\n          x"
            },
            "JOFR4": {
              "offset": "0x20",
              "size": 32,
              "description": "injected channel data offset register\n          x"
            },
            "HTR": {
              "offset": "0x24",
              "size": 32,
              "description": "watchdog higher threshold\n          register"
            },
            "LTR": {
              "offset": "0x28",
              "size": 32,
              "description": "watchdog lower threshold\n          register"
            },
            "SQR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "regular sequence register 1"
            },
            "SQR2": {
              "offset": "0x30",
              "size": 32,
              "description": "regular sequence register 2"
            },
            "SQR3": {
              "offset": "0x34",
              "size": 32,
              "description": "regular sequence register 3"
            },
            "JSQR": {
              "offset": "0x38",
              "size": 32,
              "description": "injected sequence register"
            },
            "JDR1": {
              "offset": "0x3C",
              "size": 32,
              "description": "injected data register x"
            },
            "JDR2": {
              "offset": "0x40",
              "size": 32,
              "description": "injected data register x"
            },
            "JDR3": {
              "offset": "0x44",
              "size": 32,
              "description": "injected data register x"
            },
            "JDR4": {
              "offset": "0x48",
              "size": 32,
              "description": "injected data register x"
            },
            "DR": {
              "offset": "0x4C",
              "size": 32,
              "description": "regular data register"
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "CAN",
              "base": "0x40006400",
              "irq": 19
            }
          ],
          "registers": {
            "CAN_MCR": {
              "offset": "0x00",
              "size": 32,
              "description": "CAN_MCR"
            },
            "CAN_MSR": {
              "offset": "0x04",
              "size": 32,
              "description": "CAN_MSR"
            },
            "CAN_TSR": {
              "offset": "0x08",
              "size": 32,
              "description": "CAN_TSR"
            },
            "CAN_RF0R": {
              "offset": "0x0C",
              "size": 32,
              "description": "CAN_RF0R"
            },
            "CAN_RF1R": {
              "offset": "0x10",
              "size": 32,
              "description": "CAN_RF1R"
            },
            "CAN_IER": {
              "offset": "0x14",
              "size": 32,
              "description": "CAN_IER"
            },
            "CAN_ESR": {
              "offset": "0x18",
              "size": 32,
              "description": "CAN_ESR"
            },
            "CAN_BTR": {
              "offset": "0x1C",
              "size": 32,
              "description": "CAN_BTR"
            },
            "CAN_TI0R": {
              "offset": "0x180",
              "size": 32,
              "description": "CAN_TI0R"
            },
            "CAN_TDT0R": {
              "offset": "0x184",
              "size": 32,
              "description": "CAN_TDT0R"
            },
            "CAN_TDL0R": {
              "offset": "0x188",
              "size": 32,
              "description": "CAN_TDL0R"
            },
            "CAN_TDH0R": {
              "offset": "0x18C",
              "size": 32,
              "description": "CAN_TDH0R"
            },
            "CAN_TI1R": {
              "offset": "0x190",
              "size": 32,
              "description": "CAN_TI1R"
            },
            "CAN_TDT1R": {
              "offset": "0x194",
              "size": 32,
              "description": "CAN_TDT1R"
            },
            "CAN_TDL1R": {
              "offset": "0x198",
              "size": 32,
              "description": "CAN_TDL1R"
            },
            "CAN_TDH1R": {
              "offset": "0x19C",
              "size": 32,
              "description": "CAN_TDH1R"
            },
            "CAN_TI2R": {
              "offset": "0x1A0",
              "size": 32,
              "description": "CAN_TI2R"
            },
            "CAN_TDT2R": {
              "offset": "0x1A4",
              "size": 32,
              "description": "CAN_TDT2R"
            },
            "CAN_TDL2R": {
              "offset": "0x1A8",
              "size": 32,
              "description": "CAN_TDL2R"
            },
            "CAN_TDH2R": {
              "offset": "0x1AC",
              "size": 32,
              "description": "CAN_TDH2R"
            },
            "CAN_RI0R": {
              "offset": "0x1B0",
              "size": 32,
              "description": "CAN_RI0R"
            },
            "CAN_RDT0R": {
              "offset": "0x1B4",
              "size": 32,
              "description": "CAN_RDT0R"
            },
            "CAN_RDL0R": {
              "offset": "0x1B8",
              "size": 32,
              "description": "CAN_RDL0R"
            },
            "CAN_RDH0R": {
              "offset": "0x1BC",
              "size": 32,
              "description": "CAN_RDH0R"
            },
            "CAN_RI1R": {
              "offset": "0x1C0",
              "size": 32,
              "description": "CAN_RI1R"
            },
            "CAN_RDT1R": {
              "offset": "0x1C4",
              "size": 32,
              "description": "CAN_RDT1R"
            },
            "CAN_RDL1R": {
              "offset": "0x1C8",
              "size": 32,
              "description": "CAN_RDL1R"
            },
            "CAN_RDH1R": {
              "offset": "0x1CC",
              "size": 32,
              "description": "CAN_RDH1R"
            },
            "CAN_FMR": {
              "offset": "0x200",
              "size": 32,
              "description": "CAN_FMR"
            },
            "CAN_FM1R": {
              "offset": "0x204",
              "size": 32,
              "description": "CAN_FM1R"
            },
            "CAN_FS1R": {
              "offset": "0x20C",
              "size": 32,
              "description": "CAN_FS1R"
            },
            "CAN_FFA1R": {
              "offset": "0x214",
              "size": 32,
              "description": "CAN_FFA1R"
            },
            "CAN_FA1R": {
              "offset": "0x21C",
              "size": 32,
              "description": "CAN_FA1R"
            },
            "F0R1": {
              "offset": "0x240",
              "size": 32,
              "description": "Filter bank 0 register 1"
            },
            "F0R2": {
              "offset": "0x244",
              "size": 32,
              "description": "Filter bank 0 register 2"
            },
            "F1R1": {
              "offset": "0x248",
              "size": 32,
              "description": "Filter bank 1 register 1"
            },
            "F1R2": {
              "offset": "0x24C",
              "size": 32,
              "description": "Filter bank 1 register 2"
            },
            "F2R1": {
              "offset": "0x250",
              "size": 32,
              "description": "Filter bank 2 register 1"
            },
            "F2R2": {
              "offset": "0x254",
              "size": 32,
              "description": "Filter bank 2 register 2"
            },
            "F3R1": {
              "offset": "0x258",
              "size": 32,
              "description": "Filter bank 3 register 1"
            },
            "F3R2": {
              "offset": "0x25C",
              "size": 32,
              "description": "Filter bank 3 register 2"
            },
            "F4R1": {
              "offset": "0x260",
              "size": 32,
              "description": "Filter bank 4 register 1"
            },
            "F4R2": {
              "offset": "0x264",
              "size": 32,
              "description": "Filter bank 4 register 2"
            },
            "F5R1": {
              "offset": "0x268",
              "size": 32,
              "description": "Filter bank 5 register 1"
            },
            "F5R2": {
              "offset": "0x26C",
              "size": 32,
              "description": "Filter bank 5 register 2"
            },
            "F6R1": {
              "offset": "0x270",
              "size": 32,
              "description": "Filter bank 6 register 1"
            },
            "F6R2": {
              "offset": "0x274",
              "size": 32,
              "description": "Filter bank 6 register 2"
            },
            "F7R1": {
              "offset": "0x278",
              "size": 32,
              "description": "Filter bank 7 register 1"
            },
            "F7R2": {
              "offset": "0x27C",
              "size": 32,
              "description": "Filter bank 7 register 2"
            },
            "F8R1": {
              "offset": "0x280",
              "size": 32,
              "description": "Filter bank 8 register 1"
            },
            "F8R2": {
              "offset": "0x284",
              "size": 32,
              "description": "Filter bank 8 register 2"
            },
            "F9R1": {
              "offset": "0x288",
              "size": 32,
              "description": "Filter bank 9 register 1"
            },
            "F9R2": {
              "offset": "0x28C",
              "size": 32,
              "description": "Filter bank 9 register 2"
            },
            "F10R1": {
              "offset": "0x290",
              "size": 32,
              "description": "Filter bank 10 register 1"
            },
            "F10R2": {
              "offset": "0x294",
              "size": 32,
              "description": "Filter bank 10 register 2"
            },
            "F11R1": {
              "offset": "0x298",
              "size": 32,
              "description": "Filter bank 11 register 1"
            },
            "F11R2": {
              "offset": "0x29C",
              "size": 32,
              "description": "Filter bank 11 register 2"
            },
            "F12R1": {
              "offset": "0x2A0",
              "size": 32,
              "description": "Filter bank 4 register 1"
            },
            "F12R2": {
              "offset": "0x2A4",
              "size": 32,
              "description": "Filter bank 12 register 2"
            },
            "F13R1": {
              "offset": "0x2A8",
              "size": 32,
              "description": "Filter bank 13 register 1"
            },
            "F13R2": {
              "offset": "0x2AC",
              "size": 32,
              "description": "Filter bank 13 register 2"
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC",
              "base": "0x40007400"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register (DAC_CR)"
            },
            "SWTRIGR": {
              "offset": "0x04",
              "size": 32,
              "description": "DAC software trigger register\n          (DAC_SWTRIGR)"
            },
            "DHR12R1": {
              "offset": "0x08",
              "size": 32,
              "description": "DAC channel1 12-bit right-aligned data\n          holding register(DAC_DHR12R1)"
            },
            "DHR12L1": {
              "offset": "0x0C",
              "size": 32,
              "description": "DAC channel1 12-bit left aligned data\n          holding register (DAC_DHR12L1)"
            },
            "DHR8R1": {
              "offset": "0x10",
              "size": 32,
              "description": "DAC channel1 8-bit right aligned data\n          holding register (DAC_DHR8R1)"
            },
            "DHR12R2": {
              "offset": "0x14",
              "size": 32,
              "description": "DAC channel2 12-bit right aligned data\n          holding register (DAC_DHR12R2)"
            },
            "DHR12L2": {
              "offset": "0x18",
              "size": 32,
              "description": "DAC channel2 12-bit left aligned data\n          holding register (DAC_DHR12L2)"
            },
            "DHR8R2": {
              "offset": "0x1C",
              "size": 32,
              "description": "DAC channel2 8-bit right-aligned data\n          holding register (DAC_DHR8R2)"
            },
            "DHR12RD": {
              "offset": "0x20",
              "size": 32,
              "description": "Dual DAC 12-bit right-aligned data holding\n          register (DAC_DHR12RD), Bits 31:28 Reserved, Bits 15:12\n          Reserved"
            },
            "DHR12LD": {
              "offset": "0x24",
              "size": 32,
              "description": "DUAL DAC 12-bit left aligned data holding\n          register (DAC_DHR12LD), Bits 19:16 Reserved, Bits 3:0\n          Reserved"
            },
            "DHR8RD": {
              "offset": "0x28",
              "size": 32,
              "description": "DUAL DAC 8-bit right aligned data holding\n          register (DAC_DHR8RD), Bits 31:16 Reserved"
            },
            "DOR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "DAC channel1 data output register\n          (DAC_DOR1)"
            },
            "DOR2": {
              "offset": "0x30",
              "size": 32,
              "description": "DAC channel2 data output register\n          (DAC_DOR2)"
            }
          }
        },
        "DBG": {
          "instances": [
            {
              "name": "DBG",
              "base": "0xE0042000"
            }
          ],
          "registers": {
            "IDCODE": {
              "offset": "0x00",
              "size": 32,
              "description": "DBGMCU_IDCODE"
            },
            "CR": {
              "offset": "0x04",
              "size": 32,
              "description": "DBGMCU_CR"
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x40023000"
            }
          ],
          "registers": {
            "DR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data register"
            },
            "IDR": {
              "offset": "0x04",
              "size": 32,
              "description": "Independent Data register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register"
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "FLASH",
              "base": "0x40022000",
              "irq": 4
            }
          ],
          "registers": {
            "ACR": {
              "offset": "0x00",
              "size": 32,
              "description": "Flash access control register"
            },
            "KEYR": {
              "offset": "0x04",
              "size": 32,
              "description": "Flash key register"
            },
            "OPTKEYR": {
              "offset": "0x08",
              "size": 32,
              "description": "Flash option key register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "Control register"
            },
            "AR": {
              "offset": "0x14",
              "size": 32,
              "description": "Flash address register"
            },
            "OBR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Option byte register"
            },
            "WRPR": {
              "offset": "0x20",
              "size": 32,
              "description": "Write protection register"
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E000"
            }
          ],
          "registers": {
            "ICTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Controller Type\n          Register"
            },
            "STIR": {
              "offset": "0xF00",
              "size": 32,
              "description": "Software Triggered Interrupt\n          Register"
            },
            "ISER0": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER1": {
              "offset": "0x104",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ICER0": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ICER1": {
              "offset": "0x184",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ISPR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ICPR0": {
              "offset": "0x280",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "ICPR1": {
              "offset": "0x284",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "IABR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR1": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IPR0": {
              "offset": "0x400",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR1": {
              "offset": "0x404",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR2": {
              "offset": "0x408",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR3": {
              "offset": "0x40C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR4": {
              "offset": "0x410",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR5": {
              "offset": "0x414",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR6": {
              "offset": "0x418",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR7": {
              "offset": "0x41C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR8": {
              "offset": "0x420",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR9": {
              "offset": "0x424",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR10": {
              "offset": "0x428",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR11": {
              "offset": "0x42C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR12": {
              "offset": "0x430",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR13": {
              "offset": "0x434",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR14": {
              "offset": "0x438",
              "size": 32,
              "description": "Interrupt Priority Register"
            }
          }
        },
        "USB": {
          "instances": [
            {
              "name": "USB",
              "base": "0x40005C00",
              "irq": 42
            }
          ],
          "registers": {
            "EP0R": {
              "offset": "0x00",
              "size": 32,
              "description": "endpoint 0 register"
            },
            "EP1R": {
              "offset": "0x04",
              "size": 32,
              "description": "endpoint 1 register"
            },
            "EP2R": {
              "offset": "0x08",
              "size": 32,
              "description": "endpoint 2 register"
            },
            "EP3R": {
              "offset": "0x0C",
              "size": 32,
              "description": "endpoint 3 register"
            },
            "EP4R": {
              "offset": "0x10",
              "size": 32,
              "description": "endpoint 4 register"
            },
            "EP5R": {
              "offset": "0x14",
              "size": 32,
              "description": "endpoint 5 register"
            },
            "EP6R": {
              "offset": "0x18",
              "size": 32,
              "description": "endpoint 6 register"
            },
            "EP7R": {
              "offset": "0x1C",
              "size": 32,
              "description": "endpoint 7 register"
            },
            "CNTR": {
              "offset": "0x40",
              "size": 32,
              "description": "control register"
            },
            "ISTR": {
              "offset": "0x44",
              "size": 32,
              "description": "interrupt status register"
            },
            "FNR": {
              "offset": "0x48",
              "size": 32,
              "description": "frame number register"
            },
            "DADDR": {
              "offset": "0x4C",
              "size": 32,
              "description": "device address"
            },
            "BTABLE": {
              "offset": "0x50",
              "size": 32,
              "description": "Buffer table address"
            }
          }
        }
      },
      "interrupts": {
        "count": 76,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WWDG_IRQHandler"
          },
          {
            "number": 17,
            "name": "PVD_IRQHandler"
          },
          {
            "number": 18,
            "name": "TAMPER_IRQHandler"
          },
          {
            "number": 19,
            "name": "RTC_IRQHandler"
          },
          {
            "number": 20,
            "name": "FLASH_IRQHandler"
          },
          {
            "number": 21,
            "name": "RCC_IRQHandler"
          },
          {
            "number": 22,
            "name": "EXTI0_IRQHandler"
          },
          {
            "number": 23,
            "name": "EXTI1_IRQHandler"
          },
          {
            "number": 24,
            "name": "EXTI2_IRQHandler"
          },
          {
            "number": 25,
            "name": "EXTI3_IRQHandler"
          },
          {
            "number": 26,
            "name": "EXTI4_IRQHandler"
          },
          {
            "number": 27,
            "name": "DMA1_Channel1_IRQHandler"
          },
          {
            "number": 28,
            "name": "DMA1_Channel2_IRQHandler"
          },
          {
            "number": 29,
            "name": "DMA1_Channel3_IRQHandler"
          },
          {
            "number": 30,
            "name": "DMA1_Channel4_IRQHandler"
          },
          {
            "number": 31,
            "name": "DMA1_Channel5_IRQHandler"
          },
          {
            "number": 32,
            "name": "DMA1_Channel6_IRQHandler"
          },
          {
            "number": 33,
            "name": "DMA1_Channel7_IRQHandler"
          },
          {
            "number": 34,
            "name": "ADC_IRQHandler"
          },
          {
            "number": 35,
            "name": "CAN1_TX_IRQHandler"
          },
          {
            "number": 36,
            "name": "CAN1_RX0_IRQHandler"
          },
          {
            "number": 37,
            "name": "CAN1_RX1_IRQHandler"
          },
          {
            "number": 38,
            "name": "CAN1_SCE_IRQHandler"
          },
          {
            "number": 39,
            "name": "EXTI9_5_IRQHandler"
          },
          {
            "number": 40,
            "name": "TIM1_BRK_TIM9_IRQHandler"
          },
          {
            "number": 41,
            "name": "TIM1_UP_TIM10_IRQHandler"
          },
          {
            "number": 42,
            "name": "TIM1_TRG_COM_TIM11_IRQHandler"
          },
          {
            "number": 43,
            "name": "TIM1_CC_IRQHandler"
          },
          {
            "number": 44,
            "name": "TIM2_IRQHandler"
          },
          {
            "number": 45,
            "name": "TIM3_IRQHandler"
          },
          {
            "number": 46,
            "name": "TIM4_IRQHandler"
          },
          {
            "number": 47,
            "name": "I2C1_EV_IRQHandler"
          },
          {
            "number": 48,
            "name": "I2C1_ER_IRQHandler"
          },
          {
            "number": 49,
            "name": "I2C2_EV_IRQHandler"
          },
          {
            "number": 50,
            "name": "I2C2_ER_IRQHandler"
          },
          {
            "number": 51,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 52,
            "name": "SPI2_IRQHandler"
          },
          {
            "number": 53,
            "name": "USART1_IRQHandler"
          },
          {
            "number": 54,
            "name": "USART2_IRQHandler"
          },
          {
            "number": 55,
            "name": "USART3_IRQHandler"
          },
          {
            "number": 56,
            "name": "EXTI15_10_IRQHandler"
          },
          {
            "number": 57,
            "name": "RTCAlarm_IRQHandler"
          },
          {
            "number": 58,
            "name": "USB_FS_WKUP_IRQHandler"
          },
          {
            "number": 59,
            "name": "TIM8_BRK_TIM12_IRQHandler"
          },
          {
            "number": 60,
            "name": "TIM8_UP_TIM13_IRQHandler"
          },
          {
            "number": 61,
            "name": "TIM8_TRG_COM_TIM14_IRQHandler"
          },
          {
            "number": 62,
            "name": "TIM8_CC_IRQHandler"
          },
          {
            "number": 63,
            "name": "ADC3_IRQHandler"
          },
          {
            "number": 64,
            "name": "FSMC_IRQHandler"
          },
          {
            "number": 65,
            "name": "SDIO_IRQHandler"
          },
          {
            "number": 66,
            "name": "TIM5_IRQHandler"
          },
          {
            "number": 67,
            "name": "SPI3_IRQHandler"
          },
          {
            "number": 68,
            "name": "UART4_IRQHandler"
          },
          {
            "number": 69,
            "name": "UART5_IRQHandler"
          },
          {
            "number": 70,
            "name": "TIM6_IRQHandler"
          },
          {
            "number": 71,
            "name": "TIM7_IRQHandler"
          },
          {
            "number": 72,
            "name": "DMA2_Channel1_IRQHandler"
          },
          {
            "number": 73,
            "name": "DMA2_Channel2_IRQHandler"
          },
          {
            "number": 74,
            "name": "DMA2_Channel3_IRQHandler"
          },
          {
            "number": 75,
            "name": "DMA2_Channel4_5_IRQHandler"
          }
        ]
      },
      "description": "STM32F103C8 - 64KB Flash, 20KB RAM (Blue Pill)"
    }
  },
  "description": "STM32F1 series - ARM Cortex-M3 MCUs (Blue Pill compatible)"
}
