|Lab2
LEDG[0] <= inst3.DB_MAX_OUTPUT_PORT_TYPE
SW[0] => inst3.IN1
SW[0] => inst.IN0
SW[1] => inst2.IN0
SW[2] => inst1.IN1
LEDR[0] <= inst.DB_MAX_OUTPUT_PORT_TYPE


