// Seed: 3117227369
module module_0 (
    input  tri1 id_0,
    output wire id_1
    , id_6,
    output wire id_2,
    input  tri  id_3,
    input  tri1 id_4
);
  wire id_7;
  always @(negedge {1, 1, 1}) id_2 = id_4;
  id_8(
      .id_0((id_4) < 1), .id_1(1), .id_2(1), .id_3(id_6), .id_4(id_0)
  );
  wire id_9;
endmodule
module module_1 (
    input wand id_0,
    input supply1 id_1,
    output wand id_2,
    output wire id_3,
    output wand id_4
);
  assign id_3 = 1;
  module_0 modCall_1 (
      id_0,
      id_3,
      id_4,
      id_0,
      id_0
  );
endmodule
