#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Thu Jun 14 22:19:55 2018
# Process ID: 3988
# Current directory: E:/shu_zi_luo_ji/shiyan2_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent7908 E:\shu_zi_luo_ji\shiyan2_1\shiyan2.xpr
# Log file: E:/shu_zi_luo_ji/shiyan2_1/vivado.log
# Journal file: E:/shu_zi_luo_ji/shiyan2_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/shu_zi_luo_ji/shiyan2_1/shiyan2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivado/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 900.621 ; gain = 153.492
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'M2_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj M2_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sources_1/imports/new/2_1_A.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sources_1/imports/new/JK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module JK
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sim_1/imports/new/M2_test.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module M2_test
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: D:/vivado/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 9536edca1b8740a7815feff53195a710 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot M2_test_behav xil_defaultlib.M2_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port IJ [E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sources_1/imports/new/2_1_A.v:9]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port IK [E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sources_1/imports/new/2_1_A.v:10]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port IJ [E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sources_1/imports/new/2_1_A.v:11]
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 1 for port IK [E:/shu_zi_luo_ji/shiyan2_1/shiyan2.srcs/sources_1/imports/new/2_1_A.v:12]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.JK
Compiling module xil_defaultlib.M2
Compiling module xil_defaultlib.M2_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot M2_test_behav

****** Webtalk v2018.1 (64-bit)
  **** SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
  **** IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim/xsim.dir/M2_test_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim/xsim.dir/M2_test_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Thu Jun 14 22:20:34 2018. For additional details about this file, please refer to the WebTalk help file at D:/vivado/Vivado/2018.1/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Thu Jun 14 22:20:34 2018...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 917.809 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '6' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/shu_zi_luo_ji/shiyan2_1/shiyan2.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "M2_test_behav -key {Behavioral:sim_1:Functional:M2_test} -tclbatch {M2_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.1
Time resolution is 1 ps
source M2_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'M2_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:11 . Memory (MB): peak = 925.262 ; gain = 7.887
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 942.098 ; gain = 0.000
exit
INFO: [Common 17-206] Exiting Vivado at Thu Jun 14 22:21:01 2018...
