Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Tue Apr 15 04:11:19 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                 Violations  
---------  ----------------  ------------------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell                 435         
LUTAR-1    Warning           LUT drives async reset alert                1           
SYNTH-6    Warning           Timing of a RAM block might be sub-optimal  3           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (435)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1150)
5. checking no_input_delay (8)
6. checking no_output_delay (62)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (435)
--------------------------
 There are 435 register/latch pins with no clock driven by root clock pin: D_slowclk_dff_q_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1150)
---------------------------------------------------
 There are 1150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (62)
--------------------------------
 There are 62 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      8.419        0.000                      0                    3        0.239        0.000                      0                    3        4.500        0.000                       0                     4  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               8.419        0.000                      0                    3        0.239        0.000                      0                    3        4.500        0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        8.419ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.239ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.419ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.664ns  (logic 0.795ns (47.773%)  route 0.869ns (52.227%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.151ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.567     5.151    clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.478     5.629 r  D_slowclk_dff_q_reg[2]/Q
                         net (fo=2, routed)           0.869     6.499    reset_cond/slowclk
    SLICE_X14Y40         LUT4 (Prop_lut4_I2_O)        0.317     6.816 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     6.816    reset_cond_n_0
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.448    14.853    clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[2]/C
                         clock pessimism              0.298    15.151    
                         clock uncertainty           -0.035    15.116    
    SLICE_X14Y40         FDRE (Setup_fdre_C_D)        0.118    15.234    D_slowclk_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.234    
                         arrival time                          -6.816    
  -------------------------------------------------------------------
                         slack                                  8.419    

Slack (MET) :             8.816ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.206ns  (logic 0.580ns (48.084%)  route 0.626ns (51.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.561     5.145    clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     5.601 r  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           0.626     6.228    reset_cond/D_slowclk_dff_q_reg[2]
    SLICE_X14Y40         LUT3 (Prop_lut3_I1_O)        0.124     6.352 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     6.352    reset_cond_n_2
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.448    14.853    clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
                         clock pessimism              0.273    15.126    
                         clock uncertainty           -0.035    15.091    
    SLICE_X14Y40         FDRE (Setup_fdre_C_D)        0.077    15.168    D_slowclk_dff_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.168    
                         arrival time                          -6.352    
  -------------------------------------------------------------------
                         slack                                  8.816    

Slack (MET) :             8.898ns  (required time - arrival time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.113ns  (logic 0.606ns (54.424%)  route 0.507ns (45.576%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.561     5.145    clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.456     5.601 f  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           0.507     6.109    reset_cond/D_slowclk_dff_q_reg[2]
    SLICE_X13Y33         LUT2 (Prop_lut2_I0_O)        0.150     6.259 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.259    reset_cond_n_3
    SLICE_X13Y33         FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.443    14.848    clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
                         clock pessimism              0.297    15.145    
                         clock uncertainty           -0.035    15.110    
    SLICE_X13Y33         FDRE (Setup_fdre_C_D)        0.047    15.157    D_slowclk_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.157    
                         arrival time                          -6.259    
  -------------------------------------------------------------------
                         slack                                  8.898    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.207ns (55.930%)  route 0.163ns (44.070%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.565     1.509    clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  D_slowclk_dff_q_reg[1]/Q
                         net (fo=2, routed)           0.163     1.836    reset_cond/D_slowclk_dff_q_reg[2]_0
    SLICE_X14Y40         LUT4 (Prop_lut4_I1_O)        0.043     1.879 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     1.879    reset_cond_n_0
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.835     2.025    clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[2]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.131     1.640    D_slowclk_dff_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.879    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.561     1.505    clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y33         FDRE (Prop_fdre_C_Q)         0.141     1.646 f  D_slowclk_dff_q_reg[0]/Q
                         net (fo=3, routed)           0.170     1.816    reset_cond/D_slowclk_dff_q_reg[2]
    SLICE_X13Y33         LUT2 (Prop_lut2_I0_O)        0.042     1.858 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     1.858    reset_cond_n_3
    SLICE_X13Y33         FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.829     2.019    clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  D_slowclk_dff_q_reg[0]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X13Y33         FDRE (Hold_fdre_C_D)         0.105     1.610    D_slowclk_dff_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 D_slowclk_dff_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.565     1.509    clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y40         FDRE (Prop_fdre_C_Q)         0.164     1.673 r  D_slowclk_dff_q_reg[1]/Q
                         net (fo=2, routed)           0.163     1.836    reset_cond/D_slowclk_dff_q_reg[2]_0
    SLICE_X14Y40         LUT3 (Prop_lut3_I0_O)        0.045     1.881 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     1.881    reset_cond_n_2
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.835     2.025    clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/C
                         clock pessimism             -0.516     1.509    
    SLICE_X14Y40         FDRE (Hold_fdre_C_D)         0.120     1.629    D_slowclk_dff_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.252    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X13Y33   D_slowclk_dff_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y40   D_slowclk_dff_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y40   D_slowclk_dff_q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y33   D_slowclk_dff_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y33   D_slowclk_dff_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40   D_slowclk_dff_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40   D_slowclk_dff_q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40   D_slowclk_dff_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40   D_slowclk_dff_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y33   D_slowclk_dff_q_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y33   D_slowclk_dff_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40   D_slowclk_dff_q_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40   D_slowclk_dff_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40   D_slowclk_dff_q_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y40   D_slowclk_dff_q_reg[2]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1213 Endpoints
Min Delay          1213 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            timerseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.519ns  (logic 11.365ns (24.430%)  route 35.155ns (75.570%))
  Logic Levels:           36  (CARRY4=6 FDSE=1 LUT2=5 LUT3=2 LUT4=4 LUT5=6 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDSE                         0.000     0.000 r  sm/D_states_q_reg[2]/C
    SLICE_X40Y40         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  sm/D_states_q_reg[2]/Q
                         net (fo=174, routed)         3.389     3.845    sm/D_states_q[2]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.152     3.997 f  sm/D_states_q[6]_i_13/O
                         net (fo=9, routed)           1.692     5.689    sm/D_states_q[6]_i_13_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.326     6.015 r  sm/ram_reg_i_118/O
                         net (fo=2, routed)           0.927     6.943    sm/ram_reg_i_118_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.067 r  sm/ram_reg_i_67/O
                         net (fo=46, routed)          2.166     9.233    sm/M_sm_ra1[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.357 f  sm/out_sig0_carry__0_i_11/O
                         net (fo=1, routed)           0.958    10.315    sm/out_sig0_carry__0_i_11_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I3_O)        0.124    10.439 f  sm/out_sig0_carry__0_i_2/O
                         net (fo=21, routed)          1.993    12.432    sm/M_reg_rd1[3]
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.556 r  sm/i__carry__1_i_8/O
                         net (fo=5, routed)           0.987    13.543    L_reg/L_179c6288_remainder0__0_carry__1_i_9_0
    SLICE_X31Y31         LUT2 (Prop_lut2_I1_O)        0.124    13.667 r  L_reg/L_179c6288_remainder0__0_carry_i_17/O
                         net (fo=3, routed)           0.598    14.265    L_reg/L_179c6288_remainder0__0_carry_i_17_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.389 f  L_reg/L_179c6288_remainder0__0_carry__1_i_9/O
                         net (fo=2, routed)           0.492    14.881    L_reg/L_179c6288_remainder0__0_carry__1_i_9_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.150    15.031 f  L_reg/L_179c6288_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           0.627    15.658    L_reg/L_179c6288_remainder0__0_carry__1_i_7_n_0
    SLICE_X31Y30         LUT4 (Prop_lut4_I1_O)        0.352    16.010 r  L_reg/L_179c6288_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.823    16.833    L_reg/L_179c6288_remainder0__0_carry__1_i_6_0
    SLICE_X30Y28         LUT5 (Prop_lut5_I3_O)        0.326    17.159 r  L_reg/L_179c6288_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    17.159    timerseg_driver/decimal_renderer/S[3]
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.535 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.535    timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.754 f  timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.819    18.573    L_reg/L_179c6288_remainder0[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.295    18.868 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=15, routed)          1.361    20.229    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.124    20.353 r  L_reg/i__carry__0_i_9/O
                         net (fo=18, routed)          1.026    21.380    L_reg/i__carry__0_i_12__0_1
    SLICE_X30Y26         LUT5 (Prop_lut5_I0_O)        0.124    21.504 r  L_reg/i__carry__0_i_19/O
                         net (fo=6, routed)           0.455    21.959    L_reg/i__carry__0_i_19_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124    22.083 r  L_reg/i__carry_i_20/O
                         net (fo=3, routed)           0.843    22.925    L_reg/i__carry_i_20_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.152    23.077 r  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.762    23.839    L_reg/i__carry_i_13_n_0
    SLICE_X28Y28         LUT3 (Prop_lut3_I1_O)        0.326    24.165 r  L_reg/i__carry__0_i_14/O
                         net (fo=3, routed)           1.026    25.191    L_reg/i__carry__0_i_14_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    25.315 r  L_reg/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    25.315    timerseg_driver/decimal_renderer/i__carry__0_i_15_0[1]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.865 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.865    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.178 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.331    27.509    L_reg/L_179c6288_remainder0_inferred__1/i__carry__2[3]
    SLICE_X33Y27         LUT6 (Prop_lut6_I0_O)        0.306    27.815 f  L_reg/i__carry_i_30/O
                         net (fo=1, routed)           0.263    28.078    L_reg/i__carry_i_30_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  L_reg/i__carry_i_26/O
                         net (fo=4, routed)           1.187    29.389    L_reg/i__carry_i_26_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I0_O)        0.124    29.513 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=5, routed)           1.164    30.677    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124    30.801 r  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           1.020    31.821    L_reg/i__carry_i_14_n_0
    SLICE_X31Y32         LUT2 (Prop_lut2_I0_O)        0.152    31.973 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.834    32.807    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[0]
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    33.529 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.529    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.768 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.953    34.720    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X35Y27         LUT4 (Prop_lut4_I0_O)        0.301    35.021 f  timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           0.274    35.295    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I4_O)        0.124    35.419 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.663    36.082    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    36.206 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.959    37.165    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.124    37.289 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.959    38.248    L_reg/timerseg[1]
    SLICE_X38Y26         LUT6 (Prop_lut6_I2_O)        0.124    38.372 r  L_reg/timerseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.603    42.976    timerseg_OBUF[6]
    C7                   OBUF (Prop_obuf_I_O)         3.544    46.519 r  timerseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    46.519    timerseg[6]
    C7                                                                r  timerseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            timerseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        46.314ns  (logic 11.347ns (24.500%)  route 34.967ns (75.500%))
  Logic Levels:           36  (CARRY4=6 FDSE=1 LUT2=5 LUT3=2 LUT4=4 LUT5=6 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDSE                         0.000     0.000 r  sm/D_states_q_reg[2]/C
    SLICE_X40Y40         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  sm/D_states_q_reg[2]/Q
                         net (fo=174, routed)         3.389     3.845    sm/D_states_q[2]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.152     3.997 f  sm/D_states_q[6]_i_13/O
                         net (fo=9, routed)           1.692     5.689    sm/D_states_q[6]_i_13_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.326     6.015 r  sm/ram_reg_i_118/O
                         net (fo=2, routed)           0.927     6.943    sm/ram_reg_i_118_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.067 r  sm/ram_reg_i_67/O
                         net (fo=46, routed)          2.166     9.233    sm/M_sm_ra1[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.357 f  sm/out_sig0_carry__0_i_11/O
                         net (fo=1, routed)           0.958    10.315    sm/out_sig0_carry__0_i_11_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I3_O)        0.124    10.439 f  sm/out_sig0_carry__0_i_2/O
                         net (fo=21, routed)          1.993    12.432    sm/M_reg_rd1[3]
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.556 r  sm/i__carry__1_i_8/O
                         net (fo=5, routed)           0.987    13.543    L_reg/L_179c6288_remainder0__0_carry__1_i_9_0
    SLICE_X31Y31         LUT2 (Prop_lut2_I1_O)        0.124    13.667 r  L_reg/L_179c6288_remainder0__0_carry_i_17/O
                         net (fo=3, routed)           0.598    14.265    L_reg/L_179c6288_remainder0__0_carry_i_17_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.389 f  L_reg/L_179c6288_remainder0__0_carry__1_i_9/O
                         net (fo=2, routed)           0.492    14.881    L_reg/L_179c6288_remainder0__0_carry__1_i_9_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.150    15.031 f  L_reg/L_179c6288_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           0.627    15.658    L_reg/L_179c6288_remainder0__0_carry__1_i_7_n_0
    SLICE_X31Y30         LUT4 (Prop_lut4_I1_O)        0.352    16.010 r  L_reg/L_179c6288_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.823    16.833    L_reg/L_179c6288_remainder0__0_carry__1_i_6_0
    SLICE_X30Y28         LUT5 (Prop_lut5_I3_O)        0.326    17.159 r  L_reg/L_179c6288_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    17.159    timerseg_driver/decimal_renderer/S[3]
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.535 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.535    timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.754 f  timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.819    18.573    L_reg/L_179c6288_remainder0[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.295    18.868 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=15, routed)          1.361    20.229    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.124    20.353 r  L_reg/i__carry__0_i_9/O
                         net (fo=18, routed)          1.026    21.380    L_reg/i__carry__0_i_12__0_1
    SLICE_X30Y26         LUT5 (Prop_lut5_I0_O)        0.124    21.504 r  L_reg/i__carry__0_i_19/O
                         net (fo=6, routed)           0.455    21.959    L_reg/i__carry__0_i_19_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124    22.083 r  L_reg/i__carry_i_20/O
                         net (fo=3, routed)           0.843    22.925    L_reg/i__carry_i_20_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.152    23.077 r  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.762    23.839    L_reg/i__carry_i_13_n_0
    SLICE_X28Y28         LUT3 (Prop_lut3_I1_O)        0.326    24.165 r  L_reg/i__carry__0_i_14/O
                         net (fo=3, routed)           1.026    25.191    L_reg/i__carry__0_i_14_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    25.315 r  L_reg/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    25.315    timerseg_driver/decimal_renderer/i__carry__0_i_15_0[1]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.865 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.865    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.178 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.331    27.509    L_reg/L_179c6288_remainder0_inferred__1/i__carry__2[3]
    SLICE_X33Y27         LUT6 (Prop_lut6_I0_O)        0.306    27.815 f  L_reg/i__carry_i_30/O
                         net (fo=1, routed)           0.263    28.078    L_reg/i__carry_i_30_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  L_reg/i__carry_i_26/O
                         net (fo=4, routed)           1.187    29.389    L_reg/i__carry_i_26_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I0_O)        0.124    29.513 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=5, routed)           1.164    30.677    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124    30.801 r  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           1.020    31.821    L_reg/i__carry_i_14_n_0
    SLICE_X31Y32         LUT2 (Prop_lut2_I0_O)        0.152    31.973 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.834    32.807    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[0]
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    33.529 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.529    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.768 f  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.953    34.720    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X35Y27         LUT4 (Prop_lut4_I0_O)        0.301    35.021 r  timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           0.274    35.295    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I4_O)        0.124    35.419 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.663    36.082    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    36.206 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.959    37.165    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.124    37.289 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.088    38.377    L_reg/timerseg[1]
    SLICE_X38Y26         LUT6 (Prop_lut6_I2_O)        0.124    38.501 r  L_reg/timerseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.287    42.788    timerseg_OBUF[1]
    D5                   OBUF (Prop_obuf_I_O)         3.526    46.314 r  timerseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    46.314    timerseg[1]
    D5                                                                r  timerseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            timerseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.943ns  (logic 11.368ns (24.744%)  route 34.575ns (75.256%))
  Logic Levels:           36  (CARRY4=6 FDSE=1 LUT2=5 LUT3=3 LUT4=4 LUT5=6 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDSE                         0.000     0.000 r  sm/D_states_q_reg[2]/C
    SLICE_X40Y40         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  sm/D_states_q_reg[2]/Q
                         net (fo=174, routed)         3.389     3.845    sm/D_states_q[2]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.152     3.997 f  sm/D_states_q[6]_i_13/O
                         net (fo=9, routed)           1.692     5.689    sm/D_states_q[6]_i_13_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.326     6.015 r  sm/ram_reg_i_118/O
                         net (fo=2, routed)           0.927     6.943    sm/ram_reg_i_118_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.067 r  sm/ram_reg_i_67/O
                         net (fo=46, routed)          2.166     9.233    sm/M_sm_ra1[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.357 f  sm/out_sig0_carry__0_i_11/O
                         net (fo=1, routed)           0.958    10.315    sm/out_sig0_carry__0_i_11_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I3_O)        0.124    10.439 f  sm/out_sig0_carry__0_i_2/O
                         net (fo=21, routed)          1.993    12.432    sm/M_reg_rd1[3]
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.556 r  sm/i__carry__1_i_8/O
                         net (fo=5, routed)           0.987    13.543    L_reg/L_179c6288_remainder0__0_carry__1_i_9_0
    SLICE_X31Y31         LUT2 (Prop_lut2_I1_O)        0.124    13.667 r  L_reg/L_179c6288_remainder0__0_carry_i_17/O
                         net (fo=3, routed)           0.598    14.265    L_reg/L_179c6288_remainder0__0_carry_i_17_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.389 f  L_reg/L_179c6288_remainder0__0_carry__1_i_9/O
                         net (fo=2, routed)           0.492    14.881    L_reg/L_179c6288_remainder0__0_carry__1_i_9_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.150    15.031 f  L_reg/L_179c6288_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           0.627    15.658    L_reg/L_179c6288_remainder0__0_carry__1_i_7_n_0
    SLICE_X31Y30         LUT4 (Prop_lut4_I1_O)        0.352    16.010 r  L_reg/L_179c6288_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.823    16.833    L_reg/L_179c6288_remainder0__0_carry__1_i_6_0
    SLICE_X30Y28         LUT5 (Prop_lut5_I3_O)        0.326    17.159 r  L_reg/L_179c6288_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    17.159    timerseg_driver/decimal_renderer/S[3]
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.535 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.535    timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.754 f  timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.819    18.573    L_reg/L_179c6288_remainder0[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.295    18.868 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=15, routed)          1.361    20.229    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.124    20.353 r  L_reg/i__carry__0_i_9/O
                         net (fo=18, routed)          1.026    21.380    L_reg/i__carry__0_i_12__0_1
    SLICE_X30Y26         LUT5 (Prop_lut5_I0_O)        0.124    21.504 r  L_reg/i__carry__0_i_19/O
                         net (fo=6, routed)           0.455    21.959    L_reg/i__carry__0_i_19_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124    22.083 r  L_reg/i__carry_i_20/O
                         net (fo=3, routed)           0.843    22.925    L_reg/i__carry_i_20_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.152    23.077 r  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.762    23.839    L_reg/i__carry_i_13_n_0
    SLICE_X28Y28         LUT3 (Prop_lut3_I1_O)        0.326    24.165 r  L_reg/i__carry__0_i_14/O
                         net (fo=3, routed)           1.026    25.191    L_reg/i__carry__0_i_14_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    25.315 r  L_reg/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    25.315    timerseg_driver/decimal_renderer/i__carry__0_i_15_0[1]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.865 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.865    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.178 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.331    27.509    L_reg/L_179c6288_remainder0_inferred__1/i__carry__2[3]
    SLICE_X33Y27         LUT6 (Prop_lut6_I0_O)        0.306    27.815 f  L_reg/i__carry_i_30/O
                         net (fo=1, routed)           0.263    28.078    L_reg/i__carry_i_30_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  L_reg/i__carry_i_26/O
                         net (fo=4, routed)           1.187    29.389    L_reg/i__carry_i_26_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I0_O)        0.124    29.513 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=5, routed)           1.164    30.677    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124    30.801 r  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           1.020    31.821    L_reg/i__carry_i_14_n_0
    SLICE_X31Y32         LUT2 (Prop_lut2_I0_O)        0.152    31.973 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.834    32.807    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[0]
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    33.529 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.529    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.768 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.953    34.720    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X35Y27         LUT4 (Prop_lut4_I0_O)        0.301    35.021 f  timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           0.274    35.295    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I4_O)        0.124    35.419 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.796    36.216    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y27         LUT3 (Prop_lut3_I2_O)        0.124    36.340 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.800    37.139    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.124    37.263 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.679    37.942    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I4_O)        0.124    38.066 r  L_reg/timerseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           4.330    42.396    timerseg_OBUF[0]
    C6                   OBUF (Prop_obuf_I_O)         3.547    45.943 r  timerseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    45.943    timerseg[0]
    C6                                                                r  timerseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            timerseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.916ns  (logic 11.395ns (24.816%)  route 34.522ns (75.184%))
  Logic Levels:           36  (CARRY4=6 FDSE=1 LUT2=5 LUT3=2 LUT4=4 LUT5=6 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDSE                         0.000     0.000 r  sm/D_states_q_reg[2]/C
    SLICE_X40Y40         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  sm/D_states_q_reg[2]/Q
                         net (fo=174, routed)         3.389     3.845    sm/D_states_q[2]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.152     3.997 f  sm/D_states_q[6]_i_13/O
                         net (fo=9, routed)           1.692     5.689    sm/D_states_q[6]_i_13_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.326     6.015 r  sm/ram_reg_i_118/O
                         net (fo=2, routed)           0.927     6.943    sm/ram_reg_i_118_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.067 r  sm/ram_reg_i_67/O
                         net (fo=46, routed)          2.166     9.233    sm/M_sm_ra1[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.357 f  sm/out_sig0_carry__0_i_11/O
                         net (fo=1, routed)           0.958    10.315    sm/out_sig0_carry__0_i_11_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I3_O)        0.124    10.439 f  sm/out_sig0_carry__0_i_2/O
                         net (fo=21, routed)          1.993    12.432    sm/M_reg_rd1[3]
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.556 r  sm/i__carry__1_i_8/O
                         net (fo=5, routed)           0.987    13.543    L_reg/L_179c6288_remainder0__0_carry__1_i_9_0
    SLICE_X31Y31         LUT2 (Prop_lut2_I1_O)        0.124    13.667 r  L_reg/L_179c6288_remainder0__0_carry_i_17/O
                         net (fo=3, routed)           0.598    14.265    L_reg/L_179c6288_remainder0__0_carry_i_17_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.389 f  L_reg/L_179c6288_remainder0__0_carry__1_i_9/O
                         net (fo=2, routed)           0.492    14.881    L_reg/L_179c6288_remainder0__0_carry__1_i_9_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.150    15.031 f  L_reg/L_179c6288_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           0.627    15.658    L_reg/L_179c6288_remainder0__0_carry__1_i_7_n_0
    SLICE_X31Y30         LUT4 (Prop_lut4_I1_O)        0.352    16.010 r  L_reg/L_179c6288_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.823    16.833    L_reg/L_179c6288_remainder0__0_carry__1_i_6_0
    SLICE_X30Y28         LUT5 (Prop_lut5_I3_O)        0.326    17.159 r  L_reg/L_179c6288_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    17.159    timerseg_driver/decimal_renderer/S[3]
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.535 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.535    timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.754 f  timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.819    18.573    L_reg/L_179c6288_remainder0[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.295    18.868 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=15, routed)          1.361    20.229    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.124    20.353 r  L_reg/i__carry__0_i_9/O
                         net (fo=18, routed)          1.026    21.380    L_reg/i__carry__0_i_12__0_1
    SLICE_X30Y26         LUT5 (Prop_lut5_I0_O)        0.124    21.504 r  L_reg/i__carry__0_i_19/O
                         net (fo=6, routed)           0.455    21.959    L_reg/i__carry__0_i_19_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124    22.083 r  L_reg/i__carry_i_20/O
                         net (fo=3, routed)           0.843    22.925    L_reg/i__carry_i_20_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.152    23.077 r  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.762    23.839    L_reg/i__carry_i_13_n_0
    SLICE_X28Y28         LUT3 (Prop_lut3_I1_O)        0.326    24.165 r  L_reg/i__carry__0_i_14/O
                         net (fo=3, routed)           1.026    25.191    L_reg/i__carry__0_i_14_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    25.315 r  L_reg/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    25.315    timerseg_driver/decimal_renderer/i__carry__0_i_15_0[1]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.865 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.865    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.178 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.331    27.509    L_reg/L_179c6288_remainder0_inferred__1/i__carry__2[3]
    SLICE_X33Y27         LUT6 (Prop_lut6_I0_O)        0.306    27.815 f  L_reg/i__carry_i_30/O
                         net (fo=1, routed)           0.263    28.078    L_reg/i__carry_i_30_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  L_reg/i__carry_i_26/O
                         net (fo=4, routed)           1.187    29.389    L_reg/i__carry_i_26_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I0_O)        0.124    29.513 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=5, routed)           1.164    30.677    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124    30.801 r  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           1.020    31.821    L_reg/i__carry_i_14_n_0
    SLICE_X31Y32         LUT2 (Prop_lut2_I0_O)        0.152    31.973 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.834    32.807    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[0]
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    33.529 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.529    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.768 f  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.953    34.720    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X35Y27         LUT4 (Prop_lut4_I0_O)        0.301    35.021 r  timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           0.274    35.295    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I4_O)        0.124    35.419 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.663    36.082    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    36.206 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.959    37.165    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.124    37.289 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.887    38.176    L_reg/timerseg[1]
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124    38.300 r  L_reg/timerseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           4.042    42.343    timerseg_OBUF[10]
    D4                   OBUF (Prop_obuf_I_O)         3.574    45.916 r  timerseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    45.916    timerseg[10]
    D4                                                                r  timerseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            timerseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.773ns  (logic 11.344ns (24.783%)  route 34.429ns (75.217%))
  Logic Levels:           36  (CARRY4=6 FDSE=1 LUT2=5 LUT3=2 LUT4=4 LUT5=6 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDSE                         0.000     0.000 r  sm/D_states_q_reg[2]/C
    SLICE_X40Y40         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  sm/D_states_q_reg[2]/Q
                         net (fo=174, routed)         3.389     3.845    sm/D_states_q[2]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.152     3.997 f  sm/D_states_q[6]_i_13/O
                         net (fo=9, routed)           1.692     5.689    sm/D_states_q[6]_i_13_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.326     6.015 r  sm/ram_reg_i_118/O
                         net (fo=2, routed)           0.927     6.943    sm/ram_reg_i_118_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.067 r  sm/ram_reg_i_67/O
                         net (fo=46, routed)          2.166     9.233    sm/M_sm_ra1[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.357 f  sm/out_sig0_carry__0_i_11/O
                         net (fo=1, routed)           0.958    10.315    sm/out_sig0_carry__0_i_11_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I3_O)        0.124    10.439 f  sm/out_sig0_carry__0_i_2/O
                         net (fo=21, routed)          1.993    12.432    sm/M_reg_rd1[3]
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.556 r  sm/i__carry__1_i_8/O
                         net (fo=5, routed)           0.987    13.543    L_reg/L_179c6288_remainder0__0_carry__1_i_9_0
    SLICE_X31Y31         LUT2 (Prop_lut2_I1_O)        0.124    13.667 r  L_reg/L_179c6288_remainder0__0_carry_i_17/O
                         net (fo=3, routed)           0.598    14.265    L_reg/L_179c6288_remainder0__0_carry_i_17_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.389 f  L_reg/L_179c6288_remainder0__0_carry__1_i_9/O
                         net (fo=2, routed)           0.492    14.881    L_reg/L_179c6288_remainder0__0_carry__1_i_9_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.150    15.031 f  L_reg/L_179c6288_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           0.627    15.658    L_reg/L_179c6288_remainder0__0_carry__1_i_7_n_0
    SLICE_X31Y30         LUT4 (Prop_lut4_I1_O)        0.352    16.010 r  L_reg/L_179c6288_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.823    16.833    L_reg/L_179c6288_remainder0__0_carry__1_i_6_0
    SLICE_X30Y28         LUT5 (Prop_lut5_I3_O)        0.326    17.159 r  L_reg/L_179c6288_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    17.159    timerseg_driver/decimal_renderer/S[3]
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.535 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.535    timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.754 f  timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.819    18.573    L_reg/L_179c6288_remainder0[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.295    18.868 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=15, routed)          1.361    20.229    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.124    20.353 r  L_reg/i__carry__0_i_9/O
                         net (fo=18, routed)          1.026    21.380    L_reg/i__carry__0_i_12__0_1
    SLICE_X30Y26         LUT5 (Prop_lut5_I0_O)        0.124    21.504 r  L_reg/i__carry__0_i_19/O
                         net (fo=6, routed)           0.455    21.959    L_reg/i__carry__0_i_19_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124    22.083 r  L_reg/i__carry_i_20/O
                         net (fo=3, routed)           0.843    22.925    L_reg/i__carry_i_20_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.152    23.077 r  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.762    23.839    L_reg/i__carry_i_13_n_0
    SLICE_X28Y28         LUT3 (Prop_lut3_I1_O)        0.326    24.165 r  L_reg/i__carry__0_i_14/O
                         net (fo=3, routed)           1.026    25.191    L_reg/i__carry__0_i_14_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    25.315 r  L_reg/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    25.315    timerseg_driver/decimal_renderer/i__carry__0_i_15_0[1]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.865 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.865    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.178 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.331    27.509    L_reg/L_179c6288_remainder0_inferred__1/i__carry__2[3]
    SLICE_X33Y27         LUT6 (Prop_lut6_I0_O)        0.306    27.815 f  L_reg/i__carry_i_30/O
                         net (fo=1, routed)           0.263    28.078    L_reg/i__carry_i_30_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  L_reg/i__carry_i_26/O
                         net (fo=4, routed)           1.187    29.389    L_reg/i__carry_i_26_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I0_O)        0.124    29.513 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=5, routed)           1.164    30.677    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124    30.801 r  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           1.020    31.821    L_reg/i__carry_i_14_n_0
    SLICE_X31Y32         LUT2 (Prop_lut2_I0_O)        0.152    31.973 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.834    32.807    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[0]
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    33.529 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.529    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.768 f  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.953    34.720    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X35Y27         LUT4 (Prop_lut4_I0_O)        0.301    35.021 r  timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           0.274    35.295    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I4_O)        0.124    35.419 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.663    36.082    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    36.206 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.959    37.165    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.124    37.289 r  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           1.160    38.449    L_reg/timerseg[1]
    SLICE_X37Y26         LUT6 (Prop_lut6_I2_O)        0.124    38.573 r  L_reg/timerseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           3.677    42.250    timerseg_OBUF[9]
    G5                   OBUF (Prop_obuf_I_O)         3.523    45.773 r  timerseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    45.773    timerseg[9]
    G5                                                                r  timerseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            timerseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.731ns  (logic 11.400ns (24.929%)  route 34.330ns (75.071%))
  Logic Levels:           36  (CARRY4=6 FDSE=1 LUT2=5 LUT3=3 LUT4=4 LUT5=6 LUT6=10 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDSE                         0.000     0.000 r  sm/D_states_q_reg[2]/C
    SLICE_X40Y40         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  sm/D_states_q_reg[2]/Q
                         net (fo=174, routed)         3.389     3.845    sm/D_states_q[2]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.152     3.997 f  sm/D_states_q[6]_i_13/O
                         net (fo=9, routed)           1.692     5.689    sm/D_states_q[6]_i_13_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.326     6.015 r  sm/ram_reg_i_118/O
                         net (fo=2, routed)           0.927     6.943    sm/ram_reg_i_118_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.067 r  sm/ram_reg_i_67/O
                         net (fo=46, routed)          2.166     9.233    sm/M_sm_ra1[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.357 f  sm/out_sig0_carry__0_i_11/O
                         net (fo=1, routed)           0.958    10.315    sm/out_sig0_carry__0_i_11_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I3_O)        0.124    10.439 f  sm/out_sig0_carry__0_i_2/O
                         net (fo=21, routed)          1.993    12.432    sm/M_reg_rd1[3]
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.556 r  sm/i__carry__1_i_8/O
                         net (fo=5, routed)           0.987    13.543    L_reg/L_179c6288_remainder0__0_carry__1_i_9_0
    SLICE_X31Y31         LUT2 (Prop_lut2_I1_O)        0.124    13.667 r  L_reg/L_179c6288_remainder0__0_carry_i_17/O
                         net (fo=3, routed)           0.598    14.265    L_reg/L_179c6288_remainder0__0_carry_i_17_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.389 f  L_reg/L_179c6288_remainder0__0_carry__1_i_9/O
                         net (fo=2, routed)           0.492    14.881    L_reg/L_179c6288_remainder0__0_carry__1_i_9_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.150    15.031 f  L_reg/L_179c6288_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           0.627    15.658    L_reg/L_179c6288_remainder0__0_carry__1_i_7_n_0
    SLICE_X31Y30         LUT4 (Prop_lut4_I1_O)        0.352    16.010 r  L_reg/L_179c6288_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.823    16.833    L_reg/L_179c6288_remainder0__0_carry__1_i_6_0
    SLICE_X30Y28         LUT5 (Prop_lut5_I3_O)        0.326    17.159 r  L_reg/L_179c6288_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    17.159    timerseg_driver/decimal_renderer/S[3]
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.535 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.535    timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.754 f  timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.819    18.573    L_reg/L_179c6288_remainder0[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.295    18.868 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=15, routed)          1.361    20.229    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.124    20.353 r  L_reg/i__carry__0_i_9/O
                         net (fo=18, routed)          1.026    21.380    L_reg/i__carry__0_i_12__0_1
    SLICE_X30Y26         LUT5 (Prop_lut5_I0_O)        0.124    21.504 r  L_reg/i__carry__0_i_19/O
                         net (fo=6, routed)           0.455    21.959    L_reg/i__carry__0_i_19_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124    22.083 r  L_reg/i__carry_i_20/O
                         net (fo=3, routed)           0.843    22.925    L_reg/i__carry_i_20_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.152    23.077 r  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.762    23.839    L_reg/i__carry_i_13_n_0
    SLICE_X28Y28         LUT3 (Prop_lut3_I1_O)        0.326    24.165 r  L_reg/i__carry__0_i_14/O
                         net (fo=3, routed)           1.026    25.191    L_reg/i__carry__0_i_14_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    25.315 r  L_reg/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    25.315    timerseg_driver/decimal_renderer/i__carry__0_i_15_0[1]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.865 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.865    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.178 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.331    27.509    L_reg/L_179c6288_remainder0_inferred__1/i__carry__2[3]
    SLICE_X33Y27         LUT6 (Prop_lut6_I0_O)        0.306    27.815 f  L_reg/i__carry_i_30/O
                         net (fo=1, routed)           0.263    28.078    L_reg/i__carry_i_30_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  L_reg/i__carry_i_26/O
                         net (fo=4, routed)           1.187    29.389    L_reg/i__carry_i_26_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I0_O)        0.124    29.513 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=5, routed)           1.164    30.677    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124    30.801 r  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           1.020    31.821    L_reg/i__carry_i_14_n_0
    SLICE_X31Y32         LUT2 (Prop_lut2_I0_O)        0.152    31.973 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.834    32.807    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[0]
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    33.529 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.529    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.768 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.953    34.720    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X35Y27         LUT4 (Prop_lut4_I0_O)        0.301    35.021 f  timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           0.274    35.295    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I4_O)        0.124    35.419 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.796    36.216    L_reg/timerseg_OBUF[10]_inst_i_4_0
    SLICE_X36Y27         LUT3 (Prop_lut3_I2_O)        0.124    36.340 r  L_reg/timerseg_OBUF[10]_inst_i_15/O
                         net (fo=1, routed)           0.800    37.139    L_reg/timerseg_OBUF[10]_inst_i_15_n_0
    SLICE_X36Y26         LUT6 (Prop_lut6_I2_O)        0.124    37.263 r  L_reg/timerseg_OBUF[10]_inst_i_4/O
                         net (fo=7, routed)           0.853    38.116    L_reg/timerseg_OBUF[10]_inst_i_4_n_0
    SLICE_X38Y26         LUT6 (Prop_lut6_I1_O)        0.124    38.240 r  L_reg/timerseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.911    42.151    timerseg_OBUF[4]
    C4                   OBUF (Prop_obuf_I_O)         3.579    45.731 r  timerseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    45.731    timerseg[4]
    C4                                                                r  timerseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_states_q_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            timerseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        45.350ns  (logic 11.338ns (25.001%)  route 34.012ns (74.999%))
  Logic Levels:           36  (CARRY4=6 FDSE=1 LUT2=5 LUT3=2 LUT4=4 LUT5=6 LUT6=11 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDSE                         0.000     0.000 r  sm/D_states_q_reg[2]/C
    SLICE_X40Y40         FDSE (Prop_fdse_C_Q)         0.456     0.456 r  sm/D_states_q_reg[2]/Q
                         net (fo=174, routed)         3.389     3.845    sm/D_states_q[2]
    SLICE_X45Y44         LUT2 (Prop_lut2_I1_O)        0.152     3.997 f  sm/D_states_q[6]_i_13/O
                         net (fo=9, routed)           1.692     5.689    sm/D_states_q[6]_i_13_n_0
    SLICE_X33Y44         LUT6 (Prop_lut6_I0_O)        0.326     6.015 r  sm/ram_reg_i_118/O
                         net (fo=2, routed)           0.927     6.943    sm/ram_reg_i_118_n_0
    SLICE_X33Y39         LUT6 (Prop_lut6_I2_O)        0.124     7.067 r  sm/ram_reg_i_67/O
                         net (fo=46, routed)          2.166     9.233    sm/M_sm_ra1[1]
    SLICE_X35Y33         LUT6 (Prop_lut6_I5_O)        0.124     9.357 f  sm/out_sig0_carry__0_i_11/O
                         net (fo=1, routed)           0.958    10.315    sm/out_sig0_carry__0_i_11_n_0
    SLICE_X36Y34         LUT5 (Prop_lut5_I3_O)        0.124    10.439 f  sm/out_sig0_carry__0_i_2/O
                         net (fo=21, routed)          1.993    12.432    sm/M_reg_rd1[3]
    SLICE_X33Y30         LUT2 (Prop_lut2_I1_O)        0.124    12.556 r  sm/i__carry__1_i_8/O
                         net (fo=5, routed)           0.987    13.543    L_reg/L_179c6288_remainder0__0_carry__1_i_9_0
    SLICE_X31Y31         LUT2 (Prop_lut2_I1_O)        0.124    13.667 r  L_reg/L_179c6288_remainder0__0_carry_i_17/O
                         net (fo=3, routed)           0.598    14.265    L_reg/L_179c6288_remainder0__0_carry_i_17_n_0
    SLICE_X28Y30         LUT6 (Prop_lut6_I5_O)        0.124    14.389 f  L_reg/L_179c6288_remainder0__0_carry__1_i_9/O
                         net (fo=2, routed)           0.492    14.881    L_reg/L_179c6288_remainder0__0_carry__1_i_9_n_0
    SLICE_X29Y30         LUT3 (Prop_lut3_I2_O)        0.150    15.031 f  L_reg/L_179c6288_remainder0__0_carry__1_i_7/O
                         net (fo=5, routed)           0.627    15.658    L_reg/L_179c6288_remainder0__0_carry__1_i_7_n_0
    SLICE_X31Y30         LUT4 (Prop_lut4_I1_O)        0.352    16.010 r  L_reg/L_179c6288_remainder0__0_carry_i_8/O
                         net (fo=3, routed)           0.823    16.833    L_reg/L_179c6288_remainder0__0_carry__1_i_6_0
    SLICE_X30Y28         LUT5 (Prop_lut5_I3_O)        0.326    17.159 r  L_reg/L_179c6288_remainder0__0_carry_i_4/O
                         net (fo=1, routed)           0.000    17.159    timerseg_driver/decimal_renderer/S[3]
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    17.535 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    17.535    timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry_n_0
    SLICE_X30Y29         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    17.754 f  timerseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry__0/O[0]
                         net (fo=1, routed)           0.819    18.573    L_reg/L_179c6288_remainder0[4]
    SLICE_X29Y29         LUT6 (Prop_lut6_I5_O)        0.295    18.868 r  L_reg/i__carry__0_i_13__0/O
                         net (fo=15, routed)          1.361    20.229    L_reg/i__carry__0_i_13__0_n_0
    SLICE_X33Y28         LUT2 (Prop_lut2_I0_O)        0.124    20.353 r  L_reg/i__carry__0_i_9/O
                         net (fo=18, routed)          1.026    21.380    L_reg/i__carry__0_i_12__0_1
    SLICE_X30Y26         LUT5 (Prop_lut5_I0_O)        0.124    21.504 r  L_reg/i__carry__0_i_19/O
                         net (fo=6, routed)           0.455    21.959    L_reg/i__carry__0_i_19_n_0
    SLICE_X30Y27         LUT4 (Prop_lut4_I0_O)        0.124    22.083 r  L_reg/i__carry_i_20/O
                         net (fo=3, routed)           0.843    22.925    L_reg/i__carry_i_20_n_0
    SLICE_X28Y27         LUT4 (Prop_lut4_I3_O)        0.152    23.077 r  L_reg/i__carry_i_13/O
                         net (fo=4, routed)           0.762    23.839    L_reg/i__carry_i_13_n_0
    SLICE_X28Y28         LUT3 (Prop_lut3_I1_O)        0.326    24.165 r  L_reg/i__carry__0_i_14/O
                         net (fo=3, routed)           1.026    25.191    L_reg/i__carry__0_i_14_n_0
    SLICE_X31Y28         LUT6 (Prop_lut6_I4_O)        0.124    25.315 r  L_reg/i__carry__0_i_7__0/O
                         net (fo=1, routed)           0.000    25.315    timerseg_driver/decimal_renderer/i__carry__0_i_15_0[1]
    SLICE_X31Y28         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    25.865 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    25.865    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X31Y29         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.178 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=3, routed)           1.331    27.509    L_reg/L_179c6288_remainder0_inferred__1/i__carry__2[3]
    SLICE_X33Y27         LUT6 (Prop_lut6_I0_O)        0.306    27.815 f  L_reg/i__carry_i_30/O
                         net (fo=1, routed)           0.263    28.078    L_reg/i__carry_i_30_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I2_O)        0.124    28.202 f  L_reg/i__carry_i_26/O
                         net (fo=4, routed)           1.187    29.389    L_reg/i__carry_i_26_n_0
    SLICE_X32Y24         LUT5 (Prop_lut5_I0_O)        0.124    29.513 r  L_reg/i__carry__0_i_14__0/O
                         net (fo=5, routed)           1.164    30.677    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X33Y25         LUT5 (Prop_lut5_I4_O)        0.124    30.801 r  L_reg/i__carry_i_14/O
                         net (fo=3, routed)           1.020    31.821    L_reg/i__carry_i_14_n_0
    SLICE_X31Y32         LUT2 (Prop_lut2_I0_O)        0.152    31.973 r  L_reg/i__carry_i_3__0/O
                         net (fo=1, routed)           0.834    32.807    timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_16[0]
    SLICE_X34Y25         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.722    33.529 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    33.529    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry_n_0
    SLICE_X34Y26         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    33.768 r  timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.953    34.720    timerseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X35Y27         LUT4 (Prop_lut4_I0_O)        0.301    35.021 f  timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6/O
                         net (fo=2, routed)           0.274    35.295    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6_n_0
    SLICE_X35Y27         LUT5 (Prop_lut5_I4_O)        0.124    35.419 f  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_27/O
                         net (fo=3, routed)           0.663    36.082    timerseg_driver/decimal_renderer/timerseg_OBUF[0]_inst_i_6_0
    SLICE_X35Y26         LUT6 (Prop_lut6_I0_O)        0.124    36.206 r  timerseg_driver/decimal_renderer/timerseg_OBUF[10]_inst_i_8/O
                         net (fo=2, routed)           0.959    37.165    timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_1
    SLICE_X35Y27         LUT6 (Prop_lut6_I0_O)        0.124    37.289 f  timerseg_driver/ctr/timerseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.759    38.048    L_reg/timerseg[1]
    SLICE_X37Y26         LUT6 (Prop_lut6_I2_O)        0.124    38.172 r  L_reg/timerseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.661    41.833    timerseg_OBUF[3]
    G4                   OBUF (Prop_obuf_I_O)         3.517    45.350 r  timerseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    45.350    timerseg[3]
    G4                                                                r  timerseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            aseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.675ns  (logic 11.044ns (33.800%)  route 21.631ns (66.200%))
  Logic Levels:           30  (CARRY4=6 FDRE=1 LUT2=4 LUT3=2 LUT4=3 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[2][5]/C
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=14, routed)          1.467     1.985    L_reg/D_registers_q_reg[2][9]_0[2]
    SLICE_X36Y33         LUT5 (Prop_lut5_I1_O)        0.152     2.137 r  L_reg/L_179c6288_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.441     2.578    L_reg/L_179c6288_remainder0__0_carry_i_20_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I2_O)        0.326     2.904 r  L_reg/L_179c6288_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.046     3.950    L_reg/L_179c6288_remainder0__0_carry_i_12__0_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124     4.074 r  L_reg/L_179c6288_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.477     4.550    L_reg/L_179c6288_remainder0__0_carry_i_13_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124     4.674 f  L_reg/L_179c6288_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.809     5.484    L_reg/L_179c6288_remainder0__0_carry_i_8__0_n_0
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.152     5.636 r  L_reg/L_179c6288_remainder0__0_carry_i_1/O
                         net (fo=1, routed)           0.485     6.120    aseg_driver/decimal_renderer/i__carry_i_6__1[2]
    SLICE_X39Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     6.707 r  aseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.707    aseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.041 f  aseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           0.578     7.619    L_reg/L_179c6288_remainder0_1[5]
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.303     7.922 f  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=4, routed)           1.119     9.041    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.165 f  L_reg/i__carry__1_i_19/O
                         net (fo=4, routed)           0.987    10.152    L_reg/i__carry__1_i_19_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.276 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=2, routed)           0.651    10.927    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.152    11.079 r  L_reg/i__carry_i_17__1/O
                         net (fo=4, routed)           0.741    11.819    L_reg/i__carry_i_17__1_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.332    12.151 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.750    12.902    L_reg/i__carry_i_11__2_n_0
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.124    13.026 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.484    13.510    aseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X42Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.030 r  aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.030    aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.353 r  aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           0.993    15.345    L_reg/i__carry_i_11__1_1[1]
    SLICE_X44Y35         LUT5 (Prop_lut5_I2_O)        0.306    15.651 r  L_reg/i__carry_i_24__0/O
                         net (fo=1, routed)           0.444    16.095    L_reg/i__carry_i_24__0_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I0_O)        0.124    16.219 r  L_reg/i__carry_i_21__1/O
                         net (fo=6, routed)           0.695    16.915    L_reg/i__carry_i_21__1_n_0
    SLICE_X48Y33         LUT2 (Prop_lut2_I1_O)        0.124    17.039 r  L_reg/i__carry_i_22__1/O
                         net (fo=10, routed)          0.846    17.885    L_reg/i__carry_i_22__1_n_0
    SLICE_X47Y31         LUT4 (Prop_lut4_I3_O)        0.118    18.003 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=5, routed)           0.683    18.686    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I3_O)        0.326    19.012 r  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           0.648    19.660    L_reg/i__carry_i_13__2_n_0
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124    19.784 r  L_reg/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    19.784    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_4_0[0]
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.316 r  aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.316    aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.629 r  aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.964    21.593    aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X45Y34         LUT6 (Prop_lut6_I0_O)        0.306    21.899 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.944    22.843    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X46Y32         LUT5 (Prop_lut5_I0_O)        0.124    22.967 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.861    23.828    aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0_0
    SLICE_X46Y32         LUT4 (Prop_lut4_I0_O)        0.146    23.974 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.904    24.879    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.328    25.207 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.913    26.120    L_reg/aseg[1]
    SLICE_X49Y33         LUT5 (Prop_lut5_I2_O)        0.152    26.272 r  L_reg/aseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.701    28.973    aseg_OBUF[6]
    L5                   OBUF (Prop_obuf_I_O)         3.702    32.675 r  aseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    32.675    aseg[6]
    L5                                                                r  aseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            aseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.635ns  (logic 11.069ns (33.918%)  route 21.566ns (66.082%))
  Logic Levels:           30  (CARRY4=6 FDRE=1 LUT2=4 LUT3=2 LUT4=3 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[2][5]/C
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=14, routed)          1.467     1.985    L_reg/D_registers_q_reg[2][9]_0[2]
    SLICE_X36Y33         LUT5 (Prop_lut5_I1_O)        0.152     2.137 r  L_reg/L_179c6288_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.441     2.578    L_reg/L_179c6288_remainder0__0_carry_i_20_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I2_O)        0.326     2.904 r  L_reg/L_179c6288_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.046     3.950    L_reg/L_179c6288_remainder0__0_carry_i_12__0_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124     4.074 r  L_reg/L_179c6288_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.477     4.550    L_reg/L_179c6288_remainder0__0_carry_i_13_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124     4.674 f  L_reg/L_179c6288_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.809     5.484    L_reg/L_179c6288_remainder0__0_carry_i_8__0_n_0
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.152     5.636 r  L_reg/L_179c6288_remainder0__0_carry_i_1/O
                         net (fo=1, routed)           0.485     6.120    aseg_driver/decimal_renderer/i__carry_i_6__1[2]
    SLICE_X39Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     6.707 r  aseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.707    aseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.041 f  aseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           0.578     7.619    L_reg/L_179c6288_remainder0_1[5]
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.303     7.922 f  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=4, routed)           1.119     9.041    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.165 f  L_reg/i__carry__1_i_19/O
                         net (fo=4, routed)           0.987    10.152    L_reg/i__carry__1_i_19_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.276 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=2, routed)           0.651    10.927    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.152    11.079 r  L_reg/i__carry_i_17__1/O
                         net (fo=4, routed)           0.741    11.819    L_reg/i__carry_i_17__1_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.332    12.151 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.750    12.902    L_reg/i__carry_i_11__2_n_0
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.124    13.026 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.484    13.510    aseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X42Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.030 r  aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.030    aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.353 r  aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           0.993    15.345    L_reg/i__carry_i_11__1_1[1]
    SLICE_X44Y35         LUT5 (Prop_lut5_I2_O)        0.306    15.651 r  L_reg/i__carry_i_24__0/O
                         net (fo=1, routed)           0.444    16.095    L_reg/i__carry_i_24__0_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I0_O)        0.124    16.219 r  L_reg/i__carry_i_21__1/O
                         net (fo=6, routed)           0.695    16.915    L_reg/i__carry_i_21__1_n_0
    SLICE_X48Y33         LUT2 (Prop_lut2_I1_O)        0.124    17.039 r  L_reg/i__carry_i_22__1/O
                         net (fo=10, routed)          0.846    17.885    L_reg/i__carry_i_22__1_n_0
    SLICE_X47Y31         LUT4 (Prop_lut4_I3_O)        0.118    18.003 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=5, routed)           0.683    18.686    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I3_O)        0.326    19.012 r  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           0.648    19.660    L_reg/i__carry_i_13__2_n_0
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124    19.784 r  L_reg/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    19.784    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_4_0[0]
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.316 r  aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.316    aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.629 f  aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.964    21.593    aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X45Y34         LUT6 (Prop_lut6_I0_O)        0.306    21.899 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.944    22.843    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X46Y32         LUT5 (Prop_lut5_I0_O)        0.124    22.967 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.861    23.828    aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0_0
    SLICE_X46Y32         LUT4 (Prop_lut4_I0_O)        0.146    23.974 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.880    24.855    L_reg/aseg_OBUF[1]_inst_i_1_0
    SLICE_X47Y32         LUT6 (Prop_lut6_I1_O)        0.328    25.183 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.064    26.247    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X49Y33         LUT5 (Prop_lut5_I0_O)        0.154    26.401 r  L_reg/aseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.509    28.910    aseg_OBUF[10]
    N2                   OBUF (Prop_obuf_I_O)         3.725    32.635 r  aseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    32.635    aseg[10]
    N2                                                                r  aseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        32.502ns  (logic 11.068ns (34.054%)  route 21.434ns (65.946%))
  Logic Levels:           30  (CARRY4=6 FDRE=1 LUT2=4 LUT3=2 LUT4=3 LUT5=6 LUT6=7 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y37         FDRE                         0.000     0.000 r  L_reg/D_registers_q_reg[2][5]/C
    SLICE_X34Y37         FDRE (Prop_fdre_C_Q)         0.518     0.518 f  L_reg/D_registers_q_reg[2][5]/Q
                         net (fo=14, routed)          1.467     1.985    L_reg/D_registers_q_reg[2][9]_0[2]
    SLICE_X36Y33         LUT5 (Prop_lut5_I1_O)        0.152     2.137 r  L_reg/L_179c6288_remainder0__0_carry_i_20/O
                         net (fo=1, routed)           0.441     2.578    L_reg/L_179c6288_remainder0__0_carry_i_20_n_0
    SLICE_X36Y33         LUT6 (Prop_lut6_I2_O)        0.326     2.904 r  L_reg/L_179c6288_remainder0__0_carry_i_12__0/O
                         net (fo=7, routed)           1.046     3.950    L_reg/L_179c6288_remainder0__0_carry_i_12__0_n_0
    SLICE_X38Y34         LUT6 (Prop_lut6_I5_O)        0.124     4.074 r  L_reg/L_179c6288_remainder0__0_carry_i_13/O
                         net (fo=2, routed)           0.477     4.550    L_reg/L_179c6288_remainder0__0_carry_i_13_n_0
    SLICE_X38Y34         LUT4 (Prop_lut4_I3_O)        0.124     4.674 f  L_reg/L_179c6288_remainder0__0_carry_i_8__0/O
                         net (fo=3, routed)           0.809     5.484    L_reg/L_179c6288_remainder0__0_carry_i_8__0_n_0
    SLICE_X39Y35         LUT2 (Prop_lut2_I1_O)        0.152     5.636 r  L_reg/L_179c6288_remainder0__0_carry_i_1/O
                         net (fo=1, routed)           0.485     6.120    aseg_driver/decimal_renderer/i__carry_i_6__1[2]
    SLICE_X39Y32         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     6.707 r  aseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry/CO[3]
                         net (fo=1, routed)           0.000     6.707    aseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry_n_0
    SLICE_X39Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.041 f  aseg_driver/decimal_renderer/L_179c6288_remainder0__0_carry__0/O[1]
                         net (fo=6, routed)           0.578     7.619    L_reg/L_179c6288_remainder0_1[5]
    SLICE_X41Y33         LUT3 (Prop_lut3_I2_O)        0.303     7.922 f  L_reg/aseg_OBUF[10]_inst_i_21/O
                         net (fo=4, routed)           1.119     9.041    L_reg/aseg_OBUF[10]_inst_i_21_n_0
    SLICE_X41Y35         LUT6 (Prop_lut6_I5_O)        0.124     9.165 f  L_reg/i__carry__1_i_19/O
                         net (fo=4, routed)           0.987    10.152    L_reg/i__carry__1_i_19_n_0
    SLICE_X41Y32         LUT6 (Prop_lut6_I5_O)        0.124    10.276 f  L_reg/i__carry__0_i_15__1/O
                         net (fo=2, routed)           0.651    10.927    L_reg/i__carry__0_i_15__1_n_0
    SLICE_X43Y33         LUT2 (Prop_lut2_I1_O)        0.152    11.079 r  L_reg/i__carry_i_17__1/O
                         net (fo=4, routed)           0.741    11.819    L_reg/i__carry_i_17__1_n_0
    SLICE_X45Y34         LUT5 (Prop_lut5_I0_O)        0.332    12.151 r  L_reg/i__carry_i_11__2/O
                         net (fo=3, routed)           0.750    12.902    L_reg/i__carry_i_11__2_n_0
    SLICE_X46Y32         LUT2 (Prop_lut2_I0_O)        0.124    13.026 r  L_reg/i__carry_i_3__2/O
                         net (fo=1, routed)           0.484    13.510    aseg_driver/decimal_renderer/i__carry_i_10__1[0]
    SLICE_X42Y32         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520    14.030 r  aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    14.030    aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    14.353 r  aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__0/i__carry__0/O[1]
                         net (fo=4, routed)           0.993    15.345    L_reg/i__carry_i_11__1_1[1]
    SLICE_X44Y35         LUT5 (Prop_lut5_I2_O)        0.306    15.651 r  L_reg/i__carry_i_24__0/O
                         net (fo=1, routed)           0.444    16.095    L_reg/i__carry_i_24__0_n_0
    SLICE_X44Y35         LUT5 (Prop_lut5_I0_O)        0.124    16.219 r  L_reg/i__carry_i_21__1/O
                         net (fo=6, routed)           0.695    16.915    L_reg/i__carry_i_21__1_n_0
    SLICE_X48Y33         LUT2 (Prop_lut2_I1_O)        0.124    17.039 r  L_reg/i__carry_i_22__1/O
                         net (fo=10, routed)          0.846    17.885    L_reg/i__carry_i_22__1_n_0
    SLICE_X47Y31         LUT4 (Prop_lut4_I3_O)        0.118    18.003 f  L_reg/i__carry__0_i_13__2/O
                         net (fo=5, routed)           0.683    18.686    L_reg/i__carry__0_i_13__2_n_0
    SLICE_X47Y31         LUT6 (Prop_lut6_I3_O)        0.326    19.012 r  L_reg/i__carry_i_13__2/O
                         net (fo=3, routed)           0.648    19.660    L_reg/i__carry_i_13__2_n_0
    SLICE_X44Y31         LUT3 (Prop_lut3_I2_O)        0.124    19.784 r  L_reg/i__carry_i_7__1/O
                         net (fo=1, routed)           0.000    19.784    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_4_0[0]
    SLICE_X44Y31         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    20.316 r  aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    20.316    aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry_n_0
    SLICE_X44Y32         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    20.629 r  aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0/O[3]
                         net (fo=1, routed)           0.964    21.593    aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0_n_4
    SLICE_X45Y34         LUT6 (Prop_lut6_I0_O)        0.306    21.899 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.944    22.843    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X46Y32         LUT5 (Prop_lut5_I0_O)        0.124    22.967 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_20/O
                         net (fo=2, routed)           0.861    23.828    aseg_driver/decimal_renderer/L_179c6288_remainder0_inferred__1/i__carry__0_0
    SLICE_X46Y32         LUT4 (Prop_lut4_I0_O)        0.146    23.974 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_8/O
                         net (fo=3, routed)           0.904    24.879    aseg_driver/ctr/aseg_OBUF[10]_inst_i_1
    SLICE_X46Y33         LUT6 (Prop_lut6_I0_O)        0.328    25.207 f  aseg_driver/ctr/aseg_OBUF[10]_inst_i_3/O
                         net (fo=6, routed)           0.911    26.118    L_reg/aseg[1]
    SLICE_X49Y33         LUT5 (Prop_lut5_I2_O)        0.152    26.270 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.506    28.776    aseg_OBUF[3]
    P4                   OBUF (Prop_obuf_I_O)         3.726    32.502 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    32.502    aseg[3]
    P4                                                                r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 forLoop_idx_0_1633974992[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1633974992[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE                         0.000     0.000 r  forLoop_idx_0_1633974992[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_1633974992[1].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.199    forLoop_idx_0_1633974992[1].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_1633974992[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_653056403[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_653056403[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.199ns  (logic 0.141ns (70.953%)  route 0.058ns (29.047%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y54         FDRE                         0.000     0.000 r  forLoop_idx_0_653056403[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/C
    SLICE_X32Y54         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_653056403[3].cond_butt_dirs/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.058     0.199    forLoop_idx_0_653056403[3].cond_butt_dirs/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X32Y54         FDRE                                         r  forLoop_idx_0_653056403[3].cond_butt_dirs/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_1633974992[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            forLoop_idx_0_1633974992[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.206ns  (logic 0.141ns (68.336%)  route 0.065ns (31.664%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y59         FDRE                         0.000     0.000 r  forLoop_idx_0_1633974992[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/C
    SLICE_X62Y59         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  forLoop_idx_0_1633974992[0].cond_butt_sel_desel/sync/D_pipe_q_reg[0]/Q
                         net (fo=1, routed)           0.065     0.206    forLoop_idx_0_1633974992[0].cond_butt_sel_desel/sync/D_pipe_q_reg_n_0_[0]
    SLICE_X62Y59         FDRE                                         r  forLoop_idx_0_1633974992[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 timerclk/D_last_q_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/D_decrease_timer_q_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y39         FDRE                         0.000     0.000 r  timerclk/D_last_q_reg/C
    SLICE_X45Y39         FDRE (Prop_fdre_C_Q)         0.128     0.128 f  timerclk/D_last_q_reg/Q
                         net (fo=1, routed)           0.054     0.182    sm/D_last_q_0
    SLICE_X45Y39         LUT6 (Prop_lut6_I1_O)        0.099     0.281 r  sm/D_decrease_timer_q_i_1/O
                         net (fo=1, routed)           0.000     0.281    sm/D_decrease_timer_q_i_1_n_0
    SLICE_X45Y39         FDRE                                         r  sm/D_decrease_timer_q_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_bram_addr_q_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.285ns  (logic 0.164ns (57.563%)  route 0.121ns (42.437%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y34         FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[4]/C
    SLICE_X14Y34         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  display/D_pixel_idx_q_reg[4]/Q
                         net (fo=4, routed)           0.121     0.285    display/p_0_in__0[4]
    SLICE_X15Y34         FDRE                                         r  display/D_bram_addr_q_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sr3/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sr3/D_waddr_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y45         FDRE                         0.000     0.000 r  sr3/D_waddr_q_reg[0]/C
    SLICE_X32Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sr3/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.109     0.250    sr3/D_waddr_q_reg_n_0_[0]
    SLICE_X33Y45         LUT6 (Prop_lut6_I4_O)        0.045     0.295 r  sr3/D_waddr_q[1]_i_1__1/O
                         net (fo=1, routed)           0.000     0.295    sr3/D_waddr_q[1]_i_1__1_n_0
    SLICE_X33Y45         FDRE                                         r  sr3/D_waddr_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_pixel_idx_q_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            display/D_pixel_idx_q_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.130%)  route 0.113ns (37.870%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y35         FDRE                         0.000     0.000 r  display/D_pixel_idx_q_reg[9]/C
    SLICE_X13Y35         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  display/D_pixel_idx_q_reg[9]/Q
                         net (fo=7, routed)           0.113     0.254    display/p_0_in[3]
    SLICE_X12Y35         LUT6 (Prop_lut6_I3_O)        0.045     0.299 r  display/D_pixel_idx_q[10]_i_2/O
                         net (fo=1, routed)           0.000     0.299    display/D_pixel_idx_d[10]
    SLICE_X12Y35         FDRE                                         r  display/D_pixel_idx_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_accel_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/D_accel_q_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.780%)  route 0.120ns (39.220%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE                         0.000     0.000 r  sm/D_accel_q_reg[0]/C
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sm/D_accel_q_reg[0]/Q
                         net (fo=6, routed)           0.120     0.261    sm/D_accel_q[0]
    SLICE_X45Y45         LUT3 (Prop_lut3_I1_O)        0.045     0.306 r  sm/D_accel_q[2]_i_1/O
                         net (fo=1, routed)           0.000     0.306    sm/D_accel_q[2]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  sm/D_accel_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sr3/D_waddr_q_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.306ns  (logic 0.186ns (60.751%)  route 0.120ns (39.249%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y45         FDRE                         0.000     0.000 r  sr3/D_waddr_q_reg[1]/C
    SLICE_X33Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.120     0.261    sr3/D_waddr_q_reg_n_0_[1]
    SLICE_X32Y45         LUT6 (Prop_lut6_I3_O)        0.045     0.306 r  sr3/D_waddr_q[0]_i_1__1/O
                         net (fo=1, routed)           0.000     0.306    sr3/D_waddr_q[0]_i_1__1_n_0
    SLICE_X32Y45         FDRE                                         r  sr3/D_waddr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sm/D_accel_q_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            sm/D_accel_q_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.582%)  route 0.121ns (39.418%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y45         FDRE                         0.000     0.000 r  sm/D_accel_q_reg[0]/C
    SLICE_X44Y45         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  sm/D_accel_q_reg[0]/Q
                         net (fo=6, routed)           0.121     0.262    sm/D_accel_q[0]
    SLICE_X45Y45         LUT2 (Prop_lut2_I0_O)        0.045     0.307 r  sm/D_accel_q[1]_i_1/O
                         net (fo=1, routed)           0.000     0.307    sm/D_accel_q[1]_i_1_n_0
    SLICE_X45Y45         FDRE                                         r  sm/D_accel_q_reg[1]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay             3 Endpoints
Min Delay             3 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.577ns  (logic 0.668ns (8.816%)  route 6.909ns (91.184%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y84         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=158, routed)         6.909     7.427    reset_cond/Q[0]
    SLICE_X14Y40         LUT4 (Prop_lut4_I3_O)        0.150     7.577 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     7.577    reset_cond_n_0
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.448     4.853    clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[2]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.551ns  (logic 0.642ns (8.502%)  route 6.909ns (91.498%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y84         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=158, routed)         6.909     7.427    reset_cond/Q[0]
    SLICE_X14Y40         LUT3 (Prop_lut3_I2_O)        0.124     7.551 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     7.551    reset_cond_n_2
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.448     4.853    clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.666ns  (logic 0.668ns (10.021%)  route 5.998ns (89.979%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y84         FDPE (Prop_fdpe_C_Q)         0.518     0.518 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=158, routed)         5.998     6.516    reset_cond/Q[0]
    SLICE_X13Y33         LUT2 (Prop_lut2_I1_O)        0.150     6.666 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     6.666    reset_cond_n_3
    SLICE_X13Y33         FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           1.443     4.848    clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  D_slowclk_dff_q_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.899ns  (logic 0.210ns (7.243%)  route 2.689ns (92.757%))
  Logic Levels:           2  (FDPE=1 LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y84         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=158, routed)         2.689     2.853    reset_cond/Q[0]
    SLICE_X13Y33         LUT2 (Prop_lut2_I1_O)        0.046     2.899 r  reset_cond/D_slowclk_dff_q[0]_i_1/O
                         net (fo=1, routed)           0.000     2.899    reset_cond_n_3
    SLICE_X13Y33         FDRE                                         r  D_slowclk_dff_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.829     2.019    clk_IBUF_BUFG
    SLICE_X13Y33         FDRE                                         r  D_slowclk_dff_q_reg[0]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.261ns  (logic 0.209ns (6.409%)  route 3.052ns (93.591%))
  Logic Levels:           2  (FDPE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y84         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=158, routed)         3.052     3.216    reset_cond/Q[0]
    SLICE_X14Y40         LUT3 (Prop_lut3_I2_O)        0.045     3.261 r  reset_cond/D_slowclk_dff_q[1]_i_1/O
                         net (fo=1, routed)           0.000     3.261    reset_cond_n_2
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.835     2.025    clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[1]/C

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]/C
                            (rising edge-triggered cell FDPE)
  Destination:            D_slowclk_dff_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        3.262ns  (logic 0.210ns (6.438%)  route 3.052ns (93.562%))
  Logic Levels:           2  (FDPE=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDPE                         0.000     0.000 r  reset_cond/D_stage_q_reg[3]/C
    SLICE_X64Y84         FDPE (Prop_fdpe_C_Q)         0.164     0.164 f  reset_cond/D_stage_q_reg[3]/Q
                         net (fo=158, routed)         3.052     3.216    reset_cond/Q[0]
    SLICE_X14Y40         LUT4 (Prop_lut4_I3_O)        0.046     3.262 r  reset_cond/D_slowclk_dff_q[2]_i_1/O
                         net (fo=1, routed)           0.000     3.262    reset_cond_n_0
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=3, routed)           0.835     2.025    clk_IBUF_BUFG
    SLICE_X14Y40         FDRE                                         r  D_slowclk_dff_q_reg[2]/C





