
BMS_SW_Ver1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005e8c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000f18  08005fa0  08005fa0  00006fa0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006eb8  08006eb8  0000806c  2**0
                  CONTENTS
  4 .ARM          00000000  08006eb8  08006eb8  0000806c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08006eb8  08006eb8  0000806c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006eb8  08006eb8  00007eb8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08006ebc  08006ebc  00007ebc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000006c  20000000  08006ec0  00008000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000007e4  2000006c  08006f2c  0000806c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000850  08006f2c  00008850  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000806c  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000c42f  00000000  00000000  00008095  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023ba  00000000  00000000  000144c4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000b88  00000000  00000000  00016880  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000008c6  00000000  00000000  00017408  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00024e9b  00000000  00000000  00017cce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e33f  00000000  00000000  0003cb69  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5e69  00000000  00000000  0004aea8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00120d11  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003988  00000000  00000000  00120d54  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000004e  00000000  00000000  001246dc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	2000006c 	.word	0x2000006c
 800012c:	00000000 	.word	0x00000000
 8000130:	08005f84 	.word	0x08005f84

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000070 	.word	0x20000070
 800014c:	08005f84 	.word	0x08005f84

08000150 <__aeabi_drsub>:
 8000150:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000154:	e002      	b.n	800015c <__adddf3>
 8000156:	bf00      	nop

08000158 <__aeabi_dsub>:
 8000158:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800015c <__adddf3>:
 800015c:	b530      	push	{r4, r5, lr}
 800015e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000162:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000166:	ea94 0f05 	teq	r4, r5
 800016a:	bf08      	it	eq
 800016c:	ea90 0f02 	teqeq	r0, r2
 8000170:	bf1f      	itttt	ne
 8000172:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000176:	ea55 0c02 	orrsne.w	ip, r5, r2
 800017a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800017e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000182:	f000 80e2 	beq.w	800034a <__adddf3+0x1ee>
 8000186:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800018a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800018e:	bfb8      	it	lt
 8000190:	426d      	neglt	r5, r5
 8000192:	dd0c      	ble.n	80001ae <__adddf3+0x52>
 8000194:	442c      	add	r4, r5
 8000196:	ea80 0202 	eor.w	r2, r0, r2
 800019a:	ea81 0303 	eor.w	r3, r1, r3
 800019e:	ea82 0000 	eor.w	r0, r2, r0
 80001a2:	ea83 0101 	eor.w	r1, r3, r1
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	2d36      	cmp	r5, #54	@ 0x36
 80001b0:	bf88      	it	hi
 80001b2:	bd30      	pophi	{r4, r5, pc}
 80001b4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001bc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001c4:	d002      	beq.n	80001cc <__adddf3+0x70>
 80001c6:	4240      	negs	r0, r0
 80001c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001cc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001d8:	d002      	beq.n	80001e0 <__adddf3+0x84>
 80001da:	4252      	negs	r2, r2
 80001dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001e0:	ea94 0f05 	teq	r4, r5
 80001e4:	f000 80a7 	beq.w	8000336 <__adddf3+0x1da>
 80001e8:	f1a4 0401 	sub.w	r4, r4, #1
 80001ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80001f0:	db0d      	blt.n	800020e <__adddf3+0xb2>
 80001f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80001f6:	fa22 f205 	lsr.w	r2, r2, r5
 80001fa:	1880      	adds	r0, r0, r2
 80001fc:	f141 0100 	adc.w	r1, r1, #0
 8000200:	fa03 f20e 	lsl.w	r2, r3, lr
 8000204:	1880      	adds	r0, r0, r2
 8000206:	fa43 f305 	asr.w	r3, r3, r5
 800020a:	4159      	adcs	r1, r3
 800020c:	e00e      	b.n	800022c <__adddf3+0xd0>
 800020e:	f1a5 0520 	sub.w	r5, r5, #32
 8000212:	f10e 0e20 	add.w	lr, lr, #32
 8000216:	2a01      	cmp	r2, #1
 8000218:	fa03 fc0e 	lsl.w	ip, r3, lr
 800021c:	bf28      	it	cs
 800021e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000222:	fa43 f305 	asr.w	r3, r3, r5
 8000226:	18c0      	adds	r0, r0, r3
 8000228:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800022c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000230:	d507      	bpl.n	8000242 <__adddf3+0xe6>
 8000232:	f04f 0e00 	mov.w	lr, #0
 8000236:	f1dc 0c00 	rsbs	ip, ip, #0
 800023a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800023e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000242:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000246:	d31b      	bcc.n	8000280 <__adddf3+0x124>
 8000248:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800024c:	d30c      	bcc.n	8000268 <__adddf3+0x10c>
 800024e:	0849      	lsrs	r1, r1, #1
 8000250:	ea5f 0030 	movs.w	r0, r0, rrx
 8000254:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000258:	f104 0401 	add.w	r4, r4, #1
 800025c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000260:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000264:	f080 809a 	bcs.w	800039c <__adddf3+0x240>
 8000268:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800026c:	bf08      	it	eq
 800026e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000272:	f150 0000 	adcs.w	r0, r0, #0
 8000276:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800027a:	ea41 0105 	orr.w	r1, r1, r5
 800027e:	bd30      	pop	{r4, r5, pc}
 8000280:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000284:	4140      	adcs	r0, r0
 8000286:	eb41 0101 	adc.w	r1, r1, r1
 800028a:	3c01      	subs	r4, #1
 800028c:	bf28      	it	cs
 800028e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000292:	d2e9      	bcs.n	8000268 <__adddf3+0x10c>
 8000294:	f091 0f00 	teq	r1, #0
 8000298:	bf04      	itt	eq
 800029a:	4601      	moveq	r1, r0
 800029c:	2000      	moveq	r0, #0
 800029e:	fab1 f381 	clz	r3, r1
 80002a2:	bf08      	it	eq
 80002a4:	3320      	addeq	r3, #32
 80002a6:	f1a3 030b 	sub.w	r3, r3, #11
 80002aa:	f1b3 0220 	subs.w	r2, r3, #32
 80002ae:	da0c      	bge.n	80002ca <__adddf3+0x16e>
 80002b0:	320c      	adds	r2, #12
 80002b2:	dd08      	ble.n	80002c6 <__adddf3+0x16a>
 80002b4:	f102 0c14 	add.w	ip, r2, #20
 80002b8:	f1c2 020c 	rsb	r2, r2, #12
 80002bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002c0:	fa21 f102 	lsr.w	r1, r1, r2
 80002c4:	e00c      	b.n	80002e0 <__adddf3+0x184>
 80002c6:	f102 0214 	add.w	r2, r2, #20
 80002ca:	bfd8      	it	le
 80002cc:	f1c2 0c20 	rsble	ip, r2, #32
 80002d0:	fa01 f102 	lsl.w	r1, r1, r2
 80002d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002d8:	bfdc      	itt	le
 80002da:	ea41 010c 	orrle.w	r1, r1, ip
 80002de:	4090      	lslle	r0, r2
 80002e0:	1ae4      	subs	r4, r4, r3
 80002e2:	bfa2      	ittt	ge
 80002e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002e8:	4329      	orrge	r1, r5
 80002ea:	bd30      	popge	{r4, r5, pc}
 80002ec:	ea6f 0404 	mvn.w	r4, r4
 80002f0:	3c1f      	subs	r4, #31
 80002f2:	da1c      	bge.n	800032e <__adddf3+0x1d2>
 80002f4:	340c      	adds	r4, #12
 80002f6:	dc0e      	bgt.n	8000316 <__adddf3+0x1ba>
 80002f8:	f104 0414 	add.w	r4, r4, #20
 80002fc:	f1c4 0220 	rsb	r2, r4, #32
 8000300:	fa20 f004 	lsr.w	r0, r0, r4
 8000304:	fa01 f302 	lsl.w	r3, r1, r2
 8000308:	ea40 0003 	orr.w	r0, r0, r3
 800030c:	fa21 f304 	lsr.w	r3, r1, r4
 8000310:	ea45 0103 	orr.w	r1, r5, r3
 8000314:	bd30      	pop	{r4, r5, pc}
 8000316:	f1c4 040c 	rsb	r4, r4, #12
 800031a:	f1c4 0220 	rsb	r2, r4, #32
 800031e:	fa20 f002 	lsr.w	r0, r0, r2
 8000322:	fa01 f304 	lsl.w	r3, r1, r4
 8000326:	ea40 0003 	orr.w	r0, r0, r3
 800032a:	4629      	mov	r1, r5
 800032c:	bd30      	pop	{r4, r5, pc}
 800032e:	fa21 f004 	lsr.w	r0, r1, r4
 8000332:	4629      	mov	r1, r5
 8000334:	bd30      	pop	{r4, r5, pc}
 8000336:	f094 0f00 	teq	r4, #0
 800033a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800033e:	bf06      	itte	eq
 8000340:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000344:	3401      	addeq	r4, #1
 8000346:	3d01      	subne	r5, #1
 8000348:	e74e      	b.n	80001e8 <__adddf3+0x8c>
 800034a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800034e:	bf18      	it	ne
 8000350:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000354:	d029      	beq.n	80003aa <__adddf3+0x24e>
 8000356:	ea94 0f05 	teq	r4, r5
 800035a:	bf08      	it	eq
 800035c:	ea90 0f02 	teqeq	r0, r2
 8000360:	d005      	beq.n	800036e <__adddf3+0x212>
 8000362:	ea54 0c00 	orrs.w	ip, r4, r0
 8000366:	bf04      	itt	eq
 8000368:	4619      	moveq	r1, r3
 800036a:	4610      	moveq	r0, r2
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	ea91 0f03 	teq	r1, r3
 8000372:	bf1e      	ittt	ne
 8000374:	2100      	movne	r1, #0
 8000376:	2000      	movne	r0, #0
 8000378:	bd30      	popne	{r4, r5, pc}
 800037a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800037e:	d105      	bne.n	800038c <__adddf3+0x230>
 8000380:	0040      	lsls	r0, r0, #1
 8000382:	4149      	adcs	r1, r1
 8000384:	bf28      	it	cs
 8000386:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800038a:	bd30      	pop	{r4, r5, pc}
 800038c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000390:	bf3c      	itt	cc
 8000392:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000396:	bd30      	popcc	{r4, r5, pc}
 8000398:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800039c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003a0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003a4:	f04f 0000 	mov.w	r0, #0
 80003a8:	bd30      	pop	{r4, r5, pc}
 80003aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003ae:	bf1a      	itte	ne
 80003b0:	4619      	movne	r1, r3
 80003b2:	4610      	movne	r0, r2
 80003b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003b8:	bf1c      	itt	ne
 80003ba:	460b      	movne	r3, r1
 80003bc:	4602      	movne	r2, r0
 80003be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003c2:	bf06      	itte	eq
 80003c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003c8:	ea91 0f03 	teqeq	r1, r3
 80003cc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003d0:	bd30      	pop	{r4, r5, pc}
 80003d2:	bf00      	nop

080003d4 <__aeabi_ui2d>:
 80003d4:	f090 0f00 	teq	r0, #0
 80003d8:	bf04      	itt	eq
 80003da:	2100      	moveq	r1, #0
 80003dc:	4770      	bxeq	lr
 80003de:	b530      	push	{r4, r5, lr}
 80003e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003e8:	f04f 0500 	mov.w	r5, #0
 80003ec:	f04f 0100 	mov.w	r1, #0
 80003f0:	e750      	b.n	8000294 <__adddf3+0x138>
 80003f2:	bf00      	nop

080003f4 <__aeabi_i2d>:
 80003f4:	f090 0f00 	teq	r0, #0
 80003f8:	bf04      	itt	eq
 80003fa:	2100      	moveq	r1, #0
 80003fc:	4770      	bxeq	lr
 80003fe:	b530      	push	{r4, r5, lr}
 8000400:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000404:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000408:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800040c:	bf48      	it	mi
 800040e:	4240      	negmi	r0, r0
 8000410:	f04f 0100 	mov.w	r1, #0
 8000414:	e73e      	b.n	8000294 <__adddf3+0x138>
 8000416:	bf00      	nop

08000418 <__aeabi_f2d>:
 8000418:	0042      	lsls	r2, r0, #1
 800041a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800041e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000422:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000426:	bf1f      	itttt	ne
 8000428:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800042c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000430:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000434:	4770      	bxne	lr
 8000436:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800043a:	bf08      	it	eq
 800043c:	4770      	bxeq	lr
 800043e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000442:	bf04      	itt	eq
 8000444:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000448:	4770      	bxeq	lr
 800044a:	b530      	push	{r4, r5, lr}
 800044c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000450:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000454:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000458:	e71c      	b.n	8000294 <__adddf3+0x138>
 800045a:	bf00      	nop

0800045c <__aeabi_ul2d>:
 800045c:	ea50 0201 	orrs.w	r2, r0, r1
 8000460:	bf08      	it	eq
 8000462:	4770      	bxeq	lr
 8000464:	b530      	push	{r4, r5, lr}
 8000466:	f04f 0500 	mov.w	r5, #0
 800046a:	e00a      	b.n	8000482 <__aeabi_l2d+0x16>

0800046c <__aeabi_l2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800047a:	d502      	bpl.n	8000482 <__aeabi_l2d+0x16>
 800047c:	4240      	negs	r0, r0
 800047e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000482:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000486:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800048a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800048e:	f43f aed8 	beq.w	8000242 <__adddf3+0xe6>
 8000492:	f04f 0203 	mov.w	r2, #3
 8000496:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800049a:	bf18      	it	ne
 800049c:	3203      	addne	r2, #3
 800049e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004a2:	bf18      	it	ne
 80004a4:	3203      	addne	r2, #3
 80004a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004aa:	f1c2 0320 	rsb	r3, r2, #32
 80004ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80004b2:	fa20 f002 	lsr.w	r0, r0, r2
 80004b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ba:	ea40 000e 	orr.w	r0, r0, lr
 80004be:	fa21 f102 	lsr.w	r1, r1, r2
 80004c2:	4414      	add	r4, r2
 80004c4:	e6bd      	b.n	8000242 <__adddf3+0xe6>
 80004c6:	bf00      	nop

080004c8 <__aeabi_dmul>:
 80004c8:	b570      	push	{r4, r5, r6, lr}
 80004ca:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004ce:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004d6:	bf1d      	ittte	ne
 80004d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004dc:	ea94 0f0c 	teqne	r4, ip
 80004e0:	ea95 0f0c 	teqne	r5, ip
 80004e4:	f000 f8de 	bleq	80006a4 <__aeabi_dmul+0x1dc>
 80004e8:	442c      	add	r4, r5
 80004ea:	ea81 0603 	eor.w	r6, r1, r3
 80004ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80004f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80004f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80004fa:	bf18      	it	ne
 80004fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000500:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000504:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000508:	d038      	beq.n	800057c <__aeabi_dmul+0xb4>
 800050a:	fba0 ce02 	umull	ip, lr, r0, r2
 800050e:	f04f 0500 	mov.w	r5, #0
 8000512:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000516:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800051a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800051e:	f04f 0600 	mov.w	r6, #0
 8000522:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000526:	f09c 0f00 	teq	ip, #0
 800052a:	bf18      	it	ne
 800052c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000530:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000534:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000538:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800053c:	d204      	bcs.n	8000548 <__aeabi_dmul+0x80>
 800053e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000542:	416d      	adcs	r5, r5
 8000544:	eb46 0606 	adc.w	r6, r6, r6
 8000548:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800054c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000550:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000554:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000558:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800055c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000560:	bf88      	it	hi
 8000562:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000566:	d81e      	bhi.n	80005a6 <__aeabi_dmul+0xde>
 8000568:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800056c:	bf08      	it	eq
 800056e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000572:	f150 0000 	adcs.w	r0, r0, #0
 8000576:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800057a:	bd70      	pop	{r4, r5, r6, pc}
 800057c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000580:	ea46 0101 	orr.w	r1, r6, r1
 8000584:	ea40 0002 	orr.w	r0, r0, r2
 8000588:	ea81 0103 	eor.w	r1, r1, r3
 800058c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000590:	bfc2      	ittt	gt
 8000592:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000596:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800059a:	bd70      	popgt	{r4, r5, r6, pc}
 800059c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005a0:	f04f 0e00 	mov.w	lr, #0
 80005a4:	3c01      	subs	r4, #1
 80005a6:	f300 80ab 	bgt.w	8000700 <__aeabi_dmul+0x238>
 80005aa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005ae:	bfde      	ittt	le
 80005b0:	2000      	movle	r0, #0
 80005b2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005b6:	bd70      	pople	{r4, r5, r6, pc}
 80005b8:	f1c4 0400 	rsb	r4, r4, #0
 80005bc:	3c20      	subs	r4, #32
 80005be:	da35      	bge.n	800062c <__aeabi_dmul+0x164>
 80005c0:	340c      	adds	r4, #12
 80005c2:	dc1b      	bgt.n	80005fc <__aeabi_dmul+0x134>
 80005c4:	f104 0414 	add.w	r4, r4, #20
 80005c8:	f1c4 0520 	rsb	r5, r4, #32
 80005cc:	fa00 f305 	lsl.w	r3, r0, r5
 80005d0:	fa20 f004 	lsr.w	r0, r0, r4
 80005d4:	fa01 f205 	lsl.w	r2, r1, r5
 80005d8:	ea40 0002 	orr.w	r0, r0, r2
 80005dc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005e0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005e8:	fa21 f604 	lsr.w	r6, r1, r4
 80005ec:	eb42 0106 	adc.w	r1, r2, r6
 80005f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80005f4:	bf08      	it	eq
 80005f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80005fa:	bd70      	pop	{r4, r5, r6, pc}
 80005fc:	f1c4 040c 	rsb	r4, r4, #12
 8000600:	f1c4 0520 	rsb	r5, r4, #32
 8000604:	fa00 f304 	lsl.w	r3, r0, r4
 8000608:	fa20 f005 	lsr.w	r0, r0, r5
 800060c:	fa01 f204 	lsl.w	r2, r1, r4
 8000610:	ea40 0002 	orr.w	r0, r0, r2
 8000614:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000618:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800061c:	f141 0100 	adc.w	r1, r1, #0
 8000620:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000624:	bf08      	it	eq
 8000626:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800062a:	bd70      	pop	{r4, r5, r6, pc}
 800062c:	f1c4 0520 	rsb	r5, r4, #32
 8000630:	fa00 f205 	lsl.w	r2, r0, r5
 8000634:	ea4e 0e02 	orr.w	lr, lr, r2
 8000638:	fa20 f304 	lsr.w	r3, r0, r4
 800063c:	fa01 f205 	lsl.w	r2, r1, r5
 8000640:	ea43 0302 	orr.w	r3, r3, r2
 8000644:	fa21 f004 	lsr.w	r0, r1, r4
 8000648:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800064c:	fa21 f204 	lsr.w	r2, r1, r4
 8000650:	ea20 0002 	bic.w	r0, r0, r2
 8000654:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000658:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800065c:	bf08      	it	eq
 800065e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000662:	bd70      	pop	{r4, r5, r6, pc}
 8000664:	f094 0f00 	teq	r4, #0
 8000668:	d10f      	bne.n	800068a <__aeabi_dmul+0x1c2>
 800066a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800066e:	0040      	lsls	r0, r0, #1
 8000670:	eb41 0101 	adc.w	r1, r1, r1
 8000674:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000678:	bf08      	it	eq
 800067a:	3c01      	subeq	r4, #1
 800067c:	d0f7      	beq.n	800066e <__aeabi_dmul+0x1a6>
 800067e:	ea41 0106 	orr.w	r1, r1, r6
 8000682:	f095 0f00 	teq	r5, #0
 8000686:	bf18      	it	ne
 8000688:	4770      	bxne	lr
 800068a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800068e:	0052      	lsls	r2, r2, #1
 8000690:	eb43 0303 	adc.w	r3, r3, r3
 8000694:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000698:	bf08      	it	eq
 800069a:	3d01      	subeq	r5, #1
 800069c:	d0f7      	beq.n	800068e <__aeabi_dmul+0x1c6>
 800069e:	ea43 0306 	orr.w	r3, r3, r6
 80006a2:	4770      	bx	lr
 80006a4:	ea94 0f0c 	teq	r4, ip
 80006a8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006ac:	bf18      	it	ne
 80006ae:	ea95 0f0c 	teqne	r5, ip
 80006b2:	d00c      	beq.n	80006ce <__aeabi_dmul+0x206>
 80006b4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006b8:	bf18      	it	ne
 80006ba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006be:	d1d1      	bne.n	8000664 <__aeabi_dmul+0x19c>
 80006c0:	ea81 0103 	eor.w	r1, r1, r3
 80006c4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006c8:	f04f 0000 	mov.w	r0, #0
 80006cc:	bd70      	pop	{r4, r5, r6, pc}
 80006ce:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006d2:	bf06      	itte	eq
 80006d4:	4610      	moveq	r0, r2
 80006d6:	4619      	moveq	r1, r3
 80006d8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006dc:	d019      	beq.n	8000712 <__aeabi_dmul+0x24a>
 80006de:	ea94 0f0c 	teq	r4, ip
 80006e2:	d102      	bne.n	80006ea <__aeabi_dmul+0x222>
 80006e4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006e8:	d113      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006ea:	ea95 0f0c 	teq	r5, ip
 80006ee:	d105      	bne.n	80006fc <__aeabi_dmul+0x234>
 80006f0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80006f4:	bf1c      	itt	ne
 80006f6:	4610      	movne	r0, r2
 80006f8:	4619      	movne	r1, r3
 80006fa:	d10a      	bne.n	8000712 <__aeabi_dmul+0x24a>
 80006fc:	ea81 0103 	eor.w	r1, r1, r3
 8000700:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000704:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000708:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800070c:	f04f 0000 	mov.w	r0, #0
 8000710:	bd70      	pop	{r4, r5, r6, pc}
 8000712:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000716:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800071a:	bd70      	pop	{r4, r5, r6, pc}

0800071c <__aeabi_ddiv>:
 800071c:	b570      	push	{r4, r5, r6, lr}
 800071e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000722:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000726:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800072a:	bf1d      	ittte	ne
 800072c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000730:	ea94 0f0c 	teqne	r4, ip
 8000734:	ea95 0f0c 	teqne	r5, ip
 8000738:	f000 f8a7 	bleq	800088a <__aeabi_ddiv+0x16e>
 800073c:	eba4 0405 	sub.w	r4, r4, r5
 8000740:	ea81 0e03 	eor.w	lr, r1, r3
 8000744:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000748:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800074c:	f000 8088 	beq.w	8000860 <__aeabi_ddiv+0x144>
 8000750:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000754:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000758:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800075c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000760:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000764:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000768:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800076c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000770:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000774:	429d      	cmp	r5, r3
 8000776:	bf08      	it	eq
 8000778:	4296      	cmpeq	r6, r2
 800077a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800077e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000782:	d202      	bcs.n	800078a <__aeabi_ddiv+0x6e>
 8000784:	085b      	lsrs	r3, r3, #1
 8000786:	ea4f 0232 	mov.w	r2, r2, rrx
 800078a:	1ab6      	subs	r6, r6, r2
 800078c:	eb65 0503 	sbc.w	r5, r5, r3
 8000790:	085b      	lsrs	r3, r3, #1
 8000792:	ea4f 0232 	mov.w	r2, r2, rrx
 8000796:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800079a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800079e:	ebb6 0e02 	subs.w	lr, r6, r2
 80007a2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007a6:	bf22      	ittt	cs
 80007a8:	1ab6      	subcs	r6, r6, r2
 80007aa:	4675      	movcs	r5, lr
 80007ac:	ea40 000c 	orrcs.w	r0, r0, ip
 80007b0:	085b      	lsrs	r3, r3, #1
 80007b2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007b6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ba:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007be:	bf22      	ittt	cs
 80007c0:	1ab6      	subcs	r6, r6, r2
 80007c2:	4675      	movcs	r5, lr
 80007c4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007c8:	085b      	lsrs	r3, r3, #1
 80007ca:	ea4f 0232 	mov.w	r2, r2, rrx
 80007ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80007d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007d6:	bf22      	ittt	cs
 80007d8:	1ab6      	subcs	r6, r6, r2
 80007da:	4675      	movcs	r5, lr
 80007dc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007e0:	085b      	lsrs	r3, r3, #1
 80007e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ee:	bf22      	ittt	cs
 80007f0:	1ab6      	subcs	r6, r6, r2
 80007f2:	4675      	movcs	r5, lr
 80007f4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80007f8:	ea55 0e06 	orrs.w	lr, r5, r6
 80007fc:	d018      	beq.n	8000830 <__aeabi_ddiv+0x114>
 80007fe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000802:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000806:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800080a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800080e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000812:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000816:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800081a:	d1c0      	bne.n	800079e <__aeabi_ddiv+0x82>
 800081c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000820:	d10b      	bne.n	800083a <__aeabi_ddiv+0x11e>
 8000822:	ea41 0100 	orr.w	r1, r1, r0
 8000826:	f04f 0000 	mov.w	r0, #0
 800082a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800082e:	e7b6      	b.n	800079e <__aeabi_ddiv+0x82>
 8000830:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000834:	bf04      	itt	eq
 8000836:	4301      	orreq	r1, r0
 8000838:	2000      	moveq	r0, #0
 800083a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800083e:	bf88      	it	hi
 8000840:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000844:	f63f aeaf 	bhi.w	80005a6 <__aeabi_dmul+0xde>
 8000848:	ebb5 0c03 	subs.w	ip, r5, r3
 800084c:	bf04      	itt	eq
 800084e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000852:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000856:	f150 0000 	adcs.w	r0, r0, #0
 800085a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800085e:	bd70      	pop	{r4, r5, r6, pc}
 8000860:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000864:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000868:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800086c:	bfc2      	ittt	gt
 800086e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000872:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000876:	bd70      	popgt	{r4, r5, r6, pc}
 8000878:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800087c:	f04f 0e00 	mov.w	lr, #0
 8000880:	3c01      	subs	r4, #1
 8000882:	e690      	b.n	80005a6 <__aeabi_dmul+0xde>
 8000884:	ea45 0e06 	orr.w	lr, r5, r6
 8000888:	e68d      	b.n	80005a6 <__aeabi_dmul+0xde>
 800088a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800088e:	ea94 0f0c 	teq	r4, ip
 8000892:	bf08      	it	eq
 8000894:	ea95 0f0c 	teqeq	r5, ip
 8000898:	f43f af3b 	beq.w	8000712 <__aeabi_dmul+0x24a>
 800089c:	ea94 0f0c 	teq	r4, ip
 80008a0:	d10a      	bne.n	80008b8 <__aeabi_ddiv+0x19c>
 80008a2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008a6:	f47f af34 	bne.w	8000712 <__aeabi_dmul+0x24a>
 80008aa:	ea95 0f0c 	teq	r5, ip
 80008ae:	f47f af25 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008b2:	4610      	mov	r0, r2
 80008b4:	4619      	mov	r1, r3
 80008b6:	e72c      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008b8:	ea95 0f0c 	teq	r5, ip
 80008bc:	d106      	bne.n	80008cc <__aeabi_ddiv+0x1b0>
 80008be:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c2:	f43f aefd 	beq.w	80006c0 <__aeabi_dmul+0x1f8>
 80008c6:	4610      	mov	r0, r2
 80008c8:	4619      	mov	r1, r3
 80008ca:	e722      	b.n	8000712 <__aeabi_dmul+0x24a>
 80008cc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008d0:	bf18      	it	ne
 80008d2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008d6:	f47f aec5 	bne.w	8000664 <__aeabi_dmul+0x19c>
 80008da:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008de:	f47f af0d 	bne.w	80006fc <__aeabi_dmul+0x234>
 80008e2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008e6:	f47f aeeb 	bne.w	80006c0 <__aeabi_dmul+0x1f8>
 80008ea:	e712      	b.n	8000712 <__aeabi_dmul+0x24a>

080008ec <__gedf2>:
 80008ec:	f04f 3cff 	mov.w	ip, #4294967295
 80008f0:	e006      	b.n	8000900 <__cmpdf2+0x4>
 80008f2:	bf00      	nop

080008f4 <__ledf2>:
 80008f4:	f04f 0c01 	mov.w	ip, #1
 80008f8:	e002      	b.n	8000900 <__cmpdf2+0x4>
 80008fa:	bf00      	nop

080008fc <__cmpdf2>:
 80008fc:	f04f 0c01 	mov.w	ip, #1
 8000900:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000904:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000908:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800090c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000910:	bf18      	it	ne
 8000912:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000916:	d01b      	beq.n	8000950 <__cmpdf2+0x54>
 8000918:	b001      	add	sp, #4
 800091a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800091e:	bf0c      	ite	eq
 8000920:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000924:	ea91 0f03 	teqne	r1, r3
 8000928:	bf02      	ittt	eq
 800092a:	ea90 0f02 	teqeq	r0, r2
 800092e:	2000      	moveq	r0, #0
 8000930:	4770      	bxeq	lr
 8000932:	f110 0f00 	cmn.w	r0, #0
 8000936:	ea91 0f03 	teq	r1, r3
 800093a:	bf58      	it	pl
 800093c:	4299      	cmppl	r1, r3
 800093e:	bf08      	it	eq
 8000940:	4290      	cmpeq	r0, r2
 8000942:	bf2c      	ite	cs
 8000944:	17d8      	asrcs	r0, r3, #31
 8000946:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800094a:	f040 0001 	orr.w	r0, r0, #1
 800094e:	4770      	bx	lr
 8000950:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000954:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000958:	d102      	bne.n	8000960 <__cmpdf2+0x64>
 800095a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800095e:	d107      	bne.n	8000970 <__cmpdf2+0x74>
 8000960:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d1d6      	bne.n	8000918 <__cmpdf2+0x1c>
 800096a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800096e:	d0d3      	beq.n	8000918 <__cmpdf2+0x1c>
 8000970:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000974:	4770      	bx	lr
 8000976:	bf00      	nop

08000978 <__aeabi_cdrcmple>:
 8000978:	4684      	mov	ip, r0
 800097a:	4610      	mov	r0, r2
 800097c:	4662      	mov	r2, ip
 800097e:	468c      	mov	ip, r1
 8000980:	4619      	mov	r1, r3
 8000982:	4663      	mov	r3, ip
 8000984:	e000      	b.n	8000988 <__aeabi_cdcmpeq>
 8000986:	bf00      	nop

08000988 <__aeabi_cdcmpeq>:
 8000988:	b501      	push	{r0, lr}
 800098a:	f7ff ffb7 	bl	80008fc <__cmpdf2>
 800098e:	2800      	cmp	r0, #0
 8000990:	bf48      	it	mi
 8000992:	f110 0f00 	cmnmi.w	r0, #0
 8000996:	bd01      	pop	{r0, pc}

08000998 <__aeabi_dcmpeq>:
 8000998:	f84d ed08 	str.w	lr, [sp, #-8]!
 800099c:	f7ff fff4 	bl	8000988 <__aeabi_cdcmpeq>
 80009a0:	bf0c      	ite	eq
 80009a2:	2001      	moveq	r0, #1
 80009a4:	2000      	movne	r0, #0
 80009a6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009aa:	bf00      	nop

080009ac <__aeabi_dcmplt>:
 80009ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009b0:	f7ff ffea 	bl	8000988 <__aeabi_cdcmpeq>
 80009b4:	bf34      	ite	cc
 80009b6:	2001      	movcc	r0, #1
 80009b8:	2000      	movcs	r0, #0
 80009ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80009be:	bf00      	nop

080009c0 <__aeabi_dcmple>:
 80009c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c4:	f7ff ffe0 	bl	8000988 <__aeabi_cdcmpeq>
 80009c8:	bf94      	ite	ls
 80009ca:	2001      	movls	r0, #1
 80009cc:	2000      	movhi	r0, #0
 80009ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80009d2:	bf00      	nop

080009d4 <__aeabi_dcmpge>:
 80009d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d8:	f7ff ffce 	bl	8000978 <__aeabi_cdrcmple>
 80009dc:	bf94      	ite	ls
 80009de:	2001      	movls	r0, #1
 80009e0:	2000      	movhi	r0, #0
 80009e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e6:	bf00      	nop

080009e8 <__aeabi_dcmpgt>:
 80009e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ec:	f7ff ffc4 	bl	8000978 <__aeabi_cdrcmple>
 80009f0:	bf34      	ite	cc
 80009f2:	2001      	movcc	r0, #1
 80009f4:	2000      	movcs	r0, #0
 80009f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009fa:	bf00      	nop

080009fc <__aeabi_d2iz>:
 80009fc:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a00:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a04:	d215      	bcs.n	8000a32 <__aeabi_d2iz+0x36>
 8000a06:	d511      	bpl.n	8000a2c <__aeabi_d2iz+0x30>
 8000a08:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a0c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a10:	d912      	bls.n	8000a38 <__aeabi_d2iz+0x3c>
 8000a12:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a16:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a1a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a1e:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a22:	fa23 f002 	lsr.w	r0, r3, r2
 8000a26:	bf18      	it	ne
 8000a28:	4240      	negne	r0, r0
 8000a2a:	4770      	bx	lr
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a36:	d105      	bne.n	8000a44 <__aeabi_d2iz+0x48>
 8000a38:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a3c:	bf08      	it	eq
 8000a3e:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a42:	4770      	bx	lr
 8000a44:	f04f 0000 	mov.w	r0, #0
 8000a48:	4770      	bx	lr
 8000a4a:	bf00      	nop

08000a4c <__aeabi_d2uiz>:
 8000a4c:	004a      	lsls	r2, r1, #1
 8000a4e:	d211      	bcs.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a50:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a54:	d211      	bcs.n	8000a7a <__aeabi_d2uiz+0x2e>
 8000a56:	d50d      	bpl.n	8000a74 <__aeabi_d2uiz+0x28>
 8000a58:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a5c:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a60:	d40e      	bmi.n	8000a80 <__aeabi_d2uiz+0x34>
 8000a62:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a66:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a6a:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a6e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a72:	4770      	bx	lr
 8000a74:	f04f 0000 	mov.w	r0, #0
 8000a78:	4770      	bx	lr
 8000a7a:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a7e:	d102      	bne.n	8000a86 <__aeabi_d2uiz+0x3a>
 8000a80:	f04f 30ff 	mov.w	r0, #4294967295
 8000a84:	4770      	bx	lr
 8000a86:	f04f 0000 	mov.w	r0, #0
 8000a8a:	4770      	bx	lr

08000a8c <sendNops>:
 * Description   : This function sends NOP commands to all CIDs.
 *
 *END**************************************************************************/

void sendNops()
{
 8000a8c:	b580      	push	{r7, lr}
 8000a8e:	b082      	sub	sp, #8
 8000a90:	af00      	add	r7, sp, #0
    uint8_t cid;

    for (cid = 1; cid <= g_bccData.drvConfig.devicesCnt; cid++)
 8000a92:	2301      	movs	r3, #1
 8000a94:	71fb      	strb	r3, [r7, #7]
 8000a96:	e007      	b.n	8000aa8 <sendNops+0x1c>
    {
        BCC_SendNop(&g_bccData.drvConfig, cid);
 8000a98:	79fb      	ldrb	r3, [r7, #7]
 8000a9a:	4619      	mov	r1, r3
 8000a9c:	4807      	ldr	r0, [pc, #28]	@ (8000abc <sendNops+0x30>)
 8000a9e:	f002 fce1 	bl	8003464 <BCC_SendNop>
    for (cid = 1; cid <= g_bccData.drvConfig.devicesCnt; cid++)
 8000aa2:	79fb      	ldrb	r3, [r7, #7]
 8000aa4:	3301      	adds	r3, #1
 8000aa6:	71fb      	strb	r3, [r7, #7]
 8000aa8:	4b04      	ldr	r3, [pc, #16]	@ (8000abc <sendNops+0x30>)
 8000aaa:	789b      	ldrb	r3, [r3, #2]
 8000aac:	79fa      	ldrb	r2, [r7, #7]
 8000aae:	429a      	cmp	r2, r3
 8000ab0:	d9f2      	bls.n	8000a98 <sendNops+0xc>
    }
}
 8000ab2:	bf00      	nop
 8000ab4:	bf00      	nop
 8000ab6:	3708      	adds	r7, #8
 8000ab8:	46bd      	mov	sp, r7
 8000aba:	bd80      	pop	{r7, pc}
 8000abc:	20000128 	.word	0x20000128

08000ac0 <printInitialSettings>:
 * Description   : This function prints content of registers configured in
 *                 initialization phase to serial console output.
 *
 *END**************************************************************************/
bcc_status_t printInitialSettings(uint8_t cid)
{
 8000ac0:	b590      	push	{r4, r7, lr}
 8000ac2:	b08b      	sub	sp, #44	@ 0x2c
 8000ac4:	af02      	add	r7, sp, #8
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	71fb      	strb	r3, [r7, #7]
    uint16_t regVal;
    uint8_t i;
    static char* printPattern = "  | %-18s | 0x%02X%02X |\r\n";
    bcc_status_t error;

    printf("###############################################\r\n");
 8000aca:	4887      	ldr	r0, [pc, #540]	@ (8000ce8 <printInitialSettings+0x228>)
 8000acc:	f004 f9ca 	bl	8004e64 <puts>
    printf("# CID %d (MC3377%sC): Initial value of registers\r\n", cid,
 8000ad0:	79f9      	ldrb	r1, [r7, #7]
            (g_bccData.drvConfig.device[cid - 1] == BCC_DEVICE_MC33771C) ?
 8000ad2:	79fb      	ldrb	r3, [r7, #7]
 8000ad4:	3b01      	subs	r3, #1
 8000ad6:	4a85      	ldr	r2, [pc, #532]	@ (8000cec <printInitialSettings+0x22c>)
 8000ad8:	4413      	add	r3, r2
 8000ada:	78db      	ldrb	r3, [r3, #3]
    printf("# CID %d (MC3377%sC): Initial value of registers\r\n", cid,
 8000adc:	2b00      	cmp	r3, #0
 8000ade:	d101      	bne.n	8000ae4 <printInitialSettings+0x24>
 8000ae0:	4b83      	ldr	r3, [pc, #524]	@ (8000cf0 <printInitialSettings+0x230>)
 8000ae2:	e000      	b.n	8000ae6 <printInitialSettings+0x26>
 8000ae4:	4b83      	ldr	r3, [pc, #524]	@ (8000cf4 <printInitialSettings+0x234>)
 8000ae6:	461a      	mov	r2, r3
 8000ae8:	4883      	ldr	r0, [pc, #524]	@ (8000cf8 <printInitialSettings+0x238>)
 8000aea:	f004 f953 	bl	8004d94 <iprintf>
                    "1" : "2");
    printf("###############################################\r\n\r\n");
 8000aee:	4883      	ldr	r0, [pc, #524]	@ (8000cfc <printInitialSettings+0x23c>)
 8000af0:	f004 f9b8 	bl	8004e64 <puts>

    printf("  -------------------------------\r\n");
 8000af4:	4882      	ldr	r0, [pc, #520]	@ (8000d00 <printInitialSettings+0x240>)
 8000af6:	f004 f9b5 	bl	8004e64 <puts>
    printf("  | Register           | Value  |\r\n");
 8000afa:	4882      	ldr	r0, [pc, #520]	@ (8000d04 <printInitialSettings+0x244>)
 8000afc:	f004 f9b2 	bl	8004e64 <puts>
    printf("  -------------------------------\r\n");
 8000b00:	487f      	ldr	r0, [pc, #508]	@ (8000d00 <printInitialSettings+0x240>)
 8000b02:	f004 f9af 	bl	8004e64 <puts>

    error = BCC_Reg_Read(&g_bccData.drvConfig, cid, MC33771C_INIT_OFFSET, 1U, &regVal);
 8000b06:	79f9      	ldrb	r1, [r7, #7]
 8000b08:	f107 030e 	add.w	r3, r7, #14
 8000b0c:	9300      	str	r3, [sp, #0]
 8000b0e:	2301      	movs	r3, #1
 8000b10:	2201      	movs	r2, #1
 8000b12:	4876      	ldr	r0, [pc, #472]	@ (8000cec <printInitialSettings+0x22c>)
 8000b14:	f002 fcfd 	bl	8003512 <BCC_Reg_Read>
 8000b18:	4603      	mov	r3, r0
 8000b1a:	77bb      	strb	r3, [r7, #30]
    if (error != BCC_STATUS_SUCCESS)
 8000b1c:	7fbb      	ldrb	r3, [r7, #30]
 8000b1e:	2b00      	cmp	r3, #0
 8000b20:	d001      	beq.n	8000b26 <printInitialSettings+0x66>
    {
        return error;
 8000b22:	7fbb      	ldrb	r3, [r7, #30]
 8000b24:	e0dc      	b.n	8000ce0 <printInitialSettings+0x220>
    }

    printf(printPattern, "INIT", regVal >> 8, regVal & 0xFFU);
 8000b26:	4b78      	ldr	r3, [pc, #480]	@ (8000d08 <printInitialSettings+0x248>)
 8000b28:	6818      	ldr	r0, [r3, #0]
 8000b2a:	89fb      	ldrh	r3, [r7, #14]
 8000b2c:	0a1b      	lsrs	r3, r3, #8
 8000b2e:	b29b      	uxth	r3, r3
 8000b30:	461a      	mov	r2, r3
 8000b32:	89fb      	ldrh	r3, [r7, #14]
 8000b34:	b2db      	uxtb	r3, r3
 8000b36:	4975      	ldr	r1, [pc, #468]	@ (8000d0c <printInitialSettings+0x24c>)
 8000b38:	f004 f92c 	bl	8004d94 <iprintf>

    if (g_bccData.drvConfig.device[cid - 1] == BCC_DEVICE_MC33771C)
 8000b3c:	79fb      	ldrb	r3, [r7, #7]
 8000b3e:	3b01      	subs	r3, #1
 8000b40:	4a6a      	ldr	r2, [pc, #424]	@ (8000cec <printInitialSettings+0x22c>)
 8000b42:	4413      	add	r3, r2
 8000b44:	78db      	ldrb	r3, [r3, #3]
 8000b46:	2b00      	cmp	r3, #0
 8000b48:	d12b      	bne.n	8000ba2 <printInitialSettings+0xe2>
    {
        for (i = 0U; i < MC33771C_REG_CONF_CNT; i++)
 8000b4a:	2300      	movs	r3, #0
 8000b4c:	77fb      	strb	r3, [r7, #31]
 8000b4e:	e024      	b.n	8000b9a <printInitialSettings+0xda>
        {
            error = BCC_Reg_Read(&g_bccData.drvConfig, cid,
 8000b50:	7ffb      	ldrb	r3, [r7, #31]
                    s_confRegsMc33771c[i].address, 1U, &regVal);
 8000b52:	4a6f      	ldr	r2, [pc, #444]	@ (8000d10 <printInitialSettings+0x250>)
 8000b54:	00db      	lsls	r3, r3, #3
 8000b56:	4413      	add	r3, r2
 8000b58:	791a      	ldrb	r2, [r3, #4]
            error = BCC_Reg_Read(&g_bccData.drvConfig, cid,
 8000b5a:	79f9      	ldrb	r1, [r7, #7]
 8000b5c:	f107 030e 	add.w	r3, r7, #14
 8000b60:	9300      	str	r3, [sp, #0]
 8000b62:	2301      	movs	r3, #1
 8000b64:	4861      	ldr	r0, [pc, #388]	@ (8000cec <printInitialSettings+0x22c>)
 8000b66:	f002 fcd4 	bl	8003512 <BCC_Reg_Read>
 8000b6a:	4603      	mov	r3, r0
 8000b6c:	77bb      	strb	r3, [r7, #30]
            if (error != BCC_STATUS_SUCCESS)
 8000b6e:	7fbb      	ldrb	r3, [r7, #30]
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d001      	beq.n	8000b78 <printInitialSettings+0xb8>
            {
                return error;
 8000b74:	7fbb      	ldrb	r3, [r7, #30]
 8000b76:	e0b3      	b.n	8000ce0 <printInitialSettings+0x220>
            }
            printf(printPattern, s_confRegsMc33771c[i].name,
 8000b78:	4b63      	ldr	r3, [pc, #396]	@ (8000d08 <printInitialSettings+0x248>)
 8000b7a:	6818      	ldr	r0, [r3, #0]
 8000b7c:	7ffb      	ldrb	r3, [r7, #31]
 8000b7e:	4a64      	ldr	r2, [pc, #400]	@ (8000d10 <printInitialSettings+0x250>)
 8000b80:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8000b84:	89fb      	ldrh	r3, [r7, #14]
 8000b86:	0a1b      	lsrs	r3, r3, #8
 8000b88:	b29b      	uxth	r3, r3
 8000b8a:	461a      	mov	r2, r3
 8000b8c:	89fb      	ldrh	r3, [r7, #14]
 8000b8e:	b2db      	uxtb	r3, r3
 8000b90:	f004 f900 	bl	8004d94 <iprintf>
        for (i = 0U; i < MC33771C_REG_CONF_CNT; i++)
 8000b94:	7ffb      	ldrb	r3, [r7, #31]
 8000b96:	3301      	adds	r3, #1
 8000b98:	77fb      	strb	r3, [r7, #31]
 8000b9a:	7ffb      	ldrb	r3, [r7, #31]
 8000b9c:	2b3c      	cmp	r3, #60	@ 0x3c
 8000b9e:	d9d7      	bls.n	8000b50 <printInitialSettings+0x90>
 8000ba0:	e02a      	b.n	8000bf8 <printInitialSettings+0x138>
                    regVal >> 8, regVal & 0xFFU);
        }
    }
    else
    {
        for (i = 0U; i < MC33772C_REG_CONF_CNT; i++)
 8000ba2:	2300      	movs	r3, #0
 8000ba4:	77fb      	strb	r3, [r7, #31]
 8000ba6:	e024      	b.n	8000bf2 <printInitialSettings+0x132>
        {
            error = BCC_Reg_Read(&g_bccData.drvConfig, cid,
 8000ba8:	7ffb      	ldrb	r3, [r7, #31]
                    s_confRegsMc33772c[i].address, 1U, &regVal);
 8000baa:	4a5a      	ldr	r2, [pc, #360]	@ (8000d14 <printInitialSettings+0x254>)
 8000bac:	00db      	lsls	r3, r3, #3
 8000bae:	4413      	add	r3, r2
 8000bb0:	791a      	ldrb	r2, [r3, #4]
            error = BCC_Reg_Read(&g_bccData.drvConfig, cid,
 8000bb2:	79f9      	ldrb	r1, [r7, #7]
 8000bb4:	f107 030e 	add.w	r3, r7, #14
 8000bb8:	9300      	str	r3, [sp, #0]
 8000bba:	2301      	movs	r3, #1
 8000bbc:	484b      	ldr	r0, [pc, #300]	@ (8000cec <printInitialSettings+0x22c>)
 8000bbe:	f002 fca8 	bl	8003512 <BCC_Reg_Read>
 8000bc2:	4603      	mov	r3, r0
 8000bc4:	77bb      	strb	r3, [r7, #30]
            if (error != BCC_STATUS_SUCCESS)
 8000bc6:	7fbb      	ldrb	r3, [r7, #30]
 8000bc8:	2b00      	cmp	r3, #0
 8000bca:	d001      	beq.n	8000bd0 <printInitialSettings+0x110>
            {
                return error;
 8000bcc:	7fbb      	ldrb	r3, [r7, #30]
 8000bce:	e087      	b.n	8000ce0 <printInitialSettings+0x220>
            }
            printf(printPattern, s_confRegsMc33772c[i].name,
 8000bd0:	4b4d      	ldr	r3, [pc, #308]	@ (8000d08 <printInitialSettings+0x248>)
 8000bd2:	6818      	ldr	r0, [r3, #0]
 8000bd4:	7ffb      	ldrb	r3, [r7, #31]
 8000bd6:	4a4f      	ldr	r2, [pc, #316]	@ (8000d14 <printInitialSettings+0x254>)
 8000bd8:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8000bdc:	89fb      	ldrh	r3, [r7, #14]
 8000bde:	0a1b      	lsrs	r3, r3, #8
 8000be0:	b29b      	uxth	r3, r3
 8000be2:	461a      	mov	r2, r3
 8000be4:	89fb      	ldrh	r3, [r7, #14]
 8000be6:	b2db      	uxtb	r3, r3
 8000be8:	f004 f8d4 	bl	8004d94 <iprintf>
        for (i = 0U; i < MC33772C_REG_CONF_CNT; i++)
 8000bec:	7ffb      	ldrb	r3, [r7, #31]
 8000bee:	3301      	adds	r3, #1
 8000bf0:	77fb      	strb	r3, [r7, #31]
 8000bf2:	7ffb      	ldrb	r3, [r7, #31]
 8000bf4:	2b2c      	cmp	r3, #44	@ 0x2c
 8000bf6:	d9d7      	bls.n	8000ba8 <printInitialSettings+0xe8>
                    regVal >> 8, regVal & 0xFFU);
        }
    }

    printf("  -------------------------------\r\n");
 8000bf8:	4841      	ldr	r0, [pc, #260]	@ (8000d00 <printInitialSettings+0x240>)
 8000bfa:	f004 f933 	bl	8004e64 <puts>
    printf("\r\n");
 8000bfe:	4846      	ldr	r0, [pc, #280]	@ (8000d18 <printInitialSettings+0x258>)
 8000c00:	f004 f930 	bl	8004e64 <puts>

    printf("  ------------------------\r\n");
 8000c04:	4845      	ldr	r0, [pc, #276]	@ (8000d1c <printInitialSettings+0x25c>)
 8000c06:	f004 f92d 	bl	8004e64 <puts>
    printf("  | Fuse Mirror | Value  |\r\n");
 8000c0a:	4845      	ldr	r0, [pc, #276]	@ (8000d20 <printInitialSettings+0x260>)
 8000c0c:	f004 f92a 	bl	8004e64 <puts>
    printf("  |  Register   |        |\r\n");
 8000c10:	4844      	ldr	r0, [pc, #272]	@ (8000d24 <printInitialSettings+0x264>)
 8000c12:	f004 f927 	bl	8004e64 <puts>
    printf("  ------------------------\r\n");
 8000c16:	4841      	ldr	r0, [pc, #260]	@ (8000d1c <printInitialSettings+0x25c>)
 8000c18:	f004 f924 	bl	8004e64 <puts>
    for (i = 0U; i <= ((g_bccData.drvConfig.device[cid - 1] == BCC_DEVICE_MC33771C) ?
 8000c1c:	2300      	movs	r3, #0
 8000c1e:	77fb      	strb	r3, [r7, #31]
 8000c20:	e01a      	b.n	8000c58 <printInitialSettings+0x198>
            MC33771C_LAST_FUSE_ADDR : MC33772C_LAST_FUSE_ADDR); i++)
    {
        error = BCC_FuseMirror_Read(&g_bccData.drvConfig, cid, i, &regVal);
 8000c22:	f107 030e 	add.w	r3, r7, #14
 8000c26:	7ffa      	ldrb	r2, [r7, #31]
 8000c28:	79f9      	ldrb	r1, [r7, #7]
 8000c2a:	4830      	ldr	r0, [pc, #192]	@ (8000cec <printInitialSettings+0x22c>)
 8000c2c:	f002 feca 	bl	80039c4 <BCC_FuseMirror_Read>
 8000c30:	4603      	mov	r3, r0
 8000c32:	77bb      	strb	r3, [r7, #30]
        if (error != BCC_STATUS_SUCCESS)
 8000c34:	7fbb      	ldrb	r3, [r7, #30]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d001      	beq.n	8000c3e <printInitialSettings+0x17e>
        {
            return error;
 8000c3a:	7fbb      	ldrb	r3, [r7, #30]
 8000c3c:	e050      	b.n	8000ce0 <printInitialSettings+0x220>
        }

        printf("  | $%02X         | 0x%02X%02X |\r\n", i, regVal >> 8, regVal & 0xFFU);
 8000c3e:	7ff9      	ldrb	r1, [r7, #31]
 8000c40:	89fb      	ldrh	r3, [r7, #14]
 8000c42:	0a1b      	lsrs	r3, r3, #8
 8000c44:	b29b      	uxth	r3, r3
 8000c46:	461a      	mov	r2, r3
 8000c48:	89fb      	ldrh	r3, [r7, #14]
 8000c4a:	b2db      	uxtb	r3, r3
 8000c4c:	4836      	ldr	r0, [pc, #216]	@ (8000d28 <printInitialSettings+0x268>)
 8000c4e:	f004 f8a1 	bl	8004d94 <iprintf>
            MC33771C_LAST_FUSE_ADDR : MC33772C_LAST_FUSE_ADDR); i++)
 8000c52:	7ffb      	ldrb	r3, [r7, #31]
 8000c54:	3301      	adds	r3, #1
 8000c56:	77fb      	strb	r3, [r7, #31]
    for (i = 0U; i <= ((g_bccData.drvConfig.device[cid - 1] == BCC_DEVICE_MC33771C) ?
 8000c58:	7ffb      	ldrb	r3, [r7, #31]
 8000c5a:	79fa      	ldrb	r2, [r7, #7]
 8000c5c:	3a01      	subs	r2, #1
 8000c5e:	4923      	ldr	r1, [pc, #140]	@ (8000cec <printInitialSettings+0x22c>)
 8000c60:	440a      	add	r2, r1
 8000c62:	78d2      	ldrb	r2, [r2, #3]
            MC33771C_LAST_FUSE_ADDR : MC33772C_LAST_FUSE_ADDR); i++)
 8000c64:	2a00      	cmp	r2, #0
 8000c66:	d101      	bne.n	8000c6c <printInitialSettings+0x1ac>
 8000c68:	221a      	movs	r2, #26
 8000c6a:	e000      	b.n	8000c6e <printInitialSettings+0x1ae>
 8000c6c:	2212      	movs	r2, #18
    for (i = 0U; i <= ((g_bccData.drvConfig.device[cid - 1] == BCC_DEVICE_MC33771C) ?
 8000c6e:	429a      	cmp	r2, r3
 8000c70:	d2d7      	bcs.n	8000c22 <printInitialSettings+0x162>
    }
    printf("  ------------------------\r\n");
 8000c72:	482a      	ldr	r0, [pc, #168]	@ (8000d1c <printInitialSettings+0x25c>)
 8000c74:	f004 f8f6 	bl	8004e64 <puts>
    printf("\r\n");
 8000c78:	4827      	ldr	r0, [pc, #156]	@ (8000d18 <printInitialSettings+0x258>)
 8000c7a:	f004 f8f3 	bl	8004e64 <puts>

    error = BCC_GUID_Read(&g_bccData.drvConfig, cid, &guid);
 8000c7e:	f107 0210 	add.w	r2, r7, #16
 8000c82:	79fb      	ldrb	r3, [r7, #7]
 8000c84:	4619      	mov	r1, r3
 8000c86:	4819      	ldr	r0, [pc, #100]	@ (8000cec <printInitialSettings+0x22c>)
 8000c88:	f002 fede 	bl	8003a48 <BCC_GUID_Read>
 8000c8c:	4603      	mov	r3, r0
 8000c8e:	77bb      	strb	r3, [r7, #30]
    if (error != BCC_STATUS_SUCCESS)
 8000c90:	7fbb      	ldrb	r3, [r7, #30]
 8000c92:	2b00      	cmp	r3, #0
 8000c94:	d001      	beq.n	8000c9a <printInitialSettings+0x1da>
    {
        return error;
 8000c96:	7fbb      	ldrb	r3, [r7, #30]
 8000c98:	e022      	b.n	8000ce0 <printInitialSettings+0x220>
    }

    printf("  Device GUID: %02X%04X%04X\r\n",
            (uint16_t)((guid >> 32) & 0x001FU),
 8000c9a:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000c9e:	f04f 0200 	mov.w	r2, #0
 8000ca2:	f04f 0300 	mov.w	r3, #0
 8000ca6:	000a      	movs	r2, r1
 8000ca8:	2300      	movs	r3, #0
 8000caa:	b293      	uxth	r3, r2
    printf("  Device GUID: %02X%04X%04X\r\n",
 8000cac:	f003 041f 	and.w	r4, r3, #31
            (uint16_t)((guid >> 16) & 0xFFFFU),
 8000cb0:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000cb4:	f04f 0200 	mov.w	r2, #0
 8000cb8:	f04f 0300 	mov.w	r3, #0
 8000cbc:	0c02      	lsrs	r2, r0, #16
 8000cbe:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000cc2:	0c0b      	lsrs	r3, r1, #16
 8000cc4:	b293      	uxth	r3, r2
    printf("  Device GUID: %02X%04X%04X\r\n",
 8000cc6:	4619      	mov	r1, r3
            (uint16_t)(guid & 0xFFFFU));
 8000cc8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8000ccc:	b293      	uxth	r3, r2
    printf("  Device GUID: %02X%04X%04X\r\n",
 8000cce:	460a      	mov	r2, r1
 8000cd0:	4621      	mov	r1, r4
 8000cd2:	4816      	ldr	r0, [pc, #88]	@ (8000d2c <printInitialSettings+0x26c>)
 8000cd4:	f004 f85e 	bl	8004d94 <iprintf>
    printf("\r\n");
 8000cd8:	480f      	ldr	r0, [pc, #60]	@ (8000d18 <printInitialSettings+0x258>)
 8000cda:	f004 f8c3 	bl	8004e64 <puts>

    return BCC_STATUS_SUCCESS;
 8000cde:	2300      	movs	r3, #0
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	3724      	adds	r7, #36	@ 0x24
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd90      	pop	{r4, r7, pc}
 8000ce8:	08006240 	.word	0x08006240
 8000cec:	20000128 	.word	0x20000128
 8000cf0:	08006274 	.word	0x08006274
 8000cf4:	08006278 	.word	0x08006278
 8000cf8:	0800627c 	.word	0x0800627c
 8000cfc:	080062b0 	.word	0x080062b0
 8000d00:	080062e4 	.word	0x080062e4
 8000d04:	08006308 	.word	0x08006308
 8000d08:	20000000 	.word	0x20000000
 8000d0c:	0800632c 	.word	0x0800632c
 8000d10:	080068a0 	.word	0x080068a0
 8000d14:	08006a88 	.word	0x08006a88
 8000d18:	08006334 	.word	0x08006334
 8000d1c:	08006338 	.word	0x08006338
 8000d20:	08006354 	.word	0x08006354
 8000d24:	08006370 	.word	0x08006370
 8000d28:	0800638c 	.word	0x0800638c
 8000d2c:	080063b0 	.word	0x080063b0

08000d30 <printFaultRegisters>:



bcc_status_t printFaultRegisters(uint8_t cid)
{
 8000d30:	b580      	push	{r7, lr}
 8000d32:	b08a      	sub	sp, #40	@ 0x28
 8000d34:	af02      	add	r7, sp, #8
 8000d36:	4603      	mov	r3, r0
 8000d38:	71fb      	strb	r3, [r7, #7]
	uint16_t status[BCC_STAT_CNT]; /* Status registers. */
	    bcc_status_t error;

	    printf("###############################################\r\n");
 8000d3a:	486f      	ldr	r0, [pc, #444]	@ (8000ef8 <printFaultRegisters+0x1c8>)
 8000d3c:	f004 f892 	bl	8004e64 <puts>
	    printf("# CID %d (MC3377%sC): Device status\r\n", cid,
 8000d40:	79f9      	ldrb	r1, [r7, #7]
	            (g_bccData.drvConfig.device[cid - 1] == BCC_DEVICE_MC33771C) ?
 8000d42:	79fb      	ldrb	r3, [r7, #7]
 8000d44:	3b01      	subs	r3, #1
 8000d46:	4a6d      	ldr	r2, [pc, #436]	@ (8000efc <printFaultRegisters+0x1cc>)
 8000d48:	4413      	add	r3, r2
 8000d4a:	78db      	ldrb	r3, [r3, #3]
	    printf("# CID %d (MC3377%sC): Device status\r\n", cid,
 8000d4c:	2b00      	cmp	r3, #0
 8000d4e:	d101      	bne.n	8000d54 <printFaultRegisters+0x24>
 8000d50:	4b6b      	ldr	r3, [pc, #428]	@ (8000f00 <printFaultRegisters+0x1d0>)
 8000d52:	e000      	b.n	8000d56 <printFaultRegisters+0x26>
 8000d54:	4b6b      	ldr	r3, [pc, #428]	@ (8000f04 <printFaultRegisters+0x1d4>)
 8000d56:	461a      	mov	r2, r3
 8000d58:	486b      	ldr	r0, [pc, #428]	@ (8000f08 <printFaultRegisters+0x1d8>)
 8000d5a:	f004 f81b 	bl	8004d94 <iprintf>
	                    "1" : "2");
	    printf("###############################################\r\n\r\n");
 8000d5e:	486b      	ldr	r0, [pc, #428]	@ (8000f0c <printFaultRegisters+0x1dc>)
 8000d60:	f004 f880 	bl	8004e64 <puts>

	    error = BCC_Fault_GetStatus(&g_bccData.drvConfig, cid, status);
 8000d64:	f107 0208 	add.w	r2, r7, #8
 8000d68:	79fb      	ldrb	r3, [r7, #7]
 8000d6a:	4619      	mov	r1, r3
 8000d6c:	4863      	ldr	r0, [pc, #396]	@ (8000efc <printFaultRegisters+0x1cc>)
 8000d6e:	f002 fdaa 	bl	80038c6 <BCC_Fault_GetStatus>
 8000d72:	4603      	mov	r3, r0
 8000d74:	77fb      	strb	r3, [r7, #31]
	    if (error != BCC_STATUS_SUCCESS)
 8000d76:	7ffb      	ldrb	r3, [r7, #31]
 8000d78:	2b00      	cmp	r3, #0
 8000d7a:	d001      	beq.n	8000d80 <printFaultRegisters+0x50>
	    {
	        return error;
 8000d7c:	7ffb      	ldrb	r3, [r7, #31]
 8000d7e:	e0b7      	b.n	8000ef0 <printFaultRegisters+0x1c0>
	    }

	    printf("  ----------------------------------------------------\r\n");
 8000d80:	4863      	ldr	r0, [pc, #396]	@ (8000f10 <printFaultRegisters+0x1e0>)
 8000d82:	f004 f86f 	bl	8004e64 <puts>
	    printf("  | Status\t| Raw Value\t| An event occurred? |\r\n");
 8000d86:	4863      	ldr	r0, [pc, #396]	@ (8000f14 <printFaultRegisters+0x1e4>)
 8000d88:	f004 f86c 	bl	8004e64 <puts>
	    printf("  ----------------------------------------------------\r\n");
 8000d8c:	4860      	ldr	r0, [pc, #384]	@ (8000f10 <printFaultRegisters+0x1e0>)
 8000d8e:	f004 f869 	bl	8004e64 <puts>

	    PRINT_STATUS_REG_COMP("CELL_OV", status[BCC_FS_CELL_OV],
 8000d92:	893b      	ldrh	r3, [r7, #8]
 8000d94:	0a1b      	lsrs	r3, r3, #8
 8000d96:	b29b      	uxth	r3, r3
 8000d98:	4619      	mov	r1, r3
 8000d9a:	893b      	ldrh	r3, [r7, #8]
 8000d9c:	b2da      	uxtb	r2, r3
 8000d9e:	893b      	ldrh	r3, [r7, #8]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d001      	beq.n	8000da8 <printFaultRegisters+0x78>
 8000da4:	4b5c      	ldr	r3, [pc, #368]	@ (8000f18 <printFaultRegisters+0x1e8>)
 8000da6:	e000      	b.n	8000daa <printFaultRegisters+0x7a>
 8000da8:	4b5c      	ldr	r3, [pc, #368]	@ (8000f1c <printFaultRegisters+0x1ec>)
 8000daa:	9300      	str	r3, [sp, #0]
 8000dac:	4613      	mov	r3, r2
 8000dae:	460a      	mov	r2, r1
 8000db0:	495b      	ldr	r1, [pc, #364]	@ (8000f20 <printFaultRegisters+0x1f0>)
 8000db2:	485c      	ldr	r0, [pc, #368]	@ (8000f24 <printFaultRegisters+0x1f4>)
 8000db4:	f003 ffee 	bl	8004d94 <iprintf>
	            BCC_CELL_OV_FLT_NOEVENT);
	    PRINT_STATUS_REG_COMP("CELL_UV", status[BCC_FS_CELL_UV],
 8000db8:	897b      	ldrh	r3, [r7, #10]
 8000dba:	0a1b      	lsrs	r3, r3, #8
 8000dbc:	b29b      	uxth	r3, r3
 8000dbe:	4619      	mov	r1, r3
 8000dc0:	897b      	ldrh	r3, [r7, #10]
 8000dc2:	b2da      	uxtb	r2, r3
 8000dc4:	897b      	ldrh	r3, [r7, #10]
 8000dc6:	2b00      	cmp	r3, #0
 8000dc8:	d001      	beq.n	8000dce <printFaultRegisters+0x9e>
 8000dca:	4b53      	ldr	r3, [pc, #332]	@ (8000f18 <printFaultRegisters+0x1e8>)
 8000dcc:	e000      	b.n	8000dd0 <printFaultRegisters+0xa0>
 8000dce:	4b53      	ldr	r3, [pc, #332]	@ (8000f1c <printFaultRegisters+0x1ec>)
 8000dd0:	9300      	str	r3, [sp, #0]
 8000dd2:	4613      	mov	r3, r2
 8000dd4:	460a      	mov	r2, r1
 8000dd6:	4954      	ldr	r1, [pc, #336]	@ (8000f28 <printFaultRegisters+0x1f8>)
 8000dd8:	4852      	ldr	r0, [pc, #328]	@ (8000f24 <printFaultRegisters+0x1f4>)
 8000dda:	f003 ffdb 	bl	8004d94 <iprintf>
	            BCC_CELL_UV_FLT_NOEVENT);
	    PRINT_STATUS_REG_COMP("CB_OPEN", status[BCC_FS_CB_OPEN],
 8000dde:	89bb      	ldrh	r3, [r7, #12]
 8000de0:	0a1b      	lsrs	r3, r3, #8
 8000de2:	b29b      	uxth	r3, r3
 8000de4:	4619      	mov	r1, r3
 8000de6:	89bb      	ldrh	r3, [r7, #12]
 8000de8:	b2da      	uxtb	r2, r3
 8000dea:	89bb      	ldrh	r3, [r7, #12]
 8000dec:	2b00      	cmp	r3, #0
 8000dee:	d001      	beq.n	8000df4 <printFaultRegisters+0xc4>
 8000df0:	4b49      	ldr	r3, [pc, #292]	@ (8000f18 <printFaultRegisters+0x1e8>)
 8000df2:	e000      	b.n	8000df6 <printFaultRegisters+0xc6>
 8000df4:	4b49      	ldr	r3, [pc, #292]	@ (8000f1c <printFaultRegisters+0x1ec>)
 8000df6:	9300      	str	r3, [sp, #0]
 8000df8:	4613      	mov	r3, r2
 8000dfa:	460a      	mov	r2, r1
 8000dfc:	494b      	ldr	r1, [pc, #300]	@ (8000f2c <printFaultRegisters+0x1fc>)
 8000dfe:	4849      	ldr	r0, [pc, #292]	@ (8000f24 <printFaultRegisters+0x1f4>)
 8000e00:	f003 ffc8 	bl	8004d94 <iprintf>
	            BCC_CB_OPEN_FLT_NOEVENT);
	    PRINT_STATUS_REG_COMP("CB_SHORT", status[BCC_FS_CB_SHORT],
 8000e04:	89fb      	ldrh	r3, [r7, #14]
 8000e06:	0a1b      	lsrs	r3, r3, #8
 8000e08:	b29b      	uxth	r3, r3
 8000e0a:	4619      	mov	r1, r3
 8000e0c:	89fb      	ldrh	r3, [r7, #14]
 8000e0e:	b2da      	uxtb	r2, r3
 8000e10:	89fb      	ldrh	r3, [r7, #14]
 8000e12:	2b00      	cmp	r3, #0
 8000e14:	d001      	beq.n	8000e1a <printFaultRegisters+0xea>
 8000e16:	4b40      	ldr	r3, [pc, #256]	@ (8000f18 <printFaultRegisters+0x1e8>)
 8000e18:	e000      	b.n	8000e1c <printFaultRegisters+0xec>
 8000e1a:	4b40      	ldr	r3, [pc, #256]	@ (8000f1c <printFaultRegisters+0x1ec>)
 8000e1c:	9300      	str	r3, [sp, #0]
 8000e1e:	4613      	mov	r3, r2
 8000e20:	460a      	mov	r2, r1
 8000e22:	4943      	ldr	r1, [pc, #268]	@ (8000f30 <printFaultRegisters+0x200>)
 8000e24:	483f      	ldr	r0, [pc, #252]	@ (8000f24 <printFaultRegisters+0x1f4>)
 8000e26:	f003 ffb5 	bl	8004d94 <iprintf>
	            BCC_CB_SHORT_FLT_NOEVENT);
	    PRINT_STATUS_REG_COMP("AN_OT_UT", status[BCC_FS_AN_OT_UT],
 8000e2a:	8a7b      	ldrh	r3, [r7, #18]
 8000e2c:	0a1b      	lsrs	r3, r3, #8
 8000e2e:	b29b      	uxth	r3, r3
 8000e30:	4619      	mov	r1, r3
 8000e32:	8a7b      	ldrh	r3, [r7, #18]
 8000e34:	b2da      	uxtb	r2, r3
 8000e36:	8a7b      	ldrh	r3, [r7, #18]
 8000e38:	2b00      	cmp	r3, #0
 8000e3a:	d001      	beq.n	8000e40 <printFaultRegisters+0x110>
 8000e3c:	4b36      	ldr	r3, [pc, #216]	@ (8000f18 <printFaultRegisters+0x1e8>)
 8000e3e:	e000      	b.n	8000e42 <printFaultRegisters+0x112>
 8000e40:	4b36      	ldr	r3, [pc, #216]	@ (8000f1c <printFaultRegisters+0x1ec>)
 8000e42:	9300      	str	r3, [sp, #0]
 8000e44:	4613      	mov	r3, r2
 8000e46:	460a      	mov	r2, r1
 8000e48:	493a      	ldr	r1, [pc, #232]	@ (8000f34 <printFaultRegisters+0x204>)
 8000e4a:	4836      	ldr	r0, [pc, #216]	@ (8000f24 <printFaultRegisters+0x1f4>)
 8000e4c:	f003 ffa2 	bl	8004d94 <iprintf>
	            BCC_AN_OT_UT_FLT_NOEVENT);
	    PRINT_STATUS_REG_COMP("GPIO_SHORT", status[BCC_FS_GPIO_SHORT],
 8000e50:	8abb      	ldrh	r3, [r7, #20]
 8000e52:	0a1b      	lsrs	r3, r3, #8
 8000e54:	b29b      	uxth	r3, r3
 8000e56:	4619      	mov	r1, r3
 8000e58:	8abb      	ldrh	r3, [r7, #20]
 8000e5a:	b2da      	uxtb	r2, r3
 8000e5c:	8abb      	ldrh	r3, [r7, #20]
 8000e5e:	2b00      	cmp	r3, #0
 8000e60:	d001      	beq.n	8000e66 <printFaultRegisters+0x136>
 8000e62:	4b2d      	ldr	r3, [pc, #180]	@ (8000f18 <printFaultRegisters+0x1e8>)
 8000e64:	e000      	b.n	8000e68 <printFaultRegisters+0x138>
 8000e66:	4b2d      	ldr	r3, [pc, #180]	@ (8000f1c <printFaultRegisters+0x1ec>)
 8000e68:	9300      	str	r3, [sp, #0]
 8000e6a:	4613      	mov	r3, r2
 8000e6c:	460a      	mov	r2, r1
 8000e6e:	4932      	ldr	r1, [pc, #200]	@ (8000f38 <printFaultRegisters+0x208>)
 8000e70:	482c      	ldr	r0, [pc, #176]	@ (8000f24 <printFaultRegisters+0x1f4>)
 8000e72:	f003 ff8f 	bl	8004d94 <iprintf>
	            BCC_GPIO_SHORT_NOEVENT);
	    PRINT_STATUS_REG_COMP("FAULT1", status[BCC_FS_FAULT1],
 8000e76:	8b3b      	ldrh	r3, [r7, #24]
 8000e78:	0a1b      	lsrs	r3, r3, #8
 8000e7a:	b29b      	uxth	r3, r3
 8000e7c:	4619      	mov	r1, r3
 8000e7e:	8b3b      	ldrh	r3, [r7, #24]
 8000e80:	b2da      	uxtb	r2, r3
 8000e82:	8b3b      	ldrh	r3, [r7, #24]
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d001      	beq.n	8000e8c <printFaultRegisters+0x15c>
 8000e88:	4b23      	ldr	r3, [pc, #140]	@ (8000f18 <printFaultRegisters+0x1e8>)
 8000e8a:	e000      	b.n	8000e8e <printFaultRegisters+0x15e>
 8000e8c:	4b23      	ldr	r3, [pc, #140]	@ (8000f1c <printFaultRegisters+0x1ec>)
 8000e8e:	9300      	str	r3, [sp, #0]
 8000e90:	4613      	mov	r3, r2
 8000e92:	460a      	mov	r2, r1
 8000e94:	4929      	ldr	r1, [pc, #164]	@ (8000f3c <printFaultRegisters+0x20c>)
 8000e96:	4823      	ldr	r0, [pc, #140]	@ (8000f24 <printFaultRegisters+0x1f4>)
 8000e98:	f003 ff7c 	bl	8004d94 <iprintf>
	            BCC_FAULT1_STATUS_NOEVENT);
	    PRINT_STATUS_REG_COMP("FAULT2", status[BCC_FS_FAULT2],
 8000e9c:	8b7b      	ldrh	r3, [r7, #26]
 8000e9e:	0a1b      	lsrs	r3, r3, #8
 8000ea0:	b29b      	uxth	r3, r3
 8000ea2:	4619      	mov	r1, r3
 8000ea4:	8b7b      	ldrh	r3, [r7, #26]
 8000ea6:	b2da      	uxtb	r2, r3
 8000ea8:	8b7b      	ldrh	r3, [r7, #26]
 8000eaa:	2b00      	cmp	r3, #0
 8000eac:	d001      	beq.n	8000eb2 <printFaultRegisters+0x182>
 8000eae:	4b1a      	ldr	r3, [pc, #104]	@ (8000f18 <printFaultRegisters+0x1e8>)
 8000eb0:	e000      	b.n	8000eb4 <printFaultRegisters+0x184>
 8000eb2:	4b1a      	ldr	r3, [pc, #104]	@ (8000f1c <printFaultRegisters+0x1ec>)
 8000eb4:	9300      	str	r3, [sp, #0]
 8000eb6:	4613      	mov	r3, r2
 8000eb8:	460a      	mov	r2, r1
 8000eba:	4921      	ldr	r1, [pc, #132]	@ (8000f40 <printFaultRegisters+0x210>)
 8000ebc:	4819      	ldr	r0, [pc, #100]	@ (8000f24 <printFaultRegisters+0x1f4>)
 8000ebe:	f003 ff69 	bl	8004d94 <iprintf>
	            BCC_FAULT2_STATUS_NOEVENT);
	    PRINT_STATUS_REG_COMP("FAULT3", status[BCC_FS_FAULT3],
 8000ec2:	8bbb      	ldrh	r3, [r7, #28]
 8000ec4:	0a1b      	lsrs	r3, r3, #8
 8000ec6:	b29b      	uxth	r3, r3
 8000ec8:	4619      	mov	r1, r3
 8000eca:	8bbb      	ldrh	r3, [r7, #28]
 8000ecc:	b2da      	uxtb	r2, r3
 8000ece:	8bbb      	ldrh	r3, [r7, #28]
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d001      	beq.n	8000ed8 <printFaultRegisters+0x1a8>
 8000ed4:	4b10      	ldr	r3, [pc, #64]	@ (8000f18 <printFaultRegisters+0x1e8>)
 8000ed6:	e000      	b.n	8000eda <printFaultRegisters+0x1aa>
 8000ed8:	4b10      	ldr	r3, [pc, #64]	@ (8000f1c <printFaultRegisters+0x1ec>)
 8000eda:	9300      	str	r3, [sp, #0]
 8000edc:	4613      	mov	r3, r2
 8000ede:	460a      	mov	r2, r1
 8000ee0:	4918      	ldr	r1, [pc, #96]	@ (8000f44 <printFaultRegisters+0x214>)
 8000ee2:	4810      	ldr	r0, [pc, #64]	@ (8000f24 <printFaultRegisters+0x1f4>)
 8000ee4:	f003 ff56 	bl	8004d94 <iprintf>
//	    PRINT_STATUS_REG("GPIO_STS", status[BCC_FS_GPIO_STATUS], "-");
//
//	    /* Note: COM_STATUS is not a fault register. */
//	    PRINT_STATUS_REG("COM_STATUS", status[BCC_FS_COMM], "-");

	    printf("  ----------------------------------------------------\r\n\r\n");
 8000ee8:	4817      	ldr	r0, [pc, #92]	@ (8000f48 <printFaultRegisters+0x218>)
 8000eea:	f003 ffbb 	bl	8004e64 <puts>
	    * [CT_OV_FLT] bit.
	    * - The fault bits in the CELL_UV register are ORed to the FAULT1_STATUS
	    * [CT_UV_FLT] bit.
	    */

	    return BCC_STATUS_SUCCESS;
 8000eee:	2300      	movs	r3, #0
}
 8000ef0:	4618      	mov	r0, r3
 8000ef2:	3720      	adds	r7, #32
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	08006240 	.word	0x08006240
 8000efc:	20000128 	.word	0x20000128
 8000f00:	08006274 	.word	0x08006274
 8000f04:	08006278 	.word	0x08006278
 8000f08:	080063d0 	.word	0x080063d0
 8000f0c:	080062b0 	.word	0x080062b0
 8000f10:	080063f8 	.word	0x080063f8
 8000f14:	08006430 	.word	0x08006430
 8000f18:	08006460 	.word	0x08006460
 8000f1c:	08006464 	.word	0x08006464
 8000f20:	08006468 	.word	0x08006468
 8000f24:	08006470 	.word	0x08006470
 8000f28:	08006494 	.word	0x08006494
 8000f2c:	0800649c 	.word	0x0800649c
 8000f30:	080064a4 	.word	0x080064a4
 8000f34:	080064b0 	.word	0x080064b0
 8000f38:	080064bc 	.word	0x080064bc
 8000f3c:	080064c8 	.word	0x080064c8
 8000f40:	080064d0 	.word	0x080064d0
 8000f44:	080064d8 	.word	0x080064d8
 8000f48:	080064e0 	.word	0x080064e0

08000f4c <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */

int _write(int file, char *data, int len) {
 8000f4c:	b580      	push	{r7, lr}
 8000f4e:	b084      	sub	sp, #16
 8000f50:	af00      	add	r7, sp, #0
 8000f52:	60f8      	str	r0, [r7, #12]
 8000f54:	60b9      	str	r1, [r7, #8]
 8000f56:	607a      	str	r2, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)data, len, 1000);
 8000f58:	687b      	ldr	r3, [r7, #4]
 8000f5a:	b29a      	uxth	r2, r3
 8000f5c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000f60:	68b9      	ldr	r1, [r7, #8]
 8000f62:	4804      	ldr	r0, [pc, #16]	@ (8000f74 <_write+0x28>)
 8000f64:	f001 fedd 	bl	8002d22 <HAL_UART_Transmit>
    return len;
 8000f68:	687b      	ldr	r3, [r7, #4]
}
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	3710      	adds	r7, #16
 8000f6e:	46bd      	mov	sp, r7
 8000f70:	bd80      	pop	{r7, pc}
 8000f72:	bf00      	nop
 8000f74:	200000e0 	.word	0x200000e0

08000f78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000f78:	b580      	push	{r7, lr}
 8000f7a:	b082      	sub	sp, #8
 8000f7c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000f7e:	f000 fc83 	bl	8001888 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000f82:	f000 f83d 	bl	8001000 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000f86:	f000 f8d7 	bl	8001138 <MX_GPIO_Init>
  MX_SPI1_Init();
 8000f8a:	f000 f875 	bl	8001078 <MX_SPI1_Init>
  MX_USART1_UART_Init();
 8000f8e:	f000 f8a9 	bl	80010e4 <MX_USART1_UART_Init>

  //  startDischarge_Charge();

    bcc_status_t bccError;

    initDemo(&bccError);
 8000f92:	1dfb      	adds	r3, r7, #7
 8000f94:	4618      	mov	r0, r3
 8000f96:	f000 fa47 	bl	8001428 <initDemo>

        if (bccError != BCC_STATUS_SUCCESS)
 8000f9a:	79fb      	ldrb	r3, [r7, #7]
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d00b      	beq.n	8000fb8 <main+0x40>
        {
            printf("An error occurred during BCC initialization: (0x%04x)\r\n", bccError);
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	4619      	mov	r1, r3
 8000fa4:	4810      	ldr	r0, [pc, #64]	@ (8000fe8 <main+0x70>)
 8000fa6:	f003 fef5 	bl	8004d94 <iprintf>
            HAL_GPIO_WritePin(LED_PC13_GPIO_Port, LED_PC13_Pin,0);
 8000faa:	2200      	movs	r2, #0
 8000fac:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000fb0:	480e      	ldr	r0, [pc, #56]	@ (8000fec <main+0x74>)
 8000fb2:	f000 ff57 	bl	8001e64 <HAL_GPIO_WritePin>
 8000fb6:	e015      	b.n	8000fe4 <main+0x6c>
        }
        else
        {
            printf("------------- BEGIN ---------------\r\n");
 8000fb8:	480d      	ldr	r0, [pc, #52]	@ (8000ff0 <main+0x78>)
 8000fba:	f003 ff53 	bl	8004e64 <puts>
            printf("Success\n");
 8000fbe:	480d      	ldr	r0, [pc, #52]	@ (8000ff4 <main+0x7c>)
 8000fc0:	f003 ff50 	bl	8004e64 <puts>
            if ((bccError = startApp()) != BCC_STATUS_SUCCESS)
 8000fc4:	f000 fa78 	bl	80014b8 <startApp>
 8000fc8:	4603      	mov	r3, r0
 8000fca:	71fb      	strb	r3, [r7, #7]
 8000fcc:	79fb      	ldrb	r3, [r7, #7]
 8000fce:	2b00      	cmp	r3, #0
 8000fd0:	d004      	beq.n	8000fdc <main+0x64>
            {
                printf("An error occurred (0x%04x)\r\n)", bccError);
 8000fd2:	79fb      	ldrb	r3, [r7, #7]
 8000fd4:	4619      	mov	r1, r3
 8000fd6:	4808      	ldr	r0, [pc, #32]	@ (8000ff8 <main+0x80>)
 8000fd8:	f003 fedc 	bl	8004d94 <iprintf>
  //
  //          }else{
  //        	  printf("SLEEPINGGGGG)");
  //          }

            printf("-------------- END ----------------\r\n");
 8000fdc:	4807      	ldr	r0, [pc, #28]	@ (8000ffc <main+0x84>)
 8000fde:	f003 ff41 	bl	8004e64 <puts>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000fe2:	bf00      	nop
 8000fe4:	bf00      	nop
 8000fe6:	e7fd      	b.n	8000fe4 <main+0x6c>
 8000fe8:	08006538 	.word	0x08006538
 8000fec:	40011000 	.word	0x40011000
 8000ff0:	08006570 	.word	0x08006570
 8000ff4:	08006598 	.word	0x08006598
 8000ff8:	080065a0 	.word	0x080065a0
 8000ffc:	080065c0 	.word	0x080065c0

08001000 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001000:	b580      	push	{r7, lr}
 8001002:	b090      	sub	sp, #64	@ 0x40
 8001004:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001006:	f107 0318 	add.w	r3, r7, #24
 800100a:	2228      	movs	r2, #40	@ 0x28
 800100c:	2100      	movs	r1, #0
 800100e:	4618      	mov	r0, r3
 8001010:	f004 f808 	bl	8005024 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001014:	1d3b      	adds	r3, r7, #4
 8001016:	2200      	movs	r2, #0
 8001018:	601a      	str	r2, [r3, #0]
 800101a:	605a      	str	r2, [r3, #4]
 800101c:	609a      	str	r2, [r3, #8]
 800101e:	60da      	str	r2, [r3, #12]
 8001020:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001022:	2302      	movs	r3, #2
 8001024:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001026:	2301      	movs	r3, #1
 8001028:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800102a:	2310      	movs	r3, #16
 800102c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 800102e:	2300      	movs	r3, #0
 8001030:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001032:	f107 0318 	add.w	r3, r7, #24
 8001036:	4618      	mov	r0, r3
 8001038:	f000 ff2c 	bl	8001e94 <HAL_RCC_OscConfig>
 800103c:	4603      	mov	r3, r0
 800103e:	2b00      	cmp	r3, #0
 8001040:	d001      	beq.n	8001046 <SystemClock_Config+0x46>
  {
    Error_Handler();
 8001042:	f000 fa77 	bl	8001534 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001046:	230f      	movs	r3, #15
 8001048:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 800104a:	2300      	movs	r3, #0
 800104c:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800104e:	2300      	movs	r3, #0
 8001050:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8001052:	2300      	movs	r3, #0
 8001054:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001056:	2300      	movs	r3, #0
 8001058:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800105a:	1d3b      	adds	r3, r7, #4
 800105c:	2100      	movs	r1, #0
 800105e:	4618      	mov	r0, r3
 8001060:	f001 f99a 	bl	8002398 <HAL_RCC_ClockConfig>
 8001064:	4603      	mov	r3, r0
 8001066:	2b00      	cmp	r3, #0
 8001068:	d001      	beq.n	800106e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800106a:	f000 fa63 	bl	8001534 <Error_Handler>
  }
}
 800106e:	bf00      	nop
 8001070:	3740      	adds	r7, #64	@ 0x40
 8001072:	46bd      	mov	sp, r7
 8001074:	bd80      	pop	{r7, pc}
	...

08001078 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 800107c:	4b17      	ldr	r3, [pc, #92]	@ (80010dc <MX_SPI1_Init+0x64>)
 800107e:	4a18      	ldr	r2, [pc, #96]	@ (80010e0 <MX_SPI1_Init+0x68>)
 8001080:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001082:	4b16      	ldr	r3, [pc, #88]	@ (80010dc <MX_SPI1_Init+0x64>)
 8001084:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8001088:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800108a:	4b14      	ldr	r3, [pc, #80]	@ (80010dc <MX_SPI1_Init+0x64>)
 800108c:	2200      	movs	r2, #0
 800108e:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001090:	4b12      	ldr	r3, [pc, #72]	@ (80010dc <MX_SPI1_Init+0x64>)
 8001092:	2200      	movs	r2, #0
 8001094:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001096:	4b11      	ldr	r3, [pc, #68]	@ (80010dc <MX_SPI1_Init+0x64>)
 8001098:	2200      	movs	r2, #0
 800109a:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 800109c:	4b0f      	ldr	r3, [pc, #60]	@ (80010dc <MX_SPI1_Init+0x64>)
 800109e:	2200      	movs	r2, #0
 80010a0:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 80010a2:	4b0e      	ldr	r3, [pc, #56]	@ (80010dc <MX_SPI1_Init+0x64>)
 80010a4:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80010a8:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80010aa:	4b0c      	ldr	r3, [pc, #48]	@ (80010dc <MX_SPI1_Init+0x64>)
 80010ac:	2200      	movs	r2, #0
 80010ae:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80010b0:	4b0a      	ldr	r3, [pc, #40]	@ (80010dc <MX_SPI1_Init+0x64>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 80010b6:	4b09      	ldr	r3, [pc, #36]	@ (80010dc <MX_SPI1_Init+0x64>)
 80010b8:	2200      	movs	r2, #0
 80010ba:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80010bc:	4b07      	ldr	r3, [pc, #28]	@ (80010dc <MX_SPI1_Init+0x64>)
 80010be:	2200      	movs	r2, #0
 80010c0:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 80010c2:	4b06      	ldr	r3, [pc, #24]	@ (80010dc <MX_SPI1_Init+0x64>)
 80010c4:	220a      	movs	r2, #10
 80010c6:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 80010c8:	4804      	ldr	r0, [pc, #16]	@ (80010dc <MX_SPI1_Init+0x64>)
 80010ca:	f001 faf3 	bl	80026b4 <HAL_SPI_Init>
 80010ce:	4603      	mov	r3, r0
 80010d0:	2b00      	cmp	r3, #0
 80010d2:	d001      	beq.n	80010d8 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 80010d4:	f000 fa2e 	bl	8001534 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 80010d8:	bf00      	nop
 80010da:	bd80      	pop	{r7, pc}
 80010dc:	20000088 	.word	0x20000088
 80010e0:	40013000 	.word	0x40013000

080010e4 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80010e4:	b580      	push	{r7, lr}
 80010e6:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80010e8:	4b11      	ldr	r3, [pc, #68]	@ (8001130 <MX_USART1_UART_Init+0x4c>)
 80010ea:	4a12      	ldr	r2, [pc, #72]	@ (8001134 <MX_USART1_UART_Init+0x50>)
 80010ec:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80010ee:	4b10      	ldr	r3, [pc, #64]	@ (8001130 <MX_USART1_UART_Init+0x4c>)
 80010f0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80010f4:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80010f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001130 <MX_USART1_UART_Init+0x4c>)
 80010f8:	2200      	movs	r2, #0
 80010fa:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80010fc:	4b0c      	ldr	r3, [pc, #48]	@ (8001130 <MX_USART1_UART_Init+0x4c>)
 80010fe:	2200      	movs	r2, #0
 8001100:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001102:	4b0b      	ldr	r3, [pc, #44]	@ (8001130 <MX_USART1_UART_Init+0x4c>)
 8001104:	2200      	movs	r2, #0
 8001106:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001108:	4b09      	ldr	r3, [pc, #36]	@ (8001130 <MX_USART1_UART_Init+0x4c>)
 800110a:	220c      	movs	r2, #12
 800110c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800110e:	4b08      	ldr	r3, [pc, #32]	@ (8001130 <MX_USART1_UART_Init+0x4c>)
 8001110:	2200      	movs	r2, #0
 8001112:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001114:	4b06      	ldr	r3, [pc, #24]	@ (8001130 <MX_USART1_UART_Init+0x4c>)
 8001116:	2200      	movs	r2, #0
 8001118:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 800111a:	4805      	ldr	r0, [pc, #20]	@ (8001130 <MX_USART1_UART_Init+0x4c>)
 800111c:	f001 fdb1 	bl	8002c82 <HAL_UART_Init>
 8001120:	4603      	mov	r3, r0
 8001122:	2b00      	cmp	r3, #0
 8001124:	d001      	beq.n	800112a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001126:	f000 fa05 	bl	8001534 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 800112a:	bf00      	nop
 800112c:	bd80      	pop	{r7, pc}
 800112e:	bf00      	nop
 8001130:	200000e0 	.word	0x200000e0
 8001134:	40013800 	.word	0x40013800

08001138 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001138:	b580      	push	{r7, lr}
 800113a:	b088      	sub	sp, #32
 800113c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800113e:	f107 0310 	add.w	r3, r7, #16
 8001142:	2200      	movs	r2, #0
 8001144:	601a      	str	r2, [r3, #0]
 8001146:	605a      	str	r2, [r3, #4]
 8001148:	609a      	str	r2, [r3, #8]
 800114a:	60da      	str	r2, [r3, #12]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800114c:	4b35      	ldr	r3, [pc, #212]	@ (8001224 <MX_GPIO_Init+0xec>)
 800114e:	699b      	ldr	r3, [r3, #24]
 8001150:	4a34      	ldr	r2, [pc, #208]	@ (8001224 <MX_GPIO_Init+0xec>)
 8001152:	f043 0310 	orr.w	r3, r3, #16
 8001156:	6193      	str	r3, [r2, #24]
 8001158:	4b32      	ldr	r3, [pc, #200]	@ (8001224 <MX_GPIO_Init+0xec>)
 800115a:	699b      	ldr	r3, [r3, #24]
 800115c:	f003 0310 	and.w	r3, r3, #16
 8001160:	60fb      	str	r3, [r7, #12]
 8001162:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001164:	4b2f      	ldr	r3, [pc, #188]	@ (8001224 <MX_GPIO_Init+0xec>)
 8001166:	699b      	ldr	r3, [r3, #24]
 8001168:	4a2e      	ldr	r2, [pc, #184]	@ (8001224 <MX_GPIO_Init+0xec>)
 800116a:	f043 0320 	orr.w	r3, r3, #32
 800116e:	6193      	str	r3, [r2, #24]
 8001170:	4b2c      	ldr	r3, [pc, #176]	@ (8001224 <MX_GPIO_Init+0xec>)
 8001172:	699b      	ldr	r3, [r3, #24]
 8001174:	f003 0320 	and.w	r3, r3, #32
 8001178:	60bb      	str	r3, [r7, #8]
 800117a:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800117c:	4b29      	ldr	r3, [pc, #164]	@ (8001224 <MX_GPIO_Init+0xec>)
 800117e:	699b      	ldr	r3, [r3, #24]
 8001180:	4a28      	ldr	r2, [pc, #160]	@ (8001224 <MX_GPIO_Init+0xec>)
 8001182:	f043 0304 	orr.w	r3, r3, #4
 8001186:	6193      	str	r3, [r2, #24]
 8001188:	4b26      	ldr	r3, [pc, #152]	@ (8001224 <MX_GPIO_Init+0xec>)
 800118a:	699b      	ldr	r3, [r3, #24]
 800118c:	f003 0304 	and.w	r3, r3, #4
 8001190:	607b      	str	r3, [r7, #4]
 8001192:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001194:	4b23      	ldr	r3, [pc, #140]	@ (8001224 <MX_GPIO_Init+0xec>)
 8001196:	699b      	ldr	r3, [r3, #24]
 8001198:	4a22      	ldr	r2, [pc, #136]	@ (8001224 <MX_GPIO_Init+0xec>)
 800119a:	f043 0308 	orr.w	r3, r3, #8
 800119e:	6193      	str	r3, [r2, #24]
 80011a0:	4b20      	ldr	r3, [pc, #128]	@ (8001224 <MX_GPIO_Init+0xec>)
 80011a2:	699b      	ldr	r3, [r3, #24]
 80011a4:	f003 0308 	and.w	r3, r3, #8
 80011a8:	603b      	str	r3, [r7, #0]
 80011aa:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, MOS_DISCHARGE_Pin|MOS_CHARGE_Pin, GPIO_PIN_RESET);
 80011ac:	2200      	movs	r2, #0
 80011ae:	2103      	movs	r1, #3
 80011b0:	481d      	ldr	r0, [pc, #116]	@ (8001228 <MX_GPIO_Init+0xf0>)
 80011b2:	f000 fe57 	bl	8001e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, GPIO_PIN_SET);
 80011b6:	2201      	movs	r2, #1
 80011b8:	2110      	movs	r1, #16
 80011ba:	481b      	ldr	r0, [pc, #108]	@ (8001228 <MX_GPIO_Init+0xf0>)
 80011bc:	f000 fe52 	bl	8001e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(BMS_RST_GPIO_Port, BMS_RST_Pin, GPIO_PIN_RESET);
 80011c0:	2200      	movs	r2, #0
 80011c2:	2102      	movs	r1, #2
 80011c4:	4819      	ldr	r0, [pc, #100]	@ (800122c <MX_GPIO_Init+0xf4>)
 80011c6:	f000 fe4d 	bl	8001e64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : LED_PC13_Pin */
  GPIO_InitStruct.Pin = LED_PC13_Pin;
 80011ca:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011ce:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80011d0:	4b17      	ldr	r3, [pc, #92]	@ (8001230 <MX_GPIO_Init+0xf8>)
 80011d2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011d4:	2300      	movs	r3, #0
 80011d6:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(LED_PC13_GPIO_Port, &GPIO_InitStruct);
 80011d8:	f107 0310 	add.w	r3, r7, #16
 80011dc:	4619      	mov	r1, r3
 80011de:	4815      	ldr	r0, [pc, #84]	@ (8001234 <MX_GPIO_Init+0xfc>)
 80011e0:	f000 fcbc 	bl	8001b5c <HAL_GPIO_Init>

  /*Configure GPIO pins : MOS_DISCHARGE_Pin MOS_CHARGE_Pin SPI1_CS_Pin */
  GPIO_InitStruct.Pin = MOS_DISCHARGE_Pin|MOS_CHARGE_Pin|SPI1_CS_Pin;
 80011e4:	2313      	movs	r3, #19
 80011e6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011e8:	2301      	movs	r3, #1
 80011ea:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011ec:	2300      	movs	r3, #0
 80011ee:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80011f0:	2302      	movs	r3, #2
 80011f2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80011f4:	f107 0310 	add.w	r3, r7, #16
 80011f8:	4619      	mov	r1, r3
 80011fa:	480b      	ldr	r0, [pc, #44]	@ (8001228 <MX_GPIO_Init+0xf0>)
 80011fc:	f000 fcae 	bl	8001b5c <HAL_GPIO_Init>

  /*Configure GPIO pin : BMS_RST_Pin */
  GPIO_InitStruct.Pin = BMS_RST_Pin;
 8001200:	2302      	movs	r3, #2
 8001202:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001204:	2301      	movs	r3, #1
 8001206:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001208:	2300      	movs	r3, #0
 800120a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800120c:	2302      	movs	r3, #2
 800120e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(BMS_RST_GPIO_Port, &GPIO_InitStruct);
 8001210:	f107 0310 	add.w	r3, r7, #16
 8001214:	4619      	mov	r1, r3
 8001216:	4805      	ldr	r0, [pc, #20]	@ (800122c <MX_GPIO_Init+0xf4>)
 8001218:	f000 fca0 	bl	8001b5c <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 800121c:	bf00      	nop
 800121e:	3720      	adds	r7, #32
 8001220:	46bd      	mov	sp, r7
 8001222:	bd80      	pop	{r7, pc}
 8001224:	40021000 	.word	0x40021000
 8001228:	40010800 	.word	0x40010800
 800122c:	40010c00 	.word	0x40010c00
 8001230:	10110000 	.word	0x10110000
 8001234:	40011000 	.word	0x40011000

08001238 <initRegisters>:

/* USER CODE BEGIN 4 */
static bcc_status_t initRegisters()
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b082      	sub	sp, #8
 800123c:	af00      	add	r7, sp, #0
    uint8_t cid, i;
    bcc_status_t status;

    for (cid = 1; cid <= g_bccData.drvConfig.devicesCnt; cid++)
 800123e:	2301      	movs	r3, #1
 8001240:	71fb      	strb	r3, [r7, #7]
 8001242:	e03c      	b.n	80012be <initRegisters+0x86>
    {
          for (i = 0; i < MC33772C_INIT_CONF_REG_CNT; i++)
 8001244:	2300      	movs	r3, #0
 8001246:	71bb      	strb	r3, [r7, #6]
 8001248:	e033      	b.n	80012b2 <initRegisters+0x7a>
          {
              if (s_initRegsMc33772c[i].value != s_initRegsMc33772c[i].defaultVal)
 800124a:	79ba      	ldrb	r2, [r7, #6]
 800124c:	4921      	ldr	r1, [pc, #132]	@ (80012d4 <initRegisters+0x9c>)
 800124e:	4613      	mov	r3, r2
 8001250:	005b      	lsls	r3, r3, #1
 8001252:	4413      	add	r3, r2
 8001254:	005b      	lsls	r3, r3, #1
 8001256:	440b      	add	r3, r1
 8001258:	3304      	adds	r3, #4
 800125a:	8819      	ldrh	r1, [r3, #0]
 800125c:	79ba      	ldrb	r2, [r7, #6]
 800125e:	481d      	ldr	r0, [pc, #116]	@ (80012d4 <initRegisters+0x9c>)
 8001260:	4613      	mov	r3, r2
 8001262:	005b      	lsls	r3, r3, #1
 8001264:	4413      	add	r3, r2
 8001266:	005b      	lsls	r3, r3, #1
 8001268:	4403      	add	r3, r0
 800126a:	3302      	adds	r3, #2
 800126c:	881b      	ldrh	r3, [r3, #0]
 800126e:	4299      	cmp	r1, r3
 8001270:	d01c      	beq.n	80012ac <initRegisters+0x74>
              {
                  status = BCC_Reg_Write(&g_bccData.drvConfig, (bcc_cid_t)cid,
 8001272:	79ba      	ldrb	r2, [r7, #6]
                          s_initRegsMc33772c[i].address, s_initRegsMc33772c[i].value);
 8001274:	4917      	ldr	r1, [pc, #92]	@ (80012d4 <initRegisters+0x9c>)
 8001276:	4613      	mov	r3, r2
 8001278:	005b      	lsls	r3, r3, #1
 800127a:	4413      	add	r3, r2
 800127c:	005b      	lsls	r3, r3, #1
 800127e:	440b      	add	r3, r1
 8001280:	7818      	ldrb	r0, [r3, #0]
                  status = BCC_Reg_Write(&g_bccData.drvConfig, (bcc_cid_t)cid,
 8001282:	79ba      	ldrb	r2, [r7, #6]
                          s_initRegsMc33772c[i].address, s_initRegsMc33772c[i].value);
 8001284:	4913      	ldr	r1, [pc, #76]	@ (80012d4 <initRegisters+0x9c>)
 8001286:	4613      	mov	r3, r2
 8001288:	005b      	lsls	r3, r3, #1
 800128a:	4413      	add	r3, r2
 800128c:	005b      	lsls	r3, r3, #1
 800128e:	440b      	add	r3, r1
 8001290:	3304      	adds	r3, #4
 8001292:	881b      	ldrh	r3, [r3, #0]
                  status = BCC_Reg_Write(&g_bccData.drvConfig, (bcc_cid_t)cid,
 8001294:	79f9      	ldrb	r1, [r7, #7]
 8001296:	4602      	mov	r2, r0
 8001298:	480f      	ldr	r0, [pc, #60]	@ (80012d8 <initRegisters+0xa0>)
 800129a:	f002 f95a 	bl	8003552 <BCC_Reg_Write>
 800129e:	4603      	mov	r3, r0
 80012a0:	717b      	strb	r3, [r7, #5]
                  if (status != BCC_STATUS_SUCCESS)
 80012a2:	797b      	ldrb	r3, [r7, #5]
 80012a4:	2b00      	cmp	r3, #0
 80012a6:	d001      	beq.n	80012ac <initRegisters+0x74>
                  {
                      return status;
 80012a8:	797b      	ldrb	r3, [r7, #5]
 80012aa:	e00e      	b.n	80012ca <initRegisters+0x92>
          for (i = 0; i < MC33772C_INIT_CONF_REG_CNT; i++)
 80012ac:	79bb      	ldrb	r3, [r7, #6]
 80012ae:	3301      	adds	r3, #1
 80012b0:	71bb      	strb	r3, [r7, #6]
 80012b2:	79bb      	ldrb	r3, [r7, #6]
 80012b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80012b6:	d9c8      	bls.n	800124a <initRegisters+0x12>
    for (cid = 1; cid <= g_bccData.drvConfig.devicesCnt; cid++)
 80012b8:	79fb      	ldrb	r3, [r7, #7]
 80012ba:	3301      	adds	r3, #1
 80012bc:	71fb      	strb	r3, [r7, #7]
 80012be:	4b06      	ldr	r3, [pc, #24]	@ (80012d8 <initRegisters+0xa0>)
 80012c0:	789b      	ldrb	r3, [r3, #2]
 80012c2:	79fa      	ldrb	r2, [r7, #7]
 80012c4:	429a      	cmp	r2, r3
 80012c6:	d9bd      	bls.n	8001244 <initRegisters+0xc>
                  }
              }
          }
  }
    return BCC_STATUS_SUCCESS;
 80012c8:	2300      	movs	r3, #0
}
 80012ca:	4618      	mov	r0, r3
 80012cc:	3708      	adds	r7, #8
 80012ce:	46bd      	mov	sp, r7
 80012d0:	bd80      	pop	{r7, pc}
 80012d2:	bf00      	nop
 80012d4:	08006bf0 	.word	0x08006bf0
 80012d8:	20000128 	.word	0x20000128

080012dc <clearFaultRegs>:




static bcc_status_t clearFaultRegs()
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b082      	sub	sp, #8
 80012e0:	af00      	add	r7, sp, #0
    uint8_t cid;
    bcc_status_t status;

    for (cid = 1; cid <= g_bccData.drvConfig.devicesCnt; cid++)
 80012e2:	2301      	movs	r3, #1
 80012e4:	71fb      	strb	r3, [r7, #7]
 80012e6:	e091      	b.n	800140c <clearFaultRegs+0x130>
    {
        status = BCC_Fault_ClearStatus(&g_bccData.drvConfig, (bcc_cid_t)cid, BCC_FS_CELL_OV);
 80012e8:	79fb      	ldrb	r3, [r7, #7]
 80012ea:	2200      	movs	r2, #0
 80012ec:	4619      	mov	r1, r3
 80012ee:	484d      	ldr	r0, [pc, #308]	@ (8001424 <clearFaultRegs+0x148>)
 80012f0:	f002 fb38 	bl	8003964 <BCC_Fault_ClearStatus>
 80012f4:	4603      	mov	r3, r0
 80012f6:	71bb      	strb	r3, [r7, #6]
        if (status != BCC_STATUS_SUCCESS)
 80012f8:	79bb      	ldrb	r3, [r7, #6]
 80012fa:	2b00      	cmp	r3, #0
 80012fc:	d001      	beq.n	8001302 <clearFaultRegs+0x26>
        {
            return status;
 80012fe:	79bb      	ldrb	r3, [r7, #6]
 8001300:	e08b      	b.n	800141a <clearFaultRegs+0x13e>
        }

        status = BCC_Fault_ClearStatus(&g_bccData.drvConfig, (bcc_cid_t)cid, BCC_FS_CELL_UV);
 8001302:	79fb      	ldrb	r3, [r7, #7]
 8001304:	2201      	movs	r2, #1
 8001306:	4619      	mov	r1, r3
 8001308:	4846      	ldr	r0, [pc, #280]	@ (8001424 <clearFaultRegs+0x148>)
 800130a:	f002 fb2b 	bl	8003964 <BCC_Fault_ClearStatus>
 800130e:	4603      	mov	r3, r0
 8001310:	71bb      	strb	r3, [r7, #6]
        if (status != BCC_STATUS_SUCCESS)
 8001312:	79bb      	ldrb	r3, [r7, #6]
 8001314:	2b00      	cmp	r3, #0
 8001316:	d001      	beq.n	800131c <clearFaultRegs+0x40>
        {
            return status;
 8001318:	79bb      	ldrb	r3, [r7, #6]
 800131a:	e07e      	b.n	800141a <clearFaultRegs+0x13e>
        }

        status = BCC_Fault_ClearStatus(&g_bccData.drvConfig, (bcc_cid_t)cid, BCC_FS_CB_OPEN);
 800131c:	79fb      	ldrb	r3, [r7, #7]
 800131e:	2202      	movs	r2, #2
 8001320:	4619      	mov	r1, r3
 8001322:	4840      	ldr	r0, [pc, #256]	@ (8001424 <clearFaultRegs+0x148>)
 8001324:	f002 fb1e 	bl	8003964 <BCC_Fault_ClearStatus>
 8001328:	4603      	mov	r3, r0
 800132a:	71bb      	strb	r3, [r7, #6]
        if (status != BCC_STATUS_SUCCESS)
 800132c:	79bb      	ldrb	r3, [r7, #6]
 800132e:	2b00      	cmp	r3, #0
 8001330:	d001      	beq.n	8001336 <clearFaultRegs+0x5a>
        {
            return status;
 8001332:	79bb      	ldrb	r3, [r7, #6]
 8001334:	e071      	b.n	800141a <clearFaultRegs+0x13e>
        }

        status = BCC_Fault_ClearStatus(&g_bccData.drvConfig, (bcc_cid_t)cid, BCC_FS_CB_SHORT);
 8001336:	79fb      	ldrb	r3, [r7, #7]
 8001338:	2203      	movs	r2, #3
 800133a:	4619      	mov	r1, r3
 800133c:	4839      	ldr	r0, [pc, #228]	@ (8001424 <clearFaultRegs+0x148>)
 800133e:	f002 fb11 	bl	8003964 <BCC_Fault_ClearStatus>
 8001342:	4603      	mov	r3, r0
 8001344:	71bb      	strb	r3, [r7, #6]
        if (status != BCC_STATUS_SUCCESS)
 8001346:	79bb      	ldrb	r3, [r7, #6]
 8001348:	2b00      	cmp	r3, #0
 800134a:	d001      	beq.n	8001350 <clearFaultRegs+0x74>
        {
            return status;
 800134c:	79bb      	ldrb	r3, [r7, #6]
 800134e:	e064      	b.n	800141a <clearFaultRegs+0x13e>
        }

        status = BCC_Fault_ClearStatus(&g_bccData.drvConfig, (bcc_cid_t)cid, BCC_FS_GPIO_STATUS);
 8001350:	79fb      	ldrb	r3, [r7, #7]
 8001352:	2204      	movs	r2, #4
 8001354:	4619      	mov	r1, r3
 8001356:	4833      	ldr	r0, [pc, #204]	@ (8001424 <clearFaultRegs+0x148>)
 8001358:	f002 fb04 	bl	8003964 <BCC_Fault_ClearStatus>
 800135c:	4603      	mov	r3, r0
 800135e:	71bb      	strb	r3, [r7, #6]
        if (status != BCC_STATUS_SUCCESS)
 8001360:	79bb      	ldrb	r3, [r7, #6]
 8001362:	2b00      	cmp	r3, #0
 8001364:	d001      	beq.n	800136a <clearFaultRegs+0x8e>
        {
            return status;
 8001366:	79bb      	ldrb	r3, [r7, #6]
 8001368:	e057      	b.n	800141a <clearFaultRegs+0x13e>
        }

        status = BCC_Fault_ClearStatus(&g_bccData.drvConfig, (bcc_cid_t)cid, BCC_FS_AN_OT_UT);
 800136a:	79fb      	ldrb	r3, [r7, #7]
 800136c:	2205      	movs	r2, #5
 800136e:	4619      	mov	r1, r3
 8001370:	482c      	ldr	r0, [pc, #176]	@ (8001424 <clearFaultRegs+0x148>)
 8001372:	f002 faf7 	bl	8003964 <BCC_Fault_ClearStatus>
 8001376:	4603      	mov	r3, r0
 8001378:	71bb      	strb	r3, [r7, #6]
        if (status != BCC_STATUS_SUCCESS)
 800137a:	79bb      	ldrb	r3, [r7, #6]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d001      	beq.n	8001384 <clearFaultRegs+0xa8>
        {
            return status;
 8001380:	79bb      	ldrb	r3, [r7, #6]
 8001382:	e04a      	b.n	800141a <clearFaultRegs+0x13e>
        }

        status = BCC_Fault_ClearStatus(&g_bccData.drvConfig, (bcc_cid_t)cid, BCC_FS_GPIO_SHORT);
 8001384:	79fb      	ldrb	r3, [r7, #7]
 8001386:	2206      	movs	r2, #6
 8001388:	4619      	mov	r1, r3
 800138a:	4826      	ldr	r0, [pc, #152]	@ (8001424 <clearFaultRegs+0x148>)
 800138c:	f002 faea 	bl	8003964 <BCC_Fault_ClearStatus>
 8001390:	4603      	mov	r3, r0
 8001392:	71bb      	strb	r3, [r7, #6]
        if (status != BCC_STATUS_SUCCESS)
 8001394:	79bb      	ldrb	r3, [r7, #6]
 8001396:	2b00      	cmp	r3, #0
 8001398:	d001      	beq.n	800139e <clearFaultRegs+0xc2>
        {
            return status;
 800139a:	79bb      	ldrb	r3, [r7, #6]
 800139c:	e03d      	b.n	800141a <clearFaultRegs+0x13e>
        }

        status = BCC_Fault_ClearStatus(&g_bccData.drvConfig, (bcc_cid_t)cid, BCC_FS_COMM);
 800139e:	79fb      	ldrb	r3, [r7, #7]
 80013a0:	2207      	movs	r2, #7
 80013a2:	4619      	mov	r1, r3
 80013a4:	481f      	ldr	r0, [pc, #124]	@ (8001424 <clearFaultRegs+0x148>)
 80013a6:	f002 fadd 	bl	8003964 <BCC_Fault_ClearStatus>
 80013aa:	4603      	mov	r3, r0
 80013ac:	71bb      	strb	r3, [r7, #6]
        if (status != BCC_STATUS_SUCCESS)
 80013ae:	79bb      	ldrb	r3, [r7, #6]
 80013b0:	2b00      	cmp	r3, #0
 80013b2:	d001      	beq.n	80013b8 <clearFaultRegs+0xdc>
        {
            return status;
 80013b4:	79bb      	ldrb	r3, [r7, #6]
 80013b6:	e030      	b.n	800141a <clearFaultRegs+0x13e>
        }

        status = BCC_Fault_ClearStatus(&g_bccData.drvConfig, (bcc_cid_t)cid, BCC_FS_FAULT1);
 80013b8:	79fb      	ldrb	r3, [r7, #7]
 80013ba:	2208      	movs	r2, #8
 80013bc:	4619      	mov	r1, r3
 80013be:	4819      	ldr	r0, [pc, #100]	@ (8001424 <clearFaultRegs+0x148>)
 80013c0:	f002 fad0 	bl	8003964 <BCC_Fault_ClearStatus>
 80013c4:	4603      	mov	r3, r0
 80013c6:	71bb      	strb	r3, [r7, #6]
        if (status != BCC_STATUS_SUCCESS)
 80013c8:	79bb      	ldrb	r3, [r7, #6]
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <clearFaultRegs+0xf6>
        {
            return status;
 80013ce:	79bb      	ldrb	r3, [r7, #6]
 80013d0:	e023      	b.n	800141a <clearFaultRegs+0x13e>
        }

        status = BCC_Fault_ClearStatus(&g_bccData.drvConfig, (bcc_cid_t)cid, BCC_FS_FAULT2);
 80013d2:	79fb      	ldrb	r3, [r7, #7]
 80013d4:	2209      	movs	r2, #9
 80013d6:	4619      	mov	r1, r3
 80013d8:	4812      	ldr	r0, [pc, #72]	@ (8001424 <clearFaultRegs+0x148>)
 80013da:	f002 fac3 	bl	8003964 <BCC_Fault_ClearStatus>
 80013de:	4603      	mov	r3, r0
 80013e0:	71bb      	strb	r3, [r7, #6]
        if (status != BCC_STATUS_SUCCESS)
 80013e2:	79bb      	ldrb	r3, [r7, #6]
 80013e4:	2b00      	cmp	r3, #0
 80013e6:	d001      	beq.n	80013ec <clearFaultRegs+0x110>
        {
            return status;
 80013e8:	79bb      	ldrb	r3, [r7, #6]
 80013ea:	e016      	b.n	800141a <clearFaultRegs+0x13e>
        }

        status = BCC_Fault_ClearStatus(&g_bccData.drvConfig, (bcc_cid_t)cid, BCC_FS_FAULT3);
 80013ec:	79fb      	ldrb	r3, [r7, #7]
 80013ee:	220a      	movs	r2, #10
 80013f0:	4619      	mov	r1, r3
 80013f2:	480c      	ldr	r0, [pc, #48]	@ (8001424 <clearFaultRegs+0x148>)
 80013f4:	f002 fab6 	bl	8003964 <BCC_Fault_ClearStatus>
 80013f8:	4603      	mov	r3, r0
 80013fa:	71bb      	strb	r3, [r7, #6]
        if (status != BCC_STATUS_SUCCESS)
 80013fc:	79bb      	ldrb	r3, [r7, #6]
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d001      	beq.n	8001406 <clearFaultRegs+0x12a>
        {
            return status;
 8001402:	79bb      	ldrb	r3, [r7, #6]
 8001404:	e009      	b.n	800141a <clearFaultRegs+0x13e>
    for (cid = 1; cid <= g_bccData.drvConfig.devicesCnt; cid++)
 8001406:	79fb      	ldrb	r3, [r7, #7]
 8001408:	3301      	adds	r3, #1
 800140a:	71fb      	strb	r3, [r7, #7]
 800140c:	4b05      	ldr	r3, [pc, #20]	@ (8001424 <clearFaultRegs+0x148>)
 800140e:	789b      	ldrb	r3, [r3, #2]
 8001410:	79fa      	ldrb	r2, [r7, #7]
 8001412:	429a      	cmp	r2, r3
 8001414:	f67f af68 	bls.w	80012e8 <clearFaultRegs+0xc>
        }
    }

    return BCC_STATUS_SUCCESS;
 8001418:	2300      	movs	r3, #0
}
 800141a:	4618      	mov	r0, r3
 800141c:	3708      	adds	r7, #8
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	20000128 	.word	0x20000128

08001428 <initDemo>:



static void initDemo(bcc_status_t *bccError)
{
 8001428:	b580      	push	{r7, lr}
 800142a:	b086      	sub	sp, #24
 800142c:	af00      	add	r7, sp, #0
 800142e:	6078      	str	r0, [r7, #4]
    ntc_config_t ntcConfig;
    /* Initialize BCC driver configuration structure (g_bccData.drvConfig). */

    g_bccData.drvConfig.drvInstance = 0U;
 8001430:	4b20      	ldr	r3, [pc, #128]	@ (80014b4 <initDemo+0x8c>)
 8001432:	2200      	movs	r2, #0
 8001434:	701a      	strb	r2, [r3, #0]
    g_bccData.drvConfig.commMode = BCC_MODE_SPI;
 8001436:	4b1f      	ldr	r3, [pc, #124]	@ (80014b4 <initDemo+0x8c>)
 8001438:	2200      	movs	r2, #0
 800143a:	705a      	strb	r2, [r3, #1]
    g_bccData.drvConfig.devicesCnt = 1U;
 800143c:	4b1d      	ldr	r3, [pc, #116]	@ (80014b4 <initDemo+0x8c>)
 800143e:	2201      	movs	r2, #1
 8001440:	709a      	strb	r2, [r3, #2]
    g_bccData.drvConfig.device[0] = BCC_DEVICE_MC33772C;
 8001442:	4b1c      	ldr	r3, [pc, #112]	@ (80014b4 <initDemo+0x8c>)
 8001444:	2201      	movs	r2, #1
 8001446:	70da      	strb	r2, [r3, #3]
    g_bccData.drvConfig.cellCnt[0] = 3U;
 8001448:	4b1a      	ldr	r3, [pc, #104]	@ (80014b4 <initDemo+0x8c>)
 800144a:	2203      	movs	r2, #3
 800144c:	f8a3 2042 	strh.w	r2, [r3, #66]	@ 0x42


    /* Precalculate NTC look up table for fast temperature measurement. */
    ntcConfig.rntc = 6800U;               /* NTC pull-up 6.8kOhm */
 8001450:	f641 2390 	movw	r3, #6800	@ 0x1a90
 8001454:	60fb      	str	r3, [r7, #12]
    ntcConfig.refTemp = 25U;              /* NTC resistance 10kOhm at 25 degC */
 8001456:	2319      	movs	r3, #25
 8001458:	753b      	strb	r3, [r7, #20]
    ntcConfig.refRes = 10000U;            /* NTC resistance 10kOhm at 25 degC */
 800145a:	f242 7310 	movw	r3, #10000	@ 0x2710
 800145e:	613b      	str	r3, [r7, #16]
    ntcConfig.beta = 3435U;
 8001460:	f640 536b 	movw	r3, #3435	@ 0xd6b
 8001464:	60bb      	str	r3, [r7, #8]
    fillNtcTable(&ntcConfig);
 8001466:	f107 0308 	add.w	r3, r7, #8
 800146a:	4618      	mov	r0, r3
 800146c:	f003 fa98 	bl	80049a0 <fillNtcTable>

    /* Initialize BCC device. */
    *bccError = BCC_Init(&g_bccData.drvConfig);
 8001470:	4810      	ldr	r0, [pc, #64]	@ (80014b4 <initDemo+0x8c>)
 8001472:	f001 ff55 	bl	8003320 <BCC_Init>
 8001476:	4603      	mov	r3, r0
 8001478:	461a      	mov	r2, r3
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	701a      	strb	r2, [r3, #0]
    if (*bccError != BCC_STATUS_SUCCESS)
 800147e:	687b      	ldr	r3, [r7, #4]
 8001480:	781b      	ldrb	r3, [r3, #0]
 8001482:	2b00      	cmp	r3, #0
 8001484:	d110      	bne.n	80014a8 <initDemo+0x80>
    {
        return;
    }

    /* Initialize BCC device registers. */
    *bccError = initRegisters();
 8001486:	f7ff fed7 	bl	8001238 <initRegisters>
 800148a:	4603      	mov	r3, r0
 800148c:	461a      	mov	r2, r3
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	701a      	strb	r2, [r3, #0]
    if (*bccError != BCC_STATUS_SUCCESS)
 8001492:	687b      	ldr	r3, [r7, #4]
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	2b00      	cmp	r3, #0
 8001498:	d108      	bne.n	80014ac <initDemo+0x84>
    {
        return;
    }

    /* Clear fault registers. */
    *bccError = clearFaultRegs();
 800149a:	f7ff ff1f 	bl	80012dc <clearFaultRegs>
 800149e:	4603      	mov	r3, r0
 80014a0:	461a      	mov	r2, r3
 80014a2:	687b      	ldr	r3, [r7, #4]
 80014a4:	701a      	strb	r2, [r3, #0]
 80014a6:	e002      	b.n	80014ae <initDemo+0x86>
        return;
 80014a8:	bf00      	nop
 80014aa:	e000      	b.n	80014ae <initDemo+0x86>
        return;
 80014ac:	bf00      	nop
}
 80014ae:	3718      	adds	r7, #24
 80014b0:	46bd      	mov	sp, r7
 80014b2:	bd80      	pop	{r7, pc}
 80014b4:	20000128 	.word	0x20000128

080014b8 <startApp>:


static bcc_status_t startApp(void)
{
 80014b8:	b580      	push	{r7, lr}
 80014ba:	b082      	sub	sp, #8
 80014bc:	af00      	add	r7, sp, #0
    uint8_t cid;
    bcc_status_t error;

    for (cid = BCC_CID_DEV1; cid <= g_bccData.drvConfig.devicesCnt; cid++)
 80014be:	2301      	movs	r3, #1
 80014c0:	71fb      	strb	r3, [r7, #7]
 80014c2:	e029      	b.n	8001518 <startApp+0x60>
    {
        /* Send NOP command to all nodes in order to prevent communication timeout. */
        sendNops();
 80014c4:	f7ff fae2 	bl	8000a8c <sendNops>

        /* Print values of the configurable registers. */
        if ((error = printInitialSettings(cid)) != BCC_STATUS_SUCCESS)
 80014c8:	79fb      	ldrb	r3, [r7, #7]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f7ff faf8 	bl	8000ac0 <printInitialSettings>
 80014d0:	4603      	mov	r3, r0
 80014d2:	71bb      	strb	r3, [r7, #6]
 80014d4:	79bb      	ldrb	r3, [r7, #6]
 80014d6:	2b00      	cmp	r3, #0
 80014d8:	d001      	beq.n	80014de <startApp+0x26>
        {
            return error;
 80014da:	79bb      	ldrb	r3, [r7, #6]
 80014dc:	e024      	b.n	8001528 <startApp+0x70>
        }

        /* Send NOP command to all nodes in order to prevent communication timeout. */
        sendNops();
 80014de:	f7ff fad5 	bl	8000a8c <sendNops>

        /* Do a measurement and print the measured values. */
        if ((error = doMeasurements(cid)) != BCC_STATUS_SUCCESS)
 80014e2:	79fb      	ldrb	r3, [r7, #7]
 80014e4:	4618      	mov	r0, r3
 80014e6:	f003 faff 	bl	8004ae8 <doMeasurements>
 80014ea:	4603      	mov	r3, r0
 80014ec:	71bb      	strb	r3, [r7, #6]
 80014ee:	79bb      	ldrb	r3, [r7, #6]
 80014f0:	2b00      	cmp	r3, #0
 80014f2:	d001      	beq.n	80014f8 <startApp+0x40>
        {
            return error;
 80014f4:	79bb      	ldrb	r3, [r7, #6]
 80014f6:	e017      	b.n	8001528 <startApp+0x70>
        }

        /* Send NOP command to all nodes in order to prevent communication timeout. */
        sendNops();
 80014f8:	f7ff fac8 	bl	8000a8c <sendNops>

        /* Print content of the fault registers. */
        if ((error = printFaultRegisters(cid)) != BCC_STATUS_SUCCESS)
 80014fc:	79fb      	ldrb	r3, [r7, #7]
 80014fe:	4618      	mov	r0, r3
 8001500:	f7ff fc16 	bl	8000d30 <printFaultRegisters>
 8001504:	4603      	mov	r3, r0
 8001506:	71bb      	strb	r3, [r7, #6]
 8001508:	79bb      	ldrb	r3, [r7, #6]
 800150a:	2b00      	cmp	r3, #0
 800150c:	d001      	beq.n	8001512 <startApp+0x5a>
        {
            return error;
 800150e:	79bb      	ldrb	r3, [r7, #6]
 8001510:	e00a      	b.n	8001528 <startApp+0x70>
    for (cid = BCC_CID_DEV1; cid <= g_bccData.drvConfig.devicesCnt; cid++)
 8001512:	79fb      	ldrb	r3, [r7, #7]
 8001514:	3301      	adds	r3, #1
 8001516:	71fb      	strb	r3, [r7, #7]
 8001518:	4b05      	ldr	r3, [pc, #20]	@ (8001530 <startApp+0x78>)
 800151a:	789b      	ldrb	r3, [r3, #2]
 800151c:	79fa      	ldrb	r2, [r7, #7]
 800151e:	429a      	cmp	r2, r3
 8001520:	d9d0      	bls.n	80014c4 <startApp+0xc>
        }
    }

    /* Send NOP command to all nodes in order to prevent communication timeout. */
    sendNops();
 8001522:	f7ff fab3 	bl	8000a8c <sendNops>

    return BCC_STATUS_SUCCESS;
 8001526:	2300      	movs	r3, #0
}
 8001528:	4618      	mov	r0, r3
 800152a:	3708      	adds	r7, #8
 800152c:	46bd      	mov	sp, r7
 800152e:	bd80      	pop	{r7, pc}
 8001530:	20000128 	.word	0x20000128

08001534 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001534:	b480      	push	{r7}
 8001536:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001538:	b672      	cpsid	i
}
 800153a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800153c:	bf00      	nop
 800153e:	e7fd      	b.n	800153c <Error_Handler+0x8>

08001540 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001540:	b480      	push	{r7}
 8001542:	b085      	sub	sp, #20
 8001544:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001546:	4b15      	ldr	r3, [pc, #84]	@ (800159c <HAL_MspInit+0x5c>)
 8001548:	699b      	ldr	r3, [r3, #24]
 800154a:	4a14      	ldr	r2, [pc, #80]	@ (800159c <HAL_MspInit+0x5c>)
 800154c:	f043 0301 	orr.w	r3, r3, #1
 8001550:	6193      	str	r3, [r2, #24]
 8001552:	4b12      	ldr	r3, [pc, #72]	@ (800159c <HAL_MspInit+0x5c>)
 8001554:	699b      	ldr	r3, [r3, #24]
 8001556:	f003 0301 	and.w	r3, r3, #1
 800155a:	60bb      	str	r3, [r7, #8]
 800155c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800155e:	4b0f      	ldr	r3, [pc, #60]	@ (800159c <HAL_MspInit+0x5c>)
 8001560:	69db      	ldr	r3, [r3, #28]
 8001562:	4a0e      	ldr	r2, [pc, #56]	@ (800159c <HAL_MspInit+0x5c>)
 8001564:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001568:	61d3      	str	r3, [r2, #28]
 800156a:	4b0c      	ldr	r3, [pc, #48]	@ (800159c <HAL_MspInit+0x5c>)
 800156c:	69db      	ldr	r3, [r3, #28]
 800156e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001572:	607b      	str	r3, [r7, #4]
 8001574:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001576:	4b0a      	ldr	r3, [pc, #40]	@ (80015a0 <HAL_MspInit+0x60>)
 8001578:	685b      	ldr	r3, [r3, #4]
 800157a:	60fb      	str	r3, [r7, #12]
 800157c:	68fb      	ldr	r3, [r7, #12]
 800157e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001582:	60fb      	str	r3, [r7, #12]
 8001584:	68fb      	ldr	r3, [r7, #12]
 8001586:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 800158a:	60fb      	str	r3, [r7, #12]
 800158c:	4a04      	ldr	r2, [pc, #16]	@ (80015a0 <HAL_MspInit+0x60>)
 800158e:	68fb      	ldr	r3, [r7, #12]
 8001590:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001592:	bf00      	nop
 8001594:	3714      	adds	r7, #20
 8001596:	46bd      	mov	sp, r7
 8001598:	bc80      	pop	{r7}
 800159a:	4770      	bx	lr
 800159c:	40021000 	.word	0x40021000
 80015a0:	40010000 	.word	0x40010000

080015a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b088      	sub	sp, #32
 80015a8:	af00      	add	r7, sp, #0
 80015aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015ac:	f107 0310 	add.w	r3, r7, #16
 80015b0:	2200      	movs	r2, #0
 80015b2:	601a      	str	r2, [r3, #0]
 80015b4:	605a      	str	r2, [r3, #4]
 80015b6:	609a      	str	r2, [r3, #8]
 80015b8:	60da      	str	r2, [r3, #12]
  if(hspi->Instance==SPI1)
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	681b      	ldr	r3, [r3, #0]
 80015be:	4a1b      	ldr	r2, [pc, #108]	@ (800162c <HAL_SPI_MspInit+0x88>)
 80015c0:	4293      	cmp	r3, r2
 80015c2:	d12f      	bne.n	8001624 <HAL_SPI_MspInit+0x80>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80015c4:	4b1a      	ldr	r3, [pc, #104]	@ (8001630 <HAL_SPI_MspInit+0x8c>)
 80015c6:	699b      	ldr	r3, [r3, #24]
 80015c8:	4a19      	ldr	r2, [pc, #100]	@ (8001630 <HAL_SPI_MspInit+0x8c>)
 80015ca:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80015ce:	6193      	str	r3, [r2, #24]
 80015d0:	4b17      	ldr	r3, [pc, #92]	@ (8001630 <HAL_SPI_MspInit+0x8c>)
 80015d2:	699b      	ldr	r3, [r3, #24]
 80015d4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80015d8:	60fb      	str	r3, [r7, #12]
 80015da:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80015dc:	4b14      	ldr	r3, [pc, #80]	@ (8001630 <HAL_SPI_MspInit+0x8c>)
 80015de:	699b      	ldr	r3, [r3, #24]
 80015e0:	4a13      	ldr	r2, [pc, #76]	@ (8001630 <HAL_SPI_MspInit+0x8c>)
 80015e2:	f043 0304 	orr.w	r3, r3, #4
 80015e6:	6193      	str	r3, [r2, #24]
 80015e8:	4b11      	ldr	r3, [pc, #68]	@ (8001630 <HAL_SPI_MspInit+0x8c>)
 80015ea:	699b      	ldr	r3, [r3, #24]
 80015ec:	f003 0304 	and.w	r3, r3, #4
 80015f0:	60bb      	str	r3, [r7, #8]
 80015f2:	68bb      	ldr	r3, [r7, #8]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 80015f4:	23a0      	movs	r3, #160	@ 0xa0
 80015f6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80015f8:	2302      	movs	r3, #2
 80015fa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80015fc:	2303      	movs	r3, #3
 80015fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001600:	f107 0310 	add.w	r3, r7, #16
 8001604:	4619      	mov	r1, r3
 8001606:	480b      	ldr	r0, [pc, #44]	@ (8001634 <HAL_SPI_MspInit+0x90>)
 8001608:	f000 faa8 	bl	8001b5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800160c:	2340      	movs	r3, #64	@ 0x40
 800160e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001610:	2300      	movs	r3, #0
 8001612:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001614:	2300      	movs	r3, #0
 8001616:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001618:	f107 0310 	add.w	r3, r7, #16
 800161c:	4619      	mov	r1, r3
 800161e:	4805      	ldr	r0, [pc, #20]	@ (8001634 <HAL_SPI_MspInit+0x90>)
 8001620:	f000 fa9c 	bl	8001b5c <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 8001624:	bf00      	nop
 8001626:	3720      	adds	r7, #32
 8001628:	46bd      	mov	sp, r7
 800162a:	bd80      	pop	{r7, pc}
 800162c:	40013000 	.word	0x40013000
 8001630:	40021000 	.word	0x40021000
 8001634:	40010800 	.word	0x40010800

08001638 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001638:	b580      	push	{r7, lr}
 800163a:	b088      	sub	sp, #32
 800163c:	af00      	add	r7, sp, #0
 800163e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001640:	f107 0310 	add.w	r3, r7, #16
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]
 8001648:	605a      	str	r2, [r3, #4]
 800164a:	609a      	str	r2, [r3, #8]
 800164c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800164e:	687b      	ldr	r3, [r7, #4]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	4a1c      	ldr	r2, [pc, #112]	@ (80016c4 <HAL_UART_MspInit+0x8c>)
 8001654:	4293      	cmp	r3, r2
 8001656:	d131      	bne.n	80016bc <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001658:	4b1b      	ldr	r3, [pc, #108]	@ (80016c8 <HAL_UART_MspInit+0x90>)
 800165a:	699b      	ldr	r3, [r3, #24]
 800165c:	4a1a      	ldr	r2, [pc, #104]	@ (80016c8 <HAL_UART_MspInit+0x90>)
 800165e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001662:	6193      	str	r3, [r2, #24]
 8001664:	4b18      	ldr	r3, [pc, #96]	@ (80016c8 <HAL_UART_MspInit+0x90>)
 8001666:	699b      	ldr	r3, [r3, #24]
 8001668:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800166c:	60fb      	str	r3, [r7, #12]
 800166e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001670:	4b15      	ldr	r3, [pc, #84]	@ (80016c8 <HAL_UART_MspInit+0x90>)
 8001672:	699b      	ldr	r3, [r3, #24]
 8001674:	4a14      	ldr	r2, [pc, #80]	@ (80016c8 <HAL_UART_MspInit+0x90>)
 8001676:	f043 0304 	orr.w	r3, r3, #4
 800167a:	6193      	str	r3, [r2, #24]
 800167c:	4b12      	ldr	r3, [pc, #72]	@ (80016c8 <HAL_UART_MspInit+0x90>)
 800167e:	699b      	ldr	r3, [r3, #24]
 8001680:	f003 0304 	and.w	r3, r3, #4
 8001684:	60bb      	str	r3, [r7, #8]
 8001686:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001688:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800168c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800168e:	2302      	movs	r3, #2
 8001690:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001692:	2303      	movs	r3, #3
 8001694:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001696:	f107 0310 	add.w	r3, r7, #16
 800169a:	4619      	mov	r1, r3
 800169c:	480b      	ldr	r0, [pc, #44]	@ (80016cc <HAL_UART_MspInit+0x94>)
 800169e:	f000 fa5d 	bl	8001b5c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80016a2:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80016a6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016a8:	2300      	movs	r3, #0
 80016aa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016ac:	2300      	movs	r3, #0
 80016ae:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016b0:	f107 0310 	add.w	r3, r7, #16
 80016b4:	4619      	mov	r1, r3
 80016b6:	4805      	ldr	r0, [pc, #20]	@ (80016cc <HAL_UART_MspInit+0x94>)
 80016b8:	f000 fa50 	bl	8001b5c <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80016bc:	bf00      	nop
 80016be:	3720      	adds	r7, #32
 80016c0:	46bd      	mov	sp, r7
 80016c2:	bd80      	pop	{r7, pc}
 80016c4:	40013800 	.word	0x40013800
 80016c8:	40021000 	.word	0x40021000
 80016cc:	40010800 	.word	0x40010800

080016d0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016d0:	b480      	push	{r7}
 80016d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016d4:	bf00      	nop
 80016d6:	e7fd      	b.n	80016d4 <NMI_Handler+0x4>

080016d8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016d8:	b480      	push	{r7}
 80016da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016dc:	bf00      	nop
 80016de:	e7fd      	b.n	80016dc <HardFault_Handler+0x4>

080016e0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016e0:	b480      	push	{r7}
 80016e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016e4:	bf00      	nop
 80016e6:	e7fd      	b.n	80016e4 <MemManage_Handler+0x4>

080016e8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80016ec:	bf00      	nop
 80016ee:	e7fd      	b.n	80016ec <BusFault_Handler+0x4>

080016f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80016f4:	bf00      	nop
 80016f6:	e7fd      	b.n	80016f4 <UsageFault_Handler+0x4>

080016f8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80016fc:	bf00      	nop
 80016fe:	46bd      	mov	sp, r7
 8001700:	bc80      	pop	{r7}
 8001702:	4770      	bx	lr

08001704 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001704:	b480      	push	{r7}
 8001706:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001708:	bf00      	nop
 800170a:	46bd      	mov	sp, r7
 800170c:	bc80      	pop	{r7}
 800170e:	4770      	bx	lr

08001710 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	bc80      	pop	{r7}
 800171a:	4770      	bx	lr

0800171c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800171c:	b580      	push	{r7, lr}
 800171e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001720:	f000 f8f8 	bl	8001914 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001724:	bf00      	nop
 8001726:	bd80      	pop	{r7, pc}

08001728 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b086      	sub	sp, #24
 800172c:	af00      	add	r7, sp, #0
 800172e:	60f8      	str	r0, [r7, #12]
 8001730:	60b9      	str	r1, [r7, #8]
 8001732:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001734:	2300      	movs	r3, #0
 8001736:	617b      	str	r3, [r7, #20]
 8001738:	e00a      	b.n	8001750 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800173a:	f3af 8000 	nop.w
 800173e:	4601      	mov	r1, r0
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	1c5a      	adds	r2, r3, #1
 8001744:	60ba      	str	r2, [r7, #8]
 8001746:	b2ca      	uxtb	r2, r1
 8001748:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800174a:	697b      	ldr	r3, [r7, #20]
 800174c:	3301      	adds	r3, #1
 800174e:	617b      	str	r3, [r7, #20]
 8001750:	697a      	ldr	r2, [r7, #20]
 8001752:	687b      	ldr	r3, [r7, #4]
 8001754:	429a      	cmp	r2, r3
 8001756:	dbf0      	blt.n	800173a <_read+0x12>
  }

  return len;
 8001758:	687b      	ldr	r3, [r7, #4]
}
 800175a:	4618      	mov	r0, r3
 800175c:	3718      	adds	r7, #24
 800175e:	46bd      	mov	sp, r7
 8001760:	bd80      	pop	{r7, pc}

08001762 <_close>:
  }
  return len;
}

int _close(int file)
{
 8001762:	b480      	push	{r7}
 8001764:	b083      	sub	sp, #12
 8001766:	af00      	add	r7, sp, #0
 8001768:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800176a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800176e:	4618      	mov	r0, r3
 8001770:	370c      	adds	r7, #12
 8001772:	46bd      	mov	sp, r7
 8001774:	bc80      	pop	{r7}
 8001776:	4770      	bx	lr

08001778 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001778:	b480      	push	{r7}
 800177a:	b083      	sub	sp, #12
 800177c:	af00      	add	r7, sp, #0
 800177e:	6078      	str	r0, [r7, #4]
 8001780:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001782:	683b      	ldr	r3, [r7, #0]
 8001784:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001788:	605a      	str	r2, [r3, #4]
  return 0;
 800178a:	2300      	movs	r3, #0
}
 800178c:	4618      	mov	r0, r3
 800178e:	370c      	adds	r7, #12
 8001790:	46bd      	mov	sp, r7
 8001792:	bc80      	pop	{r7}
 8001794:	4770      	bx	lr

08001796 <_isatty>:

int _isatty(int file)
{
 8001796:	b480      	push	{r7}
 8001798:	b083      	sub	sp, #12
 800179a:	af00      	add	r7, sp, #0
 800179c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800179e:	2301      	movs	r3, #1
}
 80017a0:	4618      	mov	r0, r3
 80017a2:	370c      	adds	r7, #12
 80017a4:	46bd      	mov	sp, r7
 80017a6:	bc80      	pop	{r7}
 80017a8:	4770      	bx	lr

080017aa <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80017aa:	b480      	push	{r7}
 80017ac:	b085      	sub	sp, #20
 80017ae:	af00      	add	r7, sp, #0
 80017b0:	60f8      	str	r0, [r7, #12]
 80017b2:	60b9      	str	r1, [r7, #8]
 80017b4:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80017b6:	2300      	movs	r3, #0
}
 80017b8:	4618      	mov	r0, r3
 80017ba:	3714      	adds	r7, #20
 80017bc:	46bd      	mov	sp, r7
 80017be:	bc80      	pop	{r7}
 80017c0:	4770      	bx	lr
	...

080017c4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80017c4:	b580      	push	{r7, lr}
 80017c6:	b086      	sub	sp, #24
 80017c8:	af00      	add	r7, sp, #0
 80017ca:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80017cc:	4a14      	ldr	r2, [pc, #80]	@ (8001820 <_sbrk+0x5c>)
 80017ce:	4b15      	ldr	r3, [pc, #84]	@ (8001824 <_sbrk+0x60>)
 80017d0:	1ad3      	subs	r3, r2, r3
 80017d2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80017d4:	697b      	ldr	r3, [r7, #20]
 80017d6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80017d8:	4b13      	ldr	r3, [pc, #76]	@ (8001828 <_sbrk+0x64>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	2b00      	cmp	r3, #0
 80017de:	d102      	bne.n	80017e6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80017e0:	4b11      	ldr	r3, [pc, #68]	@ (8001828 <_sbrk+0x64>)
 80017e2:	4a12      	ldr	r2, [pc, #72]	@ (800182c <_sbrk+0x68>)
 80017e4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80017e6:	4b10      	ldr	r3, [pc, #64]	@ (8001828 <_sbrk+0x64>)
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	4413      	add	r3, r2
 80017ee:	693a      	ldr	r2, [r7, #16]
 80017f0:	429a      	cmp	r2, r3
 80017f2:	d207      	bcs.n	8001804 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80017f4:	f003 fc64 	bl	80050c0 <__errno>
 80017f8:	4603      	mov	r3, r0
 80017fa:	220c      	movs	r2, #12
 80017fc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80017fe:	f04f 33ff 	mov.w	r3, #4294967295
 8001802:	e009      	b.n	8001818 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001804:	4b08      	ldr	r3, [pc, #32]	@ (8001828 <_sbrk+0x64>)
 8001806:	681b      	ldr	r3, [r3, #0]
 8001808:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800180a:	4b07      	ldr	r3, [pc, #28]	@ (8001828 <_sbrk+0x64>)
 800180c:	681a      	ldr	r2, [r3, #0]
 800180e:	687b      	ldr	r3, [r7, #4]
 8001810:	4413      	add	r3, r2
 8001812:	4a05      	ldr	r2, [pc, #20]	@ (8001828 <_sbrk+0x64>)
 8001814:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001816:	68fb      	ldr	r3, [r7, #12]
}
 8001818:	4618      	mov	r0, r3
 800181a:	3718      	adds	r7, #24
 800181c:	46bd      	mov	sp, r7
 800181e:	bd80      	pop	{r7, pc}
 8001820:	20005000 	.word	0x20005000
 8001824:	00000400 	.word	0x00000400
 8001828:	200005a8 	.word	0x200005a8
 800182c:	20000850 	.word	0x20000850

08001830 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001830:	b480      	push	{r7}
 8001832:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001834:	bf00      	nop
 8001836:	46bd      	mov	sp, r7
 8001838:	bc80      	pop	{r7}
 800183a:	4770      	bx	lr

0800183c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800183c:	f7ff fff8 	bl	8001830 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001840:	480b      	ldr	r0, [pc, #44]	@ (8001870 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001842:	490c      	ldr	r1, [pc, #48]	@ (8001874 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001844:	4a0c      	ldr	r2, [pc, #48]	@ (8001878 <LoopFillZerobss+0x16>)
  movs r3, #0
 8001846:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001848:	e002      	b.n	8001850 <LoopCopyDataInit>

0800184a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800184a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800184c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800184e:	3304      	adds	r3, #4

08001850 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001850:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001852:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001854:	d3f9      	bcc.n	800184a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001856:	4a09      	ldr	r2, [pc, #36]	@ (800187c <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001858:	4c09      	ldr	r4, [pc, #36]	@ (8001880 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800185a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800185c:	e001      	b.n	8001862 <LoopFillZerobss>

0800185e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800185e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001860:	3204      	adds	r2, #4

08001862 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001862:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001864:	d3fb      	bcc.n	800185e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001866:	f003 fc31 	bl	80050cc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800186a:	f7ff fb85 	bl	8000f78 <main>
  bx lr
 800186e:	4770      	bx	lr
  ldr r0, =_sdata
 8001870:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001874:	2000006c 	.word	0x2000006c
  ldr r2, =_sidata
 8001878:	08006ec0 	.word	0x08006ec0
  ldr r2, =_sbss
 800187c:	2000006c 	.word	0x2000006c
  ldr r4, =_ebss
 8001880:	20000850 	.word	0x20000850

08001884 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001884:	e7fe      	b.n	8001884 <ADC1_2_IRQHandler>
	...

08001888 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800188c:	4b08      	ldr	r3, [pc, #32]	@ (80018b0 <HAL_Init+0x28>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	4a07      	ldr	r2, [pc, #28]	@ (80018b0 <HAL_Init+0x28>)
 8001892:	f043 0310 	orr.w	r3, r3, #16
 8001896:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001898:	2003      	movs	r0, #3
 800189a:	f000 f92b 	bl	8001af4 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800189e:	200f      	movs	r0, #15
 80018a0:	f000 f808 	bl	80018b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80018a4:	f7ff fe4c 	bl	8001540 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80018a8:	2300      	movs	r3, #0
}
 80018aa:	4618      	mov	r0, r3
 80018ac:	bd80      	pop	{r7, pc}
 80018ae:	bf00      	nop
 80018b0:	40022000 	.word	0x40022000

080018b4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b4:	b580      	push	{r7, lr}
 80018b6:	b082      	sub	sp, #8
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80018bc:	4b12      	ldr	r3, [pc, #72]	@ (8001908 <HAL_InitTick+0x54>)
 80018be:	681a      	ldr	r2, [r3, #0]
 80018c0:	4b12      	ldr	r3, [pc, #72]	@ (800190c <HAL_InitTick+0x58>)
 80018c2:	781b      	ldrb	r3, [r3, #0]
 80018c4:	4619      	mov	r1, r3
 80018c6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018ca:	fbb3 f3f1 	udiv	r3, r3, r1
 80018ce:	fbb2 f3f3 	udiv	r3, r2, r3
 80018d2:	4618      	mov	r0, r3
 80018d4:	f000 f935 	bl	8001b42 <HAL_SYSTICK_Config>
 80018d8:	4603      	mov	r3, r0
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d001      	beq.n	80018e2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80018de:	2301      	movs	r3, #1
 80018e0:	e00e      	b.n	8001900 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	2b0f      	cmp	r3, #15
 80018e6:	d80a      	bhi.n	80018fe <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80018e8:	2200      	movs	r2, #0
 80018ea:	6879      	ldr	r1, [r7, #4]
 80018ec:	f04f 30ff 	mov.w	r0, #4294967295
 80018f0:	f000 f90b 	bl	8001b0a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80018f4:	4a06      	ldr	r2, [pc, #24]	@ (8001910 <HAL_InitTick+0x5c>)
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80018fa:	2300      	movs	r3, #0
 80018fc:	e000      	b.n	8001900 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80018fe:	2301      	movs	r3, #1
}
 8001900:	4618      	mov	r0, r3
 8001902:	3708      	adds	r7, #8
 8001904:	46bd      	mov	sp, r7
 8001906:	bd80      	pop	{r7, pc}
 8001908:	20000004 	.word	0x20000004
 800190c:	2000000c 	.word	0x2000000c
 8001910:	20000008 	.word	0x20000008

08001914 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001914:	b480      	push	{r7}
 8001916:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001918:	4b05      	ldr	r3, [pc, #20]	@ (8001930 <HAL_IncTick+0x1c>)
 800191a:	781b      	ldrb	r3, [r3, #0]
 800191c:	461a      	mov	r2, r3
 800191e:	4b05      	ldr	r3, [pc, #20]	@ (8001934 <HAL_IncTick+0x20>)
 8001920:	681b      	ldr	r3, [r3, #0]
 8001922:	4413      	add	r3, r2
 8001924:	4a03      	ldr	r2, [pc, #12]	@ (8001934 <HAL_IncTick+0x20>)
 8001926:	6013      	str	r3, [r2, #0]
}
 8001928:	bf00      	nop
 800192a:	46bd      	mov	sp, r7
 800192c:	bc80      	pop	{r7}
 800192e:	4770      	bx	lr
 8001930:	2000000c 	.word	0x2000000c
 8001934:	200005ac 	.word	0x200005ac

08001938 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001938:	b480      	push	{r7}
 800193a:	af00      	add	r7, sp, #0
  return uwTick;
 800193c:	4b02      	ldr	r3, [pc, #8]	@ (8001948 <HAL_GetTick+0x10>)
 800193e:	681b      	ldr	r3, [r3, #0]
}
 8001940:	4618      	mov	r0, r3
 8001942:	46bd      	mov	sp, r7
 8001944:	bc80      	pop	{r7}
 8001946:	4770      	bx	lr
 8001948:	200005ac 	.word	0x200005ac

0800194c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800194c:	b580      	push	{r7, lr}
 800194e:	b084      	sub	sp, #16
 8001950:	af00      	add	r7, sp, #0
 8001952:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001954:	f7ff fff0 	bl	8001938 <HAL_GetTick>
 8001958:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800195e:	68fb      	ldr	r3, [r7, #12]
 8001960:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001964:	d005      	beq.n	8001972 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001966:	4b0a      	ldr	r3, [pc, #40]	@ (8001990 <HAL_Delay+0x44>)
 8001968:	781b      	ldrb	r3, [r3, #0]
 800196a:	461a      	mov	r2, r3
 800196c:	68fb      	ldr	r3, [r7, #12]
 800196e:	4413      	add	r3, r2
 8001970:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001972:	bf00      	nop
 8001974:	f7ff ffe0 	bl	8001938 <HAL_GetTick>
 8001978:	4602      	mov	r2, r0
 800197a:	68bb      	ldr	r3, [r7, #8]
 800197c:	1ad3      	subs	r3, r2, r3
 800197e:	68fa      	ldr	r2, [r7, #12]
 8001980:	429a      	cmp	r2, r3
 8001982:	d8f7      	bhi.n	8001974 <HAL_Delay+0x28>
  {
  }
}
 8001984:	bf00      	nop
 8001986:	bf00      	nop
 8001988:	3710      	adds	r7, #16
 800198a:	46bd      	mov	sp, r7
 800198c:	bd80      	pop	{r7, pc}
 800198e:	bf00      	nop
 8001990:	2000000c 	.word	0x2000000c

08001994 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001994:	b480      	push	{r7}
 8001996:	b085      	sub	sp, #20
 8001998:	af00      	add	r7, sp, #0
 800199a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	f003 0307 	and.w	r3, r3, #7
 80019a2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019a4:	4b0c      	ldr	r3, [pc, #48]	@ (80019d8 <__NVIC_SetPriorityGrouping+0x44>)
 80019a6:	68db      	ldr	r3, [r3, #12]
 80019a8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019aa:	68ba      	ldr	r2, [r7, #8]
 80019ac:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019b0:	4013      	ands	r3, r2
 80019b2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 80019b4:	68fb      	ldr	r3, [r7, #12]
 80019b6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019b8:	68bb      	ldr	r3, [r7, #8]
 80019ba:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019bc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019c4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019c6:	4a04      	ldr	r2, [pc, #16]	@ (80019d8 <__NVIC_SetPriorityGrouping+0x44>)
 80019c8:	68bb      	ldr	r3, [r7, #8]
 80019ca:	60d3      	str	r3, [r2, #12]
}
 80019cc:	bf00      	nop
 80019ce:	3714      	adds	r7, #20
 80019d0:	46bd      	mov	sp, r7
 80019d2:	bc80      	pop	{r7}
 80019d4:	4770      	bx	lr
 80019d6:	bf00      	nop
 80019d8:	e000ed00 	.word	0xe000ed00

080019dc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019dc:	b480      	push	{r7}
 80019de:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80019e0:	4b04      	ldr	r3, [pc, #16]	@ (80019f4 <__NVIC_GetPriorityGrouping+0x18>)
 80019e2:	68db      	ldr	r3, [r3, #12]
 80019e4:	0a1b      	lsrs	r3, r3, #8
 80019e6:	f003 0307 	and.w	r3, r3, #7
}
 80019ea:	4618      	mov	r0, r3
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bc80      	pop	{r7}
 80019f0:	4770      	bx	lr
 80019f2:	bf00      	nop
 80019f4:	e000ed00 	.word	0xe000ed00

080019f8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80019f8:	b480      	push	{r7}
 80019fa:	b083      	sub	sp, #12
 80019fc:	af00      	add	r7, sp, #0
 80019fe:	4603      	mov	r3, r0
 8001a00:	6039      	str	r1, [r7, #0]
 8001a02:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a04:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a08:	2b00      	cmp	r3, #0
 8001a0a:	db0a      	blt.n	8001a22 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a0c:	683b      	ldr	r3, [r7, #0]
 8001a0e:	b2da      	uxtb	r2, r3
 8001a10:	490c      	ldr	r1, [pc, #48]	@ (8001a44 <__NVIC_SetPriority+0x4c>)
 8001a12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a16:	0112      	lsls	r2, r2, #4
 8001a18:	b2d2      	uxtb	r2, r2
 8001a1a:	440b      	add	r3, r1
 8001a1c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a20:	e00a      	b.n	8001a38 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a22:	683b      	ldr	r3, [r7, #0]
 8001a24:	b2da      	uxtb	r2, r3
 8001a26:	4908      	ldr	r1, [pc, #32]	@ (8001a48 <__NVIC_SetPriority+0x50>)
 8001a28:	79fb      	ldrb	r3, [r7, #7]
 8001a2a:	f003 030f 	and.w	r3, r3, #15
 8001a2e:	3b04      	subs	r3, #4
 8001a30:	0112      	lsls	r2, r2, #4
 8001a32:	b2d2      	uxtb	r2, r2
 8001a34:	440b      	add	r3, r1
 8001a36:	761a      	strb	r2, [r3, #24]
}
 8001a38:	bf00      	nop
 8001a3a:	370c      	adds	r7, #12
 8001a3c:	46bd      	mov	sp, r7
 8001a3e:	bc80      	pop	{r7}
 8001a40:	4770      	bx	lr
 8001a42:	bf00      	nop
 8001a44:	e000e100 	.word	0xe000e100
 8001a48:	e000ed00 	.word	0xe000ed00

08001a4c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a4c:	b480      	push	{r7}
 8001a4e:	b089      	sub	sp, #36	@ 0x24
 8001a50:	af00      	add	r7, sp, #0
 8001a52:	60f8      	str	r0, [r7, #12]
 8001a54:	60b9      	str	r1, [r7, #8]
 8001a56:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a58:	68fb      	ldr	r3, [r7, #12]
 8001a5a:	f003 0307 	and.w	r3, r3, #7
 8001a5e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a60:	69fb      	ldr	r3, [r7, #28]
 8001a62:	f1c3 0307 	rsb	r3, r3, #7
 8001a66:	2b04      	cmp	r3, #4
 8001a68:	bf28      	it	cs
 8001a6a:	2304      	movcs	r3, #4
 8001a6c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a6e:	69fb      	ldr	r3, [r7, #28]
 8001a70:	3304      	adds	r3, #4
 8001a72:	2b06      	cmp	r3, #6
 8001a74:	d902      	bls.n	8001a7c <NVIC_EncodePriority+0x30>
 8001a76:	69fb      	ldr	r3, [r7, #28]
 8001a78:	3b03      	subs	r3, #3
 8001a7a:	e000      	b.n	8001a7e <NVIC_EncodePriority+0x32>
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001a80:	f04f 32ff 	mov.w	r2, #4294967295
 8001a84:	69bb      	ldr	r3, [r7, #24]
 8001a86:	fa02 f303 	lsl.w	r3, r2, r3
 8001a8a:	43da      	mvns	r2, r3
 8001a8c:	68bb      	ldr	r3, [r7, #8]
 8001a8e:	401a      	ands	r2, r3
 8001a90:	697b      	ldr	r3, [r7, #20]
 8001a92:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001a94:	f04f 31ff 	mov.w	r1, #4294967295
 8001a98:	697b      	ldr	r3, [r7, #20]
 8001a9a:	fa01 f303 	lsl.w	r3, r1, r3
 8001a9e:	43d9      	mvns	r1, r3
 8001aa0:	687b      	ldr	r3, [r7, #4]
 8001aa2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa4:	4313      	orrs	r3, r2
         );
}
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	3724      	adds	r7, #36	@ 0x24
 8001aaa:	46bd      	mov	sp, r7
 8001aac:	bc80      	pop	{r7}
 8001aae:	4770      	bx	lr

08001ab0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b082      	sub	sp, #8
 8001ab4:	af00      	add	r7, sp, #0
 8001ab6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001ab8:	687b      	ldr	r3, [r7, #4]
 8001aba:	3b01      	subs	r3, #1
 8001abc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001ac0:	d301      	bcc.n	8001ac6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001ac2:	2301      	movs	r3, #1
 8001ac4:	e00f      	b.n	8001ae6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001ac6:	4a0a      	ldr	r2, [pc, #40]	@ (8001af0 <SysTick_Config+0x40>)
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	3b01      	subs	r3, #1
 8001acc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001ace:	210f      	movs	r1, #15
 8001ad0:	f04f 30ff 	mov.w	r0, #4294967295
 8001ad4:	f7ff ff90 	bl	80019f8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001ad8:	4b05      	ldr	r3, [pc, #20]	@ (8001af0 <SysTick_Config+0x40>)
 8001ada:	2200      	movs	r2, #0
 8001adc:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001ade:	4b04      	ldr	r3, [pc, #16]	@ (8001af0 <SysTick_Config+0x40>)
 8001ae0:	2207      	movs	r2, #7
 8001ae2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001ae4:	2300      	movs	r3, #0
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	3708      	adds	r7, #8
 8001aea:	46bd      	mov	sp, r7
 8001aec:	bd80      	pop	{r7, pc}
 8001aee:	bf00      	nop
 8001af0:	e000e010 	.word	0xe000e010

08001af4 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001af4:	b580      	push	{r7, lr}
 8001af6:	b082      	sub	sp, #8
 8001af8:	af00      	add	r7, sp, #0
 8001afa:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001afc:	6878      	ldr	r0, [r7, #4]
 8001afe:	f7ff ff49 	bl	8001994 <__NVIC_SetPriorityGrouping>
}
 8001b02:	bf00      	nop
 8001b04:	3708      	adds	r7, #8
 8001b06:	46bd      	mov	sp, r7
 8001b08:	bd80      	pop	{r7, pc}

08001b0a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001b0a:	b580      	push	{r7, lr}
 8001b0c:	b086      	sub	sp, #24
 8001b0e:	af00      	add	r7, sp, #0
 8001b10:	4603      	mov	r3, r0
 8001b12:	60b9      	str	r1, [r7, #8]
 8001b14:	607a      	str	r2, [r7, #4]
 8001b16:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001b18:	2300      	movs	r3, #0
 8001b1a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001b1c:	f7ff ff5e 	bl	80019dc <__NVIC_GetPriorityGrouping>
 8001b20:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001b22:	687a      	ldr	r2, [r7, #4]
 8001b24:	68b9      	ldr	r1, [r7, #8]
 8001b26:	6978      	ldr	r0, [r7, #20]
 8001b28:	f7ff ff90 	bl	8001a4c <NVIC_EncodePriority>
 8001b2c:	4602      	mov	r2, r0
 8001b2e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b32:	4611      	mov	r1, r2
 8001b34:	4618      	mov	r0, r3
 8001b36:	f7ff ff5f 	bl	80019f8 <__NVIC_SetPriority>
}
 8001b3a:	bf00      	nop
 8001b3c:	3718      	adds	r7, #24
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bd80      	pop	{r7, pc}

08001b42 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b42:	b580      	push	{r7, lr}
 8001b44:	b082      	sub	sp, #8
 8001b46:	af00      	add	r7, sp, #0
 8001b48:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001b4a:	6878      	ldr	r0, [r7, #4]
 8001b4c:	f7ff ffb0 	bl	8001ab0 <SysTick_Config>
 8001b50:	4603      	mov	r3, r0
}
 8001b52:	4618      	mov	r0, r3
 8001b54:	3708      	adds	r7, #8
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bd80      	pop	{r7, pc}
	...

08001b5c <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001b5c:	b480      	push	{r7}
 8001b5e:	b08b      	sub	sp, #44	@ 0x2c
 8001b60:	af00      	add	r7, sp, #0
 8001b62:	6078      	str	r0, [r7, #4]
 8001b64:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001b66:	2300      	movs	r3, #0
 8001b68:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8001b6a:	2300      	movs	r3, #0
 8001b6c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001b6e:	e169      	b.n	8001e44 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8001b70:	2201      	movs	r2, #1
 8001b72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001b74:	fa02 f303 	lsl.w	r3, r2, r3
 8001b78:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001b7a:	683b      	ldr	r3, [r7, #0]
 8001b7c:	681b      	ldr	r3, [r3, #0]
 8001b7e:	69fa      	ldr	r2, [r7, #28]
 8001b80:	4013      	ands	r3, r2
 8001b82:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8001b84:	69ba      	ldr	r2, [r7, #24]
 8001b86:	69fb      	ldr	r3, [r7, #28]
 8001b88:	429a      	cmp	r2, r3
 8001b8a:	f040 8158 	bne.w	8001e3e <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8001b8e:	683b      	ldr	r3, [r7, #0]
 8001b90:	685b      	ldr	r3, [r3, #4]
 8001b92:	4a9a      	ldr	r2, [pc, #616]	@ (8001dfc <HAL_GPIO_Init+0x2a0>)
 8001b94:	4293      	cmp	r3, r2
 8001b96:	d05e      	beq.n	8001c56 <HAL_GPIO_Init+0xfa>
 8001b98:	4a98      	ldr	r2, [pc, #608]	@ (8001dfc <HAL_GPIO_Init+0x2a0>)
 8001b9a:	4293      	cmp	r3, r2
 8001b9c:	d875      	bhi.n	8001c8a <HAL_GPIO_Init+0x12e>
 8001b9e:	4a98      	ldr	r2, [pc, #608]	@ (8001e00 <HAL_GPIO_Init+0x2a4>)
 8001ba0:	4293      	cmp	r3, r2
 8001ba2:	d058      	beq.n	8001c56 <HAL_GPIO_Init+0xfa>
 8001ba4:	4a96      	ldr	r2, [pc, #600]	@ (8001e00 <HAL_GPIO_Init+0x2a4>)
 8001ba6:	4293      	cmp	r3, r2
 8001ba8:	d86f      	bhi.n	8001c8a <HAL_GPIO_Init+0x12e>
 8001baa:	4a96      	ldr	r2, [pc, #600]	@ (8001e04 <HAL_GPIO_Init+0x2a8>)
 8001bac:	4293      	cmp	r3, r2
 8001bae:	d052      	beq.n	8001c56 <HAL_GPIO_Init+0xfa>
 8001bb0:	4a94      	ldr	r2, [pc, #592]	@ (8001e04 <HAL_GPIO_Init+0x2a8>)
 8001bb2:	4293      	cmp	r3, r2
 8001bb4:	d869      	bhi.n	8001c8a <HAL_GPIO_Init+0x12e>
 8001bb6:	4a94      	ldr	r2, [pc, #592]	@ (8001e08 <HAL_GPIO_Init+0x2ac>)
 8001bb8:	4293      	cmp	r3, r2
 8001bba:	d04c      	beq.n	8001c56 <HAL_GPIO_Init+0xfa>
 8001bbc:	4a92      	ldr	r2, [pc, #584]	@ (8001e08 <HAL_GPIO_Init+0x2ac>)
 8001bbe:	4293      	cmp	r3, r2
 8001bc0:	d863      	bhi.n	8001c8a <HAL_GPIO_Init+0x12e>
 8001bc2:	4a92      	ldr	r2, [pc, #584]	@ (8001e0c <HAL_GPIO_Init+0x2b0>)
 8001bc4:	4293      	cmp	r3, r2
 8001bc6:	d046      	beq.n	8001c56 <HAL_GPIO_Init+0xfa>
 8001bc8:	4a90      	ldr	r2, [pc, #576]	@ (8001e0c <HAL_GPIO_Init+0x2b0>)
 8001bca:	4293      	cmp	r3, r2
 8001bcc:	d85d      	bhi.n	8001c8a <HAL_GPIO_Init+0x12e>
 8001bce:	2b12      	cmp	r3, #18
 8001bd0:	d82a      	bhi.n	8001c28 <HAL_GPIO_Init+0xcc>
 8001bd2:	2b12      	cmp	r3, #18
 8001bd4:	d859      	bhi.n	8001c8a <HAL_GPIO_Init+0x12e>
 8001bd6:	a201      	add	r2, pc, #4	@ (adr r2, 8001bdc <HAL_GPIO_Init+0x80>)
 8001bd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bdc:	08001c57 	.word	0x08001c57
 8001be0:	08001c31 	.word	0x08001c31
 8001be4:	08001c43 	.word	0x08001c43
 8001be8:	08001c85 	.word	0x08001c85
 8001bec:	08001c8b 	.word	0x08001c8b
 8001bf0:	08001c8b 	.word	0x08001c8b
 8001bf4:	08001c8b 	.word	0x08001c8b
 8001bf8:	08001c8b 	.word	0x08001c8b
 8001bfc:	08001c8b 	.word	0x08001c8b
 8001c00:	08001c8b 	.word	0x08001c8b
 8001c04:	08001c8b 	.word	0x08001c8b
 8001c08:	08001c8b 	.word	0x08001c8b
 8001c0c:	08001c8b 	.word	0x08001c8b
 8001c10:	08001c8b 	.word	0x08001c8b
 8001c14:	08001c8b 	.word	0x08001c8b
 8001c18:	08001c8b 	.word	0x08001c8b
 8001c1c:	08001c8b 	.word	0x08001c8b
 8001c20:	08001c39 	.word	0x08001c39
 8001c24:	08001c4d 	.word	0x08001c4d
 8001c28:	4a79      	ldr	r2, [pc, #484]	@ (8001e10 <HAL_GPIO_Init+0x2b4>)
 8001c2a:	4293      	cmp	r3, r2
 8001c2c:	d013      	beq.n	8001c56 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001c2e:	e02c      	b.n	8001c8a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001c30:	683b      	ldr	r3, [r7, #0]
 8001c32:	68db      	ldr	r3, [r3, #12]
 8001c34:	623b      	str	r3, [r7, #32]
          break;
 8001c36:	e029      	b.n	8001c8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8001c38:	683b      	ldr	r3, [r7, #0]
 8001c3a:	68db      	ldr	r3, [r3, #12]
 8001c3c:	3304      	adds	r3, #4
 8001c3e:	623b      	str	r3, [r7, #32]
          break;
 8001c40:	e024      	b.n	8001c8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8001c42:	683b      	ldr	r3, [r7, #0]
 8001c44:	68db      	ldr	r3, [r3, #12]
 8001c46:	3308      	adds	r3, #8
 8001c48:	623b      	str	r3, [r7, #32]
          break;
 8001c4a:	e01f      	b.n	8001c8c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8001c4c:	683b      	ldr	r3, [r7, #0]
 8001c4e:	68db      	ldr	r3, [r3, #12]
 8001c50:	330c      	adds	r3, #12
 8001c52:	623b      	str	r3, [r7, #32]
          break;
 8001c54:	e01a      	b.n	8001c8c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8001c56:	683b      	ldr	r3, [r7, #0]
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	2b00      	cmp	r3, #0
 8001c5c:	d102      	bne.n	8001c64 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8001c5e:	2304      	movs	r3, #4
 8001c60:	623b      	str	r3, [r7, #32]
          break;
 8001c62:	e013      	b.n	8001c8c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8001c64:	683b      	ldr	r3, [r7, #0]
 8001c66:	689b      	ldr	r3, [r3, #8]
 8001c68:	2b01      	cmp	r3, #1
 8001c6a:	d105      	bne.n	8001c78 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c6c:	2308      	movs	r3, #8
 8001c6e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8001c70:	687b      	ldr	r3, [r7, #4]
 8001c72:	69fa      	ldr	r2, [r7, #28]
 8001c74:	611a      	str	r2, [r3, #16]
          break;
 8001c76:	e009      	b.n	8001c8c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8001c78:	2308      	movs	r3, #8
 8001c7a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	69fa      	ldr	r2, [r7, #28]
 8001c80:	615a      	str	r2, [r3, #20]
          break;
 8001c82:	e003      	b.n	8001c8c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8001c84:	2300      	movs	r3, #0
 8001c86:	623b      	str	r3, [r7, #32]
          break;
 8001c88:	e000      	b.n	8001c8c <HAL_GPIO_Init+0x130>
          break;
 8001c8a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8001c8c:	69bb      	ldr	r3, [r7, #24]
 8001c8e:	2bff      	cmp	r3, #255	@ 0xff
 8001c90:	d801      	bhi.n	8001c96 <HAL_GPIO_Init+0x13a>
 8001c92:	687b      	ldr	r3, [r7, #4]
 8001c94:	e001      	b.n	8001c9a <HAL_GPIO_Init+0x13e>
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	3304      	adds	r3, #4
 8001c9a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001c9c:	69bb      	ldr	r3, [r7, #24]
 8001c9e:	2bff      	cmp	r3, #255	@ 0xff
 8001ca0:	d802      	bhi.n	8001ca8 <HAL_GPIO_Init+0x14c>
 8001ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001ca4:	009b      	lsls	r3, r3, #2
 8001ca6:	e002      	b.n	8001cae <HAL_GPIO_Init+0x152>
 8001ca8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001caa:	3b08      	subs	r3, #8
 8001cac:	009b      	lsls	r3, r3, #2
 8001cae:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001cb0:	697b      	ldr	r3, [r7, #20]
 8001cb2:	681a      	ldr	r2, [r3, #0]
 8001cb4:	210f      	movs	r1, #15
 8001cb6:	693b      	ldr	r3, [r7, #16]
 8001cb8:	fa01 f303 	lsl.w	r3, r1, r3
 8001cbc:	43db      	mvns	r3, r3
 8001cbe:	401a      	ands	r2, r3
 8001cc0:	6a39      	ldr	r1, [r7, #32]
 8001cc2:	693b      	ldr	r3, [r7, #16]
 8001cc4:	fa01 f303 	lsl.w	r3, r1, r3
 8001cc8:	431a      	orrs	r2, r3
 8001cca:	697b      	ldr	r3, [r7, #20]
 8001ccc:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001cce:	683b      	ldr	r3, [r7, #0]
 8001cd0:	685b      	ldr	r3, [r3, #4]
 8001cd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001cd6:	2b00      	cmp	r3, #0
 8001cd8:	f000 80b1 	beq.w	8001e3e <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001cdc:	4b4d      	ldr	r3, [pc, #308]	@ (8001e14 <HAL_GPIO_Init+0x2b8>)
 8001cde:	699b      	ldr	r3, [r3, #24]
 8001ce0:	4a4c      	ldr	r2, [pc, #304]	@ (8001e14 <HAL_GPIO_Init+0x2b8>)
 8001ce2:	f043 0301 	orr.w	r3, r3, #1
 8001ce6:	6193      	str	r3, [r2, #24]
 8001ce8:	4b4a      	ldr	r3, [pc, #296]	@ (8001e14 <HAL_GPIO_Init+0x2b8>)
 8001cea:	699b      	ldr	r3, [r3, #24]
 8001cec:	f003 0301 	and.w	r3, r3, #1
 8001cf0:	60bb      	str	r3, [r7, #8]
 8001cf2:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8001cf4:	4a48      	ldr	r2, [pc, #288]	@ (8001e18 <HAL_GPIO_Init+0x2bc>)
 8001cf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001cf8:	089b      	lsrs	r3, r3, #2
 8001cfa:	3302      	adds	r3, #2
 8001cfc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001d00:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8001d02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d04:	f003 0303 	and.w	r3, r3, #3
 8001d08:	009b      	lsls	r3, r3, #2
 8001d0a:	220f      	movs	r2, #15
 8001d0c:	fa02 f303 	lsl.w	r3, r2, r3
 8001d10:	43db      	mvns	r3, r3
 8001d12:	68fa      	ldr	r2, [r7, #12]
 8001d14:	4013      	ands	r3, r2
 8001d16:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001d18:	687b      	ldr	r3, [r7, #4]
 8001d1a:	4a40      	ldr	r2, [pc, #256]	@ (8001e1c <HAL_GPIO_Init+0x2c0>)
 8001d1c:	4293      	cmp	r3, r2
 8001d1e:	d013      	beq.n	8001d48 <HAL_GPIO_Init+0x1ec>
 8001d20:	687b      	ldr	r3, [r7, #4]
 8001d22:	4a3f      	ldr	r2, [pc, #252]	@ (8001e20 <HAL_GPIO_Init+0x2c4>)
 8001d24:	4293      	cmp	r3, r2
 8001d26:	d00d      	beq.n	8001d44 <HAL_GPIO_Init+0x1e8>
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	4a3e      	ldr	r2, [pc, #248]	@ (8001e24 <HAL_GPIO_Init+0x2c8>)
 8001d2c:	4293      	cmp	r3, r2
 8001d2e:	d007      	beq.n	8001d40 <HAL_GPIO_Init+0x1e4>
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	4a3d      	ldr	r2, [pc, #244]	@ (8001e28 <HAL_GPIO_Init+0x2cc>)
 8001d34:	4293      	cmp	r3, r2
 8001d36:	d101      	bne.n	8001d3c <HAL_GPIO_Init+0x1e0>
 8001d38:	2303      	movs	r3, #3
 8001d3a:	e006      	b.n	8001d4a <HAL_GPIO_Init+0x1ee>
 8001d3c:	2304      	movs	r3, #4
 8001d3e:	e004      	b.n	8001d4a <HAL_GPIO_Init+0x1ee>
 8001d40:	2302      	movs	r3, #2
 8001d42:	e002      	b.n	8001d4a <HAL_GPIO_Init+0x1ee>
 8001d44:	2301      	movs	r3, #1
 8001d46:	e000      	b.n	8001d4a <HAL_GPIO_Init+0x1ee>
 8001d48:	2300      	movs	r3, #0
 8001d4a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001d4c:	f002 0203 	and.w	r2, r2, #3
 8001d50:	0092      	lsls	r2, r2, #2
 8001d52:	4093      	lsls	r3, r2
 8001d54:	68fa      	ldr	r2, [r7, #12]
 8001d56:	4313      	orrs	r3, r2
 8001d58:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8001d5a:	492f      	ldr	r1, [pc, #188]	@ (8001e18 <HAL_GPIO_Init+0x2bc>)
 8001d5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001d5e:	089b      	lsrs	r3, r3, #2
 8001d60:	3302      	adds	r3, #2
 8001d62:	68fa      	ldr	r2, [r7, #12]
 8001d64:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001d68:	683b      	ldr	r3, [r7, #0]
 8001d6a:	685b      	ldr	r3, [r3, #4]
 8001d6c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001d70:	2b00      	cmp	r3, #0
 8001d72:	d006      	beq.n	8001d82 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8001d74:	4b2d      	ldr	r3, [pc, #180]	@ (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001d76:	689a      	ldr	r2, [r3, #8]
 8001d78:	492c      	ldr	r1, [pc, #176]	@ (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001d7a:	69bb      	ldr	r3, [r7, #24]
 8001d7c:	4313      	orrs	r3, r2
 8001d7e:	608b      	str	r3, [r1, #8]
 8001d80:	e006      	b.n	8001d90 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8001d82:	4b2a      	ldr	r3, [pc, #168]	@ (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001d84:	689a      	ldr	r2, [r3, #8]
 8001d86:	69bb      	ldr	r3, [r7, #24]
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	4928      	ldr	r1, [pc, #160]	@ (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001d98:	2b00      	cmp	r3, #0
 8001d9a:	d006      	beq.n	8001daa <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001d9c:	4b23      	ldr	r3, [pc, #140]	@ (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001d9e:	68da      	ldr	r2, [r3, #12]
 8001da0:	4922      	ldr	r1, [pc, #136]	@ (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001da2:	69bb      	ldr	r3, [r7, #24]
 8001da4:	4313      	orrs	r3, r2
 8001da6:	60cb      	str	r3, [r1, #12]
 8001da8:	e006      	b.n	8001db8 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001daa:	4b20      	ldr	r3, [pc, #128]	@ (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001dac:	68da      	ldr	r2, [r3, #12]
 8001dae:	69bb      	ldr	r3, [r7, #24]
 8001db0:	43db      	mvns	r3, r3
 8001db2:	491e      	ldr	r1, [pc, #120]	@ (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001db4:	4013      	ands	r3, r2
 8001db6:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001db8:	683b      	ldr	r3, [r7, #0]
 8001dba:	685b      	ldr	r3, [r3, #4]
 8001dbc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001dc0:	2b00      	cmp	r3, #0
 8001dc2:	d006      	beq.n	8001dd2 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8001dc4:	4b19      	ldr	r3, [pc, #100]	@ (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001dc6:	685a      	ldr	r2, [r3, #4]
 8001dc8:	4918      	ldr	r1, [pc, #96]	@ (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001dca:	69bb      	ldr	r3, [r7, #24]
 8001dcc:	4313      	orrs	r3, r2
 8001dce:	604b      	str	r3, [r1, #4]
 8001dd0:	e006      	b.n	8001de0 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8001dd2:	4b16      	ldr	r3, [pc, #88]	@ (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001dd4:	685a      	ldr	r2, [r3, #4]
 8001dd6:	69bb      	ldr	r3, [r7, #24]
 8001dd8:	43db      	mvns	r3, r3
 8001dda:	4914      	ldr	r1, [pc, #80]	@ (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001ddc:	4013      	ands	r3, r2
 8001dde:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001de0:	683b      	ldr	r3, [r7, #0]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001de8:	2b00      	cmp	r3, #0
 8001dea:	d021      	beq.n	8001e30 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001dec:	4b0f      	ldr	r3, [pc, #60]	@ (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001dee:	681a      	ldr	r2, [r3, #0]
 8001df0:	490e      	ldr	r1, [pc, #56]	@ (8001e2c <HAL_GPIO_Init+0x2d0>)
 8001df2:	69bb      	ldr	r3, [r7, #24]
 8001df4:	4313      	orrs	r3, r2
 8001df6:	600b      	str	r3, [r1, #0]
 8001df8:	e021      	b.n	8001e3e <HAL_GPIO_Init+0x2e2>
 8001dfa:	bf00      	nop
 8001dfc:	10320000 	.word	0x10320000
 8001e00:	10310000 	.word	0x10310000
 8001e04:	10220000 	.word	0x10220000
 8001e08:	10210000 	.word	0x10210000
 8001e0c:	10120000 	.word	0x10120000
 8001e10:	10110000 	.word	0x10110000
 8001e14:	40021000 	.word	0x40021000
 8001e18:	40010000 	.word	0x40010000
 8001e1c:	40010800 	.word	0x40010800
 8001e20:	40010c00 	.word	0x40010c00
 8001e24:	40011000 	.word	0x40011000
 8001e28:	40011400 	.word	0x40011400
 8001e2c:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001e30:	4b0b      	ldr	r3, [pc, #44]	@ (8001e60 <HAL_GPIO_Init+0x304>)
 8001e32:	681a      	ldr	r2, [r3, #0]
 8001e34:	69bb      	ldr	r3, [r7, #24]
 8001e36:	43db      	mvns	r3, r3
 8001e38:	4909      	ldr	r1, [pc, #36]	@ (8001e60 <HAL_GPIO_Init+0x304>)
 8001e3a:	4013      	ands	r3, r2
 8001e3c:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 8001e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e40:	3301      	adds	r3, #1
 8001e42:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e44:	683b      	ldr	r3, [r7, #0]
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001e4a:	fa22 f303 	lsr.w	r3, r2, r3
 8001e4e:	2b00      	cmp	r3, #0
 8001e50:	f47f ae8e 	bne.w	8001b70 <HAL_GPIO_Init+0x14>
  }
}
 8001e54:	bf00      	nop
 8001e56:	bf00      	nop
 8001e58:	372c      	adds	r7, #44	@ 0x2c
 8001e5a:	46bd      	mov	sp, r7
 8001e5c:	bc80      	pop	{r7}
 8001e5e:	4770      	bx	lr
 8001e60:	40010400 	.word	0x40010400

08001e64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001e64:	b480      	push	{r7}
 8001e66:	b083      	sub	sp, #12
 8001e68:	af00      	add	r7, sp, #0
 8001e6a:	6078      	str	r0, [r7, #4]
 8001e6c:	460b      	mov	r3, r1
 8001e6e:	807b      	strh	r3, [r7, #2]
 8001e70:	4613      	mov	r3, r2
 8001e72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8001e74:	787b      	ldrb	r3, [r7, #1]
 8001e76:	2b00      	cmp	r3, #0
 8001e78:	d003      	beq.n	8001e82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001e7a:	887a      	ldrh	r2, [r7, #2]
 8001e7c:	687b      	ldr	r3, [r7, #4]
 8001e7e:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 8001e80:	e003      	b.n	8001e8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8001e82:	887b      	ldrh	r3, [r7, #2]
 8001e84:	041a      	lsls	r2, r3, #16
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	611a      	str	r2, [r3, #16]
}
 8001e8a:	bf00      	nop
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	bc80      	pop	{r7}
 8001e92:	4770      	bx	lr

08001e94 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001e94:	b580      	push	{r7, lr}
 8001e96:	b086      	sub	sp, #24
 8001e98:	af00      	add	r7, sp, #0
 8001e9a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001e9c:	687b      	ldr	r3, [r7, #4]
 8001e9e:	2b00      	cmp	r3, #0
 8001ea0:	d101      	bne.n	8001ea6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001ea2:	2301      	movs	r3, #1
 8001ea4:	e272      	b.n	800238c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	681b      	ldr	r3, [r3, #0]
 8001eaa:	f003 0301 	and.w	r3, r3, #1
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	f000 8087 	beq.w	8001fc2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001eb4:	4b92      	ldr	r3, [pc, #584]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f003 030c 	and.w	r3, r3, #12
 8001ebc:	2b04      	cmp	r3, #4
 8001ebe:	d00c      	beq.n	8001eda <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8001ec0:	4b8f      	ldr	r3, [pc, #572]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001ec2:	685b      	ldr	r3, [r3, #4]
 8001ec4:	f003 030c 	and.w	r3, r3, #12
 8001ec8:	2b08      	cmp	r3, #8
 8001eca:	d112      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x5e>
 8001ecc:	4b8c      	ldr	r3, [pc, #560]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001ece:	685b      	ldr	r3, [r3, #4]
 8001ed0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001ed4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001ed8:	d10b      	bne.n	8001ef2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001eda:	4b89      	ldr	r3, [pc, #548]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001edc:	681b      	ldr	r3, [r3, #0]
 8001ede:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d06c      	beq.n	8001fc0 <HAL_RCC_OscConfig+0x12c>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	685b      	ldr	r3, [r3, #4]
 8001eea:	2b00      	cmp	r3, #0
 8001eec:	d168      	bne.n	8001fc0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001eee:	2301      	movs	r3, #1
 8001ef0:	e24c      	b.n	800238c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001efa:	d106      	bne.n	8001f0a <HAL_RCC_OscConfig+0x76>
 8001efc:	4b80      	ldr	r3, [pc, #512]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001efe:	681b      	ldr	r3, [r3, #0]
 8001f00:	4a7f      	ldr	r2, [pc, #508]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001f02:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f06:	6013      	str	r3, [r2, #0]
 8001f08:	e02e      	b.n	8001f68 <HAL_RCC_OscConfig+0xd4>
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	685b      	ldr	r3, [r3, #4]
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d10c      	bne.n	8001f2c <HAL_RCC_OscConfig+0x98>
 8001f12:	4b7b      	ldr	r3, [pc, #492]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001f14:	681b      	ldr	r3, [r3, #0]
 8001f16:	4a7a      	ldr	r2, [pc, #488]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001f18:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f1c:	6013      	str	r3, [r2, #0]
 8001f1e:	4b78      	ldr	r3, [pc, #480]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a77      	ldr	r2, [pc, #476]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001f24:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f28:	6013      	str	r3, [r2, #0]
 8001f2a:	e01d      	b.n	8001f68 <HAL_RCC_OscConfig+0xd4>
 8001f2c:	687b      	ldr	r3, [r7, #4]
 8001f2e:	685b      	ldr	r3, [r3, #4]
 8001f30:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8001f34:	d10c      	bne.n	8001f50 <HAL_RCC_OscConfig+0xbc>
 8001f36:	4b72      	ldr	r3, [pc, #456]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001f38:	681b      	ldr	r3, [r3, #0]
 8001f3a:	4a71      	ldr	r2, [pc, #452]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001f3c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001f40:	6013      	str	r3, [r2, #0]
 8001f42:	4b6f      	ldr	r3, [pc, #444]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a6e      	ldr	r2, [pc, #440]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001f48:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001f4c:	6013      	str	r3, [r2, #0]
 8001f4e:	e00b      	b.n	8001f68 <HAL_RCC_OscConfig+0xd4>
 8001f50:	4b6b      	ldr	r3, [pc, #428]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001f52:	681b      	ldr	r3, [r3, #0]
 8001f54:	4a6a      	ldr	r2, [pc, #424]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001f56:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001f5a:	6013      	str	r3, [r2, #0]
 8001f5c:	4b68      	ldr	r3, [pc, #416]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001f5e:	681b      	ldr	r3, [r3, #0]
 8001f60:	4a67      	ldr	r2, [pc, #412]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001f62:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001f66:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001f68:	687b      	ldr	r3, [r7, #4]
 8001f6a:	685b      	ldr	r3, [r3, #4]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d013      	beq.n	8001f98 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f70:	f7ff fce2 	bl	8001938 <HAL_GetTick>
 8001f74:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f76:	e008      	b.n	8001f8a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001f78:	f7ff fcde 	bl	8001938 <HAL_GetTick>
 8001f7c:	4602      	mov	r2, r0
 8001f7e:	693b      	ldr	r3, [r7, #16]
 8001f80:	1ad3      	subs	r3, r2, r3
 8001f82:	2b64      	cmp	r3, #100	@ 0x64
 8001f84:	d901      	bls.n	8001f8a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8001f86:	2303      	movs	r3, #3
 8001f88:	e200      	b.n	800238c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001f8a:	4b5d      	ldr	r3, [pc, #372]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001f92:	2b00      	cmp	r3, #0
 8001f94:	d0f0      	beq.n	8001f78 <HAL_RCC_OscConfig+0xe4>
 8001f96:	e014      	b.n	8001fc2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001f98:	f7ff fcce 	bl	8001938 <HAL_GetTick>
 8001f9c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001f9e:	e008      	b.n	8001fb2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001fa0:	f7ff fcca 	bl	8001938 <HAL_GetTick>
 8001fa4:	4602      	mov	r2, r0
 8001fa6:	693b      	ldr	r3, [r7, #16]
 8001fa8:	1ad3      	subs	r3, r2, r3
 8001faa:	2b64      	cmp	r3, #100	@ 0x64
 8001fac:	d901      	bls.n	8001fb2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8001fae:	2303      	movs	r3, #3
 8001fb0:	e1ec      	b.n	800238c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001fb2:	4b53      	ldr	r3, [pc, #332]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001fb4:	681b      	ldr	r3, [r3, #0]
 8001fb6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001fba:	2b00      	cmp	r3, #0
 8001fbc:	d1f0      	bne.n	8001fa0 <HAL_RCC_OscConfig+0x10c>
 8001fbe:	e000      	b.n	8001fc2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001fc0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001fc2:	687b      	ldr	r3, [r7, #4]
 8001fc4:	681b      	ldr	r3, [r3, #0]
 8001fc6:	f003 0302 	and.w	r3, r3, #2
 8001fca:	2b00      	cmp	r3, #0
 8001fcc:	d063      	beq.n	8002096 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001fce:	4b4c      	ldr	r3, [pc, #304]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001fd0:	685b      	ldr	r3, [r3, #4]
 8001fd2:	f003 030c 	and.w	r3, r3, #12
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d00b      	beq.n	8001ff2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001fda:	4b49      	ldr	r3, [pc, #292]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001fdc:	685b      	ldr	r3, [r3, #4]
 8001fde:	f003 030c 	and.w	r3, r3, #12
 8001fe2:	2b08      	cmp	r3, #8
 8001fe4:	d11c      	bne.n	8002020 <HAL_RCC_OscConfig+0x18c>
 8001fe6:	4b46      	ldr	r3, [pc, #280]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001fe8:	685b      	ldr	r3, [r3, #4]
 8001fea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001fee:	2b00      	cmp	r3, #0
 8001ff0:	d116      	bne.n	8002020 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001ff2:	4b43      	ldr	r3, [pc, #268]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	f003 0302 	and.w	r3, r3, #2
 8001ffa:	2b00      	cmp	r3, #0
 8001ffc:	d005      	beq.n	800200a <HAL_RCC_OscConfig+0x176>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	691b      	ldr	r3, [r3, #16]
 8002002:	2b01      	cmp	r3, #1
 8002004:	d001      	beq.n	800200a <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8002006:	2301      	movs	r3, #1
 8002008:	e1c0      	b.n	800238c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800200a:	4b3d      	ldr	r3, [pc, #244]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 800200c:	681b      	ldr	r3, [r3, #0]
 800200e:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	695b      	ldr	r3, [r3, #20]
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	4939      	ldr	r1, [pc, #228]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 800201a:	4313      	orrs	r3, r2
 800201c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800201e:	e03a      	b.n	8002096 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	691b      	ldr	r3, [r3, #16]
 8002024:	2b00      	cmp	r3, #0
 8002026:	d020      	beq.n	800206a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002028:	4b36      	ldr	r3, [pc, #216]	@ (8002104 <HAL_RCC_OscConfig+0x270>)
 800202a:	2201      	movs	r2, #1
 800202c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800202e:	f7ff fc83 	bl	8001938 <HAL_GetTick>
 8002032:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002034:	e008      	b.n	8002048 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002036:	f7ff fc7f 	bl	8001938 <HAL_GetTick>
 800203a:	4602      	mov	r2, r0
 800203c:	693b      	ldr	r3, [r7, #16]
 800203e:	1ad3      	subs	r3, r2, r3
 8002040:	2b02      	cmp	r3, #2
 8002042:	d901      	bls.n	8002048 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002044:	2303      	movs	r3, #3
 8002046:	e1a1      	b.n	800238c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002048:	4b2d      	ldr	r3, [pc, #180]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 800204a:	681b      	ldr	r3, [r3, #0]
 800204c:	f003 0302 	and.w	r3, r3, #2
 8002050:	2b00      	cmp	r3, #0
 8002052:	d0f0      	beq.n	8002036 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002054:	4b2a      	ldr	r3, [pc, #168]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	695b      	ldr	r3, [r3, #20]
 8002060:	00db      	lsls	r3, r3, #3
 8002062:	4927      	ldr	r1, [pc, #156]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 8002064:	4313      	orrs	r3, r2
 8002066:	600b      	str	r3, [r1, #0]
 8002068:	e015      	b.n	8002096 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800206a:	4b26      	ldr	r3, [pc, #152]	@ (8002104 <HAL_RCC_OscConfig+0x270>)
 800206c:	2200      	movs	r2, #0
 800206e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002070:	f7ff fc62 	bl	8001938 <HAL_GetTick>
 8002074:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002076:	e008      	b.n	800208a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002078:	f7ff fc5e 	bl	8001938 <HAL_GetTick>
 800207c:	4602      	mov	r2, r0
 800207e:	693b      	ldr	r3, [r7, #16]
 8002080:	1ad3      	subs	r3, r2, r3
 8002082:	2b02      	cmp	r3, #2
 8002084:	d901      	bls.n	800208a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002086:	2303      	movs	r3, #3
 8002088:	e180      	b.n	800238c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800208a:	4b1d      	ldr	r3, [pc, #116]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	f003 0302 	and.w	r3, r3, #2
 8002092:	2b00      	cmp	r3, #0
 8002094:	d1f0      	bne.n	8002078 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	681b      	ldr	r3, [r3, #0]
 800209a:	f003 0308 	and.w	r3, r3, #8
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d03a      	beq.n	8002118 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	699b      	ldr	r3, [r3, #24]
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d019      	beq.n	80020de <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80020aa:	4b17      	ldr	r3, [pc, #92]	@ (8002108 <HAL_RCC_OscConfig+0x274>)
 80020ac:	2201      	movs	r2, #1
 80020ae:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020b0:	f7ff fc42 	bl	8001938 <HAL_GetTick>
 80020b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020b6:	e008      	b.n	80020ca <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020b8:	f7ff fc3e 	bl	8001938 <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	2b02      	cmp	r3, #2
 80020c4:	d901      	bls.n	80020ca <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80020c6:	2303      	movs	r3, #3
 80020c8:	e160      	b.n	800238c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80020ca:	4b0d      	ldr	r3, [pc, #52]	@ (8002100 <HAL_RCC_OscConfig+0x26c>)
 80020cc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80020ce:	f003 0302 	and.w	r3, r3, #2
 80020d2:	2b00      	cmp	r3, #0
 80020d4:	d0f0      	beq.n	80020b8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80020d6:	2001      	movs	r0, #1
 80020d8:	f000 face 	bl	8002678 <RCC_Delay>
 80020dc:	e01c      	b.n	8002118 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80020de:	4b0a      	ldr	r3, [pc, #40]	@ (8002108 <HAL_RCC_OscConfig+0x274>)
 80020e0:	2200      	movs	r2, #0
 80020e2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80020e4:	f7ff fc28 	bl	8001938 <HAL_GetTick>
 80020e8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80020ea:	e00f      	b.n	800210c <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80020ec:	f7ff fc24 	bl	8001938 <HAL_GetTick>
 80020f0:	4602      	mov	r2, r0
 80020f2:	693b      	ldr	r3, [r7, #16]
 80020f4:	1ad3      	subs	r3, r2, r3
 80020f6:	2b02      	cmp	r3, #2
 80020f8:	d908      	bls.n	800210c <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80020fa:	2303      	movs	r3, #3
 80020fc:	e146      	b.n	800238c <HAL_RCC_OscConfig+0x4f8>
 80020fe:	bf00      	nop
 8002100:	40021000 	.word	0x40021000
 8002104:	42420000 	.word	0x42420000
 8002108:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800210c:	4b92      	ldr	r3, [pc, #584]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 800210e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002110:	f003 0302 	and.w	r3, r3, #2
 8002114:	2b00      	cmp	r3, #0
 8002116:	d1e9      	bne.n	80020ec <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	f003 0304 	and.w	r3, r3, #4
 8002120:	2b00      	cmp	r3, #0
 8002122:	f000 80a6 	beq.w	8002272 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002126:	2300      	movs	r3, #0
 8002128:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800212a:	4b8b      	ldr	r3, [pc, #556]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 800212c:	69db      	ldr	r3, [r3, #28]
 800212e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002132:	2b00      	cmp	r3, #0
 8002134:	d10d      	bne.n	8002152 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002136:	4b88      	ldr	r3, [pc, #544]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 8002138:	69db      	ldr	r3, [r3, #28]
 800213a:	4a87      	ldr	r2, [pc, #540]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 800213c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002140:	61d3      	str	r3, [r2, #28]
 8002142:	4b85      	ldr	r3, [pc, #532]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 8002144:	69db      	ldr	r3, [r3, #28]
 8002146:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800214a:	60bb      	str	r3, [r7, #8]
 800214c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800214e:	2301      	movs	r3, #1
 8002150:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002152:	4b82      	ldr	r3, [pc, #520]	@ (800235c <HAL_RCC_OscConfig+0x4c8>)
 8002154:	681b      	ldr	r3, [r3, #0]
 8002156:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800215a:	2b00      	cmp	r3, #0
 800215c:	d118      	bne.n	8002190 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800215e:	4b7f      	ldr	r3, [pc, #508]	@ (800235c <HAL_RCC_OscConfig+0x4c8>)
 8002160:	681b      	ldr	r3, [r3, #0]
 8002162:	4a7e      	ldr	r2, [pc, #504]	@ (800235c <HAL_RCC_OscConfig+0x4c8>)
 8002164:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002168:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800216a:	f7ff fbe5 	bl	8001938 <HAL_GetTick>
 800216e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002170:	e008      	b.n	8002184 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002172:	f7ff fbe1 	bl	8001938 <HAL_GetTick>
 8002176:	4602      	mov	r2, r0
 8002178:	693b      	ldr	r3, [r7, #16]
 800217a:	1ad3      	subs	r3, r2, r3
 800217c:	2b64      	cmp	r3, #100	@ 0x64
 800217e:	d901      	bls.n	8002184 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002180:	2303      	movs	r3, #3
 8002182:	e103      	b.n	800238c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002184:	4b75      	ldr	r3, [pc, #468]	@ (800235c <HAL_RCC_OscConfig+0x4c8>)
 8002186:	681b      	ldr	r3, [r3, #0]
 8002188:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800218c:	2b00      	cmp	r3, #0
 800218e:	d0f0      	beq.n	8002172 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002190:	687b      	ldr	r3, [r7, #4]
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	2b01      	cmp	r3, #1
 8002196:	d106      	bne.n	80021a6 <HAL_RCC_OscConfig+0x312>
 8002198:	4b6f      	ldr	r3, [pc, #444]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 800219a:	6a1b      	ldr	r3, [r3, #32]
 800219c:	4a6e      	ldr	r2, [pc, #440]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 800219e:	f043 0301 	orr.w	r3, r3, #1
 80021a2:	6213      	str	r3, [r2, #32]
 80021a4:	e02d      	b.n	8002202 <HAL_RCC_OscConfig+0x36e>
 80021a6:	687b      	ldr	r3, [r7, #4]
 80021a8:	68db      	ldr	r3, [r3, #12]
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	d10c      	bne.n	80021c8 <HAL_RCC_OscConfig+0x334>
 80021ae:	4b6a      	ldr	r3, [pc, #424]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 80021b0:	6a1b      	ldr	r3, [r3, #32]
 80021b2:	4a69      	ldr	r2, [pc, #420]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 80021b4:	f023 0301 	bic.w	r3, r3, #1
 80021b8:	6213      	str	r3, [r2, #32]
 80021ba:	4b67      	ldr	r3, [pc, #412]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 80021bc:	6a1b      	ldr	r3, [r3, #32]
 80021be:	4a66      	ldr	r2, [pc, #408]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 80021c0:	f023 0304 	bic.w	r3, r3, #4
 80021c4:	6213      	str	r3, [r2, #32]
 80021c6:	e01c      	b.n	8002202 <HAL_RCC_OscConfig+0x36e>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	68db      	ldr	r3, [r3, #12]
 80021cc:	2b05      	cmp	r3, #5
 80021ce:	d10c      	bne.n	80021ea <HAL_RCC_OscConfig+0x356>
 80021d0:	4b61      	ldr	r3, [pc, #388]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 80021d2:	6a1b      	ldr	r3, [r3, #32]
 80021d4:	4a60      	ldr	r2, [pc, #384]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 80021d6:	f043 0304 	orr.w	r3, r3, #4
 80021da:	6213      	str	r3, [r2, #32]
 80021dc:	4b5e      	ldr	r3, [pc, #376]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 80021de:	6a1b      	ldr	r3, [r3, #32]
 80021e0:	4a5d      	ldr	r2, [pc, #372]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 80021e2:	f043 0301 	orr.w	r3, r3, #1
 80021e6:	6213      	str	r3, [r2, #32]
 80021e8:	e00b      	b.n	8002202 <HAL_RCC_OscConfig+0x36e>
 80021ea:	4b5b      	ldr	r3, [pc, #364]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 80021ec:	6a1b      	ldr	r3, [r3, #32]
 80021ee:	4a5a      	ldr	r2, [pc, #360]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 80021f0:	f023 0301 	bic.w	r3, r3, #1
 80021f4:	6213      	str	r3, [r2, #32]
 80021f6:	4b58      	ldr	r3, [pc, #352]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 80021f8:	6a1b      	ldr	r3, [r3, #32]
 80021fa:	4a57      	ldr	r2, [pc, #348]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 80021fc:	f023 0304 	bic.w	r3, r3, #4
 8002200:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	68db      	ldr	r3, [r3, #12]
 8002206:	2b00      	cmp	r3, #0
 8002208:	d015      	beq.n	8002236 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800220a:	f7ff fb95 	bl	8001938 <HAL_GetTick>
 800220e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002210:	e00a      	b.n	8002228 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002212:	f7ff fb91 	bl	8001938 <HAL_GetTick>
 8002216:	4602      	mov	r2, r0
 8002218:	693b      	ldr	r3, [r7, #16]
 800221a:	1ad3      	subs	r3, r2, r3
 800221c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002220:	4293      	cmp	r3, r2
 8002222:	d901      	bls.n	8002228 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002224:	2303      	movs	r3, #3
 8002226:	e0b1      	b.n	800238c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002228:	4b4b      	ldr	r3, [pc, #300]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 800222a:	6a1b      	ldr	r3, [r3, #32]
 800222c:	f003 0302 	and.w	r3, r3, #2
 8002230:	2b00      	cmp	r3, #0
 8002232:	d0ee      	beq.n	8002212 <HAL_RCC_OscConfig+0x37e>
 8002234:	e014      	b.n	8002260 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002236:	f7ff fb7f 	bl	8001938 <HAL_GetTick>
 800223a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800223c:	e00a      	b.n	8002254 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800223e:	f7ff fb7b 	bl	8001938 <HAL_GetTick>
 8002242:	4602      	mov	r2, r0
 8002244:	693b      	ldr	r3, [r7, #16]
 8002246:	1ad3      	subs	r3, r2, r3
 8002248:	f241 3288 	movw	r2, #5000	@ 0x1388
 800224c:	4293      	cmp	r3, r2
 800224e:	d901      	bls.n	8002254 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002250:	2303      	movs	r3, #3
 8002252:	e09b      	b.n	800238c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002254:	4b40      	ldr	r3, [pc, #256]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 8002256:	6a1b      	ldr	r3, [r3, #32]
 8002258:	f003 0302 	and.w	r3, r3, #2
 800225c:	2b00      	cmp	r3, #0
 800225e:	d1ee      	bne.n	800223e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002260:	7dfb      	ldrb	r3, [r7, #23]
 8002262:	2b01      	cmp	r3, #1
 8002264:	d105      	bne.n	8002272 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002266:	4b3c      	ldr	r3, [pc, #240]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 8002268:	69db      	ldr	r3, [r3, #28]
 800226a:	4a3b      	ldr	r2, [pc, #236]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 800226c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002270:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002272:	687b      	ldr	r3, [r7, #4]
 8002274:	69db      	ldr	r3, [r3, #28]
 8002276:	2b00      	cmp	r3, #0
 8002278:	f000 8087 	beq.w	800238a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800227c:	4b36      	ldr	r3, [pc, #216]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 800227e:	685b      	ldr	r3, [r3, #4]
 8002280:	f003 030c 	and.w	r3, r3, #12
 8002284:	2b08      	cmp	r3, #8
 8002286:	d061      	beq.n	800234c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002288:	687b      	ldr	r3, [r7, #4]
 800228a:	69db      	ldr	r3, [r3, #28]
 800228c:	2b02      	cmp	r3, #2
 800228e:	d146      	bne.n	800231e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002290:	4b33      	ldr	r3, [pc, #204]	@ (8002360 <HAL_RCC_OscConfig+0x4cc>)
 8002292:	2200      	movs	r2, #0
 8002294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002296:	f7ff fb4f 	bl	8001938 <HAL_GetTick>
 800229a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800229c:	e008      	b.n	80022b0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800229e:	f7ff fb4b 	bl	8001938 <HAL_GetTick>
 80022a2:	4602      	mov	r2, r0
 80022a4:	693b      	ldr	r3, [r7, #16]
 80022a6:	1ad3      	subs	r3, r2, r3
 80022a8:	2b02      	cmp	r3, #2
 80022aa:	d901      	bls.n	80022b0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80022ac:	2303      	movs	r3, #3
 80022ae:	e06d      	b.n	800238c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80022b0:	4b29      	ldr	r3, [pc, #164]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80022b8:	2b00      	cmp	r3, #0
 80022ba:	d1f0      	bne.n	800229e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	6a1b      	ldr	r3, [r3, #32]
 80022c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80022c4:	d108      	bne.n	80022d8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80022c6:	4b24      	ldr	r3, [pc, #144]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	689b      	ldr	r3, [r3, #8]
 80022d2:	4921      	ldr	r1, [pc, #132]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 80022d4:	4313      	orrs	r3, r2
 80022d6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80022d8:	4b1f      	ldr	r3, [pc, #124]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 80022da:	685b      	ldr	r3, [r3, #4]
 80022dc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	6a19      	ldr	r1, [r3, #32]
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80022e8:	430b      	orrs	r3, r1
 80022ea:	491b      	ldr	r1, [pc, #108]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 80022ec:	4313      	orrs	r3, r2
 80022ee:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80022f0:	4b1b      	ldr	r3, [pc, #108]	@ (8002360 <HAL_RCC_OscConfig+0x4cc>)
 80022f2:	2201      	movs	r2, #1
 80022f4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022f6:	f7ff fb1f 	bl	8001938 <HAL_GetTick>
 80022fa:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80022fc:	e008      	b.n	8002310 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80022fe:	f7ff fb1b 	bl	8001938 <HAL_GetTick>
 8002302:	4602      	mov	r2, r0
 8002304:	693b      	ldr	r3, [r7, #16]
 8002306:	1ad3      	subs	r3, r2, r3
 8002308:	2b02      	cmp	r3, #2
 800230a:	d901      	bls.n	8002310 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 800230c:	2303      	movs	r3, #3
 800230e:	e03d      	b.n	800238c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002310:	4b11      	ldr	r3, [pc, #68]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 8002312:	681b      	ldr	r3, [r3, #0]
 8002314:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002318:	2b00      	cmp	r3, #0
 800231a:	d0f0      	beq.n	80022fe <HAL_RCC_OscConfig+0x46a>
 800231c:	e035      	b.n	800238a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800231e:	4b10      	ldr	r3, [pc, #64]	@ (8002360 <HAL_RCC_OscConfig+0x4cc>)
 8002320:	2200      	movs	r2, #0
 8002322:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002324:	f7ff fb08 	bl	8001938 <HAL_GetTick>
 8002328:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800232a:	e008      	b.n	800233e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800232c:	f7ff fb04 	bl	8001938 <HAL_GetTick>
 8002330:	4602      	mov	r2, r0
 8002332:	693b      	ldr	r3, [r7, #16]
 8002334:	1ad3      	subs	r3, r2, r3
 8002336:	2b02      	cmp	r3, #2
 8002338:	d901      	bls.n	800233e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800233a:	2303      	movs	r3, #3
 800233c:	e026      	b.n	800238c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800233e:	4b06      	ldr	r3, [pc, #24]	@ (8002358 <HAL_RCC_OscConfig+0x4c4>)
 8002340:	681b      	ldr	r3, [r3, #0]
 8002342:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002346:	2b00      	cmp	r3, #0
 8002348:	d1f0      	bne.n	800232c <HAL_RCC_OscConfig+0x498>
 800234a:	e01e      	b.n	800238a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	69db      	ldr	r3, [r3, #28]
 8002350:	2b01      	cmp	r3, #1
 8002352:	d107      	bne.n	8002364 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002354:	2301      	movs	r3, #1
 8002356:	e019      	b.n	800238c <HAL_RCC_OscConfig+0x4f8>
 8002358:	40021000 	.word	0x40021000
 800235c:	40007000 	.word	0x40007000
 8002360:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002364:	4b0b      	ldr	r3, [pc, #44]	@ (8002394 <HAL_RCC_OscConfig+0x500>)
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800236a:	68fb      	ldr	r3, [r7, #12]
 800236c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	6a1b      	ldr	r3, [r3, #32]
 8002374:	429a      	cmp	r2, r3
 8002376:	d106      	bne.n	8002386 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002378:	68fb      	ldr	r3, [r7, #12]
 800237a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002382:	429a      	cmp	r2, r3
 8002384:	d001      	beq.n	800238a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002386:	2301      	movs	r3, #1
 8002388:	e000      	b.n	800238c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800238a:	2300      	movs	r3, #0
}
 800238c:	4618      	mov	r0, r3
 800238e:	3718      	adds	r7, #24
 8002390:	46bd      	mov	sp, r7
 8002392:	bd80      	pop	{r7, pc}
 8002394:	40021000 	.word	0x40021000

08002398 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002398:	b580      	push	{r7, lr}
 800239a:	b084      	sub	sp, #16
 800239c:	af00      	add	r7, sp, #0
 800239e:	6078      	str	r0, [r7, #4]
 80023a0:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80023a2:	687b      	ldr	r3, [r7, #4]
 80023a4:	2b00      	cmp	r3, #0
 80023a6:	d101      	bne.n	80023ac <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80023a8:	2301      	movs	r3, #1
 80023aa:	e0d0      	b.n	800254e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80023ac:	4b6a      	ldr	r3, [pc, #424]	@ (8002558 <HAL_RCC_ClockConfig+0x1c0>)
 80023ae:	681b      	ldr	r3, [r3, #0]
 80023b0:	f003 0307 	and.w	r3, r3, #7
 80023b4:	683a      	ldr	r2, [r7, #0]
 80023b6:	429a      	cmp	r2, r3
 80023b8:	d910      	bls.n	80023dc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80023ba:	4b67      	ldr	r3, [pc, #412]	@ (8002558 <HAL_RCC_ClockConfig+0x1c0>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	f023 0207 	bic.w	r2, r3, #7
 80023c2:	4965      	ldr	r1, [pc, #404]	@ (8002558 <HAL_RCC_ClockConfig+0x1c0>)
 80023c4:	683b      	ldr	r3, [r7, #0]
 80023c6:	4313      	orrs	r3, r2
 80023c8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80023ca:	4b63      	ldr	r3, [pc, #396]	@ (8002558 <HAL_RCC_ClockConfig+0x1c0>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f003 0307 	and.w	r3, r3, #7
 80023d2:	683a      	ldr	r2, [r7, #0]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	d001      	beq.n	80023dc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80023d8:	2301      	movs	r3, #1
 80023da:	e0b8      	b.n	800254e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	681b      	ldr	r3, [r3, #0]
 80023e0:	f003 0302 	and.w	r3, r3, #2
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d020      	beq.n	800242a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80023e8:	687b      	ldr	r3, [r7, #4]
 80023ea:	681b      	ldr	r3, [r3, #0]
 80023ec:	f003 0304 	and.w	r3, r3, #4
 80023f0:	2b00      	cmp	r3, #0
 80023f2:	d005      	beq.n	8002400 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80023f4:	4b59      	ldr	r3, [pc, #356]	@ (800255c <HAL_RCC_ClockConfig+0x1c4>)
 80023f6:	685b      	ldr	r3, [r3, #4]
 80023f8:	4a58      	ldr	r2, [pc, #352]	@ (800255c <HAL_RCC_ClockConfig+0x1c4>)
 80023fa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80023fe:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	f003 0308 	and.w	r3, r3, #8
 8002408:	2b00      	cmp	r3, #0
 800240a:	d005      	beq.n	8002418 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800240c:	4b53      	ldr	r3, [pc, #332]	@ (800255c <HAL_RCC_ClockConfig+0x1c4>)
 800240e:	685b      	ldr	r3, [r3, #4]
 8002410:	4a52      	ldr	r2, [pc, #328]	@ (800255c <HAL_RCC_ClockConfig+0x1c4>)
 8002412:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002416:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002418:	4b50      	ldr	r3, [pc, #320]	@ (800255c <HAL_RCC_ClockConfig+0x1c4>)
 800241a:	685b      	ldr	r3, [r3, #4]
 800241c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	689b      	ldr	r3, [r3, #8]
 8002424:	494d      	ldr	r1, [pc, #308]	@ (800255c <HAL_RCC_ClockConfig+0x1c4>)
 8002426:	4313      	orrs	r3, r2
 8002428:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	681b      	ldr	r3, [r3, #0]
 800242e:	f003 0301 	and.w	r3, r3, #1
 8002432:	2b00      	cmp	r3, #0
 8002434:	d040      	beq.n	80024b8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	685b      	ldr	r3, [r3, #4]
 800243a:	2b01      	cmp	r3, #1
 800243c:	d107      	bne.n	800244e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800243e:	4b47      	ldr	r3, [pc, #284]	@ (800255c <HAL_RCC_ClockConfig+0x1c4>)
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002446:	2b00      	cmp	r3, #0
 8002448:	d115      	bne.n	8002476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800244a:	2301      	movs	r3, #1
 800244c:	e07f      	b.n	800254e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	685b      	ldr	r3, [r3, #4]
 8002452:	2b02      	cmp	r3, #2
 8002454:	d107      	bne.n	8002466 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002456:	4b41      	ldr	r3, [pc, #260]	@ (800255c <HAL_RCC_ClockConfig+0x1c4>)
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800245e:	2b00      	cmp	r3, #0
 8002460:	d109      	bne.n	8002476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002462:	2301      	movs	r3, #1
 8002464:	e073      	b.n	800254e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002466:	4b3d      	ldr	r3, [pc, #244]	@ (800255c <HAL_RCC_ClockConfig+0x1c4>)
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	f003 0302 	and.w	r3, r3, #2
 800246e:	2b00      	cmp	r3, #0
 8002470:	d101      	bne.n	8002476 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002472:	2301      	movs	r3, #1
 8002474:	e06b      	b.n	800254e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002476:	4b39      	ldr	r3, [pc, #228]	@ (800255c <HAL_RCC_ClockConfig+0x1c4>)
 8002478:	685b      	ldr	r3, [r3, #4]
 800247a:	f023 0203 	bic.w	r2, r3, #3
 800247e:	687b      	ldr	r3, [r7, #4]
 8002480:	685b      	ldr	r3, [r3, #4]
 8002482:	4936      	ldr	r1, [pc, #216]	@ (800255c <HAL_RCC_ClockConfig+0x1c4>)
 8002484:	4313      	orrs	r3, r2
 8002486:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002488:	f7ff fa56 	bl	8001938 <HAL_GetTick>
 800248c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800248e:	e00a      	b.n	80024a6 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002490:	f7ff fa52 	bl	8001938 <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800249e:	4293      	cmp	r3, r2
 80024a0:	d901      	bls.n	80024a6 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80024a2:	2303      	movs	r3, #3
 80024a4:	e053      	b.n	800254e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80024a6:	4b2d      	ldr	r3, [pc, #180]	@ (800255c <HAL_RCC_ClockConfig+0x1c4>)
 80024a8:	685b      	ldr	r3, [r3, #4]
 80024aa:	f003 020c 	and.w	r2, r3, #12
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	685b      	ldr	r3, [r3, #4]
 80024b2:	009b      	lsls	r3, r3, #2
 80024b4:	429a      	cmp	r2, r3
 80024b6:	d1eb      	bne.n	8002490 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80024b8:	4b27      	ldr	r3, [pc, #156]	@ (8002558 <HAL_RCC_ClockConfig+0x1c0>)
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f003 0307 	and.w	r3, r3, #7
 80024c0:	683a      	ldr	r2, [r7, #0]
 80024c2:	429a      	cmp	r2, r3
 80024c4:	d210      	bcs.n	80024e8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80024c6:	4b24      	ldr	r3, [pc, #144]	@ (8002558 <HAL_RCC_ClockConfig+0x1c0>)
 80024c8:	681b      	ldr	r3, [r3, #0]
 80024ca:	f023 0207 	bic.w	r2, r3, #7
 80024ce:	4922      	ldr	r1, [pc, #136]	@ (8002558 <HAL_RCC_ClockConfig+0x1c0>)
 80024d0:	683b      	ldr	r3, [r7, #0]
 80024d2:	4313      	orrs	r3, r2
 80024d4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80024d6:	4b20      	ldr	r3, [pc, #128]	@ (8002558 <HAL_RCC_ClockConfig+0x1c0>)
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	f003 0307 	and.w	r3, r3, #7
 80024de:	683a      	ldr	r2, [r7, #0]
 80024e0:	429a      	cmp	r2, r3
 80024e2:	d001      	beq.n	80024e8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80024e4:	2301      	movs	r3, #1
 80024e6:	e032      	b.n	800254e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	f003 0304 	and.w	r3, r3, #4
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d008      	beq.n	8002506 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80024f4:	4b19      	ldr	r3, [pc, #100]	@ (800255c <HAL_RCC_ClockConfig+0x1c4>)
 80024f6:	685b      	ldr	r3, [r3, #4]
 80024f8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80024fc:	687b      	ldr	r3, [r7, #4]
 80024fe:	68db      	ldr	r3, [r3, #12]
 8002500:	4916      	ldr	r1, [pc, #88]	@ (800255c <HAL_RCC_ClockConfig+0x1c4>)
 8002502:	4313      	orrs	r3, r2
 8002504:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f003 0308 	and.w	r3, r3, #8
 800250e:	2b00      	cmp	r3, #0
 8002510:	d009      	beq.n	8002526 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002512:	4b12      	ldr	r3, [pc, #72]	@ (800255c <HAL_RCC_ClockConfig+0x1c4>)
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	691b      	ldr	r3, [r3, #16]
 800251e:	00db      	lsls	r3, r3, #3
 8002520:	490e      	ldr	r1, [pc, #56]	@ (800255c <HAL_RCC_ClockConfig+0x1c4>)
 8002522:	4313      	orrs	r3, r2
 8002524:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002526:	f000 f821 	bl	800256c <HAL_RCC_GetSysClockFreq>
 800252a:	4602      	mov	r2, r0
 800252c:	4b0b      	ldr	r3, [pc, #44]	@ (800255c <HAL_RCC_ClockConfig+0x1c4>)
 800252e:	685b      	ldr	r3, [r3, #4]
 8002530:	091b      	lsrs	r3, r3, #4
 8002532:	f003 030f 	and.w	r3, r3, #15
 8002536:	490a      	ldr	r1, [pc, #40]	@ (8002560 <HAL_RCC_ClockConfig+0x1c8>)
 8002538:	5ccb      	ldrb	r3, [r1, r3]
 800253a:	fa22 f303 	lsr.w	r3, r2, r3
 800253e:	4a09      	ldr	r2, [pc, #36]	@ (8002564 <HAL_RCC_ClockConfig+0x1cc>)
 8002540:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002542:	4b09      	ldr	r3, [pc, #36]	@ (8002568 <HAL_RCC_ClockConfig+0x1d0>)
 8002544:	681b      	ldr	r3, [r3, #0]
 8002546:	4618      	mov	r0, r3
 8002548:	f7ff f9b4 	bl	80018b4 <HAL_InitTick>

  return HAL_OK;
 800254c:	2300      	movs	r3, #0
}
 800254e:	4618      	mov	r0, r3
 8002550:	3710      	adds	r7, #16
 8002552:	46bd      	mov	sp, r7
 8002554:	bd80      	pop	{r7, pc}
 8002556:	bf00      	nop
 8002558:	40022000 	.word	0x40022000
 800255c:	40021000 	.word	0x40021000
 8002560:	08006cf4 	.word	0x08006cf4
 8002564:	20000004 	.word	0x20000004
 8002568:	20000008 	.word	0x20000008

0800256c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800256c:	b480      	push	{r7}
 800256e:	b087      	sub	sp, #28
 8002570:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002572:	2300      	movs	r3, #0
 8002574:	60fb      	str	r3, [r7, #12]
 8002576:	2300      	movs	r3, #0
 8002578:	60bb      	str	r3, [r7, #8]
 800257a:	2300      	movs	r3, #0
 800257c:	617b      	str	r3, [r7, #20]
 800257e:	2300      	movs	r3, #0
 8002580:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002582:	2300      	movs	r3, #0
 8002584:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002586:	4b1e      	ldr	r3, [pc, #120]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x94>)
 8002588:	685b      	ldr	r3, [r3, #4]
 800258a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	f003 030c 	and.w	r3, r3, #12
 8002592:	2b04      	cmp	r3, #4
 8002594:	d002      	beq.n	800259c <HAL_RCC_GetSysClockFreq+0x30>
 8002596:	2b08      	cmp	r3, #8
 8002598:	d003      	beq.n	80025a2 <HAL_RCC_GetSysClockFreq+0x36>
 800259a:	e027      	b.n	80025ec <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 800259c:	4b19      	ldr	r3, [pc, #100]	@ (8002604 <HAL_RCC_GetSysClockFreq+0x98>)
 800259e:	613b      	str	r3, [r7, #16]
      break;
 80025a0:	e027      	b.n	80025f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	0c9b      	lsrs	r3, r3, #18
 80025a6:	f003 030f 	and.w	r3, r3, #15
 80025aa:	4a17      	ldr	r2, [pc, #92]	@ (8002608 <HAL_RCC_GetSysClockFreq+0x9c>)
 80025ac:	5cd3      	ldrb	r3, [r2, r3]
 80025ae:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d010      	beq.n	80025dc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80025ba:	4b11      	ldr	r3, [pc, #68]	@ (8002600 <HAL_RCC_GetSysClockFreq+0x94>)
 80025bc:	685b      	ldr	r3, [r3, #4]
 80025be:	0c5b      	lsrs	r3, r3, #17
 80025c0:	f003 0301 	and.w	r3, r3, #1
 80025c4:	4a11      	ldr	r2, [pc, #68]	@ (800260c <HAL_RCC_GetSysClockFreq+0xa0>)
 80025c6:	5cd3      	ldrb	r3, [r2, r3]
 80025c8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	4a0d      	ldr	r2, [pc, #52]	@ (8002604 <HAL_RCC_GetSysClockFreq+0x98>)
 80025ce:	fb03 f202 	mul.w	r2, r3, r2
 80025d2:	68bb      	ldr	r3, [r7, #8]
 80025d4:	fbb2 f3f3 	udiv	r3, r2, r3
 80025d8:	617b      	str	r3, [r7, #20]
 80025da:	e004      	b.n	80025e6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	4a0c      	ldr	r2, [pc, #48]	@ (8002610 <HAL_RCC_GetSysClockFreq+0xa4>)
 80025e0:	fb02 f303 	mul.w	r3, r2, r3
 80025e4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 80025e6:	697b      	ldr	r3, [r7, #20]
 80025e8:	613b      	str	r3, [r7, #16]
      break;
 80025ea:	e002      	b.n	80025f2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 80025ec:	4b05      	ldr	r3, [pc, #20]	@ (8002604 <HAL_RCC_GetSysClockFreq+0x98>)
 80025ee:	613b      	str	r3, [r7, #16]
      break;
 80025f0:	bf00      	nop
    }
  }
  return sysclockfreq;
 80025f2:	693b      	ldr	r3, [r7, #16]
}
 80025f4:	4618      	mov	r0, r3
 80025f6:	371c      	adds	r7, #28
 80025f8:	46bd      	mov	sp, r7
 80025fa:	bc80      	pop	{r7}
 80025fc:	4770      	bx	lr
 80025fe:	bf00      	nop
 8002600:	40021000 	.word	0x40021000
 8002604:	007a1200 	.word	0x007a1200
 8002608:	08006d0c 	.word	0x08006d0c
 800260c:	08006d1c 	.word	0x08006d1c
 8002610:	003d0900 	.word	0x003d0900

08002614 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8002614:	b480      	push	{r7}
 8002616:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8002618:	4b02      	ldr	r3, [pc, #8]	@ (8002624 <HAL_RCC_GetHCLKFreq+0x10>)
 800261a:	681b      	ldr	r3, [r3, #0]
}
 800261c:	4618      	mov	r0, r3
 800261e:	46bd      	mov	sp, r7
 8002620:	bc80      	pop	{r7}
 8002622:	4770      	bx	lr
 8002624:	20000004 	.word	0x20000004

08002628 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8002628:	b580      	push	{r7, lr}
 800262a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800262c:	f7ff fff2 	bl	8002614 <HAL_RCC_GetHCLKFreq>
 8002630:	4602      	mov	r2, r0
 8002632:	4b05      	ldr	r3, [pc, #20]	@ (8002648 <HAL_RCC_GetPCLK1Freq+0x20>)
 8002634:	685b      	ldr	r3, [r3, #4]
 8002636:	0a1b      	lsrs	r3, r3, #8
 8002638:	f003 0307 	and.w	r3, r3, #7
 800263c:	4903      	ldr	r1, [pc, #12]	@ (800264c <HAL_RCC_GetPCLK1Freq+0x24>)
 800263e:	5ccb      	ldrb	r3, [r1, r3]
 8002640:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002644:	4618      	mov	r0, r3
 8002646:	bd80      	pop	{r7, pc}
 8002648:	40021000 	.word	0x40021000
 800264c:	08006d04 	.word	0x08006d04

08002650 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8002650:	b580      	push	{r7, lr}
 8002652:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8002654:	f7ff ffde 	bl	8002614 <HAL_RCC_GetHCLKFreq>
 8002658:	4602      	mov	r2, r0
 800265a:	4b05      	ldr	r3, [pc, #20]	@ (8002670 <HAL_RCC_GetPCLK2Freq+0x20>)
 800265c:	685b      	ldr	r3, [r3, #4]
 800265e:	0adb      	lsrs	r3, r3, #11
 8002660:	f003 0307 	and.w	r3, r3, #7
 8002664:	4903      	ldr	r1, [pc, #12]	@ (8002674 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002666:	5ccb      	ldrb	r3, [r1, r3]
 8002668:	fa22 f303 	lsr.w	r3, r2, r3
}
 800266c:	4618      	mov	r0, r3
 800266e:	bd80      	pop	{r7, pc}
 8002670:	40021000 	.word	0x40021000
 8002674:	08006d04 	.word	0x08006d04

08002678 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002678:	b480      	push	{r7}
 800267a:	b085      	sub	sp, #20
 800267c:	af00      	add	r7, sp, #0
 800267e:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002680:	4b0a      	ldr	r3, [pc, #40]	@ (80026ac <RCC_Delay+0x34>)
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a0a      	ldr	r2, [pc, #40]	@ (80026b0 <RCC_Delay+0x38>)
 8002686:	fba2 2303 	umull	r2, r3, r2, r3
 800268a:	0a5b      	lsrs	r3, r3, #9
 800268c:	687a      	ldr	r2, [r7, #4]
 800268e:	fb02 f303 	mul.w	r3, r2, r3
 8002692:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002694:	bf00      	nop
  }
  while (Delay --);
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	1e5a      	subs	r2, r3, #1
 800269a:	60fa      	str	r2, [r7, #12]
 800269c:	2b00      	cmp	r3, #0
 800269e:	d1f9      	bne.n	8002694 <RCC_Delay+0x1c>
}
 80026a0:	bf00      	nop
 80026a2:	bf00      	nop
 80026a4:	3714      	adds	r7, #20
 80026a6:	46bd      	mov	sp, r7
 80026a8:	bc80      	pop	{r7}
 80026aa:	4770      	bx	lr
 80026ac:	20000004 	.word	0x20000004
 80026b0:	10624dd3 	.word	0x10624dd3

080026b4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80026b4:	b580      	push	{r7, lr}
 80026b6:	b082      	sub	sp, #8
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	2b00      	cmp	r3, #0
 80026c0:	d101      	bne.n	80026c6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80026c2:	2301      	movs	r3, #1
 80026c4:	e076      	b.n	80027b4 <HAL_SPI_Init+0x100>
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  /* TI mode is not supported on this device.
     TIMode parameter is mandatory equal to SPI_TIMODE_DISABLE */
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80026ca:	2b00      	cmp	r3, #0
 80026cc:	d108      	bne.n	80026e0 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80026d6:	d009      	beq.n	80026ec <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80026d8:	687b      	ldr	r3, [r7, #4]
 80026da:	2200      	movs	r2, #0
 80026dc:	61da      	str	r2, [r3, #28]
 80026de:	e005      	b.n	80026ec <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2200      	movs	r2, #0
 80026e4:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 80026e6:	687b      	ldr	r3, [r7, #4]
 80026e8:	2200      	movs	r2, #0
 80026ea:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	2200      	movs	r2, #0
 80026f0:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80026f8:	b2db      	uxtb	r3, r3
 80026fa:	2b00      	cmp	r3, #0
 80026fc:	d106      	bne.n	800270c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	2200      	movs	r2, #0
 8002702:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002706:	6878      	ldr	r0, [r7, #4]
 8002708:	f7fe ff4c 	bl	80015a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	2202      	movs	r2, #2
 8002710:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002722:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	685b      	ldr	r3, [r3, #4]
 8002728:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	689b      	ldr	r3, [r3, #8]
 8002730:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8002734:	431a      	orrs	r2, r3
 8002736:	687b      	ldr	r3, [r7, #4]
 8002738:	68db      	ldr	r3, [r3, #12]
 800273a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800273e:	431a      	orrs	r2, r3
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	691b      	ldr	r3, [r3, #16]
 8002744:	f003 0302 	and.w	r3, r3, #2
 8002748:	431a      	orrs	r2, r3
 800274a:	687b      	ldr	r3, [r7, #4]
 800274c:	695b      	ldr	r3, [r3, #20]
 800274e:	f003 0301 	and.w	r3, r3, #1
 8002752:	431a      	orrs	r2, r3
 8002754:	687b      	ldr	r3, [r7, #4]
 8002756:	699b      	ldr	r3, [r3, #24]
 8002758:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800275c:	431a      	orrs	r2, r3
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	69db      	ldr	r3, [r3, #28]
 8002762:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8002766:	431a      	orrs	r2, r3
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	6a1b      	ldr	r3, [r3, #32]
 800276c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002770:	ea42 0103 	orr.w	r1, r2, r3
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002778:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	430a      	orrs	r2, r1
 8002782:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management */
  WRITE_REG(hspi->Instance->CR2, ((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE));
 8002784:	687b      	ldr	r3, [r7, #4]
 8002786:	699b      	ldr	r3, [r3, #24]
 8002788:	0c1a      	lsrs	r2, r3, #16
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	f002 0204 	and.w	r2, r2, #4
 8002792:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	69da      	ldr	r2, [r3, #28]
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80027a2:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	2200      	movs	r2, #0
 80027a8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	2201      	movs	r2, #1
 80027ae:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 80027b2:	2300      	movs	r3, #0
}
 80027b4:	4618      	mov	r0, r3
 80027b6:	3708      	adds	r7, #8
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}

080027bc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80027bc:	b580      	push	{r7, lr}
 80027be:	b08a      	sub	sp, #40	@ 0x28
 80027c0:	af00      	add	r7, sp, #0
 80027c2:	60f8      	str	r0, [r7, #12]
 80027c4:	60b9      	str	r1, [r7, #8]
 80027c6:	607a      	str	r2, [r7, #4]
 80027c8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80027ca:	2301      	movs	r3, #1
 80027cc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80027ce:	f7ff f8b3 	bl	8001938 <HAL_GetTick>
 80027d2:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80027d4:	68fb      	ldr	r3, [r7, #12]
 80027d6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80027da:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	685b      	ldr	r3, [r3, #4]
 80027e0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80027e2:	887b      	ldrh	r3, [r7, #2]
 80027e4:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80027e6:	7ffb      	ldrb	r3, [r7, #31]
 80027e8:	2b01      	cmp	r3, #1
 80027ea:	d00c      	beq.n	8002806 <HAL_SPI_TransmitReceive+0x4a>
 80027ec:	69bb      	ldr	r3, [r7, #24]
 80027ee:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80027f2:	d106      	bne.n	8002802 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	2b00      	cmp	r3, #0
 80027fa:	d102      	bne.n	8002802 <HAL_SPI_TransmitReceive+0x46>
 80027fc:	7ffb      	ldrb	r3, [r7, #31]
 80027fe:	2b04      	cmp	r3, #4
 8002800:	d001      	beq.n	8002806 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8002802:	2302      	movs	r3, #2
 8002804:	e17f      	b.n	8002b06 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8002806:	68bb      	ldr	r3, [r7, #8]
 8002808:	2b00      	cmp	r3, #0
 800280a:	d005      	beq.n	8002818 <HAL_SPI_TransmitReceive+0x5c>
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	2b00      	cmp	r3, #0
 8002810:	d002      	beq.n	8002818 <HAL_SPI_TransmitReceive+0x5c>
 8002812:	887b      	ldrh	r3, [r7, #2]
 8002814:	2b00      	cmp	r3, #0
 8002816:	d101      	bne.n	800281c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8002818:	2301      	movs	r3, #1
 800281a:	e174      	b.n	8002b06 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8002822:	2b01      	cmp	r3, #1
 8002824:	d101      	bne.n	800282a <HAL_SPI_TransmitReceive+0x6e>
 8002826:	2302      	movs	r3, #2
 8002828:	e16d      	b.n	8002b06 <HAL_SPI_TransmitReceive+0x34a>
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	2201      	movs	r2, #1
 800282e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8002832:	68fb      	ldr	r3, [r7, #12]
 8002834:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8002838:	b2db      	uxtb	r3, r3
 800283a:	2b04      	cmp	r3, #4
 800283c:	d003      	beq.n	8002846 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800283e:	68fb      	ldr	r3, [r7, #12]
 8002840:	2205      	movs	r2, #5
 8002842:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8002846:	68fb      	ldr	r3, [r7, #12]
 8002848:	2200      	movs	r2, #0
 800284a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	687a      	ldr	r2, [r7, #4]
 8002850:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8002852:	68fb      	ldr	r3, [r7, #12]
 8002854:	887a      	ldrh	r2, [r7, #2]
 8002856:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8002858:	68fb      	ldr	r3, [r7, #12]
 800285a:	887a      	ldrh	r2, [r7, #2]
 800285c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800285e:	68fb      	ldr	r3, [r7, #12]
 8002860:	68ba      	ldr	r2, [r7, #8]
 8002862:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	887a      	ldrh	r2, [r7, #2]
 8002868:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	887a      	ldrh	r2, [r7, #2]
 800286e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	2200      	movs	r2, #0
 8002874:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8002876:	68fb      	ldr	r3, [r7, #12]
 8002878:	2200      	movs	r2, #0
 800287a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800287c:	68fb      	ldr	r3, [r7, #12]
 800287e:	681b      	ldr	r3, [r3, #0]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002886:	2b40      	cmp	r3, #64	@ 0x40
 8002888:	d007      	beq.n	800289a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800288a:	68fb      	ldr	r3, [r7, #12]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	681a      	ldr	r2, [r3, #0]
 8002890:	68fb      	ldr	r3, [r7, #12]
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8002898:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	68db      	ldr	r3, [r3, #12]
 800289e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80028a2:	d17e      	bne.n	80029a2 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80028a4:	68fb      	ldr	r3, [r7, #12]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	2b00      	cmp	r3, #0
 80028aa:	d002      	beq.n	80028b2 <HAL_SPI_TransmitReceive+0xf6>
 80028ac:	8afb      	ldrh	r3, [r7, #22]
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d16c      	bne.n	800298c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80028b2:	68fb      	ldr	r3, [r7, #12]
 80028b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028b6:	881a      	ldrh	r2, [r3, #0]
 80028b8:	68fb      	ldr	r3, [r7, #12]
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028c2:	1c9a      	adds	r2, r3, #2
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80028c8:	68fb      	ldr	r3, [r7, #12]
 80028ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80028cc:	b29b      	uxth	r3, r3
 80028ce:	3b01      	subs	r3, #1
 80028d0:	b29a      	uxth	r2, r3
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80028d6:	e059      	b.n	800298c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	689b      	ldr	r3, [r3, #8]
 80028de:	f003 0302 	and.w	r3, r3, #2
 80028e2:	2b02      	cmp	r3, #2
 80028e4:	d11b      	bne.n	800291e <HAL_SPI_TransmitReceive+0x162>
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80028ea:	b29b      	uxth	r3, r3
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d016      	beq.n	800291e <HAL_SPI_TransmitReceive+0x162>
 80028f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80028f2:	2b01      	cmp	r3, #1
 80028f4:	d113      	bne.n	800291e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80028fa:	881a      	ldrh	r2, [r3, #0]
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	681b      	ldr	r3, [r3, #0]
 8002900:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8002902:	68fb      	ldr	r3, [r7, #12]
 8002904:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002906:	1c9a      	adds	r2, r3, #2
 8002908:	68fb      	ldr	r3, [r7, #12]
 800290a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800290c:	68fb      	ldr	r3, [r7, #12]
 800290e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002910:	b29b      	uxth	r3, r3
 8002912:	3b01      	subs	r3, #1
 8002914:	b29a      	uxth	r2, r3
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800291a:	2300      	movs	r3, #0
 800291c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f003 0301 	and.w	r3, r3, #1
 8002928:	2b01      	cmp	r3, #1
 800292a:	d119      	bne.n	8002960 <HAL_SPI_TransmitReceive+0x1a4>
 800292c:	68fb      	ldr	r3, [r7, #12]
 800292e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002930:	b29b      	uxth	r3, r3
 8002932:	2b00      	cmp	r3, #0
 8002934:	d014      	beq.n	8002960 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8002936:	68fb      	ldr	r3, [r7, #12]
 8002938:	681b      	ldr	r3, [r3, #0]
 800293a:	68da      	ldr	r2, [r3, #12]
 800293c:	68fb      	ldr	r3, [r7, #12]
 800293e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002940:	b292      	uxth	r2, r2
 8002942:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8002944:	68fb      	ldr	r3, [r7, #12]
 8002946:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002948:	1c9a      	adds	r2, r3, #2
 800294a:	68fb      	ldr	r3, [r7, #12]
 800294c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002952:	b29b      	uxth	r3, r3
 8002954:	3b01      	subs	r3, #1
 8002956:	b29a      	uxth	r2, r3
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800295c:	2301      	movs	r3, #1
 800295e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8002960:	f7fe ffea 	bl	8001938 <HAL_GetTick>
 8002964:	4602      	mov	r2, r0
 8002966:	6a3b      	ldr	r3, [r7, #32]
 8002968:	1ad3      	subs	r3, r2, r3
 800296a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800296c:	429a      	cmp	r2, r3
 800296e:	d80d      	bhi.n	800298c <HAL_SPI_TransmitReceive+0x1d0>
 8002970:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002972:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002976:	d009      	beq.n	800298c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002978:	68fb      	ldr	r3, [r7, #12]
 800297a:	2201      	movs	r2, #1
 800297c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	2200      	movs	r2, #0
 8002984:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002988:	2303      	movs	r3, #3
 800298a:	e0bc      	b.n	8002b06 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800298c:	68fb      	ldr	r3, [r7, #12]
 800298e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002990:	b29b      	uxth	r3, r3
 8002992:	2b00      	cmp	r3, #0
 8002994:	d1a0      	bne.n	80028d8 <HAL_SPI_TransmitReceive+0x11c>
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800299a:	b29b      	uxth	r3, r3
 800299c:	2b00      	cmp	r3, #0
 800299e:	d19b      	bne.n	80028d8 <HAL_SPI_TransmitReceive+0x11c>
 80029a0:	e082      	b.n	8002aa8 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80029a2:	68fb      	ldr	r3, [r7, #12]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d002      	beq.n	80029b0 <HAL_SPI_TransmitReceive+0x1f4>
 80029aa:	8afb      	ldrh	r3, [r7, #22]
 80029ac:	2b01      	cmp	r3, #1
 80029ae:	d171      	bne.n	8002a94 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	681b      	ldr	r3, [r3, #0]
 80029b8:	330c      	adds	r3, #12
 80029ba:	7812      	ldrb	r2, [r2, #0]
 80029bc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80029be:	68fb      	ldr	r3, [r7, #12]
 80029c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80029c2:	1c5a      	adds	r2, r3, #1
 80029c4:	68fb      	ldr	r3, [r7, #12]
 80029c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80029c8:	68fb      	ldr	r3, [r7, #12]
 80029ca:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029cc:	b29b      	uxth	r3, r3
 80029ce:	3b01      	subs	r3, #1
 80029d0:	b29a      	uxth	r2, r3
 80029d2:	68fb      	ldr	r3, [r7, #12]
 80029d4:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80029d6:	e05d      	b.n	8002a94 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80029d8:	68fb      	ldr	r3, [r7, #12]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	689b      	ldr	r3, [r3, #8]
 80029de:	f003 0302 	and.w	r3, r3, #2
 80029e2:	2b02      	cmp	r3, #2
 80029e4:	d11c      	bne.n	8002a20 <HAL_SPI_TransmitReceive+0x264>
 80029e6:	68fb      	ldr	r3, [r7, #12]
 80029e8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d017      	beq.n	8002a20 <HAL_SPI_TransmitReceive+0x264>
 80029f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80029f2:	2b01      	cmp	r3, #1
 80029f4:	d114      	bne.n	8002a20 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80029f6:	68fb      	ldr	r3, [r7, #12]
 80029f8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	681b      	ldr	r3, [r3, #0]
 80029fe:	330c      	adds	r3, #12
 8002a00:	7812      	ldrb	r2, [r2, #0]
 8002a02:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002a08:	1c5a      	adds	r2, r3, #1
 8002a0a:	68fb      	ldr	r3, [r7, #12]
 8002a0c:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a12:	b29b      	uxth	r3, r3
 8002a14:	3b01      	subs	r3, #1
 8002a16:	b29a      	uxth	r2, r3
 8002a18:	68fb      	ldr	r3, [r7, #12]
 8002a1a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8002a1c:	2300      	movs	r3, #0
 8002a1e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	689b      	ldr	r3, [r3, #8]
 8002a26:	f003 0301 	and.w	r3, r3, #1
 8002a2a:	2b01      	cmp	r3, #1
 8002a2c:	d119      	bne.n	8002a62 <HAL_SPI_TransmitReceive+0x2a6>
 8002a2e:	68fb      	ldr	r3, [r7, #12]
 8002a30:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a32:	b29b      	uxth	r3, r3
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d014      	beq.n	8002a62 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8002a38:	68fb      	ldr	r3, [r7, #12]
 8002a3a:	681b      	ldr	r3, [r3, #0]
 8002a3c:	68da      	ldr	r2, [r3, #12]
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a42:	b2d2      	uxtb	r2, r2
 8002a44:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8002a46:	68fb      	ldr	r3, [r7, #12]
 8002a48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a4a:	1c5a      	adds	r2, r3, #1
 8002a4c:	68fb      	ldr	r3, [r7, #12]
 8002a4e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002a54:	b29b      	uxth	r3, r3
 8002a56:	3b01      	subs	r3, #1
 8002a58:	b29a      	uxth	r2, r3
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8002a5e:	2301      	movs	r3, #1
 8002a60:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8002a62:	f7fe ff69 	bl	8001938 <HAL_GetTick>
 8002a66:	4602      	mov	r2, r0
 8002a68:	6a3b      	ldr	r3, [r7, #32]
 8002a6a:	1ad3      	subs	r3, r2, r3
 8002a6c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002a6e:	429a      	cmp	r2, r3
 8002a70:	d803      	bhi.n	8002a7a <HAL_SPI_TransmitReceive+0x2be>
 8002a72:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a74:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a78:	d102      	bne.n	8002a80 <HAL_SPI_TransmitReceive+0x2c4>
 8002a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d109      	bne.n	8002a94 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8002a80:	68fb      	ldr	r3, [r7, #12]
 8002a82:	2201      	movs	r2, #1
 8002a84:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	2200      	movs	r2, #0
 8002a8c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	e038      	b.n	8002b06 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8002a94:	68fb      	ldr	r3, [r7, #12]
 8002a96:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	2b00      	cmp	r3, #0
 8002a9c:	d19c      	bne.n	80029d8 <HAL_SPI_TransmitReceive+0x21c>
 8002a9e:	68fb      	ldr	r3, [r7, #12]
 8002aa0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8002aa2:	b29b      	uxth	r3, r3
 8002aa4:	2b00      	cmp	r3, #0
 8002aa6:	d197      	bne.n	80029d8 <HAL_SPI_TransmitReceive+0x21c>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8002aa8:	6a3a      	ldr	r2, [r7, #32]
 8002aaa:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8002aac:	68f8      	ldr	r0, [r7, #12]
 8002aae:	f000 f8b7 	bl	8002c20 <SPI_EndRxTxTransaction>
 8002ab2:	4603      	mov	r3, r0
 8002ab4:	2b00      	cmp	r3, #0
 8002ab6:	d008      	beq.n	8002aca <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8002ab8:	68fb      	ldr	r3, [r7, #12]
 8002aba:	2220      	movs	r2, #32
 8002abc:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 8002abe:	68fb      	ldr	r3, [r7, #12]
 8002ac0:	2200      	movs	r2, #0
 8002ac2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8002ac6:	2301      	movs	r3, #1
 8002ac8:	e01d      	b.n	8002b06 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	689b      	ldr	r3, [r3, #8]
 8002ace:	2b00      	cmp	r3, #0
 8002ad0:	d10a      	bne.n	8002ae8 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	613b      	str	r3, [r7, #16]
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	613b      	str	r3, [r7, #16]
 8002ade:	68fb      	ldr	r3, [r7, #12]
 8002ae0:	681b      	ldr	r3, [r3, #0]
 8002ae2:	689b      	ldr	r3, [r3, #8]
 8002ae4:	613b      	str	r3, [r7, #16]
 8002ae6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8002ae8:	68fb      	ldr	r3, [r7, #12]
 8002aea:	2201      	movs	r2, #1
 8002aec:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	2200      	movs	r2, #0
 8002af4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002afc:	2b00      	cmp	r3, #0
 8002afe:	d001      	beq.n	8002b04 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 8002b00:	2301      	movs	r3, #1
 8002b02:	e000      	b.n	8002b06 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8002b04:	2300      	movs	r3, #0
  }
}
 8002b06:	4618      	mov	r0, r3
 8002b08:	3728      	adds	r7, #40	@ 0x28
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
	...

08002b10 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8002b10:	b580      	push	{r7, lr}
 8002b12:	b088      	sub	sp, #32
 8002b14:	af00      	add	r7, sp, #0
 8002b16:	60f8      	str	r0, [r7, #12]
 8002b18:	60b9      	str	r1, [r7, #8]
 8002b1a:	603b      	str	r3, [r7, #0]
 8002b1c:	4613      	mov	r3, r2
 8002b1e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8002b20:	f7fe ff0a 	bl	8001938 <HAL_GetTick>
 8002b24:	4602      	mov	r2, r0
 8002b26:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b28:	1a9b      	subs	r3, r3, r2
 8002b2a:	683a      	ldr	r2, [r7, #0]
 8002b2c:	4413      	add	r3, r2
 8002b2e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8002b30:	f7fe ff02 	bl	8001938 <HAL_GetTick>
 8002b34:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8002b36:	4b39      	ldr	r3, [pc, #228]	@ (8002c1c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	015b      	lsls	r3, r3, #5
 8002b3c:	0d1b      	lsrs	r3, r3, #20
 8002b3e:	69fa      	ldr	r2, [r7, #28]
 8002b40:	fb02 f303 	mul.w	r3, r2, r3
 8002b44:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002b46:	e054      	b.n	8002bf2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8002b48:	683b      	ldr	r3, [r7, #0]
 8002b4a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b4e:	d050      	beq.n	8002bf2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8002b50:	f7fe fef2 	bl	8001938 <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	69bb      	ldr	r3, [r7, #24]
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	69fa      	ldr	r2, [r7, #28]
 8002b5c:	429a      	cmp	r2, r3
 8002b5e:	d902      	bls.n	8002b66 <SPI_WaitFlagStateUntilTimeout+0x56>
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	2b00      	cmp	r3, #0
 8002b64:	d13d      	bne.n	8002be2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	685a      	ldr	r2, [r3, #4]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8002b74:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8002b7e:	d111      	bne.n	8002ba4 <SPI_WaitFlagStateUntilTimeout+0x94>
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	689b      	ldr	r3, [r3, #8]
 8002b84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8002b88:	d004      	beq.n	8002b94 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	689b      	ldr	r3, [r3, #8]
 8002b8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8002b92:	d107      	bne.n	8002ba4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8002b94:	68fb      	ldr	r3, [r7, #12]
 8002b96:	681b      	ldr	r3, [r3, #0]
 8002b98:	681a      	ldr	r2, [r3, #0]
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002ba2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ba8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002bac:	d10f      	bne.n	8002bce <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8002bae:	68fb      	ldr	r3, [r7, #12]
 8002bb0:	681b      	ldr	r3, [r3, #0]
 8002bb2:	681a      	ldr	r2, [r3, #0]
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002bbc:	601a      	str	r2, [r3, #0]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	681a      	ldr	r2, [r3, #0]
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002bcc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	2201      	movs	r2, #1
 8002bd2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2200      	movs	r2, #0
 8002bda:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 8002bde:	2303      	movs	r3, #3
 8002be0:	e017      	b.n	8002c12 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	2b00      	cmp	r3, #0
 8002be6:	d101      	bne.n	8002bec <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8002be8:	2300      	movs	r3, #0
 8002bea:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8002bec:	697b      	ldr	r3, [r7, #20]
 8002bee:	3b01      	subs	r3, #1
 8002bf0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002bf2:	68fb      	ldr	r3, [r7, #12]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	689a      	ldr	r2, [r3, #8]
 8002bf8:	68bb      	ldr	r3, [r7, #8]
 8002bfa:	4013      	ands	r3, r2
 8002bfc:	68ba      	ldr	r2, [r7, #8]
 8002bfe:	429a      	cmp	r2, r3
 8002c00:	bf0c      	ite	eq
 8002c02:	2301      	moveq	r3, #1
 8002c04:	2300      	movne	r3, #0
 8002c06:	b2db      	uxtb	r3, r3
 8002c08:	461a      	mov	r2, r3
 8002c0a:	79fb      	ldrb	r3, [r7, #7]
 8002c0c:	429a      	cmp	r2, r3
 8002c0e:	d19b      	bne.n	8002b48 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8002c10:	2300      	movs	r3, #0
}
 8002c12:	4618      	mov	r0, r3
 8002c14:	3720      	adds	r7, #32
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}
 8002c1a:	bf00      	nop
 8002c1c:	20000004 	.word	0x20000004

08002c20 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8002c20:	b580      	push	{r7, lr}
 8002c22:	b086      	sub	sp, #24
 8002c24:	af02      	add	r7, sp, #8
 8002c26:	60f8      	str	r0, [r7, #12]
 8002c28:	60b9      	str	r1, [r7, #8]
 8002c2a:	607a      	str	r2, [r7, #4]
  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	9300      	str	r3, [sp, #0]
 8002c30:	68bb      	ldr	r3, [r7, #8]
 8002c32:	2201      	movs	r2, #1
 8002c34:	2102      	movs	r1, #2
 8002c36:	68f8      	ldr	r0, [r7, #12]
 8002c38:	f7ff ff6a 	bl	8002b10 <SPI_WaitFlagStateUntilTimeout>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d007      	beq.n	8002c52 <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c42:	68fb      	ldr	r3, [r7, #12]
 8002c44:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c46:	f043 0220 	orr.w	r2, r3, #32
 8002c4a:	68fb      	ldr	r3, [r7, #12]
 8002c4c:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002c4e:	2303      	movs	r3, #3
 8002c50:	e013      	b.n	8002c7a <SPI_EndRxTxTransaction+0x5a>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	9300      	str	r3, [sp, #0]
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	2180      	movs	r1, #128	@ 0x80
 8002c5c:	68f8      	ldr	r0, [r7, #12]
 8002c5e:	f7ff ff57 	bl	8002b10 <SPI_WaitFlagStateUntilTimeout>
 8002c62:	4603      	mov	r3, r0
 8002c64:	2b00      	cmp	r3, #0
 8002c66:	d007      	beq.n	8002c78 <SPI_EndRxTxTransaction+0x58>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8002c68:	68fb      	ldr	r3, [r7, #12]
 8002c6a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c6c:	f043 0220 	orr.w	r2, r3, #32
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 8002c74:	2303      	movs	r3, #3
 8002c76:	e000      	b.n	8002c7a <SPI_EndRxTxTransaction+0x5a>
  }
  return HAL_OK;
 8002c78:	2300      	movs	r3, #0
}
 8002c7a:	4618      	mov	r0, r3
 8002c7c:	3710      	adds	r7, #16
 8002c7e:	46bd      	mov	sp, r7
 8002c80:	bd80      	pop	{r7, pc}

08002c82 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002c82:	b580      	push	{r7, lr}
 8002c84:	b082      	sub	sp, #8
 8002c86:	af00      	add	r7, sp, #0
 8002c88:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2b00      	cmp	r3, #0
 8002c8e:	d101      	bne.n	8002c94 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002c90:	2301      	movs	r3, #1
 8002c92:	e042      	b.n	8002d1a <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8002c94:	687b      	ldr	r3, [r7, #4]
 8002c96:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002c9a:	b2db      	uxtb	r3, r3
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d106      	bne.n	8002cae <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002ca8:	6878      	ldr	r0, [r7, #4]
 8002caa:	f7fe fcc5 	bl	8001638 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2224      	movs	r2, #36	@ 0x24
 8002cb2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	68da      	ldr	r2, [r3, #12]
 8002cbc:	687b      	ldr	r3, [r7, #4]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8002cc4:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002cc6:	6878      	ldr	r0, [r7, #4]
 8002cc8:	f000 f972 	bl	8002fb0 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	681b      	ldr	r3, [r3, #0]
 8002cd0:	691a      	ldr	r2, [r3, #16]
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8002cda:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002cdc:	687b      	ldr	r3, [r7, #4]
 8002cde:	681b      	ldr	r3, [r3, #0]
 8002ce0:	695a      	ldr	r2, [r3, #20]
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8002cea:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002cec:	687b      	ldr	r3, [r7, #4]
 8002cee:	681b      	ldr	r3, [r3, #0]
 8002cf0:	68da      	ldr	r2, [r3, #12]
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	681b      	ldr	r3, [r3, #0]
 8002cf6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8002cfa:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	2200      	movs	r2, #0
 8002d00:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8002d02:	687b      	ldr	r3, [r7, #4]
 8002d04:	2220      	movs	r2, #32
 8002d06:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	2220      	movs	r2, #32
 8002d0e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	2200      	movs	r2, #0
 8002d16:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8002d18:	2300      	movs	r3, #0
}
 8002d1a:	4618      	mov	r0, r3
 8002d1c:	3708      	adds	r7, #8
 8002d1e:	46bd      	mov	sp, r7
 8002d20:	bd80      	pop	{r7, pc}

08002d22 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002d22:	b580      	push	{r7, lr}
 8002d24:	b08a      	sub	sp, #40	@ 0x28
 8002d26:	af02      	add	r7, sp, #8
 8002d28:	60f8      	str	r0, [r7, #12]
 8002d2a:	60b9      	str	r1, [r7, #8]
 8002d2c:	603b      	str	r3, [r7, #0]
 8002d2e:	4613      	mov	r3, r2
 8002d30:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8002d32:	2300      	movs	r3, #0
 8002d34:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002d36:	68fb      	ldr	r3, [r7, #12]
 8002d38:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002d3c:	b2db      	uxtb	r3, r3
 8002d3e:	2b20      	cmp	r3, #32
 8002d40:	d175      	bne.n	8002e2e <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8002d42:	68bb      	ldr	r3, [r7, #8]
 8002d44:	2b00      	cmp	r3, #0
 8002d46:	d002      	beq.n	8002d4e <HAL_UART_Transmit+0x2c>
 8002d48:	88fb      	ldrh	r3, [r7, #6]
 8002d4a:	2b00      	cmp	r3, #0
 8002d4c:	d101      	bne.n	8002d52 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8002d4e:	2301      	movs	r3, #1
 8002d50:	e06e      	b.n	8002e30 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	2200      	movs	r2, #0
 8002d56:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8002d58:	68fb      	ldr	r3, [r7, #12]
 8002d5a:	2221      	movs	r2, #33	@ 0x21
 8002d5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002d60:	f7fe fdea 	bl	8001938 <HAL_GetTick>
 8002d64:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	88fa      	ldrh	r2, [r7, #6]
 8002d6a:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	88fa      	ldrh	r2, [r7, #6]
 8002d70:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002d72:	68fb      	ldr	r3, [r7, #12]
 8002d74:	689b      	ldr	r3, [r3, #8]
 8002d76:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002d7a:	d108      	bne.n	8002d8e <HAL_UART_Transmit+0x6c>
 8002d7c:	68fb      	ldr	r3, [r7, #12]
 8002d7e:	691b      	ldr	r3, [r3, #16]
 8002d80:	2b00      	cmp	r3, #0
 8002d82:	d104      	bne.n	8002d8e <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8002d84:	2300      	movs	r3, #0
 8002d86:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	61bb      	str	r3, [r7, #24]
 8002d8c:	e003      	b.n	8002d96 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8002d8e:	68bb      	ldr	r3, [r7, #8]
 8002d90:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002d92:	2300      	movs	r3, #0
 8002d94:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8002d96:	e02e      	b.n	8002df6 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002d98:	683b      	ldr	r3, [r7, #0]
 8002d9a:	9300      	str	r3, [sp, #0]
 8002d9c:	697b      	ldr	r3, [r7, #20]
 8002d9e:	2200      	movs	r2, #0
 8002da0:	2180      	movs	r1, #128	@ 0x80
 8002da2:	68f8      	ldr	r0, [r7, #12]
 8002da4:	f000 f848 	bl	8002e38 <UART_WaitOnFlagUntilTimeout>
 8002da8:	4603      	mov	r3, r0
 8002daa:	2b00      	cmp	r3, #0
 8002dac:	d005      	beq.n	8002dba <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	2220      	movs	r2, #32
 8002db2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e03a      	b.n	8002e30 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8002dba:	69fb      	ldr	r3, [r7, #28]
 8002dbc:	2b00      	cmp	r3, #0
 8002dbe:	d10b      	bne.n	8002dd8 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8002dc0:	69bb      	ldr	r3, [r7, #24]
 8002dc2:	881b      	ldrh	r3, [r3, #0]
 8002dc4:	461a      	mov	r2, r3
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	681b      	ldr	r3, [r3, #0]
 8002dca:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002dce:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8002dd0:	69bb      	ldr	r3, [r7, #24]
 8002dd2:	3302      	adds	r3, #2
 8002dd4:	61bb      	str	r3, [r7, #24]
 8002dd6:	e007      	b.n	8002de8 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8002dd8:	69fb      	ldr	r3, [r7, #28]
 8002dda:	781a      	ldrb	r2, [r3, #0]
 8002ddc:	68fb      	ldr	r3, [r7, #12]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8002de2:	69fb      	ldr	r3, [r7, #28]
 8002de4:	3301      	adds	r3, #1
 8002de6:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8002de8:	68fb      	ldr	r3, [r7, #12]
 8002dea:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002dec:	b29b      	uxth	r3, r3
 8002dee:	3b01      	subs	r3, #1
 8002df0:	b29a      	uxth	r2, r3
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d1cb      	bne.n	8002d98 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	9300      	str	r3, [sp, #0]
 8002e04:	697b      	ldr	r3, [r7, #20]
 8002e06:	2200      	movs	r2, #0
 8002e08:	2140      	movs	r1, #64	@ 0x40
 8002e0a:	68f8      	ldr	r0, [r7, #12]
 8002e0c:	f000 f814 	bl	8002e38 <UART_WaitOnFlagUntilTimeout>
 8002e10:	4603      	mov	r3, r0
 8002e12:	2b00      	cmp	r3, #0
 8002e14:	d005      	beq.n	8002e22 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8002e16:	68fb      	ldr	r3, [r7, #12]
 8002e18:	2220      	movs	r2, #32
 8002e1a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8002e1e:	2303      	movs	r3, #3
 8002e20:	e006      	b.n	8002e30 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8002e22:	68fb      	ldr	r3, [r7, #12]
 8002e24:	2220      	movs	r2, #32
 8002e26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8002e2a:	2300      	movs	r3, #0
 8002e2c:	e000      	b.n	8002e30 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8002e2e:	2302      	movs	r3, #2
  }
}
 8002e30:	4618      	mov	r0, r3
 8002e32:	3720      	adds	r7, #32
 8002e34:	46bd      	mov	sp, r7
 8002e36:	bd80      	pop	{r7, pc}

08002e38 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002e38:	b580      	push	{r7, lr}
 8002e3a:	b086      	sub	sp, #24
 8002e3c:	af00      	add	r7, sp, #0
 8002e3e:	60f8      	str	r0, [r7, #12]
 8002e40:	60b9      	str	r1, [r7, #8]
 8002e42:	603b      	str	r3, [r7, #0]
 8002e44:	4613      	mov	r3, r2
 8002e46:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002e48:	e03b      	b.n	8002ec2 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e4a:	6a3b      	ldr	r3, [r7, #32]
 8002e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e50:	d037      	beq.n	8002ec2 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e52:	f7fe fd71 	bl	8001938 <HAL_GetTick>
 8002e56:	4602      	mov	r2, r0
 8002e58:	683b      	ldr	r3, [r7, #0]
 8002e5a:	1ad3      	subs	r3, r2, r3
 8002e5c:	6a3a      	ldr	r2, [r7, #32]
 8002e5e:	429a      	cmp	r2, r3
 8002e60:	d302      	bcc.n	8002e68 <UART_WaitOnFlagUntilTimeout+0x30>
 8002e62:	6a3b      	ldr	r3, [r7, #32]
 8002e64:	2b00      	cmp	r3, #0
 8002e66:	d101      	bne.n	8002e6c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002e68:	2303      	movs	r3, #3
 8002e6a:	e03a      	b.n	8002ee2 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	681b      	ldr	r3, [r3, #0]
 8002e70:	68db      	ldr	r3, [r3, #12]
 8002e72:	f003 0304 	and.w	r3, r3, #4
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d023      	beq.n	8002ec2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002e7a:	68bb      	ldr	r3, [r7, #8]
 8002e7c:	2b80      	cmp	r3, #128	@ 0x80
 8002e7e:	d020      	beq.n	8002ec2 <UART_WaitOnFlagUntilTimeout+0x8a>
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	2b40      	cmp	r3, #64	@ 0x40
 8002e84:	d01d      	beq.n	8002ec2 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	f003 0308 	and.w	r3, r3, #8
 8002e90:	2b08      	cmp	r3, #8
 8002e92:	d116      	bne.n	8002ec2 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002e94:	2300      	movs	r3, #0
 8002e96:	617b      	str	r3, [r7, #20]
 8002e98:	68fb      	ldr	r3, [r7, #12]
 8002e9a:	681b      	ldr	r3, [r3, #0]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	617b      	str	r3, [r7, #20]
 8002ea0:	68fb      	ldr	r3, [r7, #12]
 8002ea2:	681b      	ldr	r3, [r3, #0]
 8002ea4:	685b      	ldr	r3, [r3, #4]
 8002ea6:	617b      	str	r3, [r7, #20]
 8002ea8:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002eaa:	68f8      	ldr	r0, [r7, #12]
 8002eac:	f000 f81d 	bl	8002eea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	2208      	movs	r2, #8
 8002eb4:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002eb6:	68fb      	ldr	r3, [r7, #12]
 8002eb8:	2200      	movs	r2, #0
 8002eba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8002ebe:	2301      	movs	r3, #1
 8002ec0:	e00f      	b.n	8002ee2 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	681b      	ldr	r3, [r3, #0]
 8002ec6:	681a      	ldr	r2, [r3, #0]
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	4013      	ands	r3, r2
 8002ecc:	68ba      	ldr	r2, [r7, #8]
 8002ece:	429a      	cmp	r2, r3
 8002ed0:	bf0c      	ite	eq
 8002ed2:	2301      	moveq	r3, #1
 8002ed4:	2300      	movne	r3, #0
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	461a      	mov	r2, r3
 8002eda:	79fb      	ldrb	r3, [r7, #7]
 8002edc:	429a      	cmp	r2, r3
 8002ede:	d0b4      	beq.n	8002e4a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002ee0:	2300      	movs	r3, #0
}
 8002ee2:	4618      	mov	r0, r3
 8002ee4:	3718      	adds	r7, #24
 8002ee6:	46bd      	mov	sp, r7
 8002ee8:	bd80      	pop	{r7, pc}

08002eea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002eea:	b480      	push	{r7}
 8002eec:	b095      	sub	sp, #84	@ 0x54
 8002eee:	af00      	add	r7, sp, #0
 8002ef0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	330c      	adds	r3, #12
 8002ef8:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002efa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002efc:	e853 3f00 	ldrex	r3, [r3]
 8002f00:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8002f02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002f04:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8002f08:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	330c      	adds	r3, #12
 8002f10:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8002f12:	643a      	str	r2, [r7, #64]	@ 0x40
 8002f14:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f16:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8002f18:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8002f1a:	e841 2300 	strex	r3, r2, [r1]
 8002f1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8002f20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002f22:	2b00      	cmp	r3, #0
 8002f24:	d1e5      	bne.n	8002ef2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	3314      	adds	r3, #20
 8002f2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f2e:	6a3b      	ldr	r3, [r7, #32]
 8002f30:	e853 3f00 	ldrex	r3, [r3]
 8002f34:	61fb      	str	r3, [r7, #28]
   return(result);
 8002f36:	69fb      	ldr	r3, [r7, #28]
 8002f38:	f023 0301 	bic.w	r3, r3, #1
 8002f3c:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	681b      	ldr	r3, [r3, #0]
 8002f42:	3314      	adds	r3, #20
 8002f44:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002f46:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002f48:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f4a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002f4c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8002f4e:	e841 2300 	strex	r3, r2, [r1]
 8002f52:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002f54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f56:	2b00      	cmp	r3, #0
 8002f58:	d1e5      	bne.n	8002f26 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002f5e:	2b01      	cmp	r3, #1
 8002f60:	d119      	bne.n	8002f96 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	330c      	adds	r3, #12
 8002f68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	e853 3f00 	ldrex	r3, [r3]
 8002f70:	60bb      	str	r3, [r7, #8]
   return(result);
 8002f72:	68bb      	ldr	r3, [r7, #8]
 8002f74:	f023 0310 	bic.w	r3, r3, #16
 8002f78:	647b      	str	r3, [r7, #68]	@ 0x44
 8002f7a:	687b      	ldr	r3, [r7, #4]
 8002f7c:	681b      	ldr	r3, [r3, #0]
 8002f7e:	330c      	adds	r3, #12
 8002f80:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8002f82:	61ba      	str	r2, [r7, #24]
 8002f84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002f86:	6979      	ldr	r1, [r7, #20]
 8002f88:	69ba      	ldr	r2, [r7, #24]
 8002f8a:	e841 2300 	strex	r3, r2, [r1]
 8002f8e:	613b      	str	r3, [r7, #16]
   return(result);
 8002f90:	693b      	ldr	r3, [r7, #16]
 8002f92:	2b00      	cmp	r3, #0
 8002f94:	d1e5      	bne.n	8002f62 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	2220      	movs	r2, #32
 8002f9a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	2200      	movs	r2, #0
 8002fa2:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002fa4:	bf00      	nop
 8002fa6:	3754      	adds	r7, #84	@ 0x54
 8002fa8:	46bd      	mov	sp, r7
 8002faa:	bc80      	pop	{r7}
 8002fac:	4770      	bx	lr
	...

08002fb0 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002fb0:	b580      	push	{r7, lr}
 8002fb2:	b084      	sub	sp, #16
 8002fb4:	af00      	add	r7, sp, #0
 8002fb6:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	691b      	ldr	r3, [r3, #16]
 8002fbe:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	68da      	ldr	r2, [r3, #12]
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	681b      	ldr	r3, [r3, #0]
 8002fca:	430a      	orrs	r2, r1
 8002fcc:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8002fce:	687b      	ldr	r3, [r7, #4]
 8002fd0:	689a      	ldr	r2, [r3, #8]
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	691b      	ldr	r3, [r3, #16]
 8002fd6:	431a      	orrs	r2, r3
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	695b      	ldr	r3, [r3, #20]
 8002fdc:	4313      	orrs	r3, r2
 8002fde:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	68db      	ldr	r3, [r3, #12]
 8002fe6:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002fea:	f023 030c 	bic.w	r3, r3, #12
 8002fee:	687a      	ldr	r2, [r7, #4]
 8002ff0:	6812      	ldr	r2, [r2, #0]
 8002ff2:	68b9      	ldr	r1, [r7, #8]
 8002ff4:	430b      	orrs	r3, r1
 8002ff6:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	681b      	ldr	r3, [r3, #0]
 8002ffc:	695b      	ldr	r3, [r3, #20]
 8002ffe:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	699a      	ldr	r2, [r3, #24]
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	681b      	ldr	r3, [r3, #0]
 800300a:	430a      	orrs	r2, r1
 800300c:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a2c      	ldr	r2, [pc, #176]	@ (80030c4 <UART_SetConfig+0x114>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d103      	bne.n	8003020 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8003018:	f7ff fb1a 	bl	8002650 <HAL_RCC_GetPCLK2Freq>
 800301c:	60f8      	str	r0, [r7, #12]
 800301e:	e002      	b.n	8003026 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8003020:	f7ff fb02 	bl	8002628 <HAL_RCC_GetPCLK1Freq>
 8003024:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8003026:	68fa      	ldr	r2, [r7, #12]
 8003028:	4613      	mov	r3, r2
 800302a:	009b      	lsls	r3, r3, #2
 800302c:	4413      	add	r3, r2
 800302e:	009a      	lsls	r2, r3, #2
 8003030:	441a      	add	r2, r3
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	685b      	ldr	r3, [r3, #4]
 8003036:	009b      	lsls	r3, r3, #2
 8003038:	fbb2 f3f3 	udiv	r3, r2, r3
 800303c:	4a22      	ldr	r2, [pc, #136]	@ (80030c8 <UART_SetConfig+0x118>)
 800303e:	fba2 2303 	umull	r2, r3, r2, r3
 8003042:	095b      	lsrs	r3, r3, #5
 8003044:	0119      	lsls	r1, r3, #4
 8003046:	68fa      	ldr	r2, [r7, #12]
 8003048:	4613      	mov	r3, r2
 800304a:	009b      	lsls	r3, r3, #2
 800304c:	4413      	add	r3, r2
 800304e:	009a      	lsls	r2, r3, #2
 8003050:	441a      	add	r2, r3
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	685b      	ldr	r3, [r3, #4]
 8003056:	009b      	lsls	r3, r3, #2
 8003058:	fbb2 f2f3 	udiv	r2, r2, r3
 800305c:	4b1a      	ldr	r3, [pc, #104]	@ (80030c8 <UART_SetConfig+0x118>)
 800305e:	fba3 0302 	umull	r0, r3, r3, r2
 8003062:	095b      	lsrs	r3, r3, #5
 8003064:	2064      	movs	r0, #100	@ 0x64
 8003066:	fb00 f303 	mul.w	r3, r0, r3
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	011b      	lsls	r3, r3, #4
 800306e:	3332      	adds	r3, #50	@ 0x32
 8003070:	4a15      	ldr	r2, [pc, #84]	@ (80030c8 <UART_SetConfig+0x118>)
 8003072:	fba2 2303 	umull	r2, r3, r2, r3
 8003076:	095b      	lsrs	r3, r3, #5
 8003078:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 800307c:	4419      	add	r1, r3
 800307e:	68fa      	ldr	r2, [r7, #12]
 8003080:	4613      	mov	r3, r2
 8003082:	009b      	lsls	r3, r3, #2
 8003084:	4413      	add	r3, r2
 8003086:	009a      	lsls	r2, r3, #2
 8003088:	441a      	add	r2, r3
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	685b      	ldr	r3, [r3, #4]
 800308e:	009b      	lsls	r3, r3, #2
 8003090:	fbb2 f2f3 	udiv	r2, r2, r3
 8003094:	4b0c      	ldr	r3, [pc, #48]	@ (80030c8 <UART_SetConfig+0x118>)
 8003096:	fba3 0302 	umull	r0, r3, r3, r2
 800309a:	095b      	lsrs	r3, r3, #5
 800309c:	2064      	movs	r0, #100	@ 0x64
 800309e:	fb00 f303 	mul.w	r3, r0, r3
 80030a2:	1ad3      	subs	r3, r2, r3
 80030a4:	011b      	lsls	r3, r3, #4
 80030a6:	3332      	adds	r3, #50	@ 0x32
 80030a8:	4a07      	ldr	r2, [pc, #28]	@ (80030c8 <UART_SetConfig+0x118>)
 80030aa:	fba2 2303 	umull	r2, r3, r2, r3
 80030ae:	095b      	lsrs	r3, r3, #5
 80030b0:	f003 020f 	and.w	r2, r3, #15
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	440a      	add	r2, r1
 80030ba:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 80030bc:	bf00      	nop
 80030be:	3710      	adds	r7, #16
 80030c0:	46bd      	mov	sp, r7
 80030c2:	bd80      	pop	{r7, pc}
 80030c4:	40013800 	.word	0x40013800
 80030c8:	51eb851f 	.word	0x51eb851f

080030cc <BCC_WakeUpPatternSpi>:
 * Function Name : BCC_WakeUpPatternSpi
 * Description   : This function does a transition of CSB from low to high.
 *
 *END**************************************************************************/
static inline void BCC_WakeUpPatternSpi(const bcc_drv_config_t* const drvConfig)
{
 80030cc:	b580      	push	{r7, lr}
 80030ce:	b082      	sub	sp, #8
 80030d0:	af00      	add	r7, sp, #0
 80030d2:	6078      	str	r0, [r7, #4]
    /* A transition of CSB from low to high. */
    /* CSB low for 80 us (65 us would be sufficient for MC33772C). */
    BCC_MCU_WriteCsbPin(drvConfig->drvInstance, 0);
 80030d4:	687b      	ldr	r3, [r7, #4]
 80030d6:	781b      	ldrb	r3, [r3, #0]
 80030d8:	2100      	movs	r1, #0
 80030da:	4618      	mov	r0, r3
 80030dc:	f001 fd44 	bl	8004b68 <BCC_MCU_WriteCsbPin>
    BCC_MCU_WaitUs(44);
 80030e0:	202c      	movs	r0, #44	@ 0x2c
 80030e2:	f001 fd8a 	bl	8004bfa <BCC_MCU_WaitUs>

    /* CSB high for 440 us. */
    BCC_MCU_WriteCsbPin(drvConfig->drvInstance, 1);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	781b      	ldrb	r3, [r3, #0]
 80030ea:	2101      	movs	r1, #1
 80030ec:	4618      	mov	r0, r3
 80030ee:	f001 fd3b 	bl	8004b68 <BCC_MCU_WriteCsbPin>
    BCC_MCU_WaitUs(44);
 80030f2:	202c      	movs	r0, #44	@ 0x2c
 80030f4:	f001 fd81 	bl	8004bfa <BCC_MCU_WaitUs>
}
 80030f8:	bf00      	nop
 80030fa:	3708      	adds	r7, #8
 80030fc:	46bd      	mov	sp, r7
 80030fe:	bd80      	pop	{r7, pc}

08003100 <BCC_WakeUpPatternTpl>:
 * Description   : This function does two consecutive transitions of CSB_TX from
 *                 low to high.
 *
 *END**************************************************************************/
static inline void BCC_WakeUpPatternTpl(const bcc_drv_config_t* const drvConfig)
{
 8003100:	b580      	push	{r7, lr}
 8003102:	b082      	sub	sp, #8
 8003104:	af00      	add	r7, sp, #0
 8003106:	6078      	str	r0, [r7, #4]
    /* CSB_TX low for 25 us. */
    BCC_MCU_WriteCsbPin(drvConfig->drvInstance, 0);
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	781b      	ldrb	r3, [r3, #0]
 800310c:	2100      	movs	r1, #0
 800310e:	4618      	mov	r0, r3
 8003110:	f001 fd2a 	bl	8004b68 <BCC_MCU_WriteCsbPin>
    BCC_MCU_WaitUs(BCC_WAKE_PULSE_US);
 8003114:	2019      	movs	r0, #25
 8003116:	f001 fd70 	bl	8004bfa <BCC_MCU_WaitUs>

    /* CSB_TX high for 600 us. */
    BCC_MCU_WriteCsbPin(drvConfig->drvInstance, 1);
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	781b      	ldrb	r3, [r3, #0]
 800311e:	2101      	movs	r1, #1
 8003120:	4618      	mov	r0, r3
 8003122:	f001 fd21 	bl	8004b68 <BCC_MCU_WriteCsbPin>
    BCC_MCU_WaitUs(BCC_T_WAKE_DELAY_US);
 8003126:	f44f 7016 	mov.w	r0, #600	@ 0x258
 800312a:	f001 fd66 	bl	8004bfa <BCC_MCU_WaitUs>

    /* CSB_TX low for 25 us. */
    BCC_MCU_WriteCsbPin(drvConfig->drvInstance, 0);
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	781b      	ldrb	r3, [r3, #0]
 8003132:	2100      	movs	r1, #0
 8003134:	4618      	mov	r0, r3
 8003136:	f001 fd17 	bl	8004b68 <BCC_MCU_WriteCsbPin>
    BCC_MCU_WaitUs(BCC_WAKE_PULSE_US);
 800313a:	2019      	movs	r0, #25
 800313c:	f001 fd5d 	bl	8004bfa <BCC_MCU_WaitUs>

    /* CSB_TX high. */
    BCC_MCU_WriteCsbPin(drvConfig->drvInstance, 1);
 8003140:	687b      	ldr	r3, [r7, #4]
 8003142:	781b      	ldrb	r3, [r3, #0]
 8003144:	2101      	movs	r1, #1
 8003146:	4618      	mov	r0, r3
 8003148:	f001 fd0e 	bl	8004b68 <BCC_MCU_WriteCsbPin>
    /* Time to switch Sleep mode to normal mode after TPL bus wake-up. */
    BCC_MCU_WaitUs(BCC_T_WU_WAIT_US * drvConfig->devicesCnt);
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	789b      	ldrb	r3, [r3, #2]
 8003150:	461a      	mov	r2, r3
 8003152:	f240 23ee 	movw	r3, #750	@ 0x2ee
 8003156:	fb02 f303 	mul.w	r3, r2, r3
 800315a:	4618      	mov	r0, r3
 800315c:	f001 fd4d 	bl	8004bfa <BCC_MCU_WaitUs>
}
 8003160:	bf00      	nop
 8003162:	3708      	adds	r7, #8
 8003164:	46bd      	mov	sp, r7
 8003166:	bd80      	pop	{r7, pc}

08003168 <BCC_AssignCid>:
 *                 to zero.
 *
 *END**************************************************************************/
static bcc_status_t BCC_AssignCid(bcc_drv_config_t* const drvConfig,
    const bcc_cid_t cid)
{
 8003168:	b580      	push	{r7, lr}
 800316a:	b086      	sub	sp, #24
 800316c:	af02      	add	r7, sp, #8
 800316e:	6078      	str	r0, [r7, #4]
 8003170:	460b      	mov	r3, r1
 8003172:	70fb      	strb	r3, [r7, #3]
    /* Check if unassigned node replies. This is the first reading after device
     * reset. */
    /* Note: In SPI communication mode, the device responds with all bit filed
     * set to zero except message counter and the correct CRC to the very first
     * MCU <-> MC33771C/772C message. */
    status = BCC_Reg_Read(drvConfig, BCC_CID_UNASSIG, MC33771C_INIT_OFFSET, 1U, &readVal);
 8003174:	f107 030a 	add.w	r3, r7, #10
 8003178:	9300      	str	r3, [sp, #0]
 800317a:	2301      	movs	r3, #1
 800317c:	2201      	movs	r2, #1
 800317e:	2100      	movs	r1, #0
 8003180:	6878      	ldr	r0, [r7, #4]
 8003182:	f000 f9c6 	bl	8003512 <BCC_Reg_Read>
 8003186:	4603      	mov	r3, r0
 8003188:	737b      	strb	r3, [r7, #13]
    if ((status != BCC_STATUS_SUCCESS) && (status != BCC_STATUS_COM_NULL))
 800318a:	7b7b      	ldrb	r3, [r7, #13]
 800318c:	2b00      	cmp	r3, #0
 800318e:	d004      	beq.n	800319a <BCC_AssignCid+0x32>
 8003190:	7b7b      	ldrb	r3, [r7, #13]
 8003192:	2b07      	cmp	r3, #7
 8003194:	d001      	beq.n	800319a <BCC_AssignCid+0x32>
    {
        return status;
 8003196:	7b7b      	ldrb	r3, [r7, #13]
 8003198:	e099      	b.n	80032ce <BCC_AssignCid+0x166>

    /* Assign CID;
     * Terminate RDTX_OUT of the last node in TPL setup without loop-back.
     * Stop forwarding only for MC33772C in TPL setup with one node and no
     * loop-back. RDTX_OUT should not be terminated in this case. */
    writeVal = MC33771C_INIT_CID(cid) |
 800319a:	78fb      	ldrb	r3, [r7, #3]
 800319c:	b29b      	uxth	r3, r3
 800319e:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80031a2:	81fb      	strh	r3, [r7, #14]
               MC33771C_INIT_RDTX_IN(MC33771C_INIT_RDTX_IN_DISABLED_ENUM_VAL);
    if ((drvConfig->commMode == BCC_MODE_TPL) &&
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	785b      	ldrb	r3, [r3, #1]
 80031a8:	2b01      	cmp	r3, #1
 80031aa:	d117      	bne.n	80031dc <BCC_AssignCid+0x74>
        (drvConfig->devicesCnt == 1U) &&
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	789b      	ldrb	r3, [r3, #2]
    if ((drvConfig->commMode == BCC_MODE_TPL) &&
 80031b0:	2b01      	cmp	r3, #1
 80031b2:	d113      	bne.n	80031dc <BCC_AssignCid+0x74>
        (!drvConfig->loopBack) &&
 80031b4:	687b      	ldr	r3, [r7, #4]
 80031b6:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 80031ba:	f083 0301 	eor.w	r3, r3, #1
 80031be:	b2db      	uxtb	r3, r3
        (drvConfig->devicesCnt == 1U) &&
 80031c0:	2b00      	cmp	r3, #0
 80031c2:	d00b      	beq.n	80031dc <BCC_AssignCid+0x74>
        (drvConfig->device[(uint8_t)cid - 1] == BCC_DEVICE_MC33772C))
 80031c4:	78fb      	ldrb	r3, [r7, #3]
 80031c6:	3b01      	subs	r3, #1
 80031c8:	687a      	ldr	r2, [r7, #4]
 80031ca:	4413      	add	r3, r2
 80031cc:	78db      	ldrb	r3, [r3, #3]
        (!drvConfig->loopBack) &&
 80031ce:	2b01      	cmp	r3, #1
 80031d0:	d104      	bne.n	80031dc <BCC_AssignCid+0x74>
    {
        writeVal |= MC33772C_INIT_TPL2_TX_TERM(MC33772C_INIT_TPL2_TX_TERM_DISABLED_ENUM_VAL) |
 80031d2:	89fb      	ldrh	r3, [r7, #14]
 80031d4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80031d8:	81fb      	strh	r3, [r7, #14]
 80031da:	e021      	b.n	8003220 <BCC_AssignCid+0xb8>
                    MC33772C_INIT_BUS_FW(MC33772C_INIT_BUS_FW_DISABLED_ENUM_VAL);
    }
    else if ((drvConfig->commMode == BCC_MODE_TPL) &&
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	785b      	ldrb	r3, [r3, #1]
 80031e0:	2b01      	cmp	r3, #1
 80031e2:	d117      	bne.n	8003214 <BCC_AssignCid+0xac>
             ((uint8_t)cid == drvConfig->devicesCnt) &&
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	789b      	ldrb	r3, [r3, #2]
    else if ((drvConfig->commMode == BCC_MODE_TPL) &&
 80031e8:	78fa      	ldrb	r2, [r7, #3]
 80031ea:	429a      	cmp	r2, r3
 80031ec:	d112      	bne.n	8003214 <BCC_AssignCid+0xac>
             (!drvConfig->loopBack))
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	f893 30c0 	ldrb.w	r3, [r3, #192]	@ 0xc0
 80031f4:	f083 0301 	eor.w	r3, r3, #1
 80031f8:	b2db      	uxtb	r3, r3
             ((uint8_t)cid == drvConfig->devicesCnt) &&
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d00a      	beq.n	8003214 <BCC_AssignCid+0xac>
    {
        writeVal |= MC33771C_INIT_RDTX_OUT(MC33771C_INIT_RDTX_OUT_ENABLED_ENUM_VAL);
 80031fe:	89fb      	ldrh	r3, [r7, #14]
 8003200:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8003204:	81fb      	strh	r3, [r7, #14]

        if (drvConfig->device[(uint8_t)cid - 1] == BCC_DEVICE_MC33772C)
 8003206:	78fb      	ldrb	r3, [r7, #3]
 8003208:	3b01      	subs	r3, #1
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	4413      	add	r3, r2
 800320e:	78db      	ldrb	r3, [r3, #3]
 8003210:	2b01      	cmp	r3, #1
 8003212:	e005      	b.n	8003220 <BCC_AssignCid+0xb8>
    }
    else
    {
        writeVal |= MC33771C_INIT_RDTX_OUT(MC33771C_INIT_RDTX_OUT_DISABLED_ENUM_VAL);

        if (drvConfig->device[(uint8_t)cid - 1] == BCC_DEVICE_MC33772C)
 8003214:	78fb      	ldrb	r3, [r7, #3]
 8003216:	3b01      	subs	r3, #1
 8003218:	687a      	ldr	r2, [r7, #4]
 800321a:	4413      	add	r3, r2
 800321c:	78db      	ldrb	r3, [r3, #3]
 800321e:	2b01      	cmp	r3, #1
        {
            writeVal |= MC33772C_INIT_BUS_FW(MC33772C_INIT_BUS_FW_ENABLED_ENUM_VAL);
        }
    }

    status = BCC_Reg_Write(drvConfig, BCC_CID_UNASSIG, MC33771C_INIT_OFFSET, writeVal);
 8003220:	89fb      	ldrh	r3, [r7, #14]
 8003222:	2201      	movs	r2, #1
 8003224:	2100      	movs	r1, #0
 8003226:	6878      	ldr	r0, [r7, #4]
 8003228:	f000 f993 	bl	8003552 <BCC_Reg_Write>
 800322c:	4603      	mov	r3, r0
 800322e:	737b      	strb	r3, [r7, #13]
    if (status == BCC_STATUS_SUCCESS)
 8003230:	7b7b      	ldrb	r3, [r7, #13]
 8003232:	2b00      	cmp	r3, #0
 8003234:	d11c      	bne.n	8003270 <BCC_AssignCid+0x108>
        /* Store the last received message counter value from device with CID=0
         * into drvConfig for appropriate (newly assigned) CID.
         * Note: In TPL mode, a response is generated only for read commands,
         * i.e. message counter is incremented only by read commands. In SPI mode,
         * message counter was incremented also by the write command! */
        drvConfig->drvData.msgCntr[(uint8_t)cid] = drvConfig->drvData.msgCntr[0];
 8003236:	78fb      	ldrb	r3, [r7, #3]
 8003238:	687a      	ldr	r2, [r7, #4]
 800323a:	f892 1140 	ldrb.w	r1, [r2, #320]	@ 0x140
 800323e:	687a      	ldr	r2, [r7, #4]
 8003240:	4413      	add	r3, r2
 8003242:	460a      	mov	r2, r1
 8003244:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140

        /* Check if assigned node replies. */
        status = BCC_Reg_Read(drvConfig, cid, MC33771C_INIT_OFFSET, 1U, &readVal);
 8003248:	78f9      	ldrb	r1, [r7, #3]
 800324a:	f107 030a 	add.w	r3, r7, #10
 800324e:	9300      	str	r3, [sp, #0]
 8003250:	2301      	movs	r3, #1
 8003252:	2201      	movs	r2, #1
 8003254:	6878      	ldr	r0, [r7, #4]
 8003256:	f000 f95c 	bl	8003512 <BCC_Reg_Read>
 800325a:	4603      	mov	r3, r0
 800325c:	737b      	strb	r3, [r7, #13]

        /* Check the written data. */
        if ((status == BCC_STATUS_SUCCESS) && (writeVal != readVal))
 800325e:	7b7b      	ldrb	r3, [r7, #13]
 8003260:	2b00      	cmp	r3, #0
 8003262:	d105      	bne.n	8003270 <BCC_AssignCid+0x108>
 8003264:	897b      	ldrh	r3, [r7, #10]
 8003266:	89fa      	ldrh	r2, [r7, #14]
 8003268:	429a      	cmp	r2, r3
 800326a:	d001      	beq.n	8003270 <BCC_AssignCid+0x108>
        {
            status = BCC_STATUS_SPI_FAIL;
 800326c:	2302      	movs	r3, #2
 800326e:	737b      	strb	r3, [r7, #13]
        }
    }

    if (status != BCC_STATUS_SUCCESS)
 8003270:	7b7b      	ldrb	r3, [r7, #13]
 8003272:	2b00      	cmp	r3, #0
 8003274:	d02a      	beq.n	80032cc <BCC_AssignCid+0x164>
    {
        /* Wait and try to assign CID once again. */
        BCC_MCU_WaitUs(75U);
 8003276:	204b      	movs	r0, #75	@ 0x4b
 8003278:	f001 fcbf 	bl	8004bfa <BCC_MCU_WaitUs>

        status = BCC_Reg_Write(drvConfig, BCC_CID_UNASSIG, MC33771C_INIT_OFFSET, writeVal);
 800327c:	89fb      	ldrh	r3, [r7, #14]
 800327e:	2201      	movs	r2, #1
 8003280:	2100      	movs	r1, #0
 8003282:	6878      	ldr	r0, [r7, #4]
 8003284:	f000 f965 	bl	8003552 <BCC_Reg_Write>
 8003288:	4603      	mov	r3, r0
 800328a:	737b      	strb	r3, [r7, #13]
        if (status == BCC_STATUS_SUCCESS)
 800328c:	7b7b      	ldrb	r3, [r7, #13]
 800328e:	2b00      	cmp	r3, #0
 8003290:	d11c      	bne.n	80032cc <BCC_AssignCid+0x164>
        {
            /* Store the last message counter value into drvConfig for appropriate CID.
             * Note: In TPL mode, a response is generated only for read commands. i.e. message
             * counter is incremented only by them. In SPI mode, message counter is
             * incremented by all types of commands! */
            drvConfig->drvData.msgCntr[(uint8_t)cid] = drvConfig->drvData.msgCntr[0];
 8003292:	78fb      	ldrb	r3, [r7, #3]
 8003294:	687a      	ldr	r2, [r7, #4]
 8003296:	f892 1140 	ldrb.w	r1, [r2, #320]	@ 0x140
 800329a:	687a      	ldr	r2, [r7, #4]
 800329c:	4413      	add	r3, r2
 800329e:	460a      	mov	r2, r1
 80032a0:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140

            status = BCC_Reg_Read(drvConfig, cid, MC33771C_INIT_OFFSET, 1U, &readVal);
 80032a4:	78f9      	ldrb	r1, [r7, #3]
 80032a6:	f107 030a 	add.w	r3, r7, #10
 80032aa:	9300      	str	r3, [sp, #0]
 80032ac:	2301      	movs	r3, #1
 80032ae:	2201      	movs	r2, #1
 80032b0:	6878      	ldr	r0, [r7, #4]
 80032b2:	f000 f92e 	bl	8003512 <BCC_Reg_Read>
 80032b6:	4603      	mov	r3, r0
 80032b8:	737b      	strb	r3, [r7, #13]

            /* Check the written data. */
            if ((status == BCC_STATUS_SUCCESS) && (writeVal != readVal))
 80032ba:	7b7b      	ldrb	r3, [r7, #13]
 80032bc:	2b00      	cmp	r3, #0
 80032be:	d105      	bne.n	80032cc <BCC_AssignCid+0x164>
 80032c0:	897b      	ldrh	r3, [r7, #10]
 80032c2:	89fa      	ldrh	r2, [r7, #14]
 80032c4:	429a      	cmp	r2, r3
 80032c6:	d001      	beq.n	80032cc <BCC_AssignCid+0x164>
            {
                status = BCC_STATUS_SPI_FAIL;
 80032c8:	2302      	movs	r3, #2
 80032ca:	737b      	strb	r3, [r7, #13]
            }
        }
    }

    return status;
 80032cc:	7b7b      	ldrb	r3, [r7, #13]
}
 80032ce:	4618      	mov	r0, r3
 80032d0:	3710      	adds	r7, #16
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <BCC_InitDevices>:
 * Description   : This function wakes device(s) up, resets them (if needed),
 *                 assigns CIDs and checks the communication.
 *
 *END**************************************************************************/
static bcc_status_t BCC_InitDevices(bcc_drv_config_t* const drvConfig)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b084      	sub	sp, #16
 80032da:	af00      	add	r7, sp, #0
 80032dc:	6078      	str	r0, [r7, #4]
    bcc_status_t status;

    /* Wake-up all configured devices (in case they are in SLEEP mode) or
     * move the first device (device closest to MC33664) from IDLE mode to
     * NORMAL mode (in case devices are in IDLE mode). */
    BCC_WakeUp(drvConfig);
 80032de:	6878      	ldr	r0, [r7, #4]
 80032e0:	f000 f8db 	bl	800349a <BCC_WakeUp>
    /* Reset all configured devices (in case they are already initialized).
     * If the devices are not initialized (CID is equal to 000000b), a write
     * command is sent via communication interface, but the software reset is
     * not performed as only INIT register of uninitialized devices can be
     * written by the pack controller. */
    (void)BCC_SoftwareReset(drvConfig, (drvConfig->commMode == BCC_MODE_TPL) ? BCC_CID_UNASSIG : BCC_CID_DEV1);
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	785b      	ldrb	r3, [r3, #1]
 80032e8:	2b01      	cmp	r3, #1
 80032ea:	bf14      	ite	ne
 80032ec:	2301      	movne	r3, #1
 80032ee:	2300      	moveq	r3, #0
 80032f0:	b2db      	uxtb	r3, r3
 80032f2:	4619      	mov	r1, r3
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	f000 f8e3 	bl	80034c0 <BCC_SoftwareReset>

    /* Wait for 5 ms - for the IC to be ready for initialization. */
    BCC_MCU_WaitMs(BCC_T_VPWR_READY_MS);
 80032fa:	2005      	movs	r0, #5
 80032fc:	f001 fc70 	bl	8004be0 <BCC_MCU_WaitMs>

    /* Assign CID to the first node and terminate its RDTX_OUT if only one
     * device is utilised and if loop-back is not required. */
    status = BCC_AssignCid(drvConfig, BCC_CID_DEV1);
 8003300:	2101      	movs	r1, #1
 8003302:	6878      	ldr	r0, [r7, #4]
 8003304:	f7ff ff30 	bl	8003168 <BCC_AssignCid>
 8003308:	4603      	mov	r3, r0
 800330a:	73fb      	strb	r3, [r7, #15]
    if (status != BCC_STATUS_SUCCESS)
 800330c:	7bfb      	ldrb	r3, [r7, #15]
 800330e:	2b00      	cmp	r3, #0
 8003310:	d001      	beq.n	8003316 <BCC_InitDevices+0x40>
    {
        return status;
 8003312:	7bfb      	ldrb	r3, [r7, #15]
 8003314:	e000      	b.n	8003318 <BCC_InitDevices+0x42>
//        {
//            return status;
//        }
//    }

    return status;
 8003316:	7bfb      	ldrb	r3, [r7, #15]
}
 8003318:	4618      	mov	r0, r3
 800331a:	3710      	adds	r7, #16
 800331c:	46bd      	mov	sp, r7
 800331e:	bd80      	pop	{r7, pc}

08003320 <BCC_Init>:
 * Description   : This function initializes the battery cell controller
 *                 device(s), assigns CID and initializes internal driver data.
 *
 *END**************************************************************************/
bcc_status_t BCC_Init(bcc_drv_config_t* const drvConfig)
{
 8003320:	b580      	push	{r7, lr}
 8003322:	b084      	sub	sp, #16
 8003324:	af00      	add	r7, sp, #0
 8003326:	6078      	str	r0, [r7, #4]
//    bcc_status_t status;

//    BCC_MCU_Assert(drvConfig != NULL);

    /* Check the drvConfig structure and initialize driver variables. */
    if ((drvConfig->commMode != BCC_MODE_SPI) &&
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	785b      	ldrb	r3, [r3, #1]
 800332c:	2b00      	cmp	r3, #0
 800332e:	d005      	beq.n	800333c <BCC_Init+0x1c>
        (drvConfig->commMode != BCC_MODE_TPL))
 8003330:	687b      	ldr	r3, [r7, #4]
 8003332:	785b      	ldrb	r3, [r3, #1]
    if ((drvConfig->commMode != BCC_MODE_SPI) &&
 8003334:	2b01      	cmp	r3, #1
 8003336:	d001      	beq.n	800333c <BCC_Init+0x1c>
    {
        return BCC_STATUS_PARAM_RANGE;
 8003338:	2301      	movs	r3, #1
 800333a:	e08a      	b.n	8003452 <BCC_Init+0x132>
    }

    if ((drvConfig->devicesCnt == 0) ||
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	789b      	ldrb	r3, [r3, #2]
 8003340:	2b00      	cmp	r3, #0
 8003342:	d00b      	beq.n	800335c <BCC_Init+0x3c>
        (drvConfig->devicesCnt > ((drvConfig->commMode == BCC_MODE_SPI) ?
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	789b      	ldrb	r3, [r3, #2]
 8003348:	461a      	mov	r2, r3
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	785b      	ldrb	r3, [r3, #1]
                BCC_DEVICE_CNT_MAX_SPI : BCC_DEVICE_CNT_MAX_TPL)))
 800334e:	2b00      	cmp	r3, #0
 8003350:	d101      	bne.n	8003356 <BCC_Init+0x36>
 8003352:	2301      	movs	r3, #1
 8003354:	e000      	b.n	8003358 <BCC_Init+0x38>
 8003356:	233f      	movs	r3, #63	@ 0x3f
    if ((drvConfig->devicesCnt == 0) ||
 8003358:	4293      	cmp	r3, r2
 800335a:	d201      	bcs.n	8003360 <BCC_Init+0x40>
    {
        return BCC_STATUS_PARAM_RANGE;
 800335c:	2301      	movs	r3, #1
 800335e:	e078      	b.n	8003452 <BCC_Init+0x132>
    }

    for (dev = 0; dev < drvConfig->devicesCnt; dev++)
 8003360:	2300      	movs	r3, #0
 8003362:	73fb      	strb	r3, [r7, #15]
 8003364:	e05e      	b.n	8003424 <BCC_Init+0x104>
    {
        drvConfig->drvData.msgCntr[dev] = 0U;
 8003366:	7bfb      	ldrb	r3, [r7, #15]
 8003368:	687a      	ldr	r2, [r7, #4]
 800336a:	4413      	add	r3, r2
 800336c:	2200      	movs	r2, #0
 800336e:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140
        if (drvConfig->device[dev] == BCC_DEVICE_MC33771C)
 8003372:	7bfb      	ldrb	r3, [r7, #15]
 8003374:	687a      	ldr	r2, [r7, #4]
 8003376:	4413      	add	r3, r2
 8003378:	78db      	ldrb	r3, [r3, #3]
 800337a:	2b00      	cmp	r3, #0
 800337c:	d123      	bne.n	80033c6 <BCC_Init+0xa6>
        {
            if (!BCC_IS_IN_RANGE(drvConfig->cellCnt[dev], MC33771C_MIN_CELLS, MC33771C_MAX_CELLS))
 800337e:	7bfb      	ldrb	r3, [r7, #15]
 8003380:	687a      	ldr	r2, [r7, #4]
 8003382:	3320      	adds	r3, #32
 8003384:	005b      	lsls	r3, r3, #1
 8003386:	4413      	add	r3, r2
 8003388:	885b      	ldrh	r3, [r3, #2]
 800338a:	2b06      	cmp	r3, #6
 800338c:	d907      	bls.n	800339e <BCC_Init+0x7e>
 800338e:	7bfb      	ldrb	r3, [r7, #15]
 8003390:	687a      	ldr	r2, [r7, #4]
 8003392:	3320      	adds	r3, #32
 8003394:	005b      	lsls	r3, r3, #1
 8003396:	4413      	add	r3, r2
 8003398:	885b      	ldrh	r3, [r3, #2]
 800339a:	2b0e      	cmp	r3, #14
 800339c:	d901      	bls.n	80033a2 <BCC_Init+0x82>
            {
                return BCC_STATUS_PARAM_RANGE;
 800339e:	2301      	movs	r3, #1
 80033a0:	e057      	b.n	8003452 <BCC_Init+0x132>
            }
            drvConfig->drvData.cellMap[dev] = s_cellMap33771c[drvConfig->cellCnt[dev]];
 80033a2:	7bfb      	ldrb	r3, [r7, #15]
 80033a4:	687a      	ldr	r2, [r7, #4]
 80033a6:	3320      	adds	r3, #32
 80033a8:	005b      	lsls	r3, r3, #1
 80033aa:	4413      	add	r3, r2
 80033ac:	885b      	ldrh	r3, [r3, #2]
 80033ae:	4619      	mov	r1, r3
 80033b0:	7bfb      	ldrb	r3, [r7, #15]
 80033b2:	4a2a      	ldr	r2, [pc, #168]	@ (800345c <BCC_Init+0x13c>)
 80033b4:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 80033b8:	687a      	ldr	r2, [r7, #4]
 80033ba:	3360      	adds	r3, #96	@ 0x60
 80033bc:	005b      	lsls	r3, r3, #1
 80033be:	4413      	add	r3, r2
 80033c0:	460a      	mov	r2, r1
 80033c2:	805a      	strh	r2, [r3, #2]
 80033c4:	e02b      	b.n	800341e <BCC_Init+0xfe>
        }
        else if (drvConfig->device[dev] == BCC_DEVICE_MC33772C)
 80033c6:	7bfb      	ldrb	r3, [r7, #15]
 80033c8:	687a      	ldr	r2, [r7, #4]
 80033ca:	4413      	add	r3, r2
 80033cc:	78db      	ldrb	r3, [r3, #3]
 80033ce:	2b01      	cmp	r3, #1
 80033d0:	d123      	bne.n	800341a <BCC_Init+0xfa>
        {
            if (!BCC_IS_IN_RANGE(drvConfig->cellCnt[dev], MC33772C_MIN_CELLS, MC33772C_MAX_CELLS))
 80033d2:	7bfb      	ldrb	r3, [r7, #15]
 80033d4:	687a      	ldr	r2, [r7, #4]
 80033d6:	3320      	adds	r3, #32
 80033d8:	005b      	lsls	r3, r3, #1
 80033da:	4413      	add	r3, r2
 80033dc:	885b      	ldrh	r3, [r3, #2]
 80033de:	2b02      	cmp	r3, #2
 80033e0:	d907      	bls.n	80033f2 <BCC_Init+0xd2>
 80033e2:	7bfb      	ldrb	r3, [r7, #15]
 80033e4:	687a      	ldr	r2, [r7, #4]
 80033e6:	3320      	adds	r3, #32
 80033e8:	005b      	lsls	r3, r3, #1
 80033ea:	4413      	add	r3, r2
 80033ec:	885b      	ldrh	r3, [r3, #2]
 80033ee:	2b06      	cmp	r3, #6
 80033f0:	d901      	bls.n	80033f6 <BCC_Init+0xd6>
            {
                return BCC_STATUS_PARAM_RANGE;
 80033f2:	2301      	movs	r3, #1
 80033f4:	e02d      	b.n	8003452 <BCC_Init+0x132>
            }
            drvConfig->drvData.cellMap[dev] = s_cellMap33772c[drvConfig->cellCnt[dev]];
 80033f6:	7bfb      	ldrb	r3, [r7, #15]
 80033f8:	687a      	ldr	r2, [r7, #4]
 80033fa:	3320      	adds	r3, #32
 80033fc:	005b      	lsls	r3, r3, #1
 80033fe:	4413      	add	r3, r2
 8003400:	885b      	ldrh	r3, [r3, #2]
 8003402:	4619      	mov	r1, r3
 8003404:	7bfb      	ldrb	r3, [r7, #15]
 8003406:	4a16      	ldr	r2, [pc, #88]	@ (8003460 <BCC_Init+0x140>)
 8003408:	f832 1011 	ldrh.w	r1, [r2, r1, lsl #1]
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	3360      	adds	r3, #96	@ 0x60
 8003410:	005b      	lsls	r3, r3, #1
 8003412:	4413      	add	r3, r2
 8003414:	460a      	mov	r2, r1
 8003416:	805a      	strh	r2, [r3, #2]
 8003418:	e001      	b.n	800341e <BCC_Init+0xfe>
        }
        else
        {
            return BCC_STATUS_PARAM_RANGE;
 800341a:	2301      	movs	r3, #1
 800341c:	e019      	b.n	8003452 <BCC_Init+0x132>
    for (dev = 0; dev < drvConfig->devicesCnt; dev++)
 800341e:	7bfb      	ldrb	r3, [r7, #15]
 8003420:	3301      	adds	r3, #1
 8003422:	73fb      	strb	r3, [r7, #15]
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	789b      	ldrb	r3, [r3, #2]
 8003428:	7bfa      	ldrb	r2, [r7, #15]
 800342a:	429a      	cmp	r2, r3
 800342c:	d39b      	bcc.n	8003366 <BCC_Init+0x46>
        }
    }
    drvConfig->drvData.msgCntr[drvConfig->devicesCnt] = 0U;
 800342e:	687b      	ldr	r3, [r7, #4]
 8003430:	789b      	ldrb	r3, [r3, #2]
 8003432:	461a      	mov	r2, r3
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	4413      	add	r3, r2
 8003438:	2200      	movs	r2, #0
 800343a:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140

    /* Set RESET pin inactive (RESET -> 0). */
    BCC_MCU_WriteRstPin(drvConfig->drvInstance, 0);
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	781b      	ldrb	r3, [r3, #0]
 8003442:	2100      	movs	r1, #0
 8003444:	4618      	mov	r0, r3
 8003446:	f001 fb7b 	bl	8004b40 <BCC_MCU_WriteRstPin>
//        }
//    }

    /* Wake-up BCCs (in case of idle/sleep mode), reset them, assign CID and
     * check communication with configured devices. */
    return BCC_InitDevices(drvConfig);
 800344a:	6878      	ldr	r0, [r7, #4]
 800344c:	f7ff ff43 	bl	80032d6 <BCC_InitDevices>
 8003450:	4603      	mov	r3, r0
}
 8003452:	4618      	mov	r0, r3
 8003454:	3710      	adds	r7, #16
 8003456:	46bd      	mov	sp, r7
 8003458:	bd80      	pop	{r7, pc}
 800345a:	bf00      	nop
 800345c:	08006d20 	.word	0x08006d20
 8003460:	08006d40 	.word	0x08006d40

08003464 <BCC_SendNop>:
 * Function Name : BCC_SendNop
 * Description   : This function sends No Operation command the to BCC device.
 *
 *END**************************************************************************/
bcc_status_t BCC_SendNop(bcc_drv_config_t* const drvConfig, const bcc_cid_t cid)
{
 8003464:	b580      	push	{r7, lr}
 8003466:	b082      	sub	sp, #8
 8003468:	af00      	add	r7, sp, #0
 800346a:	6078      	str	r0, [r7, #4]
 800346c:	460b      	mov	r3, r1
 800346e:	70fb      	strb	r3, [r7, #3]
//    BCC_MCU_Assert(drvConfig != NULL);

    if (drvConfig->commMode == BCC_MODE_SPI)
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	785b      	ldrb	r3, [r3, #1]
 8003474:	2b00      	cmp	r3, #0
 8003476:	d106      	bne.n	8003486 <BCC_SendNop+0x22>
    {
        return BCC_SendNopSpi(drvConfig, cid);
 8003478:	78fb      	ldrb	r3, [r7, #3]
 800347a:	4619      	mov	r1, r3
 800347c:	6878      	ldr	r0, [r7, #4]
 800347e:	f000 fdf4 	bl	800406a <BCC_SendNopSpi>
 8003482:	4603      	mov	r3, r0
 8003484:	e005      	b.n	8003492 <BCC_SendNop+0x2e>
    }
    else
    {
        return BCC_SendNopTpl(drvConfig, cid);
 8003486:	78fb      	ldrb	r3, [r7, #3]
 8003488:	4619      	mov	r1, r3
 800348a:	6878      	ldr	r0, [r7, #4]
 800348c:	f000 fdc1 	bl	8004012 <BCC_SendNopTpl>
 8003490:	4603      	mov	r3, r0
    }
}
 8003492:	4618      	mov	r0, r3
 8003494:	3708      	adds	r7, #8
 8003496:	46bd      	mov	sp, r7
 8003498:	bd80      	pop	{r7, pc}

0800349a <BCC_WakeUp>:
 * Description   : This function sets normal mode to all battery cell controller
 *                 devices.
 *
 *END**************************************************************************/
void BCC_WakeUp(const bcc_drv_config_t* const drvConfig)
{
 800349a:	b580      	push	{r7, lr}
 800349c:	b082      	sub	sp, #8
 800349e:	af00      	add	r7, sp, #0
 80034a0:	6078      	str	r0, [r7, #4]
    //BCC_MCU_Assert(drvConfig != NULL);

    if (drvConfig->commMode == BCC_MODE_SPI)
 80034a2:	687b      	ldr	r3, [r7, #4]
 80034a4:	785b      	ldrb	r3, [r3, #1]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d103      	bne.n	80034b2 <BCC_WakeUp+0x18>
    {
        BCC_WakeUpPatternSpi(drvConfig);
 80034aa:	6878      	ldr	r0, [r7, #4]
 80034ac:	f7ff fe0e 	bl	80030cc <BCC_WakeUpPatternSpi>
    }
    else
    {
        BCC_WakeUpPatternTpl(drvConfig);
    }
}
 80034b0:	e002      	b.n	80034b8 <BCC_WakeUp+0x1e>
        BCC_WakeUpPatternTpl(drvConfig);
 80034b2:	6878      	ldr	r0, [r7, #4]
 80034b4:	f7ff fe24 	bl	8003100 <BCC_WakeUpPatternTpl>
}
 80034b8:	bf00      	nop
 80034ba:	3708      	adds	r7, #8
 80034bc:	46bd      	mov	sp, r7
 80034be:	bd80      	pop	{r7, pc}

080034c0 <BCC_SoftwareReset>:
 *                 enters reset via SPI or TPL interface.
 *
 *END**************************************************************************/
bcc_status_t BCC_SoftwareReset(bcc_drv_config_t* const drvConfig,
    const bcc_cid_t cid)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b082      	sub	sp, #8
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	460b      	mov	r3, r1
 80034ca:	70fb      	strb	r3, [r7, #3]
    //BCC_MCU_Assert(drvConfig != NULL);

    if ((((uint8_t)cid) > drvConfig->devicesCnt) ||
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	789b      	ldrb	r3, [r3, #2]
 80034d0:	78fa      	ldrb	r2, [r7, #3]
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d806      	bhi.n	80034e4 <BCC_SoftwareReset+0x24>
 80034d6:	78fb      	ldrb	r3, [r7, #3]
 80034d8:	2b00      	cmp	r3, #0
 80034da:	d105      	bne.n	80034e8 <BCC_SoftwareReset+0x28>
            ((cid == BCC_CID_UNASSIG) && (drvConfig->commMode == BCC_MODE_SPI)))
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	785b      	ldrb	r3, [r3, #1]
 80034e0:	2b00      	cmp	r3, #0
 80034e2:	d101      	bne.n	80034e8 <BCC_SoftwareReset+0x28>
    {
        return BCC_STATUS_PARAM_RANGE;
 80034e4:	2301      	movs	r3, #1
 80034e6:	e010      	b.n	800350a <BCC_SoftwareReset+0x4a>
    }

    /* Note: it is not necessary to read content of SYS_CFG1 register and to
     * change the SOFT_RST bit only, because SYS_CFG1 will be set to POR value
     * after the reset anyway. */
    if (cid == BCC_CID_UNASSIG)
 80034e8:	78fb      	ldrb	r3, [r7, #3]
 80034ea:	2b00      	cmp	r3, #0
 80034ec:	d106      	bne.n	80034fc <BCC_SoftwareReset+0x3c>
    {
        /* TPL Global reset command. */
        return BCC_Reg_WriteGlobal(drvConfig, MC33771C_SYS_CFG1_OFFSET,
 80034ee:	2210      	movs	r2, #16
 80034f0:	2103      	movs	r1, #3
 80034f2:	6878      	ldr	r0, [r7, #4]
 80034f4:	f000 f84a 	bl	800358c <BCC_Reg_WriteGlobal>
 80034f8:	4603      	mov	r3, r0
 80034fa:	e006      	b.n	800350a <BCC_SoftwareReset+0x4a>
                                   MC33771C_SYS_CFG1_SOFT_RST(MC33771C_SYS_CFG1_SOFT_RST_ACTIVE_ENUM_VAL));
    }
    else
    {
        return BCC_Reg_Write(drvConfig, cid, MC33771C_SYS_CFG1_OFFSET,
 80034fc:	78f9      	ldrb	r1, [r7, #3]
 80034fe:	2310      	movs	r3, #16
 8003500:	2203      	movs	r2, #3
 8003502:	6878      	ldr	r0, [r7, #4]
 8003504:	f000 f825 	bl	8003552 <BCC_Reg_Write>
 8003508:	4603      	mov	r3, r0
                             MC33771C_SYS_CFG1_SOFT_RST(MC33771C_SYS_CFG1_SOFT_RST_ACTIVE_ENUM_VAL));
    }
}
 800350a:	4618      	mov	r0, r3
 800350c:	3708      	adds	r7, #8
 800350e:	46bd      	mov	sp, r7
 8003510:	bd80      	pop	{r7, pc}

08003512 <BCC_Reg_Read>:
 *
 *END**************************************************************************/
bcc_status_t BCC_Reg_Read(bcc_drv_config_t* const drvConfig,
    const bcc_cid_t cid, const uint8_t regAddr, const uint8_t regCnt,
    uint16_t* regVal)
{
 8003512:	b580      	push	{r7, lr}
 8003514:	b084      	sub	sp, #16
 8003516:	af02      	add	r7, sp, #8
 8003518:	6078      	str	r0, [r7, #4]
 800351a:	4608      	mov	r0, r1
 800351c:	4611      	mov	r1, r2
 800351e:	461a      	mov	r2, r3
 8003520:	4603      	mov	r3, r0
 8003522:	70fb      	strb	r3, [r7, #3]
 8003524:	460b      	mov	r3, r1
 8003526:	70bb      	strb	r3, [r7, #2]
 8003528:	4613      	mov	r3, r2
 800352a:	707b      	strb	r3, [r7, #1]
    //BCC_MCU_Assert(drvConfig != NULL);

    if (drvConfig->commMode == BCC_MODE_SPI)
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	785b      	ldrb	r3, [r3, #1]
 8003530:	2b00      	cmp	r3, #0
 8003532:	d10a      	bne.n	800354a <BCC_Reg_Read+0x38>
    {
        return BCC_Reg_ReadSpi(drvConfig, cid, regAddr, regCnt, regVal);
 8003534:	7878      	ldrb	r0, [r7, #1]
 8003536:	78ba      	ldrb	r2, [r7, #2]
 8003538:	78f9      	ldrb	r1, [r7, #3]
 800353a:	693b      	ldr	r3, [r7, #16]
 800353c:	9300      	str	r3, [sp, #0]
 800353e:	4603      	mov	r3, r0
 8003540:	6878      	ldr	r0, [r7, #4]
 8003542:	f000 fc19 	bl	8003d78 <BCC_Reg_ReadSpi>
 8003546:	4603      	mov	r3, r0
 8003548:	e7ff      	b.n	800354a <BCC_Reg_Read+0x38>
    }
}
 800354a:	4618      	mov	r0, r3
 800354c:	3708      	adds	r7, #8
 800354e:	46bd      	mov	sp, r7
 8003550:	bd80      	pop	{r7, pc}

08003552 <BCC_Reg_Write>:
 *                 selected battery cell controller device.
 *
 *END**************************************************************************/
bcc_status_t BCC_Reg_Write(bcc_drv_config_t* const drvConfig,
    const bcc_cid_t cid, const uint8_t regAddr, const uint16_t regVal)
{
 8003552:	b580      	push	{r7, lr}
 8003554:	b082      	sub	sp, #8
 8003556:	af00      	add	r7, sp, #0
 8003558:	6078      	str	r0, [r7, #4]
 800355a:	4608      	mov	r0, r1
 800355c:	4611      	mov	r1, r2
 800355e:	461a      	mov	r2, r3
 8003560:	4603      	mov	r3, r0
 8003562:	70fb      	strb	r3, [r7, #3]
 8003564:	460b      	mov	r3, r1
 8003566:	70bb      	strb	r3, [r7, #2]
 8003568:	4613      	mov	r3, r2
 800356a:	803b      	strh	r3, [r7, #0]
    //BCC_MCU_Assert(drvConfig != NULL);

    if (drvConfig->commMode == BCC_MODE_SPI)
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	785b      	ldrb	r3, [r3, #1]
 8003570:	2b00      	cmp	r3, #0
 8003572:	d107      	bne.n	8003584 <BCC_Reg_Write+0x32>
    {
        return BCC_Reg_WriteSpi(drvConfig, cid, regAddr, regVal);
 8003574:	883b      	ldrh	r3, [r7, #0]
 8003576:	78ba      	ldrb	r2, [r7, #2]
 8003578:	78f9      	ldrb	r1, [r7, #3]
 800357a:	6878      	ldr	r0, [r7, #4]
 800357c:	f000 fce6 	bl	8003f4c <BCC_Reg_WriteSpi>
 8003580:	4603      	mov	r3, r0
 8003582:	e7ff      	b.n	8003584 <BCC_Reg_Write+0x32>
    }
//    else
//    {
//        return BCC_Reg_WriteTpl(drvConfig, cid, regAddr, regVal);
//    }
}
 8003584:	4618      	mov	r0, r3
 8003586:	3708      	adds	r7, #8
 8003588:	46bd      	mov	sp, r7
 800358a:	bd80      	pop	{r7, pc}

0800358c <BCC_Reg_WriteGlobal>:
 *                 configured BCC devices. Intended for TPL mode only.
 *
 *END**************************************************************************/
bcc_status_t BCC_Reg_WriteGlobal(bcc_drv_config_t* const drvConfig,
     const uint8_t regAddr, const uint16_t regVal)
{
 800358c:	b480      	push	{r7}
 800358e:	b083      	sub	sp, #12
 8003590:	af00      	add	r7, sp, #0
 8003592:	6078      	str	r0, [r7, #4]
 8003594:	460b      	mov	r3, r1
 8003596:	70fb      	strb	r3, [r7, #3]
 8003598:	4613      	mov	r3, r2
 800359a:	803b      	strh	r3, [r7, #0]
   // BCC_MCU_Assert(drvConfig != NULL);
    //BCC_MCU_Assert(drvConfig->commMode == BCC_MODE_TPL);

//    return BCC_Reg_WriteGlobalTpl(drvConfig, regAddr, regVal);
}
 800359c:	bf00      	nop
 800359e:	4618      	mov	r0, r3
 80035a0:	370c      	adds	r7, #12
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bc80      	pop	{r7}
 80035a6:	4770      	bx	lr

080035a8 <BCC_Reg_Update>:
 *
 *END**************************************************************************/
bcc_status_t BCC_Reg_Update(bcc_drv_config_t* const drvConfig,
    const bcc_cid_t cid, const uint8_t regAddr, const uint16_t regMask,
    const uint16_t regVal)
{
 80035a8:	b580      	push	{r7, lr}
 80035aa:	b086      	sub	sp, #24
 80035ac:	af02      	add	r7, sp, #8
 80035ae:	6078      	str	r0, [r7, #4]
 80035b0:	4608      	mov	r0, r1
 80035b2:	4611      	mov	r1, r2
 80035b4:	461a      	mov	r2, r3
 80035b6:	4603      	mov	r3, r0
 80035b8:	70fb      	strb	r3, [r7, #3]
 80035ba:	460b      	mov	r3, r1
 80035bc:	70bb      	strb	r3, [r7, #2]
 80035be:	4613      	mov	r3, r2
 80035c0:	803b      	strh	r3, [r7, #0]
    uint16_t regValTemp;
    bcc_status_t status;

//    BCC_MCU_Assert(drvConfig != NULL);

    if (((uint8_t)cid) > drvConfig->devicesCnt)
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	789b      	ldrb	r3, [r3, #2]
 80035c6:	78fa      	ldrb	r2, [r7, #3]
 80035c8:	429a      	cmp	r2, r3
 80035ca:	d901      	bls.n	80035d0 <BCC_Reg_Update+0x28>
    {
        return BCC_STATUS_PARAM_RANGE;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e028      	b.n	8003622 <BCC_Reg_Update+0x7a>
    }

    status = BCC_Reg_Read(drvConfig, cid, regAddr, 1U, &regValTemp);
 80035d0:	78ba      	ldrb	r2, [r7, #2]
 80035d2:	78f9      	ldrb	r1, [r7, #3]
 80035d4:	f107 030c 	add.w	r3, r7, #12
 80035d8:	9300      	str	r3, [sp, #0]
 80035da:	2301      	movs	r3, #1
 80035dc:	6878      	ldr	r0, [r7, #4]
 80035de:	f7ff ff98 	bl	8003512 <BCC_Reg_Read>
 80035e2:	4603      	mov	r3, r0
 80035e4:	73fb      	strb	r3, [r7, #15]
    if (status != BCC_STATUS_SUCCESS)
 80035e6:	7bfb      	ldrb	r3, [r7, #15]
 80035e8:	2b00      	cmp	r3, #0
 80035ea:	d001      	beq.n	80035f0 <BCC_Reg_Update+0x48>
    {
        return status;
 80035ec:	7bfb      	ldrb	r3, [r7, #15]
 80035ee:	e018      	b.n	8003622 <BCC_Reg_Update+0x7a>
    }

    /* Update register value. */
    regValTemp = regValTemp & ~(regMask);
 80035f0:	f9b7 3000 	ldrsh.w	r3, [r7]
 80035f4:	43db      	mvns	r3, r3
 80035f6:	b21a      	sxth	r2, r3
 80035f8:	89bb      	ldrh	r3, [r7, #12]
 80035fa:	b21b      	sxth	r3, r3
 80035fc:	4013      	ands	r3, r2
 80035fe:	b21b      	sxth	r3, r3
 8003600:	b29b      	uxth	r3, r3
 8003602:	81bb      	strh	r3, [r7, #12]
    regValTemp = regValTemp | (regVal & regMask);
 8003604:	8b3a      	ldrh	r2, [r7, #24]
 8003606:	883b      	ldrh	r3, [r7, #0]
 8003608:	4013      	ands	r3, r2
 800360a:	b29a      	uxth	r2, r3
 800360c:	89bb      	ldrh	r3, [r7, #12]
 800360e:	4313      	orrs	r3, r2
 8003610:	b29b      	uxth	r3, r3
 8003612:	81bb      	strh	r3, [r7, #12]

    return BCC_Reg_Write(drvConfig, cid, regAddr, regValTemp);
 8003614:	89bb      	ldrh	r3, [r7, #12]
 8003616:	78ba      	ldrb	r2, [r7, #2]
 8003618:	78f9      	ldrb	r1, [r7, #3]
 800361a:	6878      	ldr	r0, [r7, #4]
 800361c:	f7ff ff99 	bl	8003552 <BCC_Reg_Write>
 8003620:	4603      	mov	r3, r0
}
 8003622:	4618      	mov	r0, r3
 8003624:	3710      	adds	r7, #16
 8003626:	46bd      	mov	sp, r7
 8003628:	bd80      	pop	{r7, pc}

0800362a <BCC_Meas_StartConversion>:
 *                 Conversion bit in ADC_CFG register.
 *
 *END**************************************************************************/
bcc_status_t BCC_Meas_StartConversion(bcc_drv_config_t* const drvConfig,
    const bcc_cid_t cid, const bcc_avg_t avg)
{
 800362a:	b580      	push	{r7, lr}
 800362c:	b084      	sub	sp, #16
 800362e:	af02      	add	r7, sp, #8
 8003630:	6078      	str	r0, [r7, #4]
 8003632:	460b      	mov	r3, r1
 8003634:	70fb      	strb	r3, [r7, #3]
 8003636:	4613      	mov	r3, r2
 8003638:	70bb      	strb	r3, [r7, #2]
//    BCC_MCU_Assert(drvConfig != NULL);

    if ((cid == BCC_CID_UNASSIG) || (((uint8_t)cid) > drvConfig->devicesCnt) ||
 800363a:	78fb      	ldrb	r3, [r7, #3]
 800363c:	2b00      	cmp	r3, #0
 800363e:	d007      	beq.n	8003650 <BCC_Meas_StartConversion+0x26>
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	789b      	ldrb	r3, [r3, #2]
 8003644:	78fa      	ldrb	r2, [r7, #3]
 8003646:	429a      	cmp	r2, r3
 8003648:	d802      	bhi.n	8003650 <BCC_Meas_StartConversion+0x26>
 800364a:	78bb      	ldrb	r3, [r7, #2]
 800364c:	2b08      	cmp	r3, #8
 800364e:	d901      	bls.n	8003654 <BCC_Meas_StartConversion+0x2a>
            (avg > BCC_AVG_256))
    {
        return BCC_STATUS_PARAM_RANGE;
 8003650:	2301      	movs	r3, #1
 8003652:	e00f      	b.n	8003674 <BCC_Meas_StartConversion+0x4a>
    }

    return BCC_Reg_Update(drvConfig, cid, MC33771C_ADC_CFG_OFFSET,
                          MC33771C_ADC_CFG_SOC_MASK | MC33771C_ADC_CFG_AVG_MASK,
                          MC33771C_ADC_CFG_SOC(MC33771C_ADC_CFG_SOC_ENABLED_ENUM_VAL) |
                          MC33771C_ADC_CFG_AVG(avg));
 8003654:	78bb      	ldrb	r3, [r7, #2]
 8003656:	b29b      	uxth	r3, r3
 8003658:	031b      	lsls	r3, r3, #12
 800365a:	b29b      	uxth	r3, r3
    return BCC_Reg_Update(drvConfig, cid, MC33771C_ADC_CFG_OFFSET,
 800365c:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003660:	b29b      	uxth	r3, r3
 8003662:	78f9      	ldrb	r1, [r7, #3]
 8003664:	9300      	str	r3, [sp, #0]
 8003666:	f44f 4378 	mov.w	r3, #63488	@ 0xf800
 800366a:	2206      	movs	r2, #6
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	f7ff ff9b 	bl	80035a8 <BCC_Reg_Update>
 8003672:	4603      	mov	r3, r0
}
 8003674:	4618      	mov	r0, r3
 8003676:	3708      	adds	r7, #8
 8003678:	46bd      	mov	sp, r7
 800367a:	bd80      	pop	{r7, pc}

0800367c <BCC_Meas_IsConverting>:
 *                 Conversion bit in ADC_CFG register.
 *
 *END**************************************************************************/
bcc_status_t BCC_Meas_IsConverting(bcc_drv_config_t* const drvConfig,
    const bcc_cid_t cid, bool* const completed)
{
 800367c:	b580      	push	{r7, lr}
 800367e:	b088      	sub	sp, #32
 8003680:	af02      	add	r7, sp, #8
 8003682:	60f8      	str	r0, [r7, #12]
 8003684:	460b      	mov	r3, r1
 8003686:	607a      	str	r2, [r7, #4]
 8003688:	72fb      	strb	r3, [r7, #11]
    bcc_status_t status;

//    BCC_MCU_Assert(drvConfig != NULL);
//    BCC_MCU_Assert(completed != NULL);

    if ((cid == BCC_CID_UNASSIG) || (((uint8_t)cid) > drvConfig->devicesCnt))
 800368a:	7afb      	ldrb	r3, [r7, #11]
 800368c:	2b00      	cmp	r3, #0
 800368e:	d004      	beq.n	800369a <BCC_Meas_IsConverting+0x1e>
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	789b      	ldrb	r3, [r3, #2]
 8003694:	7afa      	ldrb	r2, [r7, #11]
 8003696:	429a      	cmp	r2, r3
 8003698:	d901      	bls.n	800369e <BCC_Meas_IsConverting+0x22>
    {
        return BCC_STATUS_PARAM_RANGE;
 800369a:	2301      	movs	r3, #1
 800369c:	e015      	b.n	80036ca <BCC_Meas_IsConverting+0x4e>
    }

    status = BCC_Reg_Read(drvConfig, cid, MC33771C_ADC_CFG_OFFSET, 1U, &adcCfgVal);
 800369e:	7af9      	ldrb	r1, [r7, #11]
 80036a0:	f107 0314 	add.w	r3, r7, #20
 80036a4:	9300      	str	r3, [sp, #0]
 80036a6:	2301      	movs	r3, #1
 80036a8:	2206      	movs	r2, #6
 80036aa:	68f8      	ldr	r0, [r7, #12]
 80036ac:	f7ff ff31 	bl	8003512 <BCC_Reg_Read>
 80036b0:	4603      	mov	r3, r0
 80036b2:	75fb      	strb	r3, [r7, #23]

    *(completed) = ((adcCfgVal & MC33771C_ADC_CFG_EOC_N_MASK) ==
 80036b4:	8abb      	ldrh	r3, [r7, #20]
 80036b6:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	bf0c      	ite	eq
 80036be:	2301      	moveq	r3, #1
 80036c0:	2300      	movne	r3, #0
 80036c2:	b2da      	uxtb	r2, r3
 80036c4:	687b      	ldr	r3, [r7, #4]
 80036c6:	701a      	strb	r2, [r3, #0]
            MC33771C_ADC_CFG_EOC_N(MC33771C_ADC_CFG_EOC_N_COMPLETED_ENUM_VAL));

    return status;
 80036c8:	7dfb      	ldrb	r3, [r7, #23]
}
 80036ca:	4618      	mov	r0, r3
 80036cc:	3718      	adds	r7, #24
 80036ce:	46bd      	mov	sp, r7
 80036d0:	bd80      	pop	{r7, pc}

080036d2 <BCC_Meas_StartAndWait>:
 *                 device and waits for completion.
 *
 *END**************************************************************************/
bcc_status_t BCC_Meas_StartAndWait(bcc_drv_config_t* const drvConfig,
    const bcc_cid_t cid, const bcc_avg_t avg)
{
 80036d2:	b580      	push	{r7, lr}
 80036d4:	b084      	sub	sp, #16
 80036d6:	af00      	add	r7, sp, #0
 80036d8:	6078      	str	r0, [r7, #4]
 80036da:	460b      	mov	r3, r1
 80036dc:	70fb      	strb	r3, [r7, #3]
 80036de:	4613      	mov	r3, r2
 80036e0:	70bb      	strb	r3, [r7, #2]
    bool complete;           /* Conversion complete flag. */
    bcc_status_t status;

//    BCC_MCU_Assert(drvConfig != NULL);

    if ((cid == BCC_CID_UNASSIG) || (((uint8_t)cid) > drvConfig->devicesCnt) ||
 80036e2:	78fb      	ldrb	r3, [r7, #3]
 80036e4:	2b00      	cmp	r3, #0
 80036e6:	d007      	beq.n	80036f8 <BCC_Meas_StartAndWait+0x26>
 80036e8:	687b      	ldr	r3, [r7, #4]
 80036ea:	789b      	ldrb	r3, [r3, #2]
 80036ec:	78fa      	ldrb	r2, [r7, #3]
 80036ee:	429a      	cmp	r2, r3
 80036f0:	d802      	bhi.n	80036f8 <BCC_Meas_StartAndWait+0x26>
 80036f2:	78bb      	ldrb	r3, [r7, #2]
 80036f4:	2b08      	cmp	r3, #8
 80036f6:	d901      	bls.n	80036fc <BCC_Meas_StartAndWait+0x2a>
            (avg > BCC_AVG_256))
    {
        return BCC_STATUS_PARAM_RANGE;
 80036f8:	2301      	movs	r3, #1
 80036fa:	e056      	b.n	80037aa <BCC_Meas_StartAndWait+0xd8>
    }

    status = BCC_Meas_StartConversion(drvConfig, cid, avg);
 80036fc:	78ba      	ldrb	r2, [r7, #2]
 80036fe:	78fb      	ldrb	r3, [r7, #3]
 8003700:	4619      	mov	r1, r3
 8003702:	6878      	ldr	r0, [r7, #4]
 8003704:	f7ff ff91 	bl	800362a <BCC_Meas_StartConversion>
 8003708:	4603      	mov	r3, r0
 800370a:	73fb      	strb	r3, [r7, #15]
    if (status != BCC_STATUS_SUCCESS)
 800370c:	7bfb      	ldrb	r3, [r7, #15]
 800370e:	2b00      	cmp	r3, #0
 8003710:	d001      	beq.n	8003716 <BCC_Meas_StartAndWait+0x44>
    {
        return status;
 8003712:	7bfb      	ldrb	r3, [r7, #15]
 8003714:	e049      	b.n	80037aa <BCC_Meas_StartAndWait+0xd8>
    }

    /* Wait for at least 520 us (16-bit conversion) before polling bit EOC_N
     * to avoid any traffic on the communication bus during conversion. */
    BCC_MCU_WaitUs(((uint32_t)BCC_T_EOC_TYP_US) << ((uint8_t)avg));
 8003716:	78bb      	ldrb	r3, [r7, #2]
 8003718:	f44f 7202 	mov.w	r2, #520	@ 0x208
 800371c:	fa02 f303 	lsl.w	r3, r2, r3
 8003720:	4618      	mov	r0, r3
 8003722:	f001 fa6a 	bl	8004bfa <BCC_MCU_WaitUs>

    status = BCC_MCU_StartTimeout(
            (((uint32_t)BCC_T_EOC_TIMEOUT_US) << ((uint8_t)avg)) -
 8003726:	78bb      	ldrb	r3, [r7, #2]
 8003728:	f240 228a 	movw	r2, #650	@ 0x28a
 800372c:	409a      	lsls	r2, r3
            (((uint32_t)BCC_T_EOC_TYP_US) << ((uint8_t)avg)));
 800372e:	78bb      	ldrb	r3, [r7, #2]
 8003730:	f44f 7102 	mov.w	r1, #520	@ 0x208
 8003734:	fa01 f303 	lsl.w	r3, r1, r3
    status = BCC_MCU_StartTimeout(
 8003738:	1ad3      	subs	r3, r2, r3
 800373a:	4618      	mov	r0, r3
 800373c:	f001 f9f6 	bl	8004b2c <BCC_MCU_StartTimeout>
 8003740:	4603      	mov	r3, r0
 8003742:	73fb      	strb	r3, [r7, #15]
    if (status != BCC_STATUS_SUCCESS)
 8003744:	7bfb      	ldrb	r3, [r7, #15]
 8003746:	2b00      	cmp	r3, #0
 8003748:	d001      	beq.n	800374e <BCC_Meas_StartAndWait+0x7c>
    {
        return status;
 800374a:	7bfb      	ldrb	r3, [r7, #15]
 800374c:	e02d      	b.n	80037aa <BCC_Meas_StartAndWait+0xd8>
    }

    do
    {
        status = BCC_Meas_IsConverting(drvConfig, cid, &complete);
 800374e:	f107 020e 	add.w	r2, r7, #14
 8003752:	78fb      	ldrb	r3, [r7, #3]
 8003754:	4619      	mov	r1, r3
 8003756:	6878      	ldr	r0, [r7, #4]
 8003758:	f7ff ff90 	bl	800367c <BCC_Meas_IsConverting>
 800375c:	4603      	mov	r3, r0
 800375e:	73fb      	strb	r3, [r7, #15]
        if (status != BCC_STATUS_SUCCESS)
 8003760:	7bfb      	ldrb	r3, [r7, #15]
 8003762:	2b00      	cmp	r3, #0
 8003764:	d001      	beq.n	800376a <BCC_Meas_StartAndWait+0x98>
        {
            return status;
 8003766:	7bfb      	ldrb	r3, [r7, #15]
 8003768:	e01f      	b.n	80037aa <BCC_Meas_StartAndWait+0xd8>
        }
    } while (!complete );
 800376a:	7bbb      	ldrb	r3, [r7, #14]
 800376c:	f083 0301 	eor.w	r3, r3, #1
 8003770:	b2db      	uxtb	r3, r3
 8003772:	2b00      	cmp	r3, #0
 8003774:	d1eb      	bne.n	800374e <BCC_Meas_StartAndWait+0x7c>

    /* Check once more after timeout expiration because the read command takes
     * several tens/hundreds of microseconds (depends on user code efficiency)
     * and the last read command could be done relatively long before the
     * timeout expiration. */
    if (!complete)
 8003776:	7bbb      	ldrb	r3, [r7, #14]
 8003778:	f083 0301 	eor.w	r3, r3, #1
 800377c:	b2db      	uxtb	r3, r3
 800377e:	2b00      	cmp	r3, #0
 8003780:	d00d      	beq.n	800379e <BCC_Meas_StartAndWait+0xcc>
    {
        status = BCC_Meas_IsConverting(drvConfig, cid, &complete);
 8003782:	f107 020e 	add.w	r2, r7, #14
 8003786:	78fb      	ldrb	r3, [r7, #3]
 8003788:	4619      	mov	r1, r3
 800378a:	6878      	ldr	r0, [r7, #4]
 800378c:	f7ff ff76 	bl	800367c <BCC_Meas_IsConverting>
 8003790:	4603      	mov	r3, r0
 8003792:	73fb      	strb	r3, [r7, #15]
        if (status != BCC_STATUS_SUCCESS)
 8003794:	7bfb      	ldrb	r3, [r7, #15]
 8003796:	2b00      	cmp	r3, #0
 8003798:	d001      	beq.n	800379e <BCC_Meas_StartAndWait+0xcc>
        {
            return status;
 800379a:	7bfb      	ldrb	r3, [r7, #15]
 800379c:	e005      	b.n	80037aa <BCC_Meas_StartAndWait+0xd8>
        }
    }

    return (complete) ? BCC_STATUS_SUCCESS : BCC_STATUS_COM_TIMEOUT;
 800379e:	7bbb      	ldrb	r3, [r7, #14]
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d001      	beq.n	80037a8 <BCC_Meas_StartAndWait+0xd6>
 80037a4:	2300      	movs	r3, #0
 80037a6:	e000      	b.n	80037aa <BCC_Meas_StartAndWait+0xd8>
 80037a8:	2303      	movs	r3, #3
}
 80037aa:	4618      	mov	r0, r3
 80037ac:	3710      	adds	r7, #16
 80037ae:	46bd      	mov	sp, r7
 80037b0:	bd80      	pop	{r7, pc}

080037b2 <BCC_Meas_GetRawValues>:
 *                 values.
 *
 *END**************************************************************************/
bcc_status_t BCC_Meas_GetRawValues(bcc_drv_config_t* const drvConfig,
    const bcc_cid_t cid, uint16_t* const measurements)
{
 80037b2:	b580      	push	{r7, lr}
 80037b4:	b088      	sub	sp, #32
 80037b6:	af02      	add	r7, sp, #8
 80037b8:	60f8      	str	r0, [r7, #12]
 80037ba:	460b      	mov	r3, r1
 80037bc:	607a      	str	r2, [r7, #4]
 80037be:	72fb      	strb	r3, [r7, #11]
    uint8_t i;

//    BCC_MCU_Assert(drvConfig != NULL);
//    BCC_MCU_Assert(measurements != NULL);

    if ((cid == BCC_CID_UNASSIG) || (((uint8_t)cid) > drvConfig->devicesCnt))
 80037c0:	7afb      	ldrb	r3, [r7, #11]
 80037c2:	2b00      	cmp	r3, #0
 80037c4:	d004      	beq.n	80037d0 <BCC_Meas_GetRawValues+0x1e>
 80037c6:	68fb      	ldr	r3, [r7, #12]
 80037c8:	789b      	ldrb	r3, [r3, #2]
 80037ca:	7afa      	ldrb	r2, [r7, #11]
 80037cc:	429a      	cmp	r2, r3
 80037ce:	d901      	bls.n	80037d4 <BCC_Meas_GetRawValues+0x22>
    {
        return BCC_STATUS_PARAM_RANGE;
 80037d0:	2301      	movs	r3, #1
 80037d2:	e074      	b.n	80038be <BCC_Meas_GetRawValues+0x10c>
    }

    /* Read all the measurement registers.
     * Note: the order and number of registers conforms to the order of measured
     * values in Measurements array, see enumeration bcc_measurements_t. */
    if (drvConfig->device[(uint8_t)cid - 1] == BCC_DEVICE_MC33771C)
 80037d4:	7afb      	ldrb	r3, [r7, #11]
 80037d6:	3b01      	subs	r3, #1
 80037d8:	68fa      	ldr	r2, [r7, #12]
 80037da:	4413      	add	r3, r2
 80037dc:	78db      	ldrb	r3, [r3, #3]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	d10a      	bne.n	80037f8 <BCC_Meas_GetRawValues+0x46>
    {
        status = BCC_Reg_Read(drvConfig, cid, MC33771C_CC_NB_SAMPLES_OFFSET,
 80037e2:	7af9      	ldrb	r1, [r7, #11]
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	9300      	str	r3, [sp, #0]
 80037e8:	231e      	movs	r3, #30
 80037ea:	222d      	movs	r2, #45	@ 0x2d
 80037ec:	68f8      	ldr	r0, [r7, #12]
 80037ee:	f7ff fe90 	bl	8003512 <BCC_Reg_Read>
 80037f2:	4603      	mov	r3, r0
 80037f4:	75fb      	strb	r3, [r7, #23]
 80037f6:	e039      	b.n	800386c <BCC_Meas_GetRawValues+0xba>
                             BCC_MEAS_CNT, measurements);
    }
    else
    {
        status = BCC_Reg_Read(drvConfig, cid, MC33772C_CC_NB_SAMPLES_OFFSET,
 80037f8:	7af9      	ldrb	r1, [r7, #11]
 80037fa:	687b      	ldr	r3, [r7, #4]
 80037fc:	9300      	str	r3, [sp, #0]
 80037fe:	2306      	movs	r3, #6
 8003800:	222d      	movs	r2, #45	@ 0x2d
 8003802:	68f8      	ldr	r0, [r7, #12]
 8003804:	f7ff fe85 	bl	8003512 <BCC_Reg_Read>
 8003808:	4603      	mov	r3, r0
 800380a:	75fb      	strb	r3, [r7, #23]
                             (MC33772C_MEAS_STACK_OFFSET - MC33772C_CC_NB_SAMPLES_OFFSET) + 1, measurements);
        if (status != BCC_STATUS_SUCCESS)
 800380c:	7dfb      	ldrb	r3, [r7, #23]
 800380e:	2b00      	cmp	r3, #0
 8003810:	d001      	beq.n	8003816 <BCC_Meas_GetRawValues+0x64>
        {
            return status;
 8003812:	7dfb      	ldrb	r3, [r7, #23]
 8003814:	e053      	b.n	80038be <BCC_Meas_GetRawValues+0x10c>
        }

        /* Skip the reserved registers to speed-up this function. */
        measurements[BCC_MSR_CELL_VOLT14] = 0x0000;
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	330c      	adds	r3, #12
 800381a:	2200      	movs	r2, #0
 800381c:	801a      	strh	r2, [r3, #0]
        measurements[BCC_MSR_CELL_VOLT13] = 0x0000;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	330e      	adds	r3, #14
 8003822:	2200      	movs	r2, #0
 8003824:	801a      	strh	r2, [r3, #0]
        measurements[BCC_MSR_CELL_VOLT12] = 0x0000;
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	3310      	adds	r3, #16
 800382a:	2200      	movs	r2, #0
 800382c:	801a      	strh	r2, [r3, #0]
        measurements[BCC_MSR_CELL_VOLT11] = 0x0000;
 800382e:	687b      	ldr	r3, [r7, #4]
 8003830:	3312      	adds	r3, #18
 8003832:	2200      	movs	r2, #0
 8003834:	801a      	strh	r2, [r3, #0]
        measurements[BCC_MSR_CELL_VOLT10] = 0x0000;
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	3314      	adds	r3, #20
 800383a:	2200      	movs	r2, #0
 800383c:	801a      	strh	r2, [r3, #0]
        measurements[BCC_MSR_CELL_VOLT9] = 0x0000;
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	3316      	adds	r3, #22
 8003842:	2200      	movs	r2, #0
 8003844:	801a      	strh	r2, [r3, #0]
        measurements[BCC_MSR_CELL_VOLT8] = 0x0000;
 8003846:	687b      	ldr	r3, [r7, #4]
 8003848:	3318      	adds	r3, #24
 800384a:	2200      	movs	r2, #0
 800384c:	801a      	strh	r2, [r3, #0]
        measurements[BCC_MSR_CELL_VOLT7] = 0x0000;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	331a      	adds	r3, #26
 8003852:	2200      	movs	r2, #0
 8003854:	801a      	strh	r2, [r3, #0]

        status = BCC_Reg_Read(drvConfig, cid, MC33772C_MEAS_CELL6_OFFSET,
 8003856:	687b      	ldr	r3, [r7, #4]
 8003858:	331c      	adds	r3, #28
 800385a:	7af9      	ldrb	r1, [r7, #11]
 800385c:	9300      	str	r3, [sp, #0]
 800385e:	2310      	movs	r3, #16
 8003860:	223b      	movs	r2, #59	@ 0x3b
 8003862:	68f8      	ldr	r0, [r7, #12]
 8003864:	f7ff fe55 	bl	8003512 <BCC_Reg_Read>
 8003868:	4603      	mov	r3, r0
 800386a:	75fb      	strb	r3, [r7, #23]
    }

    /* Mask the read registers.
     * Note: Nothing to mask in CC_NB_SAMPLES, COULOMB_CNT1 and COULOMB_CNT2
     * registers. */
    measurements[BCC_MSR_ISENSE1] &= MC33771C_MEAS_ISENSE1_MEAS_I_MSB_MASK;
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	3306      	adds	r3, #6
 8003870:	881a      	ldrh	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	3306      	adds	r3, #6
 8003876:	f3c2 020e 	ubfx	r2, r2, #0, #15
 800387a:	b292      	uxth	r2, r2
 800387c:	801a      	strh	r2, [r3, #0]
    measurements[BCC_MSR_ISENSE2] &= MC33771C_MEAS_ISENSE2_MEAS_I_LSB_MASK;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	3308      	adds	r3, #8
 8003882:	881a      	ldrh	r2, [r3, #0]
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	3308      	adds	r3, #8
 8003888:	f002 020f 	and.w	r2, r2, #15
 800388c:	b292      	uxth	r2, r2
 800388e:	801a      	strh	r2, [r3, #0]

    for (i = (uint8_t)BCC_MSR_STACK_VOLT; i < BCC_MEAS_CNT; i++)
 8003890:	2305      	movs	r3, #5
 8003892:	75bb      	strb	r3, [r7, #22]
 8003894:	e00f      	b.n	80038b6 <BCC_Meas_GetRawValues+0x104>
    {
        measurements[i] &= MC33771C_MEAS_STACK_MEAS_STACK_MASK;
 8003896:	7dbb      	ldrb	r3, [r7, #22]
 8003898:	005b      	lsls	r3, r3, #1
 800389a:	687a      	ldr	r2, [r7, #4]
 800389c:	4413      	add	r3, r2
 800389e:	881a      	ldrh	r2, [r3, #0]
 80038a0:	7dbb      	ldrb	r3, [r7, #22]
 80038a2:	005b      	lsls	r3, r3, #1
 80038a4:	6879      	ldr	r1, [r7, #4]
 80038a6:	440b      	add	r3, r1
 80038a8:	f3c2 020e 	ubfx	r2, r2, #0, #15
 80038ac:	b292      	uxth	r2, r2
 80038ae:	801a      	strh	r2, [r3, #0]
    for (i = (uint8_t)BCC_MSR_STACK_VOLT; i < BCC_MEAS_CNT; i++)
 80038b0:	7dbb      	ldrb	r3, [r7, #22]
 80038b2:	3301      	adds	r3, #1
 80038b4:	75bb      	strb	r3, [r7, #22]
 80038b6:	7dbb      	ldrb	r3, [r7, #22]
 80038b8:	2b1d      	cmp	r3, #29
 80038ba:	d9ec      	bls.n	8003896 <BCC_Meas_GetRawValues+0xe4>
    }

    return status;
 80038bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80038be:	4618      	mov	r0, r3
 80038c0:	3718      	adds	r7, #24
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}

080038c6 <BCC_Fault_GetStatus>:
 *                 device.
 *
 *END**************************************************************************/
bcc_status_t BCC_Fault_GetStatus(bcc_drv_config_t* const drvConfig,
    const bcc_cid_t cid, uint16_t* const fltStatus)
{
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b088      	sub	sp, #32
 80038ca:	af02      	add	r7, sp, #8
 80038cc:	60f8      	str	r0, [r7, #12]
 80038ce:	460b      	mov	r3, r1
 80038d0:	607a      	str	r2, [r7, #4]
 80038d2:	72fb      	strb	r3, [r7, #11]
    bcc_status_t status;

//    BCC_MCU_Assert(drvConfig != NULL);
//    BCC_MCU_Assert(fltStatus != NULL);

    if ((cid == BCC_CID_UNASSIG) || (((uint8_t)cid) > drvConfig->devicesCnt))
 80038d4:	7afb      	ldrb	r3, [r7, #11]
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d004      	beq.n	80038e4 <BCC_Fault_GetStatus+0x1e>
 80038da:	68fb      	ldr	r3, [r7, #12]
 80038dc:	789b      	ldrb	r3, [r3, #2]
 80038de:	7afa      	ldrb	r2, [r7, #11]
 80038e0:	429a      	cmp	r2, r3
 80038e2:	d901      	bls.n	80038e8 <BCC_Fault_GetStatus+0x22>
    {
        return BCC_STATUS_PARAM_RANGE;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e038      	b.n	800395a <BCC_Fault_GetStatus+0x94>
    }

    /* Read CELL_OV_FLT and CELL_UV_FLT. */
    status = BCC_Reg_Read(drvConfig, cid, MC33771C_CELL_OV_FLT_OFFSET, 2U, &fltStatus[BCC_FS_CELL_OV]);
 80038e8:	7af9      	ldrb	r1, [r7, #11]
 80038ea:	687b      	ldr	r3, [r7, #4]
 80038ec:	9300      	str	r3, [sp, #0]
 80038ee:	2302      	movs	r3, #2
 80038f0:	2209      	movs	r2, #9
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	f7ff fe0d 	bl	8003512 <BCC_Reg_Read>
 80038f8:	4603      	mov	r3, r0
 80038fa:	75fb      	strb	r3, [r7, #23]
    if (status != BCC_STATUS_SUCCESS)
 80038fc:	7dfb      	ldrb	r3, [r7, #23]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d001      	beq.n	8003906 <BCC_Fault_GetStatus+0x40>
    {
        return status;
 8003902:	7dfb      	ldrb	r3, [r7, #23]
 8003904:	e029      	b.n	800395a <BCC_Fault_GetStatus+0x94>
    }

    /* Read CB_OPEN_FLT, CB_SHORT_FLT. */
    status = BCC_Reg_Read(drvConfig, cid, MC33771C_CB_OPEN_FLT_OFFSET, 2U, &fltStatus[BCC_FS_CB_OPEN]);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	3304      	adds	r3, #4
 800390a:	7af9      	ldrb	r1, [r7, #11]
 800390c:	9300      	str	r3, [sp, #0]
 800390e:	2302      	movs	r3, #2
 8003910:	221a      	movs	r2, #26
 8003912:	68f8      	ldr	r0, [r7, #12]
 8003914:	f7ff fdfd 	bl	8003512 <BCC_Reg_Read>
 8003918:	4603      	mov	r3, r0
 800391a:	75fb      	strb	r3, [r7, #23]
    if (status != BCC_STATUS_SUCCESS)
 800391c:	7dfb      	ldrb	r3, [r7, #23]
 800391e:	2b00      	cmp	r3, #0
 8003920:	d001      	beq.n	8003926 <BCC_Fault_GetStatus+0x60>
    {
        return status;
 8003922:	7dfb      	ldrb	r3, [r7, #23]
 8003924:	e019      	b.n	800395a <BCC_Fault_GetStatus+0x94>
    }

    /* Read GPIO_STS, AN_OT_UT_FLT, GPIO_SHORT_Anx_OPEN_STS. */
    status = BCC_Reg_Read(drvConfig, cid, MC33771C_GPIO_STS_OFFSET, 3U, &fltStatus[BCC_FS_GPIO_STATUS]);
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	3308      	adds	r3, #8
 800392a:	7af9      	ldrb	r1, [r7, #11]
 800392c:	9300      	str	r3, [sp, #0]
 800392e:	2303      	movs	r3, #3
 8003930:	221f      	movs	r2, #31
 8003932:	68f8      	ldr	r0, [r7, #12]
 8003934:	f7ff fded 	bl	8003512 <BCC_Reg_Read>
 8003938:	4603      	mov	r3, r0
 800393a:	75fb      	strb	r3, [r7, #23]
    if (status != BCC_STATUS_SUCCESS)
 800393c:	7dfb      	ldrb	r3, [r7, #23]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d001      	beq.n	8003946 <BCC_Fault_GetStatus+0x80>
    {
        return status;
 8003942:	7dfb      	ldrb	r3, [r7, #23]
 8003944:	e009      	b.n	800395a <BCC_Fault_GetStatus+0x94>
    }

    /* Read COM_STATUS, FAULT1_STATUS, FAULT2_STATUS and FAULT3_STATUS. */
    return BCC_Reg_Read(drvConfig, cid, MC33771C_COM_STATUS_OFFSET, 4U, &fltStatus[BCC_FS_COMM]);
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	330e      	adds	r3, #14
 800394a:	7af9      	ldrb	r1, [r7, #11]
 800394c:	9300      	str	r3, [sp, #0]
 800394e:	2304      	movs	r3, #4
 8003950:	2223      	movs	r2, #35	@ 0x23
 8003952:	68f8      	ldr	r0, [r7, #12]
 8003954:	f7ff fddd 	bl	8003512 <BCC_Reg_Read>
 8003958:	4603      	mov	r3, r0
}
 800395a:	4618      	mov	r0, r3
 800395c:	3718      	adds	r7, #24
 800395e:	46bd      	mov	sp, r7
 8003960:	bd80      	pop	{r7, pc}
	...

08003964 <BCC_Fault_ClearStatus>:
 * Description   : This function clears selected fault status register.
 *
 *END**************************************************************************/
bcc_status_t BCC_Fault_ClearStatus(bcc_drv_config_t* const drvConfig,
    const bcc_cid_t cid, const bcc_fault_status_t statSel)
{
 8003964:	b580      	push	{r7, lr}
 8003966:	b086      	sub	sp, #24
 8003968:	af00      	add	r7, sp, #0
 800396a:	6078      	str	r0, [r7, #4]
 800396c:	460b      	mov	r3, r1
 800396e:	70fb      	strb	r3, [r7, #3]
 8003970:	4613      	mov	r3, r2
 8003972:	70bb      	strb	r3, [r7, #2]
    /* This array is intended for conversion of bcc_fault_status_t value to
     * a BCC register address. */
    const uint8_t regAddrMap[BCC_STAT_CNT] = {
 8003974:	4a12      	ldr	r2, [pc, #72]	@ (80039c0 <BCC_Fault_ClearStatus+0x5c>)
 8003976:	f107 030c 	add.w	r3, r7, #12
 800397a:	ca07      	ldmia	r2, {r0, r1, r2}
 800397c:	c303      	stmia	r3!, {r0, r1}
 800397e:	801a      	strh	r2, [r3, #0]
 8003980:	3302      	adds	r3, #2
 8003982:	0c12      	lsrs	r2, r2, #16
 8003984:	701a      	strb	r2, [r3, #0]
        MC33771C_FAULT3_STATUS_OFFSET
    };

    //BCC_MCU_Assert(drvConfig != NULL);

    if ((cid == BCC_CID_UNASSIG) || (((uint8_t)cid) > drvConfig->devicesCnt) ||
 8003986:	78fb      	ldrb	r3, [r7, #3]
 8003988:	2b00      	cmp	r3, #0
 800398a:	d007      	beq.n	800399c <BCC_Fault_ClearStatus+0x38>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	789b      	ldrb	r3, [r3, #2]
 8003990:	78fa      	ldrb	r2, [r7, #3]
 8003992:	429a      	cmp	r2, r3
 8003994:	d802      	bhi.n	800399c <BCC_Fault_ClearStatus+0x38>
 8003996:	78bb      	ldrb	r3, [r7, #2]
 8003998:	2b0a      	cmp	r3, #10
 800399a:	d901      	bls.n	80039a0 <BCC_Fault_ClearStatus+0x3c>
            ((uint32_t)statSel >= BCC_STAT_CNT))
    {
        return BCC_STATUS_PARAM_RANGE;
 800399c:	2301      	movs	r3, #1
 800399e:	e00a      	b.n	80039b6 <BCC_Fault_ClearStatus+0x52>
    }

    return BCC_Reg_Write(drvConfig, cid, regAddrMap[statSel], 0x0000U);
 80039a0:	78bb      	ldrb	r3, [r7, #2]
 80039a2:	3318      	adds	r3, #24
 80039a4:	443b      	add	r3, r7
 80039a6:	f813 2c0c 	ldrb.w	r2, [r3, #-12]
 80039aa:	78f9      	ldrb	r1, [r7, #3]
 80039ac:	2300      	movs	r3, #0
 80039ae:	6878      	ldr	r0, [r7, #4]
 80039b0:	f7ff fdcf 	bl	8003552 <BCC_Reg_Write>
 80039b4:	4603      	mov	r3, r0
}
 80039b6:	4618      	mov	r0, r3
 80039b8:	3718      	adds	r7, #24
 80039ba:	46bd      	mov	sp, r7
 80039bc:	bd80      	pop	{r7, pc}
 80039be:	bf00      	nop
 80039c0:	080065e8 	.word	0x080065e8

080039c4 <BCC_FuseMirror_Read>:
 *                 device.
 *
 *END**************************************************************************/
bcc_status_t BCC_FuseMirror_Read(bcc_drv_config_t* const drvConfig,
    const bcc_cid_t cid, const uint8_t fuseAddr, uint16_t* const value)
{
 80039c4:	b580      	push	{r7, lr}
 80039c6:	b088      	sub	sp, #32
 80039c8:	af02      	add	r7, sp, #8
 80039ca:	60f8      	str	r0, [r7, #12]
 80039cc:	607b      	str	r3, [r7, #4]
 80039ce:	460b      	mov	r3, r1
 80039d0:	72fb      	strb	r3, [r7, #11]
 80039d2:	4613      	mov	r3, r2
 80039d4:	72bb      	strb	r3, [r7, #10]
    bcc_status_t status;

//    BCC_MCU_Assert(drvConfig != NULL);
//    BCC_MCU_Assert(value != NULL);

    if ((cid == BCC_CID_UNASSIG) || (((uint8_t)cid) > drvConfig->devicesCnt))
 80039d6:	7afb      	ldrb	r3, [r7, #11]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	d004      	beq.n	80039e6 <BCC_FuseMirror_Read+0x22>
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	789b      	ldrb	r3, [r3, #2]
 80039e0:	7afa      	ldrb	r2, [r7, #11]
 80039e2:	429a      	cmp	r2, r3
 80039e4:	d901      	bls.n	80039ea <BCC_FuseMirror_Read+0x26>
    {
        return BCC_STATUS_PARAM_RANGE;
 80039e6:	2301      	movs	r3, #1
 80039e8:	e02a      	b.n	8003a40 <BCC_FuseMirror_Read+0x7c>
    }

    if (fuseAddr > ((drvConfig->device[(uint8_t)cid - 1U] == BCC_DEVICE_MC33771C) ?
 80039ea:	7abb      	ldrb	r3, [r7, #10]
 80039ec:	7afa      	ldrb	r2, [r7, #11]
 80039ee:	3a01      	subs	r2, #1
 80039f0:	68f9      	ldr	r1, [r7, #12]
 80039f2:	440a      	add	r2, r1
 80039f4:	78d2      	ldrb	r2, [r2, #3]
            MC33771C_MAX_FUSE_READ_ADDR : MC33772C_MAX_FUSE_READ_ADDR))
 80039f6:	2a00      	cmp	r2, #0
 80039f8:	d101      	bne.n	80039fe <BCC_FuseMirror_Read+0x3a>
 80039fa:	221a      	movs	r2, #26
 80039fc:	e000      	b.n	8003a00 <BCC_FuseMirror_Read+0x3c>
 80039fe:	2212      	movs	r2, #18
    if (fuseAddr > ((drvConfig->device[(uint8_t)cid - 1U] == BCC_DEVICE_MC33771C) ?
 8003a00:	429a      	cmp	r2, r3
 8003a02:	d201      	bcs.n	8003a08 <BCC_FuseMirror_Read+0x44>
    {
        return BCC_STATUS_PARAM_RANGE;
 8003a04:	2301      	movs	r3, #1
 8003a06:	e01b      	b.n	8003a40 <BCC_FuseMirror_Read+0x7c>
    }

    status = BCC_Reg_Write(drvConfig, cid, MC33771C_FUSE_MIRROR_CNTL_OFFSET,
            MC33771C_FUSE_MIRROR_CNTL_FMR_ADDR(fuseAddr) |
 8003a08:	7abb      	ldrb	r3, [r7, #10]
 8003a0a:	b29b      	uxth	r3, r3
 8003a0c:	021b      	lsls	r3, r3, #8
 8003a0e:	b29b      	uxth	r3, r3
    status = BCC_Reg_Write(drvConfig, cid, MC33771C_FUSE_MIRROR_CNTL_OFFSET,
 8003a10:	f403 53f8 	and.w	r3, r3, #7936	@ 0x1f00
 8003a14:	b29b      	uxth	r3, r3
 8003a16:	7af9      	ldrb	r1, [r7, #11]
 8003a18:	2270      	movs	r2, #112	@ 0x70
 8003a1a:	68f8      	ldr	r0, [r7, #12]
 8003a1c:	f7ff fd99 	bl	8003552 <BCC_Reg_Write>
 8003a20:	4603      	mov	r3, r0
 8003a22:	75fb      	strb	r3, [r7, #23]
            MC33771C_FUSE_MIRROR_CNTL_FSTM(MC33771C_FUSE_MIRROR_CNTL_FSTM_LOCKED_ENUM_VAL) |
            MC33771C_FUSE_MIRROR_CNTL_FST(MC33771C_FUSE_MIRROR_CNTL_FST_SPI_WRITE_ENABLE_ENUM_VAL));
    if (status != BCC_STATUS_SUCCESS)
 8003a24:	7dfb      	ldrb	r3, [r7, #23]
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d001      	beq.n	8003a2e <BCC_FuseMirror_Read+0x6a>
    {
        return status;
 8003a2a:	7dfb      	ldrb	r3, [r7, #23]
 8003a2c:	e008      	b.n	8003a40 <BCC_FuseMirror_Read+0x7c>
    }

    return BCC_Reg_Read(drvConfig, cid, MC33771C_FUSE_MIRROR_DATA_OFFSET, 1U, value);
 8003a2e:	7af9      	ldrb	r1, [r7, #11]
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	9300      	str	r3, [sp, #0]
 8003a34:	2301      	movs	r3, #1
 8003a36:	226f      	movs	r2, #111	@ 0x6f
 8003a38:	68f8      	ldr	r0, [r7, #12]
 8003a3a:	f7ff fd6a 	bl	8003512 <BCC_Reg_Read>
 8003a3e:	4603      	mov	r3, r0
}
 8003a40:	4618      	mov	r0, r3
 8003a42:	3718      	adds	r7, #24
 8003a44:	46bd      	mov	sp, r7
 8003a46:	bd80      	pop	{r7, pc}

08003a48 <BCC_GUID_Read>:
 *                 from the content of mirror registers.
 *
 *END**************************************************************************/
bcc_status_t BCC_GUID_Read(bcc_drv_config_t* const drvConfig,
    const bcc_cid_t cid, uint64_t* const guid)
{
 8003a48:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003a4c:	b092      	sub	sp, #72	@ 0x48
 8003a4e:	af00      	add	r7, sp, #0
 8003a50:	62f8      	str	r0, [r7, #44]	@ 0x2c
 8003a52:	460b      	mov	r3, r1
 8003a54:	627a      	str	r2, [r7, #36]	@ 0x24
 8003a56:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
    const uint8_t addr771c[3] = {
 8003a5a:	4b49      	ldr	r3, [pc, #292]	@ (8003b80 <BCC_GUID_Read+0x138>)
 8003a5c:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8003a60:	6819      	ldr	r1, [r3, #0]
 8003a62:	460b      	mov	r3, r1
 8003a64:	8013      	strh	r3, [r2, #0]
 8003a66:	3202      	adds	r2, #2
 8003a68:	0c0b      	lsrs	r3, r1, #16
 8003a6a:	7013      	strb	r3, [r2, #0]
            MC33771C_FUSE_TR_0_OFFSET,
            MC33771C_FUSE_TR_1_OFFSET,
            MC33771C_FUSE_TR_2_OFFSET
    };
    const uint8_t addr772c[3] = {
 8003a6c:	4b45      	ldr	r3, [pc, #276]	@ (8003b84 <BCC_GUID_Read+0x13c>)
 8003a6e:	f107 0238 	add.w	r2, r7, #56	@ 0x38
 8003a72:	6819      	ldr	r1, [r3, #0]
 8003a74:	460b      	mov	r3, r1
 8003a76:	8013      	strh	r3, [r2, #0]
 8003a78:	3202      	adds	r2, #2
 8003a7a:	0c0b      	lsrs	r3, r1, #16
 8003a7c:	7013      	strb	r3, [r2, #0]
    bcc_status_t status;

//    BCC_MCU_Assert(drvConfig != NULL);
//    BCC_MCU_Assert(guid != NULL);

    if ((cid == BCC_CID_UNASSIG) || (((uint8_t)cid) > drvConfig->devicesCnt))
 8003a7e:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003a82:	2b00      	cmp	r3, #0
 8003a84:	d005      	beq.n	8003a92 <BCC_GUID_Read+0x4a>
 8003a86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a88:	789a      	ldrb	r2, [r3, #2]
 8003a8a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003a8e:	4293      	cmp	r3, r2
 8003a90:	d901      	bls.n	8003a96 <BCC_GUID_Read+0x4e>
    {
        return BCC_STATUS_PARAM_RANGE;
 8003a92:	2301      	movs	r3, #1
 8003a94:	e06e      	b.n	8003b74 <BCC_GUID_Read+0x12c>
    }

    readAddr = (drvConfig->device[(uint8_t)cid - 1] == BCC_DEVICE_MC33771C) ? addr771c : addr772c;
 8003a96:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8003a9a:	1e5a      	subs	r2, r3, #1
 8003a9c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8003a9e:	4413      	add	r3, r2
 8003aa0:	78db      	ldrb	r3, [r3, #3]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	d102      	bne.n	8003aac <BCC_GUID_Read+0x64>
 8003aa6:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8003aaa:	e001      	b.n	8003ab0 <BCC_GUID_Read+0x68>
 8003aac:	f107 0338 	add.w	r3, r7, #56	@ 0x38
 8003ab0:	643b      	str	r3, [r7, #64]	@ 0x40

    for (i = 0; i < 3; i++)
 8003ab2:	2300      	movs	r3, #0
 8003ab4:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8003ab8:	e01f      	b.n	8003afa <BCC_GUID_Read+0xb2>
    {
        status = BCC_FuseMirror_Read(drvConfig, cid, readAddr[i], &(readData[i]));
 8003aba:	f897 2047 	ldrb.w	r2, [r7, #71]	@ 0x47
 8003abe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8003ac0:	4413      	add	r3, r2
 8003ac2:	7818      	ldrb	r0, [r3, #0]
 8003ac4:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003ac8:	f107 0230 	add.w	r2, r7, #48	@ 0x30
 8003acc:	005b      	lsls	r3, r3, #1
 8003ace:	4413      	add	r3, r2
 8003ad0:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 8003ad4:	4602      	mov	r2, r0
 8003ad6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8003ad8:	f7ff ff74 	bl	80039c4 <BCC_FuseMirror_Read>
 8003adc:	4603      	mov	r3, r0
 8003ade:	f887 303f 	strb.w	r3, [r7, #63]	@ 0x3f
        if (status != BCC_STATUS_SUCCESS)
 8003ae2:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003ae6:	2b00      	cmp	r3, #0
 8003ae8:	d002      	beq.n	8003af0 <BCC_GUID_Read+0xa8>
        {
            return status;
 8003aea:	f897 303f 	ldrb.w	r3, [r7, #63]	@ 0x3f
 8003aee:	e041      	b.n	8003b74 <BCC_GUID_Read+0x12c>
    for (i = 0; i < 3; i++)
 8003af0:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003af4:	3301      	adds	r3, #1
 8003af6:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8003afa:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8003afe:	2b02      	cmp	r3, #2
 8003b00:	d9db      	bls.n	8003aba <BCC_GUID_Read+0x72>
        }
    }

    *guid = (((uint64_t)(readData[0] & BCC_FUSE_TR_0_MASK)) << 21) |
 8003b02:	8e3b      	ldrh	r3, [r7, #48]	@ 0x30
 8003b04:	b29b      	uxth	r3, r3
 8003b06:	2200      	movs	r2, #0
 8003b08:	613b      	str	r3, [r7, #16]
 8003b0a:	617a      	str	r2, [r7, #20]
 8003b0c:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8003b10:	4611      	mov	r1, r2
 8003b12:	ea4f 29d1 	mov.w	r9, r1, lsr #11
 8003b16:	4613      	mov	r3, r2
 8003b18:	ea4f 5843 	mov.w	r8, r3, lsl #21
            (((uint64_t)(readData[1] & BCC_FUSE_TR_1_MASK)) << 5) |
 8003b1c:	8e7b      	ldrh	r3, [r7, #50]	@ 0x32
 8003b1e:	b29b      	uxth	r3, r3
 8003b20:	2200      	movs	r2, #0
 8003b22:	61bb      	str	r3, [r7, #24]
 8003b24:	61fa      	str	r2, [r7, #28]
 8003b26:	f04f 0200 	mov.w	r2, #0
 8003b2a:	f04f 0300 	mov.w	r3, #0
 8003b2e:	69f9      	ldr	r1, [r7, #28]
 8003b30:	014b      	lsls	r3, r1, #5
 8003b32:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8003b36:	4684      	mov	ip, r0
 8003b38:	ea43 63dc 	orr.w	r3, r3, ip, lsr #27
 8003b3c:	4601      	mov	r1, r0
 8003b3e:	014a      	lsls	r2, r1, #5
    *guid = (((uint64_t)(readData[0] & BCC_FUSE_TR_0_MASK)) << 21) |
 8003b40:	ea48 0402 	orr.w	r4, r8, r2
 8003b44:	ea49 0503 	orr.w	r5, r9, r3
            ((uint64_t)(readData[2] & BCC_FUSE_TR_2_MASK));
 8003b48:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8003b4a:	b29b      	uxth	r3, r3
 8003b4c:	2200      	movs	r2, #0
 8003b4e:	60bb      	str	r3, [r7, #8]
 8003b50:	60fa      	str	r2, [r7, #12]
 8003b52:	68bb      	ldr	r3, [r7, #8]
 8003b54:	f003 0a1f 	and.w	sl, r3, #31
 8003b58:	f04f 0b00 	mov.w	fp, #0
            (((uint64_t)(readData[1] & BCC_FUSE_TR_1_MASK)) << 5) |
 8003b5c:	ea44 030a 	orr.w	r3, r4, sl
 8003b60:	603b      	str	r3, [r7, #0]
 8003b62:	ea45 030b 	orr.w	r3, r5, fp
 8003b66:	607b      	str	r3, [r7, #4]
    *guid = (((uint64_t)(readData[0] & BCC_FUSE_TR_0_MASK)) << 21) |
 8003b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6a:	e9d7 1200 	ldrd	r1, r2, [r7]
 8003b6e:	e9c3 1200 	strd	r1, r2, [r3]

    return BCC_STATUS_SUCCESS;
 8003b72:	2300      	movs	r3, #0
}
 8003b74:	4618      	mov	r0, r3
 8003b76:	3748      	adds	r7, #72	@ 0x48
 8003b78:	46bd      	mov	sp, r7
 8003b7a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8003b7e:	bf00      	nop
 8003b80:	080065f4 	.word	0x080065f4
 8003b84:	080065f8 	.word	0x080065f8

08003b88 <BCC_CalcCRC>:
 * Function Name : BCC_CalcCRC
 * Description   : This function calculates CRC value of passed data array.
 *
 *END**************************************************************************/
static inline uint8_t BCC_CalcCRC(const uint8_t* const data)
{
 8003b88:	b480      	push	{r7}
 8003b8a:	b085      	sub	sp, #20
 8003b8c:	af00      	add	r7, sp, #0
 8003b8e:	6078      	str	r0, [r7, #4]
    uint8_t tableIdx; /* Index to the CRC table. */

//    BCC_MCU_Assert(data != NULL);

    /* Expanding value. */
    crc = 0x42U;
 8003b90:	2342      	movs	r3, #66	@ 0x42
 8003b92:	73fb      	strb	r3, [r7, #15]

    tableIdx = crc ^ data[BCC_MSG_IDX_DATA_H];
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	781a      	ldrb	r2, [r3, #0]
 8003b98:	7bfb      	ldrb	r3, [r7, #15]
 8003b9a:	4053      	eors	r3, r2
 8003b9c:	73bb      	strb	r3, [r7, #14]
    crc = s_crcTable[tableIdx];
 8003b9e:	7bbb      	ldrb	r3, [r7, #14]
 8003ba0:	4a18      	ldr	r2, [pc, #96]	@ (8003c04 <BCC_CalcCRC+0x7c>)
 8003ba2:	5cd3      	ldrb	r3, [r2, r3]
 8003ba4:	73fb      	strb	r3, [r7, #15]
    tableIdx = crc ^ data[BCC_MSG_IDX_DATA_L];
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	3301      	adds	r3, #1
 8003baa:	781a      	ldrb	r2, [r3, #0]
 8003bac:	7bfb      	ldrb	r3, [r7, #15]
 8003bae:	4053      	eors	r3, r2
 8003bb0:	73bb      	strb	r3, [r7, #14]
    crc = s_crcTable[tableIdx];
 8003bb2:	7bbb      	ldrb	r3, [r7, #14]
 8003bb4:	4a13      	ldr	r2, [pc, #76]	@ (8003c04 <BCC_CalcCRC+0x7c>)
 8003bb6:	5cd3      	ldrb	r3, [r2, r3]
 8003bb8:	73fb      	strb	r3, [r7, #15]
    tableIdx = crc ^ data[BCC_MSG_IDX_ADDR];
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	3302      	adds	r3, #2
 8003bbe:	781a      	ldrb	r2, [r3, #0]
 8003bc0:	7bfb      	ldrb	r3, [r7, #15]
 8003bc2:	4053      	eors	r3, r2
 8003bc4:	73bb      	strb	r3, [r7, #14]
    crc = s_crcTable[tableIdx];
 8003bc6:	7bbb      	ldrb	r3, [r7, #14]
 8003bc8:	4a0e      	ldr	r2, [pc, #56]	@ (8003c04 <BCC_CalcCRC+0x7c>)
 8003bca:	5cd3      	ldrb	r3, [r2, r3]
 8003bcc:	73fb      	strb	r3, [r7, #15]
    tableIdx = crc ^ data[BCC_MSG_IDX_CID];
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	3303      	adds	r3, #3
 8003bd2:	781a      	ldrb	r2, [r3, #0]
 8003bd4:	7bfb      	ldrb	r3, [r7, #15]
 8003bd6:	4053      	eors	r3, r2
 8003bd8:	73bb      	strb	r3, [r7, #14]
    crc = s_crcTable[tableIdx];
 8003bda:	7bbb      	ldrb	r3, [r7, #14]
 8003bdc:	4a09      	ldr	r2, [pc, #36]	@ (8003c04 <BCC_CalcCRC+0x7c>)
 8003bde:	5cd3      	ldrb	r3, [r2, r3]
 8003be0:	73fb      	strb	r3, [r7, #15]
    tableIdx = crc ^ data[BCC_MSG_IDX_CNT_CMD];
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	3304      	adds	r3, #4
 8003be6:	781a      	ldrb	r2, [r3, #0]
 8003be8:	7bfb      	ldrb	r3, [r7, #15]
 8003bea:	4053      	eors	r3, r2
 8003bec:	73bb      	strb	r3, [r7, #14]
    crc = s_crcTable[tableIdx];
 8003bee:	7bbb      	ldrb	r3, [r7, #14]
 8003bf0:	4a04      	ldr	r2, [pc, #16]	@ (8003c04 <BCC_CalcCRC+0x7c>)
 8003bf2:	5cd3      	ldrb	r3, [r2, r3]
 8003bf4:	73fb      	strb	r3, [r7, #15]

    return crc;
 8003bf6:	7bfb      	ldrb	r3, [r7, #15]
}
 8003bf8:	4618      	mov	r0, r3
 8003bfa:	3714      	adds	r7, #20
 8003bfc:	46bd      	mov	sp, r7
 8003bfe:	bc80      	pop	{r7}
 8003c00:	4770      	bx	lr
 8003c02:	bf00      	nop
 8003c04:	08006d50 	.word	0x08006d50

08003c08 <BCC_CheckCRC>:
 * Description   : This function calculates CRC of a received frame and compares
 *                 it with CRC field of the frame.
 *
 *END**************************************************************************/
static bcc_status_t BCC_CheckCRC(const uint8_t* const resp)
{
 8003c08:	b580      	push	{r7, lr}
 8003c0a:	b084      	sub	sp, #16
 8003c0c:	af00      	add	r7, sp, #0
 8003c0e:	6078      	str	r0, [r7, #4]
    uint8_t frameCrc;  /* CRC value from the response frame. */
    uint8_t compCrc;   /* Computed (expected) CRC value. */

//    BCC_MCU_Assert(resp != NULL);

    frameCrc = resp[BCC_MSG_IDX_CRC];
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	3305      	adds	r3, #5
 8003c14:	781b      	ldrb	r3, [r3, #0]
 8003c16:	73fb      	strb	r3, [r7, #15]
    compCrc = BCC_CalcCRC(resp);
 8003c18:	6878      	ldr	r0, [r7, #4]
 8003c1a:	f7ff ffb5 	bl	8003b88 <BCC_CalcCRC>
 8003c1e:	4603      	mov	r3, r0
 8003c20:	73bb      	strb	r3, [r7, #14]

    return (compCrc != frameCrc) ? BCC_STATUS_COM_CRC : BCC_STATUS_SUCCESS;
 8003c22:	7bba      	ldrb	r2, [r7, #14]
 8003c24:	7bfb      	ldrb	r3, [r7, #15]
 8003c26:	429a      	cmp	r2, r3
 8003c28:	d001      	beq.n	8003c2e <BCC_CheckCRC+0x26>
 8003c2a:	2305      	movs	r3, #5
 8003c2c:	e000      	b.n	8003c30 <BCC_CheckCRC+0x28>
 8003c2e:	2300      	movs	r3, #0
}
 8003c30:	4618      	mov	r0, r3
 8003c32:	3710      	adds	r7, #16
 8003c34:	46bd      	mov	sp, r7
 8003c36:	bd80      	pop	{r7, pc}

08003c38 <BCC_CheckMsgCntr>:
 *                 a frame.
 *
 *END**************************************************************************/
static bcc_status_t BCC_CheckMsgCntr(bcc_drv_config_t* const drvConfig,
    const bcc_cid_t cid, const uint8_t* const resp)
{
 8003c38:	b480      	push	{r7}
 8003c3a:	b087      	sub	sp, #28
 8003c3c:	af00      	add	r7, sp, #0
 8003c3e:	60f8      	str	r0, [r7, #12]
 8003c40:	460b      	mov	r3, r1
 8003c42:	607a      	str	r2, [r7, #4]
 8003c44:	72fb      	strb	r3, [r7, #11]
    uint8_t msgCntRcv;   /* Currently received message counter value. */

//    BCC_MCU_Assert(drvConfig != NULL);
//    BCC_MCU_Assert(resp != NULL);

    msgCntPrev = drvConfig->drvData.msgCntr[(uint8_t)cid];
 8003c46:	7afb      	ldrb	r3, [r7, #11]
 8003c48:	68fa      	ldr	r2, [r7, #12]
 8003c4a:	4413      	add	r3, r2
 8003c4c:	f893 3140 	ldrb.w	r3, [r3, #320]	@ 0x140
 8003c50:	75fb      	strb	r3, [r7, #23]
    msgCntRcv = (resp[BCC_MSG_IDX_CNT_CMD] & BCC_MSG_MSG_CNT_MASK) >> BCC_MSG_MSG_CNT_SHIFT;
 8003c52:	687b      	ldr	r3, [r7, #4]
 8003c54:	3304      	adds	r3, #4
 8003c56:	781b      	ldrb	r3, [r3, #0]
 8003c58:	091b      	lsrs	r3, r3, #4
 8003c5a:	75bb      	strb	r3, [r7, #22]

    /* Store the Message counter value. */
    drvConfig->drvData.msgCntr[(uint8_t)cid] = msgCntRcv;
 8003c5c:	7afb      	ldrb	r3, [r7, #11]
 8003c5e:	68fa      	ldr	r2, [r7, #12]
 8003c60:	4413      	add	r3, r2
 8003c62:	7dba      	ldrb	r2, [r7, #22]
 8003c64:	f883 2140 	strb.w	r2, [r3, #320]	@ 0x140

    /* Check the Message counter value.
     * Note: Do not perform a check for CID=0. */
    if ((cid != BCC_CID_UNASSIG) && (msgCntRcv != BCC_INC_MSG_CNTR(msgCntPrev)))
 8003c68:	7afb      	ldrb	r3, [r7, #11]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d008      	beq.n	8003c80 <BCC_CheckMsgCntr+0x48>
 8003c6e:	7dba      	ldrb	r2, [r7, #22]
 8003c70:	7dfb      	ldrb	r3, [r7, #23]
 8003c72:	3301      	adds	r3, #1
 8003c74:	f003 030f 	and.w	r3, r3, #15
 8003c78:	429a      	cmp	r2, r3
 8003c7a:	d001      	beq.n	8003c80 <BCC_CheckMsgCntr+0x48>
    {
        return BCC_STATUS_COM_MSG_CNT;
 8003c7c:	2306      	movs	r3, #6
 8003c7e:	e000      	b.n	8003c82 <BCC_CheckMsgCntr+0x4a>
    }

    return BCC_STATUS_SUCCESS;
 8003c80:	2300      	movs	r3, #0
}
 8003c82:	4618      	mov	r0, r3
 8003c84:	371c      	adds	r7, #28
 8003c86:	46bd      	mov	sp, r7
 8003c88:	bc80      	pop	{r7}
 8003c8a:	4770      	bx	lr

08003c8c <BCC_CheckEchoFrame>:
 * Description   : This function checks content of the echo frame.
 *
 *END**************************************************************************/
static bcc_status_t BCC_CheckEchoFrame(const uint8_t* const txBuf,
    const uint8_t* const resp)
{
 8003c8c:	b480      	push	{r7}
 8003c8e:	b083      	sub	sp, #12
 8003c90:	af00      	add	r7, sp, #0
 8003c92:	6078      	str	r0, [r7, #4]
 8003c94:	6039      	str	r1, [r7, #0]
//    BCC_MCU_Assert(resp != NULL);
//    BCC_MCU_Assert(txBuf != NULL);

    if ((txBuf[BCC_MSG_IDX_DATA_H] == resp[BCC_MSG_IDX_DATA_H]) &&
 8003c96:	687b      	ldr	r3, [r7, #4]
 8003c98:	781a      	ldrb	r2, [r3, #0]
 8003c9a:	683b      	ldr	r3, [r7, #0]
 8003c9c:	781b      	ldrb	r3, [r3, #0]
 8003c9e:	429a      	cmp	r2, r3
 8003ca0:	d129      	bne.n	8003cf6 <BCC_CheckEchoFrame+0x6a>
        (txBuf[BCC_MSG_IDX_DATA_L] == resp[BCC_MSG_IDX_DATA_L]) &&
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	3301      	adds	r3, #1
 8003ca6:	781a      	ldrb	r2, [r3, #0]
 8003ca8:	683b      	ldr	r3, [r7, #0]
 8003caa:	3301      	adds	r3, #1
 8003cac:	781b      	ldrb	r3, [r3, #0]
    if ((txBuf[BCC_MSG_IDX_DATA_H] == resp[BCC_MSG_IDX_DATA_H]) &&
 8003cae:	429a      	cmp	r2, r3
 8003cb0:	d121      	bne.n	8003cf6 <BCC_CheckEchoFrame+0x6a>
        (txBuf[BCC_MSG_IDX_ADDR] == resp[BCC_MSG_IDX_ADDR]) &&
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	3302      	adds	r3, #2
 8003cb6:	781a      	ldrb	r2, [r3, #0]
 8003cb8:	683b      	ldr	r3, [r7, #0]
 8003cba:	3302      	adds	r3, #2
 8003cbc:	781b      	ldrb	r3, [r3, #0]
        (txBuf[BCC_MSG_IDX_DATA_L] == resp[BCC_MSG_IDX_DATA_L]) &&
 8003cbe:	429a      	cmp	r2, r3
 8003cc0:	d119      	bne.n	8003cf6 <BCC_CheckEchoFrame+0x6a>
        (txBuf[BCC_MSG_IDX_CID] == resp[BCC_MSG_IDX_CID]) &&
 8003cc2:	687b      	ldr	r3, [r7, #4]
 8003cc4:	3303      	adds	r3, #3
 8003cc6:	781a      	ldrb	r2, [r3, #0]
 8003cc8:	683b      	ldr	r3, [r7, #0]
 8003cca:	3303      	adds	r3, #3
 8003ccc:	781b      	ldrb	r3, [r3, #0]
        (txBuf[BCC_MSG_IDX_ADDR] == resp[BCC_MSG_IDX_ADDR]) &&
 8003cce:	429a      	cmp	r2, r3
 8003cd0:	d111      	bne.n	8003cf6 <BCC_CheckEchoFrame+0x6a>
        (txBuf[BCC_MSG_IDX_CNT_CMD] == resp[BCC_MSG_IDX_CNT_CMD]) &&
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	3304      	adds	r3, #4
 8003cd6:	781a      	ldrb	r2, [r3, #0]
 8003cd8:	683b      	ldr	r3, [r7, #0]
 8003cda:	3304      	adds	r3, #4
 8003cdc:	781b      	ldrb	r3, [r3, #0]
        (txBuf[BCC_MSG_IDX_CID] == resp[BCC_MSG_IDX_CID]) &&
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d109      	bne.n	8003cf6 <BCC_CheckEchoFrame+0x6a>
        (txBuf[BCC_MSG_IDX_CRC] == resp[BCC_MSG_IDX_CRC]))
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	3305      	adds	r3, #5
 8003ce6:	781a      	ldrb	r2, [r3, #0]
 8003ce8:	683b      	ldr	r3, [r7, #0]
 8003cea:	3305      	adds	r3, #5
 8003cec:	781b      	ldrb	r3, [r3, #0]
        (txBuf[BCC_MSG_IDX_CNT_CMD] == resp[BCC_MSG_IDX_CNT_CMD]) &&
 8003cee:	429a      	cmp	r2, r3
 8003cf0:	d101      	bne.n	8003cf6 <BCC_CheckEchoFrame+0x6a>
    {
        return BCC_STATUS_SUCCESS;
 8003cf2:	2300      	movs	r3, #0
 8003cf4:	e000      	b.n	8003cf8 <BCC_CheckEchoFrame+0x6c>
    }
    else
    {
        return BCC_STATUS_COM_ECHO;
 8003cf6:	2304      	movs	r3, #4
    }
}
 8003cf8:	4618      	mov	r0, r3
 8003cfa:	370c      	adds	r7, #12
 8003cfc:	46bd      	mov	sp, r7
 8003cfe:	bc80      	pop	{r7}
 8003d00:	4770      	bx	lr

08003d02 <BCC_PackFrame>:
 *                 to the BCC frame format (see BCC datasheet).
 *
 *END**************************************************************************/
static void BCC_PackFrame(const uint16_t data, const uint8_t addr,
    const bcc_cid_t cid, const uint8_t cmdCnt, uint8_t* const frame)
{
 8003d02:	b590      	push	{r4, r7, lr}
 8003d04:	b083      	sub	sp, #12
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	4604      	mov	r4, r0
 8003d0a:	4608      	mov	r0, r1
 8003d0c:	4611      	mov	r1, r2
 8003d0e:	461a      	mov	r2, r3
 8003d10:	4623      	mov	r3, r4
 8003d12:	80fb      	strh	r3, [r7, #6]
 8003d14:	4603      	mov	r3, r0
 8003d16:	717b      	strb	r3, [r7, #5]
 8003d18:	460b      	mov	r3, r1
 8003d1a:	713b      	strb	r3, [r7, #4]
 8003d1c:	4613      	mov	r3, r2
 8003d1e:	70fb      	strb	r3, [r7, #3]
//    BCC_MCU_Assert(frame != NULL);

    /* Register Data field. */
    frame[BCC_MSG_IDX_DATA_H] = (uint8_t)(data >> 8U);
 8003d20:	88fb      	ldrh	r3, [r7, #6]
 8003d22:	0a1b      	lsrs	r3, r3, #8
 8003d24:	b29b      	uxth	r3, r3
 8003d26:	b2da      	uxtb	r2, r3
 8003d28:	69bb      	ldr	r3, [r7, #24]
 8003d2a:	701a      	strb	r2, [r3, #0]
    frame[BCC_MSG_IDX_DATA_L] = (uint8_t)(data & 0xFFU);
 8003d2c:	69bb      	ldr	r3, [r7, #24]
 8003d2e:	3301      	adds	r3, #1
 8003d30:	88fa      	ldrh	r2, [r7, #6]
 8003d32:	b2d2      	uxtb	r2, r2
 8003d34:	701a      	strb	r2, [r3, #0]

    /* Register Address field. Master/Slave field is always 0 for sending. */
    frame[BCC_MSG_IDX_ADDR] = (addr & BCC_MSG_ADDR_MASK);
 8003d36:	69bb      	ldr	r3, [r7, #24]
 8003d38:	3302      	adds	r3, #2
 8003d3a:	797a      	ldrb	r2, [r7, #5]
 8003d3c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8003d40:	b2d2      	uxtb	r2, r2
 8003d42:	701a      	strb	r2, [r3, #0]

    /* Device address (Cluster ID) field. */
    frame[BCC_MSG_IDX_CID] = ((uint8_t)cid & 0x3FU);
 8003d44:	69bb      	ldr	r3, [r7, #24]
 8003d46:	3303      	adds	r3, #3
 8003d48:	793a      	ldrb	r2, [r7, #4]
 8003d4a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8003d4e:	b2d2      	uxtb	r2, r2
 8003d50:	701a      	strb	r2, [r3, #0]

    /* Message counter and Command fields. */
    frame[BCC_MSG_IDX_CNT_CMD] = (cmdCnt & 0xF3U);
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	3304      	adds	r3, #4
 8003d56:	78fa      	ldrb	r2, [r7, #3]
 8003d58:	f022 020c 	bic.w	r2, r2, #12
 8003d5c:	b2d2      	uxtb	r2, r2
 8003d5e:	701a      	strb	r2, [r3, #0]

    /* CRC field. */
    frame[BCC_MSG_IDX_CRC] = BCC_CalcCRC(frame);
 8003d60:	69bb      	ldr	r3, [r7, #24]
 8003d62:	1d5c      	adds	r4, r3, #5
 8003d64:	69b8      	ldr	r0, [r7, #24]
 8003d66:	f7ff ff0f 	bl	8003b88 <BCC_CalcCRC>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	7023      	strb	r3, [r4, #0]
}
 8003d6e:	bf00      	nop
 8003d70:	370c      	adds	r7, #12
 8003d72:	46bd      	mov	sp, r7
 8003d74:	bd90      	pop	{r4, r7, pc}
	...

08003d78 <BCC_Reg_ReadSpi>:
 *
 *END**************************************************************************/
bcc_status_t BCC_Reg_ReadSpi(bcc_drv_config_t* const drvConfig,
    const bcc_cid_t cid, uint8_t regAddr, const uint8_t regCnt,
    uint16_t* regVal)
{
 8003d78:	b580      	push	{r7, lr}
 8003d7a:	b086      	sub	sp, #24
 8003d7c:	af02      	add	r7, sp, #8
 8003d7e:	6078      	str	r0, [r7, #4]
 8003d80:	4608      	mov	r0, r1
 8003d82:	4611      	mov	r1, r2
 8003d84:	461a      	mov	r2, r3
 8003d86:	4603      	mov	r3, r0
 8003d88:	70fb      	strb	r3, [r7, #3]
 8003d8a:	460b      	mov	r3, r1
 8003d8c:	70bb      	strb	r3, [r7, #2]
 8003d8e:	4613      	mov	r3, r2
 8003d90:	707b      	strb	r3, [r7, #1]
    bcc_status_t status;

//    BCC_MCU_Assert(drvConfig != NULL);
//    BCC_MCU_Assert(regVal != NULL);

    if (((uint8_t)cid > drvConfig->devicesCnt) || (regAddr > BCC_MAX_REG_ADDR) ||
 8003d92:	687b      	ldr	r3, [r7, #4]
 8003d94:	789b      	ldrb	r3, [r3, #2]
 8003d96:	78fa      	ldrb	r2, [r7, #3]
 8003d98:	429a      	cmp	r2, r3
 8003d9a:	d80c      	bhi.n	8003db6 <BCC_Reg_ReadSpi+0x3e>
 8003d9c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003da0:	2b00      	cmp	r3, #0
 8003da2:	db08      	blt.n	8003db6 <BCC_Reg_ReadSpi+0x3e>
 8003da4:	787b      	ldrb	r3, [r7, #1]
 8003da6:	2b00      	cmp	r3, #0
 8003da8:	d005      	beq.n	8003db6 <BCC_Reg_ReadSpi+0x3e>
        (regCnt == 0U) || ((regAddr + regCnt - 1U) > BCC_MAX_REG_ADDR))
 8003daa:	78ba      	ldrb	r2, [r7, #2]
 8003dac:	787b      	ldrb	r3, [r7, #1]
 8003dae:	4413      	add	r3, r2
 8003db0:	3b01      	subs	r3, #1
 8003db2:	2b7f      	cmp	r3, #127	@ 0x7f
 8003db4:	d901      	bls.n	8003dba <BCC_Reg_ReadSpi+0x42>
    {
        return BCC_STATUS_PARAM_RANGE;
 8003db6:	2301      	movs	r3, #1
 8003db8:	e0be      	b.n	8003f38 <BCC_Reg_ReadSpi+0x1c0>
    }

    /* Create frame for request. */
    BCC_PackFrame(0x0001U, regAddr, cid, BCC_CMD_READ, txBuf);
 8003dba:	78fa      	ldrb	r2, [r7, #3]
 8003dbc:	78b9      	ldrb	r1, [r7, #2]
 8003dbe:	4b60      	ldr	r3, [pc, #384]	@ (8003f40 <BCC_Reg_ReadSpi+0x1c8>)
 8003dc0:	9300      	str	r3, [sp, #0]
 8003dc2:	2301      	movs	r3, #1
 8003dc4:	2001      	movs	r0, #1
 8003dc6:	f7ff ff9c 	bl	8003d02 <BCC_PackFrame>

    /* Send request for data. Required data are returned with the following transfer. */
    status = BCC_MCU_TransferSpi(drvConfig->drvInstance, txBuf, rxBuf);
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	781b      	ldrb	r3, [r3, #0]
 8003dce:	4a5d      	ldr	r2, [pc, #372]	@ (8003f44 <BCC_Reg_ReadSpi+0x1cc>)
 8003dd0:	495b      	ldr	r1, [pc, #364]	@ (8003f40 <BCC_Reg_ReadSpi+0x1c8>)
 8003dd2:	4618      	mov	r0, r3
 8003dd4:	f000 fedc 	bl	8004b90 <BCC_MCU_TransferSpi>
 8003dd8:	4603      	mov	r3, r0
 8003dda:	73fb      	strb	r3, [r7, #15]
    if (status != BCC_STATUS_SUCCESS)
 8003ddc:	7bfb      	ldrb	r3, [r7, #15]
 8003dde:	2b00      	cmp	r3, #0
 8003de0:	d001      	beq.n	8003de6 <BCC_Reg_ReadSpi+0x6e>
    {
        return status;
 8003de2:	7bfb      	ldrb	r3, [r7, #15]
 8003de4:	e0a8      	b.n	8003f38 <BCC_Reg_ReadSpi+0x1c0>
    }

    /* Check CRC, message counter, a null response (all field except CRC and
     * message counter are zero) and discard the response. */
    if ((status = BCC_CheckCRC(rxBuf)) != BCC_STATUS_SUCCESS)
 8003de6:	4857      	ldr	r0, [pc, #348]	@ (8003f44 <BCC_Reg_ReadSpi+0x1cc>)
 8003de8:	f7ff ff0e 	bl	8003c08 <BCC_CheckCRC>
 8003dec:	4603      	mov	r3, r0
 8003dee:	73fb      	strb	r3, [r7, #15]
 8003df0:	7bfb      	ldrb	r3, [r7, #15]
 8003df2:	2b00      	cmp	r3, #0
 8003df4:	d001      	beq.n	8003dfa <BCC_Reg_ReadSpi+0x82>
    {
        return status;
 8003df6:	7bfb      	ldrb	r3, [r7, #15]
 8003df8:	e09e      	b.n	8003f38 <BCC_Reg_ReadSpi+0x1c0>
    }

    if ((status = BCC_CheckMsgCntr(drvConfig, cid, rxBuf)) != BCC_STATUS_SUCCESS)
 8003dfa:	78fb      	ldrb	r3, [r7, #3]
 8003dfc:	4a51      	ldr	r2, [pc, #324]	@ (8003f44 <BCC_Reg_ReadSpi+0x1cc>)
 8003dfe:	4619      	mov	r1, r3
 8003e00:	6878      	ldr	r0, [r7, #4]
 8003e02:	f7ff ff19 	bl	8003c38 <BCC_CheckMsgCntr>
 8003e06:	4603      	mov	r3, r0
 8003e08:	73fb      	strb	r3, [r7, #15]
 8003e0a:	7bfb      	ldrb	r3, [r7, #15]
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d001      	beq.n	8003e14 <BCC_Reg_ReadSpi+0x9c>
    {
        return status;
 8003e10:	7bfb      	ldrb	r3, [r7, #15]
 8003e12:	e091      	b.n	8003f38 <BCC_Reg_ReadSpi+0x1c0>
    }

    if (BCC_IS_NULL_RESP(rxBuf))
 8003e14:	4b4b      	ldr	r3, [pc, #300]	@ (8003f44 <BCC_Reg_ReadSpi+0x1cc>)
 8003e16:	781b      	ldrb	r3, [r3, #0]
 8003e18:	b2db      	uxtb	r3, r3
 8003e1a:	2b00      	cmp	r3, #0
 8003e1c:	d117      	bne.n	8003e4e <BCC_Reg_ReadSpi+0xd6>
 8003e1e:	4b49      	ldr	r3, [pc, #292]	@ (8003f44 <BCC_Reg_ReadSpi+0x1cc>)
 8003e20:	785b      	ldrb	r3, [r3, #1]
 8003e22:	b2db      	uxtb	r3, r3
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d112      	bne.n	8003e4e <BCC_Reg_ReadSpi+0xd6>
 8003e28:	4b46      	ldr	r3, [pc, #280]	@ (8003f44 <BCC_Reg_ReadSpi+0x1cc>)
 8003e2a:	789b      	ldrb	r3, [r3, #2]
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d10d      	bne.n	8003e4e <BCC_Reg_ReadSpi+0xd6>
 8003e32:	4b44      	ldr	r3, [pc, #272]	@ (8003f44 <BCC_Reg_ReadSpi+0x1cc>)
 8003e34:	78db      	ldrb	r3, [r3, #3]
 8003e36:	b2db      	uxtb	r3, r3
 8003e38:	2b00      	cmp	r3, #0
 8003e3a:	d108      	bne.n	8003e4e <BCC_Reg_ReadSpi+0xd6>
 8003e3c:	4b41      	ldr	r3, [pc, #260]	@ (8003f44 <BCC_Reg_ReadSpi+0x1cc>)
 8003e3e:	791b      	ldrb	r3, [r3, #4]
 8003e40:	b2db      	uxtb	r3, r3
 8003e42:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d101      	bne.n	8003e4e <BCC_Reg_ReadSpi+0xd6>
    {
        return BCC_STATUS_COM_NULL;
 8003e4a:	2307      	movs	r3, #7
 8003e4c:	e074      	b.n	8003f38 <BCC_Reg_ReadSpi+0x1c0>
    }

    /* Read required data. */
    for (regIdx = 0U; regIdx < regCnt; regIdx++)
 8003e4e:	4b3e      	ldr	r3, [pc, #248]	@ (8003f48 <BCC_Reg_ReadSpi+0x1d0>)
 8003e50:	2200      	movs	r2, #0
 8003e52:	701a      	strb	r2, [r3, #0]
 8003e54:	e069      	b.n	8003f2a <BCC_Reg_ReadSpi+0x1b2>
    {
        /* Increment address of the register to be read. */
        regAddr++;
 8003e56:	78bb      	ldrb	r3, [r7, #2]
 8003e58:	3301      	adds	r3, #1
 8003e5a:	70bb      	strb	r3, [r7, #2]
        if (regAddr > 0x7FU)
 8003e5c:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003e60:	2b00      	cmp	r3, #0
 8003e62:	da01      	bge.n	8003e68 <BCC_Reg_ReadSpi+0xf0>
        {
            regAddr = 0x00U;
 8003e64:	2300      	movs	r3, #0
 8003e66:	70bb      	strb	r3, [r7, #2]
        }

        BCC_PackFrame(0x0001U, regAddr, cid, BCC_CMD_READ, txBuf);
 8003e68:	78fa      	ldrb	r2, [r7, #3]
 8003e6a:	78b9      	ldrb	r1, [r7, #2]
 8003e6c:	4b34      	ldr	r3, [pc, #208]	@ (8003f40 <BCC_Reg_ReadSpi+0x1c8>)
 8003e6e:	9300      	str	r3, [sp, #0]
 8003e70:	2301      	movs	r3, #1
 8003e72:	2001      	movs	r0, #1
 8003e74:	f7ff ff45 	bl	8003d02 <BCC_PackFrame>

        /* Send request for data. Required data are returned with the following transfer. */
        status = BCC_MCU_TransferSpi(drvConfig->drvInstance, txBuf, rxBuf);
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	781b      	ldrb	r3, [r3, #0]
 8003e7c:	4a31      	ldr	r2, [pc, #196]	@ (8003f44 <BCC_Reg_ReadSpi+0x1cc>)
 8003e7e:	4930      	ldr	r1, [pc, #192]	@ (8003f40 <BCC_Reg_ReadSpi+0x1c8>)
 8003e80:	4618      	mov	r0, r3
 8003e82:	f000 fe85 	bl	8004b90 <BCC_MCU_TransferSpi>
 8003e86:	4603      	mov	r3, r0
 8003e88:	73fb      	strb	r3, [r7, #15]
        if (status != BCC_STATUS_SUCCESS)
 8003e8a:	7bfb      	ldrb	r3, [r7, #15]
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d001      	beq.n	8003e94 <BCC_Reg_ReadSpi+0x11c>
        {
            return status;
 8003e90:	7bfb      	ldrb	r3, [r7, #15]
 8003e92:	e051      	b.n	8003f38 <BCC_Reg_ReadSpi+0x1c0>
        }

        /* Check CRC. */
        if ((status = BCC_CheckCRC(rxBuf)) != BCC_STATUS_SUCCESS)
 8003e94:	482b      	ldr	r0, [pc, #172]	@ (8003f44 <BCC_Reg_ReadSpi+0x1cc>)
 8003e96:	f7ff feb7 	bl	8003c08 <BCC_CheckCRC>
 8003e9a:	4603      	mov	r3, r0
 8003e9c:	73fb      	strb	r3, [r7, #15]
 8003e9e:	7bfb      	ldrb	r3, [r7, #15]
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d001      	beq.n	8003ea8 <BCC_Reg_ReadSpi+0x130>
        {
            return status;
 8003ea4:	7bfb      	ldrb	r3, [r7, #15]
 8003ea6:	e047      	b.n	8003f38 <BCC_Reg_ReadSpi+0x1c0>
        }

        /* Check the Message counter value. */
        if ((status = BCC_CheckMsgCntr(drvConfig, cid, rxBuf)) != BCC_STATUS_SUCCESS)
 8003ea8:	78fb      	ldrb	r3, [r7, #3]
 8003eaa:	4a26      	ldr	r2, [pc, #152]	@ (8003f44 <BCC_Reg_ReadSpi+0x1cc>)
 8003eac:	4619      	mov	r1, r3
 8003eae:	6878      	ldr	r0, [r7, #4]
 8003eb0:	f7ff fec2 	bl	8003c38 <BCC_CheckMsgCntr>
 8003eb4:	4603      	mov	r3, r0
 8003eb6:	73fb      	strb	r3, [r7, #15]
 8003eb8:	7bfb      	ldrb	r3, [r7, #15]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d001      	beq.n	8003ec2 <BCC_Reg_ReadSpi+0x14a>
        {
            return status;
 8003ebe:	7bfb      	ldrb	r3, [r7, #15]
 8003ec0:	e03a      	b.n	8003f38 <BCC_Reg_ReadSpi+0x1c0>
        }

        if (BCC_IS_NULL_RESP(rxBuf))
 8003ec2:	4b20      	ldr	r3, [pc, #128]	@ (8003f44 <BCC_Reg_ReadSpi+0x1cc>)
 8003ec4:	781b      	ldrb	r3, [r3, #0]
 8003ec6:	b2db      	uxtb	r3, r3
 8003ec8:	2b00      	cmp	r3, #0
 8003eca:	d117      	bne.n	8003efc <BCC_Reg_ReadSpi+0x184>
 8003ecc:	4b1d      	ldr	r3, [pc, #116]	@ (8003f44 <BCC_Reg_ReadSpi+0x1cc>)
 8003ece:	785b      	ldrb	r3, [r3, #1]
 8003ed0:	b2db      	uxtb	r3, r3
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d112      	bne.n	8003efc <BCC_Reg_ReadSpi+0x184>
 8003ed6:	4b1b      	ldr	r3, [pc, #108]	@ (8003f44 <BCC_Reg_ReadSpi+0x1cc>)
 8003ed8:	789b      	ldrb	r3, [r3, #2]
 8003eda:	b2db      	uxtb	r3, r3
 8003edc:	2b00      	cmp	r3, #0
 8003ede:	d10d      	bne.n	8003efc <BCC_Reg_ReadSpi+0x184>
 8003ee0:	4b18      	ldr	r3, [pc, #96]	@ (8003f44 <BCC_Reg_ReadSpi+0x1cc>)
 8003ee2:	78db      	ldrb	r3, [r3, #3]
 8003ee4:	b2db      	uxtb	r3, r3
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d108      	bne.n	8003efc <BCC_Reg_ReadSpi+0x184>
 8003eea:	4b16      	ldr	r3, [pc, #88]	@ (8003f44 <BCC_Reg_ReadSpi+0x1cc>)
 8003eec:	791b      	ldrb	r3, [r3, #4]
 8003eee:	b2db      	uxtb	r3, r3
 8003ef0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d101      	bne.n	8003efc <BCC_Reg_ReadSpi+0x184>
        {
            return BCC_STATUS_COM_NULL;
 8003ef8:	2307      	movs	r3, #7
 8003efa:	e01d      	b.n	8003f38 <BCC_Reg_ReadSpi+0x1c0>
        }

        /* Store data. */
        *regVal++ = BCC_GET_MSG_DATA(rxBuf);
 8003efc:	4b11      	ldr	r3, [pc, #68]	@ (8003f44 <BCC_Reg_ReadSpi+0x1cc>)
 8003efe:	781b      	ldrb	r3, [r3, #0]
 8003f00:	b2db      	uxtb	r3, r3
 8003f02:	021b      	lsls	r3, r3, #8
 8003f04:	b21a      	sxth	r2, r3
 8003f06:	4b0f      	ldr	r3, [pc, #60]	@ (8003f44 <BCC_Reg_ReadSpi+0x1cc>)
 8003f08:	785b      	ldrb	r3, [r3, #1]
 8003f0a:	b2db      	uxtb	r3, r3
 8003f0c:	b21b      	sxth	r3, r3
 8003f0e:	4313      	orrs	r3, r2
 8003f10:	b219      	sxth	r1, r3
 8003f12:	69bb      	ldr	r3, [r7, #24]
 8003f14:	1c9a      	adds	r2, r3, #2
 8003f16:	61ba      	str	r2, [r7, #24]
 8003f18:	b28a      	uxth	r2, r1
 8003f1a:	801a      	strh	r2, [r3, #0]
    for (regIdx = 0U; regIdx < regCnt; regIdx++)
 8003f1c:	4b0a      	ldr	r3, [pc, #40]	@ (8003f48 <BCC_Reg_ReadSpi+0x1d0>)
 8003f1e:	781b      	ldrb	r3, [r3, #0]
 8003f20:	b2db      	uxtb	r3, r3
 8003f22:	3301      	adds	r3, #1
 8003f24:	b2da      	uxtb	r2, r3
 8003f26:	4b08      	ldr	r3, [pc, #32]	@ (8003f48 <BCC_Reg_ReadSpi+0x1d0>)
 8003f28:	701a      	strb	r2, [r3, #0]
 8003f2a:	4b07      	ldr	r3, [pc, #28]	@ (8003f48 <BCC_Reg_ReadSpi+0x1d0>)
 8003f2c:	781b      	ldrb	r3, [r3, #0]
 8003f2e:	b2db      	uxtb	r3, r3
 8003f30:	787a      	ldrb	r2, [r7, #1]
 8003f32:	429a      	cmp	r2, r3
 8003f34:	d88f      	bhi.n	8003e56 <BCC_Reg_ReadSpi+0xde>
    }

    return BCC_STATUS_SUCCESS;
 8003f36:	2300      	movs	r3, #0
}
 8003f38:	4618      	mov	r0, r3
 8003f3a:	3710      	adds	r7, #16
 8003f3c:	46bd      	mov	sp, r7
 8003f3e:	bd80      	pop	{r7, pc}
 8003f40:	200005b0 	.word	0x200005b0
 8003f44:	200005b8 	.word	0x200005b8
 8003f48:	200005be 	.word	0x200005be

08003f4c <BCC_Reg_WriteSpi>:
 *                 BCC device. Intended for SPI mode only.
 *
 *END**************************************************************************/
bcc_status_t BCC_Reg_WriteSpi(bcc_drv_config_t* const drvConfig,
    const bcc_cid_t cid, const uint8_t regAddr, const uint16_t regVal)
{
 8003f4c:	b580      	push	{r7, lr}
 8003f4e:	b088      	sub	sp, #32
 8003f50:	af02      	add	r7, sp, #8
 8003f52:	6078      	str	r0, [r7, #4]
 8003f54:	4608      	mov	r0, r1
 8003f56:	4611      	mov	r1, r2
 8003f58:	461a      	mov	r2, r3
 8003f5a:	4603      	mov	r3, r0
 8003f5c:	70fb      	strb	r3, [r7, #3]
 8003f5e:	460b      	mov	r3, r1
 8003f60:	70bb      	strb	r3, [r7, #2]
 8003f62:	4613      	mov	r3, r2
 8003f64:	803b      	strh	r3, [r7, #0]
    uint8_t rxBuf[BCC_MSG_SIZE]; /* Buffer for receiving. */
    bcc_status_t status;

//    BCC_MCU_Assert(drvConfig != NULL);

    if (((uint8_t)cid > drvConfig->devicesCnt) || (regAddr > BCC_MAX_REG_ADDR))
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	789b      	ldrb	r3, [r3, #2]
 8003f6a:	78fa      	ldrb	r2, [r7, #3]
 8003f6c:	429a      	cmp	r2, r3
 8003f6e:	d803      	bhi.n	8003f78 <BCC_Reg_WriteSpi+0x2c>
 8003f70:	f997 3002 	ldrsb.w	r3, [r7, #2]
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	da01      	bge.n	8003f7c <BCC_Reg_WriteSpi+0x30>
    {
        return BCC_STATUS_PARAM_RANGE;
 8003f78:	2301      	movs	r3, #1
 8003f7a:	e046      	b.n	800400a <BCC_Reg_WriteSpi+0xbe>
    }

    /* Create frame for writing. */
    BCC_PackFrame(regVal, regAddr, cid, BCC_CMD_WRITE, txBuf);
 8003f7c:	78fa      	ldrb	r2, [r7, #3]
 8003f7e:	78b9      	ldrb	r1, [r7, #2]
 8003f80:	8838      	ldrh	r0, [r7, #0]
 8003f82:	f107 0310 	add.w	r3, r7, #16
 8003f86:	9300      	str	r3, [sp, #0]
 8003f88:	2302      	movs	r3, #2
 8003f8a:	f7ff feba 	bl	8003d02 <BCC_PackFrame>

    status = BCC_MCU_TransferSpi(drvConfig->drvInstance, txBuf, rxBuf);
 8003f8e:	687b      	ldr	r3, [r7, #4]
 8003f90:	781b      	ldrb	r3, [r3, #0]
 8003f92:	f107 0208 	add.w	r2, r7, #8
 8003f96:	f107 0110 	add.w	r1, r7, #16
 8003f9a:	4618      	mov	r0, r3
 8003f9c:	f000 fdf8 	bl	8004b90 <BCC_MCU_TransferSpi>
 8003fa0:	4603      	mov	r3, r0
 8003fa2:	75fb      	strb	r3, [r7, #23]
    if (status != BCC_STATUS_SUCCESS)
 8003fa4:	7dfb      	ldrb	r3, [r7, #23]
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d001      	beq.n	8003fae <BCC_Reg_WriteSpi+0x62>
    {
        return status;
 8003faa:	7dfb      	ldrb	r3, [r7, #23]
 8003fac:	e02d      	b.n	800400a <BCC_Reg_WriteSpi+0xbe>
    }

    /* Check CRC. */
    if ((status = BCC_CheckCRC(rxBuf)) != BCC_STATUS_SUCCESS)
 8003fae:	f107 0308 	add.w	r3, r7, #8
 8003fb2:	4618      	mov	r0, r3
 8003fb4:	f7ff fe28 	bl	8003c08 <BCC_CheckCRC>
 8003fb8:	4603      	mov	r3, r0
 8003fba:	75fb      	strb	r3, [r7, #23]
 8003fbc:	7dfb      	ldrb	r3, [r7, #23]
 8003fbe:	2b00      	cmp	r3, #0
 8003fc0:	d001      	beq.n	8003fc6 <BCC_Reg_WriteSpi+0x7a>
    {
        return status;
 8003fc2:	7dfb      	ldrb	r3, [r7, #23]
 8003fc4:	e021      	b.n	800400a <BCC_Reg_WriteSpi+0xbe>
    }

    /* Check message counter. */
    if ((status = BCC_CheckMsgCntr(drvConfig, cid, rxBuf)) != BCC_STATUS_SUCCESS)
 8003fc6:	f107 0208 	add.w	r2, r7, #8
 8003fca:	78fb      	ldrb	r3, [r7, #3]
 8003fcc:	4619      	mov	r1, r3
 8003fce:	6878      	ldr	r0, [r7, #4]
 8003fd0:	f7ff fe32 	bl	8003c38 <BCC_CheckMsgCntr>
 8003fd4:	4603      	mov	r3, r0
 8003fd6:	75fb      	strb	r3, [r7, #23]
 8003fd8:	7dfb      	ldrb	r3, [r7, #23]
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d001      	beq.n	8003fe2 <BCC_Reg_WriteSpi+0x96>
    {
        return status;
 8003fde:	7dfb      	ldrb	r3, [r7, #23]
 8003fe0:	e013      	b.n	800400a <BCC_Reg_WriteSpi+0xbe>
    }

    /* Check whether all field except CRC and message counter are zero. */
    if (BCC_IS_NULL_RESP(rxBuf))
 8003fe2:	7a3b      	ldrb	r3, [r7, #8]
 8003fe4:	2b00      	cmp	r3, #0
 8003fe6:	d10f      	bne.n	8004008 <BCC_Reg_WriteSpi+0xbc>
 8003fe8:	7a7b      	ldrb	r3, [r7, #9]
 8003fea:	2b00      	cmp	r3, #0
 8003fec:	d10c      	bne.n	8004008 <BCC_Reg_WriteSpi+0xbc>
 8003fee:	7abb      	ldrb	r3, [r7, #10]
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	d109      	bne.n	8004008 <BCC_Reg_WriteSpi+0xbc>
 8003ff4:	7afb      	ldrb	r3, [r7, #11]
 8003ff6:	2b00      	cmp	r3, #0
 8003ff8:	d106      	bne.n	8004008 <BCC_Reg_WriteSpi+0xbc>
 8003ffa:	7b3b      	ldrb	r3, [r7, #12]
 8003ffc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004000:	2b00      	cmp	r3, #0
 8004002:	d101      	bne.n	8004008 <BCC_Reg_WriteSpi+0xbc>
    {
        return BCC_STATUS_COM_NULL;
 8004004:	2307      	movs	r3, #7
 8004006:	e000      	b.n	800400a <BCC_Reg_WriteSpi+0xbe>
    }

    return BCC_STATUS_SUCCESS;
 8004008:	2300      	movs	r3, #0
}
 800400a:	4618      	mov	r0, r3
 800400c:	3718      	adds	r7, #24
 800400e:	46bd      	mov	sp, r7
 8004010:	bd80      	pop	{r7, pc}

08004012 <BCC_SendNopTpl>:
#endif


bcc_status_t BCC_SendNopTpl(bcc_drv_config_t* const drvConfig,
    const bcc_cid_t cid)
{
 8004012:	b580      	push	{r7, lr}
 8004014:	b086      	sub	sp, #24
 8004016:	af02      	add	r7, sp, #8
 8004018:	6078      	str	r0, [r7, #4]
 800401a:	460b      	mov	r3, r1
 800401c:	70fb      	strb	r3, [r7, #3]
    uint8_t txBuf[BCC_MSG_SIZE]; /* Transmission buffer. */
    bcc_status_t status;

//    BCC_MCU_Assert(drvConfig != NULL);

    if ((cid == BCC_CID_UNASSIG) || ((uint8_t)cid > drvConfig->devicesCnt))
 800401e:	78fb      	ldrb	r3, [r7, #3]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d004      	beq.n	800402e <BCC_SendNopTpl+0x1c>
 8004024:	687b      	ldr	r3, [r7, #4]
 8004026:	789b      	ldrb	r3, [r3, #2]
 8004028:	78fa      	ldrb	r2, [r7, #3]
 800402a:	429a      	cmp	r2, r3
 800402c:	d901      	bls.n	8004032 <BCC_SendNopTpl+0x20>
    {
        return BCC_STATUS_PARAM_RANGE;
 800402e:	2301      	movs	r3, #1
 8004030:	e017      	b.n	8004062 <BCC_SendNopTpl+0x50>
    }

    /* Create frame for writing.
    * Note: Register Data, Register Address and Message counter fields can
    * contain any value. */
    BCC_PackFrame(0x0000U, 0x00U, cid, BCC_CMD_NOOP, txBuf);
 8004032:	78fa      	ldrb	r2, [r7, #3]
 8004034:	f107 0308 	add.w	r3, r7, #8
 8004038:	9300      	str	r3, [sp, #0]
 800403a:	2300      	movs	r3, #0
 800403c:	2100      	movs	r1, #0
 800403e:	2000      	movs	r0, #0
 8004040:	f7ff fe5f 	bl	8003d02 <BCC_PackFrame>

//    status = BCC_MCU_TransferTpl(drvConfig->drvInstance, txBuf, drvConfig->drvData.rxBuf, 1);
    if (status != BCC_STATUS_SUCCESS)
 8004044:	7bfb      	ldrb	r3, [r7, #15]
 8004046:	2b00      	cmp	r3, #0
 8004048:	d001      	beq.n	800404e <BCC_SendNopTpl+0x3c>
    {
        return status;
 800404a:	7bfb      	ldrb	r3, [r7, #15]
 800404c:	e009      	b.n	8004062 <BCC_SendNopTpl+0x50>
    }

    /* Check the echo frame. */
    return BCC_CheckEchoFrame(txBuf, drvConfig->drvData.rxBuf);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	f503 72c0 	add.w	r2, r3, #384	@ 0x180
 8004054:	f107 0308 	add.w	r3, r7, #8
 8004058:	4611      	mov	r1, r2
 800405a:	4618      	mov	r0, r3
 800405c:	f7ff fe16 	bl	8003c8c <BCC_CheckEchoFrame>
 8004060:	4603      	mov	r3, r0
}
 8004062:	4618      	mov	r0, r3
 8004064:	3710      	adds	r7, #16
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}

0800406a <BCC_SendNopSpi>:
 *                 BCC device. Intended for SPI mode only.
 *
 *END**************************************************************************/
bcc_status_t BCC_SendNopSpi(bcc_drv_config_t* const drvConfig,
    const bcc_cid_t cid)
{
 800406a:	b580      	push	{r7, lr}
 800406c:	b088      	sub	sp, #32
 800406e:	af02      	add	r7, sp, #8
 8004070:	6078      	str	r0, [r7, #4]
 8004072:	460b      	mov	r3, r1
 8004074:	70fb      	strb	r3, [r7, #3]
    uint8_t rxBuf[BCC_MSG_SIZE]; /* Buffer for receiving. */
    bcc_status_t status;

//    BCC_MCU_Assert(drvConfig != NULL);

    if ((cid == BCC_CID_UNASSIG) || ((uint8_t)cid > drvConfig->devicesCnt))
 8004076:	78fb      	ldrb	r3, [r7, #3]
 8004078:	2b00      	cmp	r3, #0
 800407a:	d004      	beq.n	8004086 <BCC_SendNopSpi+0x1c>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	789b      	ldrb	r3, [r3, #2]
 8004080:	78fa      	ldrb	r2, [r7, #3]
 8004082:	429a      	cmp	r2, r3
 8004084:	d901      	bls.n	800408a <BCC_SendNopSpi+0x20>
    {
        return BCC_STATUS_PARAM_RANGE;
 8004086:	2301      	movs	r3, #1
 8004088:	e046      	b.n	8004118 <BCC_SendNopSpi+0xae>
    }

    /* Create frame for writing.
    * Note: Register Data, Register Address and Message counter fields can
    * contain any value. */
    BCC_PackFrame(0x0000U, 0x00U, cid, BCC_CMD_NOOP, txBuf);
 800408a:	78fa      	ldrb	r2, [r7, #3]
 800408c:	f107 0310 	add.w	r3, r7, #16
 8004090:	9300      	str	r3, [sp, #0]
 8004092:	2300      	movs	r3, #0
 8004094:	2100      	movs	r1, #0
 8004096:	2000      	movs	r0, #0
 8004098:	f7ff fe33 	bl	8003d02 <BCC_PackFrame>

    status = BCC_MCU_TransferSpi(drvConfig->drvInstance, txBuf, rxBuf);
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	781b      	ldrb	r3, [r3, #0]
 80040a0:	f107 0208 	add.w	r2, r7, #8
 80040a4:	f107 0110 	add.w	r1, r7, #16
 80040a8:	4618      	mov	r0, r3
 80040aa:	f000 fd71 	bl	8004b90 <BCC_MCU_TransferSpi>
 80040ae:	4603      	mov	r3, r0
 80040b0:	75fb      	strb	r3, [r7, #23]
    if (status != BCC_STATUS_SUCCESS)
 80040b2:	7dfb      	ldrb	r3, [r7, #23]
 80040b4:	2b00      	cmp	r3, #0
 80040b6:	d001      	beq.n	80040bc <BCC_SendNopSpi+0x52>
    {
        return status;
 80040b8:	7dfb      	ldrb	r3, [r7, #23]
 80040ba:	e02d      	b.n	8004118 <BCC_SendNopSpi+0xae>
    }

    /* Check CRC. */
    if ((status = BCC_CheckCRC(rxBuf)) != BCC_STATUS_SUCCESS)
 80040bc:	f107 0308 	add.w	r3, r7, #8
 80040c0:	4618      	mov	r0, r3
 80040c2:	f7ff fda1 	bl	8003c08 <BCC_CheckCRC>
 80040c6:	4603      	mov	r3, r0
 80040c8:	75fb      	strb	r3, [r7, #23]
 80040ca:	7dfb      	ldrb	r3, [r7, #23]
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	d001      	beq.n	80040d4 <BCC_SendNopSpi+0x6a>
    {
        return status;
 80040d0:	7dfb      	ldrb	r3, [r7, #23]
 80040d2:	e021      	b.n	8004118 <BCC_SendNopSpi+0xae>
    }

    /* Check message counter. */
    if ((status = BCC_CheckMsgCntr(drvConfig, cid, rxBuf)) != BCC_STATUS_SUCCESS)
 80040d4:	f107 0208 	add.w	r2, r7, #8
 80040d8:	78fb      	ldrb	r3, [r7, #3]
 80040da:	4619      	mov	r1, r3
 80040dc:	6878      	ldr	r0, [r7, #4]
 80040de:	f7ff fdab 	bl	8003c38 <BCC_CheckMsgCntr>
 80040e2:	4603      	mov	r3, r0
 80040e4:	75fb      	strb	r3, [r7, #23]
 80040e6:	7dfb      	ldrb	r3, [r7, #23]
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d001      	beq.n	80040f0 <BCC_SendNopSpi+0x86>
    {
        return status;
 80040ec:	7dfb      	ldrb	r3, [r7, #23]
 80040ee:	e013      	b.n	8004118 <BCC_SendNopSpi+0xae>
    }

    /* Check whether all field except CRC and message counter are zero. */
    if (BCC_IS_NULL_RESP(rxBuf))
 80040f0:	7a3b      	ldrb	r3, [r7, #8]
 80040f2:	2b00      	cmp	r3, #0
 80040f4:	d10f      	bne.n	8004116 <BCC_SendNopSpi+0xac>
 80040f6:	7a7b      	ldrb	r3, [r7, #9]
 80040f8:	2b00      	cmp	r3, #0
 80040fa:	d10c      	bne.n	8004116 <BCC_SendNopSpi+0xac>
 80040fc:	7abb      	ldrb	r3, [r7, #10]
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d109      	bne.n	8004116 <BCC_SendNopSpi+0xac>
 8004102:	7afb      	ldrb	r3, [r7, #11]
 8004104:	2b00      	cmp	r3, #0
 8004106:	d106      	bne.n	8004116 <BCC_SendNopSpi+0xac>
 8004108:	7b3b      	ldrb	r3, [r7, #12]
 800410a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800410e:	2b00      	cmp	r3, #0
 8004110:	d101      	bne.n	8004116 <BCC_SendNopSpi+0xac>
    {
        return BCC_STATUS_COM_NULL;
 8004112:	2307      	movs	r3, #7
 8004114:	e000      	b.n	8004118 <BCC_SendNopSpi+0xae>
    }

    return BCC_STATUS_SUCCESS;
 8004116:	2300      	movs	r3, #0
}
 8004118:	4618      	mov	r0, r3
 800411a:	3718      	adds	r7, #24
 800411c:	46bd      	mov	sp, r7
 800411e:	bd80      	pop	{r7, pc}

08004120 <getNtcCelsius>:
 * Description   : This function calculates temperature from raw value of
 *                 MEAS_ANx register.
 *
 *END**************************************************************************/
static int16_t getNtcCelsius(uint16_t regVal)
{
 8004120:	b480      	push	{r7}
 8004122:	b085      	sub	sp, #20
 8004124:	af00      	add	r7, sp, #0
 8004126:	4603      	mov	r3, r0
 8004128:	80fb      	strh	r3, [r7, #6]
    int16_t left = 0;    /* Pointer (index) to the left border of interval
 800412a:	2300      	movs	r3, #0
 800412c:	81fb      	strh	r3, [r7, #14]
                            (NTC table). */
    int16_t right = NTC_TABLE_SIZE - 1; /* Pointer (index) to the right border
 800412e:	23a0      	movs	r3, #160	@ 0xa0
 8004130:	81bb      	strh	r3, [r7, #12]
    int16_t middle;      /* Pointer (index) to the middle of interval
                            (NTC table). */
    int8_t degTenths;    /* Fractional part of temperature value. */

    /* Check range of NTC table. */
    if (g_ntcTable[NTC_TABLE_SIZE - 1] > regVal)
 8004132:	4b31      	ldr	r3, [pc, #196]	@ (80041f8 <getNtcCelsius+0xd8>)
 8004134:	f8b3 3140 	ldrh.w	r3, [r3, #320]	@ 0x140
 8004138:	88fa      	ldrh	r2, [r7, #6]
 800413a:	429a      	cmp	r2, r3
 800413c:	d202      	bcs.n	8004144 <getNtcCelsius+0x24>
    {
        return NTC_COMP_TEMP(NTC_TABLE_SIZE - 1, 0);
 800413e:	f44f 6396 	mov.w	r3, #1200	@ 0x4b0
 8004142:	e053      	b.n	80041ec <getNtcCelsius+0xcc>
    }
    if (g_ntcTable[0] < regVal)
 8004144:	4b2c      	ldr	r3, [pc, #176]	@ (80041f8 <getNtcCelsius+0xd8>)
 8004146:	881b      	ldrh	r3, [r3, #0]
 8004148:	88fa      	ldrh	r2, [r7, #6]
 800414a:	429a      	cmp	r2, r3
 800414c:	d901      	bls.n	8004152 <getNtcCelsius+0x32>
    {
        return NTC_COMP_TEMP(0, 0);
 800414e:	4b2b      	ldr	r3, [pc, #172]	@ (80041fc <getNtcCelsius+0xdc>)
 8004150:	e04c      	b.n	80041ec <getNtcCelsius+0xcc>
    }

    regVal &= BCC_GET_MEAS_RAW(regVal);
 8004152:	88fb      	ldrh	r3, [r7, #6]
 8004154:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004158:	80fb      	strh	r3, [r7, #6]

    /* Search for an array item which is close to the register value provided
    * by user (regVal). Used method is binary search in sorted array. */
    while ((left + 1) != right)
 800415a:	e013      	b.n	8004184 <getNtcCelsius+0x64>
    {
        /* Split interval into halves. */
        middle = (left + right) >> 1U;
 800415c:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8004160:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8004164:	4413      	add	r3, r2
 8004166:	105b      	asrs	r3, r3, #1
 8004168:	813b      	strh	r3, [r7, #8]
        if (g_ntcTable[middle] <= regVal)
 800416a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800416e:	4a22      	ldr	r2, [pc, #136]	@ (80041f8 <getNtcCelsius+0xd8>)
 8004170:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8004174:	88fa      	ldrh	r2, [r7, #6]
 8004176:	429a      	cmp	r2, r3
 8004178:	d302      	bcc.n	8004180 <getNtcCelsius+0x60>
        {
            /* Select right half (array items are in descending order). */
            right = middle;
 800417a:	893b      	ldrh	r3, [r7, #8]
 800417c:	81bb      	strh	r3, [r7, #12]
 800417e:	e001      	b.n	8004184 <getNtcCelsius+0x64>
        }
        else
        {
            /* Select left half. */
            left = middle;
 8004180:	893b      	ldrh	r3, [r7, #8]
 8004182:	81fb      	strh	r3, [r7, #14]
    while ((left + 1) != right)
 8004184:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004188:	1c5a      	adds	r2, r3, #1
 800418a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800418e:	429a      	cmp	r2, r3
 8004190:	d1e4      	bne.n	800415c <getNtcCelsius+0x3c>
    /* Notes: found table item (left) is less than the following item in the
    * table (left + 1).
    * The last item cannot be found (algorithm property). */

    /* Calculate fractional part of temperature. */
    degTenths = (g_ntcTable[left] - regVal) /
 8004192:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8004196:	4a18      	ldr	r2, [pc, #96]	@ (80041f8 <getNtcCelsius+0xd8>)
 8004198:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800419c:	461a      	mov	r2, r3
 800419e:	88fb      	ldrh	r3, [r7, #6]
 80041a0:	1ad2      	subs	r2, r2, r3
            ((g_ntcTable[left] - g_ntcTable[left + 1]) / 10);
 80041a2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80041a6:	4914      	ldr	r1, [pc, #80]	@ (80041f8 <getNtcCelsius+0xd8>)
 80041a8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80041ac:	4618      	mov	r0, r3
 80041ae:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80041b2:	3301      	adds	r3, #1
 80041b4:	4910      	ldr	r1, [pc, #64]	@ (80041f8 <getNtcCelsius+0xd8>)
 80041b6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 80041ba:	1ac3      	subs	r3, r0, r3
 80041bc:	4910      	ldr	r1, [pc, #64]	@ (8004200 <getNtcCelsius+0xe0>)
 80041be:	fb81 0103 	smull	r0, r1, r1, r3
 80041c2:	1089      	asrs	r1, r1, #2
 80041c4:	17db      	asrs	r3, r3, #31
 80041c6:	1acb      	subs	r3, r1, r3
    degTenths = (g_ntcTable[left] - regVal) /
 80041c8:	fb92 f3f3 	sdiv	r3, r2, r3
 80041cc:	72fb      	strb	r3, [r7, #11]
    return NTC_COMP_TEMP(left, degTenths);
 80041ce:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80041d2:	3b28      	subs	r3, #40	@ 0x28
 80041d4:	b29b      	uxth	r3, r3
 80041d6:	461a      	mov	r2, r3
 80041d8:	0092      	lsls	r2, r2, #2
 80041da:	4413      	add	r3, r2
 80041dc:	005b      	lsls	r3, r3, #1
 80041de:	b29a      	uxth	r2, r3
 80041e0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80041e4:	b29b      	uxth	r3, r3
 80041e6:	4413      	add	r3, r2
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	b21b      	sxth	r3, r3
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3714      	adds	r7, #20
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bc80      	pop	{r7}
 80041f4:	4770      	bx	lr
 80041f6:	bf00      	nop
 80041f8:	200005c0 	.word	0x200005c0
 80041fc:	fffffe70 	.word	0xfffffe70
 8004200:	66666667 	.word	0x66666667

08004204 <getMeasurements>:
 * Description   : This function starts on-demand conversion and reads measured
 *                 values.
 *
 *END**************************************************************************/
static bcc_status_t getMeasurements(uint8_t cid, uint16_t measurements[])
{
 8004204:	b580      	push	{r7, lr}
 8004206:	b084      	sub	sp, #16
 8004208:	af00      	add	r7, sp, #0
 800420a:	4603      	mov	r3, r0
 800420c:	6039      	str	r1, [r7, #0]
 800420e:	71fb      	strb	r3, [r7, #7]
    bcc_status_t error;

    /* Start conversion and wait for the conversion time. */
    error = BCC_Meas_StartAndWait(&g_bccData.drvConfig, cid, BCC_AVG_1);
 8004210:	79fb      	ldrb	r3, [r7, #7]
 8004212:	2200      	movs	r2, #0
 8004214:	4619      	mov	r1, r3
 8004216:	480a      	ldr	r0, [pc, #40]	@ (8004240 <getMeasurements+0x3c>)
 8004218:	f7ff fa5b 	bl	80036d2 <BCC_Meas_StartAndWait>
 800421c:	4603      	mov	r3, r0
 800421e:	73fb      	strb	r3, [r7, #15]
    if (error != BCC_STATUS_SUCCESS)
 8004220:	7bfb      	ldrb	r3, [r7, #15]
 8004222:	2b00      	cmp	r3, #0
 8004224:	d001      	beq.n	800422a <getMeasurements+0x26>
    {
        return error;
 8004226:	7bfb      	ldrb	r3, [r7, #15]
 8004228:	e006      	b.n	8004238 <getMeasurements+0x34>
    }

    /* Read measured values. */
    return BCC_Meas_GetRawValues(&g_bccData.drvConfig, cid, measurements);
 800422a:	79fb      	ldrb	r3, [r7, #7]
 800422c:	683a      	ldr	r2, [r7, #0]
 800422e:	4619      	mov	r1, r3
 8004230:	4803      	ldr	r0, [pc, #12]	@ (8004240 <getMeasurements+0x3c>)
 8004232:	f7ff fabe 	bl	80037b2 <BCC_Meas_GetRawValues>
 8004236:	4603      	mov	r3, r0
}
 8004238:	4618      	mov	r0, r3
 800423a:	3710      	adds	r7, #16
 800423c:	46bd      	mov	sp, r7
 800423e:	bd80      	pop	{r7, pc}
 8004240:	20000128 	.word	0x20000128

08004244 <printMeas>:
 *                 output.
 *
 *END**************************************************************************/
static void printMeas(const char *regName, uint16_t rawVal, uint32_t resVal,
    const char *unit)
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b086      	sub	sp, #24
 8004248:	af02      	add	r7, sp, #8
 800424a:	60f8      	str	r0, [r7, #12]
 800424c:	607a      	str	r2, [r7, #4]
 800424e:	603b      	str	r3, [r7, #0]
 8004250:	460b      	mov	r3, r1
 8004252:	817b      	strh	r3, [r7, #10]
    printf("  | %s\t| %d %s  \t| 0x%04x\t|\r\n", regName, resVal, unit, rawVal);
 8004254:	897b      	ldrh	r3, [r7, #10]
 8004256:	9300      	str	r3, [sp, #0]
 8004258:	683b      	ldr	r3, [r7, #0]
 800425a:	687a      	ldr	r2, [r7, #4]
 800425c:	68f9      	ldr	r1, [r7, #12]
 800425e:	4803      	ldr	r0, [pc, #12]	@ (800426c <printMeas+0x28>)
 8004260:	f000 fd98 	bl	8004d94 <iprintf>
}
 8004264:	bf00      	nop
 8004266:	3710      	adds	r7, #16
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}
 800426c:	080065fc 	.word	0x080065fc

08004270 <printANxTemp>:
 * Description   : This function converts raw value of ANx register to
 *                 temperature. Result is printed to serial console output.
 *
 *END**************************************************************************/
static void printANxTemp(const char *regName, uint16_t regVal)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b086      	sub	sp, #24
 8004274:	af02      	add	r7, sp, #8
 8004276:	6078      	str	r0, [r7, #4]
 8004278:	460b      	mov	r3, r1
 800427a:	807b      	strh	r3, [r7, #2]
    int16_t resVal;
    int16_t degC;

    resVal = getNtcCelsius(regVal);
 800427c:	887b      	ldrh	r3, [r7, #2]
 800427e:	4618      	mov	r0, r3
 8004280:	f7ff ff4e 	bl	8004120 <getNtcCelsius>
 8004284:	4603      	mov	r3, r0
 8004286:	81fb      	strh	r3, [r7, #14]
    degC = resVal / 10;
 8004288:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800428c:	4a15      	ldr	r2, [pc, #84]	@ (80042e4 <printANxTemp+0x74>)
 800428e:	fb82 1203 	smull	r1, r2, r2, r3
 8004292:	1092      	asrs	r2, r2, #2
 8004294:	17db      	asrs	r3, r3, #31
 8004296:	1ad3      	subs	r3, r2, r3
 8004298:	81bb      	strh	r3, [r7, #12]

    printf("  | %s\t| %d.%d degC\t| 0x%04x\t|\r\n", regName, degC,
 800429a:	f9b7 100c 	ldrsh.w	r1, [r7, #12]
 800429e:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	dd09      	ble.n	80042ba <printANxTemp+0x4a>
            (resVal > 0) ? resVal - degC * 10 : degC * 10 - resVal, regVal);
 80042a6:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 80042aa:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80042ae:	f06f 0009 	mvn.w	r0, #9
 80042b2:	fb00 f303 	mul.w	r3, r0, r3
    printf("  | %s\t| %d.%d degC\t| 0x%04x\t|\r\n", regName, degC,
 80042b6:	4413      	add	r3, r2
 80042b8:	e009      	b.n	80042ce <printANxTemp+0x5e>
            (resVal > 0) ? resVal - degC * 10 : degC * 10 - resVal, regVal);
 80042ba:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 80042be:	4613      	mov	r3, r2
 80042c0:	009b      	lsls	r3, r3, #2
 80042c2:	4413      	add	r3, r2
 80042c4:	005b      	lsls	r3, r3, #1
 80042c6:	461a      	mov	r2, r3
 80042c8:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
    printf("  | %s\t| %d.%d degC\t| 0x%04x\t|\r\n", regName, degC,
 80042cc:	1ad3      	subs	r3, r2, r3
 80042ce:	887a      	ldrh	r2, [r7, #2]
 80042d0:	9200      	str	r2, [sp, #0]
 80042d2:	460a      	mov	r2, r1
 80042d4:	6879      	ldr	r1, [r7, #4]
 80042d6:	4804      	ldr	r0, [pc, #16]	@ (80042e8 <printANxTemp+0x78>)
 80042d8:	f000 fd5c 	bl	8004d94 <iprintf>
}
 80042dc:	bf00      	nop
 80042de:	3710      	adds	r7, #16
 80042e0:	46bd      	mov	sp, r7
 80042e2:	bd80      	pop	{r7, pc}
 80042e4:	66666667 	.word	0x66666667
 80042e8:	0800661c 	.word	0x0800661c

080042ec <printMeasResults>:
 * Description   : This function prints content of the measurement registers
 *                 to serial console output.
 *
 *END**************************************************************************/
static void printMeasResults(uint16_t measurements[], uint8_t cid)
{
 80042ec:	b580      	push	{r7, lr}
 80042ee:	b084      	sub	sp, #16
 80042f0:	af00      	add	r7, sp, #0
 80042f2:	6078      	str	r0, [r7, #4]
 80042f4:	460b      	mov	r3, r1
 80042f6:	70fb      	strb	r3, [r7, #3]
    uint32_t rawVal;   /* Raw value read from registers. */
    int32_t resVal;    /* Converted value. */

    printf("###############################################\r\n");
 80042f8:	4862      	ldr	r0, [pc, #392]	@ (8004484 <printMeasResults+0x198>)
 80042fa:	f000 fdb3 	bl	8004e64 <puts>
    printf("# CID %d (MC3377%sC): Measurements\r\n", cid,
 80042fe:	78f9      	ldrb	r1, [r7, #3]
            (g_bccData.drvConfig.device[cid - 1] == BCC_DEVICE_MC33771C) ?
 8004300:	78fb      	ldrb	r3, [r7, #3]
 8004302:	3b01      	subs	r3, #1
 8004304:	4a60      	ldr	r2, [pc, #384]	@ (8004488 <printMeasResults+0x19c>)
 8004306:	4413      	add	r3, r2
 8004308:	78db      	ldrb	r3, [r3, #3]
    printf("# CID %d (MC3377%sC): Measurements\r\n", cid,
 800430a:	2b00      	cmp	r3, #0
 800430c:	d101      	bne.n	8004312 <printMeasResults+0x26>
 800430e:	4b5f      	ldr	r3, [pc, #380]	@ (800448c <printMeasResults+0x1a0>)
 8004310:	e000      	b.n	8004314 <printMeasResults+0x28>
 8004312:	4b5f      	ldr	r3, [pc, #380]	@ (8004490 <printMeasResults+0x1a4>)
 8004314:	461a      	mov	r2, r3
 8004316:	485f      	ldr	r0, [pc, #380]	@ (8004494 <printMeasResults+0x1a8>)
 8004318:	f000 fd3c 	bl	8004d94 <iprintf>
                    "1" : "2");
    printf("###############################################\r\n\r\n");
 800431c:	485e      	ldr	r0, [pc, #376]	@ (8004498 <printMeasResults+0x1ac>)
 800431e:	f000 fda1 	bl	8004e64 <puts>

    printf("  -----------------------------------------------\r\n");
 8004322:	485e      	ldr	r0, [pc, #376]	@ (800449c <printMeasResults+0x1b0>)
 8004324:	f000 fd9e 	bl	8004e64 <puts>
    printf("  | Measurement | Value    \t| Raw value\t|\r\n");
 8004328:	485d      	ldr	r0, [pc, #372]	@ (80044a0 <printMeasResults+0x1b4>)
 800432a:	f000 fd9b 	bl	8004e64 <puts>
    printf("  -----------------------------------------------\r\n");
 800432e:	485b      	ldr	r0, [pc, #364]	@ (800449c <printMeasResults+0x1b0>)
 8004330:	f000 fd98 	bl	8004e64 <puts>


    /* MC33771C TPL EVB does not support current measurement. */
    if ((g_bccData.drvConfig.device[cid - 1] == BCC_DEVICE_MC33772C) ||
 8004334:	78fb      	ldrb	r3, [r7, #3]
 8004336:	3b01      	subs	r3, #1
 8004338:	4a53      	ldr	r2, [pc, #332]	@ (8004488 <printMeasResults+0x19c>)
 800433a:	4413      	add	r3, r2
 800433c:	78db      	ldrb	r3, [r3, #3]
 800433e:	2b01      	cmp	r3, #1
 8004340:	d004      	beq.n	800434c <printMeasResults+0x60>
        (g_bccData.drvConfig.commMode == BCC_MODE_SPI))
 8004342:	4b51      	ldr	r3, [pc, #324]	@ (8004488 <printMeasResults+0x19c>)
 8004344:	785b      	ldrb	r3, [r3, #1]
    if ((g_bccData.drvConfig.device[cid - 1] == BCC_DEVICE_MC33772C) ||
 8004346:	2b00      	cmp	r3, #0
 8004348:	f040 80d7 	bne.w	80044fa <printMeasResults+0x20e>
    {
        /* Content of CC registers (raw values only).
         * CC registers resets on read. */
        resVal = BCC_GET_COULOMB_CNT(measurements[BCC_MSR_COULOMB_CNT1],
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	3302      	adds	r3, #2
 8004350:	881b      	ldrh	r3, [r3, #0]
 8004352:	041b      	lsls	r3, r3, #16
 8004354:	687a      	ldr	r2, [r7, #4]
 8004356:	3204      	adds	r2, #4
 8004358:	8812      	ldrh	r2, [r2, #0]
 800435a:	4313      	orrs	r3, r2
 800435c:	60fb      	str	r3, [r7, #12]
                measurements[BCC_MSR_COULOMB_CNT2]);
        rawVal = (uint32_t)resVal;
 800435e:	68fb      	ldr	r3, [r7, #12]
 8004360:	60bb      	str	r3, [r7, #8]
        printf("  | C CNT\t| %d  \t| 0x%08x\t|\r\n",  resVal, rawVal);
 8004362:	68ba      	ldr	r2, [r7, #8]
 8004364:	68f9      	ldr	r1, [r7, #12]
 8004366:	484f      	ldr	r0, [pc, #316]	@ (80044a4 <printMeasResults+0x1b8>)
 8004368:	f000 fd14 	bl	8004d94 <iprintf>
        printMeas("CC SAMPLES", measurements[BCC_MSR_CC_NB_SAMPLES],
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	8819      	ldrh	r1, [r3, #0]
                measurements[BCC_MSR_CC_NB_SAMPLES], " ");
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	881b      	ldrh	r3, [r3, #0]
        printMeas("CC SAMPLES", measurements[BCC_MSR_CC_NB_SAMPLES],
 8004374:	461a      	mov	r2, r3
 8004376:	4b4c      	ldr	r3, [pc, #304]	@ (80044a8 <printMeasResults+0x1bc>)
 8004378:	484c      	ldr	r0, [pc, #304]	@ (80044ac <printMeasResults+0x1c0>)
 800437a:	f7ff ff63 	bl	8004244 <printMeas>

        /* ISENSE value in uV. */
        rawVal = BCC_GET_ISENSE_RAW(measurements[BCC_MSR_ISENSE1],
 800437e:	687b      	ldr	r3, [r7, #4]
 8004380:	3306      	adds	r3, #6
 8004382:	881b      	ldrh	r3, [r3, #0]
 8004384:	011a      	lsls	r2, r3, #4
 8004386:	4b4a      	ldr	r3, [pc, #296]	@ (80044b0 <printMeasResults+0x1c4>)
 8004388:	4013      	ands	r3, r2
 800438a:	687a      	ldr	r2, [r7, #4]
 800438c:	3208      	adds	r2, #8
 800438e:	8812      	ldrh	r2, [r2, #0]
 8004390:	f002 020f 	and.w	r2, r2, #15
 8004394:	4313      	orrs	r3, r2
 8004396:	60bb      	str	r3, [r7, #8]
                measurements[BCC_MSR_ISENSE2]);
        resVal = BCC_GET_ISENSE_VOLT(measurements[BCC_MSR_ISENSE1],
 8004398:	687b      	ldr	r3, [r7, #4]
 800439a:	3306      	adds	r3, #6
 800439c:	881b      	ldrh	r3, [r3, #0]
 800439e:	011a      	lsls	r2, r3, #4
 80043a0:	4b43      	ldr	r3, [pc, #268]	@ (80044b0 <printMeasResults+0x1c4>)
 80043a2:	4013      	ands	r3, r2
 80043a4:	687a      	ldr	r2, [r7, #4]
 80043a6:	3208      	adds	r2, #8
 80043a8:	8812      	ldrh	r2, [r2, #0]
 80043aa:	f002 020f 	and.w	r2, r2, #15
 80043ae:	4313      	orrs	r3, r2
 80043b0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80043b4:	2b00      	cmp	r3, #0
 80043b6:	d01b      	beq.n	80043f0 <printMeasResults+0x104>
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	3306      	adds	r3, #6
 80043bc:	881b      	ldrh	r3, [r3, #0]
 80043be:	011a      	lsls	r2, r3, #4
 80043c0:	4b3b      	ldr	r3, [pc, #236]	@ (80044b0 <printMeasResults+0x1c4>)
 80043c2:	4013      	ands	r3, r2
 80043c4:	687a      	ldr	r2, [r7, #4]
 80043c6:	3208      	adds	r2, #8
 80043c8:	8812      	ldrh	r2, [r2, #0]
 80043ca:	f002 020f 	and.w	r2, r2, #15
 80043ce:	4313      	orrs	r3, r2
 80043d0:	ea6f 3343 	mvn.w	r3, r3, lsl #13
 80043d4:	ea6f 3353 	mvn.w	r3, r3, lsr #13
 80043d8:	461a      	mov	r2, r3
 80043da:	4613      	mov	r3, r2
 80043dc:	005b      	lsls	r3, r3, #1
 80043de:	4413      	add	r3, r2
 80043e0:	005b      	lsls	r3, r3, #1
 80043e2:	4a34      	ldr	r2, [pc, #208]	@ (80044b4 <printMeasResults+0x1c8>)
 80043e4:	fb82 1203 	smull	r1, r2, r2, r3
 80043e8:	1092      	asrs	r2, r2, #2
 80043ea:	17db      	asrs	r3, r3, #31
 80043ec:	1ad3      	subs	r3, r2, r3
 80043ee:	e016      	b.n	800441e <printMeasResults+0x132>
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	3306      	adds	r3, #6
 80043f4:	881b      	ldrh	r3, [r3, #0]
 80043f6:	011a      	lsls	r2, r3, #4
 80043f8:	4b2d      	ldr	r3, [pc, #180]	@ (80044b0 <printMeasResults+0x1c4>)
 80043fa:	4013      	ands	r3, r2
 80043fc:	687a      	ldr	r2, [r7, #4]
 80043fe:	3208      	adds	r2, #8
 8004400:	8812      	ldrh	r2, [r2, #0]
 8004402:	f002 020f 	and.w	r2, r2, #15
 8004406:	4313      	orrs	r3, r2
 8004408:	461a      	mov	r2, r3
 800440a:	4613      	mov	r3, r2
 800440c:	005b      	lsls	r3, r3, #1
 800440e:	4413      	add	r3, r2
 8004410:	005b      	lsls	r3, r3, #1
 8004412:	4a28      	ldr	r2, [pc, #160]	@ (80044b4 <printMeasResults+0x1c8>)
 8004414:	fb82 1203 	smull	r1, r2, r2, r3
 8004418:	1092      	asrs	r2, r2, #2
 800441a:	17db      	asrs	r3, r3, #31
 800441c:	1ad3      	subs	r3, r2, r3
 800441e:	60fb      	str	r3, [r7, #12]
                measurements[BCC_MSR_ISENSE2]);
        printf("  | ISENSE\t| %d uV \t| 0x%08x\t|\r\n", resVal, rawVal);
 8004420:	68ba      	ldr	r2, [r7, #8]
 8004422:	68f9      	ldr	r1, [r7, #12]
 8004424:	4824      	ldr	r0, [pc, #144]	@ (80044b8 <printMeasResults+0x1cc>)
 8004426:	f000 fcb5 	bl	8004d94 <iprintf>

        /* ISENSE value in mA. */
        resVal = BCC_GET_ISENSE_AMP(DEMO_RSHUNT, measurements[BCC_MSR_ISENSE1],
 800442a:	687b      	ldr	r3, [r7, #4]
 800442c:	3306      	adds	r3, #6
 800442e:	881b      	ldrh	r3, [r3, #0]
 8004430:	011a      	lsls	r2, r3, #4
 8004432:	4b1f      	ldr	r3, [pc, #124]	@ (80044b0 <printMeasResults+0x1c4>)
 8004434:	4013      	ands	r3, r2
 8004436:	687a      	ldr	r2, [r7, #4]
 8004438:	3208      	adds	r2, #8
 800443a:	8812      	ldrh	r2, [r2, #0]
 800443c:	f002 020f 	and.w	r2, r2, #15
 8004440:	4313      	orrs	r3, r2
 8004442:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004446:	2b00      	cmp	r3, #0
 8004448:	d03a      	beq.n	80044c0 <printMeasResults+0x1d4>
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	3306      	adds	r3, #6
 800444e:	881b      	ldrh	r3, [r3, #0]
 8004450:	011a      	lsls	r2, r3, #4
 8004452:	4b17      	ldr	r3, [pc, #92]	@ (80044b0 <printMeasResults+0x1c4>)
 8004454:	4013      	ands	r3, r2
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	3208      	adds	r2, #8
 800445a:	8812      	ldrh	r2, [r2, #0]
 800445c:	f002 020f 	and.w	r2, r2, #15
 8004460:	4313      	orrs	r3, r2
 8004462:	ea6f 3343 	mvn.w	r3, r3, lsl #13
 8004466:	ea6f 3353 	mvn.w	r3, r3, lsr #13
 800446a:	461a      	mov	r2, r3
 800446c:	f44f 7316 	mov.w	r3, #600	@ 0x258
 8004470:	fb02 f303 	mul.w	r3, r2, r3
 8004474:	4a11      	ldr	r2, [pc, #68]	@ (80044bc <printMeasResults+0x1d0>)
 8004476:	fb82 1203 	smull	r1, r2, r2, r3
 800447a:	1592      	asrs	r2, r2, #22
 800447c:	17db      	asrs	r3, r3, #31
 800447e:	1ad3      	subs	r3, r2, r3
 8004480:	e035      	b.n	80044ee <printMeasResults+0x202>
 8004482:	bf00      	nop
 8004484:	08006640 	.word	0x08006640
 8004488:	20000128 	.word	0x20000128
 800448c:	08006674 	.word	0x08006674
 8004490:	08006678 	.word	0x08006678
 8004494:	0800667c 	.word	0x0800667c
 8004498:	080066a4 	.word	0x080066a4
 800449c:	080066d8 	.word	0x080066d8
 80044a0:	0800670c 	.word	0x0800670c
 80044a4:	08006738 	.word	0x08006738
 80044a8:	08006758 	.word	0x08006758
 80044ac:	0800675c 	.word	0x0800675c
 80044b0:	0007fff0 	.word	0x0007fff0
 80044b4:	66666667 	.word	0x66666667
 80044b8:	08006768 	.word	0x08006768
 80044bc:	6b5fca6b 	.word	0x6b5fca6b
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	3306      	adds	r3, #6
 80044c4:	881b      	ldrh	r3, [r3, #0]
 80044c6:	011a      	lsls	r2, r3, #4
 80044c8:	4bb6      	ldr	r3, [pc, #728]	@ (80047a4 <printMeasResults+0x4b8>)
 80044ca:	4013      	ands	r3, r2
 80044cc:	687a      	ldr	r2, [r7, #4]
 80044ce:	3208      	adds	r2, #8
 80044d0:	8812      	ldrh	r2, [r2, #0]
 80044d2:	f002 020f 	and.w	r2, r2, #15
 80044d6:	4313      	orrs	r3, r2
 80044d8:	461a      	mov	r2, r3
 80044da:	f44f 7316 	mov.w	r3, #600	@ 0x258
 80044de:	fb02 f303 	mul.w	r3, r2, r3
 80044e2:	4ab1      	ldr	r2, [pc, #708]	@ (80047a8 <printMeasResults+0x4bc>)
 80044e4:	fb82 1203 	smull	r1, r2, r2, r3
 80044e8:	1592      	asrs	r2, r2, #22
 80044ea:	17db      	asrs	r3, r3, #31
 80044ec:	1ad3      	subs	r3, r2, r3
 80044ee:	60fb      	str	r3, [r7, #12]
                measurements[BCC_MSR_ISENSE2]);
        printf("  | ISENSE\t| %d mA \t| 0x%08x\t|\r\n", resVal, rawVal);
 80044f0:	68ba      	ldr	r2, [r7, #8]
 80044f2:	68f9      	ldr	r1, [r7, #12]
 80044f4:	48ad      	ldr	r0, [pc, #692]	@ (80047ac <printMeasResults+0x4c0>)
 80044f6:	f000 fc4d 	bl	8004d94 <iprintf>
    }

    /* Stack voltage. */
    printMeas("STACK", measurements[BCC_MSR_STACK_VOLT],
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	330a      	adds	r3, #10
 80044fe:	8819      	ldrh	r1, [r3, #0]
            BCC_GET_STACK_VOLT(measurements[BCC_MSR_STACK_VOLT]) / 1000U, "mV");
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	330a      	adds	r3, #10
 8004504:	881b      	ldrh	r3, [r3, #0]
 8004506:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800450a:	f645 725e 	movw	r2, #24414	@ 0x5f5e
 800450e:	fb02 f303 	mul.w	r3, r2, r3
    printMeas("STACK", measurements[BCC_MSR_STACK_VOLT],
 8004512:	4aa7      	ldr	r2, [pc, #668]	@ (80047b0 <printMeasResults+0x4c4>)
 8004514:	fba2 2303 	umull	r2, r3, r2, r3
 8004518:	0b5a      	lsrs	r2, r3, #13
 800451a:	4ba6      	ldr	r3, [pc, #664]	@ (80047b4 <printMeasResults+0x4c8>)
 800451c:	48a6      	ldr	r0, [pc, #664]	@ (80047b8 <printMeasResults+0x4cc>)
 800451e:	f7ff fe91 	bl	8004244 <printMeas>

    /* Cells voltage. */
    printMeas("CELL 1", measurements[BCC_MSR_CELL_VOLT1],
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	3326      	adds	r3, #38	@ 0x26
 8004526:	8819      	ldrh	r1, [r3, #0]
            BCC_GET_VOLT(measurements[BCC_MSR_CELL_VOLT1]) / 1000U, "mV");
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	3326      	adds	r3, #38	@ 0x26
 800452c:	881b      	ldrh	r3, [r3, #0]
 800452e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004532:	4aa2      	ldr	r2, [pc, #648]	@ (80047bc <printMeasResults+0x4d0>)
 8004534:	fb02 f303 	mul.w	r3, r2, r3
 8004538:	0a5b      	lsrs	r3, r3, #9
    printMeas("CELL 1", measurements[BCC_MSR_CELL_VOLT1],
 800453a:	4aa1      	ldr	r2, [pc, #644]	@ (80047c0 <printMeasResults+0x4d4>)
 800453c:	fba2 2303 	umull	r2, r3, r2, r3
 8004540:	099a      	lsrs	r2, r3, #6
 8004542:	4b9c      	ldr	r3, [pc, #624]	@ (80047b4 <printMeasResults+0x4c8>)
 8004544:	489f      	ldr	r0, [pc, #636]	@ (80047c4 <printMeasResults+0x4d8>)
 8004546:	f7ff fe7d 	bl	8004244 <printMeas>
    printMeas("CELL 2", measurements[BCC_MSR_CELL_VOLT2],
 800454a:	687b      	ldr	r3, [r7, #4]
 800454c:	3324      	adds	r3, #36	@ 0x24
 800454e:	8819      	ldrh	r1, [r3, #0]
            BCC_GET_VOLT(measurements[BCC_MSR_CELL_VOLT2]) / 1000U, "mV");
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	3324      	adds	r3, #36	@ 0x24
 8004554:	881b      	ldrh	r3, [r3, #0]
 8004556:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800455a:	4a98      	ldr	r2, [pc, #608]	@ (80047bc <printMeasResults+0x4d0>)
 800455c:	fb02 f303 	mul.w	r3, r2, r3
 8004560:	0a5b      	lsrs	r3, r3, #9
    printMeas("CELL 2", measurements[BCC_MSR_CELL_VOLT2],
 8004562:	4a97      	ldr	r2, [pc, #604]	@ (80047c0 <printMeasResults+0x4d4>)
 8004564:	fba2 2303 	umull	r2, r3, r2, r3
 8004568:	099a      	lsrs	r2, r3, #6
 800456a:	4b92      	ldr	r3, [pc, #584]	@ (80047b4 <printMeasResults+0x4c8>)
 800456c:	4896      	ldr	r0, [pc, #600]	@ (80047c8 <printMeasResults+0x4dc>)
 800456e:	f7ff fe69 	bl	8004244 <printMeas>
    printMeas("CELL 3", measurements[BCC_MSR_CELL_VOLT3],
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	3322      	adds	r3, #34	@ 0x22
 8004576:	8819      	ldrh	r1, [r3, #0]
            BCC_GET_VOLT(measurements[BCC_MSR_CELL_VOLT3]) / 1000U, "mV");
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	3322      	adds	r3, #34	@ 0x22
 800457c:	881b      	ldrh	r3, [r3, #0]
 800457e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004582:	4a8e      	ldr	r2, [pc, #568]	@ (80047bc <printMeasResults+0x4d0>)
 8004584:	fb02 f303 	mul.w	r3, r2, r3
 8004588:	0a5b      	lsrs	r3, r3, #9
    printMeas("CELL 3", measurements[BCC_MSR_CELL_VOLT3],
 800458a:	4a8d      	ldr	r2, [pc, #564]	@ (80047c0 <printMeasResults+0x4d4>)
 800458c:	fba2 2303 	umull	r2, r3, r2, r3
 8004590:	099a      	lsrs	r2, r3, #6
 8004592:	4b88      	ldr	r3, [pc, #544]	@ (80047b4 <printMeasResults+0x4c8>)
 8004594:	488d      	ldr	r0, [pc, #564]	@ (80047cc <printMeasResults+0x4e0>)
 8004596:	f7ff fe55 	bl	8004244 <printMeas>
    printMeas("CELL 4", measurements[BCC_MSR_CELL_VOLT4],
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	3320      	adds	r3, #32
 800459e:	8819      	ldrh	r1, [r3, #0]
            BCC_GET_VOLT(measurements[BCC_MSR_CELL_VOLT4]) / 1000U, "mV");
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	3320      	adds	r3, #32
 80045a4:	881b      	ldrh	r3, [r3, #0]
 80045a6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80045aa:	4a84      	ldr	r2, [pc, #528]	@ (80047bc <printMeasResults+0x4d0>)
 80045ac:	fb02 f303 	mul.w	r3, r2, r3
 80045b0:	0a5b      	lsrs	r3, r3, #9
    printMeas("CELL 4", measurements[BCC_MSR_CELL_VOLT4],
 80045b2:	4a83      	ldr	r2, [pc, #524]	@ (80047c0 <printMeasResults+0x4d4>)
 80045b4:	fba2 2303 	umull	r2, r3, r2, r3
 80045b8:	099a      	lsrs	r2, r3, #6
 80045ba:	4b7e      	ldr	r3, [pc, #504]	@ (80047b4 <printMeasResults+0x4c8>)
 80045bc:	4884      	ldr	r0, [pc, #528]	@ (80047d0 <printMeasResults+0x4e4>)
 80045be:	f7ff fe41 	bl	8004244 <printMeas>
    printMeas("CELL 5", measurements[BCC_MSR_CELL_VOLT5],
 80045c2:	687b      	ldr	r3, [r7, #4]
 80045c4:	331e      	adds	r3, #30
 80045c6:	8819      	ldrh	r1, [r3, #0]
            BCC_GET_VOLT(measurements[BCC_MSR_CELL_VOLT5]) / 1000U, "mV");
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	331e      	adds	r3, #30
 80045cc:	881b      	ldrh	r3, [r3, #0]
 80045ce:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80045d2:	4a7a      	ldr	r2, [pc, #488]	@ (80047bc <printMeasResults+0x4d0>)
 80045d4:	fb02 f303 	mul.w	r3, r2, r3
 80045d8:	0a5b      	lsrs	r3, r3, #9
    printMeas("CELL 5", measurements[BCC_MSR_CELL_VOLT5],
 80045da:	4a79      	ldr	r2, [pc, #484]	@ (80047c0 <printMeasResults+0x4d4>)
 80045dc:	fba2 2303 	umull	r2, r3, r2, r3
 80045e0:	099a      	lsrs	r2, r3, #6
 80045e2:	4b74      	ldr	r3, [pc, #464]	@ (80047b4 <printMeasResults+0x4c8>)
 80045e4:	487b      	ldr	r0, [pc, #492]	@ (80047d4 <printMeasResults+0x4e8>)
 80045e6:	f7ff fe2d 	bl	8004244 <printMeas>
    printMeas("CELL 6", measurements[BCC_MSR_CELL_VOLT6],
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	331c      	adds	r3, #28
 80045ee:	8819      	ldrh	r1, [r3, #0]
            BCC_GET_VOLT(measurements[BCC_MSR_CELL_VOLT6]) / 1000U, "mV");
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	331c      	adds	r3, #28
 80045f4:	881b      	ldrh	r3, [r3, #0]
 80045f6:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80045fa:	4a70      	ldr	r2, [pc, #448]	@ (80047bc <printMeasResults+0x4d0>)
 80045fc:	fb02 f303 	mul.w	r3, r2, r3
 8004600:	0a5b      	lsrs	r3, r3, #9
    printMeas("CELL 6", measurements[BCC_MSR_CELL_VOLT6],
 8004602:	4a6f      	ldr	r2, [pc, #444]	@ (80047c0 <printMeasResults+0x4d4>)
 8004604:	fba2 2303 	umull	r2, r3, r2, r3
 8004608:	099a      	lsrs	r2, r3, #6
 800460a:	4b6a      	ldr	r3, [pc, #424]	@ (80047b4 <printMeasResults+0x4c8>)
 800460c:	4872      	ldr	r0, [pc, #456]	@ (80047d8 <printMeasResults+0x4ec>)
 800460e:	f7ff fe19 	bl	8004244 <printMeas>

    /* Send NOP command to all nodes in order to prevent communication timeout. */
    sendNops();
 8004612:	f7fc fa3b 	bl	8000a8c <sendNops>

    if (g_bccData.drvConfig.device[cid - 1] == BCC_DEVICE_MC33771C)
 8004616:	78fb      	ldrb	r3, [r7, #3]
 8004618:	3b01      	subs	r3, #1
 800461a:	4a70      	ldr	r2, [pc, #448]	@ (80047dc <printMeasResults+0x4f0>)
 800461c:	4413      	add	r3, r2
 800461e:	78db      	ldrb	r3, [r3, #3]
 8004620:	2b00      	cmp	r3, #0
 8004622:	f040 80a0 	bne.w	8004766 <printMeasResults+0x47a>
    {
        printMeas("CELL 7", measurements[BCC_MSR_CELL_VOLT7],
 8004626:	687b      	ldr	r3, [r7, #4]
 8004628:	331a      	adds	r3, #26
 800462a:	8819      	ldrh	r1, [r3, #0]
                BCC_GET_VOLT(measurements[BCC_MSR_CELL_VOLT7]) / 1000U, "mV");
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	331a      	adds	r3, #26
 8004630:	881b      	ldrh	r3, [r3, #0]
 8004632:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004636:	4a61      	ldr	r2, [pc, #388]	@ (80047bc <printMeasResults+0x4d0>)
 8004638:	fb02 f303 	mul.w	r3, r2, r3
 800463c:	0a5b      	lsrs	r3, r3, #9
        printMeas("CELL 7", measurements[BCC_MSR_CELL_VOLT7],
 800463e:	4a60      	ldr	r2, [pc, #384]	@ (80047c0 <printMeasResults+0x4d4>)
 8004640:	fba2 2303 	umull	r2, r3, r2, r3
 8004644:	099a      	lsrs	r2, r3, #6
 8004646:	4b5b      	ldr	r3, [pc, #364]	@ (80047b4 <printMeasResults+0x4c8>)
 8004648:	4865      	ldr	r0, [pc, #404]	@ (80047e0 <printMeasResults+0x4f4>)
 800464a:	f7ff fdfb 	bl	8004244 <printMeas>
        printMeas("CELL 8", measurements[BCC_MSR_CELL_VOLT8],
 800464e:	687b      	ldr	r3, [r7, #4]
 8004650:	3318      	adds	r3, #24
 8004652:	8819      	ldrh	r1, [r3, #0]
                BCC_GET_VOLT(measurements[BCC_MSR_CELL_VOLT8]) / 1000U, "mV");
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	3318      	adds	r3, #24
 8004658:	881b      	ldrh	r3, [r3, #0]
 800465a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800465e:	4a57      	ldr	r2, [pc, #348]	@ (80047bc <printMeasResults+0x4d0>)
 8004660:	fb02 f303 	mul.w	r3, r2, r3
 8004664:	0a5b      	lsrs	r3, r3, #9
        printMeas("CELL 8", measurements[BCC_MSR_CELL_VOLT8],
 8004666:	4a56      	ldr	r2, [pc, #344]	@ (80047c0 <printMeasResults+0x4d4>)
 8004668:	fba2 2303 	umull	r2, r3, r2, r3
 800466c:	099a      	lsrs	r2, r3, #6
 800466e:	4b51      	ldr	r3, [pc, #324]	@ (80047b4 <printMeasResults+0x4c8>)
 8004670:	485c      	ldr	r0, [pc, #368]	@ (80047e4 <printMeasResults+0x4f8>)
 8004672:	f7ff fde7 	bl	8004244 <printMeas>
        printMeas("CELL 9", measurements[BCC_MSR_CELL_VOLT9],
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	3316      	adds	r3, #22
 800467a:	8819      	ldrh	r1, [r3, #0]
                BCC_GET_VOLT(measurements[BCC_MSR_CELL_VOLT9]) / 1000U, "mV");
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	3316      	adds	r3, #22
 8004680:	881b      	ldrh	r3, [r3, #0]
 8004682:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004686:	4a4d      	ldr	r2, [pc, #308]	@ (80047bc <printMeasResults+0x4d0>)
 8004688:	fb02 f303 	mul.w	r3, r2, r3
 800468c:	0a5b      	lsrs	r3, r3, #9
        printMeas("CELL 9", measurements[BCC_MSR_CELL_VOLT9],
 800468e:	4a4c      	ldr	r2, [pc, #304]	@ (80047c0 <printMeasResults+0x4d4>)
 8004690:	fba2 2303 	umull	r2, r3, r2, r3
 8004694:	099a      	lsrs	r2, r3, #6
 8004696:	4b47      	ldr	r3, [pc, #284]	@ (80047b4 <printMeasResults+0x4c8>)
 8004698:	4853      	ldr	r0, [pc, #332]	@ (80047e8 <printMeasResults+0x4fc>)
 800469a:	f7ff fdd3 	bl	8004244 <printMeas>
        printMeas("CELL 10", measurements[BCC_MSR_CELL_VOLT10],
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	3314      	adds	r3, #20
 80046a2:	8819      	ldrh	r1, [r3, #0]
                BCC_GET_VOLT(measurements[BCC_MSR_CELL_VOLT10]) / 1000U, "mV");
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	3314      	adds	r3, #20
 80046a8:	881b      	ldrh	r3, [r3, #0]
 80046aa:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80046ae:	4a43      	ldr	r2, [pc, #268]	@ (80047bc <printMeasResults+0x4d0>)
 80046b0:	fb02 f303 	mul.w	r3, r2, r3
 80046b4:	0a5b      	lsrs	r3, r3, #9
        printMeas("CELL 10", measurements[BCC_MSR_CELL_VOLT10],
 80046b6:	4a42      	ldr	r2, [pc, #264]	@ (80047c0 <printMeasResults+0x4d4>)
 80046b8:	fba2 2303 	umull	r2, r3, r2, r3
 80046bc:	099a      	lsrs	r2, r3, #6
 80046be:	4b3d      	ldr	r3, [pc, #244]	@ (80047b4 <printMeasResults+0x4c8>)
 80046c0:	484a      	ldr	r0, [pc, #296]	@ (80047ec <printMeasResults+0x500>)
 80046c2:	f7ff fdbf 	bl	8004244 <printMeas>
        printMeas("CELL 11", measurements[BCC_MSR_CELL_VOLT11],
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	3312      	adds	r3, #18
 80046ca:	8819      	ldrh	r1, [r3, #0]
                BCC_GET_VOLT(measurements[BCC_MSR_CELL_VOLT11]) / 1000U, "mV");
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	3312      	adds	r3, #18
 80046d0:	881b      	ldrh	r3, [r3, #0]
 80046d2:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80046d6:	4a39      	ldr	r2, [pc, #228]	@ (80047bc <printMeasResults+0x4d0>)
 80046d8:	fb02 f303 	mul.w	r3, r2, r3
 80046dc:	0a5b      	lsrs	r3, r3, #9
        printMeas("CELL 11", measurements[BCC_MSR_CELL_VOLT11],
 80046de:	4a38      	ldr	r2, [pc, #224]	@ (80047c0 <printMeasResults+0x4d4>)
 80046e0:	fba2 2303 	umull	r2, r3, r2, r3
 80046e4:	099a      	lsrs	r2, r3, #6
 80046e6:	4b33      	ldr	r3, [pc, #204]	@ (80047b4 <printMeasResults+0x4c8>)
 80046e8:	4841      	ldr	r0, [pc, #260]	@ (80047f0 <printMeasResults+0x504>)
 80046ea:	f7ff fdab 	bl	8004244 <printMeas>
        printMeas("CELL 12", measurements[BCC_MSR_CELL_VOLT12],
 80046ee:	687b      	ldr	r3, [r7, #4]
 80046f0:	3310      	adds	r3, #16
 80046f2:	8819      	ldrh	r1, [r3, #0]
                BCC_GET_VOLT(measurements[BCC_MSR_CELL_VOLT12]) / 1000U, "mV");
 80046f4:	687b      	ldr	r3, [r7, #4]
 80046f6:	3310      	adds	r3, #16
 80046f8:	881b      	ldrh	r3, [r3, #0]
 80046fa:	f3c3 030e 	ubfx	r3, r3, #0, #15
 80046fe:	4a2f      	ldr	r2, [pc, #188]	@ (80047bc <printMeasResults+0x4d0>)
 8004700:	fb02 f303 	mul.w	r3, r2, r3
 8004704:	0a5b      	lsrs	r3, r3, #9
        printMeas("CELL 12", measurements[BCC_MSR_CELL_VOLT12],
 8004706:	4a2e      	ldr	r2, [pc, #184]	@ (80047c0 <printMeasResults+0x4d4>)
 8004708:	fba2 2303 	umull	r2, r3, r2, r3
 800470c:	099a      	lsrs	r2, r3, #6
 800470e:	4b29      	ldr	r3, [pc, #164]	@ (80047b4 <printMeasResults+0x4c8>)
 8004710:	4838      	ldr	r0, [pc, #224]	@ (80047f4 <printMeasResults+0x508>)
 8004712:	f7ff fd97 	bl	8004244 <printMeas>
        printMeas("CELL 13", measurements[BCC_MSR_CELL_VOLT13],
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	330e      	adds	r3, #14
 800471a:	8819      	ldrh	r1, [r3, #0]
                BCC_GET_VOLT(measurements[BCC_MSR_CELL_VOLT13]) / 1000U, "mV");
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	330e      	adds	r3, #14
 8004720:	881b      	ldrh	r3, [r3, #0]
 8004722:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004726:	4a25      	ldr	r2, [pc, #148]	@ (80047bc <printMeasResults+0x4d0>)
 8004728:	fb02 f303 	mul.w	r3, r2, r3
 800472c:	0a5b      	lsrs	r3, r3, #9
        printMeas("CELL 13", measurements[BCC_MSR_CELL_VOLT13],
 800472e:	4a24      	ldr	r2, [pc, #144]	@ (80047c0 <printMeasResults+0x4d4>)
 8004730:	fba2 2303 	umull	r2, r3, r2, r3
 8004734:	099a      	lsrs	r2, r3, #6
 8004736:	4b1f      	ldr	r3, [pc, #124]	@ (80047b4 <printMeasResults+0x4c8>)
 8004738:	482f      	ldr	r0, [pc, #188]	@ (80047f8 <printMeasResults+0x50c>)
 800473a:	f7ff fd83 	bl	8004244 <printMeas>
        printMeas("CELL 14", measurements[BCC_MSR_CELL_VOLT14],
 800473e:	687b      	ldr	r3, [r7, #4]
 8004740:	330c      	adds	r3, #12
 8004742:	8819      	ldrh	r1, [r3, #0]
                BCC_GET_VOLT(measurements[BCC_MSR_CELL_VOLT14]) / 1000U, "mV");
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	330c      	adds	r3, #12
 8004748:	881b      	ldrh	r3, [r3, #0]
 800474a:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800474e:	4a1b      	ldr	r2, [pc, #108]	@ (80047bc <printMeasResults+0x4d0>)
 8004750:	fb02 f303 	mul.w	r3, r2, r3
 8004754:	0a5b      	lsrs	r3, r3, #9
        printMeas("CELL 14", measurements[BCC_MSR_CELL_VOLT14],
 8004756:	4a1a      	ldr	r2, [pc, #104]	@ (80047c0 <printMeasResults+0x4d4>)
 8004758:	fba2 2303 	umull	r2, r3, r2, r3
 800475c:	099a      	lsrs	r2, r3, #6
 800475e:	4b15      	ldr	r3, [pc, #84]	@ (80047b4 <printMeasResults+0x4c8>)
 8004760:	4826      	ldr	r0, [pc, #152]	@ (80047fc <printMeasResults+0x510>)
 8004762:	f7ff fd6f 	bl	8004244 <printMeas>
     *               Voltage measurement at GPIO5 and GPIO6.
     * MC33772C SPI: Temperature measurements at GPIO1, GPIO3, GPIO4 pins and
     *               Voltage measurement at GPIO5 and GPIO6. */
#ifdef TPL
#endif
    printANxTemp("AN 0", measurements[BCC_MSR_AN0]);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	3334      	adds	r3, #52	@ 0x34
 800476a:	881b      	ldrh	r3, [r3, #0]
 800476c:	4619      	mov	r1, r3
 800476e:	4824      	ldr	r0, [pc, #144]	@ (8004800 <printMeasResults+0x514>)
 8004770:	f7ff fd7e 	bl	8004270 <printANxTemp>
    printANxTemp("AN 1", measurements[BCC_MSR_AN1]);
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	3332      	adds	r3, #50	@ 0x32
 8004778:	881b      	ldrh	r3, [r3, #0]
 800477a:	4619      	mov	r1, r3
 800477c:	4821      	ldr	r0, [pc, #132]	@ (8004804 <printMeasResults+0x518>)
 800477e:	f7ff fd77 	bl	8004270 <printANxTemp>
#ifdef TPL
    printANxTemp("AN 2", measurements[BCC_MSR_AN2]);
#endif
    printANxTemp("AN 3", measurements[BCC_MSR_AN3]);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	332e      	adds	r3, #46	@ 0x2e
 8004786:	881b      	ldrh	r3, [r3, #0]
 8004788:	4619      	mov	r1, r3
 800478a:	481f      	ldr	r0, [pc, #124]	@ (8004808 <printMeasResults+0x51c>)
 800478c:	f7ff fd70 	bl	8004270 <printANxTemp>
    printANxTemp("AN 4", measurements[BCC_MSR_AN4]);
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	332c      	adds	r3, #44	@ 0x2c
 8004794:	881b      	ldrh	r3, [r3, #0]
 8004796:	4619      	mov	r1, r3
 8004798:	481c      	ldr	r0, [pc, #112]	@ (800480c <printMeasResults+0x520>)
 800479a:	f7ff fd69 	bl	8004270 <printANxTemp>

    if (g_bccData.drvConfig.device[cid - 1] == BCC_DEVICE_MC33771C)
 800479e:	78fb      	ldrb	r3, [r7, #3]
 80047a0:	e036      	b.n	8004810 <printMeasResults+0x524>
 80047a2:	bf00      	nop
 80047a4:	0007fff0 	.word	0x0007fff0
 80047a8:	6b5fca6b 	.word	0x6b5fca6b
 80047ac:	0800678c 	.word	0x0800678c
 80047b0:	d1b71759 	.word	0xd1b71759
 80047b4:	080067b0 	.word	0x080067b0
 80047b8:	080067b4 	.word	0x080067b4
 80047bc:	0001312d 	.word	0x0001312d
 80047c0:	10624dd3 	.word	0x10624dd3
 80047c4:	080067bc 	.word	0x080067bc
 80047c8:	080067c4 	.word	0x080067c4
 80047cc:	080067cc 	.word	0x080067cc
 80047d0:	080067d4 	.word	0x080067d4
 80047d4:	080067dc 	.word	0x080067dc
 80047d8:	080067e4 	.word	0x080067e4
 80047dc:	20000128 	.word	0x20000128
 80047e0:	080067ec 	.word	0x080067ec
 80047e4:	080067f4 	.word	0x080067f4
 80047e8:	080067fc 	.word	0x080067fc
 80047ec:	08006804 	.word	0x08006804
 80047f0:	0800680c 	.word	0x0800680c
 80047f4:	08006814 	.word	0x08006814
 80047f8:	0800681c 	.word	0x0800681c
 80047fc:	08006824 	.word	0x08006824
 8004800:	0800682c 	.word	0x0800682c
 8004804:	08006834 	.word	0x08006834
 8004808:	0800683c 	.word	0x0800683c
 800480c:	08006844 	.word	0x08006844
 8004810:	3b01      	subs	r3, #1
 8004812:	4a55      	ldr	r2, [pc, #340]	@ (8004968 <printMeasResults+0x67c>)
 8004814:	4413      	add	r3, r2
 8004816:	78db      	ldrb	r3, [r3, #3]
 8004818:	2b00      	cmp	r3, #0
 800481a:	d10e      	bne.n	800483a <printMeasResults+0x54e>
    {
        printANxTemp("AN 5", measurements[BCC_MSR_AN5]);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	332a      	adds	r3, #42	@ 0x2a
 8004820:	881b      	ldrh	r3, [r3, #0]
 8004822:	4619      	mov	r1, r3
 8004824:	4851      	ldr	r0, [pc, #324]	@ (800496c <printMeasResults+0x680>)
 8004826:	f7ff fd23 	bl	8004270 <printANxTemp>
        printANxTemp("AN 6", measurements[BCC_MSR_AN6]);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	3328      	adds	r3, #40	@ 0x28
 800482e:	881b      	ldrh	r3, [r3, #0]
 8004830:	4619      	mov	r1, r3
 8004832:	484f      	ldr	r0, [pc, #316]	@ (8004970 <printMeasResults+0x684>)
 8004834:	f7ff fd1c 	bl	8004270 <printANxTemp>
 8004838:	e027      	b.n	800488a <printMeasResults+0x59e>
    }
    else
    {
        printMeas("AN 5", measurements[BCC_MSR_AN5],
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	332a      	adds	r3, #42	@ 0x2a
 800483e:	8819      	ldrh	r1, [r3, #0]
                BCC_GET_VOLT(measurements[BCC_MSR_AN5]) / 1000U, "mV");
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	332a      	adds	r3, #42	@ 0x2a
 8004844:	881b      	ldrh	r3, [r3, #0]
 8004846:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800484a:	4a4a      	ldr	r2, [pc, #296]	@ (8004974 <printMeasResults+0x688>)
 800484c:	fb02 f303 	mul.w	r3, r2, r3
 8004850:	0a5b      	lsrs	r3, r3, #9
        printMeas("AN 5", measurements[BCC_MSR_AN5],
 8004852:	4a49      	ldr	r2, [pc, #292]	@ (8004978 <printMeasResults+0x68c>)
 8004854:	fba2 2303 	umull	r2, r3, r2, r3
 8004858:	099a      	lsrs	r2, r3, #6
 800485a:	4b48      	ldr	r3, [pc, #288]	@ (800497c <printMeasResults+0x690>)
 800485c:	4843      	ldr	r0, [pc, #268]	@ (800496c <printMeasResults+0x680>)
 800485e:	f7ff fcf1 	bl	8004244 <printMeas>
        printMeas("AN 6", measurements[BCC_MSR_AN6],
 8004862:	687b      	ldr	r3, [r7, #4]
 8004864:	3328      	adds	r3, #40	@ 0x28
 8004866:	8819      	ldrh	r1, [r3, #0]
                BCC_GET_VOLT(measurements[BCC_MSR_AN6]) / 1000U, "mV");
 8004868:	687b      	ldr	r3, [r7, #4]
 800486a:	3328      	adds	r3, #40	@ 0x28
 800486c:	881b      	ldrh	r3, [r3, #0]
 800486e:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004872:	4a40      	ldr	r2, [pc, #256]	@ (8004974 <printMeasResults+0x688>)
 8004874:	fb02 f303 	mul.w	r3, r2, r3
 8004878:	0a5b      	lsrs	r3, r3, #9
        printMeas("AN 6", measurements[BCC_MSR_AN6],
 800487a:	4a3f      	ldr	r2, [pc, #252]	@ (8004978 <printMeasResults+0x68c>)
 800487c:	fba2 2303 	umull	r2, r3, r2, r3
 8004880:	099a      	lsrs	r2, r3, #6
 8004882:	4b3e      	ldr	r3, [pc, #248]	@ (800497c <printMeasResults+0x690>)
 8004884:	483a      	ldr	r0, [pc, #232]	@ (8004970 <printMeasResults+0x684>)
 8004886:	f7ff fcdd 	bl	8004244 <printMeas>
    }

    /* IC temperature measurement. */
    resVal = BCC_GET_IC_TEMP_C(measurements[BCC_MSR_ICTEMP]);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	3336      	adds	r3, #54	@ 0x36
 800488e:	881b      	ldrh	r3, [r3, #0]
 8004890:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004894:	015b      	lsls	r3, r3, #5
 8004896:	f5a3 2385 	sub.w	r3, r3, #272384	@ 0x42800
 800489a:	f2a3 23fe 	subw	r3, r3, #766	@ 0x2fe
 800489e:	4a38      	ldr	r2, [pc, #224]	@ (8004980 <printMeasResults+0x694>)
 80048a0:	fb82 1203 	smull	r1, r2, r2, r3
 80048a4:	1152      	asrs	r2, r2, #5
 80048a6:	17db      	asrs	r3, r3, #31
 80048a8:	1ad3      	subs	r3, r2, r3
 80048aa:	b21b      	sxth	r3, r3
 80048ac:	60fb      	str	r3, [r7, #12]
    printf("  | IC TEMP\t| %d.%d degC\t| 0x%04x\t|\r\n", resVal/10,
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	4a34      	ldr	r2, [pc, #208]	@ (8004984 <printMeasResults+0x698>)
 80048b2:	fb82 1203 	smull	r1, r2, r2, r3
 80048b6:	1092      	asrs	r2, r2, #2
 80048b8:	17db      	asrs	r3, r3, #31
 80048ba:	1ad0      	subs	r0, r2, r3
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	2b00      	cmp	r3, #0
 80048c0:	dd0c      	ble.n	80048dc <printMeasResults+0x5f0>
 80048c2:	68f9      	ldr	r1, [r7, #12]
 80048c4:	4b2f      	ldr	r3, [pc, #188]	@ (8004984 <printMeasResults+0x698>)
 80048c6:	fb83 2301 	smull	r2, r3, r3, r1
 80048ca:	109a      	asrs	r2, r3, #2
 80048cc:	17cb      	asrs	r3, r1, #31
 80048ce:	1ad2      	subs	r2, r2, r3
 80048d0:	4613      	mov	r3, r2
 80048d2:	009b      	lsls	r3, r3, #2
 80048d4:	4413      	add	r3, r2
 80048d6:	005b      	lsls	r3, r3, #1
 80048d8:	1aca      	subs	r2, r1, r3
 80048da:	e00c      	b.n	80048f6 <printMeasResults+0x60a>
            (resVal > 0) ? resVal % 10 : (-resVal) % 10,
 80048dc:	68fb      	ldr	r3, [r7, #12]
 80048de:	4259      	negs	r1, r3
    printf("  | IC TEMP\t| %d.%d degC\t| 0x%04x\t|\r\n", resVal/10,
 80048e0:	4b28      	ldr	r3, [pc, #160]	@ (8004984 <printMeasResults+0x698>)
 80048e2:	fb83 2301 	smull	r2, r3, r3, r1
 80048e6:	109a      	asrs	r2, r3, #2
 80048e8:	17cb      	asrs	r3, r1, #31
 80048ea:	1ad2      	subs	r2, r2, r3
 80048ec:	4613      	mov	r3, r2
 80048ee:	009b      	lsls	r3, r3, #2
 80048f0:	4413      	add	r3, r2
 80048f2:	005b      	lsls	r3, r3, #1
 80048f4:	1aca      	subs	r2, r1, r3
            measurements[BCC_MSR_ICTEMP]);
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	3336      	adds	r3, #54	@ 0x36
 80048fa:	881b      	ldrh	r3, [r3, #0]
    printf("  | IC TEMP\t| %d.%d degC\t| 0x%04x\t|\r\n", resVal/10,
 80048fc:	4601      	mov	r1, r0
 80048fe:	4822      	ldr	r0, [pc, #136]	@ (8004988 <printMeasResults+0x69c>)
 8004900:	f000 fa48 	bl	8004d94 <iprintf>


    /* ADCIA and ADCIB Band Gap Reference measurements. */
    printMeas("VBG ADC1A", measurements[BCC_MSR_VBGADC1A],
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	3338      	adds	r3, #56	@ 0x38
 8004908:	8819      	ldrh	r1, [r3, #0]
            BCC_GET_VOLT(measurements[BCC_MSR_VBGADC1A]) / 1000U, "mV");
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	3338      	adds	r3, #56	@ 0x38
 800490e:	881b      	ldrh	r3, [r3, #0]
 8004910:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8004914:	4a17      	ldr	r2, [pc, #92]	@ (8004974 <printMeasResults+0x688>)
 8004916:	fb02 f303 	mul.w	r3, r2, r3
 800491a:	0a5b      	lsrs	r3, r3, #9
    printMeas("VBG ADC1A", measurements[BCC_MSR_VBGADC1A],
 800491c:	4a16      	ldr	r2, [pc, #88]	@ (8004978 <printMeasResults+0x68c>)
 800491e:	fba2 2303 	umull	r2, r3, r2, r3
 8004922:	099a      	lsrs	r2, r3, #6
 8004924:	4b15      	ldr	r3, [pc, #84]	@ (800497c <printMeasResults+0x690>)
 8004926:	4819      	ldr	r0, [pc, #100]	@ (800498c <printMeasResults+0x6a0>)
 8004928:	f7ff fc8c 	bl	8004244 <printMeas>
    printMeas("VBG ADC1B", measurements[BCC_MSR_VBGADC1B],
 800492c:	687b      	ldr	r3, [r7, #4]
 800492e:	333a      	adds	r3, #58	@ 0x3a
 8004930:	8819      	ldrh	r1, [r3, #0]
            BCC_GET_VOLT(measurements[BCC_MSR_VBGADC1B]) / 1000U, "mV");
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	333a      	adds	r3, #58	@ 0x3a
 8004936:	881b      	ldrh	r3, [r3, #0]
 8004938:	f3c3 030e 	ubfx	r3, r3, #0, #15
 800493c:	4a0d      	ldr	r2, [pc, #52]	@ (8004974 <printMeasResults+0x688>)
 800493e:	fb02 f303 	mul.w	r3, r2, r3
 8004942:	0a5b      	lsrs	r3, r3, #9
    printMeas("VBG ADC1B", measurements[BCC_MSR_VBGADC1B],
 8004944:	4a0c      	ldr	r2, [pc, #48]	@ (8004978 <printMeasResults+0x68c>)
 8004946:	fba2 2303 	umull	r2, r3, r2, r3
 800494a:	099a      	lsrs	r2, r3, #6
 800494c:	4b0b      	ldr	r3, [pc, #44]	@ (800497c <printMeasResults+0x690>)
 800494e:	4810      	ldr	r0, [pc, #64]	@ (8004990 <printMeasResults+0x6a4>)
 8004950:	f7ff fc78 	bl	8004244 <printMeas>

    printf("  -----------------------------------------------\r\n");
 8004954:	480f      	ldr	r0, [pc, #60]	@ (8004994 <printMeasResults+0x6a8>)
 8004956:	f000 fa85 	bl	8004e64 <puts>
    printf("\r\n");
 800495a:	480f      	ldr	r0, [pc, #60]	@ (8004998 <printMeasResults+0x6ac>)
 800495c:	f000 fa82 	bl	8004e64 <puts>
}
 8004960:	bf00      	nop
 8004962:	3710      	adds	r7, #16
 8004964:	46bd      	mov	sp, r7
 8004966:	bd80      	pop	{r7, pc}
 8004968:	20000128 	.word	0x20000128
 800496c:	0800684c 	.word	0x0800684c
 8004970:	08006854 	.word	0x08006854
 8004974:	0001312d 	.word	0x0001312d
 8004978:	10624dd3 	.word	0x10624dd3
 800497c:	080067b0 	.word	0x080067b0
 8004980:	51eb851f 	.word	0x51eb851f
 8004984:	66666667 	.word	0x66666667
 8004988:	0800685c 	.word	0x0800685c
 800498c:	08006884 	.word	0x08006884
 8004990:	08006890 	.word	0x08006890
 8004994:	080066d8 	.word	0x080066d8
 8004998:	0800689c 	.word	0x0800689c
 800499c:	00000000 	.word	0x00000000

080049a0 <fillNtcTable>:
 * Function Name : BCC_FillNtcTable
 * Description   : This function fills the NTC look up table.
 *
 *END**************************************************************************/
void fillNtcTable(const ntc_config_t* const ntcConfig)
{
 80049a0:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80049a4:	b088      	sub	sp, #32
 80049a6:	af00      	add	r7, sp, #0
 80049a8:	6078      	str	r0, [r7, #4]
    double ntcVal, expArg;
    uint16_t i = 0;
 80049aa:	2300      	movs	r3, #0
 80049ac:	83fb      	strh	r3, [r7, #30]
    int32_t temp;

    for (temp = NTC_MINTEMP; temp <= NTC_MAXTEMP; temp++)
 80049ae:	f06f 0327 	mvn.w	r3, #39	@ 0x27
 80049b2:	61bb      	str	r3, [r7, #24]
 80049b4:	e07f      	b.n	8004ab6 <fillNtcTable+0x116>
    {
        expArg = ntcConfig->beta * ((1.0 / (NTC_DEGC_0 + temp)) -
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4618      	mov	r0, r3
 80049bc:	f7fb fd0a 	bl	80003d4 <__aeabi_ui2d>
 80049c0:	4604      	mov	r4, r0
 80049c2:	460d      	mov	r5, r1
 80049c4:	69b8      	ldr	r0, [r7, #24]
 80049c6:	f7fb fd15 	bl	80003f4 <__aeabi_i2d>
 80049ca:	a341      	add	r3, pc, #260	@ (adr r3, 8004ad0 <fillNtcTable+0x130>)
 80049cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049d0:	f7fb fbc4 	bl	800015c <__adddf3>
 80049d4:	4602      	mov	r2, r0
 80049d6:	460b      	mov	r3, r1
 80049d8:	f04f 0000 	mov.w	r0, #0
 80049dc:	4940      	ldr	r1, [pc, #256]	@ (8004ae0 <fillNtcTable+0x140>)
 80049de:	f7fb fe9d 	bl	800071c <__aeabi_ddiv>
 80049e2:	4602      	mov	r2, r0
 80049e4:	460b      	mov	r3, r1
 80049e6:	4690      	mov	r8, r2
 80049e8:	4699      	mov	r9, r3
                (1.0 / (NTC_DEGC_0 + ntcConfig->refTemp)));
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	7b1b      	ldrb	r3, [r3, #12]
 80049ee:	4618      	mov	r0, r3
 80049f0:	f7fb fd00 	bl	80003f4 <__aeabi_i2d>
 80049f4:	a336      	add	r3, pc, #216	@ (adr r3, 8004ad0 <fillNtcTable+0x130>)
 80049f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80049fa:	f7fb fbaf 	bl	800015c <__adddf3>
 80049fe:	4602      	mov	r2, r0
 8004a00:	460b      	mov	r3, r1
 8004a02:	f04f 0000 	mov.w	r0, #0
 8004a06:	4936      	ldr	r1, [pc, #216]	@ (8004ae0 <fillNtcTable+0x140>)
 8004a08:	f7fb fe88 	bl	800071c <__aeabi_ddiv>
 8004a0c:	4602      	mov	r2, r0
 8004a0e:	460b      	mov	r3, r1
        expArg = ntcConfig->beta * ((1.0 / (NTC_DEGC_0 + temp)) -
 8004a10:	4640      	mov	r0, r8
 8004a12:	4649      	mov	r1, r9
 8004a14:	f7fb fba0 	bl	8000158 <__aeabi_dsub>
 8004a18:	4602      	mov	r2, r0
 8004a1a:	460b      	mov	r3, r1
 8004a1c:	4620      	mov	r0, r4
 8004a1e:	4629      	mov	r1, r5
 8004a20:	f7fb fd52 	bl	80004c8 <__aeabi_dmul>
 8004a24:	4602      	mov	r2, r0
 8004a26:	460b      	mov	r3, r1
 8004a28:	e9c7 2304 	strd	r2, r3, [r7, #16]
        ntcVal = exp(expArg) * ntcConfig->refRes;
 8004a2c:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8004a30:	f001 f886 	bl	8005b40 <exp>
 8004a34:	4604      	mov	r4, r0
 8004a36:	460d      	mov	r5, r1
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	689b      	ldr	r3, [r3, #8]
 8004a3c:	4618      	mov	r0, r3
 8004a3e:	f7fb fcc9 	bl	80003d4 <__aeabi_ui2d>
 8004a42:	4602      	mov	r2, r0
 8004a44:	460b      	mov	r3, r1
 8004a46:	4620      	mov	r0, r4
 8004a48:	4629      	mov	r1, r5
 8004a4a:	f7fb fd3d 	bl	80004c8 <__aeabi_dmul>
 8004a4e:	4602      	mov	r2, r0
 8004a50:	460b      	mov	r3, r1
 8004a52:	e9c7 2302 	strd	r2, r3, [r7, #8]
        g_ntcTable[i] = (uint16_t)round((ntcVal /
                (ntcVal + ntcConfig->rntc)) * MC33771C_MEAS_AN0_MEAS_AN_MASK);
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	4618      	mov	r0, r3
 8004a5c:	f7fb fcba 	bl	80003d4 <__aeabi_ui2d>
 8004a60:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004a64:	f7fb fb7a 	bl	800015c <__adddf3>
 8004a68:	4602      	mov	r2, r0
 8004a6a:	460b      	mov	r3, r1
        g_ntcTable[i] = (uint16_t)round((ntcVal /
 8004a6c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8004a70:	f7fb fe54 	bl	800071c <__aeabi_ddiv>
 8004a74:	4602      	mov	r2, r0
 8004a76:	460b      	mov	r3, r1
 8004a78:	4610      	mov	r0, r2
 8004a7a:	4619      	mov	r1, r3
 8004a7c:	a316      	add	r3, pc, #88	@ (adr r3, 8004ad8 <fillNtcTable+0x138>)
 8004a7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a82:	f7fb fd21 	bl	80004c8 <__aeabi_dmul>
 8004a86:	4602      	mov	r2, r0
 8004a88:	460b      	mov	r3, r1
 8004a8a:	4610      	mov	r0, r2
 8004a8c:	4619      	mov	r1, r3
 8004a8e:	f001 f897 	bl	8005bc0 <round>
 8004a92:	4602      	mov	r2, r0
 8004a94:	460b      	mov	r3, r1
 8004a96:	8bfc      	ldrh	r4, [r7, #30]
 8004a98:	4610      	mov	r0, r2
 8004a9a:	4619      	mov	r1, r3
 8004a9c:	f7fb ffd6 	bl	8000a4c <__aeabi_d2uiz>
 8004aa0:	4603      	mov	r3, r0
 8004aa2:	b29a      	uxth	r2, r3
 8004aa4:	4b0f      	ldr	r3, [pc, #60]	@ (8004ae4 <fillNtcTable+0x144>)
 8004aa6:	f823 2014 	strh.w	r2, [r3, r4, lsl #1]
        i++;
 8004aaa:	8bfb      	ldrh	r3, [r7, #30]
 8004aac:	3301      	adds	r3, #1
 8004aae:	83fb      	strh	r3, [r7, #30]
    for (temp = NTC_MINTEMP; temp <= NTC_MAXTEMP; temp++)
 8004ab0:	69bb      	ldr	r3, [r7, #24]
 8004ab2:	3301      	adds	r3, #1
 8004ab4:	61bb      	str	r3, [r7, #24]
 8004ab6:	69bb      	ldr	r3, [r7, #24]
 8004ab8:	2b78      	cmp	r3, #120	@ 0x78
 8004aba:	f77f af7c 	ble.w	80049b6 <fillNtcTable+0x16>
    }
}
 8004abe:	bf00      	nop
 8004ac0:	bf00      	nop
 8004ac2:	3720      	adds	r7, #32
 8004ac4:	46bd      	mov	sp, r7
 8004ac6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8004aca:	bf00      	nop
 8004acc:	f3af 8000 	nop.w
 8004ad0:	66666666 	.word	0x66666666
 8004ad4:	40711266 	.word	0x40711266
 8004ad8:	00000000 	.word	0x00000000
 8004adc:	40dfffc0 	.word	0x40dfffc0
 8004ae0:	3ff00000 	.word	0x3ff00000
 8004ae4:	200005c0 	.word	0x200005c0

08004ae8 <doMeasurements>:
 * Description   : This function reads the measurement registers and print them
 *                 to serial console output.
 *
 *END**************************************************************************/
bcc_status_t doMeasurements(uint8_t cid)
{
 8004ae8:	b580      	push	{r7, lr}
 8004aea:	b092      	sub	sp, #72	@ 0x48
 8004aec:	af00      	add	r7, sp, #0
 8004aee:	4603      	mov	r3, r0
 8004af0:	71fb      	strb	r3, [r7, #7]
    uint16_t measurements[BCC_MEAS_CNT];
    bcc_status_t error;

    if ((error = getMeasurements(cid, measurements)) != BCC_STATUS_SUCCESS)
 8004af2:	f107 0208 	add.w	r2, r7, #8
 8004af6:	79fb      	ldrb	r3, [r7, #7]
 8004af8:	4611      	mov	r1, r2
 8004afa:	4618      	mov	r0, r3
 8004afc:	f7ff fb82 	bl	8004204 <getMeasurements>
 8004b00:	4603      	mov	r3, r0
 8004b02:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8004b06:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004b0a:	2b00      	cmp	r3, #0
 8004b0c:	d002      	beq.n	8004b14 <doMeasurements+0x2c>
    {
        return error;
 8004b0e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8004b12:	e007      	b.n	8004b24 <doMeasurements+0x3c>
    }

    printMeasResults(measurements, cid);
 8004b14:	79fa      	ldrb	r2, [r7, #7]
 8004b16:	f107 0308 	add.w	r3, r7, #8
 8004b1a:	4611      	mov	r1, r2
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	f7ff fbe5 	bl	80042ec <printMeasResults>

    return BCC_STATUS_SUCCESS;
 8004b22:	2300      	movs	r3, #0
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	3748      	adds	r7, #72	@ 0x48
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	bd80      	pop	{r7, pc}

08004b2c <BCC_MCU_StartTimeout>:
 *                 the time passed as a parameter, function
 *                 BCC_MCU_TimeoutExpired should signalize an expired timeout.
 *
 *END**************************************************************************/
bcc_status_t BCC_MCU_StartTimeout(const uint32_t timeoutUs)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b083      	sub	sp, #12
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	6078      	str	r0, [r7, #4]
//
//        // Bt u Timer vi ngt
//        HAL_TIM_Base_Start_IT(&htim3);
//
//        return 0; // Thnh cng
    return BCC_STATUS_SUCCESS;
 8004b34:	2300      	movs	r3, #0
}
 8004b36:	4618      	mov	r0, r3
 8004b38:	370c      	adds	r7, #12
 8004b3a:	46bd      	mov	sp, r7
 8004b3c:	bc80      	pop	{r7}
 8004b3e:	4770      	bx	lr

08004b40 <BCC_MCU_WriteRstPin>:
 * Function Name : BCC_MCU_WriteRstPin
 * Description   : Writes logic 0 or 1 to the RST pin.
 *
 *END**************************************************************************/
void BCC_MCU_WriteRstPin(const uint8_t drvInstance, const uint8_t value)
{
 8004b40:	b580      	push	{r7, lr}
 8004b42:	b082      	sub	sp, #8
 8004b44:	af00      	add	r7, sp, #0
 8004b46:	4603      	mov	r3, r0
 8004b48:	460a      	mov	r2, r1
 8004b4a:	71fb      	strb	r3, [r7, #7]
 8004b4c:	4613      	mov	r3, r2
 8004b4e:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(BMS_RST_GPIO_Port, BMS_RST_Pin, value);
 8004b50:	79bb      	ldrb	r3, [r7, #6]
 8004b52:	461a      	mov	r2, r3
 8004b54:	2102      	movs	r1, #2
 8004b56:	4803      	ldr	r0, [pc, #12]	@ (8004b64 <BCC_MCU_WriteRstPin+0x24>)
 8004b58:	f7fd f984 	bl	8001e64 <HAL_GPIO_WritePin>
}
 8004b5c:	bf00      	nop
 8004b5e:	3708      	adds	r7, #8
 8004b60:	46bd      	mov	sp, r7
 8004b62:	bd80      	pop	{r7, pc}
 8004b64:	40010c00 	.word	0x40010c00

08004b68 <BCC_MCU_WriteCsbPin>:
 * Function Name : BCC_MCU_WriteCsbPin
 * Description   : Writes logic 0 or 1 to the CSB_TX pin.
 *
 *END**************************************************************************/
void BCC_MCU_WriteCsbPin(const uint8_t drvInstance, const uint8_t value)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b082      	sub	sp, #8
 8004b6c:	af00      	add	r7, sp, #0
 8004b6e:	4603      	mov	r3, r0
 8004b70:	460a      	mov	r2, r1
 8004b72:	71fb      	strb	r3, [r7, #7]
 8004b74:	4613      	mov	r3, r2
 8004b76:	71bb      	strb	r3, [r7, #6]
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, value);
 8004b78:	79bb      	ldrb	r3, [r7, #6]
 8004b7a:	461a      	mov	r2, r3
 8004b7c:	2110      	movs	r1, #16
 8004b7e:	4803      	ldr	r0, [pc, #12]	@ (8004b8c <BCC_MCU_WriteCsbPin+0x24>)
 8004b80:	f7fd f970 	bl	8001e64 <HAL_GPIO_WritePin>
}
 8004b84:	bf00      	nop
 8004b86:	3708      	adds	r7, #8
 8004b88:	46bd      	mov	sp, r7
 8004b8a:	bd80      	pop	{r7, pc}
 8004b8c:	40010800 	.word	0x40010800

08004b90 <BCC_MCU_TransferSpi>:
 *                 for SPI mode only.
 *
 *END**************************************************************************/
bcc_status_t BCC_MCU_TransferSpi(const uint8_t drvInstance, uint8_t txBuf[],
    uint8_t rxBuf[])
{
 8004b90:	b580      	push	{r7, lr}
 8004b92:	b088      	sub	sp, #32
 8004b94:	af02      	add	r7, sp, #8
 8004b96:	4603      	mov	r3, r0
 8004b98:	60b9      	str	r1, [r7, #8]
 8004b9a:	607a      	str	r2, [r7, #4]
 8004b9c:	73fb      	strb	r3, [r7, #15]
	char txmess[] = {0xF1};
 8004b9e:	23f1      	movs	r3, #241	@ 0xf1
 8004ba0:	753b      	strb	r3, [r7, #20]
	char rxmess[] = {0xF2};
 8004ba2:	23f2      	movs	r3, #242	@ 0xf2
 8004ba4:	743b      	strb	r3, [r7, #16]
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, 0);
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	2110      	movs	r1, #16
 8004baa:	480b      	ldr	r0, [pc, #44]	@ (8004bd8 <BCC_MCU_TransferSpi+0x48>)
 8004bac:	f7fd f95a 	bl	8001e64 <HAL_GPIO_WritePin>
//	HAL_SPI_TransmitReceive(&hspi1, &txBuf[1], &rxBuf[1], 1, HAL_MAX_DELAY);
//	HAL_SPI_TransmitReceive(&hspi1, &txBuf[2], &rxBuf[2], 1, HAL_MAX_DELAY);
//	HAL_SPI_TransmitReceive(&hspi1, &txBuf[3], &rxBuf[3], 1, HAL_MAX_DELAY);
//	HAL_SPI_TransmitReceive(&hspi1, &txBuf[4], &rxBuf[4], 1, HAL_MAX_DELAY);
//	HAL_SPI_TransmitReceive(&hspi1, &txBuf[5], &rxBuf[5], 1, HAL_MAX_DELAY);
	HAL_SPI_TransmitReceive(&hspi1, txBuf, rxBuf, 6, HAL_MAX_DELAY);
 8004bb0:	f04f 33ff 	mov.w	r3, #4294967295
 8004bb4:	9300      	str	r3, [sp, #0]
 8004bb6:	2306      	movs	r3, #6
 8004bb8:	687a      	ldr	r2, [r7, #4]
 8004bba:	68b9      	ldr	r1, [r7, #8]
 8004bbc:	4807      	ldr	r0, [pc, #28]	@ (8004bdc <BCC_MCU_TransferSpi+0x4c>)
 8004bbe:	f7fd fdfd 	bl	80027bc <HAL_SPI_TransmitReceive>
	HAL_GPIO_WritePin(SPI1_CS_GPIO_Port, SPI1_CS_Pin, 1);
 8004bc2:	2201      	movs	r2, #1
 8004bc4:	2110      	movs	r1, #16
 8004bc6:	4804      	ldr	r0, [pc, #16]	@ (8004bd8 <BCC_MCU_TransferSpi+0x48>)
 8004bc8:	f7fd f94c 	bl	8001e64 <HAL_GPIO_WritePin>
//	HAL_UART_Transmit(&huart1, txmess, sizeof(txmess),HAL_MAX_DELAY);
//	HAL_UART_Transmit(&huart1, txBuf, 6,HAL_MAX_DELAY);
//	HAL_UART_Transmit(&huart1, rxmess, sizeof(rxmess),HAL_MAX_DELAY);
//	HAL_UART_Transmit(&huart1, rxBuf, 6,HAL_MAX_DELAY);
    return BCC_STATUS_SUCCESS;
 8004bcc:	2300      	movs	r3, #0

}
 8004bce:	4618      	mov	r0, r3
 8004bd0:	3718      	adds	r7, #24
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	40010800 	.word	0x40010800
 8004bdc:	20000088 	.word	0x20000088

08004be0 <BCC_MCU_WaitMs>:
 * Function Name : BCC_WaitMs
 * Description   : Waits for specified amount of milliseconds.
 *
 *END**************************************************************************/
void BCC_MCU_WaitMs(uint16_t delay)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	4603      	mov	r3, r0
 8004be8:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(delay);
 8004bea:	88fb      	ldrh	r3, [r7, #6]
 8004bec:	4618      	mov	r0, r3
 8004bee:	f7fc fead 	bl	800194c <HAL_Delay>
}
 8004bf2:	bf00      	nop
 8004bf4:	3708      	adds	r7, #8
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}

08004bfa <BCC_MCU_WaitUs>:
 *
 *END**************************************************************************/


void BCC_MCU_WaitUs(uint32_t delay)
{
 8004bfa:	b580      	push	{r7, lr}
 8004bfc:	b082      	sub	sp, #8
 8004bfe:	af00      	add	r7, sp, #0
 8004c00:	6078      	str	r0, [r7, #4]
//	__HAL_TIM_SET_COUNTER(&htim1,0);  // set the counter value a 0
//	while (__HAL_TIM_GET_COUNTER(&htim1) < delay);  // wait for the counter to reach the us input in the parameter
	HAL_Delay(delay);
 8004c02:	6878      	ldr	r0, [r7, #4]
 8004c04:	f7fc fea2 	bl	800194c <HAL_Delay>
}
 8004c08:	bf00      	nop
 8004c0a:	3708      	adds	r7, #8
 8004c0c:	46bd      	mov	sp, r7
 8004c0e:	bd80      	pop	{r7, pc}

08004c10 <std>:
 8004c10:	2300      	movs	r3, #0
 8004c12:	b510      	push	{r4, lr}
 8004c14:	4604      	mov	r4, r0
 8004c16:	e9c0 3300 	strd	r3, r3, [r0]
 8004c1a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8004c1e:	6083      	str	r3, [r0, #8]
 8004c20:	8181      	strh	r1, [r0, #12]
 8004c22:	6643      	str	r3, [r0, #100]	@ 0x64
 8004c24:	81c2      	strh	r2, [r0, #14]
 8004c26:	6183      	str	r3, [r0, #24]
 8004c28:	4619      	mov	r1, r3
 8004c2a:	2208      	movs	r2, #8
 8004c2c:	305c      	adds	r0, #92	@ 0x5c
 8004c2e:	f000 f9f9 	bl	8005024 <memset>
 8004c32:	4b0d      	ldr	r3, [pc, #52]	@ (8004c68 <std+0x58>)
 8004c34:	6224      	str	r4, [r4, #32]
 8004c36:	6263      	str	r3, [r4, #36]	@ 0x24
 8004c38:	4b0c      	ldr	r3, [pc, #48]	@ (8004c6c <std+0x5c>)
 8004c3a:	62a3      	str	r3, [r4, #40]	@ 0x28
 8004c3c:	4b0c      	ldr	r3, [pc, #48]	@ (8004c70 <std+0x60>)
 8004c3e:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8004c40:	4b0c      	ldr	r3, [pc, #48]	@ (8004c74 <std+0x64>)
 8004c42:	6323      	str	r3, [r4, #48]	@ 0x30
 8004c44:	4b0c      	ldr	r3, [pc, #48]	@ (8004c78 <std+0x68>)
 8004c46:	429c      	cmp	r4, r3
 8004c48:	d006      	beq.n	8004c58 <std+0x48>
 8004c4a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8004c4e:	4294      	cmp	r4, r2
 8004c50:	d002      	beq.n	8004c58 <std+0x48>
 8004c52:	33d0      	adds	r3, #208	@ 0xd0
 8004c54:	429c      	cmp	r4, r3
 8004c56:	d105      	bne.n	8004c64 <std+0x54>
 8004c58:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8004c5c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004c60:	f000 ba58 	b.w	8005114 <__retarget_lock_init_recursive>
 8004c64:	bd10      	pop	{r4, pc}
 8004c66:	bf00      	nop
 8004c68:	08004e75 	.word	0x08004e75
 8004c6c:	08004e97 	.word	0x08004e97
 8004c70:	08004ecf 	.word	0x08004ecf
 8004c74:	08004ef3 	.word	0x08004ef3
 8004c78:	20000704 	.word	0x20000704

08004c7c <stdio_exit_handler>:
 8004c7c:	4a02      	ldr	r2, [pc, #8]	@ (8004c88 <stdio_exit_handler+0xc>)
 8004c7e:	4903      	ldr	r1, [pc, #12]	@ (8004c8c <stdio_exit_handler+0x10>)
 8004c80:	4803      	ldr	r0, [pc, #12]	@ (8004c90 <stdio_exit_handler+0x14>)
 8004c82:	f000 b869 	b.w	8004d58 <_fwalk_sglue>
 8004c86:	bf00      	nop
 8004c88:	20000010 	.word	0x20000010
 8004c8c:	080059ad 	.word	0x080059ad
 8004c90:	20000020 	.word	0x20000020

08004c94 <cleanup_stdio>:
 8004c94:	6841      	ldr	r1, [r0, #4]
 8004c96:	4b0c      	ldr	r3, [pc, #48]	@ (8004cc8 <cleanup_stdio+0x34>)
 8004c98:	b510      	push	{r4, lr}
 8004c9a:	4299      	cmp	r1, r3
 8004c9c:	4604      	mov	r4, r0
 8004c9e:	d001      	beq.n	8004ca4 <cleanup_stdio+0x10>
 8004ca0:	f000 fe84 	bl	80059ac <_fflush_r>
 8004ca4:	68a1      	ldr	r1, [r4, #8]
 8004ca6:	4b09      	ldr	r3, [pc, #36]	@ (8004ccc <cleanup_stdio+0x38>)
 8004ca8:	4299      	cmp	r1, r3
 8004caa:	d002      	beq.n	8004cb2 <cleanup_stdio+0x1e>
 8004cac:	4620      	mov	r0, r4
 8004cae:	f000 fe7d 	bl	80059ac <_fflush_r>
 8004cb2:	68e1      	ldr	r1, [r4, #12]
 8004cb4:	4b06      	ldr	r3, [pc, #24]	@ (8004cd0 <cleanup_stdio+0x3c>)
 8004cb6:	4299      	cmp	r1, r3
 8004cb8:	d004      	beq.n	8004cc4 <cleanup_stdio+0x30>
 8004cba:	4620      	mov	r0, r4
 8004cbc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cc0:	f000 be74 	b.w	80059ac <_fflush_r>
 8004cc4:	bd10      	pop	{r4, pc}
 8004cc6:	bf00      	nop
 8004cc8:	20000704 	.word	0x20000704
 8004ccc:	2000076c 	.word	0x2000076c
 8004cd0:	200007d4 	.word	0x200007d4

08004cd4 <global_stdio_init.part.0>:
 8004cd4:	b510      	push	{r4, lr}
 8004cd6:	4b0b      	ldr	r3, [pc, #44]	@ (8004d04 <global_stdio_init.part.0+0x30>)
 8004cd8:	4c0b      	ldr	r4, [pc, #44]	@ (8004d08 <global_stdio_init.part.0+0x34>)
 8004cda:	4a0c      	ldr	r2, [pc, #48]	@ (8004d0c <global_stdio_init.part.0+0x38>)
 8004cdc:	4620      	mov	r0, r4
 8004cde:	601a      	str	r2, [r3, #0]
 8004ce0:	2104      	movs	r1, #4
 8004ce2:	2200      	movs	r2, #0
 8004ce4:	f7ff ff94 	bl	8004c10 <std>
 8004ce8:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8004cec:	2201      	movs	r2, #1
 8004cee:	2109      	movs	r1, #9
 8004cf0:	f7ff ff8e 	bl	8004c10 <std>
 8004cf4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8004cf8:	2202      	movs	r2, #2
 8004cfa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004cfe:	2112      	movs	r1, #18
 8004d00:	f7ff bf86 	b.w	8004c10 <std>
 8004d04:	2000083c 	.word	0x2000083c
 8004d08:	20000704 	.word	0x20000704
 8004d0c:	08004c7d 	.word	0x08004c7d

08004d10 <__sfp_lock_acquire>:
 8004d10:	4801      	ldr	r0, [pc, #4]	@ (8004d18 <__sfp_lock_acquire+0x8>)
 8004d12:	f000 ba00 	b.w	8005116 <__retarget_lock_acquire_recursive>
 8004d16:	bf00      	nop
 8004d18:	20000845 	.word	0x20000845

08004d1c <__sfp_lock_release>:
 8004d1c:	4801      	ldr	r0, [pc, #4]	@ (8004d24 <__sfp_lock_release+0x8>)
 8004d1e:	f000 b9fb 	b.w	8005118 <__retarget_lock_release_recursive>
 8004d22:	bf00      	nop
 8004d24:	20000845 	.word	0x20000845

08004d28 <__sinit>:
 8004d28:	b510      	push	{r4, lr}
 8004d2a:	4604      	mov	r4, r0
 8004d2c:	f7ff fff0 	bl	8004d10 <__sfp_lock_acquire>
 8004d30:	6a23      	ldr	r3, [r4, #32]
 8004d32:	b11b      	cbz	r3, 8004d3c <__sinit+0x14>
 8004d34:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004d38:	f7ff bff0 	b.w	8004d1c <__sfp_lock_release>
 8004d3c:	4b04      	ldr	r3, [pc, #16]	@ (8004d50 <__sinit+0x28>)
 8004d3e:	6223      	str	r3, [r4, #32]
 8004d40:	4b04      	ldr	r3, [pc, #16]	@ (8004d54 <__sinit+0x2c>)
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	2b00      	cmp	r3, #0
 8004d46:	d1f5      	bne.n	8004d34 <__sinit+0xc>
 8004d48:	f7ff ffc4 	bl	8004cd4 <global_stdio_init.part.0>
 8004d4c:	e7f2      	b.n	8004d34 <__sinit+0xc>
 8004d4e:	bf00      	nop
 8004d50:	08004c95 	.word	0x08004c95
 8004d54:	2000083c 	.word	0x2000083c

08004d58 <_fwalk_sglue>:
 8004d58:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004d5c:	4607      	mov	r7, r0
 8004d5e:	4688      	mov	r8, r1
 8004d60:	4614      	mov	r4, r2
 8004d62:	2600      	movs	r6, #0
 8004d64:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004d68:	f1b9 0901 	subs.w	r9, r9, #1
 8004d6c:	d505      	bpl.n	8004d7a <_fwalk_sglue+0x22>
 8004d6e:	6824      	ldr	r4, [r4, #0]
 8004d70:	2c00      	cmp	r4, #0
 8004d72:	d1f7      	bne.n	8004d64 <_fwalk_sglue+0xc>
 8004d74:	4630      	mov	r0, r6
 8004d76:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004d7a:	89ab      	ldrh	r3, [r5, #12]
 8004d7c:	2b01      	cmp	r3, #1
 8004d7e:	d907      	bls.n	8004d90 <_fwalk_sglue+0x38>
 8004d80:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004d84:	3301      	adds	r3, #1
 8004d86:	d003      	beq.n	8004d90 <_fwalk_sglue+0x38>
 8004d88:	4629      	mov	r1, r5
 8004d8a:	4638      	mov	r0, r7
 8004d8c:	47c0      	blx	r8
 8004d8e:	4306      	orrs	r6, r0
 8004d90:	3568      	adds	r5, #104	@ 0x68
 8004d92:	e7e9      	b.n	8004d68 <_fwalk_sglue+0x10>

08004d94 <iprintf>:
 8004d94:	b40f      	push	{r0, r1, r2, r3}
 8004d96:	b507      	push	{r0, r1, r2, lr}
 8004d98:	4906      	ldr	r1, [pc, #24]	@ (8004db4 <iprintf+0x20>)
 8004d9a:	ab04      	add	r3, sp, #16
 8004d9c:	6808      	ldr	r0, [r1, #0]
 8004d9e:	f853 2b04 	ldr.w	r2, [r3], #4
 8004da2:	6881      	ldr	r1, [r0, #8]
 8004da4:	9301      	str	r3, [sp, #4]
 8004da6:	f000 fad7 	bl	8005358 <_vfiprintf_r>
 8004daa:	b003      	add	sp, #12
 8004dac:	f85d eb04 	ldr.w	lr, [sp], #4
 8004db0:	b004      	add	sp, #16
 8004db2:	4770      	bx	lr
 8004db4:	2000001c 	.word	0x2000001c

08004db8 <_puts_r>:
 8004db8:	6a03      	ldr	r3, [r0, #32]
 8004dba:	b570      	push	{r4, r5, r6, lr}
 8004dbc:	4605      	mov	r5, r0
 8004dbe:	460e      	mov	r6, r1
 8004dc0:	6884      	ldr	r4, [r0, #8]
 8004dc2:	b90b      	cbnz	r3, 8004dc8 <_puts_r+0x10>
 8004dc4:	f7ff ffb0 	bl	8004d28 <__sinit>
 8004dc8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004dca:	07db      	lsls	r3, r3, #31
 8004dcc:	d405      	bmi.n	8004dda <_puts_r+0x22>
 8004dce:	89a3      	ldrh	r3, [r4, #12]
 8004dd0:	0598      	lsls	r0, r3, #22
 8004dd2:	d402      	bmi.n	8004dda <_puts_r+0x22>
 8004dd4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004dd6:	f000 f99e 	bl	8005116 <__retarget_lock_acquire_recursive>
 8004dda:	89a3      	ldrh	r3, [r4, #12]
 8004ddc:	0719      	lsls	r1, r3, #28
 8004dde:	d502      	bpl.n	8004de6 <_puts_r+0x2e>
 8004de0:	6923      	ldr	r3, [r4, #16]
 8004de2:	2b00      	cmp	r3, #0
 8004de4:	d135      	bne.n	8004e52 <_puts_r+0x9a>
 8004de6:	4621      	mov	r1, r4
 8004de8:	4628      	mov	r0, r5
 8004dea:	f000 f8c5 	bl	8004f78 <__swsetup_r>
 8004dee:	b380      	cbz	r0, 8004e52 <_puts_r+0x9a>
 8004df0:	f04f 35ff 	mov.w	r5, #4294967295
 8004df4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004df6:	07da      	lsls	r2, r3, #31
 8004df8:	d405      	bmi.n	8004e06 <_puts_r+0x4e>
 8004dfa:	89a3      	ldrh	r3, [r4, #12]
 8004dfc:	059b      	lsls	r3, r3, #22
 8004dfe:	d402      	bmi.n	8004e06 <_puts_r+0x4e>
 8004e00:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004e02:	f000 f989 	bl	8005118 <__retarget_lock_release_recursive>
 8004e06:	4628      	mov	r0, r5
 8004e08:	bd70      	pop	{r4, r5, r6, pc}
 8004e0a:	2b00      	cmp	r3, #0
 8004e0c:	da04      	bge.n	8004e18 <_puts_r+0x60>
 8004e0e:	69a2      	ldr	r2, [r4, #24]
 8004e10:	429a      	cmp	r2, r3
 8004e12:	dc17      	bgt.n	8004e44 <_puts_r+0x8c>
 8004e14:	290a      	cmp	r1, #10
 8004e16:	d015      	beq.n	8004e44 <_puts_r+0x8c>
 8004e18:	6823      	ldr	r3, [r4, #0]
 8004e1a:	1c5a      	adds	r2, r3, #1
 8004e1c:	6022      	str	r2, [r4, #0]
 8004e1e:	7019      	strb	r1, [r3, #0]
 8004e20:	68a3      	ldr	r3, [r4, #8]
 8004e22:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8004e26:	3b01      	subs	r3, #1
 8004e28:	60a3      	str	r3, [r4, #8]
 8004e2a:	2900      	cmp	r1, #0
 8004e2c:	d1ed      	bne.n	8004e0a <_puts_r+0x52>
 8004e2e:	2b00      	cmp	r3, #0
 8004e30:	da11      	bge.n	8004e56 <_puts_r+0x9e>
 8004e32:	4622      	mov	r2, r4
 8004e34:	210a      	movs	r1, #10
 8004e36:	4628      	mov	r0, r5
 8004e38:	f000 f85f 	bl	8004efa <__swbuf_r>
 8004e3c:	3001      	adds	r0, #1
 8004e3e:	d0d7      	beq.n	8004df0 <_puts_r+0x38>
 8004e40:	250a      	movs	r5, #10
 8004e42:	e7d7      	b.n	8004df4 <_puts_r+0x3c>
 8004e44:	4622      	mov	r2, r4
 8004e46:	4628      	mov	r0, r5
 8004e48:	f000 f857 	bl	8004efa <__swbuf_r>
 8004e4c:	3001      	adds	r0, #1
 8004e4e:	d1e7      	bne.n	8004e20 <_puts_r+0x68>
 8004e50:	e7ce      	b.n	8004df0 <_puts_r+0x38>
 8004e52:	3e01      	subs	r6, #1
 8004e54:	e7e4      	b.n	8004e20 <_puts_r+0x68>
 8004e56:	6823      	ldr	r3, [r4, #0]
 8004e58:	1c5a      	adds	r2, r3, #1
 8004e5a:	6022      	str	r2, [r4, #0]
 8004e5c:	220a      	movs	r2, #10
 8004e5e:	701a      	strb	r2, [r3, #0]
 8004e60:	e7ee      	b.n	8004e40 <_puts_r+0x88>
	...

08004e64 <puts>:
 8004e64:	4b02      	ldr	r3, [pc, #8]	@ (8004e70 <puts+0xc>)
 8004e66:	4601      	mov	r1, r0
 8004e68:	6818      	ldr	r0, [r3, #0]
 8004e6a:	f7ff bfa5 	b.w	8004db8 <_puts_r>
 8004e6e:	bf00      	nop
 8004e70:	2000001c 	.word	0x2000001c

08004e74 <__sread>:
 8004e74:	b510      	push	{r4, lr}
 8004e76:	460c      	mov	r4, r1
 8004e78:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004e7c:	f000 f8fc 	bl	8005078 <_read_r>
 8004e80:	2800      	cmp	r0, #0
 8004e82:	bfab      	itete	ge
 8004e84:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8004e86:	89a3      	ldrhlt	r3, [r4, #12]
 8004e88:	181b      	addge	r3, r3, r0
 8004e8a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8004e8e:	bfac      	ite	ge
 8004e90:	6563      	strge	r3, [r4, #84]	@ 0x54
 8004e92:	81a3      	strhlt	r3, [r4, #12]
 8004e94:	bd10      	pop	{r4, pc}

08004e96 <__swrite>:
 8004e96:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004e9a:	461f      	mov	r7, r3
 8004e9c:	898b      	ldrh	r3, [r1, #12]
 8004e9e:	4605      	mov	r5, r0
 8004ea0:	05db      	lsls	r3, r3, #23
 8004ea2:	460c      	mov	r4, r1
 8004ea4:	4616      	mov	r6, r2
 8004ea6:	d505      	bpl.n	8004eb4 <__swrite+0x1e>
 8004ea8:	2302      	movs	r3, #2
 8004eaa:	2200      	movs	r2, #0
 8004eac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004eb0:	f000 f8d0 	bl	8005054 <_lseek_r>
 8004eb4:	89a3      	ldrh	r3, [r4, #12]
 8004eb6:	4632      	mov	r2, r6
 8004eb8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ebc:	81a3      	strh	r3, [r4, #12]
 8004ebe:	4628      	mov	r0, r5
 8004ec0:	463b      	mov	r3, r7
 8004ec2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004ec6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8004eca:	f000 b8e7 	b.w	800509c <_write_r>

08004ece <__sseek>:
 8004ece:	b510      	push	{r4, lr}
 8004ed0:	460c      	mov	r4, r1
 8004ed2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ed6:	f000 f8bd 	bl	8005054 <_lseek_r>
 8004eda:	1c43      	adds	r3, r0, #1
 8004edc:	89a3      	ldrh	r3, [r4, #12]
 8004ede:	bf15      	itete	ne
 8004ee0:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004ee2:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004ee6:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8004eea:	81a3      	strheq	r3, [r4, #12]
 8004eec:	bf18      	it	ne
 8004eee:	81a3      	strhne	r3, [r4, #12]
 8004ef0:	bd10      	pop	{r4, pc}

08004ef2 <__sclose>:
 8004ef2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004ef6:	f000 b89d 	b.w	8005034 <_close_r>

08004efa <__swbuf_r>:
 8004efa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004efc:	460e      	mov	r6, r1
 8004efe:	4614      	mov	r4, r2
 8004f00:	4605      	mov	r5, r0
 8004f02:	b118      	cbz	r0, 8004f0c <__swbuf_r+0x12>
 8004f04:	6a03      	ldr	r3, [r0, #32]
 8004f06:	b90b      	cbnz	r3, 8004f0c <__swbuf_r+0x12>
 8004f08:	f7ff ff0e 	bl	8004d28 <__sinit>
 8004f0c:	69a3      	ldr	r3, [r4, #24]
 8004f0e:	60a3      	str	r3, [r4, #8]
 8004f10:	89a3      	ldrh	r3, [r4, #12]
 8004f12:	071a      	lsls	r2, r3, #28
 8004f14:	d501      	bpl.n	8004f1a <__swbuf_r+0x20>
 8004f16:	6923      	ldr	r3, [r4, #16]
 8004f18:	b943      	cbnz	r3, 8004f2c <__swbuf_r+0x32>
 8004f1a:	4621      	mov	r1, r4
 8004f1c:	4628      	mov	r0, r5
 8004f1e:	f000 f82b 	bl	8004f78 <__swsetup_r>
 8004f22:	b118      	cbz	r0, 8004f2c <__swbuf_r+0x32>
 8004f24:	f04f 37ff 	mov.w	r7, #4294967295
 8004f28:	4638      	mov	r0, r7
 8004f2a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004f2c:	6823      	ldr	r3, [r4, #0]
 8004f2e:	6922      	ldr	r2, [r4, #16]
 8004f30:	b2f6      	uxtb	r6, r6
 8004f32:	1a98      	subs	r0, r3, r2
 8004f34:	6963      	ldr	r3, [r4, #20]
 8004f36:	4637      	mov	r7, r6
 8004f38:	4283      	cmp	r3, r0
 8004f3a:	dc05      	bgt.n	8004f48 <__swbuf_r+0x4e>
 8004f3c:	4621      	mov	r1, r4
 8004f3e:	4628      	mov	r0, r5
 8004f40:	f000 fd34 	bl	80059ac <_fflush_r>
 8004f44:	2800      	cmp	r0, #0
 8004f46:	d1ed      	bne.n	8004f24 <__swbuf_r+0x2a>
 8004f48:	68a3      	ldr	r3, [r4, #8]
 8004f4a:	3b01      	subs	r3, #1
 8004f4c:	60a3      	str	r3, [r4, #8]
 8004f4e:	6823      	ldr	r3, [r4, #0]
 8004f50:	1c5a      	adds	r2, r3, #1
 8004f52:	6022      	str	r2, [r4, #0]
 8004f54:	701e      	strb	r6, [r3, #0]
 8004f56:	6962      	ldr	r2, [r4, #20]
 8004f58:	1c43      	adds	r3, r0, #1
 8004f5a:	429a      	cmp	r2, r3
 8004f5c:	d004      	beq.n	8004f68 <__swbuf_r+0x6e>
 8004f5e:	89a3      	ldrh	r3, [r4, #12]
 8004f60:	07db      	lsls	r3, r3, #31
 8004f62:	d5e1      	bpl.n	8004f28 <__swbuf_r+0x2e>
 8004f64:	2e0a      	cmp	r6, #10
 8004f66:	d1df      	bne.n	8004f28 <__swbuf_r+0x2e>
 8004f68:	4621      	mov	r1, r4
 8004f6a:	4628      	mov	r0, r5
 8004f6c:	f000 fd1e 	bl	80059ac <_fflush_r>
 8004f70:	2800      	cmp	r0, #0
 8004f72:	d0d9      	beq.n	8004f28 <__swbuf_r+0x2e>
 8004f74:	e7d6      	b.n	8004f24 <__swbuf_r+0x2a>
	...

08004f78 <__swsetup_r>:
 8004f78:	b538      	push	{r3, r4, r5, lr}
 8004f7a:	4b29      	ldr	r3, [pc, #164]	@ (8005020 <__swsetup_r+0xa8>)
 8004f7c:	4605      	mov	r5, r0
 8004f7e:	6818      	ldr	r0, [r3, #0]
 8004f80:	460c      	mov	r4, r1
 8004f82:	b118      	cbz	r0, 8004f8c <__swsetup_r+0x14>
 8004f84:	6a03      	ldr	r3, [r0, #32]
 8004f86:	b90b      	cbnz	r3, 8004f8c <__swsetup_r+0x14>
 8004f88:	f7ff fece 	bl	8004d28 <__sinit>
 8004f8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004f90:	0719      	lsls	r1, r3, #28
 8004f92:	d422      	bmi.n	8004fda <__swsetup_r+0x62>
 8004f94:	06da      	lsls	r2, r3, #27
 8004f96:	d407      	bmi.n	8004fa8 <__swsetup_r+0x30>
 8004f98:	2209      	movs	r2, #9
 8004f9a:	602a      	str	r2, [r5, #0]
 8004f9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004fa0:	f04f 30ff 	mov.w	r0, #4294967295
 8004fa4:	81a3      	strh	r3, [r4, #12]
 8004fa6:	e033      	b.n	8005010 <__swsetup_r+0x98>
 8004fa8:	0758      	lsls	r0, r3, #29
 8004faa:	d512      	bpl.n	8004fd2 <__swsetup_r+0x5a>
 8004fac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004fae:	b141      	cbz	r1, 8004fc2 <__swsetup_r+0x4a>
 8004fb0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004fb4:	4299      	cmp	r1, r3
 8004fb6:	d002      	beq.n	8004fbe <__swsetup_r+0x46>
 8004fb8:	4628      	mov	r0, r5
 8004fba:	f000 f8af 	bl	800511c <_free_r>
 8004fbe:	2300      	movs	r3, #0
 8004fc0:	6363      	str	r3, [r4, #52]	@ 0x34
 8004fc2:	89a3      	ldrh	r3, [r4, #12]
 8004fc4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004fc8:	81a3      	strh	r3, [r4, #12]
 8004fca:	2300      	movs	r3, #0
 8004fcc:	6063      	str	r3, [r4, #4]
 8004fce:	6923      	ldr	r3, [r4, #16]
 8004fd0:	6023      	str	r3, [r4, #0]
 8004fd2:	89a3      	ldrh	r3, [r4, #12]
 8004fd4:	f043 0308 	orr.w	r3, r3, #8
 8004fd8:	81a3      	strh	r3, [r4, #12]
 8004fda:	6923      	ldr	r3, [r4, #16]
 8004fdc:	b94b      	cbnz	r3, 8004ff2 <__swsetup_r+0x7a>
 8004fde:	89a3      	ldrh	r3, [r4, #12]
 8004fe0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004fe4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004fe8:	d003      	beq.n	8004ff2 <__swsetup_r+0x7a>
 8004fea:	4621      	mov	r1, r4
 8004fec:	4628      	mov	r0, r5
 8004fee:	f000 fd2a 	bl	8005a46 <__smakebuf_r>
 8004ff2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004ff6:	f013 0201 	ands.w	r2, r3, #1
 8004ffa:	d00a      	beq.n	8005012 <__swsetup_r+0x9a>
 8004ffc:	2200      	movs	r2, #0
 8004ffe:	60a2      	str	r2, [r4, #8]
 8005000:	6962      	ldr	r2, [r4, #20]
 8005002:	4252      	negs	r2, r2
 8005004:	61a2      	str	r2, [r4, #24]
 8005006:	6922      	ldr	r2, [r4, #16]
 8005008:	b942      	cbnz	r2, 800501c <__swsetup_r+0xa4>
 800500a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800500e:	d1c5      	bne.n	8004f9c <__swsetup_r+0x24>
 8005010:	bd38      	pop	{r3, r4, r5, pc}
 8005012:	0799      	lsls	r1, r3, #30
 8005014:	bf58      	it	pl
 8005016:	6962      	ldrpl	r2, [r4, #20]
 8005018:	60a2      	str	r2, [r4, #8]
 800501a:	e7f4      	b.n	8005006 <__swsetup_r+0x8e>
 800501c:	2000      	movs	r0, #0
 800501e:	e7f7      	b.n	8005010 <__swsetup_r+0x98>
 8005020:	2000001c 	.word	0x2000001c

08005024 <memset>:
 8005024:	4603      	mov	r3, r0
 8005026:	4402      	add	r2, r0
 8005028:	4293      	cmp	r3, r2
 800502a:	d100      	bne.n	800502e <memset+0xa>
 800502c:	4770      	bx	lr
 800502e:	f803 1b01 	strb.w	r1, [r3], #1
 8005032:	e7f9      	b.n	8005028 <memset+0x4>

08005034 <_close_r>:
 8005034:	b538      	push	{r3, r4, r5, lr}
 8005036:	2300      	movs	r3, #0
 8005038:	4d05      	ldr	r5, [pc, #20]	@ (8005050 <_close_r+0x1c>)
 800503a:	4604      	mov	r4, r0
 800503c:	4608      	mov	r0, r1
 800503e:	602b      	str	r3, [r5, #0]
 8005040:	f7fc fb8f 	bl	8001762 <_close>
 8005044:	1c43      	adds	r3, r0, #1
 8005046:	d102      	bne.n	800504e <_close_r+0x1a>
 8005048:	682b      	ldr	r3, [r5, #0]
 800504a:	b103      	cbz	r3, 800504e <_close_r+0x1a>
 800504c:	6023      	str	r3, [r4, #0]
 800504e:	bd38      	pop	{r3, r4, r5, pc}
 8005050:	20000840 	.word	0x20000840

08005054 <_lseek_r>:
 8005054:	b538      	push	{r3, r4, r5, lr}
 8005056:	4604      	mov	r4, r0
 8005058:	4608      	mov	r0, r1
 800505a:	4611      	mov	r1, r2
 800505c:	2200      	movs	r2, #0
 800505e:	4d05      	ldr	r5, [pc, #20]	@ (8005074 <_lseek_r+0x20>)
 8005060:	602a      	str	r2, [r5, #0]
 8005062:	461a      	mov	r2, r3
 8005064:	f7fc fba1 	bl	80017aa <_lseek>
 8005068:	1c43      	adds	r3, r0, #1
 800506a:	d102      	bne.n	8005072 <_lseek_r+0x1e>
 800506c:	682b      	ldr	r3, [r5, #0]
 800506e:	b103      	cbz	r3, 8005072 <_lseek_r+0x1e>
 8005070:	6023      	str	r3, [r4, #0]
 8005072:	bd38      	pop	{r3, r4, r5, pc}
 8005074:	20000840 	.word	0x20000840

08005078 <_read_r>:
 8005078:	b538      	push	{r3, r4, r5, lr}
 800507a:	4604      	mov	r4, r0
 800507c:	4608      	mov	r0, r1
 800507e:	4611      	mov	r1, r2
 8005080:	2200      	movs	r2, #0
 8005082:	4d05      	ldr	r5, [pc, #20]	@ (8005098 <_read_r+0x20>)
 8005084:	602a      	str	r2, [r5, #0]
 8005086:	461a      	mov	r2, r3
 8005088:	f7fc fb4e 	bl	8001728 <_read>
 800508c:	1c43      	adds	r3, r0, #1
 800508e:	d102      	bne.n	8005096 <_read_r+0x1e>
 8005090:	682b      	ldr	r3, [r5, #0]
 8005092:	b103      	cbz	r3, 8005096 <_read_r+0x1e>
 8005094:	6023      	str	r3, [r4, #0]
 8005096:	bd38      	pop	{r3, r4, r5, pc}
 8005098:	20000840 	.word	0x20000840

0800509c <_write_r>:
 800509c:	b538      	push	{r3, r4, r5, lr}
 800509e:	4604      	mov	r4, r0
 80050a0:	4608      	mov	r0, r1
 80050a2:	4611      	mov	r1, r2
 80050a4:	2200      	movs	r2, #0
 80050a6:	4d05      	ldr	r5, [pc, #20]	@ (80050bc <_write_r+0x20>)
 80050a8:	602a      	str	r2, [r5, #0]
 80050aa:	461a      	mov	r2, r3
 80050ac:	f7fb ff4e 	bl	8000f4c <_write>
 80050b0:	1c43      	adds	r3, r0, #1
 80050b2:	d102      	bne.n	80050ba <_write_r+0x1e>
 80050b4:	682b      	ldr	r3, [r5, #0]
 80050b6:	b103      	cbz	r3, 80050ba <_write_r+0x1e>
 80050b8:	6023      	str	r3, [r4, #0]
 80050ba:	bd38      	pop	{r3, r4, r5, pc}
 80050bc:	20000840 	.word	0x20000840

080050c0 <__errno>:
 80050c0:	4b01      	ldr	r3, [pc, #4]	@ (80050c8 <__errno+0x8>)
 80050c2:	6818      	ldr	r0, [r3, #0]
 80050c4:	4770      	bx	lr
 80050c6:	bf00      	nop
 80050c8:	2000001c 	.word	0x2000001c

080050cc <__libc_init_array>:
 80050cc:	b570      	push	{r4, r5, r6, lr}
 80050ce:	2600      	movs	r6, #0
 80050d0:	4d0c      	ldr	r5, [pc, #48]	@ (8005104 <__libc_init_array+0x38>)
 80050d2:	4c0d      	ldr	r4, [pc, #52]	@ (8005108 <__libc_init_array+0x3c>)
 80050d4:	1b64      	subs	r4, r4, r5
 80050d6:	10a4      	asrs	r4, r4, #2
 80050d8:	42a6      	cmp	r6, r4
 80050da:	d109      	bne.n	80050f0 <__libc_init_array+0x24>
 80050dc:	f000 ff52 	bl	8005f84 <_init>
 80050e0:	2600      	movs	r6, #0
 80050e2:	4d0a      	ldr	r5, [pc, #40]	@ (800510c <__libc_init_array+0x40>)
 80050e4:	4c0a      	ldr	r4, [pc, #40]	@ (8005110 <__libc_init_array+0x44>)
 80050e6:	1b64      	subs	r4, r4, r5
 80050e8:	10a4      	asrs	r4, r4, #2
 80050ea:	42a6      	cmp	r6, r4
 80050ec:	d105      	bne.n	80050fa <__libc_init_array+0x2e>
 80050ee:	bd70      	pop	{r4, r5, r6, pc}
 80050f0:	f855 3b04 	ldr.w	r3, [r5], #4
 80050f4:	4798      	blx	r3
 80050f6:	3601      	adds	r6, #1
 80050f8:	e7ee      	b.n	80050d8 <__libc_init_array+0xc>
 80050fa:	f855 3b04 	ldr.w	r3, [r5], #4
 80050fe:	4798      	blx	r3
 8005100:	3601      	adds	r6, #1
 8005102:	e7f2      	b.n	80050ea <__libc_init_array+0x1e>
 8005104:	08006eb8 	.word	0x08006eb8
 8005108:	08006eb8 	.word	0x08006eb8
 800510c:	08006eb8 	.word	0x08006eb8
 8005110:	08006ebc 	.word	0x08006ebc

08005114 <__retarget_lock_init_recursive>:
 8005114:	4770      	bx	lr

08005116 <__retarget_lock_acquire_recursive>:
 8005116:	4770      	bx	lr

08005118 <__retarget_lock_release_recursive>:
 8005118:	4770      	bx	lr
	...

0800511c <_free_r>:
 800511c:	b538      	push	{r3, r4, r5, lr}
 800511e:	4605      	mov	r5, r0
 8005120:	2900      	cmp	r1, #0
 8005122:	d040      	beq.n	80051a6 <_free_r+0x8a>
 8005124:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005128:	1f0c      	subs	r4, r1, #4
 800512a:	2b00      	cmp	r3, #0
 800512c:	bfb8      	it	lt
 800512e:	18e4      	addlt	r4, r4, r3
 8005130:	f000 f8de 	bl	80052f0 <__malloc_lock>
 8005134:	4a1c      	ldr	r2, [pc, #112]	@ (80051a8 <_free_r+0x8c>)
 8005136:	6813      	ldr	r3, [r2, #0]
 8005138:	b933      	cbnz	r3, 8005148 <_free_r+0x2c>
 800513a:	6063      	str	r3, [r4, #4]
 800513c:	6014      	str	r4, [r2, #0]
 800513e:	4628      	mov	r0, r5
 8005140:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8005144:	f000 b8da 	b.w	80052fc <__malloc_unlock>
 8005148:	42a3      	cmp	r3, r4
 800514a:	d908      	bls.n	800515e <_free_r+0x42>
 800514c:	6820      	ldr	r0, [r4, #0]
 800514e:	1821      	adds	r1, r4, r0
 8005150:	428b      	cmp	r3, r1
 8005152:	bf01      	itttt	eq
 8005154:	6819      	ldreq	r1, [r3, #0]
 8005156:	685b      	ldreq	r3, [r3, #4]
 8005158:	1809      	addeq	r1, r1, r0
 800515a:	6021      	streq	r1, [r4, #0]
 800515c:	e7ed      	b.n	800513a <_free_r+0x1e>
 800515e:	461a      	mov	r2, r3
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	b10b      	cbz	r3, 8005168 <_free_r+0x4c>
 8005164:	42a3      	cmp	r3, r4
 8005166:	d9fa      	bls.n	800515e <_free_r+0x42>
 8005168:	6811      	ldr	r1, [r2, #0]
 800516a:	1850      	adds	r0, r2, r1
 800516c:	42a0      	cmp	r0, r4
 800516e:	d10b      	bne.n	8005188 <_free_r+0x6c>
 8005170:	6820      	ldr	r0, [r4, #0]
 8005172:	4401      	add	r1, r0
 8005174:	1850      	adds	r0, r2, r1
 8005176:	4283      	cmp	r3, r0
 8005178:	6011      	str	r1, [r2, #0]
 800517a:	d1e0      	bne.n	800513e <_free_r+0x22>
 800517c:	6818      	ldr	r0, [r3, #0]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	4408      	add	r0, r1
 8005182:	6010      	str	r0, [r2, #0]
 8005184:	6053      	str	r3, [r2, #4]
 8005186:	e7da      	b.n	800513e <_free_r+0x22>
 8005188:	d902      	bls.n	8005190 <_free_r+0x74>
 800518a:	230c      	movs	r3, #12
 800518c:	602b      	str	r3, [r5, #0]
 800518e:	e7d6      	b.n	800513e <_free_r+0x22>
 8005190:	6820      	ldr	r0, [r4, #0]
 8005192:	1821      	adds	r1, r4, r0
 8005194:	428b      	cmp	r3, r1
 8005196:	bf01      	itttt	eq
 8005198:	6819      	ldreq	r1, [r3, #0]
 800519a:	685b      	ldreq	r3, [r3, #4]
 800519c:	1809      	addeq	r1, r1, r0
 800519e:	6021      	streq	r1, [r4, #0]
 80051a0:	6063      	str	r3, [r4, #4]
 80051a2:	6054      	str	r4, [r2, #4]
 80051a4:	e7cb      	b.n	800513e <_free_r+0x22>
 80051a6:	bd38      	pop	{r3, r4, r5, pc}
 80051a8:	2000084c 	.word	0x2000084c

080051ac <sbrk_aligned>:
 80051ac:	b570      	push	{r4, r5, r6, lr}
 80051ae:	4e0f      	ldr	r6, [pc, #60]	@ (80051ec <sbrk_aligned+0x40>)
 80051b0:	460c      	mov	r4, r1
 80051b2:	6831      	ldr	r1, [r6, #0]
 80051b4:	4605      	mov	r5, r0
 80051b6:	b911      	cbnz	r1, 80051be <sbrk_aligned+0x12>
 80051b8:	f000 fca4 	bl	8005b04 <_sbrk_r>
 80051bc:	6030      	str	r0, [r6, #0]
 80051be:	4621      	mov	r1, r4
 80051c0:	4628      	mov	r0, r5
 80051c2:	f000 fc9f 	bl	8005b04 <_sbrk_r>
 80051c6:	1c43      	adds	r3, r0, #1
 80051c8:	d103      	bne.n	80051d2 <sbrk_aligned+0x26>
 80051ca:	f04f 34ff 	mov.w	r4, #4294967295
 80051ce:	4620      	mov	r0, r4
 80051d0:	bd70      	pop	{r4, r5, r6, pc}
 80051d2:	1cc4      	adds	r4, r0, #3
 80051d4:	f024 0403 	bic.w	r4, r4, #3
 80051d8:	42a0      	cmp	r0, r4
 80051da:	d0f8      	beq.n	80051ce <sbrk_aligned+0x22>
 80051dc:	1a21      	subs	r1, r4, r0
 80051de:	4628      	mov	r0, r5
 80051e0:	f000 fc90 	bl	8005b04 <_sbrk_r>
 80051e4:	3001      	adds	r0, #1
 80051e6:	d1f2      	bne.n	80051ce <sbrk_aligned+0x22>
 80051e8:	e7ef      	b.n	80051ca <sbrk_aligned+0x1e>
 80051ea:	bf00      	nop
 80051ec:	20000848 	.word	0x20000848

080051f0 <_malloc_r>:
 80051f0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80051f4:	1ccd      	adds	r5, r1, #3
 80051f6:	f025 0503 	bic.w	r5, r5, #3
 80051fa:	3508      	adds	r5, #8
 80051fc:	2d0c      	cmp	r5, #12
 80051fe:	bf38      	it	cc
 8005200:	250c      	movcc	r5, #12
 8005202:	2d00      	cmp	r5, #0
 8005204:	4606      	mov	r6, r0
 8005206:	db01      	blt.n	800520c <_malloc_r+0x1c>
 8005208:	42a9      	cmp	r1, r5
 800520a:	d904      	bls.n	8005216 <_malloc_r+0x26>
 800520c:	230c      	movs	r3, #12
 800520e:	6033      	str	r3, [r6, #0]
 8005210:	2000      	movs	r0, #0
 8005212:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005216:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80052ec <_malloc_r+0xfc>
 800521a:	f000 f869 	bl	80052f0 <__malloc_lock>
 800521e:	f8d8 3000 	ldr.w	r3, [r8]
 8005222:	461c      	mov	r4, r3
 8005224:	bb44      	cbnz	r4, 8005278 <_malloc_r+0x88>
 8005226:	4629      	mov	r1, r5
 8005228:	4630      	mov	r0, r6
 800522a:	f7ff ffbf 	bl	80051ac <sbrk_aligned>
 800522e:	1c43      	adds	r3, r0, #1
 8005230:	4604      	mov	r4, r0
 8005232:	d158      	bne.n	80052e6 <_malloc_r+0xf6>
 8005234:	f8d8 4000 	ldr.w	r4, [r8]
 8005238:	4627      	mov	r7, r4
 800523a:	2f00      	cmp	r7, #0
 800523c:	d143      	bne.n	80052c6 <_malloc_r+0xd6>
 800523e:	2c00      	cmp	r4, #0
 8005240:	d04b      	beq.n	80052da <_malloc_r+0xea>
 8005242:	6823      	ldr	r3, [r4, #0]
 8005244:	4639      	mov	r1, r7
 8005246:	4630      	mov	r0, r6
 8005248:	eb04 0903 	add.w	r9, r4, r3
 800524c:	f000 fc5a 	bl	8005b04 <_sbrk_r>
 8005250:	4581      	cmp	r9, r0
 8005252:	d142      	bne.n	80052da <_malloc_r+0xea>
 8005254:	6821      	ldr	r1, [r4, #0]
 8005256:	4630      	mov	r0, r6
 8005258:	1a6d      	subs	r5, r5, r1
 800525a:	4629      	mov	r1, r5
 800525c:	f7ff ffa6 	bl	80051ac <sbrk_aligned>
 8005260:	3001      	adds	r0, #1
 8005262:	d03a      	beq.n	80052da <_malloc_r+0xea>
 8005264:	6823      	ldr	r3, [r4, #0]
 8005266:	442b      	add	r3, r5
 8005268:	6023      	str	r3, [r4, #0]
 800526a:	f8d8 3000 	ldr.w	r3, [r8]
 800526e:	685a      	ldr	r2, [r3, #4]
 8005270:	bb62      	cbnz	r2, 80052cc <_malloc_r+0xdc>
 8005272:	f8c8 7000 	str.w	r7, [r8]
 8005276:	e00f      	b.n	8005298 <_malloc_r+0xa8>
 8005278:	6822      	ldr	r2, [r4, #0]
 800527a:	1b52      	subs	r2, r2, r5
 800527c:	d420      	bmi.n	80052c0 <_malloc_r+0xd0>
 800527e:	2a0b      	cmp	r2, #11
 8005280:	d917      	bls.n	80052b2 <_malloc_r+0xc2>
 8005282:	1961      	adds	r1, r4, r5
 8005284:	42a3      	cmp	r3, r4
 8005286:	6025      	str	r5, [r4, #0]
 8005288:	bf18      	it	ne
 800528a:	6059      	strne	r1, [r3, #4]
 800528c:	6863      	ldr	r3, [r4, #4]
 800528e:	bf08      	it	eq
 8005290:	f8c8 1000 	streq.w	r1, [r8]
 8005294:	5162      	str	r2, [r4, r5]
 8005296:	604b      	str	r3, [r1, #4]
 8005298:	4630      	mov	r0, r6
 800529a:	f000 f82f 	bl	80052fc <__malloc_unlock>
 800529e:	f104 000b 	add.w	r0, r4, #11
 80052a2:	1d23      	adds	r3, r4, #4
 80052a4:	f020 0007 	bic.w	r0, r0, #7
 80052a8:	1ac2      	subs	r2, r0, r3
 80052aa:	bf1c      	itt	ne
 80052ac:	1a1b      	subne	r3, r3, r0
 80052ae:	50a3      	strne	r3, [r4, r2]
 80052b0:	e7af      	b.n	8005212 <_malloc_r+0x22>
 80052b2:	6862      	ldr	r2, [r4, #4]
 80052b4:	42a3      	cmp	r3, r4
 80052b6:	bf0c      	ite	eq
 80052b8:	f8c8 2000 	streq.w	r2, [r8]
 80052bc:	605a      	strne	r2, [r3, #4]
 80052be:	e7eb      	b.n	8005298 <_malloc_r+0xa8>
 80052c0:	4623      	mov	r3, r4
 80052c2:	6864      	ldr	r4, [r4, #4]
 80052c4:	e7ae      	b.n	8005224 <_malloc_r+0x34>
 80052c6:	463c      	mov	r4, r7
 80052c8:	687f      	ldr	r7, [r7, #4]
 80052ca:	e7b6      	b.n	800523a <_malloc_r+0x4a>
 80052cc:	461a      	mov	r2, r3
 80052ce:	685b      	ldr	r3, [r3, #4]
 80052d0:	42a3      	cmp	r3, r4
 80052d2:	d1fb      	bne.n	80052cc <_malloc_r+0xdc>
 80052d4:	2300      	movs	r3, #0
 80052d6:	6053      	str	r3, [r2, #4]
 80052d8:	e7de      	b.n	8005298 <_malloc_r+0xa8>
 80052da:	230c      	movs	r3, #12
 80052dc:	4630      	mov	r0, r6
 80052de:	6033      	str	r3, [r6, #0]
 80052e0:	f000 f80c 	bl	80052fc <__malloc_unlock>
 80052e4:	e794      	b.n	8005210 <_malloc_r+0x20>
 80052e6:	6005      	str	r5, [r0, #0]
 80052e8:	e7d6      	b.n	8005298 <_malloc_r+0xa8>
 80052ea:	bf00      	nop
 80052ec:	2000084c 	.word	0x2000084c

080052f0 <__malloc_lock>:
 80052f0:	4801      	ldr	r0, [pc, #4]	@ (80052f8 <__malloc_lock+0x8>)
 80052f2:	f7ff bf10 	b.w	8005116 <__retarget_lock_acquire_recursive>
 80052f6:	bf00      	nop
 80052f8:	20000844 	.word	0x20000844

080052fc <__malloc_unlock>:
 80052fc:	4801      	ldr	r0, [pc, #4]	@ (8005304 <__malloc_unlock+0x8>)
 80052fe:	f7ff bf0b 	b.w	8005118 <__retarget_lock_release_recursive>
 8005302:	bf00      	nop
 8005304:	20000844 	.word	0x20000844

08005308 <__sfputc_r>:
 8005308:	6893      	ldr	r3, [r2, #8]
 800530a:	b410      	push	{r4}
 800530c:	3b01      	subs	r3, #1
 800530e:	2b00      	cmp	r3, #0
 8005310:	6093      	str	r3, [r2, #8]
 8005312:	da07      	bge.n	8005324 <__sfputc_r+0x1c>
 8005314:	6994      	ldr	r4, [r2, #24]
 8005316:	42a3      	cmp	r3, r4
 8005318:	db01      	blt.n	800531e <__sfputc_r+0x16>
 800531a:	290a      	cmp	r1, #10
 800531c:	d102      	bne.n	8005324 <__sfputc_r+0x1c>
 800531e:	bc10      	pop	{r4}
 8005320:	f7ff bdeb 	b.w	8004efa <__swbuf_r>
 8005324:	6813      	ldr	r3, [r2, #0]
 8005326:	1c58      	adds	r0, r3, #1
 8005328:	6010      	str	r0, [r2, #0]
 800532a:	7019      	strb	r1, [r3, #0]
 800532c:	4608      	mov	r0, r1
 800532e:	bc10      	pop	{r4}
 8005330:	4770      	bx	lr

08005332 <__sfputs_r>:
 8005332:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005334:	4606      	mov	r6, r0
 8005336:	460f      	mov	r7, r1
 8005338:	4614      	mov	r4, r2
 800533a:	18d5      	adds	r5, r2, r3
 800533c:	42ac      	cmp	r4, r5
 800533e:	d101      	bne.n	8005344 <__sfputs_r+0x12>
 8005340:	2000      	movs	r0, #0
 8005342:	e007      	b.n	8005354 <__sfputs_r+0x22>
 8005344:	463a      	mov	r2, r7
 8005346:	4630      	mov	r0, r6
 8005348:	f814 1b01 	ldrb.w	r1, [r4], #1
 800534c:	f7ff ffdc 	bl	8005308 <__sfputc_r>
 8005350:	1c43      	adds	r3, r0, #1
 8005352:	d1f3      	bne.n	800533c <__sfputs_r+0xa>
 8005354:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08005358 <_vfiprintf_r>:
 8005358:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800535c:	460d      	mov	r5, r1
 800535e:	4614      	mov	r4, r2
 8005360:	4698      	mov	r8, r3
 8005362:	4606      	mov	r6, r0
 8005364:	b09d      	sub	sp, #116	@ 0x74
 8005366:	b118      	cbz	r0, 8005370 <_vfiprintf_r+0x18>
 8005368:	6a03      	ldr	r3, [r0, #32]
 800536a:	b90b      	cbnz	r3, 8005370 <_vfiprintf_r+0x18>
 800536c:	f7ff fcdc 	bl	8004d28 <__sinit>
 8005370:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005372:	07d9      	lsls	r1, r3, #31
 8005374:	d405      	bmi.n	8005382 <_vfiprintf_r+0x2a>
 8005376:	89ab      	ldrh	r3, [r5, #12]
 8005378:	059a      	lsls	r2, r3, #22
 800537a:	d402      	bmi.n	8005382 <_vfiprintf_r+0x2a>
 800537c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800537e:	f7ff feca 	bl	8005116 <__retarget_lock_acquire_recursive>
 8005382:	89ab      	ldrh	r3, [r5, #12]
 8005384:	071b      	lsls	r3, r3, #28
 8005386:	d501      	bpl.n	800538c <_vfiprintf_r+0x34>
 8005388:	692b      	ldr	r3, [r5, #16]
 800538a:	b99b      	cbnz	r3, 80053b4 <_vfiprintf_r+0x5c>
 800538c:	4629      	mov	r1, r5
 800538e:	4630      	mov	r0, r6
 8005390:	f7ff fdf2 	bl	8004f78 <__swsetup_r>
 8005394:	b170      	cbz	r0, 80053b4 <_vfiprintf_r+0x5c>
 8005396:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005398:	07dc      	lsls	r4, r3, #31
 800539a:	d504      	bpl.n	80053a6 <_vfiprintf_r+0x4e>
 800539c:	f04f 30ff 	mov.w	r0, #4294967295
 80053a0:	b01d      	add	sp, #116	@ 0x74
 80053a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80053a6:	89ab      	ldrh	r3, [r5, #12]
 80053a8:	0598      	lsls	r0, r3, #22
 80053aa:	d4f7      	bmi.n	800539c <_vfiprintf_r+0x44>
 80053ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80053ae:	f7ff feb3 	bl	8005118 <__retarget_lock_release_recursive>
 80053b2:	e7f3      	b.n	800539c <_vfiprintf_r+0x44>
 80053b4:	2300      	movs	r3, #0
 80053b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80053b8:	2320      	movs	r3, #32
 80053ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80053be:	2330      	movs	r3, #48	@ 0x30
 80053c0:	f04f 0901 	mov.w	r9, #1
 80053c4:	f8cd 800c 	str.w	r8, [sp, #12]
 80053c8:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 8005574 <_vfiprintf_r+0x21c>
 80053cc:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80053d0:	4623      	mov	r3, r4
 80053d2:	469a      	mov	sl, r3
 80053d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80053d8:	b10a      	cbz	r2, 80053de <_vfiprintf_r+0x86>
 80053da:	2a25      	cmp	r2, #37	@ 0x25
 80053dc:	d1f9      	bne.n	80053d2 <_vfiprintf_r+0x7a>
 80053de:	ebba 0b04 	subs.w	fp, sl, r4
 80053e2:	d00b      	beq.n	80053fc <_vfiprintf_r+0xa4>
 80053e4:	465b      	mov	r3, fp
 80053e6:	4622      	mov	r2, r4
 80053e8:	4629      	mov	r1, r5
 80053ea:	4630      	mov	r0, r6
 80053ec:	f7ff ffa1 	bl	8005332 <__sfputs_r>
 80053f0:	3001      	adds	r0, #1
 80053f2:	f000 80a7 	beq.w	8005544 <_vfiprintf_r+0x1ec>
 80053f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80053f8:	445a      	add	r2, fp
 80053fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80053fc:	f89a 3000 	ldrb.w	r3, [sl]
 8005400:	2b00      	cmp	r3, #0
 8005402:	f000 809f 	beq.w	8005544 <_vfiprintf_r+0x1ec>
 8005406:	2300      	movs	r3, #0
 8005408:	f04f 32ff 	mov.w	r2, #4294967295
 800540c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8005410:	f10a 0a01 	add.w	sl, sl, #1
 8005414:	9304      	str	r3, [sp, #16]
 8005416:	9307      	str	r3, [sp, #28]
 8005418:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800541c:	931a      	str	r3, [sp, #104]	@ 0x68
 800541e:	4654      	mov	r4, sl
 8005420:	2205      	movs	r2, #5
 8005422:	f814 1b01 	ldrb.w	r1, [r4], #1
 8005426:	4853      	ldr	r0, [pc, #332]	@ (8005574 <_vfiprintf_r+0x21c>)
 8005428:	f000 fb7c 	bl	8005b24 <memchr>
 800542c:	9a04      	ldr	r2, [sp, #16]
 800542e:	b9d8      	cbnz	r0, 8005468 <_vfiprintf_r+0x110>
 8005430:	06d1      	lsls	r1, r2, #27
 8005432:	bf44      	itt	mi
 8005434:	2320      	movmi	r3, #32
 8005436:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800543a:	0713      	lsls	r3, r2, #28
 800543c:	bf44      	itt	mi
 800543e:	232b      	movmi	r3, #43	@ 0x2b
 8005440:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8005444:	f89a 3000 	ldrb.w	r3, [sl]
 8005448:	2b2a      	cmp	r3, #42	@ 0x2a
 800544a:	d015      	beq.n	8005478 <_vfiprintf_r+0x120>
 800544c:	4654      	mov	r4, sl
 800544e:	2000      	movs	r0, #0
 8005450:	f04f 0c0a 	mov.w	ip, #10
 8005454:	9a07      	ldr	r2, [sp, #28]
 8005456:	4621      	mov	r1, r4
 8005458:	f811 3b01 	ldrb.w	r3, [r1], #1
 800545c:	3b30      	subs	r3, #48	@ 0x30
 800545e:	2b09      	cmp	r3, #9
 8005460:	d94b      	bls.n	80054fa <_vfiprintf_r+0x1a2>
 8005462:	b1b0      	cbz	r0, 8005492 <_vfiprintf_r+0x13a>
 8005464:	9207      	str	r2, [sp, #28]
 8005466:	e014      	b.n	8005492 <_vfiprintf_r+0x13a>
 8005468:	eba0 0308 	sub.w	r3, r0, r8
 800546c:	fa09 f303 	lsl.w	r3, r9, r3
 8005470:	4313      	orrs	r3, r2
 8005472:	46a2      	mov	sl, r4
 8005474:	9304      	str	r3, [sp, #16]
 8005476:	e7d2      	b.n	800541e <_vfiprintf_r+0xc6>
 8005478:	9b03      	ldr	r3, [sp, #12]
 800547a:	1d19      	adds	r1, r3, #4
 800547c:	681b      	ldr	r3, [r3, #0]
 800547e:	9103      	str	r1, [sp, #12]
 8005480:	2b00      	cmp	r3, #0
 8005482:	bfbb      	ittet	lt
 8005484:	425b      	neglt	r3, r3
 8005486:	f042 0202 	orrlt.w	r2, r2, #2
 800548a:	9307      	strge	r3, [sp, #28]
 800548c:	9307      	strlt	r3, [sp, #28]
 800548e:	bfb8      	it	lt
 8005490:	9204      	strlt	r2, [sp, #16]
 8005492:	7823      	ldrb	r3, [r4, #0]
 8005494:	2b2e      	cmp	r3, #46	@ 0x2e
 8005496:	d10a      	bne.n	80054ae <_vfiprintf_r+0x156>
 8005498:	7863      	ldrb	r3, [r4, #1]
 800549a:	2b2a      	cmp	r3, #42	@ 0x2a
 800549c:	d132      	bne.n	8005504 <_vfiprintf_r+0x1ac>
 800549e:	9b03      	ldr	r3, [sp, #12]
 80054a0:	3402      	adds	r4, #2
 80054a2:	1d1a      	adds	r2, r3, #4
 80054a4:	681b      	ldr	r3, [r3, #0]
 80054a6:	9203      	str	r2, [sp, #12]
 80054a8:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80054ac:	9305      	str	r3, [sp, #20]
 80054ae:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8005578 <_vfiprintf_r+0x220>
 80054b2:	2203      	movs	r2, #3
 80054b4:	4650      	mov	r0, sl
 80054b6:	7821      	ldrb	r1, [r4, #0]
 80054b8:	f000 fb34 	bl	8005b24 <memchr>
 80054bc:	b138      	cbz	r0, 80054ce <_vfiprintf_r+0x176>
 80054be:	2240      	movs	r2, #64	@ 0x40
 80054c0:	9b04      	ldr	r3, [sp, #16]
 80054c2:	eba0 000a 	sub.w	r0, r0, sl
 80054c6:	4082      	lsls	r2, r0
 80054c8:	4313      	orrs	r3, r2
 80054ca:	3401      	adds	r4, #1
 80054cc:	9304      	str	r3, [sp, #16]
 80054ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80054d2:	2206      	movs	r2, #6
 80054d4:	4829      	ldr	r0, [pc, #164]	@ (800557c <_vfiprintf_r+0x224>)
 80054d6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80054da:	f000 fb23 	bl	8005b24 <memchr>
 80054de:	2800      	cmp	r0, #0
 80054e0:	d03f      	beq.n	8005562 <_vfiprintf_r+0x20a>
 80054e2:	4b27      	ldr	r3, [pc, #156]	@ (8005580 <_vfiprintf_r+0x228>)
 80054e4:	bb1b      	cbnz	r3, 800552e <_vfiprintf_r+0x1d6>
 80054e6:	9b03      	ldr	r3, [sp, #12]
 80054e8:	3307      	adds	r3, #7
 80054ea:	f023 0307 	bic.w	r3, r3, #7
 80054ee:	3308      	adds	r3, #8
 80054f0:	9303      	str	r3, [sp, #12]
 80054f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80054f4:	443b      	add	r3, r7
 80054f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80054f8:	e76a      	b.n	80053d0 <_vfiprintf_r+0x78>
 80054fa:	460c      	mov	r4, r1
 80054fc:	2001      	movs	r0, #1
 80054fe:	fb0c 3202 	mla	r2, ip, r2, r3
 8005502:	e7a8      	b.n	8005456 <_vfiprintf_r+0xfe>
 8005504:	2300      	movs	r3, #0
 8005506:	f04f 0c0a 	mov.w	ip, #10
 800550a:	4619      	mov	r1, r3
 800550c:	3401      	adds	r4, #1
 800550e:	9305      	str	r3, [sp, #20]
 8005510:	4620      	mov	r0, r4
 8005512:	f810 2b01 	ldrb.w	r2, [r0], #1
 8005516:	3a30      	subs	r2, #48	@ 0x30
 8005518:	2a09      	cmp	r2, #9
 800551a:	d903      	bls.n	8005524 <_vfiprintf_r+0x1cc>
 800551c:	2b00      	cmp	r3, #0
 800551e:	d0c6      	beq.n	80054ae <_vfiprintf_r+0x156>
 8005520:	9105      	str	r1, [sp, #20]
 8005522:	e7c4      	b.n	80054ae <_vfiprintf_r+0x156>
 8005524:	4604      	mov	r4, r0
 8005526:	2301      	movs	r3, #1
 8005528:	fb0c 2101 	mla	r1, ip, r1, r2
 800552c:	e7f0      	b.n	8005510 <_vfiprintf_r+0x1b8>
 800552e:	ab03      	add	r3, sp, #12
 8005530:	9300      	str	r3, [sp, #0]
 8005532:	462a      	mov	r2, r5
 8005534:	4630      	mov	r0, r6
 8005536:	4b13      	ldr	r3, [pc, #76]	@ (8005584 <_vfiprintf_r+0x22c>)
 8005538:	a904      	add	r1, sp, #16
 800553a:	f3af 8000 	nop.w
 800553e:	4607      	mov	r7, r0
 8005540:	1c78      	adds	r0, r7, #1
 8005542:	d1d6      	bne.n	80054f2 <_vfiprintf_r+0x19a>
 8005544:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8005546:	07d9      	lsls	r1, r3, #31
 8005548:	d405      	bmi.n	8005556 <_vfiprintf_r+0x1fe>
 800554a:	89ab      	ldrh	r3, [r5, #12]
 800554c:	059a      	lsls	r2, r3, #22
 800554e:	d402      	bmi.n	8005556 <_vfiprintf_r+0x1fe>
 8005550:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8005552:	f7ff fde1 	bl	8005118 <__retarget_lock_release_recursive>
 8005556:	89ab      	ldrh	r3, [r5, #12]
 8005558:	065b      	lsls	r3, r3, #25
 800555a:	f53f af1f 	bmi.w	800539c <_vfiprintf_r+0x44>
 800555e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8005560:	e71e      	b.n	80053a0 <_vfiprintf_r+0x48>
 8005562:	ab03      	add	r3, sp, #12
 8005564:	9300      	str	r3, [sp, #0]
 8005566:	462a      	mov	r2, r5
 8005568:	4630      	mov	r0, r6
 800556a:	4b06      	ldr	r3, [pc, #24]	@ (8005584 <_vfiprintf_r+0x22c>)
 800556c:	a904      	add	r1, sp, #16
 800556e:	f000 f87d 	bl	800566c <_printf_i>
 8005572:	e7e4      	b.n	800553e <_vfiprintf_r+0x1e6>
 8005574:	08006e50 	.word	0x08006e50
 8005578:	08006e56 	.word	0x08006e56
 800557c:	08006e5a 	.word	0x08006e5a
 8005580:	00000000 	.word	0x00000000
 8005584:	08005333 	.word	0x08005333

08005588 <_printf_common>:
 8005588:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800558c:	4616      	mov	r6, r2
 800558e:	4698      	mov	r8, r3
 8005590:	688a      	ldr	r2, [r1, #8]
 8005592:	690b      	ldr	r3, [r1, #16]
 8005594:	4607      	mov	r7, r0
 8005596:	4293      	cmp	r3, r2
 8005598:	bfb8      	it	lt
 800559a:	4613      	movlt	r3, r2
 800559c:	6033      	str	r3, [r6, #0]
 800559e:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80055a2:	460c      	mov	r4, r1
 80055a4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80055a8:	b10a      	cbz	r2, 80055ae <_printf_common+0x26>
 80055aa:	3301      	adds	r3, #1
 80055ac:	6033      	str	r3, [r6, #0]
 80055ae:	6823      	ldr	r3, [r4, #0]
 80055b0:	0699      	lsls	r1, r3, #26
 80055b2:	bf42      	ittt	mi
 80055b4:	6833      	ldrmi	r3, [r6, #0]
 80055b6:	3302      	addmi	r3, #2
 80055b8:	6033      	strmi	r3, [r6, #0]
 80055ba:	6825      	ldr	r5, [r4, #0]
 80055bc:	f015 0506 	ands.w	r5, r5, #6
 80055c0:	d106      	bne.n	80055d0 <_printf_common+0x48>
 80055c2:	f104 0a19 	add.w	sl, r4, #25
 80055c6:	68e3      	ldr	r3, [r4, #12]
 80055c8:	6832      	ldr	r2, [r6, #0]
 80055ca:	1a9b      	subs	r3, r3, r2
 80055cc:	42ab      	cmp	r3, r5
 80055ce:	dc2b      	bgt.n	8005628 <_printf_common+0xa0>
 80055d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80055d4:	6822      	ldr	r2, [r4, #0]
 80055d6:	3b00      	subs	r3, #0
 80055d8:	bf18      	it	ne
 80055da:	2301      	movne	r3, #1
 80055dc:	0692      	lsls	r2, r2, #26
 80055de:	d430      	bmi.n	8005642 <_printf_common+0xba>
 80055e0:	4641      	mov	r1, r8
 80055e2:	4638      	mov	r0, r7
 80055e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80055e8:	47c8      	blx	r9
 80055ea:	3001      	adds	r0, #1
 80055ec:	d023      	beq.n	8005636 <_printf_common+0xae>
 80055ee:	6823      	ldr	r3, [r4, #0]
 80055f0:	6922      	ldr	r2, [r4, #16]
 80055f2:	f003 0306 	and.w	r3, r3, #6
 80055f6:	2b04      	cmp	r3, #4
 80055f8:	bf14      	ite	ne
 80055fa:	2500      	movne	r5, #0
 80055fc:	6833      	ldreq	r3, [r6, #0]
 80055fe:	f04f 0600 	mov.w	r6, #0
 8005602:	bf08      	it	eq
 8005604:	68e5      	ldreq	r5, [r4, #12]
 8005606:	f104 041a 	add.w	r4, r4, #26
 800560a:	bf08      	it	eq
 800560c:	1aed      	subeq	r5, r5, r3
 800560e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005612:	bf08      	it	eq
 8005614:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005618:	4293      	cmp	r3, r2
 800561a:	bfc4      	itt	gt
 800561c:	1a9b      	subgt	r3, r3, r2
 800561e:	18ed      	addgt	r5, r5, r3
 8005620:	42b5      	cmp	r5, r6
 8005622:	d11a      	bne.n	800565a <_printf_common+0xd2>
 8005624:	2000      	movs	r0, #0
 8005626:	e008      	b.n	800563a <_printf_common+0xb2>
 8005628:	2301      	movs	r3, #1
 800562a:	4652      	mov	r2, sl
 800562c:	4641      	mov	r1, r8
 800562e:	4638      	mov	r0, r7
 8005630:	47c8      	blx	r9
 8005632:	3001      	adds	r0, #1
 8005634:	d103      	bne.n	800563e <_printf_common+0xb6>
 8005636:	f04f 30ff 	mov.w	r0, #4294967295
 800563a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800563e:	3501      	adds	r5, #1
 8005640:	e7c1      	b.n	80055c6 <_printf_common+0x3e>
 8005642:	2030      	movs	r0, #48	@ 0x30
 8005644:	18e1      	adds	r1, r4, r3
 8005646:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800564a:	1c5a      	adds	r2, r3, #1
 800564c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005650:	4422      	add	r2, r4
 8005652:	3302      	adds	r3, #2
 8005654:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005658:	e7c2      	b.n	80055e0 <_printf_common+0x58>
 800565a:	2301      	movs	r3, #1
 800565c:	4622      	mov	r2, r4
 800565e:	4641      	mov	r1, r8
 8005660:	4638      	mov	r0, r7
 8005662:	47c8      	blx	r9
 8005664:	3001      	adds	r0, #1
 8005666:	d0e6      	beq.n	8005636 <_printf_common+0xae>
 8005668:	3601      	adds	r6, #1
 800566a:	e7d9      	b.n	8005620 <_printf_common+0x98>

0800566c <_printf_i>:
 800566c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005670:	7e0f      	ldrb	r7, [r1, #24]
 8005672:	4691      	mov	r9, r2
 8005674:	2f78      	cmp	r7, #120	@ 0x78
 8005676:	4680      	mov	r8, r0
 8005678:	460c      	mov	r4, r1
 800567a:	469a      	mov	sl, r3
 800567c:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800567e:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8005682:	d807      	bhi.n	8005694 <_printf_i+0x28>
 8005684:	2f62      	cmp	r7, #98	@ 0x62
 8005686:	d80a      	bhi.n	800569e <_printf_i+0x32>
 8005688:	2f00      	cmp	r7, #0
 800568a:	f000 80d3 	beq.w	8005834 <_printf_i+0x1c8>
 800568e:	2f58      	cmp	r7, #88	@ 0x58
 8005690:	f000 80ba 	beq.w	8005808 <_printf_i+0x19c>
 8005694:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005698:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800569c:	e03a      	b.n	8005714 <_printf_i+0xa8>
 800569e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80056a2:	2b15      	cmp	r3, #21
 80056a4:	d8f6      	bhi.n	8005694 <_printf_i+0x28>
 80056a6:	a101      	add	r1, pc, #4	@ (adr r1, 80056ac <_printf_i+0x40>)
 80056a8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80056ac:	08005705 	.word	0x08005705
 80056b0:	08005719 	.word	0x08005719
 80056b4:	08005695 	.word	0x08005695
 80056b8:	08005695 	.word	0x08005695
 80056bc:	08005695 	.word	0x08005695
 80056c0:	08005695 	.word	0x08005695
 80056c4:	08005719 	.word	0x08005719
 80056c8:	08005695 	.word	0x08005695
 80056cc:	08005695 	.word	0x08005695
 80056d0:	08005695 	.word	0x08005695
 80056d4:	08005695 	.word	0x08005695
 80056d8:	0800581b 	.word	0x0800581b
 80056dc:	08005743 	.word	0x08005743
 80056e0:	080057d5 	.word	0x080057d5
 80056e4:	08005695 	.word	0x08005695
 80056e8:	08005695 	.word	0x08005695
 80056ec:	0800583d 	.word	0x0800583d
 80056f0:	08005695 	.word	0x08005695
 80056f4:	08005743 	.word	0x08005743
 80056f8:	08005695 	.word	0x08005695
 80056fc:	08005695 	.word	0x08005695
 8005700:	080057dd 	.word	0x080057dd
 8005704:	6833      	ldr	r3, [r6, #0]
 8005706:	1d1a      	adds	r2, r3, #4
 8005708:	681b      	ldr	r3, [r3, #0]
 800570a:	6032      	str	r2, [r6, #0]
 800570c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005710:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005714:	2301      	movs	r3, #1
 8005716:	e09e      	b.n	8005856 <_printf_i+0x1ea>
 8005718:	6833      	ldr	r3, [r6, #0]
 800571a:	6820      	ldr	r0, [r4, #0]
 800571c:	1d19      	adds	r1, r3, #4
 800571e:	6031      	str	r1, [r6, #0]
 8005720:	0606      	lsls	r6, r0, #24
 8005722:	d501      	bpl.n	8005728 <_printf_i+0xbc>
 8005724:	681d      	ldr	r5, [r3, #0]
 8005726:	e003      	b.n	8005730 <_printf_i+0xc4>
 8005728:	0645      	lsls	r5, r0, #25
 800572a:	d5fb      	bpl.n	8005724 <_printf_i+0xb8>
 800572c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005730:	2d00      	cmp	r5, #0
 8005732:	da03      	bge.n	800573c <_printf_i+0xd0>
 8005734:	232d      	movs	r3, #45	@ 0x2d
 8005736:	426d      	negs	r5, r5
 8005738:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800573c:	230a      	movs	r3, #10
 800573e:	4859      	ldr	r0, [pc, #356]	@ (80058a4 <_printf_i+0x238>)
 8005740:	e011      	b.n	8005766 <_printf_i+0xfa>
 8005742:	6821      	ldr	r1, [r4, #0]
 8005744:	6833      	ldr	r3, [r6, #0]
 8005746:	0608      	lsls	r0, r1, #24
 8005748:	f853 5b04 	ldr.w	r5, [r3], #4
 800574c:	d402      	bmi.n	8005754 <_printf_i+0xe8>
 800574e:	0649      	lsls	r1, r1, #25
 8005750:	bf48      	it	mi
 8005752:	b2ad      	uxthmi	r5, r5
 8005754:	2f6f      	cmp	r7, #111	@ 0x6f
 8005756:	6033      	str	r3, [r6, #0]
 8005758:	bf14      	ite	ne
 800575a:	230a      	movne	r3, #10
 800575c:	2308      	moveq	r3, #8
 800575e:	4851      	ldr	r0, [pc, #324]	@ (80058a4 <_printf_i+0x238>)
 8005760:	2100      	movs	r1, #0
 8005762:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005766:	6866      	ldr	r6, [r4, #4]
 8005768:	2e00      	cmp	r6, #0
 800576a:	bfa8      	it	ge
 800576c:	6821      	ldrge	r1, [r4, #0]
 800576e:	60a6      	str	r6, [r4, #8]
 8005770:	bfa4      	itt	ge
 8005772:	f021 0104 	bicge.w	r1, r1, #4
 8005776:	6021      	strge	r1, [r4, #0]
 8005778:	b90d      	cbnz	r5, 800577e <_printf_i+0x112>
 800577a:	2e00      	cmp	r6, #0
 800577c:	d04b      	beq.n	8005816 <_printf_i+0x1aa>
 800577e:	4616      	mov	r6, r2
 8005780:	fbb5 f1f3 	udiv	r1, r5, r3
 8005784:	fb03 5711 	mls	r7, r3, r1, r5
 8005788:	5dc7      	ldrb	r7, [r0, r7]
 800578a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800578e:	462f      	mov	r7, r5
 8005790:	42bb      	cmp	r3, r7
 8005792:	460d      	mov	r5, r1
 8005794:	d9f4      	bls.n	8005780 <_printf_i+0x114>
 8005796:	2b08      	cmp	r3, #8
 8005798:	d10b      	bne.n	80057b2 <_printf_i+0x146>
 800579a:	6823      	ldr	r3, [r4, #0]
 800579c:	07df      	lsls	r7, r3, #31
 800579e:	d508      	bpl.n	80057b2 <_printf_i+0x146>
 80057a0:	6923      	ldr	r3, [r4, #16]
 80057a2:	6861      	ldr	r1, [r4, #4]
 80057a4:	4299      	cmp	r1, r3
 80057a6:	bfde      	ittt	le
 80057a8:	2330      	movle	r3, #48	@ 0x30
 80057aa:	f806 3c01 	strble.w	r3, [r6, #-1]
 80057ae:	f106 36ff 	addle.w	r6, r6, #4294967295
 80057b2:	1b92      	subs	r2, r2, r6
 80057b4:	6122      	str	r2, [r4, #16]
 80057b6:	464b      	mov	r3, r9
 80057b8:	4621      	mov	r1, r4
 80057ba:	4640      	mov	r0, r8
 80057bc:	f8cd a000 	str.w	sl, [sp]
 80057c0:	aa03      	add	r2, sp, #12
 80057c2:	f7ff fee1 	bl	8005588 <_printf_common>
 80057c6:	3001      	adds	r0, #1
 80057c8:	d14a      	bne.n	8005860 <_printf_i+0x1f4>
 80057ca:	f04f 30ff 	mov.w	r0, #4294967295
 80057ce:	b004      	add	sp, #16
 80057d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80057d4:	6823      	ldr	r3, [r4, #0]
 80057d6:	f043 0320 	orr.w	r3, r3, #32
 80057da:	6023      	str	r3, [r4, #0]
 80057dc:	2778      	movs	r7, #120	@ 0x78
 80057de:	4832      	ldr	r0, [pc, #200]	@ (80058a8 <_printf_i+0x23c>)
 80057e0:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80057e4:	6823      	ldr	r3, [r4, #0]
 80057e6:	6831      	ldr	r1, [r6, #0]
 80057e8:	061f      	lsls	r7, r3, #24
 80057ea:	f851 5b04 	ldr.w	r5, [r1], #4
 80057ee:	d402      	bmi.n	80057f6 <_printf_i+0x18a>
 80057f0:	065f      	lsls	r7, r3, #25
 80057f2:	bf48      	it	mi
 80057f4:	b2ad      	uxthmi	r5, r5
 80057f6:	6031      	str	r1, [r6, #0]
 80057f8:	07d9      	lsls	r1, r3, #31
 80057fa:	bf44      	itt	mi
 80057fc:	f043 0320 	orrmi.w	r3, r3, #32
 8005800:	6023      	strmi	r3, [r4, #0]
 8005802:	b11d      	cbz	r5, 800580c <_printf_i+0x1a0>
 8005804:	2310      	movs	r3, #16
 8005806:	e7ab      	b.n	8005760 <_printf_i+0xf4>
 8005808:	4826      	ldr	r0, [pc, #152]	@ (80058a4 <_printf_i+0x238>)
 800580a:	e7e9      	b.n	80057e0 <_printf_i+0x174>
 800580c:	6823      	ldr	r3, [r4, #0]
 800580e:	f023 0320 	bic.w	r3, r3, #32
 8005812:	6023      	str	r3, [r4, #0]
 8005814:	e7f6      	b.n	8005804 <_printf_i+0x198>
 8005816:	4616      	mov	r6, r2
 8005818:	e7bd      	b.n	8005796 <_printf_i+0x12a>
 800581a:	6833      	ldr	r3, [r6, #0]
 800581c:	6825      	ldr	r5, [r4, #0]
 800581e:	1d18      	adds	r0, r3, #4
 8005820:	6961      	ldr	r1, [r4, #20]
 8005822:	6030      	str	r0, [r6, #0]
 8005824:	062e      	lsls	r6, r5, #24
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	d501      	bpl.n	800582e <_printf_i+0x1c2>
 800582a:	6019      	str	r1, [r3, #0]
 800582c:	e002      	b.n	8005834 <_printf_i+0x1c8>
 800582e:	0668      	lsls	r0, r5, #25
 8005830:	d5fb      	bpl.n	800582a <_printf_i+0x1be>
 8005832:	8019      	strh	r1, [r3, #0]
 8005834:	2300      	movs	r3, #0
 8005836:	4616      	mov	r6, r2
 8005838:	6123      	str	r3, [r4, #16]
 800583a:	e7bc      	b.n	80057b6 <_printf_i+0x14a>
 800583c:	6833      	ldr	r3, [r6, #0]
 800583e:	2100      	movs	r1, #0
 8005840:	1d1a      	adds	r2, r3, #4
 8005842:	6032      	str	r2, [r6, #0]
 8005844:	681e      	ldr	r6, [r3, #0]
 8005846:	6862      	ldr	r2, [r4, #4]
 8005848:	4630      	mov	r0, r6
 800584a:	f000 f96b 	bl	8005b24 <memchr>
 800584e:	b108      	cbz	r0, 8005854 <_printf_i+0x1e8>
 8005850:	1b80      	subs	r0, r0, r6
 8005852:	6060      	str	r0, [r4, #4]
 8005854:	6863      	ldr	r3, [r4, #4]
 8005856:	6123      	str	r3, [r4, #16]
 8005858:	2300      	movs	r3, #0
 800585a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800585e:	e7aa      	b.n	80057b6 <_printf_i+0x14a>
 8005860:	4632      	mov	r2, r6
 8005862:	4649      	mov	r1, r9
 8005864:	4640      	mov	r0, r8
 8005866:	6923      	ldr	r3, [r4, #16]
 8005868:	47d0      	blx	sl
 800586a:	3001      	adds	r0, #1
 800586c:	d0ad      	beq.n	80057ca <_printf_i+0x15e>
 800586e:	6823      	ldr	r3, [r4, #0]
 8005870:	079b      	lsls	r3, r3, #30
 8005872:	d413      	bmi.n	800589c <_printf_i+0x230>
 8005874:	68e0      	ldr	r0, [r4, #12]
 8005876:	9b03      	ldr	r3, [sp, #12]
 8005878:	4298      	cmp	r0, r3
 800587a:	bfb8      	it	lt
 800587c:	4618      	movlt	r0, r3
 800587e:	e7a6      	b.n	80057ce <_printf_i+0x162>
 8005880:	2301      	movs	r3, #1
 8005882:	4632      	mov	r2, r6
 8005884:	4649      	mov	r1, r9
 8005886:	4640      	mov	r0, r8
 8005888:	47d0      	blx	sl
 800588a:	3001      	adds	r0, #1
 800588c:	d09d      	beq.n	80057ca <_printf_i+0x15e>
 800588e:	3501      	adds	r5, #1
 8005890:	68e3      	ldr	r3, [r4, #12]
 8005892:	9903      	ldr	r1, [sp, #12]
 8005894:	1a5b      	subs	r3, r3, r1
 8005896:	42ab      	cmp	r3, r5
 8005898:	dcf2      	bgt.n	8005880 <_printf_i+0x214>
 800589a:	e7eb      	b.n	8005874 <_printf_i+0x208>
 800589c:	2500      	movs	r5, #0
 800589e:	f104 0619 	add.w	r6, r4, #25
 80058a2:	e7f5      	b.n	8005890 <_printf_i+0x224>
 80058a4:	08006e61 	.word	0x08006e61
 80058a8:	08006e72 	.word	0x08006e72

080058ac <__sflush_r>:
 80058ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80058b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80058b2:	0716      	lsls	r6, r2, #28
 80058b4:	4605      	mov	r5, r0
 80058b6:	460c      	mov	r4, r1
 80058b8:	d454      	bmi.n	8005964 <__sflush_r+0xb8>
 80058ba:	684b      	ldr	r3, [r1, #4]
 80058bc:	2b00      	cmp	r3, #0
 80058be:	dc02      	bgt.n	80058c6 <__sflush_r+0x1a>
 80058c0:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80058c2:	2b00      	cmp	r3, #0
 80058c4:	dd48      	ble.n	8005958 <__sflush_r+0xac>
 80058c6:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80058c8:	2e00      	cmp	r6, #0
 80058ca:	d045      	beq.n	8005958 <__sflush_r+0xac>
 80058cc:	2300      	movs	r3, #0
 80058ce:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80058d2:	682f      	ldr	r7, [r5, #0]
 80058d4:	6a21      	ldr	r1, [r4, #32]
 80058d6:	602b      	str	r3, [r5, #0]
 80058d8:	d030      	beq.n	800593c <__sflush_r+0x90>
 80058da:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80058dc:	89a3      	ldrh	r3, [r4, #12]
 80058de:	0759      	lsls	r1, r3, #29
 80058e0:	d505      	bpl.n	80058ee <__sflush_r+0x42>
 80058e2:	6863      	ldr	r3, [r4, #4]
 80058e4:	1ad2      	subs	r2, r2, r3
 80058e6:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80058e8:	b10b      	cbz	r3, 80058ee <__sflush_r+0x42>
 80058ea:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80058ec:	1ad2      	subs	r2, r2, r3
 80058ee:	2300      	movs	r3, #0
 80058f0:	4628      	mov	r0, r5
 80058f2:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80058f4:	6a21      	ldr	r1, [r4, #32]
 80058f6:	47b0      	blx	r6
 80058f8:	1c43      	adds	r3, r0, #1
 80058fa:	89a3      	ldrh	r3, [r4, #12]
 80058fc:	d106      	bne.n	800590c <__sflush_r+0x60>
 80058fe:	6829      	ldr	r1, [r5, #0]
 8005900:	291d      	cmp	r1, #29
 8005902:	d82b      	bhi.n	800595c <__sflush_r+0xb0>
 8005904:	4a28      	ldr	r2, [pc, #160]	@ (80059a8 <__sflush_r+0xfc>)
 8005906:	410a      	asrs	r2, r1
 8005908:	07d6      	lsls	r6, r2, #31
 800590a:	d427      	bmi.n	800595c <__sflush_r+0xb0>
 800590c:	2200      	movs	r2, #0
 800590e:	6062      	str	r2, [r4, #4]
 8005910:	6922      	ldr	r2, [r4, #16]
 8005912:	04d9      	lsls	r1, r3, #19
 8005914:	6022      	str	r2, [r4, #0]
 8005916:	d504      	bpl.n	8005922 <__sflush_r+0x76>
 8005918:	1c42      	adds	r2, r0, #1
 800591a:	d101      	bne.n	8005920 <__sflush_r+0x74>
 800591c:	682b      	ldr	r3, [r5, #0]
 800591e:	b903      	cbnz	r3, 8005922 <__sflush_r+0x76>
 8005920:	6560      	str	r0, [r4, #84]	@ 0x54
 8005922:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8005924:	602f      	str	r7, [r5, #0]
 8005926:	b1b9      	cbz	r1, 8005958 <__sflush_r+0xac>
 8005928:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800592c:	4299      	cmp	r1, r3
 800592e:	d002      	beq.n	8005936 <__sflush_r+0x8a>
 8005930:	4628      	mov	r0, r5
 8005932:	f7ff fbf3 	bl	800511c <_free_r>
 8005936:	2300      	movs	r3, #0
 8005938:	6363      	str	r3, [r4, #52]	@ 0x34
 800593a:	e00d      	b.n	8005958 <__sflush_r+0xac>
 800593c:	2301      	movs	r3, #1
 800593e:	4628      	mov	r0, r5
 8005940:	47b0      	blx	r6
 8005942:	4602      	mov	r2, r0
 8005944:	1c50      	adds	r0, r2, #1
 8005946:	d1c9      	bne.n	80058dc <__sflush_r+0x30>
 8005948:	682b      	ldr	r3, [r5, #0]
 800594a:	2b00      	cmp	r3, #0
 800594c:	d0c6      	beq.n	80058dc <__sflush_r+0x30>
 800594e:	2b1d      	cmp	r3, #29
 8005950:	d001      	beq.n	8005956 <__sflush_r+0xaa>
 8005952:	2b16      	cmp	r3, #22
 8005954:	d11d      	bne.n	8005992 <__sflush_r+0xe6>
 8005956:	602f      	str	r7, [r5, #0]
 8005958:	2000      	movs	r0, #0
 800595a:	e021      	b.n	80059a0 <__sflush_r+0xf4>
 800595c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005960:	b21b      	sxth	r3, r3
 8005962:	e01a      	b.n	800599a <__sflush_r+0xee>
 8005964:	690f      	ldr	r7, [r1, #16]
 8005966:	2f00      	cmp	r7, #0
 8005968:	d0f6      	beq.n	8005958 <__sflush_r+0xac>
 800596a:	0793      	lsls	r3, r2, #30
 800596c:	bf18      	it	ne
 800596e:	2300      	movne	r3, #0
 8005970:	680e      	ldr	r6, [r1, #0]
 8005972:	bf08      	it	eq
 8005974:	694b      	ldreq	r3, [r1, #20]
 8005976:	1bf6      	subs	r6, r6, r7
 8005978:	600f      	str	r7, [r1, #0]
 800597a:	608b      	str	r3, [r1, #8]
 800597c:	2e00      	cmp	r6, #0
 800597e:	ddeb      	ble.n	8005958 <__sflush_r+0xac>
 8005980:	4633      	mov	r3, r6
 8005982:	463a      	mov	r2, r7
 8005984:	4628      	mov	r0, r5
 8005986:	6a21      	ldr	r1, [r4, #32]
 8005988:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 800598c:	47e0      	blx	ip
 800598e:	2800      	cmp	r0, #0
 8005990:	dc07      	bgt.n	80059a2 <__sflush_r+0xf6>
 8005992:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005996:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800599a:	f04f 30ff 	mov.w	r0, #4294967295
 800599e:	81a3      	strh	r3, [r4, #12]
 80059a0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80059a2:	4407      	add	r7, r0
 80059a4:	1a36      	subs	r6, r6, r0
 80059a6:	e7e9      	b.n	800597c <__sflush_r+0xd0>
 80059a8:	dfbffffe 	.word	0xdfbffffe

080059ac <_fflush_r>:
 80059ac:	b538      	push	{r3, r4, r5, lr}
 80059ae:	690b      	ldr	r3, [r1, #16]
 80059b0:	4605      	mov	r5, r0
 80059b2:	460c      	mov	r4, r1
 80059b4:	b913      	cbnz	r3, 80059bc <_fflush_r+0x10>
 80059b6:	2500      	movs	r5, #0
 80059b8:	4628      	mov	r0, r5
 80059ba:	bd38      	pop	{r3, r4, r5, pc}
 80059bc:	b118      	cbz	r0, 80059c6 <_fflush_r+0x1a>
 80059be:	6a03      	ldr	r3, [r0, #32]
 80059c0:	b90b      	cbnz	r3, 80059c6 <_fflush_r+0x1a>
 80059c2:	f7ff f9b1 	bl	8004d28 <__sinit>
 80059c6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d0f3      	beq.n	80059b6 <_fflush_r+0xa>
 80059ce:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80059d0:	07d0      	lsls	r0, r2, #31
 80059d2:	d404      	bmi.n	80059de <_fflush_r+0x32>
 80059d4:	0599      	lsls	r1, r3, #22
 80059d6:	d402      	bmi.n	80059de <_fflush_r+0x32>
 80059d8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80059da:	f7ff fb9c 	bl	8005116 <__retarget_lock_acquire_recursive>
 80059de:	4628      	mov	r0, r5
 80059e0:	4621      	mov	r1, r4
 80059e2:	f7ff ff63 	bl	80058ac <__sflush_r>
 80059e6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80059e8:	4605      	mov	r5, r0
 80059ea:	07da      	lsls	r2, r3, #31
 80059ec:	d4e4      	bmi.n	80059b8 <_fflush_r+0xc>
 80059ee:	89a3      	ldrh	r3, [r4, #12]
 80059f0:	059b      	lsls	r3, r3, #22
 80059f2:	d4e1      	bmi.n	80059b8 <_fflush_r+0xc>
 80059f4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80059f6:	f7ff fb8f 	bl	8005118 <__retarget_lock_release_recursive>
 80059fa:	e7dd      	b.n	80059b8 <_fflush_r+0xc>

080059fc <__swhatbuf_r>:
 80059fc:	b570      	push	{r4, r5, r6, lr}
 80059fe:	460c      	mov	r4, r1
 8005a00:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005a04:	4615      	mov	r5, r2
 8005a06:	2900      	cmp	r1, #0
 8005a08:	461e      	mov	r6, r3
 8005a0a:	b096      	sub	sp, #88	@ 0x58
 8005a0c:	da0c      	bge.n	8005a28 <__swhatbuf_r+0x2c>
 8005a0e:	89a3      	ldrh	r3, [r4, #12]
 8005a10:	2100      	movs	r1, #0
 8005a12:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8005a16:	bf14      	ite	ne
 8005a18:	2340      	movne	r3, #64	@ 0x40
 8005a1a:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8005a1e:	2000      	movs	r0, #0
 8005a20:	6031      	str	r1, [r6, #0]
 8005a22:	602b      	str	r3, [r5, #0]
 8005a24:	b016      	add	sp, #88	@ 0x58
 8005a26:	bd70      	pop	{r4, r5, r6, pc}
 8005a28:	466a      	mov	r2, sp
 8005a2a:	f000 f849 	bl	8005ac0 <_fstat_r>
 8005a2e:	2800      	cmp	r0, #0
 8005a30:	dbed      	blt.n	8005a0e <__swhatbuf_r+0x12>
 8005a32:	9901      	ldr	r1, [sp, #4]
 8005a34:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8005a38:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8005a3c:	4259      	negs	r1, r3
 8005a3e:	4159      	adcs	r1, r3
 8005a40:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8005a44:	e7eb      	b.n	8005a1e <__swhatbuf_r+0x22>

08005a46 <__smakebuf_r>:
 8005a46:	898b      	ldrh	r3, [r1, #12]
 8005a48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8005a4a:	079d      	lsls	r5, r3, #30
 8005a4c:	4606      	mov	r6, r0
 8005a4e:	460c      	mov	r4, r1
 8005a50:	d507      	bpl.n	8005a62 <__smakebuf_r+0x1c>
 8005a52:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8005a56:	6023      	str	r3, [r4, #0]
 8005a58:	6123      	str	r3, [r4, #16]
 8005a5a:	2301      	movs	r3, #1
 8005a5c:	6163      	str	r3, [r4, #20]
 8005a5e:	b003      	add	sp, #12
 8005a60:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8005a62:	466a      	mov	r2, sp
 8005a64:	ab01      	add	r3, sp, #4
 8005a66:	f7ff ffc9 	bl	80059fc <__swhatbuf_r>
 8005a6a:	9f00      	ldr	r7, [sp, #0]
 8005a6c:	4605      	mov	r5, r0
 8005a6e:	4639      	mov	r1, r7
 8005a70:	4630      	mov	r0, r6
 8005a72:	f7ff fbbd 	bl	80051f0 <_malloc_r>
 8005a76:	b948      	cbnz	r0, 8005a8c <__smakebuf_r+0x46>
 8005a78:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8005a7c:	059a      	lsls	r2, r3, #22
 8005a7e:	d4ee      	bmi.n	8005a5e <__smakebuf_r+0x18>
 8005a80:	f023 0303 	bic.w	r3, r3, #3
 8005a84:	f043 0302 	orr.w	r3, r3, #2
 8005a88:	81a3      	strh	r3, [r4, #12]
 8005a8a:	e7e2      	b.n	8005a52 <__smakebuf_r+0xc>
 8005a8c:	89a3      	ldrh	r3, [r4, #12]
 8005a8e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8005a92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005a96:	81a3      	strh	r3, [r4, #12]
 8005a98:	9b01      	ldr	r3, [sp, #4]
 8005a9a:	6020      	str	r0, [r4, #0]
 8005a9c:	b15b      	cbz	r3, 8005ab6 <__smakebuf_r+0x70>
 8005a9e:	4630      	mov	r0, r6
 8005aa0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005aa4:	f000 f81e 	bl	8005ae4 <_isatty_r>
 8005aa8:	b128      	cbz	r0, 8005ab6 <__smakebuf_r+0x70>
 8005aaa:	89a3      	ldrh	r3, [r4, #12]
 8005aac:	f023 0303 	bic.w	r3, r3, #3
 8005ab0:	f043 0301 	orr.w	r3, r3, #1
 8005ab4:	81a3      	strh	r3, [r4, #12]
 8005ab6:	89a3      	ldrh	r3, [r4, #12]
 8005ab8:	431d      	orrs	r5, r3
 8005aba:	81a5      	strh	r5, [r4, #12]
 8005abc:	e7cf      	b.n	8005a5e <__smakebuf_r+0x18>
	...

08005ac0 <_fstat_r>:
 8005ac0:	b538      	push	{r3, r4, r5, lr}
 8005ac2:	2300      	movs	r3, #0
 8005ac4:	4d06      	ldr	r5, [pc, #24]	@ (8005ae0 <_fstat_r+0x20>)
 8005ac6:	4604      	mov	r4, r0
 8005ac8:	4608      	mov	r0, r1
 8005aca:	4611      	mov	r1, r2
 8005acc:	602b      	str	r3, [r5, #0]
 8005ace:	f7fb fe53 	bl	8001778 <_fstat>
 8005ad2:	1c43      	adds	r3, r0, #1
 8005ad4:	d102      	bne.n	8005adc <_fstat_r+0x1c>
 8005ad6:	682b      	ldr	r3, [r5, #0]
 8005ad8:	b103      	cbz	r3, 8005adc <_fstat_r+0x1c>
 8005ada:	6023      	str	r3, [r4, #0]
 8005adc:	bd38      	pop	{r3, r4, r5, pc}
 8005ade:	bf00      	nop
 8005ae0:	20000840 	.word	0x20000840

08005ae4 <_isatty_r>:
 8005ae4:	b538      	push	{r3, r4, r5, lr}
 8005ae6:	2300      	movs	r3, #0
 8005ae8:	4d05      	ldr	r5, [pc, #20]	@ (8005b00 <_isatty_r+0x1c>)
 8005aea:	4604      	mov	r4, r0
 8005aec:	4608      	mov	r0, r1
 8005aee:	602b      	str	r3, [r5, #0]
 8005af0:	f7fb fe51 	bl	8001796 <_isatty>
 8005af4:	1c43      	adds	r3, r0, #1
 8005af6:	d102      	bne.n	8005afe <_isatty_r+0x1a>
 8005af8:	682b      	ldr	r3, [r5, #0]
 8005afa:	b103      	cbz	r3, 8005afe <_isatty_r+0x1a>
 8005afc:	6023      	str	r3, [r4, #0]
 8005afe:	bd38      	pop	{r3, r4, r5, pc}
 8005b00:	20000840 	.word	0x20000840

08005b04 <_sbrk_r>:
 8005b04:	b538      	push	{r3, r4, r5, lr}
 8005b06:	2300      	movs	r3, #0
 8005b08:	4d05      	ldr	r5, [pc, #20]	@ (8005b20 <_sbrk_r+0x1c>)
 8005b0a:	4604      	mov	r4, r0
 8005b0c:	4608      	mov	r0, r1
 8005b0e:	602b      	str	r3, [r5, #0]
 8005b10:	f7fb fe58 	bl	80017c4 <_sbrk>
 8005b14:	1c43      	adds	r3, r0, #1
 8005b16:	d102      	bne.n	8005b1e <_sbrk_r+0x1a>
 8005b18:	682b      	ldr	r3, [r5, #0]
 8005b1a:	b103      	cbz	r3, 8005b1e <_sbrk_r+0x1a>
 8005b1c:	6023      	str	r3, [r4, #0]
 8005b1e:	bd38      	pop	{r3, r4, r5, pc}
 8005b20:	20000840 	.word	0x20000840

08005b24 <memchr>:
 8005b24:	4603      	mov	r3, r0
 8005b26:	b510      	push	{r4, lr}
 8005b28:	b2c9      	uxtb	r1, r1
 8005b2a:	4402      	add	r2, r0
 8005b2c:	4293      	cmp	r3, r2
 8005b2e:	4618      	mov	r0, r3
 8005b30:	d101      	bne.n	8005b36 <memchr+0x12>
 8005b32:	2000      	movs	r0, #0
 8005b34:	e003      	b.n	8005b3e <memchr+0x1a>
 8005b36:	7804      	ldrb	r4, [r0, #0]
 8005b38:	3301      	adds	r3, #1
 8005b3a:	428c      	cmp	r4, r1
 8005b3c:	d1f6      	bne.n	8005b2c <memchr+0x8>
 8005b3e:	bd10      	pop	{r4, pc}

08005b40 <exp>:
 8005b40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005b42:	4606      	mov	r6, r0
 8005b44:	460f      	mov	r7, r1
 8005b46:	f000 f883 	bl	8005c50 <__ieee754_exp>
 8005b4a:	4604      	mov	r4, r0
 8005b4c:	460d      	mov	r5, r1
 8005b4e:	4630      	mov	r0, r6
 8005b50:	4639      	mov	r1, r7
 8005b52:	f000 f82f 	bl	8005bb4 <finite>
 8005b56:	b168      	cbz	r0, 8005b74 <exp+0x34>
 8005b58:	a311      	add	r3, pc, #68	@ (adr r3, 8005ba0 <exp+0x60>)
 8005b5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b5e:	4630      	mov	r0, r6
 8005b60:	4639      	mov	r1, r7
 8005b62:	f7fa ff41 	bl	80009e8 <__aeabi_dcmpgt>
 8005b66:	b140      	cbz	r0, 8005b7a <exp+0x3a>
 8005b68:	f7ff faaa 	bl	80050c0 <__errno>
 8005b6c:	2322      	movs	r3, #34	@ 0x22
 8005b6e:	2400      	movs	r4, #0
 8005b70:	4d0f      	ldr	r5, [pc, #60]	@ (8005bb0 <exp+0x70>)
 8005b72:	6003      	str	r3, [r0, #0]
 8005b74:	4620      	mov	r0, r4
 8005b76:	4629      	mov	r1, r5
 8005b78:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005b7a:	4630      	mov	r0, r6
 8005b7c:	a30a      	add	r3, pc, #40	@ (adr r3, 8005ba8 <exp+0x68>)
 8005b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b82:	4639      	mov	r1, r7
 8005b84:	f7fa ff12 	bl	80009ac <__aeabi_dcmplt>
 8005b88:	2800      	cmp	r0, #0
 8005b8a:	d0f3      	beq.n	8005b74 <exp+0x34>
 8005b8c:	f7ff fa98 	bl	80050c0 <__errno>
 8005b90:	2322      	movs	r3, #34	@ 0x22
 8005b92:	2400      	movs	r4, #0
 8005b94:	2500      	movs	r5, #0
 8005b96:	6003      	str	r3, [r0, #0]
 8005b98:	e7ec      	b.n	8005b74 <exp+0x34>
 8005b9a:	bf00      	nop
 8005b9c:	f3af 8000 	nop.w
 8005ba0:	fefa39ef 	.word	0xfefa39ef
 8005ba4:	40862e42 	.word	0x40862e42
 8005ba8:	d52d3051 	.word	0xd52d3051
 8005bac:	c0874910 	.word	0xc0874910
 8005bb0:	7ff00000 	.word	0x7ff00000

08005bb4 <finite>:
 8005bb4:	f041 4000 	orr.w	r0, r1, #2147483648	@ 0x80000000
 8005bb8:	f500 1080 	add.w	r0, r0, #1048576	@ 0x100000
 8005bbc:	0fc0      	lsrs	r0, r0, #31
 8005bbe:	4770      	bx	lr

08005bc0 <round>:
 8005bc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005bc2:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8005bc6:	f2a7 32ff 	subw	r2, r7, #1023	@ 0x3ff
 8005bca:	2a13      	cmp	r2, #19
 8005bcc:	4604      	mov	r4, r0
 8005bce:	460d      	mov	r5, r1
 8005bd0:	460b      	mov	r3, r1
 8005bd2:	dc1a      	bgt.n	8005c0a <round+0x4a>
 8005bd4:	2a00      	cmp	r2, #0
 8005bd6:	da0b      	bge.n	8005bf0 <round+0x30>
 8005bd8:	f001 4300 	and.w	r3, r1, #2147483648	@ 0x80000000
 8005bdc:	3201      	adds	r2, #1
 8005bde:	bf04      	itt	eq
 8005be0:	f043 537f 	orreq.w	r3, r3, #1069547520	@ 0x3fc00000
 8005be4:	f443 1340 	orreq.w	r3, r3, #3145728	@ 0x300000
 8005be8:	2200      	movs	r2, #0
 8005bea:	461d      	mov	r5, r3
 8005bec:	4614      	mov	r4, r2
 8005bee:	e016      	b.n	8005c1e <round+0x5e>
 8005bf0:	4815      	ldr	r0, [pc, #84]	@ (8005c48 <round+0x88>)
 8005bf2:	4110      	asrs	r0, r2
 8005bf4:	4001      	ands	r1, r0
 8005bf6:	4321      	orrs	r1, r4
 8005bf8:	d011      	beq.n	8005c1e <round+0x5e>
 8005bfa:	f44f 2100 	mov.w	r1, #524288	@ 0x80000
 8005bfe:	fa41 f202 	asr.w	r2, r1, r2
 8005c02:	4413      	add	r3, r2
 8005c04:	ea23 0300 	bic.w	r3, r3, r0
 8005c08:	e7ee      	b.n	8005be8 <round+0x28>
 8005c0a:	2a33      	cmp	r2, #51	@ 0x33
 8005c0c:	dd0a      	ble.n	8005c24 <round+0x64>
 8005c0e:	f5b2 6f80 	cmp.w	r2, #1024	@ 0x400
 8005c12:	d104      	bne.n	8005c1e <round+0x5e>
 8005c14:	4602      	mov	r2, r0
 8005c16:	f7fa faa1 	bl	800015c <__adddf3>
 8005c1a:	4604      	mov	r4, r0
 8005c1c:	460d      	mov	r5, r1
 8005c1e:	4620      	mov	r0, r4
 8005c20:	4629      	mov	r1, r5
 8005c22:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005c24:	f04f 30ff 	mov.w	r0, #4294967295
 8005c28:	f2a7 4713 	subw	r7, r7, #1043	@ 0x413
 8005c2c:	40f8      	lsrs	r0, r7
 8005c2e:	4220      	tst	r0, r4
 8005c30:	d0f5      	beq.n	8005c1e <round+0x5e>
 8005c32:	f1c2 0133 	rsb	r1, r2, #51	@ 0x33
 8005c36:	2201      	movs	r2, #1
 8005c38:	408a      	lsls	r2, r1
 8005c3a:	1912      	adds	r2, r2, r4
 8005c3c:	bf28      	it	cs
 8005c3e:	3301      	addcs	r3, #1
 8005c40:	ea22 0200 	bic.w	r2, r2, r0
 8005c44:	e7d1      	b.n	8005bea <round+0x2a>
 8005c46:	bf00      	nop
 8005c48:	000fffff 	.word	0x000fffff
 8005c4c:	00000000 	.word	0x00000000

08005c50 <__ieee754_exp>:
 8005c50:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8005c54:	4fae      	ldr	r7, [pc, #696]	@ (8005f10 <__ieee754_exp+0x2c0>)
 8005c56:	f021 4200 	bic.w	r2, r1, #2147483648	@ 0x80000000
 8005c5a:	42ba      	cmp	r2, r7
 8005c5c:	4604      	mov	r4, r0
 8005c5e:	460d      	mov	r5, r1
 8005c60:	ea4f 76d1 	mov.w	r6, r1, lsr #31
 8005c64:	d932      	bls.n	8005ccc <__ieee754_exp+0x7c>
 8005c66:	4fab      	ldr	r7, [pc, #684]	@ (8005f14 <__ieee754_exp+0x2c4>)
 8005c68:	42ba      	cmp	r2, r7
 8005c6a:	d912      	bls.n	8005c92 <__ieee754_exp+0x42>
 8005c6c:	f3c1 0313 	ubfx	r3, r1, #0, #20
 8005c70:	4303      	orrs	r3, r0
 8005c72:	4602      	mov	r2, r0
 8005c74:	d005      	beq.n	8005c82 <__ieee754_exp+0x32>
 8005c76:	460b      	mov	r3, r1
 8005c78:	f7fa fa70 	bl	800015c <__adddf3>
 8005c7c:	4604      	mov	r4, r0
 8005c7e:	460d      	mov	r5, r1
 8005c80:	e002      	b.n	8005c88 <__ieee754_exp+0x38>
 8005c82:	2e00      	cmp	r6, #0
 8005c84:	f040 8112 	bne.w	8005eac <__ieee754_exp+0x25c>
 8005c88:	4620      	mov	r0, r4
 8005c8a:	4629      	mov	r1, r5
 8005c8c:	b004      	add	sp, #16
 8005c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005c92:	a389      	add	r3, pc, #548	@ (adr r3, 8005eb8 <__ieee754_exp+0x268>)
 8005c94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c98:	f7fa fea6 	bl	80009e8 <__aeabi_dcmpgt>
 8005c9c:	4607      	mov	r7, r0
 8005c9e:	b128      	cbz	r0, 8005cac <__ieee754_exp+0x5c>
 8005ca0:	2000      	movs	r0, #0
 8005ca2:	b004      	add	sp, #16
 8005ca4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005ca8:	f000 b966 	b.w	8005f78 <__math_oflow>
 8005cac:	4620      	mov	r0, r4
 8005cae:	a384      	add	r3, pc, #528	@ (adr r3, 8005ec0 <__ieee754_exp+0x270>)
 8005cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb4:	4629      	mov	r1, r5
 8005cb6:	f7fa fe79 	bl	80009ac <__aeabi_dcmplt>
 8005cba:	2800      	cmp	r0, #0
 8005cbc:	f000 8085 	beq.w	8005dca <__ieee754_exp+0x17a>
 8005cc0:	4638      	mov	r0, r7
 8005cc2:	b004      	add	sp, #16
 8005cc4:	e8bd 47f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005cc8:	f000 b951 	b.w	8005f6e <__math_uflow>
 8005ccc:	4b92      	ldr	r3, [pc, #584]	@ (8005f18 <__ieee754_exp+0x2c8>)
 8005cce:	429a      	cmp	r2, r3
 8005cd0:	f240 80a7 	bls.w	8005e22 <__ieee754_exp+0x1d2>
 8005cd4:	4b91      	ldr	r3, [pc, #580]	@ (8005f1c <__ieee754_exp+0x2cc>)
 8005cd6:	429a      	cmp	r2, r3
 8005cd8:	d877      	bhi.n	8005dca <__ieee754_exp+0x17a>
 8005cda:	4b91      	ldr	r3, [pc, #580]	@ (8005f20 <__ieee754_exp+0x2d0>)
 8005cdc:	00f4      	lsls	r4, r6, #3
 8005cde:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005ce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ce6:	f7fa fa37 	bl	8000158 <__aeabi_dsub>
 8005cea:	4680      	mov	r8, r0
 8005cec:	4689      	mov	r9, r1
 8005cee:	4b8d      	ldr	r3, [pc, #564]	@ (8005f24 <__ieee754_exp+0x2d4>)
 8005cf0:	f1c6 0a01 	rsb	sl, r6, #1
 8005cf4:	4423      	add	r3, r4
 8005cf6:	e9d3 3400 	ldrd	r3, r4, [r3]
 8005cfa:	e9cd 3400 	strd	r3, r4, [sp]
 8005cfe:	ebaa 0a06 	sub.w	sl, sl, r6
 8005d02:	4640      	mov	r0, r8
 8005d04:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005d08:	4649      	mov	r1, r9
 8005d0a:	f7fa fa25 	bl	8000158 <__aeabi_dsub>
 8005d0e:	4604      	mov	r4, r0
 8005d10:	460d      	mov	r5, r1
 8005d12:	4622      	mov	r2, r4
 8005d14:	462b      	mov	r3, r5
 8005d16:	4620      	mov	r0, r4
 8005d18:	4629      	mov	r1, r5
 8005d1a:	f7fa fbd5 	bl	80004c8 <__aeabi_dmul>
 8005d1e:	a36a      	add	r3, pc, #424	@ (adr r3, 8005ec8 <__ieee754_exp+0x278>)
 8005d20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d24:	4606      	mov	r6, r0
 8005d26:	460f      	mov	r7, r1
 8005d28:	f7fa fbce 	bl	80004c8 <__aeabi_dmul>
 8005d2c:	a368      	add	r3, pc, #416	@ (adr r3, 8005ed0 <__ieee754_exp+0x280>)
 8005d2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d32:	f7fa fa11 	bl	8000158 <__aeabi_dsub>
 8005d36:	4632      	mov	r2, r6
 8005d38:	463b      	mov	r3, r7
 8005d3a:	f7fa fbc5 	bl	80004c8 <__aeabi_dmul>
 8005d3e:	a366      	add	r3, pc, #408	@ (adr r3, 8005ed8 <__ieee754_exp+0x288>)
 8005d40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d44:	f7fa fa0a 	bl	800015c <__adddf3>
 8005d48:	4632      	mov	r2, r6
 8005d4a:	463b      	mov	r3, r7
 8005d4c:	f7fa fbbc 	bl	80004c8 <__aeabi_dmul>
 8005d50:	a363      	add	r3, pc, #396	@ (adr r3, 8005ee0 <__ieee754_exp+0x290>)
 8005d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d56:	f7fa f9ff 	bl	8000158 <__aeabi_dsub>
 8005d5a:	4632      	mov	r2, r6
 8005d5c:	463b      	mov	r3, r7
 8005d5e:	f7fa fbb3 	bl	80004c8 <__aeabi_dmul>
 8005d62:	a361      	add	r3, pc, #388	@ (adr r3, 8005ee8 <__ieee754_exp+0x298>)
 8005d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d68:	f7fa f9f8 	bl	800015c <__adddf3>
 8005d6c:	4632      	mov	r2, r6
 8005d6e:	463b      	mov	r3, r7
 8005d70:	f7fa fbaa 	bl	80004c8 <__aeabi_dmul>
 8005d74:	4602      	mov	r2, r0
 8005d76:	460b      	mov	r3, r1
 8005d78:	4620      	mov	r0, r4
 8005d7a:	4629      	mov	r1, r5
 8005d7c:	f7fa f9ec 	bl	8000158 <__aeabi_dsub>
 8005d80:	4602      	mov	r2, r0
 8005d82:	460b      	mov	r3, r1
 8005d84:	4606      	mov	r6, r0
 8005d86:	460f      	mov	r7, r1
 8005d88:	4620      	mov	r0, r4
 8005d8a:	4629      	mov	r1, r5
 8005d8c:	f7fa fb9c 	bl	80004c8 <__aeabi_dmul>
 8005d90:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005d94:	f1ba 0f00 	cmp.w	sl, #0
 8005d98:	d15a      	bne.n	8005e50 <__ieee754_exp+0x200>
 8005d9a:	2200      	movs	r2, #0
 8005d9c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8005da0:	4630      	mov	r0, r6
 8005da2:	4639      	mov	r1, r7
 8005da4:	f7fa f9d8 	bl	8000158 <__aeabi_dsub>
 8005da8:	4602      	mov	r2, r0
 8005daa:	460b      	mov	r3, r1
 8005dac:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005db0:	f7fa fcb4 	bl	800071c <__aeabi_ddiv>
 8005db4:	4622      	mov	r2, r4
 8005db6:	462b      	mov	r3, r5
 8005db8:	f7fa f9ce 	bl	8000158 <__aeabi_dsub>
 8005dbc:	4602      	mov	r2, r0
 8005dbe:	460b      	mov	r3, r1
 8005dc0:	2000      	movs	r0, #0
 8005dc2:	4959      	ldr	r1, [pc, #356]	@ (8005f28 <__ieee754_exp+0x2d8>)
 8005dc4:	f7fa f9c8 	bl	8000158 <__aeabi_dsub>
 8005dc8:	e758      	b.n	8005c7c <__ieee754_exp+0x2c>
 8005dca:	4b58      	ldr	r3, [pc, #352]	@ (8005f2c <__ieee754_exp+0x2dc>)
 8005dcc:	4620      	mov	r0, r4
 8005dce:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8005dd2:	4629      	mov	r1, r5
 8005dd4:	a346      	add	r3, pc, #280	@ (adr r3, 8005ef0 <__ieee754_exp+0x2a0>)
 8005dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005dda:	f7fa fb75 	bl	80004c8 <__aeabi_dmul>
 8005dde:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005de2:	f7fa f9bb 	bl	800015c <__adddf3>
 8005de6:	f7fa fe09 	bl	80009fc <__aeabi_d2iz>
 8005dea:	4682      	mov	sl, r0
 8005dec:	f7fa fb02 	bl	80003f4 <__aeabi_i2d>
 8005df0:	a341      	add	r3, pc, #260	@ (adr r3, 8005ef8 <__ieee754_exp+0x2a8>)
 8005df2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005df6:	4606      	mov	r6, r0
 8005df8:	460f      	mov	r7, r1
 8005dfa:	f7fa fb65 	bl	80004c8 <__aeabi_dmul>
 8005dfe:	4602      	mov	r2, r0
 8005e00:	460b      	mov	r3, r1
 8005e02:	4620      	mov	r0, r4
 8005e04:	4629      	mov	r1, r5
 8005e06:	f7fa f9a7 	bl	8000158 <__aeabi_dsub>
 8005e0a:	a33d      	add	r3, pc, #244	@ (adr r3, 8005f00 <__ieee754_exp+0x2b0>)
 8005e0c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e10:	4680      	mov	r8, r0
 8005e12:	4689      	mov	r9, r1
 8005e14:	4630      	mov	r0, r6
 8005e16:	4639      	mov	r1, r7
 8005e18:	f7fa fb56 	bl	80004c8 <__aeabi_dmul>
 8005e1c:	e9cd 0100 	strd	r0, r1, [sp]
 8005e20:	e76f      	b.n	8005d02 <__ieee754_exp+0xb2>
 8005e22:	4b43      	ldr	r3, [pc, #268]	@ (8005f30 <__ieee754_exp+0x2e0>)
 8005e24:	429a      	cmp	r2, r3
 8005e26:	d80e      	bhi.n	8005e46 <__ieee754_exp+0x1f6>
 8005e28:	a337      	add	r3, pc, #220	@ (adr r3, 8005f08 <__ieee754_exp+0x2b8>)
 8005e2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e2e:	f7fa f995 	bl	800015c <__adddf3>
 8005e32:	2200      	movs	r2, #0
 8005e34:	4b3c      	ldr	r3, [pc, #240]	@ (8005f28 <__ieee754_exp+0x2d8>)
 8005e36:	f7fa fdd7 	bl	80009e8 <__aeabi_dcmpgt>
 8005e3a:	b138      	cbz	r0, 8005e4c <__ieee754_exp+0x1fc>
 8005e3c:	2200      	movs	r2, #0
 8005e3e:	4620      	mov	r0, r4
 8005e40:	4629      	mov	r1, r5
 8005e42:	4b39      	ldr	r3, [pc, #228]	@ (8005f28 <__ieee754_exp+0x2d8>)
 8005e44:	e718      	b.n	8005c78 <__ieee754_exp+0x28>
 8005e46:	f04f 0a00 	mov.w	sl, #0
 8005e4a:	e762      	b.n	8005d12 <__ieee754_exp+0xc2>
 8005e4c:	4682      	mov	sl, r0
 8005e4e:	e760      	b.n	8005d12 <__ieee754_exp+0xc2>
 8005e50:	4632      	mov	r2, r6
 8005e52:	463b      	mov	r3, r7
 8005e54:	2000      	movs	r0, #0
 8005e56:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 8005e5a:	f7fa f97d 	bl	8000158 <__aeabi_dsub>
 8005e5e:	4602      	mov	r2, r0
 8005e60:	460b      	mov	r3, r1
 8005e62:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8005e66:	f7fa fc59 	bl	800071c <__aeabi_ddiv>
 8005e6a:	4602      	mov	r2, r0
 8005e6c:	460b      	mov	r3, r1
 8005e6e:	e9dd 0100 	ldrd	r0, r1, [sp]
 8005e72:	f7fa f971 	bl	8000158 <__aeabi_dsub>
 8005e76:	4642      	mov	r2, r8
 8005e78:	464b      	mov	r3, r9
 8005e7a:	f7fa f96d 	bl	8000158 <__aeabi_dsub>
 8005e7e:	4602      	mov	r2, r0
 8005e80:	460b      	mov	r3, r1
 8005e82:	2000      	movs	r0, #0
 8005e84:	4928      	ldr	r1, [pc, #160]	@ (8005f28 <__ieee754_exp+0x2d8>)
 8005e86:	f7fa f967 	bl	8000158 <__aeabi_dsub>
 8005e8a:	f46f 727f 	mvn.w	r2, #1020	@ 0x3fc
 8005e8e:	4592      	cmp	sl, r2
 8005e90:	db02      	blt.n	8005e98 <__ieee754_exp+0x248>
 8005e92:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8005e96:	e6f1      	b.n	8005c7c <__ieee754_exp+0x2c>
 8005e98:	f50a 7a7a 	add.w	sl, sl, #1000	@ 0x3e8
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	f04f 73b8 	mov.w	r3, #24117248	@ 0x1700000
 8005ea2:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 8005ea6:	f7fa fb0f 	bl	80004c8 <__aeabi_dmul>
 8005eaa:	e6e7      	b.n	8005c7c <__ieee754_exp+0x2c>
 8005eac:	2400      	movs	r4, #0
 8005eae:	2500      	movs	r5, #0
 8005eb0:	e6ea      	b.n	8005c88 <__ieee754_exp+0x38>
 8005eb2:	bf00      	nop
 8005eb4:	f3af 8000 	nop.w
 8005eb8:	fefa39ef 	.word	0xfefa39ef
 8005ebc:	40862e42 	.word	0x40862e42
 8005ec0:	d52d3051 	.word	0xd52d3051
 8005ec4:	c0874910 	.word	0xc0874910
 8005ec8:	72bea4d0 	.word	0x72bea4d0
 8005ecc:	3e663769 	.word	0x3e663769
 8005ed0:	c5d26bf1 	.word	0xc5d26bf1
 8005ed4:	3ebbbd41 	.word	0x3ebbbd41
 8005ed8:	af25de2c 	.word	0xaf25de2c
 8005edc:	3f11566a 	.word	0x3f11566a
 8005ee0:	16bebd93 	.word	0x16bebd93
 8005ee4:	3f66c16c 	.word	0x3f66c16c
 8005ee8:	5555553e 	.word	0x5555553e
 8005eec:	3fc55555 	.word	0x3fc55555
 8005ef0:	652b82fe 	.word	0x652b82fe
 8005ef4:	3ff71547 	.word	0x3ff71547
 8005ef8:	fee00000 	.word	0xfee00000
 8005efc:	3fe62e42 	.word	0x3fe62e42
 8005f00:	35793c76 	.word	0x35793c76
 8005f04:	3dea39ef 	.word	0x3dea39ef
 8005f08:	8800759c 	.word	0x8800759c
 8005f0c:	7e37e43c 	.word	0x7e37e43c
 8005f10:	40862e41 	.word	0x40862e41
 8005f14:	7fefffff 	.word	0x7fefffff
 8005f18:	3fd62e42 	.word	0x3fd62e42
 8005f1c:	3ff0a2b1 	.word	0x3ff0a2b1
 8005f20:	08006e98 	.word	0x08006e98
 8005f24:	08006e88 	.word	0x08006e88
 8005f28:	3ff00000 	.word	0x3ff00000
 8005f2c:	08006ea8 	.word	0x08006ea8
 8005f30:	3defffff 	.word	0x3defffff

08005f34 <with_errno>:
 8005f34:	b570      	push	{r4, r5, r6, lr}
 8005f36:	4604      	mov	r4, r0
 8005f38:	460d      	mov	r5, r1
 8005f3a:	4616      	mov	r6, r2
 8005f3c:	f7ff f8c0 	bl	80050c0 <__errno>
 8005f40:	4629      	mov	r1, r5
 8005f42:	6006      	str	r6, [r0, #0]
 8005f44:	4620      	mov	r0, r4
 8005f46:	bd70      	pop	{r4, r5, r6, pc}

08005f48 <xflow>:
 8005f48:	b513      	push	{r0, r1, r4, lr}
 8005f4a:	4604      	mov	r4, r0
 8005f4c:	4619      	mov	r1, r3
 8005f4e:	4610      	mov	r0, r2
 8005f50:	b10c      	cbz	r4, 8005f56 <xflow+0xe>
 8005f52:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 8005f56:	e9cd 2300 	strd	r2, r3, [sp]
 8005f5a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8005f5e:	f7fa fab3 	bl	80004c8 <__aeabi_dmul>
 8005f62:	2222      	movs	r2, #34	@ 0x22
 8005f64:	b002      	add	sp, #8
 8005f66:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005f6a:	f7ff bfe3 	b.w	8005f34 <with_errno>

08005f6e <__math_uflow>:
 8005f6e:	2200      	movs	r2, #0
 8005f70:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8005f74:	f7ff bfe8 	b.w	8005f48 <xflow>

08005f78 <__math_oflow>:
 8005f78:	2200      	movs	r2, #0
 8005f7a:	f04f 43e0 	mov.w	r3, #1879048192	@ 0x70000000
 8005f7e:	f7ff bfe3 	b.w	8005f48 <xflow>
	...

08005f84 <_init>:
 8005f84:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f86:	bf00      	nop
 8005f88:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f8a:	bc08      	pop	{r3}
 8005f8c:	469e      	mov	lr, r3
 8005f8e:	4770      	bx	lr

08005f90 <_fini>:
 8005f90:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005f92:	bf00      	nop
 8005f94:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005f96:	bc08      	pop	{r3}
 8005f98:	469e      	mov	lr, r3
 8005f9a:	4770      	bx	lr
