
 	 Check Design Report
	 -------------------- 

 Summary
 ------- 

                Name                  Total 
--------------------------------------------
Unresolved References                     2 
Empty Modules                             0 
Unloaded Port(s)                          0 
Unloaded Sequential Pin(s)              148 
Unloaded Combinational Pin(s)             0 
Assigns                                2431 
Undriven Port(s)                          0 
Undriven Leaf Pin(s)                      0 
Undriven hierarchical pin(s)           7537 
Multidriven Port(s)                       0 
Multidriven Leaf Pin(s)                   0 
Multidriven hierarchical Pin(s)        1586 
Multidriven unloaded net(s)               0 
Constant Port(s)                          0 
Constant Leaf Pin(s)                      0 
Constant hierarchical Pin(s)         254859 
Preserved leaf instance(s)                0 
Preserved hierarchical instance(s)        0 
Libcells with no LEF cell                 0 
Physical (LEF) cells with no libcell     34 
Subdesigns with long module name          0 
Physical only instance(s)                 0 
Logical only instance(s)                  0 
