Failed to import sqlalchemy or m5.stats.sql. SQL will not be enabled.
gem5 Simulator System.  http://gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 compiled Mar 28 2017 13:13:42
gem5 started Mar 28 2017 14:12:13
gem5 executing on neclab1
command line: /home/bachelor/andrew0325/gem5-aladdin/src/aladdin//../../build/X86_MOESI_CMP_directory/gem5.opt --debug-flags=WorkItems --outdir=/home/bachelor/andrew0325/gem5-aladdin/src/aladdin//MachSuite/stencil/stencil2d/outputs /home/bachelor/andrew0325/gem5-aladdin/src/aladdin//../../configs/aladdin/aladdin_se.py --num-cpus=4 --enable_prefetchers --num-mems=2 --mem-size=1GB --mem-type=LPDDR3_1600_x32 --cpu-clock=2GHz --sys-clock=1GHz --cpu-type=detailed --ruby --topology=Cluster --caches --l1d_size=64kB --l1i_size=32kB --l1d_assoc=2 --l1i_assoc=2 --l1_mshrs=64 --l1d_banks=2 --l1i_banks=2 --l2cache --num-l2caches=1 --l2_size=512kB --l2_assoc=8 --l2_mshrs=64 --l2_banks=8 --l2_hit_latency=5 --num-dirs=1 --dir_size=2MB --dir_banks=8 --dir_mshrs=32 --dir_latency=4 --dma_outstanding_requests=8 --bus_bw=4 --xbar_width=4096 --accel_cfg_file=/home/bachelor/andrew0325/gem5-aladdin/src/aladdin//MachSuite/stencil/stencil2d/gem5.cfg --work-end-exit-count=1 --cmd /home/bachelor/andrew0325/gem5-aladdin/src/aladdin//MachSuite/stencil/stencil2d/stencil-stencil2d-gem5-accel

name:detailed, real_name:DerivO3CPU
Global frequency set at 1000000000000 ticks per second
root
system
system.clk_domain
system.voltage_domain
system.mem_ctrls0
system.mem_ctrls1
system.cpu0
system.cpu0.branchPred
system.cpu_clk_domain
system.cpu_voltage_domain
system.cpu0.dtb
system.cpu0.dtb.walker
system.cpu0.fuPool
system.cpu0.fuPool.FUList0
system.cpu0.fuPool.FUList0.opList
system.cpu0.fuPool.FUList1
system.cpu0.fuPool.FUList1.opList0
system.cpu0.fuPool.FUList1.opList1
system.cpu0.fuPool.FUList2
system.cpu0.fuPool.FUList2.opList0
system.cpu0.fuPool.FUList2.opList1
system.cpu0.fuPool.FUList2.opList2
system.cpu0.fuPool.FUList3
system.cpu0.fuPool.FUList3.opList0
system.cpu0.fuPool.FUList3.opList1
system.cpu0.fuPool.FUList3.opList2
system.cpu0.fuPool.FUList4
system.cpu0.fuPool.FUList4.opList
system.cpu0.fuPool.FUList5
system.cpu0.fuPool.FUList5.opList00
system.cpu0.fuPool.FUList5.opList01
system.cpu0.fuPool.FUList5.opList02
system.cpu0.fuPool.FUList5.opList03
system.cpu0.fuPool.FUList5.opList04
system.cpu0.fuPool.FUList5.opList05
system.cpu0.fuPool.FUList5.opList06
system.cpu0.fuPool.FUList5.opList07
system.cpu0.fuPool.FUList5.opList08
system.cpu0.fuPool.FUList5.opList09
system.cpu0.fuPool.FUList5.opList10
system.cpu0.fuPool.FUList5.opList11
system.cpu0.fuPool.FUList5.opList12
system.cpu0.fuPool.FUList5.opList13
system.cpu0.fuPool.FUList5.opList14
system.cpu0.fuPool.FUList5.opList15
system.cpu0.fuPool.FUList5.opList16
system.cpu0.fuPool.FUList5.opList17
system.cpu0.fuPool.FUList5.opList18
system.cpu0.fuPool.FUList5.opList19
system.cpu0.fuPool.FUList6
system.cpu0.fuPool.FUList6.opList
system.cpu0.fuPool.FUList7
system.cpu0.fuPool.FUList7.opList0
system.cpu0.fuPool.FUList7.opList1
system.cpu0.fuPool.FUList8
system.cpu0.fuPool.FUList8.opList
system.cpu0.interrupts
system.cpu0.apic_clk_domain
system.cpu0.isa
system.cpu0.itb
system.cpu0.itb.walker
system.cpu0.tracer
system.cpu0.workload
system.cpu1
system.cpu1.branchPred
system.cpu1.dtb
system.cpu1.dtb.walker
system.cpu1.fuPool
system.cpu1.fuPool.FUList0
system.cpu1.fuPool.FUList0.opList
system.cpu1.fuPool.FUList1
system.cpu1.fuPool.FUList1.opList0
system.cpu1.fuPool.FUList1.opList1
system.cpu1.fuPool.FUList2
system.cpu1.fuPool.FUList2.opList0
system.cpu1.fuPool.FUList2.opList1
system.cpu1.fuPool.FUList2.opList2
system.cpu1.fuPool.FUList3
system.cpu1.fuPool.FUList3.opList0
system.cpu1.fuPool.FUList3.opList1
system.cpu1.fuPool.FUList3.opList2
system.cpu1.fuPool.FUList4
system.cpu1.fuPool.FUList4.opList
system.cpu1.fuPool.FUList5
system.cpu1.fuPool.FUList5.opList00
system.cpu1.fuPool.FUList5.opList01
system.cpu1.fuPool.FUList5.opList02
system.cpu1.fuPool.FUList5.opList03
system.cpu1.fuPool.FUList5.opList04
system.cpu1.fuPool.FUList5.opList05
system.cpu1.fuPool.FUList5.opList06
system.cpu1.fuPool.FUList5.opList07
system.cpu1.fuPool.FUList5.opList08
system.cpu1.fuPool.FUList5.opList09
system.cpu1.fuPool.FUList5.opList10
system.cpu1.fuPool.FUList5.opList11
system.cpu1.fuPool.FUList5.opList12
system.cpu1.fuPool.FUList5.opList13
system.cpu1.fuPool.FUList5.opList14
system.cpu1.fuPool.FUList5.opList15
system.cpu1.fuPool.FUList5.opList16
system.cpu1.fuPool.FUList5.opList17
system.cpu1.fuPool.FUList5.opList18
system.cpu1.fuPool.FUList5.opList19
system.cpu1.fuPool.FUList6
system.cpu1.fuPool.FUList6.opList
system.cpu1.fuPool.FUList7
system.cpu1.fuPool.FUList7.opList0
system.cpu1.fuPool.FUList7.opList1
system.cpu1.fuPool.FUList8
system.cpu1.fuPool.FUList8.opList
system.cpu1.interrupts
system.cpu1.apic_clk_domain
system.cpu1.isa
system.cpu1.itb
system.cpu1.itb.walker
system.cpu1.tracer
system.cpu2
system.cpu2.branchPred
system.cpu2.dtb
system.cpu2.dtb.walker
system.cpu2.fuPool
system.cpu2.fuPool.FUList0
system.cpu2.fuPool.FUList0.opList
system.cpu2.fuPool.FUList1
system.cpu2.fuPool.FUList1.opList0
system.cpu2.fuPool.FUList1.opList1
system.cpu2.fuPool.FUList2
system.cpu2.fuPool.FUList2.opList0
system.cpu2.fuPool.FUList2.opList1
system.cpu2.fuPool.FUList2.opList2
system.cpu2.fuPool.FUList3
system.cpu2.fuPool.FUList3.opList0
system.cpu2.fuPool.FUList3.opList1
system.cpu2.fuPool.FUList3.opList2
system.cpu2.fuPool.FUList4
system.cpu2.fuPool.FUList4.opList
system.cpu2.fuPool.FUList5
system.cpu2.fuPool.FUList5.opList00
system.cpu2.fuPool.FUList5.opList01
system.cpu2.fuPool.FUList5.opList02
system.cpu2.fuPool.FUList5.opList03
system.cpu2.fuPool.FUList5.opList04
system.cpu2.fuPool.FUList5.opList05
system.cpu2.fuPool.FUList5.opList06
system.cpu2.fuPool.FUList5.opList07
system.cpu2.fuPool.FUList5.opList08
system.cpu2.fuPool.FUList5.opList09
system.cpu2.fuPool.FUList5.opList10
system.cpu2.fuPool.FUList5.opList11
system.cpu2.fuPool.FUList5.opList12
system.cpu2.fuPool.FUList5.opList13
system.cpu2.fuPool.FUList5.opList14
system.cpu2.fuPool.FUList5.opList15
system.cpu2.fuPool.FUList5.opList16
system.cpu2.fuPool.FUList5.opList17
system.cpu2.fuPool.FUList5.opList18
system.cpu2.fuPool.FUList5.opList19
system.cpu2.fuPool.FUList6
system.cpu2.fuPool.FUList6.opList
system.cpu2.fuPool.FUList7
system.cpu2.fuPool.FUList7.opList0
system.cpu2.fuPool.FUList7.opList1
system.cpu2.fuPool.FUList8
system.cpu2.fuPool.FUList8.opList
system.cpu2.interrupts
system.cpu2.apic_clk_domain
system.cpu2.isa
system.cpu2.itb
system.cpu2.itb.walker
system.cpu2.tracer
system.cpu3
system.cpu3.branchPred
system.cpu3.dtb
system.cpu3.dtb.walker
system.cpu3.fuPool
system.cpu3.fuPool.FUList0
system.cpu3.fuPool.FUList0.opList
system.cpu3.fuPool.FUList1
system.cpu3.fuPool.FUList1.opList0
system.cpu3.fuPool.FUList1.opList1
system.cpu3.fuPool.FUList2
system.cpu3.fuPool.FUList2.opList0
system.cpu3.fuPool.FUList2.opList1
system.cpu3.fuPool.FUList2.opList2
system.cpu3.fuPool.FUList3
system.cpu3.fuPool.FUList3.opList0
system.cpu3.fuPool.FUList3.opList1
system.cpu3.fuPool.FUList3.opList2
system.cpu3.fuPool.FUList4
system.cpu3.fuPool.FUList4.opList
system.cpu3.fuPool.FUList5
system.cpu3.fuPool.FUList5.opList00
system.cpu3.fuPool.FUList5.opList01
system.cpu3.fuPool.FUList5.opList02
system.cpu3.fuPool.FUList5.opList03
system.cpu3.fuPool.FUList5.opList04
system.cpu3.fuPool.FUList5.opList05
system.cpu3.fuPool.FUList5.opList06
system.cpu3.fuPool.FUList5.opList07
system.cpu3.fuPool.FUList5.opList08
system.cpu3.fuPool.FUList5.opList09
system.cpu3.fuPool.FUList5.opList10
system.cpu3.fuPool.FUList5.opList11
system.cpu3.fuPool.FUList5.opList12
system.cpu3.fuPool.FUList5.opList13
system.cpu3.fuPool.FUList5.opList14
system.cpu3.fuPool.FUList5.opList15
system.cpu3.fuPool.FUList5.opList16
system.cpu3.fuPool.FUList5.opList17
system.cpu3.fuPool.FUList5.opList18
system.cpu3.fuPool.FUList5.opList19
system.cpu3.fuPool.FUList6
system.cpu3.fuPool.FUList6.opList
system.cpu3.fuPool.FUList7
system.cpu3.fuPool.FUList7.opList0
system.cpu3.fuPool.FUList7.opList1
system.cpu3.fuPool.FUList8
system.cpu3.fuPool.FUList8.opList
system.cpu3.interrupts
system.cpu3.apic_clk_domain
system.cpu3.isa
system.cpu3.itb
system.cpu3.itb.walker
system.cpu3.tracer
system.datapaths
system.datapaths.clk_domain
-------------------------------
      Setting ScratchPad       
-------------------------------
system.dvfs_handler
system.ruby
system.ruby.accel_l1_cntrl4
system.ruby.accel_l1_cntrl4.L1Dcache
system.ruby.accel_l1_cntrl4.L1Icache
system.ruby.accel_l1_cntrl4.sequencer
system.ruby.crossbars
system.ruby.dir_cntrl0
system.ruby.dir_cntrl0.directory
system.ruby.dir_cntrl0.probeFilter
system.ruby.dma_cntrl0
system.ruby.dma_cntrl0.dma_sequencer
system.ruby.l1_cntrl0
system.ruby.l1_cntrl0.L1Dcache
system.ruby.l1_cntrl0.L1Icache
system.ruby.l1_cntrl0.sequencer
system.ruby.l1_cntrl1
system.ruby.l1_cntrl1.L1Dcache
system.ruby.l1_cntrl1.L1Icache
system.ruby.l1_cntrl1.sequencer
system.ruby.l1_cntrl2
system.ruby.l1_cntrl2.L1Dcache
system.ruby.l1_cntrl2.L1Icache
system.ruby.l1_cntrl2.sequencer
system.ruby.l1_cntrl3
system.ruby.l1_cntrl3.L1Dcache
system.ruby.l1_cntrl3.L1Icache
system.ruby.l1_cntrl3.sequencer
system.ruby.l2_cntrl0
system.ruby.l2_cntrl0.L2cache
system.ruby.memctrl_clk_domain
system.ruby.network
system.ruby.network.ext_links0
system.ruby.network.ext_links0.int_node
system.ruby.network.ext_links1
system.ruby.network.ext_links2
system.ruby.network.ext_links3
system.ruby.network.ext_links3.int_node
system.ruby.network.ext_links4
system.ruby.network.ext_links5
system.ruby.network.ext_links6
system.ruby.network.ext_links7
system.ruby.network.int_links
system.sys_port_proxy
**** REAL SIMULATION ****
info: Entering event queue @ 0.  Starting simulation...
info: Increasing stack size by one page.
Start Preparation
33857500: global: Work Begin workid: 0, threadid 0
2457160000: system: Work item end: 0	0	2423302500
2457160000: global: Work End workid: 0, threadid 0
End Preparation
info: Received mapping for array orig at vaddr 0x6bdbc0 of length 32768.
info: Received mapping for array sol at vaddr 0x6c5bc0 of length 32768.
info: Received mapping for array filter at vaddr 0x6cdbc0 of length 36.
Start Gem5 Aladdin
-------------------------------
      Generating DDDG          
-------------------------------
-------------------------------
Num of Nodes: 1211624
Num of Edges: 1633214
Num of Reg Edges: 1484786
Num of MEM Edges: 148428
Num of Control Edges: 0
-------------------------------
-------------------------------
    Initializing BaseDatapath      
-------------------------------
=============================================
      Optimizing...            ./outputs/stencil-stencil2d-gem5-accel
=============================================
-------------------------------
  Remove PHI and Convert Nodes 
-------------------------------
  Removing 570530 edges.
  Adding 311914 new edges.
  Removing 0 isolated nodes.
-------------------------------
  Remove Induction Dependence  
-------------------------------
-------------------------------
      Memory Ambiguation       
-------------------------------
  Adding 0 new edges.
-------------------------------
       Init Base Address       
-------------------------------
-------------------------------
        Mem to Reg Conv        
-------------------------------
-------------------------------
      ScratchPad Partition     
-------------------------------
-------------------------------
         Loop Flatten          
-------------------------------
  Removing 0 isolated nodes.
  Removing 0 isolated nodes.
-------------------------------
         Loop Unrolling        
-------------------------------
  Adding 1903120 new edges.
  Removing 128897 isolated nodes.
  Removing 132806 isolated nodes.
-------------------------------
          Load Buffer          
-------------------------------
  Adding 70499 new edges.
  Removing 352495 edges.
  Removing 155183 isolated nodes.
-------------------------------
          Store Buffer         
-------------------------------
  Adding 0 new edges.
  Removing 0 isolated nodes.
  Removing 0 isolated nodes.
-------------------------------
     Remove Repeated Store     
-------------------------------
  Removing 0 isolated nodes.
-------------------------------
     Tree Height Reduction     
-------------------------------
  Removing 121088 edges.
  Adding 121088 new edges.
  Removing 0 isolated nodes.
-------------------------------
         Loop Pipelining        
-------------------------------
  Adding 317260 new edges.
  Removing 319978 edges.
  Removing 0 isolated nodes.
=============================================
      Scheduling...            ./outputs/stencil-stencil2d-gem5-accel
=============================================
  Total connected nodes: 528809
  Total edges: 1853358
=============================================
===============================
        Aladdin Results        
===============================
Running : ./outputs/stencil-stencil2d-gem5-accel
Cycle : 37337 cycles
Avg Power: 65.3878 mW
Idle FU Cycles: 14196 cycles
Avg FU Power: 49.162 mW
Avg FU Dynamic Power: 28.6402 mW
Avg FU leakage Power: 20.5217 mW
Avg MEM Power: 16.2258 mW
Avg MEM Dynamic Power: 3.59558 mW
Avg MEM Leakage Power: 12.6303 mW
Total Area: 2.45334e+06 uM^2
FU Area: 1.66488e+06 uM^2
MEM Area: 788451 uM^2
Num of Multipliers (32-bit): 24
Num of Adders (32-bit): 24
Num of Shifters (32-bit): 13
Num of Registers (32-bit): 7850
===============================
        Aladdin Results        
===============================
End Gem5 Aladdin
Success.
DMA load cycles: 9246
DMA store cycles: 2793
Compute cycles: 10862
Memory cycles: 2330
Overlapped cycles: 12105
Num of DMA Req: 1025
Average DMA Request Latency: 92.858537
DMA Read Hit: 513
DMA Read Miss: 0
DMA Read Hit Rate: 1.000000
Exiting @ tick 2500776500 because target called exit()
