#-----------------------------------------------------------
# Vivado v2015.2 (64-bit)
# SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
# IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
# Start of session at: Tue Nov 26 11:51:07 2019
# Process ID: 4383
# Log file: /home/ugrads/q/quydao1462/vivado.log
# Journal file: /home/ugrads/q/quydao1462/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/ugrads/q/quydao1462/lab12/lab12.xpr
close_project
create_project lab12_test /home/ugrads/q/quydao1462/lab12_test -part xc7z010clg400-1
set_property board_part digilentinc.com:zybo-z7-10:part0:1.0 [current_project]
set_property simulator_language Verilog [current_project]
add_files -norecurse -scan_for_includes {/home/ugrads/q/quydao1462/lab12_test/synchronizer.v /home/ugrads/q/quydao1462/lab12_test/tlc_controller.v /home/ugrads/q/quydao1462/lab12_test/tlc_fsm.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
add_files -fileset constrs_1 -norecurse /home/ugrads/q/quydao1462/lab12_test/tlc_controller.xdc
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
