#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Tue Jul 22 17:34:11 2025
# Process ID: 179993
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/vivado.jou
# Running On: coder-hftsoi-hls1, OS: Linux, CPU Frequency: 2896.301 MHz, CPU Physical cores: 16, Host memory: 1081722 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:51 . Memory (MB): peak = 2456.445 ; gain = 115.992 ; free physical = 587116 ; free virtual = 808398
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 180058
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:16 . Memory (MB): peak = 2871.902 ; gain = 391.594 ; free physical = 578204 ; free virtual = 799747
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mux_100_7_4_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 4 - type: integer 
	Parameter din1_WIDTH bound to: 4 - type: integer 
	Parameter din2_WIDTH bound to: 4 - type: integer 
	Parameter din3_WIDTH bound to: 4 - type: integer 
	Parameter din4_WIDTH bound to: 4 - type: integer 
	Parameter din5_WIDTH bound to: 4 - type: integer 
	Parameter din6_WIDTH bound to: 4 - type: integer 
	Parameter din7_WIDTH bound to: 4 - type: integer 
	Parameter din8_WIDTH bound to: 4 - type: integer 
	Parameter din9_WIDTH bound to: 4 - type: integer 
	Parameter din10_WIDTH bound to: 4 - type: integer 
	Parameter din11_WIDTH bound to: 4 - type: integer 
	Parameter din12_WIDTH bound to: 4 - type: integer 
	Parameter din13_WIDTH bound to: 4 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter din15_WIDTH bound to: 4 - type: integer 
	Parameter din16_WIDTH bound to: 4 - type: integer 
	Parameter din17_WIDTH bound to: 4 - type: integer 
	Parameter din18_WIDTH bound to: 4 - type: integer 
	Parameter din19_WIDTH bound to: 4 - type: integer 
	Parameter din20_WIDTH bound to: 4 - type: integer 
	Parameter din21_WIDTH bound to: 4 - type: integer 
	Parameter din22_WIDTH bound to: 4 - type: integer 
	Parameter din23_WIDTH bound to: 4 - type: integer 
	Parameter din24_WIDTH bound to: 4 - type: integer 
	Parameter din25_WIDTH bound to: 4 - type: integer 
	Parameter din26_WIDTH bound to: 4 - type: integer 
	Parameter din27_WIDTH bound to: 4 - type: integer 
	Parameter din28_WIDTH bound to: 4 - type: integer 
	Parameter din29_WIDTH bound to: 4 - type: integer 
	Parameter din30_WIDTH bound to: 4 - type: integer 
	Parameter din31_WIDTH bound to: 4 - type: integer 
	Parameter din32_WIDTH bound to: 4 - type: integer 
	Parameter din33_WIDTH bound to: 4 - type: integer 
	Parameter din34_WIDTH bound to: 4 - type: integer 
	Parameter din35_WIDTH bound to: 4 - type: integer 
	Parameter din36_WIDTH bound to: 4 - type: integer 
	Parameter din37_WIDTH bound to: 4 - type: integer 
	Parameter din38_WIDTH bound to: 4 - type: integer 
	Parameter din39_WIDTH bound to: 4 - type: integer 
	Parameter din40_WIDTH bound to: 4 - type: integer 
	Parameter din41_WIDTH bound to: 4 - type: integer 
	Parameter din42_WIDTH bound to: 4 - type: integer 
	Parameter din43_WIDTH bound to: 4 - type: integer 
	Parameter din44_WIDTH bound to: 4 - type: integer 
	Parameter din45_WIDTH bound to: 4 - type: integer 
	Parameter din46_WIDTH bound to: 4 - type: integer 
	Parameter din47_WIDTH bound to: 4 - type: integer 
	Parameter din48_WIDTH bound to: 4 - type: integer 
	Parameter din49_WIDTH bound to: 4 - type: integer 
	Parameter din50_WIDTH bound to: 4 - type: integer 
	Parameter din51_WIDTH bound to: 4 - type: integer 
	Parameter din52_WIDTH bound to: 4 - type: integer 
	Parameter din53_WIDTH bound to: 4 - type: integer 
	Parameter din54_WIDTH bound to: 4 - type: integer 
	Parameter din55_WIDTH bound to: 4 - type: integer 
	Parameter din56_WIDTH bound to: 4 - type: integer 
	Parameter din57_WIDTH bound to: 4 - type: integer 
	Parameter din58_WIDTH bound to: 4 - type: integer 
	Parameter din59_WIDTH bound to: 4 - type: integer 
	Parameter din60_WIDTH bound to: 4 - type: integer 
	Parameter din61_WIDTH bound to: 4 - type: integer 
	Parameter din62_WIDTH bound to: 4 - type: integer 
	Parameter din63_WIDTH bound to: 4 - type: integer 
	Parameter din64_WIDTH bound to: 4 - type: integer 
	Parameter din65_WIDTH bound to: 4 - type: integer 
	Parameter din66_WIDTH bound to: 4 - type: integer 
	Parameter din67_WIDTH bound to: 4 - type: integer 
	Parameter din68_WIDTH bound to: 4 - type: integer 
	Parameter din69_WIDTH bound to: 4 - type: integer 
	Parameter din70_WIDTH bound to: 4 - type: integer 
	Parameter din71_WIDTH bound to: 4 - type: integer 
	Parameter din72_WIDTH bound to: 4 - type: integer 
	Parameter din73_WIDTH bound to: 4 - type: integer 
	Parameter din74_WIDTH bound to: 4 - type: integer 
	Parameter din75_WIDTH bound to: 4 - type: integer 
	Parameter din76_WIDTH bound to: 4 - type: integer 
	Parameter din77_WIDTH bound to: 4 - type: integer 
	Parameter din78_WIDTH bound to: 4 - type: integer 
	Parameter din79_WIDTH bound to: 4 - type: integer 
	Parameter din80_WIDTH bound to: 4 - type: integer 
	Parameter din81_WIDTH bound to: 4 - type: integer 
	Parameter din82_WIDTH bound to: 4 - type: integer 
	Parameter din83_WIDTH bound to: 4 - type: integer 
	Parameter din84_WIDTH bound to: 4 - type: integer 
	Parameter din85_WIDTH bound to: 4 - type: integer 
	Parameter din86_WIDTH bound to: 4 - type: integer 
	Parameter din87_WIDTH bound to: 4 - type: integer 
	Parameter din88_WIDTH bound to: 4 - type: integer 
	Parameter din89_WIDTH bound to: 4 - type: integer 
	Parameter din90_WIDTH bound to: 4 - type: integer 
	Parameter din91_WIDTH bound to: 4 - type: integer 
	Parameter din92_WIDTH bound to: 4 - type: integer 
	Parameter din93_WIDTH bound to: 4 - type: integer 
	Parameter din94_WIDTH bound to: 4 - type: integer 
	Parameter din95_WIDTH bound to: 4 - type: integer 
	Parameter din96_WIDTH bound to: 4 - type: integer 
	Parameter din97_WIDTH bound to: 4 - type: integer 
	Parameter din98_WIDTH bound to: 4 - type: integer 
	Parameter din99_WIDTH bound to: 4 - type: integer 
	Parameter din100_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mux_100_7_4_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mux_100_7_4_1_1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter AddressRange bound to: 18 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1101]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1102]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1103]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1104]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1105]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1106]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1107]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1108]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1109]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1110]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1111]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1112]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1113]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1114]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1115]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1116]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1117]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1118]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1119]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1120]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1121]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1122]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1123]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1124]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1125]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1126]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1127]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1128]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1129]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1130]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1131]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1132]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1133]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1134]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1135]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1136]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1137]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1138]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1139]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1140]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1141]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1142]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1143]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1144]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1145]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1146]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1147]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1148]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1149]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1150]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1151]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1152]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1153]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1154]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1155]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1156]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1157]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1158]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1159]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1160]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1161]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1162]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1163]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1164]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1165]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1166]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1167]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1168]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1169]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1170]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1171]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1172]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1173]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1174]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1175]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1176]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1177]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1178]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1179]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1180]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1181]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1182]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1183]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1184]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1185]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1186]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1187]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1188]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1189]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:1190]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_8s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_8s_14_1_1.v:5]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mul_8s_7s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mul_8s_7s_14_1_1.v:5]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.v:7]
	Parameter DataWidth bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
	Parameter AddressRange bound to: 50 - type: integer 
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.v:1041]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.v:1042]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.v:1043]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.v:1044]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.v:1045]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.v:1046]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.v:1047]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.v:1048]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.v:1049]
INFO: [Synth 8-3876] $readmem data file './hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.dat' is read successfully [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.v:1050]
INFO: [Common 17-14] Message 'Synth 8-3876' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud.v:7]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_7ns_11s_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 7 - type: integer 
	Parameter din2_WIDTH bound to: 11 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_7ns_11s_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1.v:33]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 8 - type: integer 
	Parameter din1_WIDTH bound to: 8 - type: integer 
	Parameter din2_WIDTH bound to: 14 - type: integer 
	Parameter dout_WIDTH bound to: 14 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:10]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_mac_muladd_8s_8s_14ns_14_1_1' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1.v:33]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry28_proc' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry28_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry28_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w8_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w8_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 4 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w4_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w4_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w8_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w4_d2_S_ShiftReg is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_0_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_1_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_2_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_3_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_4_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_5_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_6_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_7_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_8_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_9_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_10_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_11_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_12_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_13_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_14_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_15_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_16_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_17_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_18_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_19_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_1_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_2_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_num_data_valid[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[1] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
WARNING: [Synth 8-7129] Port sparse_arr_hash_reduce_out_3_c_fifo_cap[0] in module hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:07 ; elapsed = 00:00:24 . Memory (MB): peak = 3065.715 ; gain = 585.406 ; free physical = 561174 ; free virtual = 782760
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:25 . Memory (MB): peak = 3068.684 ; gain = 588.375 ; free physical = 557891 ; free virtual = 779484
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:26 . Memory (MB): peak = 3076.688 ; gain = 596.379 ; free physical = 557484 ; free virtual = 779093
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:29 . Memory (MB): peak = 3145.953 ; gain = 665.645 ; free physical = 572490 ; free virtual = 794134
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   11 Bit       Adders := 10    
	   2 Input    8 Bit       Adders := 60    
	   3 Input    8 Bit       Adders := 60    
	   5 Input    8 Bit       Adders := 30    
	   2 Input    6 Bit       Adders := 360   
	   3 Input    5 Bit       Adders := 450   
	   2 Input    4 Bit       Adders := 271   
	   4 Input    4 Bit       Adders := 90    
	   2 Input    2 Bit       Adders := 160   
+---XORs : 
	   2 Input      1 Bit         XORs := 121   
+---Registers : 
	               12 Bit    Registers := 26    
	                8 Bit    Registers := 896   
	                5 Bit    Registers := 21    
	                4 Bit    Registers := 124   
	                2 Bit    Registers := 90    
	                1 Bit    Registers := 519   
+---Muxes : 
	   2 Input   12 Bit        Muxes := 187   
	   2 Input    8 Bit        Muxes := 491   
	   2 Input    7 Bit        Muxes := 154   
	   2 Input    6 Bit        Muxes := 10    
	   6 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 238   
	   5 Input    4 Bit        Muxes := 1     
	   6 Input    4 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 83    
	   2 Input    1 Bit        Muxes := 340   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-6014] Unused sequential element tmp_5_reg_22502_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7700]
WARNING: [Synth 8-6014] Unused sequential element tmp_3_reg_22492_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7698]
WARNING: [Synth 8-6014] Unused sequential element tmp_2_reg_22432_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7697]
WARNING: [Synth 8-6014] Unused sequential element tmp_8_reg_22462_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7703]
WARNING: [Synth 8-6014] Unused sequential element tmp_1_reg_22482_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7696]
WARNING: [Synth 8-6014] Unused sequential element tmp_s_reg_22472_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7704]
WARNING: [Synth 8-6014] Unused sequential element tmp_7_reg_22512_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7702]
WARNING: [Synth 8-6014] Unused sequential element tmp_6_reg_22452_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7701]
WARNING: [Synth 8-6014] Unused sequential element tmp_4_reg_22442_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7699]
WARNING: [Synth 8-6014] Unused sequential element tmp_17_reg_22597_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7577]
WARNING: [Synth 8-6014] Unused sequential element tmp_16_reg_22587_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7576]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_22522_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7579]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_22557_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7573]
WARNING: [Synth 8-6014] Unused sequential element tmp_15_reg_22577_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7575]
WARNING: [Synth 8-6014] Unused sequential element tmp_14_reg_22567_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7574]
WARNING: [Synth 8-6014] Unused sequential element tmp_18_reg_22607_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7578]
WARNING: [Synth 8-6014] Unused sequential element tmp_12_reg_22547_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7572]
WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_22537_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7571]
WARNING: [Synth 8-6014] Unused sequential element tmp_27_reg_22692_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7613]
WARNING: [Synth 8-6014] Unused sequential element tmp_26_reg_22682_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7612]
WARNING: [Synth 8-6014] Unused sequential element tmp_19_reg_22617_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7606]
WARNING: [Synth 8-6014] Unused sequential element tmp_23_reg_22652_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7609]
WARNING: [Synth 8-6014] Unused sequential element tmp_25_reg_22672_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7611]
WARNING: [Synth 8-6014] Unused sequential element tmp_24_reg_22662_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7610]
WARNING: [Synth 8-6014] Unused sequential element tmp_28_reg_22702_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7614]
WARNING: [Synth 8-6014] Unused sequential element tmp_22_reg_22642_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7608]
WARNING: [Synth 8-6014] Unused sequential element tmp_20_reg_22627_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7607]
WARNING: [Synth 8-6014] Unused sequential element tmp_37_reg_22787_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7638]
WARNING: [Synth 8-6014] Unused sequential element tmp_36_reg_22777_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7637]
WARNING: [Synth 8-6014] Unused sequential element tmp_29_reg_22712_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7631]
WARNING: [Synth 8-6014] Unused sequential element tmp_33_reg_22747_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7634]
WARNING: [Synth 8-6014] Unused sequential element tmp_35_reg_22767_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7636]
WARNING: [Synth 8-6014] Unused sequential element tmp_34_reg_22757_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7635]
WARNING: [Synth 8-6014] Unused sequential element tmp_38_reg_22797_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7639]
WARNING: [Synth 8-6014] Unused sequential element tmp_31_reg_22732_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7633]
WARNING: [Synth 8-6014] Unused sequential element tmp_30_reg_22722_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7632]
WARNING: [Synth 8-6014] Unused sequential element tmp_47_reg_22882_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7663]
WARNING: [Synth 8-6014] Unused sequential element tmp_46_reg_22872_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7662]
WARNING: [Synth 8-6014] Unused sequential element tmp_39_reg_22807_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7656]
WARNING: [Synth 8-6014] Unused sequential element tmp_42_reg_22837_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7659]
WARNING: [Synth 8-6014] Unused sequential element tmp_45_reg_22862_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7661]
WARNING: [Synth 8-6014] Unused sequential element tmp_44_reg_22852_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7660]
WARNING: [Synth 8-6014] Unused sequential element tmp_48_reg_22892_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7664]
WARNING: [Synth 8-6014] Unused sequential element tmp_41_reg_22827_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7658]
WARNING: [Synth 8-6014] Unused sequential element tmp_40_reg_22817_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7657]
WARNING: [Synth 8-6014] Unused sequential element tmp_57_reg_22977_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7688]
WARNING: [Synth 8-6014] Unused sequential element tmp_56_reg_22967_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7687]
WARNING: [Synth 8-6014] Unused sequential element tmp_49_reg_22902_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7681]
WARNING: [Synth 8-6014] Unused sequential element tmp_52_reg_22932_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7684]
WARNING: [Synth 8-6014] Unused sequential element tmp_55_reg_22957_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7686]
WARNING: [Synth 8-6014] Unused sequential element tmp_53_reg_22942_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7685]
WARNING: [Synth 8-6014] Unused sequential element tmp_58_reg_22987_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7689]
WARNING: [Synth 8-6014] Unused sequential element tmp_51_reg_22922_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7683]
WARNING: [Synth 8-6014] Unused sequential element tmp_50_reg_22912_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7682]
WARNING: [Synth 8-6014] Unused sequential element tmp_67_reg_23072_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7468]
WARNING: [Synth 8-6014] Unused sequential element tmp_66_reg_23062_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7467]
WARNING: [Synth 8-6014] Unused sequential element tmp_59_reg_22997_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7461]
WARNING: [Synth 8-6014] Unused sequential element tmp_62_reg_23027_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7464]
WARNING: [Synth 8-6014] Unused sequential element tmp_64_reg_23047_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7466]
WARNING: [Synth 8-6014] Unused sequential element tmp_63_reg_23037_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7465]
WARNING: [Synth 8-6014] Unused sequential element tmp_68_reg_23082_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7469]
WARNING: [Synth 8-6014] Unused sequential element tmp_61_reg_23017_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7463]
WARNING: [Synth 8-6014] Unused sequential element tmp_60_reg_23007_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7462]
WARNING: [Synth 8-6014] Unused sequential element tmp_77_reg_23167_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7503]
WARNING: [Synth 8-6014] Unused sequential element tmp_75_reg_23152_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7502]
WARNING: [Synth 8-6014] Unused sequential element tmp_69_reg_23092_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7496]
WARNING: [Synth 8-6014] Unused sequential element tmp_72_reg_23122_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7499]
WARNING: [Synth 8-6014] Unused sequential element tmp_74_reg_23142_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7501]
WARNING: [Synth 8-6014] Unused sequential element tmp_73_reg_23132_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7500]
WARNING: [Synth 8-6014] Unused sequential element tmp_78_reg_23177_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7504]
WARNING: [Synth 8-6014] Unused sequential element tmp_71_reg_23112_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7498]
WARNING: [Synth 8-6014] Unused sequential element tmp_70_reg_23102_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7497]
WARNING: [Synth 8-6014] Unused sequential element tmp_86_reg_23257_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7528]
WARNING: [Synth 8-6014] Unused sequential element tmp_85_reg_23247_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7527]
WARNING: [Synth 8-6014] Unused sequential element tmp_79_reg_23187_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7521]
WARNING: [Synth 8-6014] Unused sequential element tmp_82_reg_23217_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7524]
WARNING: [Synth 8-6014] Unused sequential element tmp_84_reg_23237_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7526]
WARNING: [Synth 8-6014] Unused sequential element tmp_83_reg_23227_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7525]
WARNING: [Synth 8-6014] Unused sequential element tmp_88_reg_23272_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7529]
WARNING: [Synth 8-6014] Unused sequential element tmp_81_reg_23207_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7523]
WARNING: [Synth 8-6014] Unused sequential element tmp_80_reg_23197_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7522]
WARNING: [Synth 8-6014] Unused sequential element tmp_89_reg_23282_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7546]
WARNING: [Synth 8-6014] Unused sequential element tmp_92_reg_23312_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7549]
WARNING: [Synth 8-6014] Unused sequential element tmp_91_reg_23302_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7548]
WARNING: [Synth 8-6014] Unused sequential element tmp_90_reg_23292_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7547]
WARNING: [Synth 8-6014] Unused sequential element tmp_96_reg_23352_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7553]
WARNING: [Synth 8-6014] Unused sequential element tmp_95_reg_23342_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7552]
WARNING: [Synth 8-6014] Unused sequential element tmp_94_reg_23332_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7551]
WARNING: [Synth 8-6014] Unused sequential element tmp_93_reg_23322_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7550]
WARNING: [Synth 8-6014] Unused sequential element tmp_97_reg_23362_reg was removed.  [/home/coder/sparse-pixels/hls_proj/scaling/8b/conv/ker5/conv-c2-f1/conv-p10-c2-f1/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s.v:7554]
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q155_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_15_reg_22507_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U351/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q157_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_13_reg_22497_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U350/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B2.
DSP Report: register w4_U/q9_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U344/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U343/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U343/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U343/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U343/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U343/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U343/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U343/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q163_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_7_reg_22467_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U347/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q159_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_11_reg_22487_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U349/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q161_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_9_reg_22477_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U348/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q153_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_17_reg_22517_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U352/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q165_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_5_reg_22457_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U346/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q167_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_3_reg_22447_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U345/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q138_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_33_reg_22602_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U361/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q140_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_31_reg_22592_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U360/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q8_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U353/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U354/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U354/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U354/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U354/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U354/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U354/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U354/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q146_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_25_reg_22562_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U357/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q142_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_29_reg_22582_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U359/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q144_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_27_reg_22572_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U358/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q136_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_35_reg_22612_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U362/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q148_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_23_reg_22552_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U356/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q150_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_21_reg_22542_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U355/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q121_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_51_reg_22697_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U371/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q123_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_49_reg_22687_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U370/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q7_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U363/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U365/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U365/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U365/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U365/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U365/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U365/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U365/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q129_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_43_reg_22657_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U367/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q125_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_47_reg_22677_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U369/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q127_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_45_reg_22667_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U368/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q119_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_53_reg_22707_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U372/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q131_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_41_reg_22647_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U366/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q133_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_39_reg_22632_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U364/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q104_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_69_reg_22792_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U381/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q106_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_67_reg_22782_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U380/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U373/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U376/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U376/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U376/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U376/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U376/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U376/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U376/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q112_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_61_reg_22752_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U377/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q108_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_65_reg_22772_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U379/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q110_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_63_reg_22762_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U378/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q102_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_71_reg_22802_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U382/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q114_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_59_reg_22737_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U375/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q116_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_57_reg_22727_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U374/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q87_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_87_reg_22887_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U391/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q89_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_85_reg_22877_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U390/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q5_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U383/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U387/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U387/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U387/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U387/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U387/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U387/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U387/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q95_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_79_reg_22842_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U386/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q91_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_83_reg_22867_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U389/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q93_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_81_reg_22857_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U388/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q85_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_89_reg_22897_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U392/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q97_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_77_reg_22832_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U385/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q99_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_75_reg_22822_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U384/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q70_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_105_reg_22982_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U401/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q72_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_103_reg_22972_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U400/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q4_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U393/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U398/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U398/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U398/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U398/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U398/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U398/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U398/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q78_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_97_reg_22937_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U396/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q74_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_101_reg_22962_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U399/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q76_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_99_reg_22947_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U397/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q68_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_107_reg_22992_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U402/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q80_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_95_reg_22927_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U395/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q82_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_93_reg_22917_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U394/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q53_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_123_reg_23077_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U411/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q55_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_121_reg_23067_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U410/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q3_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U403/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U409/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U409/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U409/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U409/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U409/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U409/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U409/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q61_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_115_reg_23032_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U406/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q57_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_119_reg_23052_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U408/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q59_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_117_reg_23042_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U407/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q51_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_125_reg_23087_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U412/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q63_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_113_reg_23022_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U405/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q65_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_111_reg_23012_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U404/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q36_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_141_reg_23172_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U421/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q38_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_139_reg_23157_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U419/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q2_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U413/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U420/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U420/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U420/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U420/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U420/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U420/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U420/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q44_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_133_reg_23127_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U416/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q40_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_137_reg_23147_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U418/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q42_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_135_reg_23137_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U417/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q34_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_143_reg_23182_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U422/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q46_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_131_reg_23117_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U415/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q48_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_129_reg_23107_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U414/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q19_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_159_reg_23262_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U430/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q21_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_157_reg_23252_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U429/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q1_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U423/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U431/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U431/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U431/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U431/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U431/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U431/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U431/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q27_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_151_reg_23222_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U426/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q23_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_155_reg_23242_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U428/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q25_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_153_reg_23232_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U427/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A*B''.
DSP Report: register w4_U/q17_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_161_reg_23277_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U432/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q29_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_149_reg_23212_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U425/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q31_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_147_reg_23202_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U424/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q2_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_177_reg_23357_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U440/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q4_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_175_reg_23347_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U439/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A2*B.
DSP Report: register w4_U/q0_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U433/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_7ns_11s_14_1_1_U442/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p, operation Mode is: C'+A*(B:0x68).
DSP Report: register mac_muladd_8s_7ns_11s_14_1_1_U442/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U442/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U442/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U442/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: operator mac_muladd_8s_7ns_11s_14_1_1_U442/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/m is absorbed into DSP mac_muladd_8s_7ns_11s_14_1_1_U442/hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q10_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_169_reg_23317_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U436/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q6_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_173_reg_23337_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U438/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q8_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_171_reg_23327_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U437/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q0_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_179_reg_23367_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U441/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q12_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_167_reg_23307_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U435/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: Generating DSP mac_muladd_8s_8s_14ns_14_1_1_U434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p, operation Mode is: C'+A''*B.
DSP Report: register w4_U/q14_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register w4_load_165_reg_23297_reg is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: register mac_muladd_8s_8s_14ns_14_1_1_U434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
DSP Report: operator mac_muladd_8s_8s_14ns_14_1_1_U434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/m is absorbed into DSP mac_muladd_8s_8s_14ns_14_1_1_U434/hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U/p.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:02:44 ; elapsed = 00:05:25 . Memory (MB): peak = 4771.523 ; gain = 2291.215 ; free physical = 566679 ; free virtual = 793851
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

ROM: Preliminary Mapping Report
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|Module Name                                                                                | RTL Object | Depth x Width | Implemented As | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom0       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom1       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom2       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom3       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom4       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom5       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom6       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom7       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom8       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom9       | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom10      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom11      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom12      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom13      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom14      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom15      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom16      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom17      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom18      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom19      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom20      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom21      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom22      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom23      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom24      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom25      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom26      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom27      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom28      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom29      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom30      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom31      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom32      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom33      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom34      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom35      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom36      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom37      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom38      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom39      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom40      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom41      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom42      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom43      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom44      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom45      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom46      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom47      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom48      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom49      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom50      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom51      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom52      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom53      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom54      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom55      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom56      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom57      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom58      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom59      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom60      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom61      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom62      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom63      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom64      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom65      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom66      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom67      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom68      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom69      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom70      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom71      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom72      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom73      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom74      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom75      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom76      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom77      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom78      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom79      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom80      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom81      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom82      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom83      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom84      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom85      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom86      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom87      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom88      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb | rom89      | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom0       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom0       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom1       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom1       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom2       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom2       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom3       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom3       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom4       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom4       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom5       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom5       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom6       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom6       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom7       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom7       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom8       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom8       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom9       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom9       | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom10      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom10      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom11      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom11      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom12      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom12      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom13      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom13      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom14      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom14      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom15      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom15      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom16      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom16      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom17      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom17      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom18      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom18      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom19      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom19      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom20      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom20      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom21      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom21      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom22      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom22      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom23      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom23      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom24      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom24      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom25      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom25      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom26      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom26      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom27      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom27      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom28      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom28      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom29      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom29      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom30      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom30      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom31      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom31      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom32      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom32      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom33      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom33      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom34      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom34      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom35      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom35      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom36      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom36      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom37      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom37      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom38      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom38      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom39      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom39      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom40      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom40      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom41      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom41      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom42      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom42      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom43      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom43      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom44      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom44      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom45      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom45      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom46      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom46      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom47      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom47      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom48      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom48      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom49      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom49      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom50      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom50      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom51      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom51      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom52      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom52      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom53      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom53      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom54      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom54      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom55      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom55      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom56      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom56      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom57      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom57      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom58      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom58      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom59      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom59      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom60      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom60      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom61      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom61      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom62      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom62      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom63      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom63      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom64      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom64      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom65      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom65      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom66      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom66      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom67      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom67      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom68      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom68      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom69      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom69      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom70      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom70      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom71      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom71      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom72      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom72      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom73      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom73      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom74      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom74      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom75      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom75      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom76      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom76      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom77      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom77      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom78      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom78      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom79      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom79      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom80      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom80      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom81      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom81      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom82      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom82      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom83      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom83      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom84      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud | rom84      | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | p_0_out    | 64x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | p_0_out    | 32x8          | LUT            | 
+-------------------------------------------------------------------------------------------+------------+---------------+----------------+


DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                  | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B2       | 8      | 8      | 14     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''      | 8      | 8      | 14     | -      | 14     | 0    | 2    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A2*B       | 8      | 8      | 14     | -      | 14     | 1    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*(B:0x68) | 8      | 8      | 11     | -      | 14     | 0    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B      | 8      | 8      | 14     | -      | 14     | 2    | 0    | 1    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:47 ; elapsed = 00:05:29 . Memory (MB): peak = 4771.523 ; gain = 2291.215 ; free physical = 562943 ; free virtual = 790119
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:56 ; elapsed = 00:05:38 . Memory (MB): peak = 4771.523 ; gain = 2291.215 ; free physical = 558725 ; free virtual = 785901
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:00 ; elapsed = 00:05:43 . Memory (MB): peak = 4771.523 ; gain = 2291.215 ; free physical = 558311 ; free virtual = 785551
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:01 ; elapsed = 00:05:43 . Memory (MB): peak = 4771.523 ; gain = 2291.215 ; free physical = 558318 ; free virtual = 785558
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:02 ; elapsed = 00:05:45 . Memory (MB): peak = 4771.523 ; gain = 2291.215 ; free physical = 566456 ; free virtual = 793714
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:03 ; elapsed = 00:05:45 . Memory (MB): peak = 4771.523 ; gain = 2291.215 ; free physical = 566698 ; free virtual = 793938
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:04 ; elapsed = 00:05:46 . Memory (MB): peak = 4771.523 ; gain = 2291.215 ; free physical = 566505 ; free virtual = 793763
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:04 ; elapsed = 00:05:46 . Memory (MB): peak = 4771.523 ; gain = 2291.215 ; free physical = 566551 ; free virtual = 793797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                                                  | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A*B)'   | 30     | 7      | 48     | -      | 14     | 0    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A*B')'  | 30     | 18     | 48     | -      | 14     | 0    | 1    | 1    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A*B''    | 30     | 18     | 48     | -      | 14     | 0    | 2    | 2    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | (C'+A'*B)'  | 30     | 18     | 48     | -      | 14     | 1    | 0    | 0    | -    | -     | 0    | 1    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
|hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s | C'+A''*B    | 30     | 18     | 48     | -      | 14     | 2    | 0    | 0    | -    | -     | 0    | 0    | 
+-----------------------------------------------------------------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY8  |  2000|
|3     |DSP48E2 |   100|
|4     |LUT1    |   116|
|5     |LUT2    |  6947|
|6     |LUT3    |  2887|
|7     |LUT4    |  9511|
|8     |LUT5    |  3923|
|9     |LUT6    | 11841|
|10    |MUXF7   |    15|
|11    |FDRE    |  5925|
|12    |FDSE    |   243|
|13    |IBUF    |   804|
|14    |OBUF    |    93|
+------+--------+------+

Report Instance Areas: 
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|      |Instance                                                              |Module                                                                                     |Cells |
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
|1     |top                                                                   |                                                                                           | 44406|
|2     |  Block_entry28_proc_U0                                               |hls_dummy_Block_entry28_proc                                                               |    80|
|3     |  sparse_arr_feat_conv1_out_10_U                                      |hls_dummy_fifo_w8_d2_S                                                                     |   242|
|4     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_629                                                        |   233|
|5     |  sparse_arr_feat_conv1_out_11_U                                      |hls_dummy_fifo_w8_d2_S_0                                                                   |    47|
|6     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_628                                                        |    38|
|7     |  sparse_arr_feat_conv1_out_12_U                                      |hls_dummy_fifo_w8_d2_S_1                                                                   |   298|
|8     |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_627                                                        |   287|
|9     |  sparse_arr_feat_conv1_out_13_U                                      |hls_dummy_fifo_w8_d2_S_2                                                                   |    49|
|10    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_626                                                        |    39|
|11    |  sparse_arr_feat_conv1_out_14_U                                      |hls_dummy_fifo_w8_d2_S_3                                                                   |   283|
|12    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_625                                                        |   272|
|13    |  sparse_arr_feat_conv1_out_15_U                                      |hls_dummy_fifo_w8_d2_S_4                                                                   |    48|
|14    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_624                                                        |    39|
|15    |  sparse_arr_feat_conv1_out_16_U                                      |hls_dummy_fifo_w8_d2_S_5                                                                   |   333|
|16    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_623                                                        |   323|
|17    |  sparse_arr_feat_conv1_out_17_U                                      |hls_dummy_fifo_w8_d2_S_6                                                                   |    62|
|18    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_622                                                        |    49|
|19    |  sparse_arr_feat_conv1_out_18_U                                      |hls_dummy_fifo_w8_d2_S_7                                                                   |   320|
|20    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_621                                                        |   310|
|21    |  sparse_arr_feat_conv1_out_19_U                                      |hls_dummy_fifo_w8_d2_S_8                                                                   |    60|
|22    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_620                                                        |    50|
|23    |  sparse_arr_feat_conv1_out_1_U                                       |hls_dummy_fifo_w8_d2_S_9                                                                   |    50|
|24    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_619                                                        |    39|
|25    |  sparse_arr_feat_conv1_out_2_U                                       |hls_dummy_fifo_w8_d2_S_10                                                                  |   180|
|26    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_618                                                        |   171|
|27    |  sparse_arr_feat_conv1_out_3_U                                       |hls_dummy_fifo_w8_d2_S_11                                                                  |    47|
|28    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_617                                                        |    38|
|29    |  sparse_arr_feat_conv1_out_4_U                                       |hls_dummy_fifo_w8_d2_S_12                                                                  |   193|
|30    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_616                                                        |   183|
|31    |  sparse_arr_feat_conv1_out_5_U                                       |hls_dummy_fifo_w8_d2_S_13                                                                  |    50|
|32    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_615                                                        |    38|
|33    |  sparse_arr_feat_conv1_out_6_U                                       |hls_dummy_fifo_w8_d2_S_14                                                                  |   224|
|34    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_614                                                        |   214|
|35    |  sparse_arr_feat_conv1_out_7_U                                       |hls_dummy_fifo_w8_d2_S_15                                                                  |    48|
|36    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_613                                                        |    38|
|37    |  sparse_arr_feat_conv1_out_8_U                                       |hls_dummy_fifo_w8_d2_S_16                                                                  |   210|
|38    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_612                                                        |   200|
|39    |  sparse_arr_feat_conv1_out_9_U                                       |hls_dummy_fifo_w8_d2_S_17                                                                  |    49|
|40    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_611                                                        |    38|
|41    |  sparse_arr_feat_conv1_out_U                                         |hls_dummy_fifo_w8_d2_S_18                                                                  |   146|
|42    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_610                                                        |   136|
|43    |  sparse_arr_feat_conv2_out_1_U                                       |hls_dummy_fifo_w8_d2_S_19                                                                  |    41|
|44    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_609                                                        |    32|
|45    |  sparse_arr_feat_conv2_out_2_U                                       |hls_dummy_fifo_w8_d2_S_20                                                                  |    42|
|46    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_608                                                        |    32|
|47    |  sparse_arr_feat_conv2_out_3_U                                       |hls_dummy_fifo_w8_d2_S_21                                                                  |    42|
|48    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_607                                                        |    32|
|49    |  sparse_arr_feat_conv2_out_4_U                                       |hls_dummy_fifo_w8_d2_S_22                                                                  |    42|
|50    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_606                                                        |    32|
|51    |  sparse_arr_feat_conv2_out_5_U                                       |hls_dummy_fifo_w8_d2_S_23                                                                  |    43|
|52    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_605                                                        |    32|
|53    |  sparse_arr_feat_conv2_out_6_U                                       |hls_dummy_fifo_w8_d2_S_24                                                                  |    42|
|54    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_604                                                        |    32|
|55    |  sparse_arr_feat_conv2_out_7_U                                       |hls_dummy_fifo_w8_d2_S_25                                                                  |    44|
|56    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_603                                                        |    32|
|57    |  sparse_arr_feat_conv2_out_8_U                                       |hls_dummy_fifo_w8_d2_S_26                                                                  |    41|
|58    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_602                                                        |    32|
|59    |  sparse_arr_feat_conv2_out_9_U                                       |hls_dummy_fifo_w8_d2_S_27                                                                  |    41|
|60    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_601                                                        |    32|
|61    |  sparse_arr_feat_conv2_out_U                                         |hls_dummy_fifo_w8_d2_S_28                                                                  |    44|
|62    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_600                                                        |    32|
|63    |  sparse_arr_feat_reduce_out_1_U                                      |hls_dummy_fifo_w8_d2_S_29                                                                  |   843|
|64    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_599                                                        |   834|
|65    |  sparse_arr_feat_reduce_out_2_U                                      |hls_dummy_fifo_w8_d2_S_30                                                                  |   844|
|66    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_598                                                        |   834|
|67    |  sparse_arr_feat_reduce_out_3_U                                      |hls_dummy_fifo_w8_d2_S_31                                                                  |   844|
|68    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_597                                                        |   834|
|69    |  sparse_arr_feat_reduce_out_4_U                                      |hls_dummy_fifo_w8_d2_S_32                                                                  |   844|
|70    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_596                                                        |   834|
|71    |  sparse_arr_feat_reduce_out_5_U                                      |hls_dummy_fifo_w8_d2_S_33                                                                  |   844|
|72    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_595                                                        |   835|
|73    |  sparse_arr_feat_reduce_out_6_U                                      |hls_dummy_fifo_w8_d2_S_34                                                                  |   844|
|74    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_594                                                        |   835|
|75    |  sparse_arr_feat_reduce_out_7_U                                      |hls_dummy_fifo_w8_d2_S_35                                                                  |   846|
|76    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_593                                                        |   835|
|77    |  sparse_arr_feat_reduce_out_8_U                                      |hls_dummy_fifo_w8_d2_S_36                                                                  |   845|
|78    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_592                                                        |   835|
|79    |  sparse_arr_feat_reduce_out_9_U                                      |hls_dummy_fifo_w8_d2_S_37                                                                  |   846|
|80    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg_591                                                        |   835|
|81    |  sparse_arr_feat_reduce_out_U                                        |hls_dummy_fifo_w8_d2_S_38                                                                  |   769|
|82    |    U_hls_dummy_fifo_w8_d2_S_ShiftReg                                 |hls_dummy_fifo_w8_d2_S_ShiftReg                                                            |   759|
|83    |  sparse_arr_hash_reduce_out_10_c22_channel_U                         |hls_dummy_fifo_w4_d2_S                                                                     |   103|
|84    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_590                                                        |    94|
|85    |  sparse_arr_hash_reduce_out_10_c_U                                   |hls_dummy_fifo_w4_d2_S_39                                                                  |    23|
|86    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_589                                                        |    14|
|87    |  sparse_arr_hash_reduce_out_11_c23_channel_U                         |hls_dummy_fifo_w4_d2_S_40                                                                  |   110|
|88    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_588                                                        |    98|
|89    |  sparse_arr_hash_reduce_out_11_c_U                                   |hls_dummy_fifo_w4_d2_S_41                                                                  |    22|
|90    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_587                                                        |    13|
|91    |  sparse_arr_hash_reduce_out_12_c24_channel_U                         |hls_dummy_fifo_w4_d2_S_42                                                                  |    94|
|92    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_586                                                        |    84|
|93    |  sparse_arr_hash_reduce_out_12_c_U                                   |hls_dummy_fifo_w4_d2_S_43                                                                  |    22|
|94    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_585                                                        |    13|
|95    |  sparse_arr_hash_reduce_out_13_c25_channel_U                         |hls_dummy_fifo_w4_d2_S_44                                                                  |   106|
|96    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_584                                                        |    97|
|97    |  sparse_arr_hash_reduce_out_13_c_U                                   |hls_dummy_fifo_w4_d2_S_45                                                                  |    22|
|98    |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_583                                                        |    13|
|99    |  sparse_arr_hash_reduce_out_14_c26_channel_U                         |hls_dummy_fifo_w4_d2_S_46                                                                  |   143|
|100   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_582                                                        |   133|
|101   |  sparse_arr_hash_reduce_out_14_c_U                                   |hls_dummy_fifo_w4_d2_S_47                                                                  |    22|
|102   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_581                                                        |    13|
|103   |  sparse_arr_hash_reduce_out_15_c27_channel_U                         |hls_dummy_fifo_w4_d2_S_48                                                                  |    97|
|104   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_580                                                        |    88|
|105   |  sparse_arr_hash_reduce_out_15_c_U                                   |hls_dummy_fifo_w4_d2_S_49                                                                  |    22|
|106   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_579                                                        |    13|
|107   |  sparse_arr_hash_reduce_out_16_c28_channel_U                         |hls_dummy_fifo_w4_d2_S_50                                                                  |   144|
|108   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_578                                                        |   132|
|109   |  sparse_arr_hash_reduce_out_16_c_U                                   |hls_dummy_fifo_w4_d2_S_51                                                                  |    22|
|110   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_577                                                        |    13|
|111   |  sparse_arr_hash_reduce_out_17_c29_channel_U                         |hls_dummy_fifo_w4_d2_S_52                                                                  |    97|
|112   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_576                                                        |    88|
|113   |  sparse_arr_hash_reduce_out_17_c_U                                   |hls_dummy_fifo_w4_d2_S_53                                                                  |    22|
|114   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_575                                                        |    13|
|115   |  sparse_arr_hash_reduce_out_18_c30_channel_U                         |hls_dummy_fifo_w4_d2_S_54                                                                  |   105|
|116   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_574                                                        |    95|
|117   |  sparse_arr_hash_reduce_out_18_c_U                                   |hls_dummy_fifo_w4_d2_S_55                                                                  |    22|
|118   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_573                                                        |    13|
|119   |  sparse_arr_hash_reduce_out_19_c31_channel_U                         |hls_dummy_fifo_w4_d2_S_56                                                                  |   104|
|120   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_572                                                        |    95|
|121   |  sparse_arr_hash_reduce_out_19_c_U                                   |hls_dummy_fifo_w4_d2_S_57                                                                  |    22|
|122   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_571                                                        |    13|
|123   |  sparse_arr_hash_reduce_out_1_c13_channel_U                          |hls_dummy_fifo_w4_d2_S_58                                                                  |    79|
|124   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_570                                                        |    69|
|125   |  sparse_arr_hash_reduce_out_1_c_U                                    |hls_dummy_fifo_w4_d2_S_59                                                                  |    23|
|126   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_569                                                        |    13|
|127   |  sparse_arr_hash_reduce_out_2_c14_channel_U                          |hls_dummy_fifo_w4_d2_S_60                                                                  |    72|
|128   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_568                                                        |    61|
|129   |  sparse_arr_hash_reduce_out_2_c_U                                    |hls_dummy_fifo_w4_d2_S_61                                                                  |    22|
|130   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_567                                                        |    13|
|131   |  sparse_arr_hash_reduce_out_3_c15_channel_U                          |hls_dummy_fifo_w4_d2_S_62                                                                  |    81|
|132   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_566                                                        |    72|
|133   |  sparse_arr_hash_reduce_out_3_c_U                                    |hls_dummy_fifo_w4_d2_S_63                                                                  |    22|
|134   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_565                                                        |    13|
|135   |  sparse_arr_hash_reduce_out_4_c16_channel_U                          |hls_dummy_fifo_w4_d2_S_64                                                                  |    85|
|136   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_564                                                        |    76|
|137   |  sparse_arr_hash_reduce_out_4_c_U                                    |hls_dummy_fifo_w4_d2_S_65                                                                  |    22|
|138   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_563                                                        |    13|
|139   |  sparse_arr_hash_reduce_out_5_c17_channel_U                          |hls_dummy_fifo_w4_d2_S_66                                                                  |    97|
|140   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_562                                                        |    88|
|141   |  sparse_arr_hash_reduce_out_5_c_U                                    |hls_dummy_fifo_w4_d2_S_67                                                                  |    25|
|142   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_561                                                        |    15|
|143   |  sparse_arr_hash_reduce_out_6_c18_channel_U                          |hls_dummy_fifo_w4_d2_S_68                                                                  |   131|
|144   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_560                                                        |   119|
|145   |  sparse_arr_hash_reduce_out_6_c_U                                    |hls_dummy_fifo_w4_d2_S_69                                                                  |    26|
|146   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_559                                                        |    15|
|147   |  sparse_arr_hash_reduce_out_7_c19_channel_U                          |hls_dummy_fifo_w4_d2_S_70                                                                  |    82|
|148   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_558                                                        |    73|
|149   |  sparse_arr_hash_reduce_out_7_c_U                                    |hls_dummy_fifo_w4_d2_S_71                                                                  |    24|
|150   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_557                                                        |    13|
|151   |  sparse_arr_hash_reduce_out_8_c20_channel_U                          |hls_dummy_fifo_w4_d2_S_72                                                                  |    90|
|152   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_556                                                        |    80|
|153   |  sparse_arr_hash_reduce_out_8_c_U                                    |hls_dummy_fifo_w4_d2_S_73                                                                  |    22|
|154   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_555                                                        |    13|
|155   |  sparse_arr_hash_reduce_out_9_c21_channel_U                          |hls_dummy_fifo_w4_d2_S_74                                                                  |    87|
|156   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_554                                                        |    76|
|157   |  sparse_arr_hash_reduce_out_9_c_U                                    |hls_dummy_fifo_w4_d2_S_75                                                                  |    22|
|158   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_553                                                        |    13|
|159   |  sparse_arr_hash_reduce_out_c12_channel_U                            |hls_dummy_fifo_w4_d2_S_76                                                                  |   117|
|160   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg_552                                                        |   108|
|161   |  sparse_arr_hash_reduce_out_c_U                                      |hls_dummy_fifo_w4_d2_S_77                                                                  |    22|
|162   |    U_hls_dummy_fifo_w4_d2_S_ShiftReg                                 |hls_dummy_fifo_w4_d2_S_ShiftReg                                                            |    13|
|163   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s               | 13741|
|164   |    mul_8s_7s_14_1_1_U119                                             |hls_dummy_mul_8s_7s_14_1_1                                                                 |     2|
|165   |    mul_8s_7s_14_1_1_U139                                             |hls_dummy_mul_8s_7s_14_1_1_363                                                             |     2|
|166   |    mul_8s_7s_14_1_1_U159                                             |hls_dummy_mul_8s_7s_14_1_1_364                                                             |     2|
|167   |    mul_8s_7s_14_1_1_U179                                             |hls_dummy_mul_8s_7s_14_1_1_365                                                             |     2|
|168   |    mul_8s_7s_14_1_1_U19                                              |hls_dummy_mul_8s_7s_14_1_1_366                                                             |     2|
|169   |    mul_8s_7s_14_1_1_U199                                             |hls_dummy_mul_8s_7s_14_1_1_367                                                             |     2|
|170   |    mul_8s_7s_14_1_1_U39                                              |hls_dummy_mul_8s_7s_14_1_1_368                                                             |     2|
|171   |    mul_8s_7s_14_1_1_U59                                              |hls_dummy_mul_8s_7s_14_1_1_369                                                             |     2|
|172   |    mul_8s_7s_14_1_1_U79                                              |hls_dummy_mul_8s_7s_14_1_1_370                                                             |     2|
|173   |    mul_8s_7s_14_1_1_U99                                              |hls_dummy_mul_8s_7s_14_1_1_371                                                             |     2|
|174   |    mul_8s_8s_14_1_1_U10                                              |hls_dummy_mul_8s_8s_14_1_1_372                                                             |    22|
|175   |    mul_8s_8s_14_1_1_U100                                             |hls_dummy_mul_8s_8s_14_1_1_373                                                             |    38|
|176   |    mul_8s_8s_14_1_1_U101                                             |hls_dummy_mul_8s_8s_14_1_1_374                                                             |    22|
|177   |    mul_8s_8s_14_1_1_U102                                             |hls_dummy_mul_8s_8s_14_1_1_375                                                             |    27|
|178   |    mul_8s_8s_14_1_1_U103                                             |hls_dummy_mul_8s_8s_14_1_1_376                                                             |    35|
|179   |    mul_8s_8s_14_1_1_U104                                             |hls_dummy_mul_8s_8s_14_1_1_377                                                             |    28|
|180   |    mul_8s_8s_14_1_1_U105                                             |hls_dummy_mul_8s_8s_14_1_1_378                                                             |    17|
|181   |    mul_8s_8s_14_1_1_U106                                             |hls_dummy_mul_8s_8s_14_1_1_379                                                             |    28|
|182   |    mul_8s_8s_14_1_1_U107                                             |hls_dummy_mul_8s_8s_14_1_1_380                                                             |    28|
|183   |    mul_8s_8s_14_1_1_U108                                             |hls_dummy_mul_8s_8s_14_1_1_381                                                             |    22|
|184   |    mul_8s_8s_14_1_1_U109                                             |hls_dummy_mul_8s_8s_14_1_1_382                                                             |    38|
|185   |    mul_8s_8s_14_1_1_U11                                              |hls_dummy_mul_8s_8s_14_1_1_383                                                             |    28|
|186   |    mul_8s_8s_14_1_1_U110                                             |hls_dummy_mul_8s_8s_14_1_1_384                                                             |    22|
|187   |    mul_8s_8s_14_1_1_U111                                             |hls_dummy_mul_8s_8s_14_1_1_385                                                             |    34|
|188   |    mul_8s_8s_14_1_1_U112                                             |hls_dummy_mul_8s_8s_14_1_1_386                                                             |    28|
|189   |    mul_8s_8s_14_1_1_U113                                             |hls_dummy_mul_8s_8s_14_1_1_387                                                             |    31|
|190   |    mul_8s_8s_14_1_1_U114                                             |hls_dummy_mul_8s_8s_14_1_1_388                                                             |    17|
|191   |    mul_8s_8s_14_1_1_U115                                             |hls_dummy_mul_8s_8s_14_1_1_389                                                             |    38|
|192   |    mul_8s_8s_14_1_1_U116                                             |hls_dummy_mul_8s_8s_14_1_1_390                                                             |    22|
|193   |    mul_8s_8s_14_1_1_U117                                             |hls_dummy_mul_8s_8s_14_1_1_391                                                             |    28|
|194   |    mul_8s_8s_14_1_1_U118                                             |hls_dummy_mul_8s_8s_14_1_1_392                                                             |    38|
|195   |    mul_8s_8s_14_1_1_U12                                              |hls_dummy_mul_8s_8s_14_1_1_393                                                             |    28|
|196   |    mul_8s_8s_14_1_1_U120                                             |hls_dummy_mul_8s_8s_14_1_1_394                                                             |    22|
|197   |    mul_8s_8s_14_1_1_U121                                             |hls_dummy_mul_8s_8s_14_1_1_395                                                             |    27|
|198   |    mul_8s_8s_14_1_1_U122                                             |hls_dummy_mul_8s_8s_14_1_1_396                                                             |    35|
|199   |    mul_8s_8s_14_1_1_U123                                             |hls_dummy_mul_8s_8s_14_1_1_397                                                             |    28|
|200   |    mul_8s_8s_14_1_1_U124                                             |hls_dummy_mul_8s_8s_14_1_1_398                                                             |    16|
|201   |    mul_8s_8s_14_1_1_U125                                             |hls_dummy_mul_8s_8s_14_1_1_399                                                             |    28|
|202   |    mul_8s_8s_14_1_1_U126                                             |hls_dummy_mul_8s_8s_14_1_1_400                                                             |    28|
|203   |    mul_8s_8s_14_1_1_U127                                             |hls_dummy_mul_8s_8s_14_1_1_401                                                             |    22|
|204   |    mul_8s_8s_14_1_1_U128                                             |hls_dummy_mul_8s_8s_14_1_1_402                                                             |    38|
|205   |    mul_8s_8s_14_1_1_U129                                             |hls_dummy_mul_8s_8s_14_1_1_403                                                             |    22|
|206   |    mul_8s_8s_14_1_1_U13                                              |hls_dummy_mul_8s_8s_14_1_1_404                                                             |    22|
|207   |    mul_8s_8s_14_1_1_U130                                             |hls_dummy_mul_8s_8s_14_1_1_405                                                             |    34|
|208   |    mul_8s_8s_14_1_1_U131                                             |hls_dummy_mul_8s_8s_14_1_1_406                                                             |    28|
|209   |    mul_8s_8s_14_1_1_U132                                             |hls_dummy_mul_8s_8s_14_1_1_407                                                             |    31|
|210   |    mul_8s_8s_14_1_1_U133                                             |hls_dummy_mul_8s_8s_14_1_1_408                                                             |    17|
|211   |    mul_8s_8s_14_1_1_U134                                             |hls_dummy_mul_8s_8s_14_1_1_409                                                             |    38|
|212   |    mul_8s_8s_14_1_1_U135                                             |hls_dummy_mul_8s_8s_14_1_1_410                                                             |    22|
|213   |    mul_8s_8s_14_1_1_U136                                             |hls_dummy_mul_8s_8s_14_1_1_411                                                             |    28|
|214   |    mul_8s_8s_14_1_1_U137                                             |hls_dummy_mul_8s_8s_14_1_1_412                                                             |    38|
|215   |    mul_8s_8s_14_1_1_U138                                             |hls_dummy_mul_8s_8s_14_1_1_413                                                             |    22|
|216   |    mul_8s_8s_14_1_1_U14                                              |hls_dummy_mul_8s_8s_14_1_1_414                                                             |    38|
|217   |    mul_8s_8s_14_1_1_U140                                             |hls_dummy_mul_8s_8s_14_1_1_415                                                             |    28|
|218   |    mul_8s_8s_14_1_1_U141                                             |hls_dummy_mul_8s_8s_14_1_1_416                                                             |    34|
|219   |    mul_8s_8s_14_1_1_U142                                             |hls_dummy_mul_8s_8s_14_1_1_417                                                             |    28|
|220   |    mul_8s_8s_14_1_1_U143                                             |hls_dummy_mul_8s_8s_14_1_1_418                                                             |    16|
|221   |    mul_8s_8s_14_1_1_U144                                             |hls_dummy_mul_8s_8s_14_1_1_419                                                             |    28|
|222   |    mul_8s_8s_14_1_1_U145                                             |hls_dummy_mul_8s_8s_14_1_1_420                                                             |    28|
|223   |    mul_8s_8s_14_1_1_U146                                             |hls_dummy_mul_8s_8s_14_1_1_421                                                             |    22|
|224   |    mul_8s_8s_14_1_1_U147                                             |hls_dummy_mul_8s_8s_14_1_1_422                                                             |    38|
|225   |    mul_8s_8s_14_1_1_U148                                             |hls_dummy_mul_8s_8s_14_1_1_423                                                             |    22|
|226   |    mul_8s_8s_14_1_1_U149                                             |hls_dummy_mul_8s_8s_14_1_1_424                                                             |    34|
|227   |    mul_8s_8s_14_1_1_U15                                              |hls_dummy_mul_8s_8s_14_1_1_425                                                             |    22|
|228   |    mul_8s_8s_14_1_1_U150                                             |hls_dummy_mul_8s_8s_14_1_1_426                                                             |    28|
|229   |    mul_8s_8s_14_1_1_U151                                             |hls_dummy_mul_8s_8s_14_1_1_427                                                             |    31|
|230   |    mul_8s_8s_14_1_1_U152                                             |hls_dummy_mul_8s_8s_14_1_1_428                                                             |    17|
|231   |    mul_8s_8s_14_1_1_U153                                             |hls_dummy_mul_8s_8s_14_1_1_429                                                             |    38|
|232   |    mul_8s_8s_14_1_1_U154                                             |hls_dummy_mul_8s_8s_14_1_1_430                                                             |    22|
|233   |    mul_8s_8s_14_1_1_U155                                             |hls_dummy_mul_8s_8s_14_1_1_431                                                             |    28|
|234   |    mul_8s_8s_14_1_1_U156                                             |hls_dummy_mul_8s_8s_14_1_1_432                                                             |    38|
|235   |    mul_8s_8s_14_1_1_U157                                             |hls_dummy_mul_8s_8s_14_1_1_433                                                             |    22|
|236   |    mul_8s_8s_14_1_1_U158                                             |hls_dummy_mul_8s_8s_14_1_1_434                                                             |    27|
|237   |    mul_8s_8s_14_1_1_U16                                              |hls_dummy_mul_8s_8s_14_1_1_435                                                             |    34|
|238   |    mul_8s_8s_14_1_1_U160                                             |hls_dummy_mul_8s_8s_14_1_1_436                                                             |    35|
|239   |    mul_8s_8s_14_1_1_U161                                             |hls_dummy_mul_8s_8s_14_1_1_437                                                             |    28|
|240   |    mul_8s_8s_14_1_1_U162                                             |hls_dummy_mul_8s_8s_14_1_1_438                                                             |    16|
|241   |    mul_8s_8s_14_1_1_U163                                             |hls_dummy_mul_8s_8s_14_1_1_439                                                             |    28|
|242   |    mul_8s_8s_14_1_1_U164                                             |hls_dummy_mul_8s_8s_14_1_1_440                                                             |    28|
|243   |    mul_8s_8s_14_1_1_U165                                             |hls_dummy_mul_8s_8s_14_1_1_441                                                             |    22|
|244   |    mul_8s_8s_14_1_1_U166                                             |hls_dummy_mul_8s_8s_14_1_1_442                                                             |    38|
|245   |    mul_8s_8s_14_1_1_U167                                             |hls_dummy_mul_8s_8s_14_1_1_443                                                             |    22|
|246   |    mul_8s_8s_14_1_1_U168                                             |hls_dummy_mul_8s_8s_14_1_1_444                                                             |    34|
|247   |    mul_8s_8s_14_1_1_U169                                             |hls_dummy_mul_8s_8s_14_1_1_445                                                             |    28|
|248   |    mul_8s_8s_14_1_1_U17                                              |hls_dummy_mul_8s_8s_14_1_1_446                                                             |    28|
|249   |    mul_8s_8s_14_1_1_U170                                             |hls_dummy_mul_8s_8s_14_1_1_447                                                             |    31|
|250   |    mul_8s_8s_14_1_1_U171                                             |hls_dummy_mul_8s_8s_14_1_1_448                                                             |    17|
|251   |    mul_8s_8s_14_1_1_U172                                             |hls_dummy_mul_8s_8s_14_1_1_449                                                             |    38|
|252   |    mul_8s_8s_14_1_1_U173                                             |hls_dummy_mul_8s_8s_14_1_1_450                                                             |    22|
|253   |    mul_8s_8s_14_1_1_U174                                             |hls_dummy_mul_8s_8s_14_1_1_451                                                             |    28|
|254   |    mul_8s_8s_14_1_1_U175                                             |hls_dummy_mul_8s_8s_14_1_1_452                                                             |    38|
|255   |    mul_8s_8s_14_1_1_U176                                             |hls_dummy_mul_8s_8s_14_1_1_453                                                             |    22|
|256   |    mul_8s_8s_14_1_1_U177                                             |hls_dummy_mul_8s_8s_14_1_1_454                                                             |    28|
|257   |    mul_8s_8s_14_1_1_U178                                             |hls_dummy_mul_8s_8s_14_1_1_455                                                             |    34|
|258   |    mul_8s_8s_14_1_1_U18                                              |hls_dummy_mul_8s_8s_14_1_1_456                                                             |    31|
|259   |    mul_8s_8s_14_1_1_U180                                             |hls_dummy_mul_8s_8s_14_1_1_457                                                             |    28|
|260   |    mul_8s_8s_14_1_1_U181                                             |hls_dummy_mul_8s_8s_14_1_1_458                                                             |    17|
|261   |    mul_8s_8s_14_1_1_U182                                             |hls_dummy_mul_8s_8s_14_1_1_459                                                             |    28|
|262   |    mul_8s_8s_14_1_1_U183                                             |hls_dummy_mul_8s_8s_14_1_1_460                                                             |    28|
|263   |    mul_8s_8s_14_1_1_U184                                             |hls_dummy_mul_8s_8s_14_1_1_461                                                             |    22|
|264   |    mul_8s_8s_14_1_1_U185                                             |hls_dummy_mul_8s_8s_14_1_1_462                                                             |    38|
|265   |    mul_8s_8s_14_1_1_U186                                             |hls_dummy_mul_8s_8s_14_1_1_463                                                             |    22|
|266   |    mul_8s_8s_14_1_1_U187                                             |hls_dummy_mul_8s_8s_14_1_1_464                                                             |    34|
|267   |    mul_8s_8s_14_1_1_U188                                             |hls_dummy_mul_8s_8s_14_1_1_465                                                             |    28|
|268   |    mul_8s_8s_14_1_1_U189                                             |hls_dummy_mul_8s_8s_14_1_1_466                                                             |    31|
|269   |    mul_8s_8s_14_1_1_U190                                             |hls_dummy_mul_8s_8s_14_1_1_467                                                             |    17|
|270   |    mul_8s_8s_14_1_1_U191                                             |hls_dummy_mul_8s_8s_14_1_1_468                                                             |    38|
|271   |    mul_8s_8s_14_1_1_U192                                             |hls_dummy_mul_8s_8s_14_1_1_469                                                             |    22|
|272   |    mul_8s_8s_14_1_1_U193                                             |hls_dummy_mul_8s_8s_14_1_1_470                                                             |    28|
|273   |    mul_8s_8s_14_1_1_U194                                             |hls_dummy_mul_8s_8s_14_1_1_471                                                             |    38|
|274   |    mul_8s_8s_14_1_1_U195                                             |hls_dummy_mul_8s_8s_14_1_1_472                                                             |    22|
|275   |    mul_8s_8s_14_1_1_U196                                             |hls_dummy_mul_8s_8s_14_1_1_473                                                             |    28|
|276   |    mul_8s_8s_14_1_1_U197                                             |hls_dummy_mul_8s_8s_14_1_1_474                                                             |    34|
|277   |    mul_8s_8s_14_1_1_U198                                             |hls_dummy_mul_8s_8s_14_1_1_475                                                             |    28|
|278   |    mul_8s_8s_14_1_1_U20                                              |hls_dummy_mul_8s_8s_14_1_1_476                                                             |    22|
|279   |    mul_8s_8s_14_1_1_U21                                              |hls_dummy_mul_8s_8s_14_1_1_477                                                             |    38|
|280   |    mul_8s_8s_14_1_1_U22                                              |hls_dummy_mul_8s_8s_14_1_1_478                                                             |    22|
|281   |    mul_8s_8s_14_1_1_U23                                              |hls_dummy_mul_8s_8s_14_1_1_479                                                             |    28|
|282   |    mul_8s_8s_14_1_1_U24                                              |hls_dummy_mul_8s_8s_14_1_1_480                                                             |    38|
|283   |    mul_8s_8s_14_1_1_U25                                              |hls_dummy_mul_8s_8s_14_1_1_481                                                             |    22|
|284   |    mul_8s_8s_14_1_1_U26                                              |hls_dummy_mul_8s_8s_14_1_1_482                                                             |    27|
|285   |    mul_8s_8s_14_1_1_U27                                              |hls_dummy_mul_8s_8s_14_1_1_483                                                             |    35|
|286   |    mul_8s_8s_14_1_1_U28                                              |hls_dummy_mul_8s_8s_14_1_1_484                                                             |    28|
|287   |    mul_8s_8s_14_1_1_U29                                              |hls_dummy_mul_8s_8s_14_1_1_485                                                             |    16|
|288   |    mul_8s_8s_14_1_1_U30                                              |hls_dummy_mul_8s_8s_14_1_1_486                                                             |    28|
|289   |    mul_8s_8s_14_1_1_U31                                              |hls_dummy_mul_8s_8s_14_1_1_487                                                             |    28|
|290   |    mul_8s_8s_14_1_1_U32                                              |hls_dummy_mul_8s_8s_14_1_1_488                                                             |    22|
|291   |    mul_8s_8s_14_1_1_U33                                              |hls_dummy_mul_8s_8s_14_1_1_489                                                             |    38|
|292   |    mul_8s_8s_14_1_1_U34                                              |hls_dummy_mul_8s_8s_14_1_1_490                                                             |    22|
|293   |    mul_8s_8s_14_1_1_U35                                              |hls_dummy_mul_8s_8s_14_1_1_491                                                             |    35|
|294   |    mul_8s_8s_14_1_1_U36                                              |hls_dummy_mul_8s_8s_14_1_1_492                                                             |    27|
|295   |    mul_8s_8s_14_1_1_U37                                              |hls_dummy_mul_8s_8s_14_1_1_493                                                             |    31|
|296   |    mul_8s_8s_14_1_1_U38                                              |hls_dummy_mul_8s_8s_14_1_1_494                                                             |    16|
|297   |    mul_8s_8s_14_1_1_U40                                              |hls_dummy_mul_8s_8s_14_1_1_495                                                             |    38|
|298   |    mul_8s_8s_14_1_1_U41                                              |hls_dummy_mul_8s_8s_14_1_1_496                                                             |    22|
|299   |    mul_8s_8s_14_1_1_U42                                              |hls_dummy_mul_8s_8s_14_1_1_497                                                             |    28|
|300   |    mul_8s_8s_14_1_1_U43                                              |hls_dummy_mul_8s_8s_14_1_1_498                                                             |    38|
|301   |    mul_8s_8s_14_1_1_U44                                              |hls_dummy_mul_8s_8s_14_1_1_499                                                             |    22|
|302   |    mul_8s_8s_14_1_1_U45                                              |hls_dummy_mul_8s_8s_14_1_1_500                                                             |    27|
|303   |    mul_8s_8s_14_1_1_U46                                              |hls_dummy_mul_8s_8s_14_1_1_501                                                             |    35|
|304   |    mul_8s_8s_14_1_1_U47                                              |hls_dummy_mul_8s_8s_14_1_1_502                                                             |    28|
|305   |    mul_8s_8s_14_1_1_U48                                              |hls_dummy_mul_8s_8s_14_1_1_503                                                             |    17|
|306   |    mul_8s_8s_14_1_1_U49                                              |hls_dummy_mul_8s_8s_14_1_1_504                                                             |    28|
|307   |    mul_8s_8s_14_1_1_U50                                              |hls_dummy_mul_8s_8s_14_1_1_505                                                             |    28|
|308   |    mul_8s_8s_14_1_1_U51                                              |hls_dummy_mul_8s_8s_14_1_1_506                                                             |    22|
|309   |    mul_8s_8s_14_1_1_U52                                              |hls_dummy_mul_8s_8s_14_1_1_507                                                             |    38|
|310   |    mul_8s_8s_14_1_1_U53                                              |hls_dummy_mul_8s_8s_14_1_1_508                                                             |    22|
|311   |    mul_8s_8s_14_1_1_U54                                              |hls_dummy_mul_8s_8s_14_1_1_509                                                             |    35|
|312   |    mul_8s_8s_14_1_1_U55                                              |hls_dummy_mul_8s_8s_14_1_1_510                                                             |    27|
|313   |    mul_8s_8s_14_1_1_U56                                              |hls_dummy_mul_8s_8s_14_1_1_511                                                             |    31|
|314   |    mul_8s_8s_14_1_1_U57                                              |hls_dummy_mul_8s_8s_14_1_1_512                                                             |    17|
|315   |    mul_8s_8s_14_1_1_U58                                              |hls_dummy_mul_8s_8s_14_1_1_513                                                             |    38|
|316   |    mul_8s_8s_14_1_1_U60                                              |hls_dummy_mul_8s_8s_14_1_1_514                                                             |    22|
|317   |    mul_8s_8s_14_1_1_U61                                              |hls_dummy_mul_8s_8s_14_1_1_515                                                             |    28|
|318   |    mul_8s_8s_14_1_1_U62                                              |hls_dummy_mul_8s_8s_14_1_1_516                                                             |    38|
|319   |    mul_8s_8s_14_1_1_U63                                              |hls_dummy_mul_8s_8s_14_1_1_517                                                             |    22|
|320   |    mul_8s_8s_14_1_1_U64                                              |hls_dummy_mul_8s_8s_14_1_1_518                                                             |    28|
|321   |    mul_8s_8s_14_1_1_U65                                              |hls_dummy_mul_8s_8s_14_1_1_519                                                             |    34|
|322   |    mul_8s_8s_14_1_1_U66                                              |hls_dummy_mul_8s_8s_14_1_1_520                                                             |    28|
|323   |    mul_8s_8s_14_1_1_U67                                              |hls_dummy_mul_8s_8s_14_1_1_521                                                             |    17|
|324   |    mul_8s_8s_14_1_1_U68                                              |hls_dummy_mul_8s_8s_14_1_1_522                                                             |    28|
|325   |    mul_8s_8s_14_1_1_U69                                              |hls_dummy_mul_8s_8s_14_1_1_523                                                             |    28|
|326   |    mul_8s_8s_14_1_1_U70                                              |hls_dummy_mul_8s_8s_14_1_1_524                                                             |    22|
|327   |    mul_8s_8s_14_1_1_U71                                              |hls_dummy_mul_8s_8s_14_1_1_525                                                             |    38|
|328   |    mul_8s_8s_14_1_1_U72                                              |hls_dummy_mul_8s_8s_14_1_1_526                                                             |    22|
|329   |    mul_8s_8s_14_1_1_U73                                              |hls_dummy_mul_8s_8s_14_1_1_527                                                             |    34|
|330   |    mul_8s_8s_14_1_1_U74                                              |hls_dummy_mul_8s_8s_14_1_1_528                                                             |    28|
|331   |    mul_8s_8s_14_1_1_U75                                              |hls_dummy_mul_8s_8s_14_1_1_529                                                             |    31|
|332   |    mul_8s_8s_14_1_1_U76                                              |hls_dummy_mul_8s_8s_14_1_1_530                                                             |    17|
|333   |    mul_8s_8s_14_1_1_U77                                              |hls_dummy_mul_8s_8s_14_1_1_531                                                             |    38|
|334   |    mul_8s_8s_14_1_1_U78                                              |hls_dummy_mul_8s_8s_14_1_1_532                                                             |    22|
|335   |    mul_8s_8s_14_1_1_U80                                              |hls_dummy_mul_8s_8s_14_1_1_533                                                             |    28|
|336   |    mul_8s_8s_14_1_1_U81                                              |hls_dummy_mul_8s_8s_14_1_1_534                                                             |    38|
|337   |    mul_8s_8s_14_1_1_U82                                              |hls_dummy_mul_8s_8s_14_1_1_535                                                             |    22|
|338   |    mul_8s_8s_14_1_1_U83                                              |hls_dummy_mul_8s_8s_14_1_1_536                                                             |    28|
|339   |    mul_8s_8s_14_1_1_U84                                              |hls_dummy_mul_8s_8s_14_1_1_537                                                             |    34|
|340   |    mul_8s_8s_14_1_1_U85                                              |hls_dummy_mul_8s_8s_14_1_1_538                                                             |    28|
|341   |    mul_8s_8s_14_1_1_U86                                              |hls_dummy_mul_8s_8s_14_1_1_539                                                             |    17|
|342   |    mul_8s_8s_14_1_1_U87                                              |hls_dummy_mul_8s_8s_14_1_1_540                                                             |    28|
|343   |    mul_8s_8s_14_1_1_U88                                              |hls_dummy_mul_8s_8s_14_1_1_541                                                             |    28|
|344   |    mul_8s_8s_14_1_1_U89                                              |hls_dummy_mul_8s_8s_14_1_1_542                                                             |    22|
|345   |    mul_8s_8s_14_1_1_U90                                              |hls_dummy_mul_8s_8s_14_1_1_543                                                             |    38|
|346   |    mul_8s_8s_14_1_1_U91                                              |hls_dummy_mul_8s_8s_14_1_1_544                                                             |    22|
|347   |    mul_8s_8s_14_1_1_U92                                              |hls_dummy_mul_8s_8s_14_1_1_545                                                             |    34|
|348   |    mul_8s_8s_14_1_1_U93                                              |hls_dummy_mul_8s_8s_14_1_1_546                                                             |    28|
|349   |    mul_8s_8s_14_1_1_U94                                              |hls_dummy_mul_8s_8s_14_1_1_547                                                             |    31|
|350   |    mul_8s_8s_14_1_1_U95                                              |hls_dummy_mul_8s_8s_14_1_1_548                                                             |    17|
|351   |    mul_8s_8s_14_1_1_U96                                              |hls_dummy_mul_8s_8s_14_1_1_549                                                             |    38|
|352   |    mul_8s_8s_14_1_1_U97                                              |hls_dummy_mul_8s_8s_14_1_1_550                                                             |    22|
|353   |    mul_8s_8s_14_1_1_U98                                              |hls_dummy_mul_8s_8s_14_1_1_551                                                             |    28|
|354   |    w2_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_1_2_3_s_w2_ROM_AUTbkb |  5131|
|355   |  sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_U0 |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s               | 11662|
|356   |    mac_muladd_8s_7ns_11s_14_1_1_U343                                 |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1                                                     |    60|
|357   |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_362                                         |    60|
|358   |    mac_muladd_8s_7ns_11s_14_1_1_U354                                 |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_78                                                  |    60|
|359   |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_361                                         |    60|
|360   |    mac_muladd_8s_7ns_11s_14_1_1_U365                                 |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_79                                                  |    58|
|361   |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_360                                         |    58|
|362   |    mac_muladd_8s_7ns_11s_14_1_1_U376                                 |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_80                                                  |    60|
|363   |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_359                                         |    60|
|364   |    mac_muladd_8s_7ns_11s_14_1_1_U387                                 |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_81                                                  |    61|
|365   |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_358                                         |    61|
|366   |    mac_muladd_8s_7ns_11s_14_1_1_U398                                 |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_82                                                  |    59|
|367   |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_357                                         |    59|
|368   |    mac_muladd_8s_7ns_11s_14_1_1_U409                                 |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_83                                                  |    59|
|369   |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_356                                         |    59|
|370   |    mac_muladd_8s_7ns_11s_14_1_1_U420                                 |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_84                                                  |    58|
|371   |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_355                                         |    58|
|372   |    mac_muladd_8s_7ns_11s_14_1_1_U431                                 |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_85                                                  |    56|
|373   |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_354                                         |    56|
|374   |    mac_muladd_8s_7ns_11s_14_1_1_U442                                 |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_86                                                  |    59|
|375   |      hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0_U                |hls_dummy_mac_muladd_8s_7ns_11s_14_1_1_DSP48_0                                             |    59|
|376   |    mac_muladd_8s_8s_14ns_14_1_1_U344                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1                                                     |     8|
|377   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_353                                         |     8|
|378   |    mac_muladd_8s_8s_14ns_14_1_1_U345                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_87                                                  |    23|
|379   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_352                                         |    23|
|380   |    mac_muladd_8s_8s_14ns_14_1_1_U346                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_88                                                  |    21|
|381   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_351                                         |    21|
|382   |    mac_muladd_8s_8s_14ns_14_1_1_U347                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_89                                                  |    40|
|383   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_350                                         |    40|
|384   |    mac_muladd_8s_8s_14ns_14_1_1_U348                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_90                                                  |    21|
|385   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_349                                         |    21|
|386   |    mac_muladd_8s_8s_14ns_14_1_1_U349                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_91                                                  |    24|
|387   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_348                                         |    24|
|388   |    mac_muladd_8s_8s_14ns_14_1_1_U350                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_92                                                  |    38|
|389   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_347                                         |    38|
|390   |    mac_muladd_8s_8s_14ns_14_1_1_U351                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_93                                                  |    20|
|391   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_346                                         |    20|
|392   |    mac_muladd_8s_8s_14ns_14_1_1_U352                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_94                                                  |    35|
|393   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_345                                         |    35|
|394   |    mac_muladd_8s_8s_14ns_14_1_1_U353                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_95                                                  |     5|
|395   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_344                                         |     5|
|396   |    mac_muladd_8s_8s_14ns_14_1_1_U355                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_96                                                  |    24|
|397   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_343                                         |    24|
|398   |    mac_muladd_8s_8s_14ns_14_1_1_U356                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_97                                                  |    21|
|399   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_342                                         |    21|
|400   |    mac_muladd_8s_8s_14ns_14_1_1_U357                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_98                                                  |    35|
|401   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_341                                         |    35|
|402   |    mac_muladd_8s_8s_14ns_14_1_1_U358                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_99                                                  |    18|
|403   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_340                                         |    18|
|404   |    mac_muladd_8s_8s_14ns_14_1_1_U359                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_100                                                 |    19|
|405   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_339                                         |    19|
|406   |    mac_muladd_8s_8s_14ns_14_1_1_U360                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_101                                                 |    38|
|407   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_338                                         |    38|
|408   |    mac_muladd_8s_8s_14ns_14_1_1_U361                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_102                                                 |    16|
|409   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_337                                         |    16|
|410   |    mac_muladd_8s_8s_14ns_14_1_1_U362                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_103                                                 |    39|
|411   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_336                                         |    39|
|412   |    mac_muladd_8s_8s_14ns_14_1_1_U363                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_104                                                 |     8|
|413   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_335                                         |     8|
|414   |    mac_muladd_8s_8s_14ns_14_1_1_U364                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_105                                                 |    22|
|415   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_334                                         |    22|
|416   |    mac_muladd_8s_8s_14ns_14_1_1_U366                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_106                                                 |    23|
|417   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_333                                         |    23|
|418   |    mac_muladd_8s_8s_14ns_14_1_1_U367                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_107                                                 |    41|
|419   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_332                                         |    41|
|420   |    mac_muladd_8s_8s_14ns_14_1_1_U368                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_108                                                 |    19|
|421   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_331                                         |    19|
|422   |    mac_muladd_8s_8s_14ns_14_1_1_U369                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_109                                                 |    18|
|423   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_330                                         |    18|
|424   |    mac_muladd_8s_8s_14ns_14_1_1_U370                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_110                                                 |    35|
|425   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_329                                         |    35|
|426   |    mac_muladd_8s_8s_14ns_14_1_1_U371                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_111                                                 |    17|
|427   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_328                                         |    17|
|428   |    mac_muladd_8s_8s_14ns_14_1_1_U372                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_112                                                 |    40|
|429   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_327                                         |    40|
|430   |    mac_muladd_8s_8s_14ns_14_1_1_U373                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_113                                                 |     2|
|431   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_326                                         |     2|
|432   |    mac_muladd_8s_8s_14ns_14_1_1_U374                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_114                                                 |    22|
|433   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_325                                         |    22|
|434   |    mac_muladd_8s_8s_14ns_14_1_1_U375                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_115                                                 |    20|
|435   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_324                                         |    20|
|436   |    mac_muladd_8s_8s_14ns_14_1_1_U377                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_116                                                 |    38|
|437   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_323                                         |    38|
|438   |    mac_muladd_8s_8s_14ns_14_1_1_U378                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_117                                                 |    21|
|439   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_322                                         |    21|
|440   |    mac_muladd_8s_8s_14ns_14_1_1_U379                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_118                                                 |    21|
|441   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_321                                         |    21|
|442   |    mac_muladd_8s_8s_14ns_14_1_1_U380                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_119                                                 |    35|
|443   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_320                                         |    35|
|444   |    mac_muladd_8s_8s_14ns_14_1_1_U381                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_120                                                 |    17|
|445   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_319                                         |    17|
|446   |    mac_muladd_8s_8s_14ns_14_1_1_U382                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_121                                                 |    38|
|447   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_318                                         |    38|
|448   |    mac_muladd_8s_8s_14ns_14_1_1_U383                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_122                                                 |    10|
|449   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_317                                         |    10|
|450   |    mac_muladd_8s_8s_14ns_14_1_1_U384                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_123                                                 |    22|
|451   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_316                                         |    22|
|452   |    mac_muladd_8s_8s_14ns_14_1_1_U385                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_124                                                 |    19|
|453   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_315                                         |    19|
|454   |    mac_muladd_8s_8s_14ns_14_1_1_U386                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_125                                                 |    40|
|455   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_314                                         |    40|
|456   |    mac_muladd_8s_8s_14ns_14_1_1_U388                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_126                                                 |    18|
|457   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_313                                         |    18|
|458   |    mac_muladd_8s_8s_14ns_14_1_1_U389                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_127                                                 |    17|
|459   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_312                                         |    17|
|460   |    mac_muladd_8s_8s_14ns_14_1_1_U390                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_128                                                 |    34|
|461   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_311                                         |    34|
|462   |    mac_muladd_8s_8s_14ns_14_1_1_U391                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_129                                                 |    17|
|463   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_310                                         |    17|
|464   |    mac_muladd_8s_8s_14ns_14_1_1_U392                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_130                                                 |    35|
|465   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_309                                         |    35|
|466   |    mac_muladd_8s_8s_14ns_14_1_1_U393                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_131                                                 |     5|
|467   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_308                                         |     5|
|468   |    mac_muladd_8s_8s_14ns_14_1_1_U394                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_132                                                 |    22|
|469   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_307                                         |    22|
|470   |    mac_muladd_8s_8s_14ns_14_1_1_U395                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_133                                                 |    21|
|471   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_306                                         |    21|
|472   |    mac_muladd_8s_8s_14ns_14_1_1_U396                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_134                                                 |    36|
|473   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_305                                         |    36|
|474   |    mac_muladd_8s_8s_14ns_14_1_1_U397                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_135                                                 |    23|
|475   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_304                                         |    23|
|476   |    mac_muladd_8s_8s_14ns_14_1_1_U399                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_136                                                 |    20|
|477   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_303                                         |    20|
|478   |    mac_muladd_8s_8s_14ns_14_1_1_U400                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_137                                                 |    32|
|479   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_302                                         |    32|
|480   |    mac_muladd_8s_8s_14ns_14_1_1_U401                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_138                                                 |    19|
|481   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_301                                         |    19|
|482   |    mac_muladd_8s_8s_14ns_14_1_1_U402                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_139                                                 |    40|
|483   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_300                                         |    40|
|484   |    mac_muladd_8s_8s_14ns_14_1_1_U403                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_140                                                 |     9|
|485   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_299                                         |     9|
|486   |    mac_muladd_8s_8s_14ns_14_1_1_U404                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_141                                                 |    23|
|487   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_298                                         |    23|
|488   |    mac_muladd_8s_8s_14ns_14_1_1_U405                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_142                                                 |    24|
|489   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_297                                         |    24|
|490   |    mac_muladd_8s_8s_14ns_14_1_1_U406                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_143                                                 |    36|
|491   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_296                                         |    36|
|492   |    mac_muladd_8s_8s_14ns_14_1_1_U407                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_144                                                 |    22|
|493   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_295                                         |    22|
|494   |    mac_muladd_8s_8s_14ns_14_1_1_U408                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_145                                                 |    22|
|495   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_294                                         |    22|
|496   |    mac_muladd_8s_8s_14ns_14_1_1_U410                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_146                                                 |    34|
|497   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_293                                         |    34|
|498   |    mac_muladd_8s_8s_14ns_14_1_1_U411                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_147                                                 |    21|
|499   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_292                                         |    21|
|500   |    mac_muladd_8s_8s_14ns_14_1_1_U412                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_148                                                 |    38|
|501   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_291                                         |    38|
|502   |    mac_muladd_8s_8s_14ns_14_1_1_U413                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_149                                                 |     2|
|503   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_290                                         |     2|
|504   |    mac_muladd_8s_8s_14ns_14_1_1_U414                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_150                                                 |    19|
|505   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_289                                         |    19|
|506   |    mac_muladd_8s_8s_14ns_14_1_1_U415                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_151                                                 |    20|
|507   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_288                                         |    20|
|508   |    mac_muladd_8s_8s_14ns_14_1_1_U416                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_152                                                 |    36|
|509   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_287                                         |    36|
|510   |    mac_muladd_8s_8s_14ns_14_1_1_U417                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_153                                                 |    22|
|511   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_286                                         |    22|
|512   |    mac_muladd_8s_8s_14ns_14_1_1_U418                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_154                                                 |    24|
|513   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_285                                         |    24|
|514   |    mac_muladd_8s_8s_14ns_14_1_1_U419                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_155                                                 |    35|
|515   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_284                                         |    35|
|516   |    mac_muladd_8s_8s_14ns_14_1_1_U421                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_156                                                 |    20|
|517   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_283                                         |    20|
|518   |    mac_muladd_8s_8s_14ns_14_1_1_U422                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_157                                                 |    37|
|519   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_282                                         |    37|
|520   |    mac_muladd_8s_8s_14ns_14_1_1_U423                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_158                                                 |     9|
|521   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_281                                         |     9|
|522   |    mac_muladd_8s_8s_14ns_14_1_1_U424                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_159                                                 |    22|
|523   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_280                                         |    22|
|524   |    mac_muladd_8s_8s_14ns_14_1_1_U425                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_160                                                 |    20|
|525   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_279                                         |    20|
|526   |    mac_muladd_8s_8s_14ns_14_1_1_U426                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_161                                                 |    38|
|527   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_278                                         |    38|
|528   |    mac_muladd_8s_8s_14ns_14_1_1_U427                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_162                                                 |    21|
|529   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_277                                         |    21|
|530   |    mac_muladd_8s_8s_14ns_14_1_1_U428                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_163                                                 |    19|
|531   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_276                                         |    19|
|532   |    mac_muladd_8s_8s_14ns_14_1_1_U429                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_164                                                 |    34|
|533   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_275                                         |    34|
|534   |    mac_muladd_8s_8s_14ns_14_1_1_U430                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_165                                                 |    19|
|535   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_274                                         |    19|
|536   |    mac_muladd_8s_8s_14ns_14_1_1_U432                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_166                                                 |    35|
|537   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_273                                         |    35|
|538   |    mac_muladd_8s_8s_14ns_14_1_1_U433                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_167                                                 |     4|
|539   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_272                                         |     4|
|540   |    mac_muladd_8s_8s_14ns_14_1_1_U434                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_168                                                 |    21|
|541   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_271                                         |    21|
|542   |    mac_muladd_8s_8s_14ns_14_1_1_U435                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_169                                                 |    21|
|543   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_270                                         |    21|
|544   |    mac_muladd_8s_8s_14ns_14_1_1_U436                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_170                                                 |    36|
|545   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_269                                         |    36|
|546   |    mac_muladd_8s_8s_14ns_14_1_1_U437                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_171                                                 |    29|
|547   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_268                                         |    29|
|548   |    mac_muladd_8s_8s_14ns_14_1_1_U438                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_172                                                 |    26|
|549   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_267                                         |    26|
|550   |    mac_muladd_8s_8s_14ns_14_1_1_U439                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_173                                                 |    38|
|551   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_266                                         |    38|
|552   |    mac_muladd_8s_8s_14ns_14_1_1_U440                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_174                                                 |    24|
|553   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_265                                         |    24|
|554   |    mac_muladd_8s_8s_14ns_14_1_1_U441                                 |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_175                                                 |    44|
|555   |      hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1_U                |hls_dummy_mac_muladd_8s_8s_14ns_14_1_1_DSP48_1                                             |    44|
|556   |    mul_8s_8s_14_1_1_U253                                             |hls_dummy_mul_8s_8s_14_1_1                                                                 |    20|
|557   |    mul_8s_8s_14_1_1_U254                                             |hls_dummy_mul_8s_8s_14_1_1_176                                                             |    20|
|558   |    mul_8s_8s_14_1_1_U255                                             |hls_dummy_mul_8s_8s_14_1_1_177                                                             |    17|
|559   |    mul_8s_8s_14_1_1_U256                                             |hls_dummy_mul_8s_8s_14_1_1_178                                                             |    17|
|560   |    mul_8s_8s_14_1_1_U257                                             |hls_dummy_mul_8s_8s_14_1_1_179                                                             |    17|
|561   |    mul_8s_8s_14_1_1_U258                                             |hls_dummy_mul_8s_8s_14_1_1_180                                                             |    22|
|562   |    mul_8s_8s_14_1_1_U259                                             |hls_dummy_mul_8s_8s_14_1_1_181                                                             |    20|
|563   |    mul_8s_8s_14_1_1_U260                                             |hls_dummy_mul_8s_8s_14_1_1_182                                                             |    22|
|564   |    mul_8s_8s_14_1_1_U261                                             |hls_dummy_mul_8s_8s_14_1_1_183                                                             |    22|
|565   |    mul_8s_8s_14_1_1_U262                                             |hls_dummy_mul_8s_8s_14_1_1_184                                                             |    17|
|566   |    mul_8s_8s_14_1_1_U263                                             |hls_dummy_mul_8s_8s_14_1_1_185                                                             |    20|
|567   |    mul_8s_8s_14_1_1_U264                                             |hls_dummy_mul_8s_8s_14_1_1_186                                                             |    20|
|568   |    mul_8s_8s_14_1_1_U265                                             |hls_dummy_mul_8s_8s_14_1_1_187                                                             |    20|
|569   |    mul_8s_8s_14_1_1_U266                                             |hls_dummy_mul_8s_8s_14_1_1_188                                                             |    20|
|570   |    mul_8s_8s_14_1_1_U267                                             |hls_dummy_mul_8s_8s_14_1_1_189                                                             |    17|
|571   |    mul_8s_8s_14_1_1_U268                                             |hls_dummy_mul_8s_8s_14_1_1_190                                                             |    20|
|572   |    mul_8s_8s_14_1_1_U269                                             |hls_dummy_mul_8s_8s_14_1_1_191                                                             |    17|
|573   |    mul_8s_8s_14_1_1_U270                                             |hls_dummy_mul_8s_8s_14_1_1_192                                                             |    17|
|574   |    mul_8s_8s_14_1_1_U271                                             |hls_dummy_mul_8s_8s_14_1_1_193                                                             |    17|
|575   |    mul_8s_8s_14_1_1_U272                                             |hls_dummy_mul_8s_8s_14_1_1_194                                                             |    17|
|576   |    mul_8s_8s_14_1_1_U273                                             |hls_dummy_mul_8s_8s_14_1_1_195                                                             |    20|
|577   |    mul_8s_8s_14_1_1_U274                                             |hls_dummy_mul_8s_8s_14_1_1_196                                                             |    20|
|578   |    mul_8s_8s_14_1_1_U275                                             |hls_dummy_mul_8s_8s_14_1_1_197                                                             |    20|
|579   |    mul_8s_8s_14_1_1_U276                                             |hls_dummy_mul_8s_8s_14_1_1_198                                                             |    16|
|580   |    mul_8s_8s_14_1_1_U277                                             |hls_dummy_mul_8s_8s_14_1_1_199                                                             |    20|
|581   |    mul_8s_8s_14_1_1_U278                                             |hls_dummy_mul_8s_8s_14_1_1_200                                                             |    16|
|582   |    mul_8s_8s_14_1_1_U279                                             |hls_dummy_mul_8s_8s_14_1_1_201                                                             |    16|
|583   |    mul_8s_8s_14_1_1_U280                                             |hls_dummy_mul_8s_8s_14_1_1_202                                                             |    17|
|584   |    mul_8s_8s_14_1_1_U281                                             |hls_dummy_mul_8s_8s_14_1_1_203                                                             |    17|
|585   |    mul_8s_8s_14_1_1_U282                                             |hls_dummy_mul_8s_8s_14_1_1_204                                                             |    17|
|586   |    mul_8s_8s_14_1_1_U283                                             |hls_dummy_mul_8s_8s_14_1_1_205                                                             |    20|
|587   |    mul_8s_8s_14_1_1_U284                                             |hls_dummy_mul_8s_8s_14_1_1_206                                                             |    20|
|588   |    mul_8s_8s_14_1_1_U285                                             |hls_dummy_mul_8s_8s_14_1_1_207                                                             |    17|
|589   |    mul_8s_8s_14_1_1_U286                                             |hls_dummy_mul_8s_8s_14_1_1_208                                                             |    20|
|590   |    mul_8s_8s_14_1_1_U287                                             |hls_dummy_mul_8s_8s_14_1_1_209                                                             |    17|
|591   |    mul_8s_8s_14_1_1_U288                                             |hls_dummy_mul_8s_8s_14_1_1_210                                                             |    17|
|592   |    mul_8s_8s_14_1_1_U289                                             |hls_dummy_mul_8s_8s_14_1_1_211                                                             |    17|
|593   |    mul_8s_8s_14_1_1_U290                                             |hls_dummy_mul_8s_8s_14_1_1_212                                                             |    17|
|594   |    mul_8s_8s_14_1_1_U291                                             |hls_dummy_mul_8s_8s_14_1_1_213                                                             |    17|
|595   |    mul_8s_8s_14_1_1_U292                                             |hls_dummy_mul_8s_8s_14_1_1_214                                                             |    17|
|596   |    mul_8s_8s_14_1_1_U293                                             |hls_dummy_mul_8s_8s_14_1_1_215                                                             |    20|
|597   |    mul_8s_8s_14_1_1_U294                                             |hls_dummy_mul_8s_8s_14_1_1_216                                                             |    17|
|598   |    mul_8s_8s_14_1_1_U295                                             |hls_dummy_mul_8s_8s_14_1_1_217                                                             |    20|
|599   |    mul_8s_8s_14_1_1_U296                                             |hls_dummy_mul_8s_8s_14_1_1_218                                                             |    17|
|600   |    mul_8s_8s_14_1_1_U297                                             |hls_dummy_mul_8s_8s_14_1_1_219                                                             |    17|
|601   |    mul_8s_8s_14_1_1_U298                                             |hls_dummy_mul_8s_8s_14_1_1_220                                                             |    17|
|602   |    mul_8s_8s_14_1_1_U299                                             |hls_dummy_mul_8s_8s_14_1_1_221                                                             |    17|
|603   |    mul_8s_8s_14_1_1_U300                                             |hls_dummy_mul_8s_8s_14_1_1_222                                                             |    17|
|604   |    mul_8s_8s_14_1_1_U301                                             |hls_dummy_mul_8s_8s_14_1_1_223                                                             |    17|
|605   |    mul_8s_8s_14_1_1_U302                                             |hls_dummy_mul_8s_8s_14_1_1_224                                                             |    17|
|606   |    mul_8s_8s_14_1_1_U303                                             |hls_dummy_mul_8s_8s_14_1_1_225                                                             |    17|
|607   |    mul_8s_8s_14_1_1_U304                                             |hls_dummy_mul_8s_8s_14_1_1_226                                                             |    20|
|608   |    mul_8s_8s_14_1_1_U305                                             |hls_dummy_mul_8s_8s_14_1_1_227                                                             |    17|
|609   |    mul_8s_8s_14_1_1_U306                                             |hls_dummy_mul_8s_8s_14_1_1_228                                                             |    17|
|610   |    mul_8s_8s_14_1_1_U307                                             |hls_dummy_mul_8s_8s_14_1_1_229                                                             |    17|
|611   |    mul_8s_8s_14_1_1_U308                                             |hls_dummy_mul_8s_8s_14_1_1_230                                                             |    17|
|612   |    mul_8s_8s_14_1_1_U309                                             |hls_dummy_mul_8s_8s_14_1_1_231                                                             |    17|
|613   |    mul_8s_8s_14_1_1_U310                                             |hls_dummy_mul_8s_8s_14_1_1_232                                                             |    17|
|614   |    mul_8s_8s_14_1_1_U311                                             |hls_dummy_mul_8s_8s_14_1_1_233                                                             |    17|
|615   |    mul_8s_8s_14_1_1_U312                                             |hls_dummy_mul_8s_8s_14_1_1_234                                                             |    17|
|616   |    mul_8s_8s_14_1_1_U313                                             |hls_dummy_mul_8s_8s_14_1_1_235                                                             |    20|
|617   |    mul_8s_8s_14_1_1_U314                                             |hls_dummy_mul_8s_8s_14_1_1_236                                                             |    17|
|618   |    mul_8s_8s_14_1_1_U315                                             |hls_dummy_mul_8s_8s_14_1_1_237                                                             |    17|
|619   |    mul_8s_8s_14_1_1_U316                                             |hls_dummy_mul_8s_8s_14_1_1_238                                                             |    17|
|620   |    mul_8s_8s_14_1_1_U317                                             |hls_dummy_mul_8s_8s_14_1_1_239                                                             |    17|
|621   |    mul_8s_8s_14_1_1_U318                                             |hls_dummy_mul_8s_8s_14_1_1_240                                                             |    17|
|622   |    mul_8s_8s_14_1_1_U319                                             |hls_dummy_mul_8s_8s_14_1_1_241                                                             |    17|
|623   |    mul_8s_8s_14_1_1_U320                                             |hls_dummy_mul_8s_8s_14_1_1_242                                                             |    17|
|624   |    mul_8s_8s_14_1_1_U321                                             |hls_dummy_mul_8s_8s_14_1_1_243                                                             |    17|
|625   |    mul_8s_8s_14_1_1_U322                                             |hls_dummy_mul_8s_8s_14_1_1_244                                                             |    22|
|626   |    mul_8s_8s_14_1_1_U323                                             |hls_dummy_mul_8s_8s_14_1_1_245                                                             |    17|
|627   |    mul_8s_8s_14_1_1_U324                                             |hls_dummy_mul_8s_8s_14_1_1_246                                                             |    17|
|628   |    mul_8s_8s_14_1_1_U325                                             |hls_dummy_mul_8s_8s_14_1_1_247                                                             |    17|
|629   |    mul_8s_8s_14_1_1_U326                                             |hls_dummy_mul_8s_8s_14_1_1_248                                                             |    17|
|630   |    mul_8s_8s_14_1_1_U327                                             |hls_dummy_mul_8s_8s_14_1_1_249                                                             |    17|
|631   |    mul_8s_8s_14_1_1_U328                                             |hls_dummy_mul_8s_8s_14_1_1_250                                                             |    17|
|632   |    mul_8s_8s_14_1_1_U329                                             |hls_dummy_mul_8s_8s_14_1_1_251                                                             |    17|
|633   |    mul_8s_8s_14_1_1_U330                                             |hls_dummy_mul_8s_8s_14_1_1_252                                                             |    17|
|634   |    mul_8s_8s_14_1_1_U331                                             |hls_dummy_mul_8s_8s_14_1_1_253                                                             |    22|
|635   |    mul_8s_8s_14_1_1_U332                                             |hls_dummy_mul_8s_8s_14_1_1_254                                                             |    17|
|636   |    mul_8s_8s_14_1_1_U333                                             |hls_dummy_mul_8s_8s_14_1_1_255                                                             |    17|
|637   |    mul_8s_8s_14_1_1_U334                                             |hls_dummy_mul_8s_8s_14_1_1_256                                                             |    17|
|638   |    mul_8s_8s_14_1_1_U335                                             |hls_dummy_mul_8s_8s_14_1_1_257                                                             |    17|
|639   |    mul_8s_8s_14_1_1_U336                                             |hls_dummy_mul_8s_8s_14_1_1_258                                                             |    17|
|640   |    mul_8s_8s_14_1_1_U337                                             |hls_dummy_mul_8s_8s_14_1_1_259                                                             |    17|
|641   |    mul_8s_8s_14_1_1_U338                                             |hls_dummy_mul_8s_8s_14_1_1_260                                                             |    17|
|642   |    mul_8s_8s_14_1_1_U339                                             |hls_dummy_mul_8s_8s_14_1_1_261                                                             |    17|
|643   |    mul_8s_8s_14_1_1_U340                                             |hls_dummy_mul_8s_8s_14_1_1_262                                                             |    22|
|644   |    mul_8s_8s_14_1_1_U341                                             |hls_dummy_mul_8s_8s_14_1_1_263                                                             |    17|
|645   |    mul_8s_8s_14_1_1_U342                                             |hls_dummy_mul_8s_8s_14_1_1_264                                                             |    16|
|646   |    w4_U                                                              |hls_dummy_sparse_conv_ap_fixed_ap_fixed_ap_uint_ap_fixed_ap_fixed_10_2_1_5_s_w4_ROM_AUTcud |  5174|
|647   |  sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4_U0   |hls_dummy_sparse_input_reduce_ap_fixed_8_2_5_3_0_ap_uint_10_10_10_1_10_4                   |  3760|
+------+----------------------------------------------------------------------+-------------------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:04 ; elapsed = 00:05:46 . Memory (MB): peak = 4771.523 ; gain = 2291.215 ; free physical = 566562 ; free virtual = 793802
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 255 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:04 ; elapsed = 00:05:46 . Memory (MB): peak = 4771.523 ; gain = 2291.215 ; free physical = 566560 ; free virtual = 793800
Synthesis Optimization Complete : Time (s): cpu = 00:03:04 ; elapsed = 00:05:46 . Memory (MB): peak = 4771.531 ; gain = 2291.215 ; free physical = 566559 ; free virtual = 793799
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.5 . Memory (MB): peak = 4771.531 ; gain = 0.000 ; free physical = 566776 ; free virtual = 794060
INFO: [Netlist 29-17] Analyzing 2920 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4827.551 ; gain = 0.000 ; free physical = 566432 ; free virtual = 793907
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 905 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 100 instances
  IBUF => IBUF (IBUFCTRL, INBUF): 804 instances

Synth Design complete | Checksum: 1bb0862d
INFO: [Common 17-83] Releasing license: Synthesis
157 Infos, 191 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:18 ; elapsed = 00:06:20 . Memory (MB): peak = 4827.551 ; gain = 2371.105 ; free physical = 566772 ; free virtual = 794247
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 4376.222; main = 4102.208; forked = 369.327
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 5739.809; main = 4827.555; forked = 968.281
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 4891.582 ; gain = 64.031 ; free physical = 563041 ; free virtual = 790639

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 4b893380

Time (s): cpu = 00:00:11 ; elapsed = 00:00:35 . Memory (MB): peak = 4931.160 ; gain = 39.578 ; free physical = 561282 ; free virtual = 789500

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 2 inverters resulting in an inversion of 15 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16c1b745a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4931.160 ; gain = 0.000 ; free physical = 565897 ; free virtual = 794130
INFO: [Opt 31-389] Phase Retarget created 3 cells and removed 5 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 128269b82

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4931.160 ; gain = 0.000 ; free physical = 565875 ; free virtual = 794101
INFO: [Opt 31-389] Phase Constant propagation created 8 cells and removed 21 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 130c907de

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 4931.160 ; gain = 0.000 ; free physical = 565839 ; free virtual = 794065
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 53cd1a56

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 4931.160 ; gain = 0.000 ; free physical = 565835 ; free virtual = 794061
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 8e368a66

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4931.160 ; gain = 0.000 ; free physical = 565839 ; free virtual = 794065
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               3  |               5  |                                              0  |
|  Constant propagation         |               8  |              21  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 909ca9cb

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4931.160 ; gain = 0.000 ; free physical = 565821 ; free virtual = 794047

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 909ca9cb

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.1 . Memory (MB): peak = 4931.160 ; gain = 0.000 ; free physical = 565663 ; free virtual = 793894

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 909ca9cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4931.160 ; gain = 0.000 ; free physical = 565663 ; free virtual = 793894

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4931.160 ; gain = 0.000 ; free physical = 565663 ; free virtual = 793894
Ending Netlist Obfuscation Task | Checksum: 909ca9cb

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4931.160 ; gain = 0.000 ; free physical = 565663 ; free virtual = 793894
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:51 . Memory (MB): peak = 4931.160 ; gain = 103.609 ; free physical = 565663 ; free virtual = 793894
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Tue Jul 22 17:45:01 2025...
