m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dd:/programs and tools/modelsim/examples
Edatamemory
Z0 w1589499209
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z6 dD:/PROGRAMS AND TOOLS/modelsim/examples/Pipelined processor/five-stage-pipelined-processor-
Z7 8D:/PROGRAMS AND TOOLS/modelsim/examples/Pipelined processor/five-stage-pipelined-processor-/data_memory.vhd
Z8 FD:/PROGRAMS AND TOOLS/modelsim/examples/Pipelined processor/five-stage-pipelined-processor-/data_memory.vhd
l0
L6
VLI=]Si`ol[MYW7dUCo:4[2
!s100 KK7DZO5__:G]mMPMO@g3U3
Z9 OP;C;10.4a;61
32
Z10 !s110 1589507922
!i10b 1
Z11 !s108 1589507922.000000
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/PROGRAMS AND TOOLS/modelsim/examples/Pipelined processor/five-stage-pipelined-processor-/data_memory.vhd|
Z13 !s107 D:/PROGRAMS AND TOOLS/modelsim/examples/Pipelined processor/five-stage-pipelined-processor-/data_memory.vhd|
!i113 1
Z14 o-work work -2002 -explicit -O0
Z15 tExplicit 1
Asyncrama
R1
R2
R3
R4
R5
DEx4 work 10 datamemory 0 22 LI=]Si`ol[MYW7dUCo:4[2
l22
L17
VS0^QUOG<]nYO0XG`LANR=0
!s100 DH2DGN16YzjoLiL8QoPHi3
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Eintermediatebuffer
Z16 w1589504948
R4
R5
R6
Z17 8D:/PROGRAMS AND TOOLS/modelsim/examples/Pipelined processor/five-stage-pipelined-processor-/buffer.vhd
Z18 FD:/PROGRAMS AND TOOLS/modelsim/examples/Pipelined processor/five-stage-pipelined-processor-/buffer.vhd
l0
L3
VPhlSC<>JT_gGL;VzDoYQk0
!s100 QgKgEHc_coea=R:J8AOjY1
R9
32
Z19 !s110 1589507923
!i10b 1
Z20 !s108 1589507923.000000
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/PROGRAMS AND TOOLS/modelsim/examples/Pipelined processor/five-stage-pipelined-processor-/buffer.vhd|
Z22 !s107 D:/PROGRAMS AND TOOLS/modelsim/examples/Pipelined processor/five-stage-pipelined-processor-/buffer.vhd|
!i113 1
R14
R15
Areg_arch
R4
R5
DEx4 work 18 intermediatebuffer 0 22 PhlSC<>JT_gGL;VzDoYQk0
l21
L20
VzTF5XCFP2WQm2d>PMHVkA0
!s100 RgWE=9j_ZPN^Dg^h]d8]]1
R9
32
R19
!i10b 1
R20
R21
R22
!i113 1
R14
R15
Ememory
Z23 w1589492065
R1
R4
R5
R6
Z24 8D:/PROGRAMS AND TOOLS/modelsim/examples/Pipelined processor/five-stage-pipelined-processor-/memory.vhd
Z25 FD:/PROGRAMS AND TOOLS/modelsim/examples/Pipelined processor/five-stage-pipelined-processor-/memory.vhd
l0
L5
Vk:P]PeRI8VZkkgzc=7<F[1
!s100 9P3P]W94Mn?6eWYZXI70B2
R9
32
R19
!i10b 1
R11
Z26 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|D:/PROGRAMS AND TOOLS/modelsim/examples/Pipelined processor/five-stage-pipelined-processor-/memory.vhd|
Z27 !s107 D:/PROGRAMS AND TOOLS/modelsim/examples/Pipelined processor/five-stage-pipelined-processor-/memory.vhd|
!i113 1
R14
R15
Asyncrama
R1
R4
R5
DEx4 work 6 memory 0 22 k:P]PeRI8VZkkgzc=7<F[1
l16
L11
VREJ0FMC9mD@CbIYhCNM421
!s100 2glz<STQi65CGMcXC@oi;1
R9
32
R19
!i10b 1
R11
R26
R27
!i113 1
R14
R15
