--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 1
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf Exp02.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc7k160t,ffg676,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 8655 paths analyzed, 1021 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   7.268ns.
--------------------------------------------------------------------------------

Paths for end point U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X2Y10.DIADI12), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.366ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_27_P_27 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.598ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.690 - 0.691)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_27_P_27 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y59.BMUX       Tshcko                0.346   U8/clkdiv_27_P_27
                                                          U8/clkdiv_27_P_27
    SLICE_X34Y55.D1         net (fanout=2)        0.850   U8/clkdiv_27_P_27
    SLICE_X34Y55.D          Tilo                  0.053   U8/Madd_clkdiv[31]_GND_3_o_add_1_OUT_cy<27>
                                                          U8/clkdiv_271
    SLICE_X47Y48.B1         net (fanout=30)       1.138   U8/clkdiv_27
    SLICE_X47Y48.B          Tilo                  0.053   ROM_D_Bus<12>
                                                          U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int2511_SW0
    RAMB36_X2Y10.DIADI12    net (fanout=2)        0.534   ROM_D_Bus<12>
    RAMB36_X2Y10.CLKARDCLKL Trdck_DIA             0.624   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.598ns (1.076ns logic, 2.522ns route)
                                                          (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.632ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_25_P_25 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.331ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.690 - 0.692)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_25_P_25 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y57.AQ         Tcko                  0.269   U8/clkdiv_25_P_25
                                                          U8/clkdiv_25_P_25
    SLICE_X34Y55.B1         net (fanout=2)        0.778   U8/clkdiv_25_P_25
    SLICE_X34Y55.B          Tilo                  0.053   U8/Madd_clkdiv[31]_GND_3_o_add_1_OUT_cy<27>
                                                          U8/clkdiv_251
    SLICE_X47Y48.B4         net (fanout=35)       1.020   U8/clkdiv_25
    SLICE_X47Y48.B          Tilo                  0.053   ROM_D_Bus<12>
                                                          U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int2511_SW0
    RAMB36_X2Y10.DIADI12    net (fanout=2)        0.534   ROM_D_Bus<12>
    RAMB36_X2Y10.CLKARDCLKL Trdck_DIA             0.624   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.331ns (0.999ns logic, 2.332ns route)
                                                          (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.680ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_27_C_27 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.284ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.690 - 0.691)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_27_C_27 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y59.AQ         Tcko                  0.269   U8/clkdiv_27_C_27
                                                          U8/clkdiv_27_C_27
    SLICE_X34Y55.D5         net (fanout=2)        0.613   U8/clkdiv_27_C_27
    SLICE_X34Y55.D          Tilo                  0.053   U8/Madd_clkdiv[31]_GND_3_o_add_1_OUT_cy<27>
                                                          U8/clkdiv_271
    SLICE_X47Y48.B1         net (fanout=30)       1.138   U8/clkdiv_27
    SLICE_X47Y48.B          Tilo                  0.053   ROM_D_Bus<12>
                                                          U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int2511_SW0
    RAMB36_X2Y10.DIADI12    net (fanout=2)        0.534   ROM_D_Bus<12>
    RAMB36_X2Y10.CLKARDCLKL Trdck_DIA             0.624   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.284ns (0.999ns logic, 2.285ns route)
                                                          (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------

Paths for end point U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X2Y10.DIADI17), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.382ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_27_P_27 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.582ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.690 - 0.691)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_27_P_27 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y59.BMUX       Tshcko                0.346   U8/clkdiv_27_P_27
                                                          U8/clkdiv_27_P_27
    SLICE_X34Y55.D1         net (fanout=2)        0.850   U8/clkdiv_27_P_27
    SLICE_X34Y55.D          Tilo                  0.053   U8/Madd_clkdiv[31]_GND_3_o_add_1_OUT_cy<27>
                                                          U8/clkdiv_271
    SLICE_X49Y52.B1         net (fanout=30)       1.258   U8/clkdiv_27
    SLICE_X49Y52.B          Tilo                  0.053   ROM_D_Bus<17>
                                                          U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int3511_SW0
    RAMB36_X2Y10.DIADI17    net (fanout=2)        0.398   ROM_D_Bus<17>
    RAMB36_X2Y10.CLKARDCLKU Trdck_DIA             0.624   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.582ns (1.076ns logic, 2.506ns route)
                                                          (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_27_C_27 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.268ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.690 - 0.691)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_27_C_27 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y59.AQ         Tcko                  0.269   U8/clkdiv_27_C_27
                                                          U8/clkdiv_27_C_27
    SLICE_X34Y55.D5         net (fanout=2)        0.613   U8/clkdiv_27_C_27
    SLICE_X34Y55.D          Tilo                  0.053   U8/Madd_clkdiv[31]_GND_3_o_add_1_OUT_cy<27>
                                                          U8/clkdiv_271
    SLICE_X49Y52.B1         net (fanout=30)       1.258   U8/clkdiv_27
    SLICE_X49Y52.B          Tilo                  0.053   ROM_D_Bus<17>
                                                          U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int3511_SW0
    RAMB36_X2Y10.DIADI17    net (fanout=2)        0.398   ROM_D_Bus<17>
    RAMB36_X2Y10.CLKARDCLKU Trdck_DIA             0.624   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.268ns (0.999ns logic, 2.269ns route)
                                                          (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.751ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_25_P_25 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.212ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.690 - 0.692)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_25_P_25 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y57.AQ         Tcko                  0.269   U8/clkdiv_25_P_25
                                                          U8/clkdiv_25_P_25
    SLICE_X34Y55.B1         net (fanout=2)        0.778   U8/clkdiv_25_P_25
    SLICE_X34Y55.B          Tilo                  0.053   U8/Madd_clkdiv[31]_GND_3_o_add_1_OUT_cy<27>
                                                          U8/clkdiv_251
    SLICE_X49Y52.B4         net (fanout=35)       1.037   U8/clkdiv_25
    SLICE_X49Y52.B          Tilo                  0.053   ROM_D_Bus<17>
                                                          U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int3511_SW0
    RAMB36_X2Y10.DIADI17    net (fanout=2)        0.398   ROM_D_Bus<17>
    RAMB36_X2Y10.CLKARDCLKU Trdck_DIA             0.624   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.212ns (0.999ns logic, 2.213ns route)
                                                          (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------

Paths for end point U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAMB36_X2Y10.DIADI18), 8 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.383ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_27_P_27 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.581ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.690 - 0.691)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_27_P_27 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X31Y59.BMUX       Tshcko                0.346   U8/clkdiv_27_P_27
                                                          U8/clkdiv_27_P_27
    SLICE_X34Y55.D1         net (fanout=2)        0.850   U8/clkdiv_27_P_27
    SLICE_X34Y55.D          Tilo                  0.053   U8/Madd_clkdiv[31]_GND_3_o_add_1_OUT_cy<27>
                                                          U8/clkdiv_271
    SLICE_X51Y50.B1         net (fanout=30)       1.396   U8/clkdiv_27
    SLICE_X51Y50.B          Tilo                  0.053   ROM_D_Bus<18>
                                                          U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int3711_SW0
    RAMB36_X2Y10.DIADI18    net (fanout=2)        0.259   ROM_D_Bus<18>
    RAMB36_X2Y10.CLKARDCLKL Trdck_DIA             0.624   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.581ns (1.076ns logic, 2.505ns route)
                                                          (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.697ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_27_C_27 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.267ns (Levels of Logic = 2)
  Clock Path Skew:      -0.001ns (0.690 - 0.691)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_27_C_27 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X30Y59.AQ         Tcko                  0.269   U8/clkdiv_27_C_27
                                                          U8/clkdiv_27_C_27
    SLICE_X34Y55.D5         net (fanout=2)        0.613   U8/clkdiv_27_C_27
    SLICE_X34Y55.D          Tilo                  0.053   U8/Madd_clkdiv[31]_GND_3_o_add_1_OUT_cy<27>
                                                          U8/clkdiv_271
    SLICE_X51Y50.B1         net (fanout=30)       1.396   U8/clkdiv_27
    SLICE_X51Y50.B          Tilo                  0.053   ROM_D_Bus<18>
                                                          U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int3711_SW0
    RAMB36_X2Y10.DIADI18    net (fanout=2)        0.259   ROM_D_Bus<18>
    RAMB36_X2Y10.CLKARDCLKL Trdck_DIA             0.624   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.267ns (0.999ns logic, 2.268ns route)
                                                          (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U8/clkdiv_25_P_25 (FF)
  Destination:          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          5.000ns
  Data Path Delay:      3.095ns (Levels of Logic = 2)
  Clock Path Skew:      -0.002ns (0.690 - 0.692)
  Source Clock:         clk_100mhz_BUFGP rising at 0.000ns
  Destination Clock:    clk_100mhz_BUFGP falling at 5.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U8/clkdiv_25_P_25 to U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X29Y57.AQ         Tcko                  0.269   U8/clkdiv_25_P_25
                                                          U8/clkdiv_25_P_25
    SLICE_X34Y55.B1         net (fanout=2)        0.778   U8/clkdiv_25_P_25
    SLICE_X34Y55.B          Tilo                  0.053   U8/Madd_clkdiv[31]_GND_3_o_add_1_OUT_cy<27>
                                                          U8/clkdiv_251
    SLICE_X51Y50.B4         net (fanout=35)       1.059   U8/clkdiv_25
    SLICE_X51Y50.B          Tilo                  0.053   ROM_D_Bus<18>
                                                          U2/U0/xst_options.dist_mem_inst/gen_rom.rom_inst/Mram_spo_int3711_SW0
    RAMB36_X2Y10.DIADI18    net (fanout=2)        0.259   ROM_D_Bus<18>
    RAMB36_X2Y10.CLKARDCLKL Trdck_DIA             0.624   U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
                                                          U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         3.095ns (0.999ns logic, 2.096ns route)
                                                          (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U5/cpu_point_7 (SLICE_X34Y50.D5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.076ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U8/clkdiv_7_P_7 (FF)
  Destination:          U5/cpu_point_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.215ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.685 - 0.546)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U8/clkdiv_7_P_7 to U5/cpu_point_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y49.AQ      Tcko                  0.100   U8/clkdiv_7_P_7
                                                       U8/clkdiv_7_P_7
    SLICE_X34Y50.D5      net (fanout=2)        0.148   U8/clkdiv_7_P_7
    SLICE_X34Y50.CLK     Tah         (-Th)     0.033   U5/cpu_point<7>
                                                       U8/clkdiv_71
                                                       U5/cpu_point_7
    -------------------------------------------------  ---------------------------
    Total                                      0.215ns (0.067ns logic, 0.148ns route)
                                                       (31.2% logic, 68.8% route)

--------------------------------------------------------------------------------

Paths for end point U5/cpu_point_7 (SLICE_X34Y50.D4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U8/clkdiv_7_C_7 (FF)
  Destination:          U5/cpu_point_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.243ns (Levels of Logic = 1)
  Clock Path Skew:      0.139ns (0.685 - 0.546)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U8/clkdiv_7_C_7 to U5/cpu_point_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y49.CQ      Tcko                  0.100   U8/clkdiv_7_C_7
                                                       U8/clkdiv_7_C_7
    SLICE_X34Y50.D4      net (fanout=2)        0.176   U8/clkdiv_7_C_7
    SLICE_X34Y50.CLK     Tah         (-Th)     0.033   U5/cpu_point<7>
                                                       U8/clkdiv_71
                                                       U5/cpu_point_7
    -------------------------------------------------  ---------------------------
    Total                                      0.243ns (0.067ns logic, 0.176ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------

Paths for end point U5/cpu_point_0 (SLICE_X42Y49.B2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.122ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U8/clkdiv_0_C_0 (FF)
  Destination:          U5/cpu_point_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.383ns (Levels of Logic = 1)
  Clock Path Skew:      0.261ns (0.754 - 0.493)
  Source Clock:         clk_100mhz_BUFGP rising at 10.000ns
  Destination Clock:    clk_100mhz_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U8/clkdiv_0_C_0 to U5/cpu_point_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y50.DMUX    Tshcko                0.127   U8/clkdiv_0_C_0
                                                       U8/clkdiv_0_C_0
    SLICE_X42Y49.B2      net (fanout=3)        0.315   U8/clkdiv_0_C_0
    SLICE_X42Y49.CLK     Tah         (-Th)     0.059   U5/cpu_point<0>
                                                       U8/clkdiv_01
                                                       U5/cpu_point_0
    -------------------------------------------------  ---------------------------
    Total                                      0.383ns (0.068ns logic, 0.315ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "TM_CLK" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y10.CLKARDCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKA)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y10.CLKARDCLKU
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------
Slack: 7.817ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.183ns (458.085MHz) (Trper_CLKB)
  Physical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: U3/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y10.CLKBWRCLKL
  Clock network: clk_100mhz_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_100mhz     |    4.738|    1.332|    3.634|         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 8655 paths, 0 nets, and 1772 connections

Design statistics:
   Minimum period:   7.268ns{1}   (Maximum frequency: 137.589MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Mar 15 13:06:57 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 5105 MB



