#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Wed Apr 21 18:48:56 2021
# Process ID: 4288
# Current directory: /home/parallels/te0711_prj/te0711_prj.runs/synth_1
# Command line: vivado -log design_1_wrapper.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl
# Log file: /home/parallels/te0711_prj/te0711_prj.runs/synth_1/design_1_wrapper.vds
# Journal file: /home/parallels/te0711_prj/te0711_prj.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35tcsg324-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcsg324-2
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4374 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2053.969 ; gain = 202.715 ; free physical = 23249 ; free virtual = 27355
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:1082]
INFO: [Synth 8-6157] synthesizing module 'JM1_imp_TSTP4D' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_2_0' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_2_0' (1#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_2_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_1' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_1' (2#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_2' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_0_2_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_2' (3#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_0_2_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_3' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_0_3_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_3' (4#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_0_3_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_uartlite_0_0' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_uartlite_0_0' (5#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_uartlite_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'JM1_imp_TSTP4D' (6#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:12]
INFO: [Synth 8-6157] synthesizing module 'JM2_imp_N07YY0' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:540]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_4' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_0_4_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_4' (7#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_0_4_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_5' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_0_5_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_5' (8#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_0_5_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_6' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_6' (9#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_0_6_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'JM2_imp_N07YY0' (10#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:540]
INFO: [Synth 8-6157] synthesizing module 'JM3_imp_JAWCFF' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:862]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_7' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_0_7_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_7' (11#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_0_7_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_8' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_0_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_8' (12#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_0_8_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'JM3_imp_JAWCFF' (13#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:862]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_gpio_0_0' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_gpio_0_0' (14#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_gpio_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_1' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_bram_ctrl_0_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_1' (15#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_bram_ctrl_0_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_bram_ctrl_0_bram_1' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_bram_ctrl_0_bram_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_bram_ctrl_0_bram_1' (16#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_bram_ctrl_0_bram_1_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_bram_ctrl_0_bram' of module 'design_1_axi_bram_ctrl_0_bram_1' has 16 connections declared, but only 14 given [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:1926]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_quad_spi_0_0' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_quad_spi_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_quad_spi_0_0' (17#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_quad_spi_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_quad_spi_0' of module 'design_1_axi_quad_spi_0_0' has 40 connections declared, but only 36 given [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:1941]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (18#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_axi_smc_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'axi_smc' of module 'design_1_axi_smc_0' has 83 connections declared, but only 81 given [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:1978]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (19#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_clk_wiz_1_0_stub.v:5]
INFO: [Synth 8-6157] synthesizing module 'design_1_mdm_1_0' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mdm_1_0' (20#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_mdm_1_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_0' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_microblaze_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_0' (21#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_microblaze_0_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'microblaze_0' of module 'design_1_microblaze_0_0' has 126 connections declared, but only 108 given [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:2078]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_intc_0' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_intc_0' (22#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_microblaze_0_axi_intc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_axi_periph_0' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:2521]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_8RVYHO' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:4379]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_8RVYHO' (23#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:4379]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1UTB3Y5' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:4511]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (24#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:4511]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_7ANRHB' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:4643]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_7ANRHB' (25#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:4643]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1W07O72' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:4775]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1W07O72' (26#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:4775]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_5LX7BU' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:4907]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_5LX7BU' (27#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:4907]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1XR4ZAZ' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:5039]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1XR4ZAZ' (28#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:5039]
INFO: [Synth 8-6157] synthesizing module 'm06_couplers_imp_4YOIXL' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:5171]
INFO: [Synth 8-6155] done synthesizing module 'm06_couplers_imp_4YOIXL' (29#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:5171]
INFO: [Synth 8-6157] synthesizing module 'm07_couplers_imp_1YO2N20' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:5303]
INFO: [Synth 8-6155] done synthesizing module 'm07_couplers_imp_1YO2N20' (30#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:5303]
INFO: [Synth 8-6157] synthesizing module 'm08_couplers_imp_2FYR80' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:5435]
INFO: [Synth 8-6155] done synthesizing module 'm08_couplers_imp_2FYR80' (31#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:5435]
INFO: [Synth 8-6157] synthesizing module 'm09_couplers_imp_1S9IENL' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:5567]
INFO: [Synth 8-6155] done synthesizing module 'm09_couplers_imp_1S9IENL' (32#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:5567]
INFO: [Synth 8-6157] synthesizing module 'm10_couplers_imp_1JMMVIC' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:5699]
INFO: [Synth 8-6155] done synthesizing module 'm10_couplers_imp_1JMMVIC' (33#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:5699]
INFO: [Synth 8-6157] synthesizing module 'm11_couplers_imp_AVFHLX' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:5831]
INFO: [Synth 8-6155] done synthesizing module 'm11_couplers_imp_AVFHLX' (34#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:5831]
INFO: [Synth 8-6157] synthesizing module 'm12_couplers_imp_1L2AF0N' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:5963]
INFO: [Synth 8-6155] done synthesizing module 'm12_couplers_imp_1L2AF0N' (35#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:5963]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1RZP34U' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:6329]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1RZP34U' (36#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:6329]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (37#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:4338]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (38#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:2521]
INFO: [Synth 8-6157] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:6095]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_bram_if_cntlr_0' (39#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_dlmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_dlmb_v10_0' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_dlmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_dlmb_v10_0' (40#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_dlmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'dlmb_v10' of module 'design_1_dlmb_v10_0' has 25 connections declared, but only 24 given [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:6241]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_bram_if_cntlr_0' (41#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_ilmb_bram_if_cntlr_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_ilmb_v10_0' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_ilmb_v10_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ilmb_v10_0' (42#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_ilmb_v10_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'ilmb_v10' of module 'design_1_ilmb_v10_0' has 25 connections declared, but only 24 given [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:6287]
INFO: [Synth 8-6157] synthesizing module 'design_1_lmb_bram_0' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_lmb_bram_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_lmb_bram_0' (43#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_lmb_bram_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'lmb_bram' of module 'design_1_lmb_bram_0' has 16 connections declared, but only 14 given [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:6312]
INFO: [Synth 8-6155] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (44#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:6095]
INFO: [Synth 8-6157] synthesizing module 'design_1_microblaze_0_xlconcat_0' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'xlconcat_v2_1_3_xlconcat' [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
	Parameter IN0_WIDTH bound to: 1 - type: integer 
	Parameter IN1_WIDTH bound to: 1 - type: integer 
	Parameter IN2_WIDTH bound to: 1 - type: integer 
	Parameter IN3_WIDTH bound to: 1 - type: integer 
	Parameter IN4_WIDTH bound to: 1 - type: integer 
	Parameter IN5_WIDTH bound to: 1 - type: integer 
	Parameter IN6_WIDTH bound to: 1 - type: integer 
	Parameter IN7_WIDTH bound to: 1 - type: integer 
	Parameter IN8_WIDTH bound to: 1 - type: integer 
	Parameter IN9_WIDTH bound to: 1 - type: integer 
	Parameter IN10_WIDTH bound to: 1 - type: integer 
	Parameter IN11_WIDTH bound to: 1 - type: integer 
	Parameter IN12_WIDTH bound to: 1 - type: integer 
	Parameter IN13_WIDTH bound to: 1 - type: integer 
	Parameter IN14_WIDTH bound to: 1 - type: integer 
	Parameter IN15_WIDTH bound to: 1 - type: integer 
	Parameter IN16_WIDTH bound to: 1 - type: integer 
	Parameter IN17_WIDTH bound to: 1 - type: integer 
	Parameter IN18_WIDTH bound to: 1 - type: integer 
	Parameter IN19_WIDTH bound to: 1 - type: integer 
	Parameter IN20_WIDTH bound to: 1 - type: integer 
	Parameter IN21_WIDTH bound to: 1 - type: integer 
	Parameter IN22_WIDTH bound to: 1 - type: integer 
	Parameter IN23_WIDTH bound to: 1 - type: integer 
	Parameter IN24_WIDTH bound to: 1 - type: integer 
	Parameter IN25_WIDTH bound to: 1 - type: integer 
	Parameter IN26_WIDTH bound to: 1 - type: integer 
	Parameter IN27_WIDTH bound to: 1 - type: integer 
	Parameter IN28_WIDTH bound to: 1 - type: integer 
	Parameter IN29_WIDTH bound to: 1 - type: integer 
	Parameter IN30_WIDTH bound to: 1 - type: integer 
	Parameter IN31_WIDTH bound to: 1 - type: integer 
	Parameter dout_width bound to: 2 - type: integer 
	Parameter NUM_PORTS bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'xlconcat_v2_1_3_xlconcat' (45#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ipshared/442e/hdl/xlconcat_v2_1_vl_rfs.v:14]
INFO: [Synth 8-6155] done synthesizing module 'design_1_microblaze_0_xlconcat_0' (46#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_xlconcat_0/synth/design_1_microblaze_0_xlconcat_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_clk_wiz_1_100M_0' [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_clk_wiz_1_100M_0' (47#1) [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/.Xil/Vivado-4288-parallels-Parallels-Virtual-Platform/realtime/design_1_rst_clk_wiz_1_100M_0_stub.v:6]
WARNING: [Synth 8-7023] instance 'rst_clk_wiz_1_100M' of module 'design_1_rst_clk_wiz_1_100M_0' has 10 connections declared, but only 8 given [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:2510]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (48#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/synth/design_1.v:1082]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (49#1) [/tools/Xilinx/Vivado/2019.2/scripts/rt/data/unisim_comp.v:36196]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (50#1) [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v:12]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In2[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In3[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In4[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In5[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In6[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In7[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In8[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In9[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In10[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In11[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In12[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In13[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In14[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In15[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In16[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In17[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In18[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In19[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In20[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In21[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In22[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In23[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In24[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In25[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In26[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In27[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In28[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In29[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In30[0]
WARNING: [Synth 8-3331] design xlconcat_v2_1_3_xlconcat has unconnected port In31[0]
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ACLK
WARNING: [Synth 8-3331] design s00_couplers_imp_1RZP34U has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m12_couplers_imp_1L2AF0N has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m12_couplers_imp_1L2AF0N has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m12_couplers_imp_1L2AF0N has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m12_couplers_imp_1L2AF0N has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_AVFHLX has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_AVFHLX has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m11_couplers_imp_AVFHLX has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m11_couplers_imp_AVFHLX has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_1JMMVIC has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_1JMMVIC has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m10_couplers_imp_1JMMVIC has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m10_couplers_imp_1JMMVIC has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1S9IENL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1S9IENL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m09_couplers_imp_1S9IENL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m09_couplers_imp_1S9IENL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m08_couplers_imp_2FYR80 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m07_couplers_imp_1YO2N20 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m06_couplers_imp_4YOIXL has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m05_couplers_imp_1XR4ZAZ has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m04_couplers_imp_5LX7BU has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m03_couplers_imp_1W07O72 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m02_couplers_imp_7ANRHB has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m01_couplers_imp_1UTB3Y5 has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port M_ARESETN
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ACLK
WARNING: [Synth 8-3331] design m00_couplers_imp_8RVYHO has unconnected port S_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M00_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M01_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M02_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M03_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M04_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M05_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M05_ARESETN
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M06_ACLK
WARNING: [Synth 8-3331] design design_1_microblaze_0_axi_periph_0 has unconnected port M06_ARESETN
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2125.656 ; gain = 274.402 ; free physical = 23278 ; free virtual = 27385
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2128.625 ; gain = 277.371 ; free physical = 23278 ; free virtual = 27384
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 2128.625 ; gain = 277.371 ; free physical = 23278 ; free virtual = 27384
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2134.562 ; gain = 0.000 ; free physical = 23269 ; free virtual = 27375
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0/design_1_microblaze_0_axi_intc_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_intc'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0/design_1_rst_clk_wiz_1_100M_0_in_context.xdc] for cell 'design_1_i/rst_clk_wiz_1_100M'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/Module_LEDS'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0/design_1_axi_gpio_0_0_in_context.xdc] for cell 'design_1_i/Module_LEDS'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/JM1/J1_P1A'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0/design_1_axi_gpio_2_0_in_context.xdc] for cell 'design_1_i/JM1/J1_P1A'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/JM1/J1_P1B'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1/design_1_axi_gpio_0_1_in_context.xdc] for cell 'design_1_i/JM1/J1_P1B'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_in_context.xdc] for cell 'design_1_i/JM1/J1_P1C'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2/design_1_axi_gpio_0_2_in_context.xdc] for cell 'design_1_i/JM1/J1_P1C'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_in_context.xdc] for cell 'design_1_i/JM1/J1_P1D'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3/design_1_axi_gpio_0_3_in_context.xdc] for cell 'design_1_i/JM1/J1_P1D'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4_in_context.xdc] for cell 'design_1_i/JM2/J2_P2A'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4/design_1_axi_gpio_0_4_in_context.xdc] for cell 'design_1_i/JM2/J2_P2A'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/design_1_axi_gpio_0_5/design_1_axi_gpio_0_5_in_context.xdc] for cell 'design_1_i/JM2/J2_P2B'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_5/design_1_axi_gpio_0_5/design_1_axi_gpio_0_5_in_context.xdc] for cell 'design_1_i/JM2/J2_P2B'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6_in_context.xdc] for cell 'design_1_i/JM2/J2_P2C'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6/design_1_axi_gpio_0_6_in_context.xdc] for cell 'design_1_i/JM2/J2_P2C'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_7/design_1_axi_gpio_0_7/design_1_axi_gpio_0_7_in_context.xdc] for cell 'design_1_i/JM3/J3_P3A'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_7/design_1_axi_gpio_0_7/design_1_axi_gpio_0_7_in_context.xdc] for cell 'design_1_i/JM3/J3_P3A'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_8/design_1_axi_gpio_0_8/design_1_axi_gpio_0_8_in_context.xdc] for cell 'design_1_i/JM3/J3_P3B'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_8/design_1_axi_gpio_0_8/design_1_axi_gpio_0_8_in_context.xdc] for cell 'design_1_i/JM3/J3_P3B'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0/design_1_axi_quad_spi_0_0_in_context.xdc] for cell 'design_1_i/axi_quad_spi_0'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/JM1/axi_uartlite_0'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/JM1/axi_uartlite_0'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1/design_1_axi_bram_ctrl_0_1_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_1/design_1_axi_bram_ctrl_0_bram_1/design_1_axi_bram_ctrl_0_bram_1_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_bram_ctrl_0_bram_1/design_1_axi_bram_ctrl_0_bram_1/design_1_axi_bram_ctrl_0_bram_1_in_context.xdc] for cell 'design_1_i/axi_bram_ctrl_0_bram'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/constrs_1/imports/constraints/_i_bitgen.xdc]
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/constrs_1/imports/constraints/_i_bitgen.xdc]
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/constrs_1/imports/constraints/_i_bitgen_common.xdc]
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/constrs_1/imports/constraints/_i_bitgen_common.xdc]
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/constrs_1/imports/constraints/_i_io.xdc]
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/constrs_1/imports/constraints/_i_io.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/parallels/te0711_prj/te0711_prj.srcs/constrs_1/imports/constraints/_i_io.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/design_1_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/design_1_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/constrs_1/imports/constraints/vivado_target.xdc]
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.srcs/constrs_1/imports/constraints/vivado_target.xdc]
Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/parallels/te0711_prj/te0711_prj.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2265.375 ; gain = 0.000 ; free physical = 23176 ; free virtual = 27283
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 175 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 175 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2265.375 ; gain = 0.000 ; free physical = 23176 ; free virtual = 27283
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_bram_ctrl_0_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/axi_quad_spi_0' at clock pin 'ext_spi_clk' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/lmb_bram' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2268.344 ; gain = 417.090 ; free physical = 23254 ; free virtual = 27361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcsg324-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2268.344 ; gain = 417.090 ; free physical = 23254 ; free virtual = 27361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/parallels/te0711_prj/te0711_prj.srcs/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc, line 4).
Applied set_property DONT_TOUCH = true for design_1_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_intc. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_xlconcat. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/mdm_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/clk_wiz_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/rst_clk_wiz_1_100M. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/Module_LEDS. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/JM1/J1_P1A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/JM1/J1_P1B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/JM1/J1_P1C. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/JM1/J1_P1D. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/JM2/J2_P2A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/JM2/J2_P2B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/JM2/J2_P2C. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/JM3/J3_P3A. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/JM3/J3_P3B. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_quad_spi_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/JM1/axi_uartlite_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_bram_ctrl_0_bram. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for design_1_i/axi_smc. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 2268.344 ; gain = 417.090 ; free physical = 23254 ; free virtual = 27361
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2268.344 ; gain = 417.090 ; free physical = 23254 ; free virtual = 27361
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 2268.344 ; gain = 417.090 ; free physical = 23242 ; free virtual = 27354
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2268.344 ; gain = 417.090 ; free physical = 23123 ; free virtual = 27234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:18 . Memory (MB): peak = 2268.344 ; gain = 417.090 ; free physical = 23123 ; free virtual = 27234
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:15 ; elapsed = 00:00:19 . Memory (MB): peak = 2268.344 ; gain = 417.090 ; free physical = 23121 ; free virtual = 27232
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:21 . Memory (MB): peak = 2268.344 ; gain = 417.090 ; free physical = 23122 ; free virtual = 27233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2268.344 ; gain = 417.090 ; free physical = 23122 ; free virtual = 27233
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2268.344 ; gain = 417.090 ; free physical = 23122 ; free virtual = 27233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2268.344 ; gain = 417.090 ; free physical = 23122 ; free virtual = 27233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2268.344 ; gain = 417.090 ; free physical = 23122 ; free virtual = 27233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2268.344 ; gain = 417.090 ; free physical = 23122 ; free virtual = 27233
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_axi_gpio_0_0            |         1|
|3     |design_1_axi_bram_ctrl_0_1       |         1|
|4     |design_1_axi_bram_ctrl_0_bram_1  |         1|
|5     |design_1_axi_quad_spi_0_0        |         1|
|6     |design_1_axi_smc_0               |         1|
|7     |design_1_clk_wiz_1_0             |         1|
|8     |design_1_mdm_1_0                 |         1|
|9     |design_1_microblaze_0_0          |         1|
|10    |design_1_microblaze_0_axi_intc_0 |         1|
|11    |design_1_rst_clk_wiz_1_100M_0    |         1|
|12    |design_1_axi_gpio_2_0            |         1|
|13    |design_1_axi_gpio_0_1            |         1|
|14    |design_1_axi_gpio_0_2            |         1|
|15    |design_1_axi_gpio_0_3            |         1|
|16    |design_1_axi_uartlite_0_0        |         1|
|17    |design_1_axi_gpio_0_4            |         1|
|18    |design_1_axi_gpio_0_5            |         1|
|19    |design_1_axi_gpio_0_6            |         1|
|20    |design_1_axi_gpio_0_7            |         1|
|21    |design_1_axi_gpio_0_8            |         1|
|22    |design_1_dlmb_bram_if_cntlr_0    |         1|
|23    |design_1_dlmb_v10_0              |         1|
|24    |design_1_ilmb_bram_if_cntlr_0    |         1|
|25    |design_1_ilmb_v10_0              |         1|
|26    |design_1_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------+------+
|      |Cell                             |Count |
+------+---------------------------------+------+
|1     |design_1_axi_bram_ctrl_0_1       |     1|
|2     |design_1_axi_bram_ctrl_0_bram_1  |     1|
|3     |design_1_axi_gpio_0_0            |     1|
|4     |design_1_axi_gpio_0_1            |     1|
|5     |design_1_axi_gpio_0_2            |     1|
|6     |design_1_axi_gpio_0_3            |     1|
|7     |design_1_axi_gpio_0_4            |     1|
|8     |design_1_axi_gpio_0_5            |     1|
|9     |design_1_axi_gpio_0_6            |     1|
|10    |design_1_axi_gpio_0_7            |     1|
|11    |design_1_axi_gpio_0_8            |     1|
|12    |design_1_axi_gpio_2_0            |     1|
|13    |design_1_axi_quad_spi_0_0        |     1|
|14    |design_1_axi_smc_0               |     1|
|15    |design_1_axi_uartlite_0_0        |     1|
|16    |design_1_clk_wiz_1_0             |     1|
|17    |design_1_dlmb_bram_if_cntlr_0    |     1|
|18    |design_1_dlmb_v10_0              |     1|
|19    |design_1_ilmb_bram_if_cntlr_0    |     1|
|20    |design_1_ilmb_v10_0              |     1|
|21    |design_1_lmb_bram_0              |     1|
|22    |design_1_mdm_1_0                 |     1|
|23    |design_1_microblaze_0_0          |     1|
|24    |design_1_microblaze_0_axi_intc_0 |     1|
|25    |design_1_rst_clk_wiz_1_100M_0    |     1|
|26    |design_1_xbar_0                  |     1|
|27    |IBUF                             |     2|
|28    |IOBUF                            |   175|
|29    |OBUF                             |     4|
+------+---------------------------------+------+

Report Instance Areas: 
+------+------------------------------+--------------------------------------+------+
|      |Instance                      |Module                                |Cells |
+------+------------------------------+--------------------------------------+------+
|1     |top                           |                                      |  4066|
|2     |  design_1_i                  |design_1                              |  3885|
|3     |    microblaze_0_axi_periph   |design_1_microblaze_0_axi_periph_0    |  1484|
|4     |    microblaze_0_xlconcat     |design_1_microblaze_0_xlconcat_0      |     0|
|5     |    JM1                       |JM1_imp_TSTP4D                        |   331|
|6     |    JM2                       |JM2_imp_N07YY0                        |   259|
|7     |    JM3                       |JM3_imp_JAWCFF                        |   162|
|8     |    microblaze_0_local_memory |microblaze_0_local_memory_imp_1K0VQXK |   496|
+------+------------------------------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2268.344 ; gain = 417.090 ; free physical = 23122 ; free virtual = 27233
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 2268.344 ; gain = 277.371 ; free physical = 23175 ; free virtual = 27286
Synthesis Optimization Complete : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 2268.344 ; gain = 417.090 ; free physical = 23175 ; free virtual = 27286
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2268.344 ; gain = 0.000 ; free physical = 23244 ; free virtual = 27355
INFO: [Netlist 29-17] Analyzing 175 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.344 ; gain = 0.000 ; free physical = 23186 ; free virtual = 27297
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 175 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 175 instances

INFO: [Common 17-83] Releasing license: Synthesis
118 Infos, 112 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:29 . Memory (MB): peak = 2268.344 ; gain = 666.039 ; free physical = 23309 ; free virtual = 27420
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2268.344 ; gain = 0.000 ; free physical = 23309 ; free virtual = 27420
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/parallels/te0711_prj/te0711_prj.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Apr 21 18:49:37 2021...
