NUM_PROPERTIES
388
s
prop_100_name
PROP_xilxNgdbldNTType
s
prop_100_val
"Timestamp"
s
prop_101_name
PROP_xilxNgdbldIOPads
s
prop_101_val
"false"
s
prop_102_name
PROP_xilxNgdbldUnexpBlks
s
prop_102_val
"false"
s
prop_103_name
PROP_xilxNgdbldUR
s
prop_103_val
""
s
prop_104_name
PROP_xilxNgdbldPresHierarchy
s
prop_104_val
"false"
s
prop_105_name
PROP_xilxMapTrimUnconnSig
s
prop_105_val
"true"
s
prop_106_name
PROP_xilxMapReplicateLogic
s
prop_106_val
"true"
s
prop_107_name
PROP_xilxMapAllowLogicOpt
s
prop_107_val
"false"
s
prop_108_name
PROP_xilxMapCoverMode
s
prop_108_val
"Area"
s
prop_109_name
PROP_xilxMapReportDetail
s
prop_109_val
"false"
s
prop_10_name
PROP_UseSmartGuide
s
prop_10_val
"false"
s
prop_110_name
PROP_mapUseRLOCConstraints
s
prop_110_val
"true"
s
prop_111_name
PROP_xilxMapPackRegInto
s
prop_111_val
"For Inputs and Outputs"
s
prop_112_name
PROP_xilxMapDisableRegOrdering
s
prop_112_val
"false"
s
prop_113_name
PROP_xilxMapSliceLogicInUnusedBRAMs
s
prop_113_val
"false"
s
prop_114_name
PROP_map_otherCmdLineOptions
s
prop_114_val
""
s
prop_115_name
PROP_xilxPARplacerEffortLevel
s
prop_115_val
"None"
s
prop_116_name
PROP_xilxPARrouterEffortLevel
s
prop_116_val
"None"
s
prop_117_name
PROP_xilxPARplacerCostTable
s
prop_117_val
"1"
s
prop_118_name
PROP_xilxPARstrat
s
prop_118_val
"Normal Place and Route"
s
prop_119_name
PROP_parUseTimingConstraints
s
prop_119_val
"true"
s
prop_11_name
PROP_PartitionCreateDelete
s
prop_11_val
""
s
prop_120_name
PROP_parIgnoreTimingConstraints
s
prop_120_val
"false"
s
prop_121_name
PROP_xilxPARuseBondedIO
s
prop_121_val
"false"
s
prop_122_name
PROP_par_otherCmdLineOptions
s
prop_122_val
""
s
prop_123_name
PROP_mpprViewParRptsForAllRslt
s
prop_123_val
"true"
s
prop_124_name
PROP_mpprViewPadRptsForAllRslt
s
prop_124_val
"true"
s
prop_125_name
PROP_mpprRsltToCopy
s
prop_125_val
""
s
prop_126_name
PROP_xilxBitgCfg_GenOpt_DRC
s
prop_126_val
"true"
s
prop_127_name
PROP_xilxBitgCfg_GenOpt_BitFile
s
prop_127_val
"true"
s
prop_128_name
PROP_xilxBitgCfg_GenOpt_BinaryFile
s
prop_128_val
"false"
s
prop_129_name
PROP_xilxBitgCfg_GenOpt_ASCIIFile
s
prop_129_val
"false"
s
prop_12_name
PROP_PartitionForceSynth
s
prop_12_val
""
s
prop_130_name
PROP_xilxBitgCfg_GenOpt_Compress
s
prop_130_val
"false"
s
prop_131_name
PROP_bitgen_otherCmdLineOptions
s
prop_131_val
""
s
prop_132_name
PROP_xilxBitgCfg_Pgm
s
prop_132_val
"Pull Up"
s
prop_133_name
PROP_xilxBitgCfg_Done
s
prop_133_val
"Pull Up"
s
prop_134_name
PROP_xilxBitgCfg_TCK
s
prop_134_val
"Pull Up"
s
prop_135_name
PROP_xilxBitgCfg_TDI
s
prop_135_val
"Pull Up"
s
prop_136_name
PROP_xilxBitgCfg_TDO
s
prop_136_val
"Pull Up"
s
prop_137_name
PROP_xilxBitgCfg_TMS
s
prop_137_val
"Pull Up"
s
prop_138_name
PROP_xilxBitgCfg_Unused
s
prop_138_val
"Pull Down"
s
prop_139_name
PROP_xilxBitgCfg_Code
s
prop_139_val
"0xFFFFFFFF"
s
prop_13_name
PROP_PartitionForceTranslate
s
prop_13_val
""
s
prop_140_name
PROP_xilxBitgStart_Clk
s
prop_140_val
"CCLK"
s
prop_141_name
PROP_xilxBitgStart_IntDone
s
prop_141_val
"false"
s
prop_142_name
PROP_xilxBitgStart_Clk_Done
s
prop_142_val
"Default (4)"
s
prop_143_name
PROP_xilxBitgStart_Clk_EnOut
s
prop_143_val
"Default (5)"
s
prop_144_name
PROP_xilxBitgStart_Clk_WrtEn
s
prop_144_val
"Default (6)"
s
prop_145_name
PROP_xilxBitgStart_Clk_RelDLL
s
prop_145_val
"Default (NoWait)"
s
prop_146_name
PROP_xilxBitgStart_Clk_DriveDone
s
prop_146_val
"false"
s
prop_147_name
PROP_xilxBitgReadBk_Sec
s
prop_147_val
"Enable Readback and Reconfiguration"
s
prop_148_name
PROP_xilxBitgCfg_GenOpt_ReadBack
s
prop_148_val
"false"
s
prop_149_name
PROP_CurrentFloorplanFile
s
prop_149_val
""
s
prop_14_name
PROP_PartitionForcePlacement
s
prop_14_val
""
s
prop_150_name
PROP_xilxPreTrceRpt
s
prop_150_val
"Error Report"
s
prop_151_name
PROP_xilxPreTrceRptLimit
s
prop_151_val
"3"
s
prop_152_name
PROP_xilxPreTrceAdvAna
s
prop_152_val
"false"
s
prop_153_name
PROP_xilxPreTrceUncovPath
s
prop_153_val
""
s
prop_154_name
PROP_xilxPreTrceEndpointPath
s
prop_154_val
""
s
prop_155_name
PROP_PreTrceFastPath
s
prop_155_val
"false"
s
prop_156_name
PROP_xilxPostTrceRpt
s
prop_156_val
"Error Report"
s
prop_157_name
PROP_xilxPostTrceRptLimit
s
prop_157_val
"3"
s
prop_158_name
PROP_xilxPostTrceAdvAna
s
prop_158_val
"false"
s
prop_159_name
PROP_xilxPostTrceUncovPath
s
prop_159_val
""
s
prop_15_name
PROP_DesignName
s
prop_15_val
"FPGA"
s
prop_160_name
PROP_xilxPostTrceEndpointPath
s
prop_160_val
""
s
prop_161_name
PROP_PostTrceFastPath
s
prop_161_val
"false"
s
prop_162_name
PROP_xilxPostTrceStamp
s
prop_162_val
""
s
prop_163_name
PROP_PreTrceGenTimegroups
s
prop_163_val
"false"
s
prop_164_name
PROP_PreTrceGenDatasheet
s
prop_164_val
"true"
s
prop_165_name
PROP_PostTrceGenTimegroups
s
prop_165_val
"false"
s
prop_166_name
PROP_PostTrceGenDatasheet
s
prop_166_val
"true"
s
prop_167_name
PROP_xilxPostTrceTSIFile
s
prop_167_val
""
s
prop_168_name
PROP_PreTrceTSIFile
s
prop_168_val
""
s
prop_169_name
PROP_primetimeBlockRamData
s
prop_169_val
""
s
prop_16_name
PROP_Dummy
s
prop_16_val
"dum1"
s
prop_170_name
PROP_primeFlatternOutputNetlist
s
prop_170_val
"false"
s
prop_171_name
PROP_primeCorrelateOutput
s
prop_171_val
"false"
s
prop_172_name
PROP_primeTopLevelModule
s
prop_172_val
""
s
prop_173_name
PROP_AutoGenFile
s
prop_173_val
"false"
s
prop_174_name
PROP_CompxlibXlnxCoreLib
s
prop_174_val
"true"
s
prop_175_name
PROP_xilxSynthGlobOpt
s
prop_175_val
"AllClockNets"
s
prop_176_name
PROP_xstAutoBRAMPacking
s
prop_176_val
"false"
s
prop_177_name
PROP_xstBRAMUtilRatio
s
prop_177_val
"100"
s
prop_178_name
PROP_xstAsynToSync
s
prop_178_val
"false"
s
prop_179_name
PROP_xstReadCores
s
prop_179_val
"true"
s
prop_17_name
PROP_SimUseCustom_behav
s
prop_17_val
"false"
s
prop_180_name
PROP_xstCoresSearchDir
s
prop_180_val
""
s
prop_181_name
PROP_xstWriteTimingConstraints
s
prop_181_val
"false"
s
prop_182_name
PROP_xstSliceUtilRatio
s
prop_182_val
"100"
s
prop_183_name
PROP_xstCrossClockAnalysis
s
prop_183_val
"false"
s
prop_184_name
PROP_xstFsmStyle
s
prop_184_val
"LUT"
s
prop_185_name
PROP_SynthExtractRAM
s
prop_185_val
"true"
s
prop_186_name
PROP_SynthExtractROM
s
prop_186_val
"true"
s
prop_187_name
PROP_SynthDecoderExtract
s
prop_187_val
"true"
s
prop_188_name
PROP_SynthEncoderExtract
s
prop_188_val
"Yes"
s
prop_189_name
PROP_SynthShiftRegExtract
s
prop_189_val
"true"
s
prop_18_name
PROP_SimDo
s
prop_18_val
"true"
s
prop_190_name
PROP_SynthLogicalShifterExtract
s
prop_190_val
"true"
s
prop_191_name
PROP_xilxSynthRegBalancing
s
prop_191_val
"No"
s
prop_192_name
PROP_xstPackIORegister
s
prop_192_val
"Auto"
s
prop_193_name
PROP_xstSlicePacking
s
prop_193_val
"true"
s
prop_194_name
PROP_xstOptimizeInsPrimtives
s
prop_194_val
"false"
s
prop_195_name
PROP_xilxSynthRegDuplication
s
prop_195_val
"true"
s
prop_196_name
PROP_xstUseClockEnable
s
prop_196_val
"Yes"
s
prop_197_name
PROP_xstUseSyncSet
s
prop_197_val
"Yes"
s
prop_198_name
PROP_xstUseSyncReset
s
prop_198_val
"Yes"
s
prop_199_name
PROP_xilxMapTimingDrivenPacking
s
prop_199_val
"false"
s
prop_19_name
PROP_SimUseCustom_postXlate
s
prop_19_val
"false"
s
prop_1_name
PROP_SteCreatedBy
s
prop_1_val
""
s
prop_200_name
PROP_xilxBitgCfg_GenOpt_IEEE1532File
s
prop_200_val
"false"
s
prop_201_name
PROP_xilxBitgCfg_GenOpt_EnableCRC
s
prop_201_val
"true"
s
prop_202_name
PROP_xilxBitgCfg_DCMShutdown
s
prop_202_val
"false"
s
prop_203_name
PROPEXT_xilxMapGenInputK_virtex2
s
prop_203_val
"4"
s
prop_204_name
PROPEXT_SynthMultStyle_virtex2
s
prop_204_val
"Auto"
s
prop_205_name
PROPEXT_xilxSynthMaxFanout_virtex2
s
prop_205_val
"500"
s
prop_206_name
PROPEXT_xilxSynthAddBufg_spartan3e
s
prop_206_val
"24"
s
prop_207_name
PROPEXT_xilxBitgCfg_Rate_spartan3e
s
prop_207_val
"Default (1)"
s
prop_208_name
PROP_TopDesignUnit
s
prop_208_val
""
s
prop_209_name
PROP_TopDesignUnit
s
prop_209_val
""
s
prop_20_name
PROP_SimUseCustom_postMap
s
prop_20_val
"false"
s
prop_210_name
PROP_TopDesignUnit
s
prop_210_val
""
s
prop_211_name
PROP_TopDesignUnit
s
prop_211_val
""
s
prop_212_name
PROP_TopDesignUnit
s
prop_212_val
""
s
prop_213_name
PROP_TopDesignUnit
s
prop_213_val
""
s
prop_214_name
PROP_TopDesignUnit
s
prop_214_val
""
s
prop_215_name
PROP_TopDesignUnit
s
prop_215_val
""
s
prop_216_name
PROP_ISimIncreCompilation
s
prop_216_val
"true"
s
prop_217_name
PROP_ISimIncreCompilation
s
prop_217_val
"true"
s
prop_218_name
PROP_ISimIncreCompilation
s
prop_218_val
"true"
s
prop_219_name
PROP_ISimIncreCompilation
s
prop_219_val
"true"
s
prop_21_name
PROP_SimUseCustom_postPar
s
prop_21_val
"false"
s
prop_220_name
PROP_ISimIncreCompilation
s
prop_220_val
"true"
s
prop_221_name
PROP_ISimCompileForHdlDebug
s
prop_221_val
"true"
s
prop_222_name
PROP_ISimCompileForHdlDebug
s
prop_222_val
"true"
s
prop_223_name
PROP_ISimCompileForHdlDebug
s
prop_223_val
"true"
s
prop_224_name
PROP_ISimCompileForHdlDebug
s
prop_224_val
"true"
s
prop_225_name
PROP_ISimValueRangeCheck
s
prop_225_val
"false"
s
prop_226_name
PROP_ISimValueRangeCheck
s
prop_226_val
"false"
s
prop_227_name
PROP_ISimValueRangeCheck
s
prop_227_val
"false"
s
prop_228_name
PROP_ISimValueRangeCheck
s
prop_228_val
"false"
s
prop_229_name
PROP_ISimValueRangeCheck
s
prop_229_val
"false"
s
prop_22_name
PROP_ModelSimUseConfigName
s
prop_22_val
"false"
s
prop_230_name
PROP_ISimSpecifySearchDirectory
s
prop_230_val
""
s
prop_231_name
PROP_ISimSpecifySearchDirectory
s
prop_231_val
""
s
prop_232_name
PROP_ISimSpecifySearchDirectory
s
prop_232_val
""
s
prop_233_name
PROP_ISimSpecifySearchDirectory
s
prop_233_val
""
s
prop_234_name
PROP_ISimSpecifySearchDirectory
s
prop_234_val
""
s
prop_235_name
PROP_ISimSpecifyDefMacroAndValue
s
prop_235_val
""
s
prop_236_name
PROP_ISimSpecifyDefMacroAndValue
s
prop_236_val
""
s
prop_237_name
PROP_ISimSpecifyDefMacroAndValue
s
prop_237_val
""
s
prop_238_name
PROP_ISimSpecifyDefMacroAndValue
s
prop_238_val
""
s
prop_239_name
PROP_ISimSpecifyDefMacroAndValue
s
prop_239_val
""
s
prop_23_name
PROP_MSimSDFTimingToBeRead
s
prop_23_val
"Setup Time"
s
prop_240_name
PROP_xstVeriIncludeDir
s
prop_240_val
""
s
prop_241_name
PROP_ISimSpecifySearchDir
s
prop_241_val
""
s
prop_242_name
PROP_SimCustom_postXlate
s
prop_242_val
""
s
prop_243_name
PROP_DevFamily
s
prop_243_val
"Spartan3E"
s
prop_244_name
PROP_Simulator
s
prop_244_val
"ISE Simulator (VHDL/Verilog)"
s
prop_245_name
PROP_SmartGuideFileName
s
prop_245_val
"FPGA_main_guide.ncd"
s
prop_246_name
PROP_vsim_otherCmdLineOptions
s
prop_246_val
""
s
prop_247_name
PROP_vlog_otherCmdLineOptions
s
prop_247_val
""
s
prop_248_name
PROP_vcom_otherCmdLineOptions
s
prop_248_val
""
s
prop_249_name
PROP_ModelSimSignalWin
s
prop_249_val
"true"
s
prop_24_name
PROP_OverwriteSym
s
prop_24_val
"false"
s
prop_250_name
PROP_ModelSimWaveWin
s
prop_250_val
"true"
s
prop_251_name
PROP_ModelSimStructWin
s
prop_251_val
"true"
s
prop_252_name
PROP_ModelSimSourceWin
s
prop_252_val
"false"
s
prop_253_name
PROP_ModelSimListWin
s
prop_253_val
"false"
s
prop_254_name
PROP_ModelSimVarsWin
s
prop_254_val
"false"
s
prop_255_name
PROP_ModelSimProcWin
s
prop_255_val
"false"
s
prop_256_name
PROP_ModelSimDataWin
s
prop_256_val
"false"
s
prop_257_name
PROP_ModelSimSimRes
s
prop_257_val
"Default (1 ps)"
s
prop_258_name
PROP_SimSyntax
s
prop_258_val
"93"
s
prop_259_name
PROP_SimUseExpDeclOnly
s
prop_259_val
"true"
s
prop_25_name
PROP_CompxlibOutputDir
s
prop_25_val
"$XILINX/<language>/<simulator>"
s
prop_260_name
PROP_ModelSimSimRunTime_tb
s
prop_260_val
"1000ns"
s
prop_261_name
PROP_ModelSimUutInstName_postMap
s
prop_261_val
"UUT"
s
prop_262_name
PROP_ModelSimUutInstName_postPar
s
prop_262_val
"UUT"
s
prop_263_name
PROP_ModelSimUutInstName_postFit
s
prop_263_val
"UUT"
s
prop_264_name
PROP_SimGenVcdFile
s
prop_264_val
"false"
s
prop_265_name
PROP_SimCustom_behav
s
prop_265_val
""
s
prop_266_name
PROP_SimUserCompileList_behav
s
prop_266_val
""
s
prop_267_name
PROP_SimCustom_postMap
s
prop_267_val
""
s
prop_268_name
PROP_SimCustom_postPar
s
prop_268_val
""
s
prop_269_name
PROP_ModelSimSimRunTime_tbw
s
prop_269_val
"1000ns"
s
prop_26_name
PROP_CompxlibOverwriteLib
s
prop_26_val
"Overwrite"
s
prop_270_name
PROP_ModelSimConfigName
s
prop_270_val
"Default"
s
prop_271_name
PROP_SimModelRenTopLevInstTo
s
prop_271_val
"UUT"
s
prop_272_name
PROP_SynthConstraintsFile
s
prop_272_val
""
s
prop_273_name
PROP_ISimCustomSimCmdFileName_par_tb
s
prop_273_val
""
s
prop_274_name
PROP_ISimCustomSimCmdFileName_par_tbw
s
prop_274_val
""
s
prop_275_name
PROP_ISimCustomSimCmdFileName_behav_tb
s
prop_275_val
""
s
prop_276_name
PROP_ISimCustomSimCmdFileName_behav_tbw
s
prop_276_val
""
s
prop_277_name
PROP_ISimCustomSimCmdFileName_gen_tbw
s
prop_277_val
""
s
prop_278_name
PROP_ISimSimulationRun_par_tb
s
prop_278_val
"true"
s
prop_279_name
PROP_ISimSimulationRun_par_tbw
s
prop_279_val
"true"
s
prop_27_name
PROP_CompxlibOtherCompxlibOpts
s
prop_27_val
""
s
prop_280_name
PROP_ISimSimulationRun_behav_tb
s
prop_280_val
"true"
s
prop_281_name
PROP_ISimSimulationRun_behav_tbw
s
prop_281_val
"true"
s
prop_282_name
PROP_ISimStoreAllSignalTransitions_par_tb
s
prop_282_val
"false"
s
prop_283_name
PROP_ISimStoreAllSignalTransitions_par_tbw
s
prop_283_val
"false"
s
prop_284_name
PROP_ISimStoreAllSignalTransitions_behav_tb
s
prop_284_val
"false"
s
prop_285_name
PROP_ISimStoreAllSignalTransitions_behav_tbw
s
prop_285_val
"false"
s
prop_286_name
PROP_ISimGenVCDFile_par_tb
s
prop_286_val
"false"
s
prop_287_name
PROP_ISimGenVCDFile_par_tbw
s
prop_287_val
"false"
s
prop_288_name
PROP_ISimCustomCompilationOrderFile
s
prop_288_val
""
s
prop_289_name
PROP_impactBaud
s
prop_289_val
"None"
s
prop_28_name
PROP_CompxlibSimPrimatives
s
prop_28_val
"true"
s
prop_290_name
PROP_impactConfigMode
s
prop_290_val
"None"
s
prop_291_name
PROP_impactPort
s
prop_291_val
"Auto - default"
s
prop_292_name
PROP_XPowerOptAdvancedVerboseRpt
s
prop_292_val
"false"
s
prop_293_name
PROP_XPowerOptMaxNumberLines
s
prop_293_val
"1000"
s
prop_294_name
PROP_xstSafeImplement
s
prop_294_val
"No"
s
prop_295_name
PROP_XplorerRunType
s
prop_295_val
"Yes"
s
prop_296_name
PROP_XplorerNumIterations
s
prop_296_val
"7"
s
prop_297_name
PROP_XplorerEnableRetiming
s
prop_297_val
"true"
s
prop_298_name
PROP_XplorerSearchPathForSource
s
prop_298_val
""
s
prop_299_name
PROP_XplorerOtherCmdLineOptions
s
prop_299_val
""
s
prop_29_name
PROP_SimModelGenerateTestbenchFile
s
prop_29_val
"false"
s
prop_2_name
PROP_Parse_Target
s
prop_2_val
"synthesis"
s
prop_300_name
PROP_mapTimingMode
s
prop_300_val
"Non Timing Driven"
s
prop_301_name
PROP_xilxMapPackfactor
s
prop_301_val
"100"
s
prop_302_name
PROP_xilxPAReffortLevel
s
prop_302_val
"Standard"
s
prop_303_name
PROP_parTimingMode
s
prop_303_val
"Performance Evaluation"
s
prop_304_name
PROP_parGenAsyDlyRpt
s
prop_304_val
"false"
s
prop_305_name
PROP_parGenClkRegionRpt
s
prop_305_val
"false"
s
prop_306_name
PROP_parGenTimingRpt
s
prop_306_val
"true"
s
prop_307_name
PROP_parGenSimModel
s
prop_307_val
"false"
s
prop_308_name
PROP_parPowerReduction
s
prop_308_val
"false"
s
prop_309_name
PROP_mpprViewParRptForSelRslt
s
prop_309_val
""
s
prop_30_name
PROP_SimModelInsertBuffersPulseSwallow
s
prop_30_val
"false"
s
prop_310_name
PROP_mpprViewPadRptForSelRslt
s
prop_310_val
""
s
prop_311_name
PROP_parMpprParIterations
s
prop_311_val
"3"
s
prop_312_name
PROP_parMpprResultsToSave
s
prop_312_val
""
s
prop_313_name
PROP_parMpprResultsDirectory
s
prop_313_val
""
s
prop_314_name
PROP_parMpprNodelistFile
s
prop_314_val
""
s
prop_315_name
PROP_xilxBitgCfg_GenOpt_DbgBitStr
s
prop_315_val
"false"
s
prop_316_name
PROP_xilxBitgReadBk_GenBitStr
s
prop_316_val
"false"
s
prop_317_name
PROP_xilxBitgCfg_GenOpt_LogicAllocFile
s
prop_317_val
"false"
s
prop_318_name
PROP_xilxBitgCfg_GenOpt_MaskFile
s
prop_318_val
"false"
s
prop_319_name
PROP_AceActiveName
s
prop_319_val
""
s
prop_31_name
PROP_SimModelOtherNetgenOpts
s
prop_31_val
""
s
prop_320_name
PROP_impactConfigFileName
s
prop_320_val
""
s
prop_321_name
PROP_SynthRAMStyle
s
prop_321_val
"Auto"
s
prop_322_name
PROP_xstROMStyle
s
prop_322_val
"Auto"
s
prop_323_name
PROP_SynthMuxStyle
s
prop_323_val
"Auto"
s
prop_324_name
PROP_xstMoveFirstFfStage
s
prop_324_val
"true"
s
prop_325_name
PROP_xstMoveLastFfStage
s
prop_325_val
"true"
s
prop_326_name
PROP_MapPowerReduction
s
prop_326_val
"false"
s
prop_327_name
PROP_MapEffortLevel
s
prop_327_val
"Medium"
s
prop_328_name
PROP_MapPlacerCostTable
s
prop_328_val
"1"
s
prop_329_name
PROP_MapLogicOptimization
s
prop_329_val
"false"
s
prop_32_name
PROP_SimModelRetainHierarchy
s
prop_32_val
"true"
s
prop_330_name
PROP_MapRegDuplication
s
prop_330_val
"false"
s
prop_331_name
PROP_MapSmartGuideFileName
s
prop_331_val
"FPGA_main_guide.ncd"
s
prop_332_name
PROP_ParSmartGuideFileName
s
prop_332_val
"FPGA_main_guide.ncd"
s
prop_333_name
PROP_DevFamilyPMName
s
prop_333_val
"spartan3e"
s
prop_334_name
PROP_DevDevice
s
prop_334_val
"xc3s250e"
s
prop_335_name
PROP_CompxlibSimPath
s
prop_335_val
"Search in Path"
s
prop_336_name
PROP_CompxlibLang
s
prop_336_val
"VHDL"
s
prop_337_name
PROP_SimModelGenMultiHierFile
s
prop_337_val
"false"
s
prop_338_name
PROP_ISimSimulationRunTime_par_tb
s
prop_338_val
"1000 ns"
s
prop_339_name
PROP_ISimSimulationRunTime_par_tbw
s
prop_339_val
"1000 ns"
s
prop_33_name
PROP_CorgenRegenCore
s
prop_33_val
"Under Current Project Setting"
s
prop_340_name
PROP_ISimSimulationRunTime_behav_tb
s
prop_340_val
"1000 ns"
s
prop_341_name
PROP_ISimSimulationRunTime_behav_tbw
s
prop_341_val
"13000 ns"
s
prop_342_name
PROP_ISimVCDFileName_par_tb
s
prop_342_val
"xpower.vcd"
s
prop_343_name
PROP_ISimVCDFileName_par_tbw
s
prop_343_val
"xpower.vcd"
s
prop_344_name
PROP_xilxPARextraEffortLevel
s
prop_344_val
"None"
s
prop_345_name
PROP_parPowerActivityFile
s
prop_345_val
""
s
prop_346_name
PROP_MapPowerActivityFile
s
prop_346_val
""
s
prop_347_name
PROP_MapExtraEffort
s
prop_347_val
"None"
s
prop_348_name
PROP_DevPackage
s
prop_348_val
"vq100"
s
prop_349_name
PROP_Synthesis_Tool
s
prop_349_val
"XST (VHDL/Verilog)"
s
prop_34_name
PROP_SynthOpt
s
prop_34_val
"Speed"
s
prop_350_name
PROP_CompxlibUniSimLib
s
prop_350_val
"true"
s
prop_351_name
PROP_DevSpeed
s
prop_351_val
"-5"
s
prop_352_name
PROP_PreferredLanguage
s
prop_352_val
"Verilog"
s
prop_353_name
PROP_hdlInstTempTargetLang
s
prop_353_val
"Verilog"
s
prop_354_name
PROP_ChangeDevSpeed
s
prop_354_val
"-5"
s
prop_355_name
PROP_SimModelTarget
s
prop_355_val
"Verilog"
s
prop_356_name
PROP_tbwTestbenchTargetLang
s
prop_356_val
"Verilog"
s
prop_357_name
PROP_coregenFuncModelTargetLang
s
prop_357_val
"Verilog"
s
prop_358_name
PROP_xilxPreTrceSpeed
s
prop_358_val
"-5"
s
prop_359_name
PROP_xilxPostTrceSpeed
s
prop_359_val
"-5"
s
prop_35_name
PROP_SynthOptEffort
s
prop_35_val
"High"
s
prop_360_name
PROP_SimModelRenTopLevArchTo
s
prop_360_val
"Structure"
s
prop_361_name
PROP_SimModelGenArchOnly
s
prop_361_val
"false"
s
prop_362_name
PROP_SimModelOutputExtIdent
s
prop_362_val
"false"
s
prop_363_name
PROP_SimModelRenTopLevMod
s
prop_363_val
""
s
prop_364_name
PROP_SimModelIncUselibDirInVerilogFile
s
prop_364_val
"false"
s
prop_365_name
PROP_SimModelIncSdfAnnInVerilogFile
s
prop_365_val
"true"
s
prop_366_name
PROP_SimModelNoEscapeSignal
s
prop_366_val
"false"
s
prop_367_name
PROP_netgenPostXlateSimModelName
s
prop_367_val
"FPGA_main_translate.v"
s
prop_368_name
PROP_netgenPostMapSimModelName
s
prop_368_val
"FPGA_main_map.v"
s
prop_369_name
PROP_netgenPostParSimModelName
s
prop_369_val
"FPGA_main_timesim.v"
s
prop_36_name
PROP_xstUseSynthConstFile
s
prop_36_val
"true"
s
prop_370_name
PROP_bencherPostXlateTestbenchName
s
prop_370_val
"test_LTC.translate_tfw"
s
prop_371_name
PROP_bencherPostMapTestbenchName
s
prop_371_val
"test_LTC.map_tfw"
s
prop_372_name
PROP_bencherPostParTestbenchName
s
prop_372_val
"test_LTC.timesim_tfw"
s
prop_373_name
PROP_SimModelIncSimprimInVerilogFile
s
prop_373_val
"false"
s
prop_374_name
PROP_SimModelIncUnisimInVerilogFile
s
prop_374_val
"false"
s
prop_375_name
PROP_PostSynthSimModelName
s
prop_375_val
"FPGA_main_synthesis.v"
s
prop_376_name
PROP_netgenPostSynthesisSimModelName
s
prop_376_val
"FPGA_main_synthesis.v"
s
prop_377_name
PROP_SimModelAutoInsertGlblModuleInNetlist
s
prop_377_val
"true"
s
prop_378_name
PROP_PostXlateSimModelName
s
prop_378_val
"FPGA_main_translate.v"
s
prop_379_name
PROP_PostMapSimModelName
s
prop_379_val
"FPGA_main_map.v"
s
prop_37_name
PROP_xstLibSearchOrder
s
prop_37_val
""
s
prop_380_name
PROP_PostParSimModelName
s
prop_380_val
"FPGA_main_timesim.v"
s
prop_381_name
PROP_tbwPostXlateTestbenchName
s
prop_381_val
"test_LTC.translate_tfw"
s
prop_382_name
PROP_tbwPostMapTestbenchName
s
prop_382_val
"test_LTC.map_tfw"
s
prop_383_name
PROP_tbwPostParTestbenchName
s
prop_383_val
"test_LTC.timesim_tfw"
s
prop_384_name
PROP_PostSynthesisSimModelName
s
prop_384_val
"FPGA_main_synthesis.v"
s
prop_385_name
PROP_SimModelBringOutGtsNetAsAPort
s
prop_385_val
"false"
s
prop_386_name
PROP_SimModelBringOutGsrNetAsAPort
s
prop_386_val
"false"
s
prop_387_name
PROP_netgenRenameTopLevEntTo
s
prop_387_val
""
s
prop_388_name
PROP_SimModelPathUsedInSdfAnn
s
prop_388_val
"Default"
s
prop_38_name
PROP_xstCase
s
prop_38_val
"Maintain"
s
prop_39_name
PROP_xstWorkDir
s
prop_39_val
"./xst"
s
prop_3_name
PROP_Top_Level_Module_Type
s
prop_3_val
"HDL"
s
prop_40_name
PROP_xstIniFile
s
prop_40_val
""
s
prop_41_name
PROP_xstVerilog2001
s
prop_41_val
"true"
s
prop_42_name
PROP_xstVeriIncludeDir_Global
s
prop_42_val
""
s
prop_43_name
PROP_xstUserCompileList
s
prop_43_val
""
s
prop_44_name
PROP_xstGenericsParameters
s
prop_44_val
""
s
prop_45_name
PROP_xstVerilogMacros
s
prop_45_val
""
s
prop_46_name
PROP_xst_otherCmdLineOptions
s
prop_46_val
""
s
prop_47_name
PROP_xstGenerateRTLNetlist
s
prop_47_val
"Yes"
s
prop_48_name
PROP_xstHierarchySeparator
s
prop_48_val
"/"
s
prop_49_name
PROP_xstBusDelimiter
s
prop_49_val
"<>"
s
prop_4_name
PROP_SynthTop
s
prop_4_val
"Architecture|FPGA_main|Behavioral"
s
prop_50_name
PROP_SynthFsmEncode
s
prop_50_val
"Auto"
s
prop_51_name
PROP_SynthCaseImplStyle
s
prop_51_val
"None"
s
prop_52_name
PROP_SynthResSharing
s
prop_52_val
"true"
s
prop_53_name
PROP_SynthExtractMux
s
prop_53_val
"Yes"
s
prop_54_name
PROP_xilxSynthAddIObuf
s
prop_54_val
"true"
s
prop_55_name
PROP_xstEquivRegRemoval
s
prop_55_val
"true"
s
prop_56_name
PROP_ISimUutInstName
s
prop_56_val
"UUT"
s
prop_57_name
PROP_ISimUseCustomSimCmdFile_par_tb
s
prop_57_val
"false"
s
prop_58_name
PROP_ISimUseCustomSimCmdFile_par_tbw
s
prop_58_val
"false"
s
prop_59_name
PROP_ISimUseCustomSimCmdFile_behav_tb
s
prop_59_val
"false"
s
prop_5_name
PROP_BehavioralSimTop
s
prop_5_val
"Architecture|FPGA_main|Behavioral"
s
prop_60_name
PROP_ISimUseCustomSimCmdFile_behav_tbw
s
prop_60_val
"false"
s
prop_61_name
PROP_ISimUseCustomSimCmdFile_gen_tbw
s
prop_61_val
"false"
s
prop_62_name
PROP_isimIncreCompilation
s
prop_62_val
"true"
s
prop_63_name
PROP_isimCompileForHdlDebug
s
prop_63_val
"true"
s
prop_64_name
PROP_ISimSDFTimingToBeRead
s
prop_64_val
"Setup Time"
s
prop_65_name
PROP_isimValueRangeCheck
s
prop_65_val
"false"
s
prop_66_name
PROP_isimSpecifySearchDirectory
s
prop_66_val
""
s
prop_67_name
PROP_isimSpecifyDefMacroAndValue
s
prop_67_val
""
s
prop_68_name
PROP_ISimUseCustomCompilationOrder
s
prop_68_val
"false"
s
prop_69_name
PROP_ISimOtherCompilerOptions_behav
s
prop_69_val
""
s
prop_6_name
PROP_PostXlateSimTop
s
prop_6_val
"Module|test_LTC"
s
prop_70_name
PROP_ISimOtherCompilerOptions_par
s
prop_70_val
""
s
prop_71_name
PROP_ibiswriterShowAllModels
s
prop_71_val
"false"
s
prop_72_name
PROP_ImpactProjectFile
s
prop_72_val
"C:/PT8616/final_source/FPGA/config.ipf"
s
prop_73_name
PROP_ngdbuild_otherCmdLineOptions
s
prop_73_val
""
s
prop_74_name
PROP_SynthXORCollapse
s
prop_74_val
"true"
s
prop_75_name
PROP_xilxNgdbld_AUL
s
prop_75_val
"false"
s
prop_76_name
PROP_xilxNgdbldMacro
s
prop_76_val
""
s
prop_77_name
PROP_xilxSynthKeepHierarchy
s
prop_77_val
"No"
s
prop_78_name
PROP_xstNetlistHierarchy
s
prop_78_val
"As Optimized"
s
prop_79_name
PROP_XPowerOptVerboseRpt
s
prop_79_val
"false"
s
prop_7_name
PROP_PostMapSimTop
s
prop_7_val
"Module|test_LTC"
s
prop_80_name
PROP_XPowerOptLoadXMLFile
s
prop_80_val
"Default"
s
prop_81_name
PROP_XPowerOptOutputFile
s
prop_81_val
"Default"
s
prop_82_name
PROP_XPowerOptLoadVCDFile
s
prop_82_val
"Default"
s
prop_83_name
PROP_XPowerOptLoadPCFFile
s
prop_83_val
"Default"
s
prop_84_name
PROP_XPowerOptInputTclScript
s
prop_84_val
""
s
prop_85_name
PROP_XPowerOtherXPowerOpts
s
prop_85_val
""
s
prop_86_name
PROP_XplorerMode
s
prop_86_val
"Off"
s
prop_87_name
PROP_UserEditorPreference
s
prop_87_val
"ISE Text Editor"
s
prop_88_name
PROP_UserEditorCustomSetting
s
prop_88_val
""
s
prop_89_name
PROP_UserConstraintEditorPreference
s
prop_89_val
"Constraints Editor"
s
prop_8_name
PROP_PostParSimTop
s
prop_8_val
"Module|test_LTC"
s
prop_90_name
PROP_FlowDebugLevel
s
prop_90_val
"0"
s
prop_91_name
PROP_FitterReportFormat
s
prop_91_val
"HTML"
s
prop_92_name
PROP_Enable_Message_Capture
s
prop_92_val
"true"
s
prop_93_name
PROP_Enable_Message_Filtering
s
prop_93_val
"false"
s
prop_94_name
PROP_Enable_Incremental_Messaging
s
prop_94_val
"false"
s
prop_95_name
PROP_lockPinsUcfFile
s
prop_95_val
""
s
prop_96_name
PROP_mapIgnoreTimingConstraints
s
prop_96_val
"false"
s
prop_97_name
PROP_mapTimingAnalyzerLoadDesign
s
prop_97_val
"true"
s
prop_98_name
PROP_parTimingAnalyzerLoadDesign
s
prop_98_val
"true"
s
prop_99_name
PROP_ngdbuildUseLOCConstraints
s
prop_99_val
"true"
s
prop_9_name
PROP_PostSynthSimTop
s
prop_9_val
"Module|test_LTC"
s
